
MDC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fac  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  0800a140  0800a140  0000b140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a518  0800a518  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a518  0800a518  0000b518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a520  0800a520  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a520  0800a520  0000b520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a524  0800a524  0000b524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a528  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d4  2**0
                  CONTENTS
 10 .bss          000004fc  200001d4  200001d4  0000c1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006d0  200006d0  0000c1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013215  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027e5  00000000  00000000  0001f419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001198  00000000  00000000  00021c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000db4  00000000  00000000  00022d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d638  00000000  00000000  00023b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000152b4  00000000  00000000  00041184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ac0b0  00000000  00000000  00056438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001024e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005af4  00000000  00000000  0010252c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00108020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a124 	.word	0x0800a124

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800a124 	.word	0x0800a124

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <powerCommandSerialize>:
 *      Author: ryuto
 */

#include "can_data.h"

void powerCommandSerialize(PowerCommand* data, uint8_t* buffer){
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
	*buffer =  (uint8_t)(data->motor_output) + ((uint8_t)data->power_off << 1);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	785b      	ldrb	r3, [r3, #1]
 8000bbc:	005b      	lsls	r3, r3, #1
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	4413      	add	r3, r2
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	701a      	strb	r2, [r3, #0]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <powerCommandDeserialize>:

void powerCommandDeserialize(PowerCommand* data, uint8_t* buffer){
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	6039      	str	r1, [r7, #0]
	data->motor_output = (buffer[0]&0x01)==0x01;
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	bf14      	ite	ne
 8000bea:	2301      	movne	r3, #1
 8000bec:	2300      	moveq	r3, #0
 8000bee:	b2da      	uxtb	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	701a      	strb	r2, [r3, #0]
	data->power_off = (buffer[0]&0x02)==0x02;
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	f003 0302 	and.w	r3, r3, #2
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	bf14      	ite	ne
 8000c00:	2301      	movne	r3, #1
 8000c02:	2300      	moveq	r3, #0
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	705a      	strb	r2, [r3, #1]
}
 8000c0a:	bf00      	nop
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <powerResultSerialize>:

void powerResultSerialize(PowerResult* data, uint8_t* buffer){
 8000c16:	b480      	push	{r7}
 8000c18:	b083      	sub	sp, #12
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	6078      	str	r0, [r7, #4]
 8000c1e:	6039      	str	r1, [r7, #0]
	memcpy(buffer, data, sizeof(PowerResult));
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	881b      	ldrh	r3, [r3, #0]
 8000c24:	b29a      	uxth	r2, r3
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	801a      	strh	r2, [r3, #0]
}
 8000c2a:	bf00      	nop
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <powerResultDeserialize>:

void powerResultDeserialize(PowerResult* data, uint8_t* buffer){
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	6039      	str	r1, [r7, #0]
	memcpy(data, buffer, sizeof(PowerResult));
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	801a      	strh	r2, [r3, #0]
}
 8000c4a:	bf00      	nop
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <spiInit>:

static SPI_HandleTypeDef* g_hspi;

static bool g_spi_updated = false;

void spiInit(SPI_HandleTypeDef *hspi){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	g_hspi = hspi;
 8000c60:	4a06      	ldr	r2, [pc, #24]	@ (8000c7c <spiInit+0x24>)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6013      	str	r3, [r2, #0]
	HAL_SPI_TransmitReceive_DMA(hspi, g_spi_tx_data, g_spi_rx_data, sizeof(g_spi_tx_data));
 8000c66:	230f      	movs	r3, #15
 8000c68:	4a05      	ldr	r2, [pc, #20]	@ (8000c80 <spiInit+0x28>)
 8000c6a:	4906      	ldr	r1, [pc, #24]	@ (8000c84 <spiInit+0x2c>)
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f004 fb01 	bl	8005274 <HAL_SPI_TransmitReceive_DMA>
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000210 	.word	0x20000210
 8000c80:	20000200 	.word	0x20000200
 8000c84:	200001f0 	.word	0x200001f0

08000c88 <getSpiData>:

void getSpiData(Command* cmd){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	g_spi_updated = false;
 8000c90:	4b05      	ldr	r3, [pc, #20]	@ (8000ca8 <getSpiData+0x20>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
	commandDeserialize(cmd, g_spi_rx_data);
 8000c96:	4905      	ldr	r1, [pc, #20]	@ (8000cac <getSpiData+0x24>)
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f000 ff5d 	bl	8001b58 <commandDeserialize>
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	20000214 	.word	0x20000214
 8000cac:	20000200 	.word	0x20000200

08000cb0 <setSpiData>:

void setSpiData(Result* res){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
	resultSerialize(res, g_spi_tx_data);
 8000cb8:	4903      	ldr	r1, [pc, #12]	@ (8000cc8 <setSpiData+0x18>)
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f000 ff85 	bl	8001bca <resultSerialize>
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	200001f0 	.word	0x200001f0

08000ccc <isSpiUpdated>:

bool isSpiUpdated(){
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
	return g_spi_updated;
 8000cd0:	4b03      	ldr	r3, [pc, #12]	@ (8000ce0 <isSpiUpdated+0x14>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000214 	.word	0x20000214

08000ce4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
	g_spi_updated = true;
 8000cec:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <HAL_SPI_TxRxCpltCallback+0x24>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive_DMA(hspi,g_spi_tx_data, g_spi_rx_data, sizeof(g_spi_rx_data));
 8000cf2:	230f      	movs	r3, #15
 8000cf4:	4a05      	ldr	r2, [pc, #20]	@ (8000d0c <HAL_SPI_TxRxCpltCallback+0x28>)
 8000cf6:	4906      	ldr	r1, [pc, #24]	@ (8000d10 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f004 fabb 	bl	8005274 <HAL_SPI_TransmitReceive_DMA>
}
 8000cfe:	bf00      	nop
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000214 	.word	0x20000214
 8000d0c:	20000200 	.word	0x20000200
 8000d10:	200001f0 	.word	0x200001f0

08000d14 <canInit>:

static CAN_FilterTypeDef g_filter;

static bool g_power_updated = false;

void canInit(CAN_HandleTypeDef *hcan){
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
	g_hcan = hcan;
 8000d1c:	4a17      	ldr	r2, [pc, #92]	@ (8000d7c <canInit+0x68>)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6013      	str	r3, [r2, #0]

	g_filter.FilterIdHigh         = 0;                        // フィルターID(上位16ビット)
 8000d22:	4b17      	ldr	r3, [pc, #92]	@ (8000d80 <canInit+0x6c>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
	g_filter.FilterIdLow          = 0;                        // フィルターID(下位16ビット)
 8000d28:	4b15      	ldr	r3, [pc, #84]	@ (8000d80 <canInit+0x6c>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	605a      	str	r2, [r3, #4]
	g_filter.FilterMaskIdHigh     = 0;                        // フィルターマスク(上位16ビット)
 8000d2e:	4b14      	ldr	r3, [pc, #80]	@ (8000d80 <canInit+0x6c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
	g_filter.FilterMaskIdLow      = 0;                        // フィルターマスク(下位16ビット)
 8000d34:	4b12      	ldr	r3, [pc, #72]	@ (8000d80 <canInit+0x6c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	60da      	str	r2, [r3, #12]
	g_filter.FilterScale          = CAN_FILTERSCALE_32BIT;    // フィルタースケール
 8000d3a:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <canInit+0x6c>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	61da      	str	r2, [r3, #28]
	g_filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;         // フィルターに割り当てるFIFO
 8000d40:	4b0f      	ldr	r3, [pc, #60]	@ (8000d80 <canInit+0x6c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	611a      	str	r2, [r3, #16]
	g_filter.FilterBank           = 0;                        // フィルターバンクNo
 8000d46:	4b0e      	ldr	r3, [pc, #56]	@ (8000d80 <canInit+0x6c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	615a      	str	r2, [r3, #20]
	g_filter.FilterMode           = CAN_FILTERMODE_IDMASK;    // フィルターモード
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <canInit+0x6c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
	g_filter.SlaveStartFilterBank = 14;                       // スレーブCANの開始フィルターバンクNo
 8000d52:	4b0b      	ldr	r3, [pc, #44]	@ (8000d80 <canInit+0x6c>)
 8000d54:	220e      	movs	r2, #14
 8000d56:	625a      	str	r2, [r3, #36]	@ 0x24
	g_filter.FilterActivation     = ENABLE;                   // フィルター無効／有効
 8000d58:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <canInit+0x6c>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	621a      	str	r2, [r3, #32]
	HAL_CAN_Start(hcan);
 8000d5e:	6878      	ldr	r0, [r7, #4]
 8000d60:	f001 fd6d 	bl	800283e <HAL_CAN_Start>
	HAL_CAN_ConfigFilter(hcan, &g_filter);
 8000d64:	4906      	ldr	r1, [pc, #24]	@ (8000d80 <canInit+0x6c>)
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f001 fc9f 	bl	80026aa <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000d6c:	2102      	movs	r1, #2
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f001 ffd0 	bl	8002d14 <HAL_CAN_ActivateNotification>
}
 8000d74:	bf00      	nop
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20000220 	.word	0x20000220
 8000d80:	20000224 	.word	0x20000224

08000d84 <getPowerCanData>:

void getPowerCanData(PowerResult* res){
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	g_power_updated = false;
 8000d8c:	4b05      	ldr	r3, [pc, #20]	@ (8000da4 <getPowerCanData+0x20>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	701a      	strb	r2, [r3, #0]
	powerResultDeserialize(res, g_power_rx_data);
 8000d92:	4905      	ldr	r1, [pc, #20]	@ (8000da8 <getPowerCanData+0x24>)
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f7ff ff4e 	bl	8000c36 <powerResultDeserialize>
}
 8000d9a:	bf00      	nop
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	2000024c 	.word	0x2000024c
 8000da8:	2000021c 	.word	0x2000021c

08000dac <setPowerCanData>:

void setPowerCanData(PowerCommand* cmd){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	powerCommandSerialize(cmd, g_power_tx_data);
 8000db4:	4903      	ldr	r1, [pc, #12]	@ (8000dc4 <setPowerCanData+0x18>)
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff fef6 	bl	8000ba8 <powerCommandSerialize>
}
 8000dbc:	bf00      	nop
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20000218 	.word	0x20000218

08000dc8 <isPowerUpdated>:

bool isPowerUpdated(){
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
		return g_power_updated;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	@ (8000ddc <isPowerUpdated+0x14>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	2000024c 	.word	0x2000024c

08000de0 <sendPowerCanData>:

void sendPowerCanData(){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b088      	sub	sp, #32
 8000de4:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;
	uint8_t data[POWER_COMMAND_BUFFER_SIZE];
	if(0 < HAL_CAN_GetTxMailboxesFreeLevel(g_hcan)){
 8000de6:	4b11      	ldr	r3, [pc, #68]	@ (8000e2c <sendPowerCanData+0x4c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f001 fe3b 	bl	8002a66 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d015      	beq.n	8000e22 <sendPowerCanData+0x42>
	    TxHeader.StdId = POWER_CAN_ID;                 // CAN ID
 8000df6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dfa:	60bb      	str	r3, [r7, #8]
	    TxHeader.RTR = CAN_RTR_DATA;            // フレームタイプはデータフレーム
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	617b      	str	r3, [r7, #20]
	    TxHeader.IDE = CAN_ID_STD;              // 標準ID(11ﾋﾞｯﾄ)
 8000e00:	2300      	movs	r3, #0
 8000e02:	613b      	str	r3, [r7, #16]
	    TxHeader.DLC = 8;                       // データ長は8バイトに
 8000e04:	2308      	movs	r3, #8
 8000e06:	61bb      	str	r3, [r7, #24]
	    TxHeader.TransmitGlobalTime = DISABLE;  // ???
 8000e08:	2300      	movs	r3, #0
 8000e0a:	773b      	strb	r3, [r7, #28]
	    memcpy(data,g_power_tx_data,sizeof(g_power_tx_data));
 8000e0c:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <sendPowerCanData+0x50>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	703b      	strb	r3, [r7, #0]
	    HAL_CAN_AddTxMessage(g_hcan, &TxHeader, data, &TxMailbox);
 8000e12:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <sendPowerCanData+0x4c>)
 8000e14:	6818      	ldr	r0, [r3, #0]
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	463a      	mov	r2, r7
 8000e1a:	f107 0108 	add.w	r1, r7, #8
 8000e1e:	f001 fd52 	bl	80028c6 <HAL_CAN_AddTxMessage>
	}
}
 8000e22:	bf00      	nop
 8000e24:	3720      	adds	r7, #32
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000220 	.word	0x20000220
 8000e30:	20000218 	.word	0x20000218

08000e34 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08c      	sub	sp, #48	@ 0x30
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t data[POWER_RESULT_BUFFER_SIZE];
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, data) == HAL_OK)
 8000e3c:	f107 030c 	add.w	r3, r7, #12
 8000e40:	f107 0210 	add.w	r2, r7, #16
 8000e44:	2100      	movs	r1, #0
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f001 fe42 	bl	8002ad0 <HAL_CAN_GetRxMessage>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d10b      	bne.n	8000e6a <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
    {
        uint32_t id = RxHeader.StdId;
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if(id == POWER_CAN_ID){
 8000e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e5c:	d105      	bne.n	8000e6a <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
        	g_power_updated = true;
 8000e5e:	4b05      	ldr	r3, [pc, #20]	@ (8000e74 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	701a      	strb	r2, [r3, #0]
        	memcpy(g_power_rx_data,data,sizeof(g_power_rx_data));
 8000e64:	89ba      	ldrh	r2, [r7, #12]
 8000e66:	4b04      	ldr	r3, [pc, #16]	@ (8000e78 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000e68:	801a      	strh	r2, [r3, #0]
        }
    }
}
 8000e6a:	bf00      	nop
 8000e6c:	3730      	adds	r7, #48	@ 0x30
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	2000024c 	.word	0x2000024c
 8000e78:	2000021c 	.word	0x2000021c

08000e7c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */
bool g_main_loop_flag;
bool g_control;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
	if(htim == &htim6)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4a1d      	ldr	r2, [pc, #116]	@ (8000efc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d12c      	bne.n	8000ee6 <HAL_TIM_PeriodElapsedCallback+0x6a>
	{
		static size_t spi_timeout_cnt=0;
		if(isSpiUpdated()) spi_timeout_cnt = 0;
 8000e8c:	f7ff ff1e 	bl	8000ccc <isSpiUpdated>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d002      	beq.n	8000e9c <HAL_TIM_PeriodElapsedCallback+0x20>
 8000e96:	4b1a      	ldr	r3, [pc, #104]	@ (8000f00 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
		if(spi_timeout_cnt++ >= 5) {
 8000e9c:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	1c5a      	adds	r2, r3, #1
 8000ea2:	4917      	ldr	r1, [pc, #92]	@ (8000f00 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000ea4:	600a      	str	r2, [r1, #0]
 8000ea6:	2b04      	cmp	r3, #4
 8000ea8:	d905      	bls.n	8000eb6 <HAL_TIM_PeriodElapsedCallback+0x3a>
			g_control = false;
 8000eaa:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
			printf("SPI TIMEOUT ERROR\r\n");
 8000eb0:	4815      	ldr	r0, [pc, #84]	@ (8000f08 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000eb2:	f007 f975 	bl	80081a0 <puts>
		}
		static size_t power_timeout_cnt=0;
		if(isPowerUpdated()) power_timeout_cnt = 0;
 8000eb6:	f7ff ff87 	bl	8000dc8 <isPowerUpdated>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d002      	beq.n	8000ec6 <HAL_TIM_PeriodElapsedCallback+0x4a>
 8000ec0:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
		if(power_timeout_cnt++ >= 5) {
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	4a0f      	ldr	r2, [pc, #60]	@ (8000f0c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000ece:	6013      	str	r3, [r2, #0]
			//g_control = false;
			//printf("POWER TIMEOUT ERROR\r\n");//todo
		}
		if(g_main_loop_flag){
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d003      	beq.n	8000ee0 <HAL_TIM_PeriodElapsedCallback+0x64>
			printf("Control cycle is slow\r\n");
 8000ed8:	480e      	ldr	r0, [pc, #56]	@ (8000f14 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000eda:	f007 f961 	bl	80081a0 <puts>
 8000ede:	e002      	b.n	8000ee6 <HAL_TIM_PeriodElapsedCallback+0x6a>
		}
		else{
			g_main_loop_flag = true;
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	701a      	strb	r2, [r3, #0]
		}
	}
	if(htim == &htim7){
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8000f18 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d101      	bne.n	8000ef2 <HAL_TIM_PeriodElapsedCallback+0x76>
		sendPowerCanData();
 8000eee:	f7ff ff77 	bl	8000de0 <sendPowerCanData>
	}

}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	20000448 	.word	0x20000448
 8000f00:	2000056c 	.word	0x2000056c
 8000f04:	20000569 	.word	0x20000569
 8000f08:	0800a140 	.word	0x0800a140
 8000f0c:	20000570 	.word	0x20000570
 8000f10:	20000568 	.word	0x20000568
 8000f14:	0800a154 	.word	0x0800a154
 8000f18:	20000494 	.word	0x20000494

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b098      	sub	sp, #96	@ 0x60
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f22:	f001 fa3d 	bl	80023a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f26:	f000 fa95 	bl	8001454 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2a:	f000 fd5d 	bl	80019e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f2e:	f000 fd35 	bl	800199c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f32:	f000 fd03 	bl	800193c <MX_USART2_UART_Init>
  MX_CAN_Init();
 8000f36:	f000 fae1 	bl	80014fc <MX_CAN_Init>
  MX_SPI1_Init();
 8000f3a:	f000 fb15 	bl	8001568 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000f3e:	f000 fb4b 	bl	80015d8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f42:	f000 fbe5 	bl	8001710 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f46:	f000 fc37 	bl	80017b8 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000f4a:	f000 fc8b 	bl	8001864 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000f4e:	f000 fcbf 	bl	80018d0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	PIController pid;
	pid.kp = 5.0f;
 8000f52:	4b49      	ldr	r3, [pc, #292]	@ (8001078 <main+0x15c>)
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
	pid.ki = 5.0f;
 8000f56:	4b48      	ldr	r3, [pc, #288]	@ (8001078 <main+0x15c>)
 8000f58:	62bb      	str	r3, [r7, #40]	@ 0x28
	pid.integral_l = 0.0f;
 8000f5a:	f04f 0300 	mov.w	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pid.integral_r = 0.0f;
 8000f60:	f04f 0300 	mov.w	r3, #0
 8000f64:	633b      	str	r3, [r7, #48]	@ 0x30
	spiInit(&hspi1);
 8000f66:	4845      	ldr	r0, [pc, #276]	@ (800107c <main+0x160>)
 8000f68:	f7ff fe76 	bl	8000c58 <spiInit>
	canInit(&hcan);
 8000f6c:	4844      	ldr	r0, [pc, #272]	@ (8001080 <main+0x164>)
 8000f6e:	f7ff fed1 	bl	8000d14 <canInit>
	HAL_TIM_Encoder_Start( &htim2, TIM_CHANNEL_ALL );
 8000f72:	213c      	movs	r1, #60	@ 0x3c
 8000f74:	4843      	ldr	r0, [pc, #268]	@ (8001084 <main+0x168>)
 8000f76:	f005 f85b 	bl	8006030 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start( &htim3, TIM_CHANNEL_ALL );
 8000f7a:	213c      	movs	r1, #60	@ 0x3c
 8000f7c:	4842      	ldr	r0, [pc, #264]	@ (8001088 <main+0x16c>)
 8000f7e:	f005 f857 	bl	8006030 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000f82:	2104      	movs	r1, #4
 8000f84:	4841      	ldr	r0, [pc, #260]	@ (800108c <main+0x170>)
 8000f86:	f004 fec1 	bl	8005d0c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000f8a:	2108      	movs	r1, #8
 8000f8c:	483f      	ldr	r0, [pc, #252]	@ (800108c <main+0x170>)
 8000f8e:	f004 febd 	bl	8005d0c <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim6);
 8000f92:	483f      	ldr	r0, [pc, #252]	@ (8001090 <main+0x174>)
 8000f94:	f004 fe06 	bl	8005ba4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8000f98:	483e      	ldr	r0, [pc, #248]	@ (8001094 <main+0x178>)
 8000f9a:	f004 fe03 	bl	8005ba4 <HAL_TIM_Base_Start_IT>
	HAL_Delay(100);
 8000f9e:	2064      	movs	r0, #100	@ 0x64
 8000fa0:	f001 fa64 	bl	800246c <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	//wait main_loop_flag
		while(g_main_loop_flag == false){}
 8000fa4:	bf00      	nop
 8000fa6:	4b3c      	ldr	r3, [pc, #240]	@ (8001098 <main+0x17c>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	f083 0301 	eor.w	r3, r3, #1
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f8      	bne.n	8000fa6 <main+0x8a>

		//SPI
		Command command;
		getSpiData(&command);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff fe65 	bl	8000c88 <getSpiData>
		//CAN
		setPowerCanData(&command.power_command);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fef2 	bl	8000dac <setPowerCanData>

		//encoder
		static int last_cnt_l;
		static int last_cnt_r;

		int cnt_l = (int16_t)TIM2->CNT;
 8000fc8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	643b      	str	r3, [r7, #64]	@ 0x40
		int cnt_r = (int16_t)TIM3->CNT;
 8000fd2:	4b32      	ldr	r3, [pc, #200]	@ (800109c <main+0x180>)
 8000fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd6:	b21b      	sxth	r3, r3
 8000fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if(abs(last_cnt_l - cnt_l) > 0x8000){
 8000fda:	4b31      	ldr	r3, [pc, #196]	@ (80010a0 <main+0x184>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	bfb8      	it	lt
 8000fe6:	425b      	neglt	r3, r3
 8000fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000fec:	dd26      	ble.n	800103c <main+0x120>
			if (last_cnt_l > 0 && cnt_l < 0 && (last_cnt_l - cnt_l) > 0){
 8000fee:	4b2c      	ldr	r3, [pc, #176]	@ (80010a0 <main+0x184>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	dd0f      	ble.n	8001016 <main+0xfa>
 8000ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	da0c      	bge.n	8001016 <main+0xfa>
 8000ffc:	4b28      	ldr	r3, [pc, #160]	@ (80010a0 <main+0x184>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	2b00      	cmp	r3, #0
 8001006:	dd06      	ble.n	8001016 <main+0xfa>
				last_cnt_l -= 0x10000; //オーバーフロー
 8001008:	4b25      	ldr	r3, [pc, #148]	@ (80010a0 <main+0x184>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8001010:	4a23      	ldr	r2, [pc, #140]	@ (80010a0 <main+0x184>)
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	e012      	b.n	800103c <main+0x120>
			}
			else if (last_cnt_l < 0 && cnt_l > 0 && (last_cnt_l - cnt_l) < 0){
 8001016:	4b22      	ldr	r3, [pc, #136]	@ (80010a0 <main+0x184>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	da0e      	bge.n	800103c <main+0x120>
 800101e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001020:	2b00      	cmp	r3, #0
 8001022:	dd0b      	ble.n	800103c <main+0x120>
 8001024:	4b1e      	ldr	r3, [pc, #120]	@ (80010a0 <main+0x184>)
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	da05      	bge.n	800103c <main+0x120>
				last_cnt_l += 0x10000; //アンダーフロー
 8001030:	4b1b      	ldr	r3, [pc, #108]	@ (80010a0 <main+0x184>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001038:	4a19      	ldr	r2, [pc, #100]	@ (80010a0 <main+0x184>)
 800103a:	6013      	str	r3, [r2, #0]
			}
		}
		if(abs(last_cnt_r - cnt_r) > 0x8000){
 800103c:	4b19      	ldr	r3, [pc, #100]	@ (80010a4 <main+0x188>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	2b00      	cmp	r3, #0
 8001046:	bfb8      	it	lt
 8001048:	425b      	neglt	r3, r3
 800104a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800104e:	dd3e      	ble.n	80010ce <main+0x1b2>
			if (last_cnt_r > 0 && cnt_r < 0 && (last_cnt_r - cnt_r) > 0){
 8001050:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <main+0x188>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	dd27      	ble.n	80010a8 <main+0x18c>
 8001058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800105a:	2b00      	cmp	r3, #0
 800105c:	da24      	bge.n	80010a8 <main+0x18c>
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <main+0x188>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	dd1e      	ble.n	80010a8 <main+0x18c>
				last_cnt_r -= 0x10000; //オーバーフロー
 800106a:	4b0e      	ldr	r3, [pc, #56]	@ (80010a4 <main+0x188>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8001072:	4a0c      	ldr	r2, [pc, #48]	@ (80010a4 <main+0x188>)
 8001074:	6013      	str	r3, [r2, #0]
 8001076:	e02a      	b.n	80010ce <main+0x1b2>
 8001078:	40a00000 	.word	0x40a00000
 800107c:	20000278 	.word	0x20000278
 8001080:	20000250 	.word	0x20000250
 8001084:	200003b0 	.word	0x200003b0
 8001088:	200003fc 	.word	0x200003fc
 800108c:	20000364 	.word	0x20000364
 8001090:	20000448 	.word	0x20000448
 8001094:	20000494 	.word	0x20000494
 8001098:	20000568 	.word	0x20000568
 800109c:	40000400 	.word	0x40000400
 80010a0:	20000574 	.word	0x20000574
 80010a4:	20000578 	.word	0x20000578
			}
			else if (last_cnt_r < 0 && cnt_r > 0 && (last_cnt_r - cnt_r) < 0){
 80010a8:	4bbe      	ldr	r3, [pc, #760]	@ (80013a4 <main+0x488>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	da0e      	bge.n	80010ce <main+0x1b2>
 80010b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	dd0b      	ble.n	80010ce <main+0x1b2>
 80010b6:	4bbb      	ldr	r3, [pc, #748]	@ (80013a4 <main+0x488>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	da05      	bge.n	80010ce <main+0x1b2>
				last_cnt_r += 0x10000; //アンダーフロー
 80010c2:	4bb8      	ldr	r3, [pc, #736]	@ (80013a4 <main+0x488>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80010ca:	4ab6      	ldr	r2, [pc, #728]	@ (80013a4 <main+0x488>)
 80010cc:	6013      	str	r3, [r2, #0]
			}
		}
		float vel_l = ((float) (cnt_l - last_cnt_l) * ENC_TO_TIRE * RATE) / RESOLUTION;
 80010ce:	4bb6      	ldr	r3, [pc, #728]	@ (80013a8 <main+0x48c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	ee07 3a90 	vmov	s15, r3
 80010da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010de:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 80013ac <main+0x490>
 80010e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010e6:	eddf 7ab2 	vldr	s15, [pc, #712]	@ 80013b0 <main+0x494>
 80010ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ee:	ee67 6a27 	vmul.f32	s13, s14, s15
 80010f2:	eddf 7ab0 	vldr	s15, [pc, #704]	@ 80013b4 <main+0x498>
 80010f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010fe:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		float vel_r = -((float) (cnt_r - last_cnt_r) * ENC_TO_TIRE * RATE) / RESOLUTION;
 8001102:	4ba8      	ldr	r3, [pc, #672]	@ (80013a4 <main+0x488>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001112:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 80013ac <main+0x490>
 8001116:	ee27 7a87 	vmul.f32	s14, s15, s14
 800111a:	eddf 7aa5 	vldr	s15, [pc, #660]	@ 80013b0 <main+0x494>
 800111e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001126:	eef1 6a67 	vneg.f32	s13, s15
 800112a:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 80013b4 <main+0x498>
 800112e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001132:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001136:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		last_cnt_l = cnt_l;
 800113a:	4a9b      	ldr	r2, [pc, #620]	@ (80013a8 <main+0x48c>)
 800113c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800113e:	6013      	str	r3, [r2, #0]
		last_cnt_r = cnt_r;
 8001140:	4a98      	ldr	r2, [pc, #608]	@ (80013a4 <main+0x488>)
 8001142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001144:	6013      	str	r3, [r2, #0]

		//PI control
		float volt_l;
		float volt_r;
		//todo
		g_control = true;
 8001146:	4b9c      	ldr	r3, [pc, #624]	@ (80013b8 <main+0x49c>)
 8001148:	2201      	movs	r2, #1
 800114a:	701a      	strb	r2, [r3, #0]
		if (g_control) {
 800114c:	4b9a      	ldr	r3, [pc, #616]	@ (80013b8 <main+0x49c>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 80d9 	beq.w	8001308 <main+0x3ec>
			float e_l = command.vel_l - vel_l;
 8001156:	ed97 7a06 	vldr	s14, [r7, #24]
 800115a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800115e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001162:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
			float e_r = command.vel_r - vel_r;
 8001166:	ed97 7a07 	vldr	s14, [r7, #28]
 800116a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800116e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001172:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
			if(fabsf(e_l)>10.0f) e_l = 0;
 8001176:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800117a:	eef0 7ae7 	vabs.f32	s15, s15
 800117e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001182:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118a:	dd02      	ble.n	8001192 <main+0x276>
 800118c:	f04f 0300 	mov.w	r3, #0
 8001190:	657b      	str	r3, [r7, #84]	@ 0x54
			if(fabsf(e_r)>10.0f) e_r = 0;
 8001192:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001196:	eef0 7ae7 	vabs.f32	s15, s15
 800119a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800119e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a6:	dd02      	ble.n	80011ae <main+0x292>
 80011a8:	f04f 0300 	mov.w	r3, #0
 80011ac:	653b      	str	r3, [r7, #80]	@ 0x50
			pid.integral_l += e_l * DT;
 80011ae:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80011b2:	eddf 6a82 	vldr	s13, [pc, #520]	@ 80013bc <main+0x4a0>
 80011b6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80011ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			pid.integral_r += e_r * DT;
 80011c6:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80011ca:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 80013bc <main+0x4a0>
 80011ce:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80011d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011da:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
			pid.integral_l = fmaxf(fminf(pid.integral_l,2.5f),-2.5f);
 80011de:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80011e2:	eef0 0a04 	vmov.f32	s1, #4	@ 0x40200000  2.5
 80011e6:	eeb0 0a67 	vmov.f32	s0, s15
 80011ea:	f008 ff62 	bl	800a0b2 <fminf>
 80011ee:	eef0 7a40 	vmov.f32	s15, s0
 80011f2:	eef8 0a04 	vmov.f32	s1, #132	@ 0xc0200000 -2.5
 80011f6:	eeb0 0a67 	vmov.f32	s0, s15
 80011fa:	f008 ff3d 	bl	800a078 <fmaxf>
 80011fe:	eef0 7a40 	vmov.f32	s15, s0
 8001202:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			pid.integral_r = fmaxf(fminf(pid.integral_r,2.5f),-2.5f);
 8001206:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800120a:	eef0 0a04 	vmov.f32	s1, #4	@ 0x40200000  2.5
 800120e:	eeb0 0a67 	vmov.f32	s0, s15
 8001212:	f008 ff4e 	bl	800a0b2 <fminf>
 8001216:	eef0 7a40 	vmov.f32	s15, s0
 800121a:	eef8 0a04 	vmov.f32	s1, #132	@ 0xc0200000 -2.5
 800121e:	eeb0 0a67 	vmov.f32	s0, s15
 8001222:	f008 ff29 	bl	800a078 <fmaxf>
 8001226:	eef0 7a40 	vmov.f32	s15, s0
 800122a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
			volt_l = pid.kp * e_l + pid.ki * pid.integral_l;
 800122e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001232:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001236:	ee27 7a27 	vmul.f32	s14, s14, s15
 800123a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800123e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001242:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001246:	ee77 7a27 	vadd.f32	s15, s14, s15
 800124a:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
			volt_r = pid.kp * e_r + pid.ki * pid.integral_r;
 800124e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001252:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001256:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800125e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001262:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126a:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
			//線形化
			volt_l = (volt_l > 0.0f) ? volt_l + 0.9f : volt_l - 0.9f;
 800126e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001272:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127a:	dd06      	ble.n	800128a <main+0x36e>
 800127c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001280:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80013c0 <main+0x4a4>
 8001284:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001288:	e005      	b.n	8001296 <main+0x37a>
 800128a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800128e:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80013c0 <main+0x4a4>
 8001292:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001296:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
			volt_r = (volt_r > 0.0f) ? volt_r + 0.9f : volt_r - 0.9f;
 800129a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800129e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd06      	ble.n	80012b6 <main+0x39a>
 80012a8:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80012ac:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80013c0 <main+0x4a4>
 80012b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012b4:	e005      	b.n	80012c2 <main+0x3a6>
 80012b6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80012ba:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80013c0 <main+0x4a4>
 80012be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012c2:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
//			volt_l = fmaxf(fminf(volt_l,12.0f),-12.0f);
//			volt_r = fmaxf(fminf(volt_r,12.0f),-12.0f);
			volt_l = fmaxf(fminf(volt_l, 6.0f), -6.0f);
 80012c6:	eef1 0a08 	vmov.f32	s1, #24	@ 0x40c00000  6.0
 80012ca:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 80012ce:	f008 fef0 	bl	800a0b2 <fminf>
 80012d2:	eef0 7a40 	vmov.f32	s15, s0
 80012d6:	eef9 0a08 	vmov.f32	s1, #152	@ 0xc0c00000 -6.0
 80012da:	eeb0 0a67 	vmov.f32	s0, s15
 80012de:	f008 fecb 	bl	800a078 <fmaxf>
 80012e2:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
			volt_r = fmaxf(fminf(volt_r, 6.0f), -6.0f);
 80012e6:	eef1 0a08 	vmov.f32	s1, #24	@ 0x40c00000  6.0
 80012ea:	ed97 0a16 	vldr	s0, [r7, #88]	@ 0x58
 80012ee:	f008 fee0 	bl	800a0b2 <fminf>
 80012f2:	eef0 7a40 	vmov.f32	s15, s0
 80012f6:	eef9 0a08 	vmov.f32	s1, #152	@ 0xc0c00000 -6.0
 80012fa:	eeb0 0a67 	vmov.f32	s0, s15
 80012fe:	f008 febb 	bl	800a078 <fmaxf>
 8001302:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58
 8001306:	e00b      	b.n	8001320 <main+0x404>
			// タイヤ速度異常
			// SPI通信異常
			// CAN通信異常


			pid.integral_l = 0.0f;
 8001308:	f04f 0300 	mov.w	r3, #0
 800130c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			pid.integral_r = 0.0f;
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	633b      	str	r3, [r7, #48]	@ 0x30
			volt_l = 0.0f;
 8001314:	f04f 0300 	mov.w	r3, #0
 8001318:	65fb      	str	r3, [r7, #92]	@ 0x5c
			volt_r = 0.0f;
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	65bb      	str	r3, [r7, #88]	@ 0x58
		//PWM
		uint32_t pwm_l;
		uint32_t pwm_r;
		bool dir_l;
		bool dir_r;
		if (g_control){
 8001320:	4b25      	ldr	r3, [pc, #148]	@ (80013b8 <main+0x49c>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d04f      	beq.n	80013c8 <main+0x4ac>
			pwm_l = (uint32_t)(MAX_DUTY_CNT * (fabsf(volt_l)/12.0f));
 8001328:	eddf 7a26 	vldr	s15, [pc, #152]	@ 80013c4 <main+0x4a8>
 800132c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001330:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001334:	eef0 6ae7 	vabs.f32	s13, s15
 8001338:	eeb2 6a08 	vmov.f32	s12, #40	@ 0x41400000  12.0
 800133c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001340:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001344:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001348:	ee17 3a90 	vmov	r3, s15
 800134c:	64fb      	str	r3, [r7, #76]	@ 0x4c
			pwm_r = (uint32_t)(MAX_DUTY_CNT * (fabsf(volt_r)/12.0f));
 800134e:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 80013c4 <main+0x4a8>
 8001352:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001356:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800135a:	eef0 6ae7 	vabs.f32	s13, s15
 800135e:	eeb2 6a08 	vmov.f32	s12, #40	@ 0x41400000  12.0
 8001362:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800136a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800136e:	ee17 3a90 	vmov	r3, s15
 8001372:	64bb      	str	r3, [r7, #72]	@ 0x48
			dir_l = (volt_l > 0.0f) ? true : false;
 8001374:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001378:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800137c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001380:	bfcc      	ite	gt
 8001382:	2301      	movgt	r3, #1
 8001384:	2300      	movle	r3, #0
 8001386:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			dir_r = (volt_r < 0.0f) ? true : false;
 800138a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800138e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001396:	bf4c      	ite	mi
 8001398:	2301      	movmi	r3, #1
 800139a:	2300      	movpl	r3, #0
 800139c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80013a0:	e01c      	b.n	80013dc <main+0x4c0>
 80013a2:	bf00      	nop
 80013a4:	20000578 	.word	0x20000578
 80013a8:	20000574 	.word	0x20000574
 80013ac:	3eb6db6e 	.word	0x3eb6db6e
 80013b0:	00000032 	.word	0x00000032
 80013b4:	00001000 	.word	0x00001000
 80013b8:	20000569 	.word	0x20000569
 80013bc:	3ca3d70a 	.word	0x3ca3d70a
 80013c0:	3f666666 	.word	0x3f666666
 80013c4:	00001f3f 	.word	0x00001f3f
		}
		else{
			pwm_l = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
			pwm_r = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	64bb      	str	r3, [r7, #72]	@ 0x48
			dir_l = false;
 80013d0:	2300      	movs	r3, #0
 80013d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			dir_r = false;
 80013d6:	2300      	movs	r3, #0
 80013d8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
		}
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm_l);
 80013dc:	4b19      	ldr	r3, [pc, #100]	@ (8001444 <main+0x528>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80013e2:	639a      	str	r2, [r3, #56]	@ 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_r);
 80013e4:	4b17      	ldr	r3, [pc, #92]	@ (8001444 <main+0x528>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80013ea:	63da      	str	r2, [r3, #60]	@ 0x3c
		HAL_GPIO_WritePin(DIR_L_GPIO_Port, DIR_L_Pin, dir_l);
 80013ec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80013f0:	461a      	mov	r2, r3
 80013f2:	2102      	movs	r1, #2
 80013f4:	4814      	ldr	r0, [pc, #80]	@ (8001448 <main+0x52c>)
 80013f6:	f002 fafd 	bl	80039f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR_R_GPIO_Port, DIR_R_Pin, dir_r);
 80013fa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80013fe:	461a      	mov	r2, r3
 8001400:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001404:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001408:	f002 faf4 	bl	80039f4 <HAL_GPIO_WritePin>
		//return SPI&CAN
		Result result;
		getPowerCanData(&result.power_result);
 800140c:	463b      	mov	r3, r7
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff fcb8 	bl	8000d84 <getPowerCanData>
		result.power_result.i_bat = 0xAA;
 8001414:	23aa      	movs	r3, #170	@ 0xaa
 8001416:	707b      	strb	r3, [r7, #1]
		result.power_result.v_bat = 0xBB;
 8001418:	23bb      	movs	r3, #187	@ 0xbb
 800141a:	703b      	strb	r3, [r7, #0]
		result.vel_l = 1.0f;
 800141c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001420:	607b      	str	r3, [r7, #4]
		result.vel_r = -0.1f;
 8001422:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <main+0x530>)
 8001424:	60bb      	str	r3, [r7, #8]
		result.cnt_l = 0xCCCC;
 8001426:	f64c 43cc 	movw	r3, #52428	@ 0xcccc
 800142a:	81bb      	strh	r3, [r7, #12]
		result.cnt_r = 0xDDDD;
 800142c:	f64d 53dd 	movw	r3, #56797	@ 0xdddd
 8001430:	81fb      	strh	r3, [r7, #14]
		//todo
//		result.vel_l = vel_l;
//		result.vel_r = vel_r;
//		result.cnt_l = TIM2->CNT;
//		result.cnt_r = TIM3->CNT;
		setSpiData(&result);
 8001432:	463b      	mov	r3, r7
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fc3b 	bl	8000cb0 <setSpiData>
		//printf("vel:(%f,%f),cmd:(%f,%f), volt:(%f,%f)\r\n",vel_l,vel_r,command.vel_l,command.vel_r,volt_l,volt_r);
		g_main_loop_flag = false;
 800143a:	4b05      	ldr	r3, [pc, #20]	@ (8001450 <main+0x534>)
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
  {
 8001440:	e5b0      	b.n	8000fa4 <main+0x88>
 8001442:	bf00      	nop
 8001444:	20000364 	.word	0x20000364
 8001448:	48001400 	.word	0x48001400
 800144c:	bdcccccd 	.word	0xbdcccccd
 8001450:	20000568 	.word	0x20000568

08001454 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b096      	sub	sp, #88	@ 0x58
 8001458:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800145a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800145e:	2228      	movs	r2, #40	@ 0x28
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f006 ff7c 	bl	8008360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001468:	f107 031c 	add.w	r3, r7, #28
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001478:	1d3b      	adds	r3, r7, #4
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
 8001484:	611a      	str	r2, [r3, #16]
 8001486:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001488:	2302      	movs	r3, #2
 800148a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800148c:	2301      	movs	r3, #1
 800148e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001490:	2310      	movs	r3, #16
 8001492:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001494:	2300      	movs	r3, #0
 8001496:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001498:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800149c:	4618      	mov	r0, r3
 800149e:	f002 fac1 	bl	8003a24 <HAL_RCC_OscConfig>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <SystemClock_Config+0x58>
  {
    Error_Handler();
 80014a8:	f000 fb2e 	bl	8001b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ac:	230f      	movs	r3, #15
 80014ae:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b4:	2300      	movs	r3, #0
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014b8:	2300      	movs	r3, #0
 80014ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014bc:	2300      	movs	r3, #0
 80014be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014c0:	f107 031c 	add.w	r3, r7, #28
 80014c4:	2100      	movs	r1, #0
 80014c6:	4618      	mov	r0, r3
 80014c8:	f003 faea 	bl	8004aa0 <HAL_RCC_ClockConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80014d2:	f000 fb19 	bl	8001b08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80014d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014da:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80014dc:	2300      	movs	r3, #0
 80014de:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014e0:	1d3b      	adds	r3, r7, #4
 80014e2:	4618      	mov	r0, r3
 80014e4:	f003 fcfc 	bl	8004ee0 <HAL_RCCEx_PeriphCLKConfig>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80014ee:	f000 fb0b 	bl	8001b08 <Error_Handler>
  }
}
 80014f2:	bf00      	nop
 80014f4:	3758      	adds	r7, #88	@ 0x58
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
	...

080014fc <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001500:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <MX_CAN_Init+0x64>)
 8001502:	4a18      	ldr	r2, [pc, #96]	@ (8001564 <MX_CAN_Init+0x68>)
 8001504:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 8001506:	4b16      	ldr	r3, [pc, #88]	@ (8001560 <MX_CAN_Init+0x64>)
 8001508:	2201      	movs	r2, #1
 800150a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800150c:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <MX_CAN_Init+0x64>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001512:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <MX_CAN_Init+0x64>)
 8001514:	2200      	movs	r2, #0
 8001516:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_10TQ;
 8001518:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <MX_CAN_Init+0x64>)
 800151a:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 800151e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 8001520:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <MX_CAN_Init+0x64>)
 8001522:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001526:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001528:	4b0d      	ldr	r3, [pc, #52]	@ (8001560 <MX_CAN_Init+0x64>)
 800152a:	2200      	movs	r2, #0
 800152c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800152e:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <MX_CAN_Init+0x64>)
 8001530:	2200      	movs	r2, #0
 8001532:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001534:	4b0a      	ldr	r3, [pc, #40]	@ (8001560 <MX_CAN_Init+0x64>)
 8001536:	2200      	movs	r2, #0
 8001538:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800153a:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <MX_CAN_Init+0x64>)
 800153c:	2200      	movs	r2, #0
 800153e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001540:	4b07      	ldr	r3, [pc, #28]	@ (8001560 <MX_CAN_Init+0x64>)
 8001542:	2200      	movs	r2, #0
 8001544:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001546:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <MX_CAN_Init+0x64>)
 8001548:	2200      	movs	r2, #0
 800154a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800154c:	4804      	ldr	r0, [pc, #16]	@ (8001560 <MX_CAN_Init+0x64>)
 800154e:	f000 ffb1 	bl	80024b4 <HAL_CAN_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001558:	f000 fad6 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000250 	.word	0x20000250
 8001564:	40006400 	.word	0x40006400

08001568 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800156c:	4b18      	ldr	r3, [pc, #96]	@ (80015d0 <MX_SPI1_Init+0x68>)
 800156e:	4a19      	ldr	r2, [pc, #100]	@ (80015d4 <MX_SPI1_Init+0x6c>)
 8001570:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001572:	4b17      	ldr	r3, [pc, #92]	@ (80015d0 <MX_SPI1_Init+0x68>)
 8001574:	2200      	movs	r2, #0
 8001576:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001578:	4b15      	ldr	r3, [pc, #84]	@ (80015d0 <MX_SPI1_Init+0x68>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800157e:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <MX_SPI1_Init+0x68>)
 8001580:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001584:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001586:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <MX_SPI1_Init+0x68>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800158c:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <MX_SPI1_Init+0x68>)
 800158e:	2200      	movs	r2, #0
 8001590:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001592:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <MX_SPI1_Init+0x68>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001598:	4b0d      	ldr	r3, [pc, #52]	@ (80015d0 <MX_SPI1_Init+0x68>)
 800159a:	2200      	movs	r2, #0
 800159c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800159e:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <MX_SPI1_Init+0x68>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015a4:	4b0a      	ldr	r3, [pc, #40]	@ (80015d0 <MX_SPI1_Init+0x68>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80015aa:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <MX_SPI1_Init+0x68>)
 80015ac:	2207      	movs	r2, #7
 80015ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015b0:	4b07      	ldr	r3, [pc, #28]	@ (80015d0 <MX_SPI1_Init+0x68>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80015b6:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <MX_SPI1_Init+0x68>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015bc:	4804      	ldr	r0, [pc, #16]	@ (80015d0 <MX_SPI1_Init+0x68>)
 80015be:	f003 fdb5 	bl	800512c <HAL_SPI_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80015c8:	f000 fa9e 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20000278 	.word	0x20000278
 80015d4:	40013000 	.word	0x40013000

080015d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b096      	sub	sp, #88	@ 0x58
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015de:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]
 80015f8:	611a      	str	r2, [r3, #16]
 80015fa:	615a      	str	r2, [r3, #20]
 80015fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	222c      	movs	r2, #44	@ 0x2c
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f006 feab 	bl	8008360 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800160a:	4b3f      	ldr	r3, [pc, #252]	@ (8001708 <MX_TIM1_Init+0x130>)
 800160c:	4a3f      	ldr	r2, [pc, #252]	@ (800170c <MX_TIM1_Init+0x134>)
 800160e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001610:	4b3d      	ldr	r3, [pc, #244]	@ (8001708 <MX_TIM1_Init+0x130>)
 8001612:	2200      	movs	r2, #0
 8001614:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001616:	4b3c      	ldr	r3, [pc, #240]	@ (8001708 <MX_TIM1_Init+0x130>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;
 800161c:	4b3a      	ldr	r3, [pc, #232]	@ (8001708 <MX_TIM1_Init+0x130>)
 800161e:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001622:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001624:	4b38      	ldr	r3, [pc, #224]	@ (8001708 <MX_TIM1_Init+0x130>)
 8001626:	2200      	movs	r2, #0
 8001628:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800162a:	4b37      	ldr	r3, [pc, #220]	@ (8001708 <MX_TIM1_Init+0x130>)
 800162c:	2200      	movs	r2, #0
 800162e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001630:	4b35      	ldr	r3, [pc, #212]	@ (8001708 <MX_TIM1_Init+0x130>)
 8001632:	2200      	movs	r2, #0
 8001634:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001636:	4834      	ldr	r0, [pc, #208]	@ (8001708 <MX_TIM1_Init+0x130>)
 8001638:	f004 fb10 	bl	8005c5c <HAL_TIM_PWM_Init>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001642:	f000 fa61 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001646:	2300      	movs	r3, #0
 8001648:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800164a:	2300      	movs	r3, #0
 800164c:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800164e:	2300      	movs	r3, #0
 8001650:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001652:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001656:	4619      	mov	r1, r3
 8001658:	482b      	ldr	r0, [pc, #172]	@ (8001708 <MX_TIM1_Init+0x130>)
 800165a:	f005 fb05 	bl	8006c68 <HAL_TIMEx_MasterConfigSynchronization>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001664:	f000 fa50 	bl	8001b08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001668:	2360      	movs	r3, #96	@ 0x60
 800166a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001670:	2300      	movs	r3, #0
 8001672:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001674:	2300      	movs	r3, #0
 8001676:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800167c:	2300      	movs	r3, #0
 800167e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001680:	2300      	movs	r3, #0
 8001682:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001684:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001688:	2204      	movs	r2, #4
 800168a:	4619      	mov	r1, r3
 800168c:	481e      	ldr	r0, [pc, #120]	@ (8001708 <MX_TIM1_Init+0x130>)
 800168e:	f004 fe5f 	bl	8006350 <HAL_TIM_PWM_ConfigChannel>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001698:	f000 fa36 	bl	8001b08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800169c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016a0:	2208      	movs	r2, #8
 80016a2:	4619      	mov	r1, r3
 80016a4:	4818      	ldr	r0, [pc, #96]	@ (8001708 <MX_TIM1_Init+0x130>)
 80016a6:	f004 fe53 	bl	8006350 <HAL_TIM_PWM_ConfigChannel>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80016b0:	f000 fa2a 	bl	8001b08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016b4:	2300      	movs	r3, #0
 80016b6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016cc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80016d2:	2300      	movs	r3, #0
 80016d4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80016da:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	4619      	mov	r1, r3
 80016e8:	4807      	ldr	r0, [pc, #28]	@ (8001708 <MX_TIM1_Init+0x130>)
 80016ea:	f005 fb2b 	bl	8006d44 <HAL_TIMEx_ConfigBreakDeadTime>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 80016f4:	f000 fa08 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016f8:	4803      	ldr	r0, [pc, #12]	@ (8001708 <MX_TIM1_Init+0x130>)
 80016fa:	f000 fc8d 	bl	8002018 <HAL_TIM_MspPostInit>

}
 80016fe:	bf00      	nop
 8001700:	3758      	adds	r7, #88	@ 0x58
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000364 	.word	0x20000364
 800170c:	40012c00 	.word	0x40012c00

08001710 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08c      	sub	sp, #48	@ 0x30
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	2224      	movs	r2, #36	@ 0x24
 800171c:	2100      	movs	r1, #0
 800171e:	4618      	mov	r0, r3
 8001720:	f006 fe1e 	bl	8008360 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001724:	463b      	mov	r3, r7
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800172e:	4b21      	ldr	r3, [pc, #132]	@ (80017b4 <MX_TIM2_Init+0xa4>)
 8001730:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001734:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001736:	4b1f      	ldr	r3, [pc, #124]	@ (80017b4 <MX_TIM2_Init+0xa4>)
 8001738:	2200      	movs	r2, #0
 800173a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173c:	4b1d      	ldr	r3, [pc, #116]	@ (80017b4 <MX_TIM2_Init+0xa4>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65525;
 8001742:	4b1c      	ldr	r3, [pc, #112]	@ (80017b4 <MX_TIM2_Init+0xa4>)
 8001744:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8001748:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174a:	4b1a      	ldr	r3, [pc, #104]	@ (80017b4 <MX_TIM2_Init+0xa4>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001750:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <MX_TIM2_Init+0xa4>)
 8001752:	2200      	movs	r2, #0
 8001754:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001756:	2303      	movs	r3, #3
 8001758:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800175a:	2300      	movs	r3, #0
 800175c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800175e:	2301      	movs	r3, #1
 8001760:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001762:	2300      	movs	r3, #0
 8001764:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800176a:	2300      	movs	r3, #0
 800176c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800176e:	2301      	movs	r3, #1
 8001770:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001772:	2300      	movs	r3, #0
 8001774:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800177a:	f107 030c 	add.w	r3, r7, #12
 800177e:	4619      	mov	r1, r3
 8001780:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <MX_TIM2_Init+0xa4>)
 8001782:	f004 fbaf 	bl	8005ee4 <HAL_TIM_Encoder_Init>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800178c:	f000 f9bc 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001790:	2300      	movs	r3, #0
 8001792:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001798:	463b      	mov	r3, r7
 800179a:	4619      	mov	r1, r3
 800179c:	4805      	ldr	r0, [pc, #20]	@ (80017b4 <MX_TIM2_Init+0xa4>)
 800179e:	f005 fa63 	bl	8006c68 <HAL_TIMEx_MasterConfigSynchronization>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80017a8:	f000 f9ae 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017ac:	bf00      	nop
 80017ae:	3730      	adds	r7, #48	@ 0x30
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	200003b0 	.word	0x200003b0

080017b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08c      	sub	sp, #48	@ 0x30
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017be:	f107 030c 	add.w	r3, r7, #12
 80017c2:	2224      	movs	r2, #36	@ 0x24
 80017c4:	2100      	movs	r1, #0
 80017c6:	4618      	mov	r0, r3
 80017c8:	f006 fdca 	bl	8008360 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017cc:	463b      	mov	r3, r7
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017d6:	4b21      	ldr	r3, [pc, #132]	@ (800185c <MX_TIM3_Init+0xa4>)
 80017d8:	4a21      	ldr	r2, [pc, #132]	@ (8001860 <MX_TIM3_Init+0xa8>)
 80017da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017dc:	4b1f      	ldr	r3, [pc, #124]	@ (800185c <MX_TIM3_Init+0xa4>)
 80017de:	2200      	movs	r2, #0
 80017e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e2:	4b1e      	ldr	r3, [pc, #120]	@ (800185c <MX_TIM3_Init+0xa4>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017e8:	4b1c      	ldr	r3, [pc, #112]	@ (800185c <MX_TIM3_Init+0xa4>)
 80017ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f0:	4b1a      	ldr	r3, [pc, #104]	@ (800185c <MX_TIM3_Init+0xa4>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017f6:	4b19      	ldr	r3, [pc, #100]	@ (800185c <MX_TIM3_Init+0xa4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80017fc:	2301      	movs	r3, #1
 80017fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001800:	2300      	movs	r3, #0
 8001802:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001804:	2301      	movs	r3, #1
 8001806:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001810:	2300      	movs	r3, #0
 8001812:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001814:	2301      	movs	r3, #1
 8001816:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001818:	2300      	movs	r3, #0
 800181a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001820:	f107 030c 	add.w	r3, r7, #12
 8001824:	4619      	mov	r1, r3
 8001826:	480d      	ldr	r0, [pc, #52]	@ (800185c <MX_TIM3_Init+0xa4>)
 8001828:	f004 fb5c 	bl	8005ee4 <HAL_TIM_Encoder_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001832:	f000 f969 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001836:	2300      	movs	r3, #0
 8001838:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800183a:	2300      	movs	r3, #0
 800183c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800183e:	463b      	mov	r3, r7
 8001840:	4619      	mov	r1, r3
 8001842:	4806      	ldr	r0, [pc, #24]	@ (800185c <MX_TIM3_Init+0xa4>)
 8001844:	f005 fa10 	bl	8006c68 <HAL_TIMEx_MasterConfigSynchronization>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800184e:	f000 f95b 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	3730      	adds	r7, #48	@ 0x30
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200003fc 	.word	0x200003fc
 8001860:	40000400 	.word	0x40000400

08001864 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001874:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <MX_TIM6_Init+0x64>)
 8001876:	4a15      	ldr	r2, [pc, #84]	@ (80018cc <MX_TIM6_Init+0x68>)
 8001878:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 19;
 800187a:	4b13      	ldr	r3, [pc, #76]	@ (80018c8 <MX_TIM6_Init+0x64>)
 800187c:	2213      	movs	r2, #19
 800187e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001880:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <MX_TIM6_Init+0x64>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7999;
 8001886:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <MX_TIM6_Init+0x64>)
 8001888:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800188c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800188e:	4b0e      	ldr	r3, [pc, #56]	@ (80018c8 <MX_TIM6_Init+0x64>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001894:	480c      	ldr	r0, [pc, #48]	@ (80018c8 <MX_TIM6_Init+0x64>)
 8001896:	f004 f92d 	bl	8005af4 <HAL_TIM_Base_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80018a0:	f000 f932 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	4619      	mov	r1, r3
 80018b0:	4805      	ldr	r0, [pc, #20]	@ (80018c8 <MX_TIM6_Init+0x64>)
 80018b2:	f005 f9d9 	bl	8006c68 <HAL_TIMEx_MasterConfigSynchronization>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80018bc:	f000 f924 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80018c0:	bf00      	nop
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000448 	.word	0x20000448
 80018cc:	40001000 	.word	0x40001000

080018d0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d6:	1d3b      	adds	r3, r7, #4
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80018e0:	4b14      	ldr	r3, [pc, #80]	@ (8001934 <MX_TIM7_Init+0x64>)
 80018e2:	4a15      	ldr	r2, [pc, #84]	@ (8001938 <MX_TIM7_Init+0x68>)
 80018e4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 19;
 80018e6:	4b13      	ldr	r3, [pc, #76]	@ (8001934 <MX_TIM7_Init+0x64>)
 80018e8:	2213      	movs	r2, #19
 80018ea:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ec:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <MX_TIM7_Init+0x64>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 7999;
 80018f2:	4b10      	ldr	r3, [pc, #64]	@ (8001934 <MX_TIM7_Init+0x64>)
 80018f4:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80018f8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <MX_TIM7_Init+0x64>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001900:	480c      	ldr	r0, [pc, #48]	@ (8001934 <MX_TIM7_Init+0x64>)
 8001902:	f004 f8f7 	bl	8005af4 <HAL_TIM_Base_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800190c:	f000 f8fc 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001910:	2300      	movs	r3, #0
 8001912:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	4619      	mov	r1, r3
 800191c:	4805      	ldr	r0, [pc, #20]	@ (8001934 <MX_TIM7_Init+0x64>)
 800191e:	f005 f9a3 	bl	8006c68 <HAL_TIMEx_MasterConfigSynchronization>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001928:	f000 f8ee 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000494 	.word	0x20000494
 8001938:	40001400 	.word	0x40001400

0800193c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001940:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 8001942:	4a15      	ldr	r2, [pc, #84]	@ (8001998 <MX_USART2_UART_Init+0x5c>)
 8001944:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001946:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 8001948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800194c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800194e:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001954:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 8001956:	2200      	movs	r2, #0
 8001958:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800195a:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001960:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 8001962:	220c      	movs	r2, #12
 8001964:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001966:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 8001968:	2200      	movs	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800196c:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 800196e:	2200      	movs	r2, #0
 8001970:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 8001974:	2200      	movs	r2, #0
 8001976:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001978:	4b06      	ldr	r3, [pc, #24]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 800197a:	2200      	movs	r2, #0
 800197c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800197e:	4805      	ldr	r0, [pc, #20]	@ (8001994 <MX_USART2_UART_Init+0x58>)
 8001980:	f005 fa76 	bl	8006e70 <HAL_UART_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800198a:	f000 f8bd 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	200004e0 	.word	0x200004e0
 8001998:	40004400 	.word	0x40004400

0800199c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019a2:	4b10      	ldr	r3, [pc, #64]	@ (80019e4 <MX_DMA_Init+0x48>)
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	4a0f      	ldr	r2, [pc, #60]	@ (80019e4 <MX_DMA_Init+0x48>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6153      	str	r3, [r2, #20]
 80019ae:	4b0d      	ldr	r3, [pc, #52]	@ (80019e4 <MX_DMA_Init+0x48>)
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2100      	movs	r1, #0
 80019be:	200c      	movs	r0, #12
 80019c0:	f001 fcd9 	bl	8003376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80019c4:	200c      	movs	r0, #12
 80019c6:	f001 fcf2 	bl	80033ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2100      	movs	r1, #0
 80019ce:	200d      	movs	r0, #13
 80019d0:	f001 fcd1 	bl	8003376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80019d4:	200d      	movs	r0, #13
 80019d6:	f001 fcea 	bl	80033ae <HAL_NVIC_EnableIRQ>

}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000

080019e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ee:	f107 030c 	add.w	r3, r7, #12
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	60da      	str	r2, [r3, #12]
 80019fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019fe:	4b35      	ldr	r3, [pc, #212]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	4a34      	ldr	r2, [pc, #208]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a08:	6153      	str	r3, [r2, #20]
 8001a0a:	4b32      	ldr	r3, [pc, #200]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a16:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	4a2e      	ldr	r2, [pc, #184]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a20:	6153      	str	r3, [r2, #20]
 8001a22:	4b2c      	ldr	r3, [pc, #176]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2e:	4b29      	ldr	r3, [pc, #164]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	4a28      	ldr	r2, [pc, #160]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a38:	6153      	str	r3, [r2, #20]
 8001a3a:	4b26      	ldr	r3, [pc, #152]	@ (8001ad4 <MX_GPIO_Init+0xec>)
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a42:	603b      	str	r3, [r7, #0]
 8001a44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_L_GPIO_Port, DIR_L_Pin, GPIO_PIN_RESET);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2102      	movs	r1, #2
 8001a4a:	4823      	ldr	r0, [pc, #140]	@ (8001ad8 <MX_GPIO_Init+0xf0>)
 8001a4c:	f001 ffd2 	bl	80039f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_R_GPIO_Port, DIR_R_Pin, GPIO_PIN_RESET);
 8001a50:	2200      	movs	r2, #0
 8001a52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a5a:	f001 ffcb 	bl	80039f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR_L_Pin */
  GPIO_InitStruct.Pin = DIR_L_Pin;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a62:	2301      	movs	r3, #1
 8001a64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIR_L_GPIO_Port, &GPIO_InitStruct);
 8001a6e:	f107 030c 	add.w	r3, r7, #12
 8001a72:	4619      	mov	r1, r3
 8001a74:	4818      	ldr	r0, [pc, #96]	@ (8001ad8 <MX_GPIO_Init+0xf0>)
 8001a76:	f001 fe4b 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pin : enc_L_Z_Pin */
  GPIO_InitStruct.Pin = enc_L_Z_Pin;
 8001a7a:	2308      	movs	r3, #8
 8001a7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(enc_L_Z_GPIO_Port, &GPIO_InitStruct);
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a90:	f001 fe3e 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pin : enc_R_Z_Pin */
  GPIO_InitStruct.Pin = enc_R_Z_Pin;
 8001a94:	2302      	movs	r3, #2
 8001a96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(enc_R_Z_GPIO_Port, &GPIO_InitStruct);
 8001aa0:	f107 030c 	add.w	r3, r7, #12
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	480d      	ldr	r0, [pc, #52]	@ (8001adc <MX_GPIO_Init+0xf4>)
 8001aa8:	f001 fe32 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_R_Pin */
  GPIO_InitStruct.Pin = DIR_R_Pin;
 8001aac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ab0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIR_R_GPIO_Port, &GPIO_InitStruct);
 8001abe:	f107 030c 	add.w	r3, r7, #12
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac8:	f001 fe22 	bl	8003710 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001acc:	bf00      	nop
 8001ace:	3720      	adds	r7, #32
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	48001400 	.word	0x48001400
 8001adc:	48000400 	.word	0x48000400

08001ae0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	230a      	movs	r3, #10
 8001af2:	68b9      	ldr	r1, [r7, #8]
 8001af4:	4803      	ldr	r0, [pc, #12]	@ (8001b04 <_write+0x24>)
 8001af6:	f005 fa09 	bl	8006f0c <HAL_UART_Transmit>
  return len;
 8001afa:	687b      	ldr	r3, [r7, #4]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	200004e0 	.word	0x200004e0

08001b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b0c:	b672      	cpsid	i
}
 8001b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <Error_Handler+0x8>

08001b14 <calculateChecksum>:
#include <math.h>

#include "spi_data.h"

// チェックサムを計算する関数
uint8_t calculateChecksum(uint8_t* data, uint8_t length) {
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	70fb      	strb	r3, [r7, #3]
	int sum = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < length; i++) {
 8001b24:	2300      	movs	r3, #0
 8001b26:	72fb      	strb	r3, [r7, #11]
 8001b28:	e00a      	b.n	8001b40 <calculateChecksum+0x2c>
			sum += data[i];
 8001b2a:	7afb      	ldrb	r3, [r7, #11]
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	4413      	add	r3, r2
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	461a      	mov	r2, r3
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	4413      	add	r3, r2
 8001b38:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < length; i++) {
 8001b3a:	7afb      	ldrb	r3, [r7, #11]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	72fb      	strb	r3, [r7, #11]
 8001b40:	7afa      	ldrb	r2, [r7, #11]
 8001b42:	78fb      	ldrb	r3, [r7, #3]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d3f0      	bcc.n	8001b2a <calculateChecksum+0x16>
	}
	// 合計の下位バイトを返す
	return (uint8_t)(sum & 0xFF);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	b2db      	uxtb	r3, r3
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <commandDeserialize>:
	buffer += sizeof(float);
	data->check_sum = calculateChecksum(buffer, length);
	memcpy(buffer+length,&data->check_sum,sizeof(uint8_t));
}

bool commandDeserialize(Command* data, uint8_t* buffer){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
	powerCommandDeserialize(&data->power_command, buffer);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6839      	ldr	r1, [r7, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff f834 	bl	8000bd4 <powerCommandDeserialize>
	uint8_t length = POWER_COMMAND_BUFFER_SIZE;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	73fb      	strb	r3, [r7, #15]
	memcpy(&data->vel_l,buffer+length,sizeof(float));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3304      	adds	r3, #4
 8001b74:	7bfa      	ldrb	r2, [r7, #15]
 8001b76:	6839      	ldr	r1, [r7, #0]
 8001b78:	440a      	add	r2, r1
 8001b7a:	6812      	ldr	r2, [r2, #0]
 8001b7c:	601a      	str	r2, [r3, #0]
	length += sizeof(float);
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
 8001b80:	3304      	adds	r3, #4
 8001b82:	73fb      	strb	r3, [r7, #15]
	memcpy(&data->vel_r,buffer+length,sizeof(float));
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3308      	adds	r3, #8
 8001b88:	7bfa      	ldrb	r2, [r7, #15]
 8001b8a:	6839      	ldr	r1, [r7, #0]
 8001b8c:	440a      	add	r2, r1
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	601a      	str	r2, [r3, #0]
	length += sizeof(float);
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	3304      	adds	r3, #4
 8001b96:	73fb      	strb	r3, [r7, #15]
	memcpy(&data->check_sum,buffer+length,sizeof(uint8_t));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	330c      	adds	r3, #12
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	6839      	ldr	r1, [r7, #0]
 8001ba0:	440a      	add	r2, r1
 8001ba2:	7812      	ldrb	r2, [r2, #0]
 8001ba4:	701a      	strb	r2, [r3, #0]
	return calculateChecksum(buffer, length) == data->check_sum;
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	6838      	ldr	r0, [r7, #0]
 8001bac:	f7ff ffb2 	bl	8001b14 <calculateChecksum>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7b1b      	ldrb	r3, [r3, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	bf0c      	ite	eq
 8001bbc:	2301      	moveq	r3, #1
 8001bbe:	2300      	movne	r3, #0
 8001bc0:	b2db      	uxtb	r3, r3
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <resultSerialize>:

void resultSerialize(Result* data, uint8_t* buffer){
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b084      	sub	sp, #16
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	6039      	str	r1, [r7, #0]
	uint8_t length = 0;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	73fb      	strb	r3, [r7, #15]
	powerResultSerialize(&data->power_result, buffer);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6839      	ldr	r1, [r7, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff f81a 	bl	8000c16 <powerResultSerialize>
	length += POWER_RESULT_BUFFER_SIZE;
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
 8001be4:	3302      	adds	r3, #2
 8001be6:	73fb      	strb	r3, [r7, #15]
	memcpy(buffer+length,&data->vel_l,sizeof(float));
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	4413      	add	r3, r2
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	3204      	adds	r2, #4
 8001bf2:	6812      	ldr	r2, [r2, #0]
 8001bf4:	601a      	str	r2, [r3, #0]
	length += sizeof(float);
 8001bf6:	7bfb      	ldrb	r3, [r7, #15]
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	73fb      	strb	r3, [r7, #15]
	memcpy(buffer+length,&data->vel_r,sizeof(float));
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	4413      	add	r3, r2
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	3208      	adds	r2, #8
 8001c06:	6812      	ldr	r2, [r2, #0]
 8001c08:	601a      	str	r2, [r3, #0]
	length += sizeof(float);
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	73fb      	strb	r3, [r7, #15]
	memcpy(buffer+length,&data->cnt_l,sizeof(uint16_t));
 8001c10:	7bfb      	ldrb	r3, [r7, #15]
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	4413      	add	r3, r2
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	320c      	adds	r2, #12
 8001c1a:	8812      	ldrh	r2, [r2, #0]
 8001c1c:	b292      	uxth	r2, r2
 8001c1e:	801a      	strh	r2, [r3, #0]
	length += sizeof(uint16_t);
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	3302      	adds	r3, #2
 8001c24:	73fb      	strb	r3, [r7, #15]
	memcpy(buffer+length,&data->cnt_r,sizeof(uint16_t));
 8001c26:	7bfb      	ldrb	r3, [r7, #15]
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	320e      	adds	r2, #14
 8001c30:	8812      	ldrh	r2, [r2, #0]
 8001c32:	b292      	uxth	r2, r2
 8001c34:	801a      	strh	r2, [r3, #0]
	length += sizeof(uint16_t);
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	3302      	adds	r3, #2
 8001c3a:	73fb      	strb	r3, [r7, #15]
	data->check_sum = calculateChecksum(buffer,length);
 8001c3c:	7bfb      	ldrb	r3, [r7, #15]
 8001c3e:	4619      	mov	r1, r3
 8001c40:	6838      	ldr	r0, [r7, #0]
 8001c42:	f7ff ff67 	bl	8001b14 <calculateChecksum>
 8001c46:	4603      	mov	r3, r0
 8001c48:	461a      	mov	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	741a      	strb	r2, [r3, #16]
	memcpy(buffer+length,&data->check_sum,sizeof(uint8_t));
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	4413      	add	r3, r2
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	3210      	adds	r2, #16
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	701a      	strb	r2, [r3, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca8 <HAL_MspInit+0x44>)
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ca8 <HAL_MspInit+0x44>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6193      	str	r3, [r2, #24]
 8001c76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <HAL_MspInit+0x44>)
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	607b      	str	r3, [r7, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c82:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <HAL_MspInit+0x44>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	4a08      	ldr	r2, [pc, #32]	@ (8001ca8 <HAL_MspInit+0x44>)
 8001c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c8c:	61d3      	str	r3, [r2, #28]
 8001c8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <HAL_MspInit+0x44>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c96:	603b      	str	r3, [r7, #0]
 8001c98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40021000 	.word	0x40021000

08001cac <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08a      	sub	sp, #40	@ 0x28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0314 	add.w	r3, r7, #20
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a1c      	ldr	r2, [pc, #112]	@ (8001d3c <HAL_CAN_MspInit+0x90>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d131      	bne.n	8001d32 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001cce:	4b1c      	ldr	r3, [pc, #112]	@ (8001d40 <HAL_CAN_MspInit+0x94>)
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8001d40 <HAL_CAN_MspInit+0x94>)
 8001cd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cd8:	61d3      	str	r3, [r2, #28]
 8001cda:	4b19      	ldr	r3, [pc, #100]	@ (8001d40 <HAL_CAN_MspInit+0x94>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce6:	4b16      	ldr	r3, [pc, #88]	@ (8001d40 <HAL_CAN_MspInit+0x94>)
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	4a15      	ldr	r2, [pc, #84]	@ (8001d40 <HAL_CAN_MspInit+0x94>)
 8001cec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cf0:	6153      	str	r3, [r2, #20]
 8001cf2:	4b13      	ldr	r3, [pc, #76]	@ (8001d40 <HAL_CAN_MspInit+0x94>)
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001cfe:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001d10:	2309      	movs	r3, #9
 8001d12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d1e:	f001 fcf7 	bl	8003710 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2100      	movs	r1, #0
 8001d26:	2014      	movs	r0, #20
 8001d28:	f001 fb25 	bl	8003376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8001d2c:	2014      	movs	r0, #20
 8001d2e:	f001 fb3e 	bl	80033ae <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN_MspInit 1 */

  }

}
 8001d32:	bf00      	nop
 8001d34:	3728      	adds	r7, #40	@ 0x28
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40006400 	.word	0x40006400
 8001d40:	40021000 	.word	0x40021000

08001d44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	@ 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a3d      	ldr	r2, [pc, #244]	@ (8001e58 <HAL_SPI_MspInit+0x114>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d174      	bne.n	8001e50 <HAL_SPI_MspInit+0x10c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d66:	4b3d      	ldr	r3, [pc, #244]	@ (8001e5c <HAL_SPI_MspInit+0x118>)
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	4a3c      	ldr	r2, [pc, #240]	@ (8001e5c <HAL_SPI_MspInit+0x118>)
 8001d6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d70:	6193      	str	r3, [r2, #24]
 8001d72:	4b3a      	ldr	r3, [pc, #232]	@ (8001e5c <HAL_SPI_MspInit+0x118>)
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	4b37      	ldr	r3, [pc, #220]	@ (8001e5c <HAL_SPI_MspInit+0x118>)
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	4a36      	ldr	r2, [pc, #216]	@ (8001e5c <HAL_SPI_MspInit+0x118>)
 8001d84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d88:	6153      	str	r3, [r2, #20]
 8001d8a:	4b34      	ldr	r3, [pc, #208]	@ (8001e5c <HAL_SPI_MspInit+0x118>)
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d96:	23f0      	movs	r3, #240	@ 0xf0
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001da6:	2305      	movs	r3, #5
 8001da8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	4619      	mov	r1, r3
 8001db0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001db4:	f001 fcac 	bl	8003710 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001db8:	4b29      	ldr	r3, [pc, #164]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dba:	4a2a      	ldr	r2, [pc, #168]	@ (8001e64 <HAL_SPI_MspInit+0x120>)
 8001dbc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dbe:	4b28      	ldr	r3, [pc, #160]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dc4:	4b26      	ldr	r3, [pc, #152]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dca:	4b25      	ldr	r3, [pc, #148]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dcc:	2280      	movs	r2, #128	@ 0x80
 8001dce:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dd0:	4b23      	ldr	r3, [pc, #140]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dd6:	4b22      	ldr	r3, [pc, #136]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001ddc:	4b20      	ldr	r3, [pc, #128]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001de2:	4b1f      	ldr	r3, [pc, #124]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001de8:	481d      	ldr	r0, [pc, #116]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dea:	f001 fafa 	bl	80033e2 <HAL_DMA_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 8001df4:	f7ff fe88 	bl	8001b08 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4a19      	ldr	r2, [pc, #100]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001dfc:	659a      	str	r2, [r3, #88]	@ 0x58
 8001dfe:	4a18      	ldr	r2, [pc, #96]	@ (8001e60 <HAL_SPI_MspInit+0x11c>)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001e04:	4b18      	ldr	r3, [pc, #96]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e06:	4a19      	ldr	r2, [pc, #100]	@ (8001e6c <HAL_SPI_MspInit+0x128>)
 8001e08:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e0a:	4b17      	ldr	r3, [pc, #92]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e0c:	2210      	movs	r2, #16
 8001e0e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e10:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e18:	2280      	movs	r2, #128	@ 0x80
 8001e1a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e1c:	4b12      	ldr	r3, [pc, #72]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e22:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001e28:	4b0f      	ldr	r3, [pc, #60]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001e34:	480c      	ldr	r0, [pc, #48]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e36:	f001 fad4 	bl	80033e2 <HAL_DMA_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_SPI_MspInit+0x100>
    {
      Error_Handler();
 8001e40:	f7ff fe62 	bl	8001b08 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a08      	ldr	r2, [pc, #32]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e48:	655a      	str	r2, [r3, #84]	@ 0x54
 8001e4a:	4a07      	ldr	r2, [pc, #28]	@ (8001e68 <HAL_SPI_MspInit+0x124>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e50:	bf00      	nop
 8001e52:	3728      	adds	r7, #40	@ 0x28
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40013000 	.word	0x40013000
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	200002dc 	.word	0x200002dc
 8001e64:	4002001c 	.word	0x4002001c
 8001e68:	20000320 	.word	0x20000320
 8001e6c:	40020030 	.word	0x40020030

08001e70 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea8 <HAL_TIM_PWM_MspInit+0x38>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d10b      	bne.n	8001e9a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e82:	4b0a      	ldr	r3, [pc, #40]	@ (8001eac <HAL_TIM_PWM_MspInit+0x3c>)
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	4a09      	ldr	r2, [pc, #36]	@ (8001eac <HAL_TIM_PWM_MspInit+0x3c>)
 8001e88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e8c:	6193      	str	r3, [r2, #24]
 8001e8e:	4b07      	ldr	r3, [pc, #28]	@ (8001eac <HAL_TIM_PWM_MspInit+0x3c>)
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001e9a:	bf00      	nop
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	40012c00 	.word	0x40012c00
 8001eac:	40021000 	.word	0x40021000

08001eb0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08c      	sub	sp, #48	@ 0x30
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb8:	f107 031c 	add.w	r3, r7, #28
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	60da      	str	r2, [r3, #12]
 8001ec6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ed0:	d129      	bne.n	8001f26 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	4a2c      	ldr	r2, [pc, #176]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	61d3      	str	r3, [r2, #28]
 8001ede:	4b2a      	ldr	r3, [pc, #168]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	61bb      	str	r3, [r7, #24]
 8001ee8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eea:	4b27      	ldr	r3, [pc, #156]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	4a26      	ldr	r2, [pc, #152]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001ef0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef4:	6153      	str	r3, [r2, #20]
 8001ef6:	4b24      	ldr	r3, [pc, #144]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = enc_L_A_Pin|enc_L_B_Pin;
 8001f02:	2303      	movs	r3, #3
 8001f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f06:	2302      	movs	r3, #2
 8001f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f12:	2301      	movs	r3, #1
 8001f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f16:	f107 031c 	add.w	r3, r7, #28
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f20:	f001 fbf6 	bl	8003710 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f24:	e02c      	b.n	8001f80 <HAL_TIM_Encoder_MspInit+0xd0>
  else if(htim_encoder->Instance==TIM3)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a18      	ldr	r2, [pc, #96]	@ (8001f8c <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d127      	bne.n	8001f80 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f30:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	4a14      	ldr	r2, [pc, #80]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001f36:	f043 0302 	orr.w	r3, r3, #2
 8001f3a:	61d3      	str	r3, [r2, #28]
 8001f3c:	4b12      	ldr	r3, [pc, #72]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f48:	4b0f      	ldr	r3, [pc, #60]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	4a0e      	ldr	r2, [pc, #56]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001f4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f52:	6153      	str	r3, [r2, #20]
 8001f54:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001f56:	695b      	ldr	r3, [r3, #20]
 8001f58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = enc_R_A_Pin|enc_R_B_Pin;
 8001f60:	2330      	movs	r3, #48	@ 0x30
 8001f62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f64:	2302      	movs	r3, #2
 8001f66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f70:	2302      	movs	r3, #2
 8001f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f74:	f107 031c 	add.w	r3, r7, #28
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4805      	ldr	r0, [pc, #20]	@ (8001f90 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001f7c:	f001 fbc8 	bl	8003710 <HAL_GPIO_Init>
}
 8001f80:	bf00      	nop
 8001f82:	3730      	adds	r7, #48	@ 0x30
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	40000400 	.word	0x40000400
 8001f90:	48000400 	.word	0x48000400

08001f94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a1a      	ldr	r2, [pc, #104]	@ (800200c <HAL_TIM_Base_MspInit+0x78>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d114      	bne.n	8001fd0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8002010 <HAL_TIM_Base_MspInit+0x7c>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	4a19      	ldr	r2, [pc, #100]	@ (8002010 <HAL_TIM_Base_MspInit+0x7c>)
 8001fac:	f043 0310 	orr.w	r3, r3, #16
 8001fb0:	61d3      	str	r3, [r2, #28]
 8001fb2:	4b17      	ldr	r3, [pc, #92]	@ (8002010 <HAL_TIM_Base_MspInit+0x7c>)
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	2036      	movs	r0, #54	@ 0x36
 8001fc4:	f001 f9d7 	bl	8003376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001fc8:	2036      	movs	r0, #54	@ 0x36
 8001fca:	f001 f9f0 	bl	80033ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001fce:	e018      	b.n	8002002 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0f      	ldr	r2, [pc, #60]	@ (8002014 <HAL_TIM_Base_MspInit+0x80>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d113      	bne.n	8002002 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001fda:	4b0d      	ldr	r3, [pc, #52]	@ (8002010 <HAL_TIM_Base_MspInit+0x7c>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	4a0c      	ldr	r2, [pc, #48]	@ (8002010 <HAL_TIM_Base_MspInit+0x7c>)
 8001fe0:	f043 0320 	orr.w	r3, r3, #32
 8001fe4:	61d3      	str	r3, [r2, #28]
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8002010 <HAL_TIM_Base_MspInit+0x7c>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f003 0320 	and.w	r3, r3, #32
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	2037      	movs	r0, #55	@ 0x37
 8001ff8:	f001 f9bd 	bl	8003376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8001ffc:	2037      	movs	r0, #55	@ 0x37
 8001ffe:	f001 f9d6 	bl	80033ae <HAL_NVIC_EnableIRQ>
}
 8002002:	bf00      	nop
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40001000 	.word	0x40001000
 8002010:	40021000 	.word	0x40021000
 8002014:	40001400 	.word	0x40001400

08002018 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b088      	sub	sp, #32
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 030c 	add.w	r3, r7, #12
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a12      	ldr	r2, [pc, #72]	@ (8002080 <HAL_TIM_MspPostInit+0x68>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d11d      	bne.n	8002076 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800203a:	4b12      	ldr	r3, [pc, #72]	@ (8002084 <HAL_TIM_MspPostInit+0x6c>)
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	4a11      	ldr	r2, [pc, #68]	@ (8002084 <HAL_TIM_MspPostInit+0x6c>)
 8002040:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002044:	6153      	str	r3, [r2, #20]
 8002046:	4b0f      	ldr	r3, [pc, #60]	@ (8002084 <HAL_TIM_MspPostInit+0x6c>)
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204e:	60bb      	str	r3, [r7, #8]
 8002050:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWM_L_Pin|PWM_R_Pin;
 8002052:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002056:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002058:	2302      	movs	r3, #2
 800205a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002064:	2306      	movs	r3, #6
 8002066:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	4619      	mov	r1, r3
 800206e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002072:	f001 fb4d 	bl	8003710 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002076:	bf00      	nop
 8002078:	3720      	adds	r7, #32
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40012c00 	.word	0x40012c00
 8002084:	40021000 	.word	0x40021000

08002088 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	@ 0x28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a18      	ldr	r2, [pc, #96]	@ (8002108 <HAL_UART_MspInit+0x80>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d129      	bne.n	80020fe <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020aa:	4b18      	ldr	r3, [pc, #96]	@ (800210c <HAL_UART_MspInit+0x84>)
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	4a17      	ldr	r2, [pc, #92]	@ (800210c <HAL_UART_MspInit+0x84>)
 80020b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020b4:	61d3      	str	r3, [r2, #28]
 80020b6:	4b15      	ldr	r3, [pc, #84]	@ (800210c <HAL_UART_MspInit+0x84>)
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c2:	4b12      	ldr	r3, [pc, #72]	@ (800210c <HAL_UART_MspInit+0x84>)
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	4a11      	ldr	r2, [pc, #68]	@ (800210c <HAL_UART_MspInit+0x84>)
 80020c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020cc:	6153      	str	r3, [r2, #20]
 80020ce:	4b0f      	ldr	r3, [pc, #60]	@ (800210c <HAL_UART_MspInit+0x84>)
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80020da:	f248 0304 	movw	r3, #32772	@ 0x8004
 80020de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e0:	2302      	movs	r3, #2
 80020e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020e8:	2303      	movs	r3, #3
 80020ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ec:	2307      	movs	r3, #7
 80020ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	4619      	mov	r1, r3
 80020f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020fa:	f001 fb09 	bl	8003710 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80020fe:	bf00      	nop
 8002100:	3728      	adds	r7, #40	@ 0x28
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40004400 	.word	0x40004400
 800210c:	40021000 	.word	0x40021000

08002110 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002114:	bf00      	nop
 8002116:	e7fd      	b.n	8002114 <NMI_Handler+0x4>

08002118 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800211c:	bf00      	nop
 800211e:	e7fd      	b.n	800211c <HardFault_Handler+0x4>

08002120 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002124:	bf00      	nop
 8002126:	e7fd      	b.n	8002124 <MemManage_Handler+0x4>

08002128 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <BusFault_Handler+0x4>

08002130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <UsageFault_Handler+0x4>

08002138 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002146:	b480      	push	{r7}
 8002148:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002166:	f000 f961 	bl	800242c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002174:	4802      	ldr	r0, [pc, #8]	@ (8002180 <DMA1_Channel2_IRQHandler+0x10>)
 8002176:	f001 f9da 	bl	800352e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	200002dc 	.word	0x200002dc

08002184 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002188:	4802      	ldr	r0, [pc, #8]	@ (8002194 <DMA1_Channel3_IRQHandler+0x10>)
 800218a:	f001 f9d0 	bl	800352e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000320 	.word	0x20000320

08002198 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800219c:	4802      	ldr	r0, [pc, #8]	@ (80021a8 <CAN_RX0_IRQHandler+0x10>)
 800219e:	f000 fddf 	bl	8002d60 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000250 	.word	0x20000250

080021ac <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021b0:	4802      	ldr	r0, [pc, #8]	@ (80021bc <TIM6_DAC1_IRQHandler+0x10>)
 80021b2:	f003 ffcb 	bl	800614c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000448 	.word	0x20000448

080021c0 <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80021c4:	4802      	ldr	r0, [pc, #8]	@ (80021d0 <TIM7_DAC2_IRQHandler+0x10>)
 80021c6:	f003 ffc1 	bl	800614c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */

  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000494 	.word	0x20000494

080021d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return 1;
 80021d8:	2301      	movs	r3, #1
}
 80021da:	4618      	mov	r0, r3
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <_kill>:

int _kill(int pid, int sig)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021ee:	f006 f909 	bl	8008404 <__errno>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2216      	movs	r2, #22
 80021f6:	601a      	str	r2, [r3, #0]
  return -1;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <_exit>:

void _exit (int status)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800220c:	f04f 31ff 	mov.w	r1, #4294967295
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff ffe7 	bl	80021e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002216:	bf00      	nop
 8002218:	e7fd      	b.n	8002216 <_exit+0x12>

0800221a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b086      	sub	sp, #24
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
 800222a:	e00a      	b.n	8002242 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800222c:	f3af 8000 	nop.w
 8002230:	4601      	mov	r1, r0
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	1c5a      	adds	r2, r3, #1
 8002236:	60ba      	str	r2, [r7, #8]
 8002238:	b2ca      	uxtb	r2, r1
 800223a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	3301      	adds	r3, #1
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	429a      	cmp	r2, r3
 8002248:	dbf0      	blt.n	800222c <_read+0x12>
  }

  return len;
 800224a:	687b      	ldr	r3, [r7, #4]
}
 800224c:	4618      	mov	r0, r3
 800224e:	3718      	adds	r7, #24
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800225c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800227c:	605a      	str	r2, [r3, #4]
  return 0;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <_isatty>:

int _isatty(int file)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002294:	2301      	movs	r3, #1
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b085      	sub	sp, #20
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	60f8      	str	r0, [r7, #12]
 80022aa:	60b9      	str	r1, [r7, #8]
 80022ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022c4:	4a14      	ldr	r2, [pc, #80]	@ (8002318 <_sbrk+0x5c>)
 80022c6:	4b15      	ldr	r3, [pc, #84]	@ (800231c <_sbrk+0x60>)
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022d0:	4b13      	ldr	r3, [pc, #76]	@ (8002320 <_sbrk+0x64>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d102      	bne.n	80022de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022d8:	4b11      	ldr	r3, [pc, #68]	@ (8002320 <_sbrk+0x64>)
 80022da:	4a12      	ldr	r2, [pc, #72]	@ (8002324 <_sbrk+0x68>)
 80022dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022de:	4b10      	ldr	r3, [pc, #64]	@ (8002320 <_sbrk+0x64>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4413      	add	r3, r2
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d207      	bcs.n	80022fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022ec:	f006 f88a 	bl	8008404 <__errno>
 80022f0:	4603      	mov	r3, r0
 80022f2:	220c      	movs	r2, #12
 80022f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022f6:	f04f 33ff 	mov.w	r3, #4294967295
 80022fa:	e009      	b.n	8002310 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022fc:	4b08      	ldr	r3, [pc, #32]	@ (8002320 <_sbrk+0x64>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002302:	4b07      	ldr	r3, [pc, #28]	@ (8002320 <_sbrk+0x64>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	4a05      	ldr	r2, [pc, #20]	@ (8002320 <_sbrk+0x64>)
 800230c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800230e:	68fb      	ldr	r3, [r7, #12]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20003000 	.word	0x20003000
 800231c:	00000400 	.word	0x00000400
 8002320:	2000057c 	.word	0x2000057c
 8002324:	200006d0 	.word	0x200006d0

08002328 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800232c:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <SystemInit+0x20>)
 800232e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002332:	4a05      	ldr	r2, [pc, #20]	@ (8002348 <SystemInit+0x20>)
 8002334:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002338:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800234c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002384 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002350:	f7ff ffea 	bl	8002328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002354:	480c      	ldr	r0, [pc, #48]	@ (8002388 <LoopForever+0x6>)
  ldr r1, =_edata
 8002356:	490d      	ldr	r1, [pc, #52]	@ (800238c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002358:	4a0d      	ldr	r2, [pc, #52]	@ (8002390 <LoopForever+0xe>)
  movs r3, #0
 800235a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800235c:	e002      	b.n	8002364 <LoopCopyDataInit>

0800235e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800235e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002362:	3304      	adds	r3, #4

08002364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002368:	d3f9      	bcc.n	800235e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800236a:	4a0a      	ldr	r2, [pc, #40]	@ (8002394 <LoopForever+0x12>)
  ldr r4, =_ebss
 800236c:	4c0a      	ldr	r4, [pc, #40]	@ (8002398 <LoopForever+0x16>)
  movs r3, #0
 800236e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002370:	e001      	b.n	8002376 <LoopFillZerobss>

08002372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002374:	3204      	adds	r2, #4

08002376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002378:	d3fb      	bcc.n	8002372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800237a:	f006 f849 	bl	8008410 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800237e:	f7fe fdcd 	bl	8000f1c <main>

08002382 <LoopForever>:

LoopForever:
    b LoopForever
 8002382:	e7fe      	b.n	8002382 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002384:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800238c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002390:	0800a528 	.word	0x0800a528
  ldr r2, =_sbss
 8002394:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002398:	200006d0 	.word	0x200006d0

0800239c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800239c:	e7fe      	b.n	800239c <ADC1_2_IRQHandler>
	...

080023a0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023a4:	4b08      	ldr	r3, [pc, #32]	@ (80023c8 <HAL_Init+0x28>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a07      	ldr	r2, [pc, #28]	@ (80023c8 <HAL_Init+0x28>)
 80023aa:	f043 0310 	orr.w	r3, r3, #16
 80023ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023b0:	2003      	movs	r0, #3
 80023b2:	f000 ffd5 	bl	8003360 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023b6:	2000      	movs	r0, #0
 80023b8:	f000 f808 	bl	80023cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023bc:	f7ff fc52 	bl	8001c64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40022000 	.word	0x40022000

080023cc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023d4:	4b12      	ldr	r3, [pc, #72]	@ (8002420 <HAL_InitTick+0x54>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b12      	ldr	r3, [pc, #72]	@ (8002424 <HAL_InitTick+0x58>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	4619      	mov	r1, r3
 80023de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 ffed 	bl	80033ca <HAL_SYSTICK_Config>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e00e      	b.n	8002418 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b0f      	cmp	r3, #15
 80023fe:	d80a      	bhi.n	8002416 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002400:	2200      	movs	r2, #0
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	f04f 30ff 	mov.w	r0, #4294967295
 8002408:	f000 ffb5 	bl	8003376 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800240c:	4a06      	ldr	r2, [pc, #24]	@ (8002428 <HAL_InitTick+0x5c>)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002412:	2300      	movs	r3, #0
 8002414:	e000      	b.n	8002418 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	20000000 	.word	0x20000000
 8002424:	20000008 	.word	0x20000008
 8002428:	20000004 	.word	0x20000004

0800242c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002430:	4b06      	ldr	r3, [pc, #24]	@ (800244c <HAL_IncTick+0x20>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	461a      	mov	r2, r3
 8002436:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <HAL_IncTick+0x24>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4413      	add	r3, r2
 800243c:	4a04      	ldr	r2, [pc, #16]	@ (8002450 <HAL_IncTick+0x24>)
 800243e:	6013      	str	r3, [r2, #0]
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	20000008 	.word	0x20000008
 8002450:	20000580 	.word	0x20000580

08002454 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return uwTick;  
 8002458:	4b03      	ldr	r3, [pc, #12]	@ (8002468 <HAL_GetTick+0x14>)
 800245a:	681b      	ldr	r3, [r3, #0]
}
 800245c:	4618      	mov	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	20000580 	.word	0x20000580

0800246c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002474:	f7ff ffee 	bl	8002454 <HAL_GetTick>
 8002478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002484:	d005      	beq.n	8002492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002486:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <HAL_Delay+0x44>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002492:	bf00      	nop
 8002494:	f7ff ffde 	bl	8002454 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d8f7      	bhi.n	8002494 <HAL_Delay+0x28>
  {
  }
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20000008 	.word	0x20000008

080024b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e0ed      	b.n	80026a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d102      	bne.n	80024d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff fbea 	bl	8001cac <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f042 0201 	orr.w	r2, r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024e8:	f7ff ffb4 	bl	8002454 <HAL_GetTick>
 80024ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024ee:	e012      	b.n	8002516 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024f0:	f7ff ffb0 	bl	8002454 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b0a      	cmp	r3, #10
 80024fc:	d90b      	bls.n	8002516 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002502:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2205      	movs	r2, #5
 800250e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e0c5      	b.n	80026a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0e5      	beq.n	80024f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 0202 	bic.w	r2, r2, #2
 8002532:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002534:	f7ff ff8e 	bl	8002454 <HAL_GetTick>
 8002538:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800253a:	e012      	b.n	8002562 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800253c:	f7ff ff8a 	bl	8002454 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b0a      	cmp	r3, #10
 8002548:	d90b      	bls.n	8002562 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2205      	movs	r2, #5
 800255a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e09f      	b.n	80026a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1e5      	bne.n	800253c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	7e1b      	ldrb	r3, [r3, #24]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d108      	bne.n	800258a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	e007      	b.n	800259a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002598:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	7e5b      	ldrb	r3, [r3, #25]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d108      	bne.n	80025b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	e007      	b.n	80025c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	7e9b      	ldrb	r3, [r3, #26]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d108      	bne.n	80025de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f042 0220 	orr.w	r2, r2, #32
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	e007      	b.n	80025ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 0220 	bic.w	r2, r2, #32
 80025ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	7edb      	ldrb	r3, [r3, #27]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d108      	bne.n	8002608 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0210 	bic.w	r2, r2, #16
 8002604:	601a      	str	r2, [r3, #0]
 8002606:	e007      	b.n	8002618 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f042 0210 	orr.w	r2, r2, #16
 8002616:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	7f1b      	ldrb	r3, [r3, #28]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d108      	bne.n	8002632 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0208 	orr.w	r2, r2, #8
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	e007      	b.n	8002642 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 0208 	bic.w	r2, r2, #8
 8002640:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	7f5b      	ldrb	r3, [r3, #29]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d108      	bne.n	800265c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f042 0204 	orr.w	r2, r2, #4
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	e007      	b.n	800266c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0204 	bic.w	r2, r2, #4
 800266a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	431a      	orrs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691b      	ldr	r3, [r3, #16]
 800267a:	431a      	orrs	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	ea42 0103 	orr.w	r1, r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	1e5a      	subs	r2, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b087      	sub	sp, #28
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
 80026b2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80026c2:	7cfb      	ldrb	r3, [r7, #19]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d003      	beq.n	80026d0 <HAL_CAN_ConfigFilter+0x26>
 80026c8:	7cfb      	ldrb	r3, [r7, #19]
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	f040 80aa 	bne.w	8002824 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80026d6:	f043 0201 	orr.w	r2, r3, #1
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	f003 031f 	and.w	r3, r3, #31
 80026e8:	2201      	movs	r2, #1
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	43db      	mvns	r3, r3
 80026fa:	401a      	ands	r2, r3
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d123      	bne.n	8002752 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	43db      	mvns	r3, r3
 8002714:	401a      	ands	r2, r3
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800272c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	3248      	adds	r2, #72	@ 0x48
 8002732:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002746:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002748:	6979      	ldr	r1, [r7, #20]
 800274a:	3348      	adds	r3, #72	@ 0x48
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	440b      	add	r3, r1
 8002750:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	69db      	ldr	r3, [r3, #28]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d122      	bne.n	80027a0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	431a      	orrs	r2, r3
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800277a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	3248      	adds	r2, #72	@ 0x48
 8002780:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002794:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002796:	6979      	ldr	r1, [r7, #20]
 8002798:	3348      	adds	r3, #72	@ 0x48
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	440b      	add	r3, r1
 800279e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d109      	bne.n	80027bc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	43db      	mvns	r3, r3
 80027b2:	401a      	ands	r2, r3
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80027ba:	e007      	b.n	80027cc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	431a      	orrs	r2, r3
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d109      	bne.n	80027e8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	43db      	mvns	r3, r3
 80027de:	401a      	ands	r2, r3
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80027e6:	e007      	b.n	80027f8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	431a      	orrs	r2, r3
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d107      	bne.n	8002810 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	431a      	orrs	r2, r3
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002816:	f023 0201 	bic.w	r2, r3, #1
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002820:	2300      	movs	r3, #0
 8002822:	e006      	b.n	8002832 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002828:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
  }
}
 8002832:	4618      	mov	r0, r3
 8002834:	371c      	adds	r7, #28
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b084      	sub	sp, #16
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f893 3020 	ldrb.w	r3, [r3, #32]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b01      	cmp	r3, #1
 8002850:	d12e      	bne.n	80028b0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2202      	movs	r2, #2
 8002856:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 0201 	bic.w	r2, r2, #1
 8002868:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800286a:	f7ff fdf3 	bl	8002454 <HAL_GetTick>
 800286e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002870:	e012      	b.n	8002898 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002872:	f7ff fdef 	bl	8002454 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b0a      	cmp	r3, #10
 800287e:	d90b      	bls.n	8002898 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002884:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2205      	movs	r2, #5
 8002890:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e012      	b.n	80028be <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1e5      	bne.n	8002872 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	e006      	b.n	80028be <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
  }
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3710      	adds	r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80028c6:	b480      	push	{r7}
 80028c8:	b089      	sub	sp, #36	@ 0x24
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	60f8      	str	r0, [r7, #12]
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	607a      	str	r2, [r7, #4]
 80028d2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028da:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80028e4:	7ffb      	ldrb	r3, [r7, #31]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d003      	beq.n	80028f2 <HAL_CAN_AddTxMessage+0x2c>
 80028ea:	7ffb      	ldrb	r3, [r7, #31]
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	f040 80ad 	bne.w	8002a4c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10a      	bne.n	8002912 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002902:	2b00      	cmp	r3, #0
 8002904:	d105      	bne.n	8002912 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800290c:	2b00      	cmp	r3, #0
 800290e:	f000 8095 	beq.w	8002a3c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	0e1b      	lsrs	r3, r3, #24
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800291c:	2201      	movs	r2, #1
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	409a      	lsls	r2, r3
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d10d      	bne.n	800294a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002938:	68f9      	ldr	r1, [r7, #12]
 800293a:	6809      	ldr	r1, [r1, #0]
 800293c:	431a      	orrs	r2, r3
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	3318      	adds	r3, #24
 8002942:	011b      	lsls	r3, r3, #4
 8002944:	440b      	add	r3, r1
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	e00f      	b.n	800296a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002954:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800295a:	68f9      	ldr	r1, [r7, #12]
 800295c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800295e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	3318      	adds	r3, #24
 8002964:	011b      	lsls	r3, r3, #4
 8002966:	440b      	add	r3, r1
 8002968:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6819      	ldr	r1, [r3, #0]
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	691a      	ldr	r2, [r3, #16]
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	3318      	adds	r3, #24
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	440b      	add	r3, r1
 800297a:	3304      	adds	r3, #4
 800297c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	7d1b      	ldrb	r3, [r3, #20]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d111      	bne.n	80029aa <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	3318      	adds	r3, #24
 800298e:	011b      	lsls	r3, r3, #4
 8002990:	4413      	add	r3, r2
 8002992:	3304      	adds	r3, #4
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	6811      	ldr	r1, [r2, #0]
 800299a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	3318      	adds	r3, #24
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	440b      	add	r3, r1
 80029a6:	3304      	adds	r3, #4
 80029a8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	3307      	adds	r3, #7
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	061a      	lsls	r2, r3, #24
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	3306      	adds	r3, #6
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	041b      	lsls	r3, r3, #16
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	3305      	adds	r3, #5
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	021b      	lsls	r3, r3, #8
 80029c4:	4313      	orrs	r3, r2
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	3204      	adds	r2, #4
 80029ca:	7812      	ldrb	r2, [r2, #0]
 80029cc:	4610      	mov	r0, r2
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	6811      	ldr	r1, [r2, #0]
 80029d2:	ea43 0200 	orr.w	r2, r3, r0
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	011b      	lsls	r3, r3, #4
 80029da:	440b      	add	r3, r1
 80029dc:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80029e0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3303      	adds	r3, #3
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	061a      	lsls	r2, r3, #24
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3302      	adds	r3, #2
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	041b      	lsls	r3, r3, #16
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	3301      	adds	r3, #1
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	021b      	lsls	r3, r3, #8
 80029fc:	4313      	orrs	r3, r2
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	7812      	ldrb	r2, [r2, #0]
 8002a02:	4610      	mov	r0, r2
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	6811      	ldr	r1, [r2, #0]
 8002a08:	ea43 0200 	orr.w	r2, r3, r0
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	011b      	lsls	r3, r3, #4
 8002a10:	440b      	add	r3, r1
 8002a12:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002a16:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	3318      	adds	r3, #24
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	4413      	add	r3, r2
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	6811      	ldr	r1, [r2, #0]
 8002a2a:	f043 0201 	orr.w	r2, r3, #1
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	3318      	adds	r3, #24
 8002a32:	011b      	lsls	r3, r3, #4
 8002a34:	440b      	add	r3, r1
 8002a36:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	e00e      	b.n	8002a5a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a40:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e006      	b.n	8002a5a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a50:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
  }
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3724      	adds	r7, #36	@ 0x24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b085      	sub	sp, #20
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a78:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002a7a:	7afb      	ldrb	r3, [r7, #11]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d002      	beq.n	8002a86 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002a80:	7afb      	ldrb	r3, [r7, #11]
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d11d      	bne.n	8002ac2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d002      	beq.n	8002a9a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	3301      	adds	r3, #1
 8002a98:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d002      	beq.n	8002aae <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d002      	beq.n	8002ac2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b087      	sub	sp, #28
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ae4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ae6:	7dfb      	ldrb	r3, [r7, #23]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d003      	beq.n	8002af4 <HAL_CAN_GetRxMessage+0x24>
 8002aec:	7dfb      	ldrb	r3, [r7, #23]
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	f040 8103 	bne.w	8002cfa <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10e      	bne.n	8002b18 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d116      	bne.n	8002b36 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0f7      	b.n	8002d08 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	f003 0303 	and.w	r3, r3, #3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d107      	bne.n	8002b36 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e0e8      	b.n	8002d08 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	331b      	adds	r3, #27
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	4413      	add	r3, r2
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0204 	and.w	r2, r3, #4
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10c      	bne.n	8002b6e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	331b      	adds	r3, #27
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	4413      	add	r3, r2
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	0d5b      	lsrs	r3, r3, #21
 8002b64:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	e00b      	b.n	8002b86 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	331b      	adds	r3, #27
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	4413      	add	r3, r2
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	08db      	lsrs	r3, r3, #3
 8002b7e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	331b      	adds	r3, #27
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	4413      	add	r3, r2
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0202 	and.w	r2, r3, #2
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	331b      	adds	r3, #27
 8002ba4:	011b      	lsls	r3, r3, #4
 8002ba6:	4413      	add	r3, r2
 8002ba8:	3304      	adds	r3, #4
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2208      	movs	r2, #8
 8002bb8:	611a      	str	r2, [r3, #16]
 8002bba:	e00b      	b.n	8002bd4 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	331b      	adds	r3, #27
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	4413      	add	r3, r2
 8002bc8:	3304      	adds	r3, #4
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 020f 	and.w	r2, r3, #15
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	331b      	adds	r3, #27
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	4413      	add	r3, r2
 8002be0:	3304      	adds	r3, #4
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	0a1b      	lsrs	r3, r3, #8
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	331b      	adds	r3, #27
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	4413      	add	r3, r2
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	0c1b      	lsrs	r3, r3, #16
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	4413      	add	r3, r2
 8002c0e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	011b      	lsls	r3, r3, #4
 8002c22:	4413      	add	r3, r2
 8002c24:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	0a1a      	lsrs	r2, r3, #8
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	b2d2      	uxtb	r2, r2
 8002c32:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	4413      	add	r3, r2
 8002c3e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	0c1a      	lsrs	r2, r3, #16
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	3302      	adds	r3, #2
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	011b      	lsls	r3, r3, #4
 8002c56:	4413      	add	r3, r2
 8002c58:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	0e1a      	lsrs	r2, r3, #24
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	3303      	adds	r3, #3
 8002c64:	b2d2      	uxtb	r2, r2
 8002c66:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	011b      	lsls	r3, r3, #4
 8002c70:	4413      	add	r3, r2
 8002c72:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	b2d2      	uxtb	r2, r2
 8002c7e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	4413      	add	r3, r2
 8002c8a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	0a1a      	lsrs	r2, r3, #8
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	3305      	adds	r3, #5
 8002c96:	b2d2      	uxtb	r2, r2
 8002c98:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	4413      	add	r3, r2
 8002ca4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	0c1a      	lsrs	r2, r3, #16
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	3306      	adds	r3, #6
 8002cb0:	b2d2      	uxtb	r2, r2
 8002cb2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	011b      	lsls	r3, r3, #4
 8002cbc:	4413      	add	r3, r2
 8002cbe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	0e1a      	lsrs	r2, r3, #24
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	3307      	adds	r3, #7
 8002cca:	b2d2      	uxtb	r2, r2
 8002ccc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d108      	bne.n	8002ce6 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0220 	orr.w	r2, r2, #32
 8002ce2:	60da      	str	r2, [r3, #12]
 8002ce4:	e007      	b.n	8002cf6 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	691a      	ldr	r2, [r3, #16]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f042 0220 	orr.w	r2, r2, #32
 8002cf4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	e006      	b.n	8002d08 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
  }
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d24:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d002      	beq.n	8002d32 <HAL_CAN_ActivateNotification+0x1e>
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d109      	bne.n	8002d46 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6959      	ldr	r1, [r3, #20]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	683a      	ldr	r2, [r7, #0]
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002d42:	2300      	movs	r3, #0
 8002d44:	e006      	b.n	8002d54 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
  }
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b08a      	sub	sp, #40	@ 0x28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d07c      	beq.n	8002ea0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d023      	beq.n	8002df8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2201      	movs	r2, #1
 8002db6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f983 	bl	80030ce <HAL_CAN_TxMailbox0CompleteCallback>
 8002dc8:	e016      	b.n	8002df8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d004      	beq.n	8002dde <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002dda:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ddc:	e00c      	b.n	8002df8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	f003 0308 	and.w	r3, r3, #8
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d004      	beq.n	8002df2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002dee:	627b      	str	r3, [r7, #36]	@ 0x24
 8002df0:	e002      	b.n	8002df8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 f989 	bl	800310a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d024      	beq.n	8002e4c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f963 	bl	80030e2 <HAL_CAN_TxMailbox1CompleteCallback>
 8002e1c:	e016      	b.n	8002e4c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d004      	beq.n	8002e32 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e30:	e00c      	b.n	8002e4c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d004      	beq.n	8002e46 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e42:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e44:	e002      	b.n	8002e4c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f969 	bl	800311e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d024      	beq.n	8002ea0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002e5e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f943 	bl	80030f6 <HAL_CAN_TxMailbox2CompleteCallback>
 8002e70:	e016      	b.n	8002ea0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d004      	beq.n	8002e86 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e82:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e84:	e00c      	b.n	8002ea0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d004      	beq.n	8002e9a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e96:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e98:	e002      	b.n	8002ea0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f949 	bl	8003132 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00c      	beq.n	8002ec4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d007      	beq.n	8002ec4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002eba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	f003 0304 	and.w	r3, r3, #4
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00b      	beq.n	8002ee6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d006      	beq.n	8002ee6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2208      	movs	r2, #8
 8002ede:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 f930 	bl	8003146 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ee6:	6a3b      	ldr	r3, [r7, #32]
 8002ee8:	f003 0302 	and.w	r3, r3, #2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d009      	beq.n	8002f04 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	f003 0303 	and.w	r3, r3, #3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d002      	beq.n	8002f04 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7fd ff98 	bl	8000e34 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00c      	beq.n	8002f28 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f003 0310 	and.w	r3, r3, #16
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d007      	beq.n	8002f28 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f1e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2210      	movs	r2, #16
 8002f26:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002f28:	6a3b      	ldr	r3, [r7, #32]
 8002f2a:	f003 0320 	and.w	r3, r3, #32
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00b      	beq.n	8002f4a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	f003 0308 	and.w	r3, r3, #8
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d006      	beq.n	8002f4a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2208      	movs	r2, #8
 8002f42:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f000 f912 	bl	800316e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002f4a:	6a3b      	ldr	r3, [r7, #32]
 8002f4c:	f003 0310 	and.w	r3, r3, #16
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d009      	beq.n	8002f68 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	f003 0303 	and.w	r3, r3, #3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d002      	beq.n	8002f68 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f8f9 	bl	800315a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002f68:	6a3b      	ldr	r3, [r7, #32]
 8002f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00b      	beq.n	8002f8a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	f003 0310 	and.w	r3, r3, #16
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d006      	beq.n	8002f8a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2210      	movs	r2, #16
 8002f82:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f000 f8fc 	bl	8003182 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002f8a:	6a3b      	ldr	r3, [r7, #32]
 8002f8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00b      	beq.n	8002fac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	f003 0308 	and.w	r3, r3, #8
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d006      	beq.n	8002fac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 f8f5 	bl	8003196 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002fac:	6a3b      	ldr	r3, [r7, #32]
 8002fae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d07b      	beq.n	80030ae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d072      	beq.n	80030a6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d008      	beq.n	8002fdc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d003      	beq.n	8002fdc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd6:	f043 0301 	orr.w	r3, r3, #1
 8002fda:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d008      	beq.n	8002ff8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d003      	beq.n	8002ff8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	f043 0302 	orr.w	r3, r3, #2
 8002ff6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002ff8:	6a3b      	ldr	r3, [r7, #32]
 8002ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d008      	beq.n	8003014 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300e:	f043 0304 	orr.w	r3, r3, #4
 8003012:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800301a:	2b00      	cmp	r3, #0
 800301c:	d043      	beq.n	80030a6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003024:	2b00      	cmp	r3, #0
 8003026:	d03e      	beq.n	80030a6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800302e:	2b60      	cmp	r3, #96	@ 0x60
 8003030:	d02b      	beq.n	800308a <HAL_CAN_IRQHandler+0x32a>
 8003032:	2b60      	cmp	r3, #96	@ 0x60
 8003034:	d82e      	bhi.n	8003094 <HAL_CAN_IRQHandler+0x334>
 8003036:	2b50      	cmp	r3, #80	@ 0x50
 8003038:	d022      	beq.n	8003080 <HAL_CAN_IRQHandler+0x320>
 800303a:	2b50      	cmp	r3, #80	@ 0x50
 800303c:	d82a      	bhi.n	8003094 <HAL_CAN_IRQHandler+0x334>
 800303e:	2b40      	cmp	r3, #64	@ 0x40
 8003040:	d019      	beq.n	8003076 <HAL_CAN_IRQHandler+0x316>
 8003042:	2b40      	cmp	r3, #64	@ 0x40
 8003044:	d826      	bhi.n	8003094 <HAL_CAN_IRQHandler+0x334>
 8003046:	2b30      	cmp	r3, #48	@ 0x30
 8003048:	d010      	beq.n	800306c <HAL_CAN_IRQHandler+0x30c>
 800304a:	2b30      	cmp	r3, #48	@ 0x30
 800304c:	d822      	bhi.n	8003094 <HAL_CAN_IRQHandler+0x334>
 800304e:	2b10      	cmp	r3, #16
 8003050:	d002      	beq.n	8003058 <HAL_CAN_IRQHandler+0x2f8>
 8003052:	2b20      	cmp	r3, #32
 8003054:	d005      	beq.n	8003062 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003056:	e01d      	b.n	8003094 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305a:	f043 0308 	orr.w	r3, r3, #8
 800305e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003060:	e019      	b.n	8003096 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003064:	f043 0310 	orr.w	r3, r3, #16
 8003068:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800306a:	e014      	b.n	8003096 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800306c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306e:	f043 0320 	orr.w	r3, r3, #32
 8003072:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003074:	e00f      	b.n	8003096 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800307e:	e00a      	b.n	8003096 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003086:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003088:	e005      	b.n	8003096 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003092:	e000      	b.n	8003096 <HAL_CAN_IRQHandler+0x336>
            break;
 8003094:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	699a      	ldr	r2, [r3, #24]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80030a4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2204      	movs	r2, #4
 80030ac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80030ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d008      	beq.n	80030c6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f872 	bl	80031aa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80030c6:	bf00      	nop
 80030c8:	3728      	adds	r7, #40	@ 0x28
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80030d6:	bf00      	nop
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80030fe:	bf00      	nop
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800310a:	b480      	push	{r7}
 800310c:	b083      	sub	sp, #12
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003126:	bf00      	nop
 8003128:	370c      	adds	r7, #12
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003132:	b480      	push	{r7}
 8003134:	b083      	sub	sp, #12
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003146:	b480      	push	{r7}
 8003148:	b083      	sub	sp, #12
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr

0800315a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800315a:	b480      	push	{r7}
 800315c:	b083      	sub	sp, #12
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003176:	bf00      	nop
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr

08003182 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003182:	b480      	push	{r7}
 8003184:	b083      	sub	sp, #12
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800319e:	bf00      	nop
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr

080031aa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b083      	sub	sp, #12
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003204 <__NVIC_SetPriorityGrouping+0x44>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031dc:	4013      	ands	r3, r2
 80031de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031f2:	4a04      	ldr	r2, [pc, #16]	@ (8003204 <__NVIC_SetPriorityGrouping+0x44>)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	60d3      	str	r3, [r2, #12]
}
 80031f8:	bf00      	nop
 80031fa:	3714      	adds	r7, #20
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	e000ed00 	.word	0xe000ed00

08003208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800320c:	4b04      	ldr	r3, [pc, #16]	@ (8003220 <__NVIC_GetPriorityGrouping+0x18>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	0a1b      	lsrs	r3, r3, #8
 8003212:	f003 0307 	and.w	r3, r3, #7
}
 8003216:	4618      	mov	r0, r3
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	e000ed00 	.word	0xe000ed00

08003224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	4603      	mov	r3, r0
 800322c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003232:	2b00      	cmp	r3, #0
 8003234:	db0b      	blt.n	800324e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003236:	79fb      	ldrb	r3, [r7, #7]
 8003238:	f003 021f 	and.w	r2, r3, #31
 800323c:	4907      	ldr	r1, [pc, #28]	@ (800325c <__NVIC_EnableIRQ+0x38>)
 800323e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003242:	095b      	lsrs	r3, r3, #5
 8003244:	2001      	movs	r0, #1
 8003246:	fa00 f202 	lsl.w	r2, r0, r2
 800324a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800324e:	bf00      	nop
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	e000e100 	.word	0xe000e100

08003260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	6039      	str	r1, [r7, #0]
 800326a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800326c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003270:	2b00      	cmp	r3, #0
 8003272:	db0a      	blt.n	800328a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	b2da      	uxtb	r2, r3
 8003278:	490c      	ldr	r1, [pc, #48]	@ (80032ac <__NVIC_SetPriority+0x4c>)
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	0112      	lsls	r2, r2, #4
 8003280:	b2d2      	uxtb	r2, r2
 8003282:	440b      	add	r3, r1
 8003284:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003288:	e00a      	b.n	80032a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	b2da      	uxtb	r2, r3
 800328e:	4908      	ldr	r1, [pc, #32]	@ (80032b0 <__NVIC_SetPriority+0x50>)
 8003290:	79fb      	ldrb	r3, [r7, #7]
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	3b04      	subs	r3, #4
 8003298:	0112      	lsls	r2, r2, #4
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	440b      	add	r3, r1
 800329e:	761a      	strb	r2, [r3, #24]
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	e000e100 	.word	0xe000e100
 80032b0:	e000ed00 	.word	0xe000ed00

080032b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b089      	sub	sp, #36	@ 0x24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f1c3 0307 	rsb	r3, r3, #7
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	bf28      	it	cs
 80032d2:	2304      	movcs	r3, #4
 80032d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	3304      	adds	r3, #4
 80032da:	2b06      	cmp	r3, #6
 80032dc:	d902      	bls.n	80032e4 <NVIC_EncodePriority+0x30>
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3b03      	subs	r3, #3
 80032e2:	e000      	b.n	80032e6 <NVIC_EncodePriority+0x32>
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e8:	f04f 32ff 	mov.w	r2, #4294967295
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43da      	mvns	r2, r3
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	401a      	ands	r2, r3
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	fa01 f303 	lsl.w	r3, r1, r3
 8003306:	43d9      	mvns	r1, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800330c:	4313      	orrs	r3, r2
         );
}
 800330e:	4618      	mov	r0, r3
 8003310:	3724      	adds	r7, #36	@ 0x24
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
	...

0800331c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3b01      	subs	r3, #1
 8003328:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800332c:	d301      	bcc.n	8003332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800332e:	2301      	movs	r3, #1
 8003330:	e00f      	b.n	8003352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003332:	4a0a      	ldr	r2, [pc, #40]	@ (800335c <SysTick_Config+0x40>)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	3b01      	subs	r3, #1
 8003338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800333a:	210f      	movs	r1, #15
 800333c:	f04f 30ff 	mov.w	r0, #4294967295
 8003340:	f7ff ff8e 	bl	8003260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003344:	4b05      	ldr	r3, [pc, #20]	@ (800335c <SysTick_Config+0x40>)
 8003346:	2200      	movs	r2, #0
 8003348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800334a:	4b04      	ldr	r3, [pc, #16]	@ (800335c <SysTick_Config+0x40>)
 800334c:	2207      	movs	r2, #7
 800334e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	e000e010 	.word	0xe000e010

08003360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f7ff ff29 	bl	80031c0 <__NVIC_SetPriorityGrouping>
}
 800336e:	bf00      	nop
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b086      	sub	sp, #24
 800337a:	af00      	add	r7, sp, #0
 800337c:	4603      	mov	r3, r0
 800337e:	60b9      	str	r1, [r7, #8]
 8003380:	607a      	str	r2, [r7, #4]
 8003382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003384:	2300      	movs	r3, #0
 8003386:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003388:	f7ff ff3e 	bl	8003208 <__NVIC_GetPriorityGrouping>
 800338c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	68b9      	ldr	r1, [r7, #8]
 8003392:	6978      	ldr	r0, [r7, #20]
 8003394:	f7ff ff8e 	bl	80032b4 <NVIC_EncodePriority>
 8003398:	4602      	mov	r2, r0
 800339a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800339e:	4611      	mov	r1, r2
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7ff ff5d 	bl	8003260 <__NVIC_SetPriority>
}
 80033a6:	bf00      	nop
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b082      	sub	sp, #8
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	4603      	mov	r3, r0
 80033b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff ff31 	bl	8003224 <__NVIC_EnableIRQ>
}
 80033c2:	bf00      	nop
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b082      	sub	sp, #8
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7ff ffa2 	bl	800331c <SysTick_Config>
 80033d8:	4603      	mov	r3, r0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b084      	sub	sp, #16
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e037      	b.n	8003468 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2202      	movs	r2, #2
 80033fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800340e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003412:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800341c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003428:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003434:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	4313      	orrs	r3, r2
 8003440:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f940 	bl	80036d0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
 800347c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800347e:	2300      	movs	r3, #0
 8003480:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d101      	bne.n	8003490 <HAL_DMA_Start_IT+0x20>
 800348c:	2302      	movs	r3, #2
 800348e:	e04a      	b.n	8003526 <HAL_DMA_Start_IT+0xb6>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d13a      	bne.n	8003518 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2202      	movs	r2, #2
 80034a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0201 	bic.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	68b9      	ldr	r1, [r7, #8]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 f8d4 	bl	8003674 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d008      	beq.n	80034e6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 020e 	orr.w	r2, r2, #14
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	e00f      	b.n	8003506 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f042 020a 	orr.w	r2, r2, #10
 80034f4:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f022 0204 	bic.w	r2, r2, #4
 8003504:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f042 0201 	orr.w	r2, r2, #1
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	e005      	b.n	8003524 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003520:	2302      	movs	r3, #2
 8003522:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003524:	7dfb      	ldrb	r3, [r7, #23]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800352e:	b580      	push	{r7, lr}
 8003530:	b084      	sub	sp, #16
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	2204      	movs	r2, #4
 800354c:	409a      	lsls	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4013      	ands	r3, r2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d024      	beq.n	80035a0 <HAL_DMA_IRQHandler+0x72>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d01f      	beq.n	80035a0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b00      	cmp	r3, #0
 800356c:	d107      	bne.n	800357e <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 0204 	bic.w	r2, r2, #4
 800357c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003586:	2104      	movs	r1, #4
 8003588:	fa01 f202 	lsl.w	r2, r1, r2
 800358c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003592:	2b00      	cmp	r3, #0
 8003594:	d06a      	beq.n	800366c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800359e:	e065      	b.n	800366c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a4:	2202      	movs	r2, #2
 80035a6:	409a      	lsls	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	4013      	ands	r3, r2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d02c      	beq.n	800360a <HAL_DMA_IRQHandler+0xdc>
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d027      	beq.n	800360a <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0320 	and.w	r3, r3, #32
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d10b      	bne.n	80035e0 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 020a 	bic.w	r2, r2, #10
 80035d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e8:	2102      	movs	r1, #2
 80035ea:	fa01 f202 	lsl.w	r2, r1, r2
 80035ee:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d035      	beq.n	800366c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003608:	e030      	b.n	800366c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360e:	2208      	movs	r2, #8
 8003610:	409a      	lsls	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	4013      	ands	r3, r2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d028      	beq.n	800366c <HAL_DMA_IRQHandler+0x13e>
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	f003 0308 	and.w	r3, r3, #8
 8003620:	2b00      	cmp	r3, #0
 8003622:	d023      	beq.n	800366c <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 020e 	bic.w	r2, r2, #14
 8003632:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363c:	2101      	movs	r1, #1
 800363e:	fa01 f202 	lsl.w	r2, r1, r2
 8003642:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365e:	2b00      	cmp	r3, #0
 8003660:	d004      	beq.n	800366c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	4798      	blx	r3
    }
  }
}
 800366a:	e7ff      	b.n	800366c <HAL_DMA_IRQHandler+0x13e>
 800366c:	bf00      	nop
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
 8003680:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800368a:	2101      	movs	r1, #1
 800368c:	fa01 f202 	lsl.w	r2, r1, r2
 8003690:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	683a      	ldr	r2, [r7, #0]
 8003698:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2b10      	cmp	r3, #16
 80036a0:	d108      	bne.n	80036b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036b2:	e007      	b.n	80036c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	60da      	str	r2, [r3, #12]
}
 80036c4:	bf00      	nop
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	461a      	mov	r2, r3
 80036de:	4b09      	ldr	r3, [pc, #36]	@ (8003704 <DMA_CalcBaseAndBitshift+0x34>)
 80036e0:	4413      	add	r3, r2
 80036e2:	4a09      	ldr	r2, [pc, #36]	@ (8003708 <DMA_CalcBaseAndBitshift+0x38>)
 80036e4:	fba2 2303 	umull	r2, r3, r2, r3
 80036e8:	091b      	lsrs	r3, r3, #4
 80036ea:	009a      	lsls	r2, r3, #2
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a06      	ldr	r2, [pc, #24]	@ (800370c <DMA_CalcBaseAndBitshift+0x3c>)
 80036f4:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	bffdfff8 	.word	0xbffdfff8
 8003708:	cccccccd 	.word	0xcccccccd
 800370c:	40020000 	.word	0x40020000

08003710 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003710:	b480      	push	{r7}
 8003712:	b087      	sub	sp, #28
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800371a:	2300      	movs	r3, #0
 800371c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800371e:	e14e      	b.n	80039be <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	2101      	movs	r1, #1
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	fa01 f303 	lsl.w	r3, r1, r3
 800372c:	4013      	ands	r3, r2
 800372e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 8140 	beq.w	80039b8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	2b01      	cmp	r3, #1
 8003742:	d005      	beq.n	8003750 <HAL_GPIO_Init+0x40>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f003 0303 	and.w	r3, r3, #3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d130      	bne.n	80037b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	2203      	movs	r2, #3
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	43db      	mvns	r3, r3
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	4013      	ands	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	68da      	ldr	r2, [r3, #12]
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003786:	2201      	movs	r2, #1
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	43db      	mvns	r3, r3
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4013      	ands	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	091b      	lsrs	r3, r3, #4
 800379c:	f003 0201 	and.w	r2, r3, #1
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	693a      	ldr	r2, [r7, #16]
 80037b0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	2b03      	cmp	r3, #3
 80037bc:	d017      	beq.n	80037ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	2203      	movs	r2, #3
 80037ca:	fa02 f303 	lsl.w	r3, r2, r3
 80037ce:	43db      	mvns	r3, r3
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4013      	ands	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f003 0303 	and.w	r3, r3, #3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d123      	bne.n	8003842 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	08da      	lsrs	r2, r3, #3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	3208      	adds	r2, #8
 8003802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003806:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	220f      	movs	r2, #15
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	43db      	mvns	r3, r3
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	4013      	ands	r3, r2
 800381c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	691a      	ldr	r2, [r3, #16]
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	4313      	orrs	r3, r2
 8003832:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	08da      	lsrs	r2, r3, #3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3208      	adds	r2, #8
 800383c:	6939      	ldr	r1, [r7, #16]
 800383e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	2203      	movs	r2, #3
 800384e:	fa02 f303 	lsl.w	r3, r2, r3
 8003852:	43db      	mvns	r3, r3
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	4013      	ands	r3, r2
 8003858:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f003 0203 	and.w	r2, r3, #3
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	fa02 f303 	lsl.w	r3, r2, r3
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	4313      	orrs	r3, r2
 800386e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800387e:	2b00      	cmp	r3, #0
 8003880:	f000 809a 	beq.w	80039b8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003884:	4b55      	ldr	r3, [pc, #340]	@ (80039dc <HAL_GPIO_Init+0x2cc>)
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	4a54      	ldr	r2, [pc, #336]	@ (80039dc <HAL_GPIO_Init+0x2cc>)
 800388a:	f043 0301 	orr.w	r3, r3, #1
 800388e:	6193      	str	r3, [r2, #24]
 8003890:	4b52      	ldr	r3, [pc, #328]	@ (80039dc <HAL_GPIO_Init+0x2cc>)
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	60bb      	str	r3, [r7, #8]
 800389a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800389c:	4a50      	ldr	r2, [pc, #320]	@ (80039e0 <HAL_GPIO_Init+0x2d0>)
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	089b      	lsrs	r3, r3, #2
 80038a2:	3302      	adds	r3, #2
 80038a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f003 0303 	and.w	r3, r3, #3
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	220f      	movs	r2, #15
 80038b4:	fa02 f303 	lsl.w	r3, r2, r3
 80038b8:	43db      	mvns	r3, r3
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	4013      	ands	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80038c6:	d013      	beq.n	80038f0 <HAL_GPIO_Init+0x1e0>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a46      	ldr	r2, [pc, #280]	@ (80039e4 <HAL_GPIO_Init+0x2d4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d00d      	beq.n	80038ec <HAL_GPIO_Init+0x1dc>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a45      	ldr	r2, [pc, #276]	@ (80039e8 <HAL_GPIO_Init+0x2d8>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d007      	beq.n	80038e8 <HAL_GPIO_Init+0x1d8>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a44      	ldr	r2, [pc, #272]	@ (80039ec <HAL_GPIO_Init+0x2dc>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d101      	bne.n	80038e4 <HAL_GPIO_Init+0x1d4>
 80038e0:	2303      	movs	r3, #3
 80038e2:	e006      	b.n	80038f2 <HAL_GPIO_Init+0x1e2>
 80038e4:	2305      	movs	r3, #5
 80038e6:	e004      	b.n	80038f2 <HAL_GPIO_Init+0x1e2>
 80038e8:	2302      	movs	r3, #2
 80038ea:	e002      	b.n	80038f2 <HAL_GPIO_Init+0x1e2>
 80038ec:	2301      	movs	r3, #1
 80038ee:	e000      	b.n	80038f2 <HAL_GPIO_Init+0x1e2>
 80038f0:	2300      	movs	r3, #0
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	f002 0203 	and.w	r2, r2, #3
 80038f8:	0092      	lsls	r2, r2, #2
 80038fa:	4093      	lsls	r3, r2
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	4313      	orrs	r3, r2
 8003900:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003902:	4937      	ldr	r1, [pc, #220]	@ (80039e0 <HAL_GPIO_Init+0x2d0>)
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	089b      	lsrs	r3, r3, #2
 8003908:	3302      	adds	r3, #2
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003910:	4b37      	ldr	r3, [pc, #220]	@ (80039f0 <HAL_GPIO_Init+0x2e0>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	43db      	mvns	r3, r3
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	4013      	ands	r3, r2
 800391e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003934:	4a2e      	ldr	r2, [pc, #184]	@ (80039f0 <HAL_GPIO_Init+0x2e0>)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800393a:	4b2d      	ldr	r3, [pc, #180]	@ (80039f0 <HAL_GPIO_Init+0x2e0>)
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	43db      	mvns	r3, r3
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	4013      	ands	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	4313      	orrs	r3, r2
 800395c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800395e:	4a24      	ldr	r2, [pc, #144]	@ (80039f0 <HAL_GPIO_Init+0x2e0>)
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003964:	4b22      	ldr	r3, [pc, #136]	@ (80039f0 <HAL_GPIO_Init+0x2e0>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	43db      	mvns	r3, r3
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	4013      	ands	r3, r2
 8003972:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4313      	orrs	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003988:	4a19      	ldr	r2, [pc, #100]	@ (80039f0 <HAL_GPIO_Init+0x2e0>)
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800398e:	4b18      	ldr	r3, [pc, #96]	@ (80039f0 <HAL_GPIO_Init+0x2e0>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	43db      	mvns	r3, r3
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	4013      	ands	r3, r2
 800399c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80039b2:	4a0f      	ldr	r2, [pc, #60]	@ (80039f0 <HAL_GPIO_Init+0x2e0>)
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	3301      	adds	r3, #1
 80039bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	fa22 f303 	lsr.w	r3, r2, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f47f aea9 	bne.w	8003720 <HAL_GPIO_Init+0x10>
  }
}
 80039ce:	bf00      	nop
 80039d0:	bf00      	nop
 80039d2:	371c      	adds	r7, #28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	40021000 	.word	0x40021000
 80039e0:	40010000 	.word	0x40010000
 80039e4:	48000400 	.word	0x48000400
 80039e8:	48000800 	.word	0x48000800
 80039ec:	48000c00 	.word	0x48000c00
 80039f0:	40010400 	.word	0x40010400

080039f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	460b      	mov	r3, r1
 80039fe:	807b      	strh	r3, [r7, #2]
 8003a00:	4613      	mov	r3, r2
 8003a02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a04:	787b      	ldrb	r3, [r7, #1]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a0a:	887a      	ldrh	r2, [r7, #2]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a10:	e002      	b.n	8003a18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a12:	887a      	ldrh	r2, [r7, #2]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a34:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d102      	bne.n	8003a4a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	f001 b823 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a4e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 817d 	beq.w	8003d5a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003a60:	4bbc      	ldr	r3, [pc, #752]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 030c 	and.w	r3, r3, #12
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	d00c      	beq.n	8003a86 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a6c:	4bb9      	ldr	r3, [pc, #740]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f003 030c 	and.w	r3, r3, #12
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	d15c      	bne.n	8003b32 <HAL_RCC_OscConfig+0x10e>
 8003a78:	4bb6      	ldr	r3, [pc, #728]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a84:	d155      	bne.n	8003b32 <HAL_RCC_OscConfig+0x10e>
 8003a86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a8a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003a92:	fa93 f3a3 	rbit	r3, r3
 8003a96:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a9a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a9e:	fab3 f383 	clz	r3, r3
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	095b      	lsrs	r3, r3, #5
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	f043 0301 	orr.w	r3, r3, #1
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d102      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x94>
 8003ab2:	4ba8      	ldr	r3, [pc, #672]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	e015      	b.n	8003ae4 <HAL_RCC_OscConfig+0xc0>
 8003ab8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003abc:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8003ac4:	fa93 f3a3 	rbit	r3, r3
 8003ac8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003acc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ad0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003ad4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8003ad8:	fa93 f3a3 	rbit	r3, r3
 8003adc:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003ae0:	4b9c      	ldr	r3, [pc, #624]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003ae8:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8003aec:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003af0:	fa92 f2a2 	rbit	r2, r2
 8003af4:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8003af8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003afc:	fab2 f282 	clz	r2, r2
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	f042 0220 	orr.w	r2, r2, #32
 8003b06:	b2d2      	uxtb	r2, r2
 8003b08:	f002 021f 	and.w	r2, r2, #31
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b12:	4013      	ands	r3, r2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 811f 	beq.w	8003d58 <HAL_RCC_OscConfig+0x334>
 8003b1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f040 8116 	bne.w	8003d58 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	f000 bfaf 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b36:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b42:	d106      	bne.n	8003b52 <HAL_RCC_OscConfig+0x12e>
 8003b44:	4b83      	ldr	r3, [pc, #524]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a82      	ldr	r2, [pc, #520]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b4e:	6013      	str	r3, [r2, #0]
 8003b50:	e036      	b.n	8003bc0 <HAL_RCC_OscConfig+0x19c>
 8003b52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10c      	bne.n	8003b7c <HAL_RCC_OscConfig+0x158>
 8003b62:	4b7c      	ldr	r3, [pc, #496]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a7b      	ldr	r2, [pc, #492]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b6c:	6013      	str	r3, [r2, #0]
 8003b6e:	4b79      	ldr	r3, [pc, #484]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a78      	ldr	r2, [pc, #480]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	e021      	b.n	8003bc0 <HAL_RCC_OscConfig+0x19c>
 8003b7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b80:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b8c:	d10c      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x184>
 8003b8e:	4b71      	ldr	r3, [pc, #452]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a70      	ldr	r2, [pc, #448]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	4b6e      	ldr	r3, [pc, #440]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a6d      	ldr	r2, [pc, #436]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	e00b      	b.n	8003bc0 <HAL_RCC_OscConfig+0x19c>
 8003ba8:	4b6a      	ldr	r3, [pc, #424]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a69      	ldr	r2, [pc, #420]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003bae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bb2:	6013      	str	r3, [r2, #0]
 8003bb4:	4b67      	ldr	r3, [pc, #412]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a66      	ldr	r2, [pc, #408]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003bba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bbe:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003bc0:	4b64      	ldr	r3, [pc, #400]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc4:	f023 020f 	bic.w	r2, r3, #15
 8003bc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bcc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	495f      	ldr	r1, [pc, #380]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d059      	beq.n	8003c9e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bea:	f7fe fc33 	bl	8002454 <HAL_GetTick>
 8003bee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bf2:	e00a      	b.n	8003c0a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bf4:	f7fe fc2e 	bl	8002454 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	2b64      	cmp	r3, #100	@ 0x64
 8003c02:	d902      	bls.n	8003c0a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	f000 bf43 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>
 8003c0a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c0e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c12:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003c16:	fa93 f3a3 	rbit	r3, r3
 8003c1a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003c1e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c22:	fab3 f383 	clz	r3, r3
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	095b      	lsrs	r3, r3, #5
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	f043 0301 	orr.w	r3, r3, #1
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d102      	bne.n	8003c3c <HAL_RCC_OscConfig+0x218>
 8003c36:	4b47      	ldr	r3, [pc, #284]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	e015      	b.n	8003c68 <HAL_RCC_OscConfig+0x244>
 8003c3c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c40:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c44:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003c48:	fa93 f3a3 	rbit	r3, r3
 8003c4c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003c50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c54:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003c58:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003c5c:	fa93 f3a3 	rbit	r3, r3
 8003c60:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003c64:	4b3b      	ldr	r3, [pc, #236]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c68:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003c6c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003c70:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003c74:	fa92 f2a2 	rbit	r2, r2
 8003c78:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003c7c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003c80:	fab2 f282 	clz	r2, r2
 8003c84:	b2d2      	uxtb	r2, r2
 8003c86:	f042 0220 	orr.w	r2, r2, #32
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	f002 021f 	and.w	r2, r2, #31
 8003c90:	2101      	movs	r1, #1
 8003c92:	fa01 f202 	lsl.w	r2, r1, r2
 8003c96:	4013      	ands	r3, r2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d0ab      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x1d0>
 8003c9c:	e05d      	b.n	8003d5a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9e:	f7fe fbd9 	bl	8002454 <HAL_GetTick>
 8003ca2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ca6:	e00a      	b.n	8003cbe <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ca8:	f7fe fbd4 	bl	8002454 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	2b64      	cmp	r3, #100	@ 0x64
 8003cb6:	d902      	bls.n	8003cbe <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	f000 bee9 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>
 8003cbe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003cc2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003cca:	fa93 f3a3 	rbit	r3, r3
 8003cce:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003cd2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cd6:	fab3 f383 	clz	r3, r3
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	095b      	lsrs	r3, r3, #5
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	f043 0301 	orr.w	r3, r3, #1
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d102      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x2cc>
 8003cea:	4b1a      	ldr	r3, [pc, #104]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	e015      	b.n	8003d1c <HAL_RCC_OscConfig+0x2f8>
 8003cf0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003cf4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003cfc:	fa93 f3a3 	rbit	r3, r3
 8003d00:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003d04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d08:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003d0c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003d10:	fa93 f3a3 	rbit	r3, r3
 8003d14:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003d18:	4b0e      	ldr	r3, [pc, #56]	@ (8003d54 <HAL_RCC_OscConfig+0x330>)
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d20:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003d24:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003d28:	fa92 f2a2 	rbit	r2, r2
 8003d2c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003d30:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003d34:	fab2 f282 	clz	r2, r2
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	f042 0220 	orr.w	r2, r2, #32
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	f002 021f 	and.w	r2, r2, #31
 8003d44:	2101      	movs	r1, #1
 8003d46:	fa01 f202 	lsl.w	r2, r1, r2
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1ab      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x284>
 8003d50:	e003      	b.n	8003d5a <HAL_RCC_OscConfig+0x336>
 8003d52:	bf00      	nop
 8003d54:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f000 817d 	beq.w	800406a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003d70:	4ba6      	ldr	r3, [pc, #664]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f003 030c 	and.w	r3, r3, #12
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00b      	beq.n	8003d94 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d7c:	4ba3      	ldr	r3, [pc, #652]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 030c 	and.w	r3, r3, #12
 8003d84:	2b08      	cmp	r3, #8
 8003d86:	d172      	bne.n	8003e6e <HAL_RCC_OscConfig+0x44a>
 8003d88:	4ba0      	ldr	r3, [pc, #640]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d16c      	bne.n	8003e6e <HAL_RCC_OscConfig+0x44a>
 8003d94:	2302      	movs	r3, #2
 8003d96:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003d9e:	fa93 f3a3 	rbit	r3, r3
 8003da2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003da6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003daa:	fab3 f383 	clz	r3, r3
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	095b      	lsrs	r3, r3, #5
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	f043 0301 	orr.w	r3, r3, #1
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d102      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x3a0>
 8003dbe:	4b93      	ldr	r3, [pc, #588]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	e013      	b.n	8003dec <HAL_RCC_OscConfig+0x3c8>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dca:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003dce:	fa93 f3a3 	rbit	r3, r3
 8003dd2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003ddc:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003de0:	fa93 f3a3 	rbit	r3, r3
 8003de4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003de8:	4b88      	ldr	r3, [pc, #544]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dec:	2202      	movs	r2, #2
 8003dee:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003df2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003df6:	fa92 f2a2 	rbit	r2, r2
 8003dfa:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003dfe:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003e02:	fab2 f282 	clz	r2, r2
 8003e06:	b2d2      	uxtb	r2, r2
 8003e08:	f042 0220 	orr.w	r2, r2, #32
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	f002 021f 	and.w	r2, r2, #31
 8003e12:	2101      	movs	r1, #1
 8003e14:	fa01 f202 	lsl.w	r2, r1, r2
 8003e18:	4013      	ands	r3, r2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <HAL_RCC_OscConfig+0x410>
 8003e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d002      	beq.n	8003e34 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	f000 be2e 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e34:	4b75      	ldr	r3, [pc, #468]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e40:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	21f8      	movs	r1, #248	@ 0xf8
 8003e4a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e4e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003e52:	fa91 f1a1 	rbit	r1, r1
 8003e56:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003e5a:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003e5e:	fab1 f181 	clz	r1, r1
 8003e62:	b2c9      	uxtb	r1, r1
 8003e64:	408b      	lsls	r3, r1
 8003e66:	4969      	ldr	r1, [pc, #420]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e6c:	e0fd      	b.n	800406a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 8088 	beq.w	8003f90 <HAL_RCC_OscConfig+0x56c>
 8003e80:	2301      	movs	r3, #1
 8003e82:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e86:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003e8a:	fa93 f3a3 	rbit	r3, r3
 8003e8e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003e92:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e96:	fab3 f383 	clz	r3, r3
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ea0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eac:	f7fe fad2 	bl	8002454 <HAL_GetTick>
 8003eb0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eb4:	e00a      	b.n	8003ecc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eb6:	f7fe facd 	bl	8002454 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d902      	bls.n	8003ecc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	f000 bde2 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>
 8003ecc:	2302      	movs	r3, #2
 8003ece:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003ed6:	fa93 f3a3 	rbit	r3, r3
 8003eda:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003ede:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee2:	fab3 f383 	clz	r3, r3
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	095b      	lsrs	r3, r3, #5
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	f043 0301 	orr.w	r3, r3, #1
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d102      	bne.n	8003efc <HAL_RCC_OscConfig+0x4d8>
 8003ef6:	4b45      	ldr	r3, [pc, #276]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	e013      	b.n	8003f24 <HAL_RCC_OscConfig+0x500>
 8003efc:	2302      	movs	r3, #2
 8003efe:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f02:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003f06:	fa93 f3a3 	rbit	r3, r3
 8003f0a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003f0e:	2302      	movs	r3, #2
 8003f10:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003f14:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003f18:	fa93 f3a3 	rbit	r3, r3
 8003f1c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003f20:	4b3a      	ldr	r3, [pc, #232]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f24:	2202      	movs	r2, #2
 8003f26:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003f2a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003f2e:	fa92 f2a2 	rbit	r2, r2
 8003f32:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003f36:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003f3a:	fab2 f282 	clz	r2, r2
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	f042 0220 	orr.w	r2, r2, #32
 8003f44:	b2d2      	uxtb	r2, r2
 8003f46:	f002 021f 	and.w	r2, r2, #31
 8003f4a:	2101      	movs	r1, #1
 8003f4c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f50:	4013      	ands	r3, r2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d0af      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f56:	4b2d      	ldr	r3, [pc, #180]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	21f8      	movs	r1, #248	@ 0xf8
 8003f6c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f70:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003f74:	fa91 f1a1 	rbit	r1, r1
 8003f78:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003f7c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003f80:	fab1 f181 	clz	r1, r1
 8003f84:	b2c9      	uxtb	r1, r1
 8003f86:	408b      	lsls	r3, r1
 8003f88:	4920      	ldr	r1, [pc, #128]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	600b      	str	r3, [r1, #0]
 8003f8e:	e06c      	b.n	800406a <HAL_RCC_OscConfig+0x646>
 8003f90:	2301      	movs	r3, #1
 8003f92:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f96:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003f9a:	fa93 f3a3 	rbit	r3, r3
 8003f9e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003fa2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fa6:	fab3 f383 	clz	r3, r3
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003fb0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	2300      	movs	r3, #0
 8003fba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fbc:	f7fe fa4a 	bl	8002454 <HAL_GetTick>
 8003fc0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fc4:	e00a      	b.n	8003fdc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fc6:	f7fe fa45 	bl	8002454 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d902      	bls.n	8003fdc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	f000 bd5a 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>
 8003fdc:	2302      	movs	r3, #2
 8003fde:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003fe6:	fa93 f3a3 	rbit	r3, r3
 8003fea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003fee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ff2:	fab3 f383 	clz	r3, r3
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	095b      	lsrs	r3, r3, #5
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	f043 0301 	orr.w	r3, r3, #1
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b01      	cmp	r3, #1
 8004004:	d104      	bne.n	8004010 <HAL_RCC_OscConfig+0x5ec>
 8004006:	4b01      	ldr	r3, [pc, #4]	@ (800400c <HAL_RCC_OscConfig+0x5e8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	e015      	b.n	8004038 <HAL_RCC_OscConfig+0x614>
 800400c:	40021000 	.word	0x40021000
 8004010:	2302      	movs	r3, #2
 8004012:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004016:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800401a:	fa93 f3a3 	rbit	r3, r3
 800401e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004022:	2302      	movs	r3, #2
 8004024:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004028:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800402c:	fa93 f3a3 	rbit	r3, r3
 8004030:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004034:	4bc8      	ldr	r3, [pc, #800]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	2202      	movs	r2, #2
 800403a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800403e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004042:	fa92 f2a2 	rbit	r2, r2
 8004046:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800404a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800404e:	fab2 f282 	clz	r2, r2
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	f042 0220 	orr.w	r2, r2, #32
 8004058:	b2d2      	uxtb	r2, r2
 800405a:	f002 021f 	and.w	r2, r2, #31
 800405e:	2101      	movs	r1, #1
 8004060:	fa01 f202 	lsl.w	r2, r1, r2
 8004064:	4013      	ands	r3, r2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1ad      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800406a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800406e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0308 	and.w	r3, r3, #8
 800407a:	2b00      	cmp	r3, #0
 800407c:	f000 8110 	beq.w	80042a0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004080:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004084:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d079      	beq.n	8004184 <HAL_RCC_OscConfig+0x760>
 8004090:	2301      	movs	r3, #1
 8004092:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004096:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800409a:	fa93 f3a3 	rbit	r3, r3
 800409e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80040a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040a6:	fab3 f383 	clz	r3, r3
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	461a      	mov	r2, r3
 80040ae:	4bab      	ldr	r3, [pc, #684]	@ (800435c <HAL_RCC_OscConfig+0x938>)
 80040b0:	4413      	add	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	461a      	mov	r2, r3
 80040b6:	2301      	movs	r3, #1
 80040b8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ba:	f7fe f9cb 	bl	8002454 <HAL_GetTick>
 80040be:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040c2:	e00a      	b.n	80040da <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040c4:	f7fe f9c6 	bl	8002454 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d902      	bls.n	80040da <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	f000 bcdb 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>
 80040da:	2302      	movs	r3, #2
 80040dc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80040e4:	fa93 f3a3 	rbit	r3, r3
 80040e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80040ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040f0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80040f4:	2202      	movs	r2, #2
 80040f6:	601a      	str	r2, [r3, #0]
 80040f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040fc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	fa93 f2a3 	rbit	r2, r3
 8004106:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800410a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004114:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004118:	2202      	movs	r2, #2
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004120:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	fa93 f2a3 	rbit	r2, r3
 800412a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800412e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004132:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004134:	4b88      	ldr	r3, [pc, #544]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 8004136:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004138:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800413c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004140:	2102      	movs	r1, #2
 8004142:	6019      	str	r1, [r3, #0]
 8004144:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004148:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	fa93 f1a3 	rbit	r1, r3
 8004152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004156:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800415a:	6019      	str	r1, [r3, #0]
  return result;
 800415c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004160:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	fab3 f383 	clz	r3, r3
 800416a:	b2db      	uxtb	r3, r3
 800416c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004170:	b2db      	uxtb	r3, r3
 8004172:	f003 031f 	and.w	r3, r3, #31
 8004176:	2101      	movs	r1, #1
 8004178:	fa01 f303 	lsl.w	r3, r1, r3
 800417c:	4013      	ands	r3, r2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d0a0      	beq.n	80040c4 <HAL_RCC_OscConfig+0x6a0>
 8004182:	e08d      	b.n	80042a0 <HAL_RCC_OscConfig+0x87c>
 8004184:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004188:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800418c:	2201      	movs	r2, #1
 800418e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004194:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	fa93 f2a3 	rbit	r2, r3
 800419e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041a2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80041a6:	601a      	str	r2, [r3, #0]
  return result;
 80041a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ac:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80041b0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041b2:	fab3 f383 	clz	r3, r3
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	461a      	mov	r2, r3
 80041ba:	4b68      	ldr	r3, [pc, #416]	@ (800435c <HAL_RCC_OscConfig+0x938>)
 80041bc:	4413      	add	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	461a      	mov	r2, r3
 80041c2:	2300      	movs	r3, #0
 80041c4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041c6:	f7fe f945 	bl	8002454 <HAL_GetTick>
 80041ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041ce:	e00a      	b.n	80041e6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041d0:	f7fe f940 	bl	8002454 <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d902      	bls.n	80041e6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	f000 bc55 	b.w	8004a90 <HAL_RCC_OscConfig+0x106c>
 80041e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ea:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80041ee:	2202      	movs	r2, #2
 80041f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	fa93 f2a3 	rbit	r2, r3
 8004200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004204:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800420e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004212:	2202      	movs	r2, #2
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800421a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	fa93 f2a3 	rbit	r2, r3
 8004224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004228:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800422c:	601a      	str	r2, [r3, #0]
 800422e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004232:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004236:	2202      	movs	r2, #2
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800423e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	fa93 f2a3 	rbit	r2, r3
 8004248:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800424c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004250:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004252:	4b41      	ldr	r3, [pc, #260]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 8004254:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004256:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800425a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800425e:	2102      	movs	r1, #2
 8004260:	6019      	str	r1, [r3, #0]
 8004262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004266:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	fa93 f1a3 	rbit	r1, r3
 8004270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004274:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004278:	6019      	str	r1, [r3, #0]
  return result;
 800427a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800427e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	fab3 f383 	clz	r3, r3
 8004288:	b2db      	uxtb	r3, r3
 800428a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800428e:	b2db      	uxtb	r3, r3
 8004290:	f003 031f 	and.w	r3, r3, #31
 8004294:	2101      	movs	r1, #1
 8004296:	fa01 f303 	lsl.w	r3, r1, r3
 800429a:	4013      	ands	r3, r2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d197      	bne.n	80041d0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 81a1 	beq.w	80045f8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b6:	2300      	movs	r3, #0
 80042b8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042bc:	4b26      	ldr	r3, [pc, #152]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 80042be:	69db      	ldr	r3, [r3, #28]
 80042c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d116      	bne.n	80042f6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c8:	4b23      	ldr	r3, [pc, #140]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 80042ca:	69db      	ldr	r3, [r3, #28]
 80042cc:	4a22      	ldr	r2, [pc, #136]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 80042ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d2:	61d3      	str	r3, [r2, #28]
 80042d4:	4b20      	ldr	r3, [pc, #128]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80042dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80042e4:	601a      	str	r2, [r3, #0]
 80042e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ea:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80042ee:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80042f0:	2301      	movs	r3, #1
 80042f2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f6:	4b1a      	ldr	r3, [pc, #104]	@ (8004360 <HAL_RCC_OscConfig+0x93c>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d11a      	bne.n	8004338 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004302:	4b17      	ldr	r3, [pc, #92]	@ (8004360 <HAL_RCC_OscConfig+0x93c>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a16      	ldr	r2, [pc, #88]	@ (8004360 <HAL_RCC_OscConfig+0x93c>)
 8004308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800430c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800430e:	f7fe f8a1 	bl	8002454 <HAL_GetTick>
 8004312:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004316:	e009      	b.n	800432c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004318:	f7fe f89c 	bl	8002454 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b64      	cmp	r3, #100	@ 0x64
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e3b1      	b.n	8004a90 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800432c:	4b0c      	ldr	r3, [pc, #48]	@ (8004360 <HAL_RCC_OscConfig+0x93c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004334:	2b00      	cmp	r3, #0
 8004336:	d0ef      	beq.n	8004318 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800433c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d10d      	bne.n	8004364 <HAL_RCC_OscConfig+0x940>
 8004348:	4b03      	ldr	r3, [pc, #12]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	4a02      	ldr	r2, [pc, #8]	@ (8004358 <HAL_RCC_OscConfig+0x934>)
 800434e:	f043 0301 	orr.w	r3, r3, #1
 8004352:	6213      	str	r3, [r2, #32]
 8004354:	e03c      	b.n	80043d0 <HAL_RCC_OscConfig+0x9ac>
 8004356:	bf00      	nop
 8004358:	40021000 	.word	0x40021000
 800435c:	10908120 	.word	0x10908120
 8004360:	40007000 	.word	0x40007000
 8004364:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004368:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d10c      	bne.n	800438e <HAL_RCC_OscConfig+0x96a>
 8004374:	4bc1      	ldr	r3, [pc, #772]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 8004376:	6a1b      	ldr	r3, [r3, #32]
 8004378:	4ac0      	ldr	r2, [pc, #768]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 800437a:	f023 0301 	bic.w	r3, r3, #1
 800437e:	6213      	str	r3, [r2, #32]
 8004380:	4bbe      	ldr	r3, [pc, #760]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	4abd      	ldr	r2, [pc, #756]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 8004386:	f023 0304 	bic.w	r3, r3, #4
 800438a:	6213      	str	r3, [r2, #32]
 800438c:	e020      	b.n	80043d0 <HAL_RCC_OscConfig+0x9ac>
 800438e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004392:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	2b05      	cmp	r3, #5
 800439c:	d10c      	bne.n	80043b8 <HAL_RCC_OscConfig+0x994>
 800439e:	4bb7      	ldr	r3, [pc, #732]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	4ab6      	ldr	r2, [pc, #728]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80043a4:	f043 0304 	orr.w	r3, r3, #4
 80043a8:	6213      	str	r3, [r2, #32]
 80043aa:	4bb4      	ldr	r3, [pc, #720]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	4ab3      	ldr	r2, [pc, #716]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80043b0:	f043 0301 	orr.w	r3, r3, #1
 80043b4:	6213      	str	r3, [r2, #32]
 80043b6:	e00b      	b.n	80043d0 <HAL_RCC_OscConfig+0x9ac>
 80043b8:	4bb0      	ldr	r3, [pc, #704]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	4aaf      	ldr	r2, [pc, #700]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80043be:	f023 0301 	bic.w	r3, r3, #1
 80043c2:	6213      	str	r3, [r2, #32]
 80043c4:	4bad      	ldr	r3, [pc, #692]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	4aac      	ldr	r2, [pc, #688]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80043ca:	f023 0304 	bic.w	r3, r3, #4
 80043ce:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 8081 	beq.w	80044e4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043e2:	f7fe f837 	bl	8002454 <HAL_GetTick>
 80043e6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ea:	e00b      	b.n	8004404 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043ec:	f7fe f832 	bl	8002454 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e345      	b.n	8004a90 <HAL_RCC_OscConfig+0x106c>
 8004404:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004408:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800440c:	2202      	movs	r2, #2
 800440e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004410:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004414:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	fa93 f2a3 	rbit	r2, r3
 800441e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004422:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004426:	601a      	str	r2, [r3, #0]
 8004428:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800442c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004430:	2202      	movs	r2, #2
 8004432:	601a      	str	r2, [r3, #0]
 8004434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004438:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	fa93 f2a3 	rbit	r2, r3
 8004442:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004446:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800444a:	601a      	str	r2, [r3, #0]
  return result;
 800444c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004450:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004454:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004456:	fab3 f383 	clz	r3, r3
 800445a:	b2db      	uxtb	r3, r3
 800445c:	095b      	lsrs	r3, r3, #5
 800445e:	b2db      	uxtb	r3, r3
 8004460:	f043 0302 	orr.w	r3, r3, #2
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d102      	bne.n	8004470 <HAL_RCC_OscConfig+0xa4c>
 800446a:	4b84      	ldr	r3, [pc, #528]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	e013      	b.n	8004498 <HAL_RCC_OscConfig+0xa74>
 8004470:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004474:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004478:	2202      	movs	r2, #2
 800447a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004480:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	fa93 f2a3 	rbit	r2, r3
 800448a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800448e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004492:	601a      	str	r2, [r3, #0]
 8004494:	4b79      	ldr	r3, [pc, #484]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800449c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80044a0:	2102      	movs	r1, #2
 80044a2:	6011      	str	r1, [r2, #0]
 80044a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044a8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80044ac:	6812      	ldr	r2, [r2, #0]
 80044ae:	fa92 f1a2 	rbit	r1, r2
 80044b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044b6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80044ba:	6011      	str	r1, [r2, #0]
  return result;
 80044bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044c0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80044c4:	6812      	ldr	r2, [r2, #0]
 80044c6:	fab2 f282 	clz	r2, r2
 80044ca:	b2d2      	uxtb	r2, r2
 80044cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044d0:	b2d2      	uxtb	r2, r2
 80044d2:	f002 021f 	and.w	r2, r2, #31
 80044d6:	2101      	movs	r1, #1
 80044d8:	fa01 f202 	lsl.w	r2, r1, r2
 80044dc:	4013      	ands	r3, r2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d084      	beq.n	80043ec <HAL_RCC_OscConfig+0x9c8>
 80044e2:	e07f      	b.n	80045e4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044e4:	f7fd ffb6 	bl	8002454 <HAL_GetTick>
 80044e8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ec:	e00b      	b.n	8004506 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044ee:	f7fd ffb1 	bl	8002454 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044fe:	4293      	cmp	r3, r2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e2c4      	b.n	8004a90 <HAL_RCC_OscConfig+0x106c>
 8004506:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800450a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800450e:	2202      	movs	r2, #2
 8004510:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004512:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004516:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	fa93 f2a3 	rbit	r2, r3
 8004520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004524:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800452e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004532:	2202      	movs	r2, #2
 8004534:	601a      	str	r2, [r3, #0]
 8004536:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800453a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	fa93 f2a3 	rbit	r2, r3
 8004544:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004548:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800454c:	601a      	str	r2, [r3, #0]
  return result;
 800454e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004552:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004556:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004558:	fab3 f383 	clz	r3, r3
 800455c:	b2db      	uxtb	r3, r3
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	b2db      	uxtb	r3, r3
 8004562:	f043 0302 	orr.w	r3, r3, #2
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b02      	cmp	r3, #2
 800456a:	d102      	bne.n	8004572 <HAL_RCC_OscConfig+0xb4e>
 800456c:	4b43      	ldr	r3, [pc, #268]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	e013      	b.n	800459a <HAL_RCC_OscConfig+0xb76>
 8004572:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004576:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800457a:	2202      	movs	r2, #2
 800457c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800457e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004582:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	fa93 f2a3 	rbit	r2, r3
 800458c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004590:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	4b39      	ldr	r3, [pc, #228]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800459e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80045a2:	2102      	movs	r1, #2
 80045a4:	6011      	str	r1, [r2, #0]
 80045a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045aa:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80045ae:	6812      	ldr	r2, [r2, #0]
 80045b0:	fa92 f1a2 	rbit	r1, r2
 80045b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045b8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80045bc:	6011      	str	r1, [r2, #0]
  return result;
 80045be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045c2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80045c6:	6812      	ldr	r2, [r2, #0]
 80045c8:	fab2 f282 	clz	r2, r2
 80045cc:	b2d2      	uxtb	r2, r2
 80045ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045d2:	b2d2      	uxtb	r2, r2
 80045d4:	f002 021f 	and.w	r2, r2, #31
 80045d8:	2101      	movs	r1, #1
 80045da:	fa01 f202 	lsl.w	r2, r1, r2
 80045de:	4013      	ands	r3, r2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d184      	bne.n	80044ee <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045e4:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d105      	bne.n	80045f8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045ec:	4b23      	ldr	r3, [pc, #140]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	4a22      	ldr	r2, [pc, #136]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 80045f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045f6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045fc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	2b00      	cmp	r3, #0
 8004606:	f000 8242 	beq.w	8004a8e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800460a:	4b1c      	ldr	r3, [pc, #112]	@ (800467c <HAL_RCC_OscConfig+0xc58>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f003 030c 	and.w	r3, r3, #12
 8004612:	2b08      	cmp	r3, #8
 8004614:	f000 8213 	beq.w	8004a3e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800461c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	2b02      	cmp	r3, #2
 8004626:	f040 8162 	bne.w	80048ee <HAL_RCC_OscConfig+0xeca>
 800462a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800462e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004632:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004636:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800463c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	fa93 f2a3 	rbit	r2, r3
 8004646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800464a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800464e:	601a      	str	r2, [r3, #0]
  return result;
 8004650:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004654:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004658:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800465a:	fab3 f383 	clz	r3, r3
 800465e:	b2db      	uxtb	r3, r3
 8004660:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004664:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	461a      	mov	r2, r3
 800466c:	2300      	movs	r3, #0
 800466e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004670:	f7fd fef0 	bl	8002454 <HAL_GetTick>
 8004674:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004678:	e00c      	b.n	8004694 <HAL_RCC_OscConfig+0xc70>
 800467a:	bf00      	nop
 800467c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004680:	f7fd fee8 	bl	8002454 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	2b02      	cmp	r3, #2
 800468e:	d901      	bls.n	8004694 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e1fd      	b.n	8004a90 <HAL_RCC_OscConfig+0x106c>
 8004694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004698:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800469c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046a6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	fa93 f2a3 	rbit	r2, r3
 80046b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046b4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80046b8:	601a      	str	r2, [r3, #0]
  return result;
 80046ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046be:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80046c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046c4:	fab3 f383 	clz	r3, r3
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	095b      	lsrs	r3, r3, #5
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d102      	bne.n	80046de <HAL_RCC_OscConfig+0xcba>
 80046d8:	4bb0      	ldr	r3, [pc, #704]	@ (800499c <HAL_RCC_OscConfig+0xf78>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	e027      	b.n	800472e <HAL_RCC_OscConfig+0xd0a>
 80046de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046e2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80046e6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046f0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	fa93 f2a3 	rbit	r2, r3
 80046fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046fe:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004702:	601a      	str	r2, [r3, #0]
 8004704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004708:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800470c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004710:	601a      	str	r2, [r3, #0]
 8004712:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004716:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	fa93 f2a3 	rbit	r2, r3
 8004720:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004724:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	4b9c      	ldr	r3, [pc, #624]	@ (800499c <HAL_RCC_OscConfig+0xf78>)
 800472c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004732:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004736:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800473a:	6011      	str	r1, [r2, #0]
 800473c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004740:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004744:	6812      	ldr	r2, [r2, #0]
 8004746:	fa92 f1a2 	rbit	r1, r2
 800474a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800474e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004752:	6011      	str	r1, [r2, #0]
  return result;
 8004754:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004758:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800475c:	6812      	ldr	r2, [r2, #0]
 800475e:	fab2 f282 	clz	r2, r2
 8004762:	b2d2      	uxtb	r2, r2
 8004764:	f042 0220 	orr.w	r2, r2, #32
 8004768:	b2d2      	uxtb	r2, r2
 800476a:	f002 021f 	and.w	r2, r2, #31
 800476e:	2101      	movs	r1, #1
 8004770:	fa01 f202 	lsl.w	r2, r1, r2
 8004774:	4013      	ands	r3, r2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d182      	bne.n	8004680 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800477a:	4b88      	ldr	r3, [pc, #544]	@ (800499c <HAL_RCC_OscConfig+0xf78>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004782:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004786:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800478e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004792:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	430b      	orrs	r3, r1
 800479c:	497f      	ldr	r1, [pc, #508]	@ (800499c <HAL_RCC_OscConfig+0xf78>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	604b      	str	r3, [r1, #4]
 80047a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047a6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80047aa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80047ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047b4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	fa93 f2a3 	rbit	r2, r3
 80047be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047c2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80047c6:	601a      	str	r2, [r3, #0]
  return result;
 80047c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047cc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80047d0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d2:	fab3 f383 	clz	r3, r3
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80047dc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	461a      	mov	r2, r3
 80047e4:	2301      	movs	r3, #1
 80047e6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e8:	f7fd fe34 	bl	8002454 <HAL_GetTick>
 80047ec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047f0:	e009      	b.n	8004806 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047f2:	f7fd fe2f 	bl	8002454 <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e144      	b.n	8004a90 <HAL_RCC_OscConfig+0x106c>
 8004806:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800480a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800480e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004812:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004814:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004818:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	fa93 f2a3 	rbit	r2, r3
 8004822:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004826:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800482a:	601a      	str	r2, [r3, #0]
  return result;
 800482c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004830:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004834:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004836:	fab3 f383 	clz	r3, r3
 800483a:	b2db      	uxtb	r3, r3
 800483c:	095b      	lsrs	r3, r3, #5
 800483e:	b2db      	uxtb	r3, r3
 8004840:	f043 0301 	orr.w	r3, r3, #1
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b01      	cmp	r3, #1
 8004848:	d102      	bne.n	8004850 <HAL_RCC_OscConfig+0xe2c>
 800484a:	4b54      	ldr	r3, [pc, #336]	@ (800499c <HAL_RCC_OscConfig+0xf78>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	e027      	b.n	80048a0 <HAL_RCC_OscConfig+0xe7c>
 8004850:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004854:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004858:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800485c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004862:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	fa93 f2a3 	rbit	r2, r3
 800486c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004870:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004874:	601a      	str	r2, [r3, #0]
 8004876:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800487a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800487e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004888:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	fa93 f2a3 	rbit	r2, r3
 8004892:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004896:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	4b3f      	ldr	r3, [pc, #252]	@ (800499c <HAL_RCC_OscConfig+0xf78>)
 800489e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80048a4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80048a8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80048ac:	6011      	str	r1, [r2, #0]
 80048ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80048b2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80048b6:	6812      	ldr	r2, [r2, #0]
 80048b8:	fa92 f1a2 	rbit	r1, r2
 80048bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80048c0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80048c4:	6011      	str	r1, [r2, #0]
  return result;
 80048c6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80048ca:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80048ce:	6812      	ldr	r2, [r2, #0]
 80048d0:	fab2 f282 	clz	r2, r2
 80048d4:	b2d2      	uxtb	r2, r2
 80048d6:	f042 0220 	orr.w	r2, r2, #32
 80048da:	b2d2      	uxtb	r2, r2
 80048dc:	f002 021f 	and.w	r2, r2, #31
 80048e0:	2101      	movs	r1, #1
 80048e2:	fa01 f202 	lsl.w	r2, r1, r2
 80048e6:	4013      	ands	r3, r2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d082      	beq.n	80047f2 <HAL_RCC_OscConfig+0xdce>
 80048ec:	e0cf      	b.n	8004a8e <HAL_RCC_OscConfig+0x106a>
 80048ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048f2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80048f6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80048fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004900:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	fa93 f2a3 	rbit	r2, r3
 800490a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800490e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004912:	601a      	str	r2, [r3, #0]
  return result;
 8004914:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004918:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800491c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800491e:	fab3 f383 	clz	r3, r3
 8004922:	b2db      	uxtb	r3, r3
 8004924:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004928:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	461a      	mov	r2, r3
 8004930:	2300      	movs	r3, #0
 8004932:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004934:	f7fd fd8e 	bl	8002454 <HAL_GetTick>
 8004938:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800493c:	e009      	b.n	8004952 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800493e:	f7fd fd89 	bl	8002454 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b02      	cmp	r3, #2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e09e      	b.n	8004a90 <HAL_RCC_OscConfig+0x106c>
 8004952:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004956:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800495a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800495e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004960:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004964:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	fa93 f2a3 	rbit	r2, r3
 800496e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004972:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004976:	601a      	str	r2, [r3, #0]
  return result;
 8004978:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800497c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004980:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004982:	fab3 f383 	clz	r3, r3
 8004986:	b2db      	uxtb	r3, r3
 8004988:	095b      	lsrs	r3, r3, #5
 800498a:	b2db      	uxtb	r3, r3
 800498c:	f043 0301 	orr.w	r3, r3, #1
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b01      	cmp	r3, #1
 8004994:	d104      	bne.n	80049a0 <HAL_RCC_OscConfig+0xf7c>
 8004996:	4b01      	ldr	r3, [pc, #4]	@ (800499c <HAL_RCC_OscConfig+0xf78>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	e029      	b.n	80049f0 <HAL_RCC_OscConfig+0xfcc>
 800499c:	40021000 	.word	0x40021000
 80049a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049a4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80049a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80049ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049b2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	fa93 f2a3 	rbit	r2, r3
 80049bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049c0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049ca:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80049ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049d8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	fa93 f2a3 	rbit	r2, r3
 80049e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049e6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80049ea:	601a      	str	r2, [r3, #0]
 80049ec:	4b2b      	ldr	r3, [pc, #172]	@ (8004a9c <HAL_RCC_OscConfig+0x1078>)
 80049ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80049f4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80049f8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80049fc:	6011      	str	r1, [r2, #0]
 80049fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004a02:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004a06:	6812      	ldr	r2, [r2, #0]
 8004a08:	fa92 f1a2 	rbit	r1, r2
 8004a0c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004a10:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004a14:	6011      	str	r1, [r2, #0]
  return result;
 8004a16:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004a1a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004a1e:	6812      	ldr	r2, [r2, #0]
 8004a20:	fab2 f282 	clz	r2, r2
 8004a24:	b2d2      	uxtb	r2, r2
 8004a26:	f042 0220 	orr.w	r2, r2, #32
 8004a2a:	b2d2      	uxtb	r2, r2
 8004a2c:	f002 021f 	and.w	r2, r2, #31
 8004a30:	2101      	movs	r1, #1
 8004a32:	fa01 f202 	lsl.w	r2, r1, r2
 8004a36:	4013      	ands	r3, r2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d180      	bne.n	800493e <HAL_RCC_OscConfig+0xf1a>
 8004a3c:	e027      	b.n	8004a8e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e01e      	b.n	8004a90 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a52:	4b12      	ldr	r3, [pc, #72]	@ (8004a9c <HAL_RCC_OscConfig+0x1078>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004a5a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004a5e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004a62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d10b      	bne.n	8004a8a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004a72:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004a76:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d001      	beq.n	8004a8e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e000      	b.n	8004a90 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	40021000 	.word	0x40021000

08004aa0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b09e      	sub	sp, #120	@ 0x78
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e162      	b.n	8004d7e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ab8:	4b90      	ldr	r3, [pc, #576]	@ (8004cfc <HAL_RCC_ClockConfig+0x25c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0307 	and.w	r3, r3, #7
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d910      	bls.n	8004ae8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac6:	4b8d      	ldr	r3, [pc, #564]	@ (8004cfc <HAL_RCC_ClockConfig+0x25c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 0207 	bic.w	r2, r3, #7
 8004ace:	498b      	ldr	r1, [pc, #556]	@ (8004cfc <HAL_RCC_ClockConfig+0x25c>)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad6:	4b89      	ldr	r3, [pc, #548]	@ (8004cfc <HAL_RCC_ClockConfig+0x25c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d001      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e14a      	b.n	8004d7e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d008      	beq.n	8004b06 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004af4:	4b82      	ldr	r3, [pc, #520]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	497f      	ldr	r1, [pc, #508]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	f000 80dc 	beq.w	8004ccc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d13c      	bne.n	8004b96 <HAL_RCC_ClockConfig+0xf6>
 8004b1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b20:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b24:	fa93 f3a3 	rbit	r3, r3
 8004b28:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b2c:	fab3 f383 	clz	r3, r3
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	095b      	lsrs	r3, r3, #5
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	f043 0301 	orr.w	r3, r3, #1
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d102      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xa6>
 8004b40:	4b6f      	ldr	r3, [pc, #444]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	e00f      	b.n	8004b66 <HAL_RCC_ClockConfig+0xc6>
 8004b46:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b4a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b4e:	fa93 f3a3 	rbit	r3, r3
 8004b52:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b58:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b5c:	fa93 f3a3 	rbit	r3, r3
 8004b60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b62:	4b67      	ldr	r3, [pc, #412]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b66:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004b6a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004b6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b6e:	fa92 f2a2 	rbit	r2, r2
 8004b72:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004b74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b76:	fab2 f282 	clz	r2, r2
 8004b7a:	b2d2      	uxtb	r2, r2
 8004b7c:	f042 0220 	orr.w	r2, r2, #32
 8004b80:	b2d2      	uxtb	r2, r2
 8004b82:	f002 021f 	and.w	r2, r2, #31
 8004b86:	2101      	movs	r1, #1
 8004b88:	fa01 f202 	lsl.w	r2, r1, r2
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d17b      	bne.n	8004c8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e0f3      	b.n	8004d7e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d13c      	bne.n	8004c18 <HAL_RCC_ClockConfig+0x178>
 8004b9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ba2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ba6:	fa93 f3a3 	rbit	r3, r3
 8004baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004bac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bae:	fab3 f383 	clz	r3, r3
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	095b      	lsrs	r3, r3, #5
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	f043 0301 	orr.w	r3, r3, #1
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d102      	bne.n	8004bc8 <HAL_RCC_ClockConfig+0x128>
 8004bc2:	4b4f      	ldr	r3, [pc, #316]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	e00f      	b.n	8004be8 <HAL_RCC_ClockConfig+0x148>
 8004bc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bd0:	fa93 f3a3 	rbit	r3, r3
 8004bd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bda:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bde:	fa93 f3a3 	rbit	r3, r3
 8004be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004be4:	4b46      	ldr	r3, [pc, #280]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004bec:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004bee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004bf0:	fa92 f2a2 	rbit	r2, r2
 8004bf4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004bf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004bf8:	fab2 f282 	clz	r2, r2
 8004bfc:	b2d2      	uxtb	r2, r2
 8004bfe:	f042 0220 	orr.w	r2, r2, #32
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	f002 021f 	and.w	r2, r2, #31
 8004c08:	2101      	movs	r1, #1
 8004c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c0e:	4013      	ands	r3, r2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d13a      	bne.n	8004c8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e0b2      	b.n	8004d7e <HAL_RCC_ClockConfig+0x2de>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1e:	fa93 f3a3 	rbit	r3, r3
 8004c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c26:	fab3 f383 	clz	r3, r3
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	095b      	lsrs	r3, r3, #5
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	f043 0301 	orr.w	r3, r3, #1
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d102      	bne.n	8004c40 <HAL_RCC_ClockConfig+0x1a0>
 8004c3a:	4b31      	ldr	r3, [pc, #196]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	e00d      	b.n	8004c5c <HAL_RCC_ClockConfig+0x1bc>
 8004c40:	2302      	movs	r3, #2
 8004c42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c46:	fa93 f3a3 	rbit	r3, r3
 8004c4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	623b      	str	r3, [r7, #32]
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	fa93 f3a3 	rbit	r3, r3
 8004c56:	61fb      	str	r3, [r7, #28]
 8004c58:	4b29      	ldr	r3, [pc, #164]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5c:	2202      	movs	r2, #2
 8004c5e:	61ba      	str	r2, [r7, #24]
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	fa92 f2a2 	rbit	r2, r2
 8004c66:	617a      	str	r2, [r7, #20]
  return result;
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	fab2 f282 	clz	r2, r2
 8004c6e:	b2d2      	uxtb	r2, r2
 8004c70:	f042 0220 	orr.w	r2, r2, #32
 8004c74:	b2d2      	uxtb	r2, r2
 8004c76:	f002 021f 	and.w	r2, r2, #31
 8004c7a:	2101      	movs	r1, #1
 8004c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8004c80:	4013      	ands	r3, r2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e079      	b.n	8004d7e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f023 0203 	bic.w	r2, r3, #3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	491a      	ldr	r1, [pc, #104]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c9c:	f7fd fbda 	bl	8002454 <HAL_GetTick>
 8004ca0:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ca2:	e00a      	b.n	8004cba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ca4:	f7fd fbd6 	bl	8002454 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e061      	b.n	8004d7e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cba:	4b11      	ldr	r3, [pc, #68]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f003 020c 	and.w	r2, r3, #12
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d1eb      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8004cfc <HAL_RCC_ClockConfig+0x25c>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d214      	bcs.n	8004d04 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cda:	4b08      	ldr	r3, [pc, #32]	@ (8004cfc <HAL_RCC_ClockConfig+0x25c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f023 0207 	bic.w	r2, r3, #7
 8004ce2:	4906      	ldr	r1, [pc, #24]	@ (8004cfc <HAL_RCC_ClockConfig+0x25c>)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cea:	4b04      	ldr	r3, [pc, #16]	@ (8004cfc <HAL_RCC_ClockConfig+0x25c>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d005      	beq.n	8004d04 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e040      	b.n	8004d7e <HAL_RCC_ClockConfig+0x2de>
 8004cfc:	40022000 	.word	0x40022000
 8004d00:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0304 	and.w	r3, r3, #4
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d008      	beq.n	8004d22 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d10:	4b1d      	ldr	r3, [pc, #116]	@ (8004d88 <HAL_RCC_ClockConfig+0x2e8>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	491a      	ldr	r1, [pc, #104]	@ (8004d88 <HAL_RCC_ClockConfig+0x2e8>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0308 	and.w	r3, r3, #8
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d009      	beq.n	8004d42 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d2e:	4b16      	ldr	r3, [pc, #88]	@ (8004d88 <HAL_RCC_ClockConfig+0x2e8>)
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	00db      	lsls	r3, r3, #3
 8004d3c:	4912      	ldr	r1, [pc, #72]	@ (8004d88 <HAL_RCC_ClockConfig+0x2e8>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004d42:	f000 f829 	bl	8004d98 <HAL_RCC_GetSysClockFreq>
 8004d46:	4601      	mov	r1, r0
 8004d48:	4b0f      	ldr	r3, [pc, #60]	@ (8004d88 <HAL_RCC_ClockConfig+0x2e8>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d50:	22f0      	movs	r2, #240	@ 0xf0
 8004d52:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	fa92 f2a2 	rbit	r2, r2
 8004d5a:	60fa      	str	r2, [r7, #12]
  return result;
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	fab2 f282 	clz	r2, r2
 8004d62:	b2d2      	uxtb	r2, r2
 8004d64:	40d3      	lsrs	r3, r2
 8004d66:	4a09      	ldr	r2, [pc, #36]	@ (8004d8c <HAL_RCC_ClockConfig+0x2ec>)
 8004d68:	5cd3      	ldrb	r3, [r2, r3]
 8004d6a:	fa21 f303 	lsr.w	r3, r1, r3
 8004d6e:	4a08      	ldr	r2, [pc, #32]	@ (8004d90 <HAL_RCC_ClockConfig+0x2f0>)
 8004d70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004d72:	4b08      	ldr	r3, [pc, #32]	@ (8004d94 <HAL_RCC_ClockConfig+0x2f4>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7fd fb28 	bl	80023cc <HAL_InitTick>
  
  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3778      	adds	r7, #120	@ 0x78
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	40021000 	.word	0x40021000
 8004d8c:	0800a16c 	.word	0x0800a16c
 8004d90:	20000000 	.word	0x20000000
 8004d94:	20000004 	.word	0x20000004

08004d98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	2300      	movs	r3, #0
 8004da4:	60bb      	str	r3, [r7, #8]
 8004da6:	2300      	movs	r3, #0
 8004da8:	617b      	str	r3, [r7, #20]
 8004daa:	2300      	movs	r3, #0
 8004dac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004dae:	2300      	movs	r3, #0
 8004db0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004db2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e2c <HAL_RCC_GetSysClockFreq+0x94>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f003 030c 	and.w	r3, r3, #12
 8004dbe:	2b04      	cmp	r3, #4
 8004dc0:	d002      	beq.n	8004dc8 <HAL_RCC_GetSysClockFreq+0x30>
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d003      	beq.n	8004dce <HAL_RCC_GetSysClockFreq+0x36>
 8004dc6:	e026      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004dc8:	4b19      	ldr	r3, [pc, #100]	@ (8004e30 <HAL_RCC_GetSysClockFreq+0x98>)
 8004dca:	613b      	str	r3, [r7, #16]
      break;
 8004dcc:	e026      	b.n	8004e1c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	0c9b      	lsrs	r3, r3, #18
 8004dd2:	f003 030f 	and.w	r3, r3, #15
 8004dd6:	4a17      	ldr	r2, [pc, #92]	@ (8004e34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004dd8:	5cd3      	ldrb	r3, [r2, r3]
 8004dda:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004ddc:	4b13      	ldr	r3, [pc, #76]	@ (8004e2c <HAL_RCC_GetSysClockFreq+0x94>)
 8004dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de0:	f003 030f 	and.w	r3, r3, #15
 8004de4:	4a14      	ldr	r2, [pc, #80]	@ (8004e38 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004de6:	5cd3      	ldrb	r3, [r2, r3]
 8004de8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d008      	beq.n	8004e06 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004df4:	4a0e      	ldr	r2, [pc, #56]	@ (8004e30 <HAL_RCC_GetSysClockFreq+0x98>)
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	fb02 f303 	mul.w	r3, r2, r3
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	e004      	b.n	8004e10 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a0c      	ldr	r2, [pc, #48]	@ (8004e3c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004e0a:	fb02 f303 	mul.w	r3, r2, r3
 8004e0e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	613b      	str	r3, [r7, #16]
      break;
 8004e14:	e002      	b.n	8004e1c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e16:	4b06      	ldr	r3, [pc, #24]	@ (8004e30 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e18:	613b      	str	r3, [r7, #16]
      break;
 8004e1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e1c:	693b      	ldr	r3, [r7, #16]
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	371c      	adds	r7, #28
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	40021000 	.word	0x40021000
 8004e30:	007a1200 	.word	0x007a1200
 8004e34:	0800a184 	.word	0x0800a184
 8004e38:	0800a194 	.word	0x0800a194
 8004e3c:	003d0900 	.word	0x003d0900

08004e40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e44:	4b03      	ldr	r3, [pc, #12]	@ (8004e54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e46:	681b      	ldr	r3, [r3, #0]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	20000000 	.word	0x20000000

08004e58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004e5e:	f7ff ffef 	bl	8004e40 <HAL_RCC_GetHCLKFreq>
 8004e62:	4601      	mov	r1, r0
 8004e64:	4b0b      	ldr	r3, [pc, #44]	@ (8004e94 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e6c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004e70:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	fa92 f2a2 	rbit	r2, r2
 8004e78:	603a      	str	r2, [r7, #0]
  return result;
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	fab2 f282 	clz	r2, r2
 8004e80:	b2d2      	uxtb	r2, r2
 8004e82:	40d3      	lsrs	r3, r2
 8004e84:	4a04      	ldr	r2, [pc, #16]	@ (8004e98 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004e86:	5cd3      	ldrb	r3, [r2, r3]
 8004e88:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3708      	adds	r7, #8
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40021000 	.word	0x40021000
 8004e98:	0800a17c 	.word	0x0800a17c

08004e9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004ea2:	f7ff ffcd 	bl	8004e40 <HAL_RCC_GetHCLKFreq>
 8004ea6:	4601      	mov	r1, r0
 8004ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004eb0:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004eb4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	fa92 f2a2 	rbit	r2, r2
 8004ebc:	603a      	str	r2, [r7, #0]
  return result;
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	fab2 f282 	clz	r2, r2
 8004ec4:	b2d2      	uxtb	r2, r2
 8004ec6:	40d3      	lsrs	r3, r2
 8004ec8:	4a04      	ldr	r2, [pc, #16]	@ (8004edc <HAL_RCC_GetPCLK2Freq+0x40>)
 8004eca:	5cd3      	ldrb	r3, [r2, r3]
 8004ecc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3708      	adds	r7, #8
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	40021000 	.word	0x40021000
 8004edc:	0800a17c 	.word	0x0800a17c

08004ee0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b092      	sub	sp, #72	@ 0x48
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	f000 80cd 	beq.w	800509e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f04:	4b86      	ldr	r3, [pc, #536]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004f06:	69db      	ldr	r3, [r3, #28]
 8004f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10e      	bne.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f10:	4b83      	ldr	r3, [pc, #524]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	4a82      	ldr	r2, [pc, #520]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f1a:	61d3      	str	r3, [r2, #28]
 8004f1c:	4b80      	ldr	r3, [pc, #512]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004f1e:	69db      	ldr	r3, [r3, #28]
 8004f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f24:	60bb      	str	r3, [r7, #8]
 8004f26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f2e:	4b7d      	ldr	r3, [pc, #500]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d118      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f3a:	4b7a      	ldr	r3, [pc, #488]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a79      	ldr	r2, [pc, #484]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f46:	f7fd fa85 	bl	8002454 <HAL_GetTick>
 8004f4a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f4c:	e008      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f4e:	f7fd fa81 	bl	8002454 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	2b64      	cmp	r3, #100	@ 0x64
 8004f5a:	d901      	bls.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e0db      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f60:	4b70      	ldr	r3, [pc, #448]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d0f0      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f6c:	4b6c      	ldr	r3, [pc, #432]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d07d      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f84:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d076      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f8a:	4b65      	ldr	r3, [pc, #404]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004f98:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f9c:	fa93 f3a3 	rbit	r3, r3
 8004fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fa4:	fab3 f383 	clz	r3, r3
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	461a      	mov	r2, r3
 8004fac:	4b5e      	ldr	r3, [pc, #376]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004fae:	4413      	add	r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	6013      	str	r3, [r2, #0]
 8004fb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004fbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc0:	fa93 f3a3 	rbit	r3, r3
 8004fc4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fc8:	fab3 f383 	clz	r3, r3
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	461a      	mov	r2, r3
 8004fd0:	4b55      	ldr	r3, [pc, #340]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004fd2:	4413      	add	r3, r2
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	2300      	movs	r3, #0
 8004fda:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004fdc:	4a50      	ldr	r2, [pc, #320]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fe0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004fe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d045      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fec:	f7fd fa32 	bl	8002454 <HAL_GetTick>
 8004ff0:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ff2:	e00a      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff4:	f7fd fa2e 	bl	8002454 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005002:	4293      	cmp	r3, r2
 8005004:	d901      	bls.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e086      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x238>
 800500a:	2302      	movs	r3, #2
 800500c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800500e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005010:	fa93 f3a3 	rbit	r3, r3
 8005014:	627b      	str	r3, [r7, #36]	@ 0x24
 8005016:	2302      	movs	r3, #2
 8005018:	623b      	str	r3, [r7, #32]
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	fa93 f3a3 	rbit	r3, r3
 8005020:	61fb      	str	r3, [r7, #28]
  return result;
 8005022:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005024:	fab3 f383 	clz	r3, r3
 8005028:	b2db      	uxtb	r3, r3
 800502a:	095b      	lsrs	r3, r3, #5
 800502c:	b2db      	uxtb	r3, r3
 800502e:	f043 0302 	orr.w	r3, r3, #2
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b02      	cmp	r3, #2
 8005036:	d102      	bne.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005038:	4b39      	ldr	r3, [pc, #228]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	e007      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800503e:	2302      	movs	r3, #2
 8005040:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	fa93 f3a3 	rbit	r3, r3
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	4b35      	ldr	r3, [pc, #212]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800504c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504e:	2202      	movs	r2, #2
 8005050:	613a      	str	r2, [r7, #16]
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	fa92 f2a2 	rbit	r2, r2
 8005058:	60fa      	str	r2, [r7, #12]
  return result;
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	fab2 f282 	clz	r2, r2
 8005060:	b2d2      	uxtb	r2, r2
 8005062:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005066:	b2d2      	uxtb	r2, r2
 8005068:	f002 021f 	and.w	r2, r2, #31
 800506c:	2101      	movs	r1, #1
 800506e:	fa01 f202 	lsl.w	r2, r1, r2
 8005072:	4013      	ands	r3, r2
 8005074:	2b00      	cmp	r3, #0
 8005076:	d0bd      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005078:	4b29      	ldr	r3, [pc, #164]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800507a:	6a1b      	ldr	r3, [r3, #32]
 800507c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	4926      	ldr	r1, [pc, #152]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005086:	4313      	orrs	r3, r2
 8005088:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800508a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800508e:	2b01      	cmp	r3, #1
 8005090:	d105      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005092:	4b23      	ldr	r3, [pc, #140]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	4a22      	ldr	r2, [pc, #136]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005098:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800509c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d008      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80050ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ae:	f023 0203 	bic.w	r2, r3, #3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	491a      	ldr	r1, [pc, #104]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0320 	and.w	r3, r3, #32
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d008      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050c8:	4b15      	ldr	r3, [pc, #84]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80050ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050cc:	f023 0210 	bic.w	r2, r3, #16
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	4912      	ldr	r1, [pc, #72]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d008      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80050e6:	4b0e      	ldr	r3, [pc, #56]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80050e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ea:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	490b      	ldr	r1, [pc, #44]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d008      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005104:	4b06      	ldr	r3, [pc, #24]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005108:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	4903      	ldr	r1, [pc, #12]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005112:	4313      	orrs	r3, r2
 8005114:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3748      	adds	r7, #72	@ 0x48
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	40021000 	.word	0x40021000
 8005124:	40007000 	.word	0x40007000
 8005128:	10908100 	.word	0x10908100

0800512c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e095      	b.n	800526a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005142:	2b00      	cmp	r3, #0
 8005144:	d108      	bne.n	8005158 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800514e:	d009      	beq.n	8005164 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	61da      	str	r2, [r3, #28]
 8005156:	e005      	b.n	8005164 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d106      	bne.n	8005184 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7fc fde0 	bl	8001d44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800519a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051a4:	d902      	bls.n	80051ac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80051a6:	2300      	movs	r3, #0
 80051a8:	60fb      	str	r3, [r7, #12]
 80051aa:	e002      	b.n	80051b2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80051ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051b0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80051ba:	d007      	beq.n	80051cc <HAL_SPI_Init+0xa0>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051c4:	d002      	beq.n	80051cc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	431a      	orrs	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	431a      	orrs	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051fa:	431a      	orrs	r2, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	69db      	ldr	r3, [r3, #28]
 8005200:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005204:	431a      	orrs	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800520e:	ea42 0103 	orr.w	r1, r2, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005216:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	699b      	ldr	r3, [r3, #24]
 8005226:	0c1b      	lsrs	r3, r3, #16
 8005228:	f003 0204 	and.w	r2, r3, #4
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005230:	f003 0310 	and.w	r3, r3, #16
 8005234:	431a      	orrs	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800523a:	f003 0308 	and.w	r3, r3, #8
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005248:	ea42 0103 	orr.w	r1, r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	430a      	orrs	r2, r1
 8005258:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3710      	adds	r7, #16
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
	...

08005274 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
 8005280:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005282:	2300      	movs	r3, #0
 8005284:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_SPI_TransmitReceive_DMA+0x20>
 8005290:	2302      	movs	r3, #2
 8005292:	e164      	b.n	800555e <HAL_SPI_TransmitReceive_DMA+0x2ea>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052a2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80052aa:	7dbb      	ldrb	r3, [r7, #22]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d00d      	beq.n	80052cc <HAL_SPI_TransmitReceive_DMA+0x58>
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052b6:	d106      	bne.n	80052c6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d102      	bne.n	80052c6 <HAL_SPI_TransmitReceive_DMA+0x52>
 80052c0:	7dbb      	ldrb	r3, [r7, #22]
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	d002      	beq.n	80052cc <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80052c6:	2302      	movs	r3, #2
 80052c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052ca:	e143      	b.n	8005554 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d005      	beq.n	80052de <HAL_SPI_TransmitReceive_DMA+0x6a>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <HAL_SPI_TransmitReceive_DMA+0x6a>
 80052d8:	887b      	ldrh	r3, [r7, #2]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d102      	bne.n	80052e4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052e2:	e137      	b.n	8005554 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	2b04      	cmp	r3, #4
 80052ee:	d003      	beq.n	80052f8 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2205      	movs	r2, #5
 80052f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	887a      	ldrh	r2, [r7, #2]
 8005308:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	887a      	ldrh	r2, [r7, #2]
 800530e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	887a      	ldrh	r2, [r7, #2]
 800531a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	887a      	ldrh	r2, [r7, #2]
 8005322:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	651a      	str	r2, [r3, #80]	@ 0x50
    goto error;
  }
#endif /* STM32F302xC || STM32F303xC || STM32F373xC || STM32F358xx || STM32F378xx */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8005340:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800534a:	d908      	bls.n	800535e <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	685a      	ldr	r2, [r3, #4]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800535a:	605a      	str	r2, [r3, #4]
 800535c:	e06f      	b.n	800543e <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800536c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005372:	695b      	ldr	r3, [r3, #20]
 8005374:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005378:	d126      	bne.n	80053c8 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10f      	bne.n	80053a6 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005394:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800539a:	b29b      	uxth	r3, r3
 800539c:	085b      	lsrs	r3, r3, #1
 800539e:	b29a      	uxth	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053a4:	e010      	b.n	80053c8 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	685a      	ldr	r2, [r3, #4]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053b4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	085b      	lsrs	r3, r3, #1
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3301      	adds	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053d2:	d134      	bne.n	800543e <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685a      	ldr	r2, [r3, #4]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80053e2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	f003 0301 	and.w	r3, r3, #1
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d111      	bne.n	8005418 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005402:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800540a:	b29b      	uxth	r3, r3
 800540c:	085b      	lsrs	r3, r3, #1
 800540e:	b29a      	uxth	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005416:	e012      	b.n	800543e <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005426:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800542e:	b29b      	uxth	r3, r3
 8005430:	085b      	lsrs	r3, r3, #1
 8005432:	b29b      	uxth	r3, r3
 8005434:	3301      	adds	r3, #1
 8005436:	b29a      	uxth	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b04      	cmp	r3, #4
 8005448:	d108      	bne.n	800545c <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800544e:	4a46      	ldr	r2, [pc, #280]	@ (8005568 <HAL_SPI_TransmitReceive_DMA+0x2f4>)
 8005450:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005456:	4a45      	ldr	r2, [pc, #276]	@ (800556c <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8005458:	629a      	str	r2, [r3, #40]	@ 0x28
 800545a:	e007      	b.n	800546c <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005460:	4a43      	ldr	r2, [pc, #268]	@ (8005570 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8005462:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005468:	4a42      	ldr	r2, [pc, #264]	@ (8005574 <HAL_SPI_TransmitReceive_DMA+0x300>)
 800546a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005470:	4a41      	ldr	r2, [pc, #260]	@ (8005578 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8005472:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005478:	2200      	movs	r2, #0
 800547a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	330c      	adds	r3, #12
 8005486:	4619      	mov	r1, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005494:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005496:	f7fd ffeb 	bl	8003470 <HAL_DMA_Start_IT>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d008      	beq.n	80054b2 <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054a4:	f043 0210 	orr.w	r2, r3, #16
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	75fb      	strb	r3, [r7, #23]

    goto error;
 80054b0:	e050      	b.n	8005554 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f042 0201 	orr.w	r2, r2, #1
 80054c0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c6:	2200      	movs	r2, #0
 80054c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ce:	2200      	movs	r2, #0
 80054d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d6:	2200      	movs	r2, #0
 80054d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054de:	2200      	movs	r2, #0
 80054e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ea:	4619      	mov	r1, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	330c      	adds	r3, #12
 80054f2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054f8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80054fa:	f7fd ffb9 	bl	8003470 <HAL_DMA_Start_IT>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d008      	beq.n	8005516 <HAL_SPI_TransmitReceive_DMA+0x2a2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005508:	f043 0210 	orr.w	r2, r3, #16
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	75fb      	strb	r3, [r7, #23]

    goto error;
 8005514:	e01e      	b.n	8005554 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005520:	2b40      	cmp	r3, #64	@ 0x40
 8005522:	d007      	beq.n	8005534 <HAL_SPI_TransmitReceive_DMA+0x2c0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005532:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f042 0220 	orr.w	r2, r2, #32
 8005542:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685a      	ldr	r2, [r3, #4]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0202 	orr.w	r2, r2, #2
 8005552:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800555c:	7dfb      	ldrb	r3, [r7, #23]
}
 800555e:	4618      	mov	r0, r3
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	08005705 	.word	0x08005705
 800556c:	080055cd 	.word	0x080055cd
 8005570:	08005721 	.word	0x08005721
 8005574:	08005675 	.word	0x08005675
 8005578:	0800573d 	.word	0x0800573d

0800557c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055da:	f7fc ff3b 	bl	8002454 <HAL_GetTick>
 80055de:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0320 	and.w	r3, r3, #32
 80055ea:	2b20      	cmp	r3, #32
 80055ec:	d03c      	beq.n	8005668 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f022 0220 	bic.w	r2, r2, #32
 80055fc:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10d      	bne.n	8005622 <SPI_DMAReceiveCplt+0x56>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800560e:	d108      	bne.n	8005622 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 0203 	bic.w	r2, r2, #3
 800561e:	605a      	str	r2, [r3, #4]
 8005620:	e007      	b.n	8005632 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	685a      	ldr	r2, [r3, #4]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f022 0201 	bic.w	r2, r2, #1
 8005630:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	2164      	movs	r1, #100	@ 0x64
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 f9be 	bl	80059b8 <SPI_EndRxTransaction>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d002      	beq.n	8005648 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2220      	movs	r2, #32
 8005646:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800565c:	2b00      	cmp	r3, #0
 800565e:	d003      	beq.n	8005668 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f7ff ffa9 	bl	80055b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005666:	e002      	b.n	800566e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f7ff ff87 	bl	800557c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005680:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005682:	f7fc fee7 	bl	8002454 <HAL_GetTick>
 8005686:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0320 	and.w	r3, r3, #32
 8005692:	2b20      	cmp	r3, #32
 8005694:	d030      	beq.n	80056f8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685a      	ldr	r2, [r3, #4]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f022 0220 	bic.w	r2, r2, #32
 80056a4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	2164      	movs	r1, #100	@ 0x64
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 f9dc 	bl	8005a68 <SPI_EndRxTxTransaction>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d005      	beq.n	80056c2 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ba:	f043 0220 	orr.w	r2, r3, #32
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0203 	bic.w	r2, r2, #3
 80056d0:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2200      	movs	r2, #0
 80056dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f7ff ff61 	bl	80055b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80056f6:	e002      	b.n	80056fe <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f7fb faf3 	bl	8000ce4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80056fe:	3710      	adds	r7, #16
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005710:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005712:	68f8      	ldr	r0, [r7, #12]
 8005714:	f7ff ff3c 	bl	8005590 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005718:	bf00      	nop
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800572e:	68f8      	ldr	r0, [r7, #12]
 8005730:	f7ff ff38 	bl	80055a4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005734:	bf00      	nop
 8005736:	3710      	adds	r7, #16
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005748:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f022 0203 	bic.w	r2, r2, #3
 8005758:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800575e:	f043 0210 	orr.w	r2, r3, #16
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800576e:	68f8      	ldr	r0, [r7, #12]
 8005770:	f7ff ff22 	bl	80055b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005774:	bf00      	nop
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b088      	sub	sp, #32
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	603b      	str	r3, [r7, #0]
 8005788:	4613      	mov	r3, r2
 800578a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800578c:	f7fc fe62 	bl	8002454 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005794:	1a9b      	subs	r3, r3, r2
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	4413      	add	r3, r2
 800579a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800579c:	f7fc fe5a 	bl	8002454 <HAL_GetTick>
 80057a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80057a2:	4b39      	ldr	r3, [pc, #228]	@ (8005888 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	015b      	lsls	r3, r3, #5
 80057a8:	0d1b      	lsrs	r3, r3, #20
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	fb02 f303 	mul.w	r3, r2, r3
 80057b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057b2:	e054      	b.n	800585e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ba:	d050      	beq.n	800585e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057bc:	f7fc fe4a 	bl	8002454 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	69fa      	ldr	r2, [r7, #28]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d902      	bls.n	80057d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d13d      	bne.n	800584e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80057e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057ea:	d111      	bne.n	8005810 <SPI_WaitFlagStateUntilTimeout+0x94>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057f4:	d004      	beq.n	8005800 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057fe:	d107      	bne.n	8005810 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800580e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005814:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005818:	d10f      	bne.n	800583a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005828:	601a      	str	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005838:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e017      	b.n	800587e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005854:	2300      	movs	r3, #0
 8005856:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	3b01      	subs	r3, #1
 800585c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	4013      	ands	r3, r2
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	429a      	cmp	r2, r3
 800586c:	bf0c      	ite	eq
 800586e:	2301      	moveq	r3, #1
 8005870:	2300      	movne	r3, #0
 8005872:	b2db      	uxtb	r3, r3
 8005874:	461a      	mov	r2, r3
 8005876:	79fb      	ldrb	r3, [r7, #7]
 8005878:	429a      	cmp	r2, r3
 800587a:	d19b      	bne.n	80057b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3720      	adds	r7, #32
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	20000000 	.word	0x20000000

0800588c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b08a      	sub	sp, #40	@ 0x28
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
 8005898:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800589a:	2300      	movs	r3, #0
 800589c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800589e:	f7fc fdd9 	bl	8002454 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a6:	1a9b      	subs	r3, r3, r2
 80058a8:	683a      	ldr	r2, [r7, #0]
 80058aa:	4413      	add	r3, r2
 80058ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80058ae:	f7fc fdd1 	bl	8002454 <HAL_GetTick>
 80058b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	330c      	adds	r3, #12
 80058ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80058bc:	4b3d      	ldr	r3, [pc, #244]	@ (80059b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	4613      	mov	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	00da      	lsls	r2, r3, #3
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	0d1b      	lsrs	r3, r3, #20
 80058cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058ce:	fb02 f303 	mul.w	r3, r2, r3
 80058d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80058d4:	e060      	b.n	8005998 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80058dc:	d107      	bne.n	80058ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d104      	bne.n	80058ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80058ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f4:	d050      	beq.n	8005998 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058f6:	f7fc fdad 	bl	8002454 <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005902:	429a      	cmp	r2, r3
 8005904:	d902      	bls.n	800590c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	2b00      	cmp	r3, #0
 800590a:	d13d      	bne.n	8005988 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800591a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005924:	d111      	bne.n	800594a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800592e:	d004      	beq.n	800593a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005938:	d107      	bne.n	800594a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005948:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005952:	d10f      	bne.n	8005974 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005972:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e010      	b.n	80059aa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800598e:	2300      	movs	r3, #0
 8005990:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	3b01      	subs	r3, #1
 8005996:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689a      	ldr	r2, [r3, #8]
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	4013      	ands	r3, r2
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d196      	bne.n	80058d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3728      	adds	r7, #40	@ 0x28
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	bf00      	nop
 80059b4:	20000000 	.word	0x20000000

080059b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b086      	sub	sp, #24
 80059bc:	af02      	add	r7, sp, #8
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059cc:	d111      	bne.n	80059f2 <SPI_EndRxTransaction+0x3a>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059d6:	d004      	beq.n	80059e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059e0:	d107      	bne.n	80059f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059f0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	2200      	movs	r2, #0
 80059fa:	2180      	movs	r1, #128	@ 0x80
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f7ff febd 	bl	800577c <SPI_WaitFlagStateUntilTimeout>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d007      	beq.n	8005a18 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a0c:	f043 0220 	orr.w	r2, r3, #32
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e023      	b.n	8005a60 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a20:	d11d      	bne.n	8005a5e <SPI_EndRxTransaction+0xa6>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a2a:	d004      	beq.n	8005a36 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a34:	d113      	bne.n	8005a5e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f7ff ff22 	bl	800588c <SPI_WaitFifoStateUntilTimeout>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d007      	beq.n	8005a5e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a52:	f043 0220 	orr.w	r2, r3, #32
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e000      	b.n	8005a60 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af02      	add	r7, sp, #8
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	9300      	str	r3, [sp, #0]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	f7ff ff03 	bl	800588c <SPI_WaitFifoStateUntilTimeout>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d007      	beq.n	8005a9c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a90:	f043 0220 	orr.w	r2, r3, #32
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005a98:	2303      	movs	r3, #3
 8005a9a:	e027      	b.n	8005aec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	9300      	str	r3, [sp, #0]
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	2180      	movs	r1, #128	@ 0x80
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f7ff fe68 	bl	800577c <SPI_WaitFlagStateUntilTimeout>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d007      	beq.n	8005ac2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ab6:	f043 0220 	orr.w	r2, r3, #32
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e014      	b.n	8005aec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	9300      	str	r3, [sp, #0]
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005ace:	68f8      	ldr	r0, [r7, #12]
 8005ad0:	f7ff fedc 	bl	800588c <SPI_WaitFifoStateUntilTimeout>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d007      	beq.n	8005aea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ade:	f043 0220 	orr.w	r2, r3, #32
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e000      	b.n	8005aec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005aea:	2300      	movs	r3, #0
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d101      	bne.n	8005b06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e049      	b.n	8005b9a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d106      	bne.n	8005b20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f7fc fa3a 	bl	8001f94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	3304      	adds	r3, #4
 8005b30:	4619      	mov	r1, r3
 8005b32:	4610      	mov	r0, r2
 8005b34:	f000 fd48 	bl	80065c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3708      	adds	r7, #8
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
	...

08005ba4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b085      	sub	sp, #20
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d001      	beq.n	8005bbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e040      	b.n	8005c3e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68da      	ldr	r2, [r3, #12]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f042 0201 	orr.w	r2, r2, #1
 8005bd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8005c4c <HAL_TIM_Base_Start_IT+0xa8>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00e      	beq.n	8005bfc <HAL_TIM_Base_Start_IT+0x58>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005be6:	d009      	beq.n	8005bfc <HAL_TIM_Base_Start_IT+0x58>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a18      	ldr	r2, [pc, #96]	@ (8005c50 <HAL_TIM_Base_Start_IT+0xac>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d004      	beq.n	8005bfc <HAL_TIM_Base_Start_IT+0x58>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a17      	ldr	r2, [pc, #92]	@ (8005c54 <HAL_TIM_Base_Start_IT+0xb0>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d115      	bne.n	8005c28 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	4b15      	ldr	r3, [pc, #84]	@ (8005c58 <HAL_TIM_Base_Start_IT+0xb4>)
 8005c04:	4013      	ands	r3, r2
 8005c06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2b06      	cmp	r3, #6
 8005c0c:	d015      	beq.n	8005c3a <HAL_TIM_Base_Start_IT+0x96>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c14:	d011      	beq.n	8005c3a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f042 0201 	orr.w	r2, r2, #1
 8005c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c26:	e008      	b.n	8005c3a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f042 0201 	orr.w	r2, r2, #1
 8005c36:	601a      	str	r2, [r3, #0]
 8005c38:	e000      	b.n	8005c3c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3714      	adds	r7, #20
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	40012c00 	.word	0x40012c00
 8005c50:	40000400 	.word	0x40000400
 8005c54:	40014000 	.word	0x40014000
 8005c58:	00010007 	.word	0x00010007

08005c5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e049      	b.n	8005d02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d106      	bne.n	8005c88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7fc f8f4 	bl	8001e70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	3304      	adds	r3, #4
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f000 fc94 	bl	80065c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3708      	adds	r7, #8
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
	...

08005d0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d109      	bne.n	8005d30 <HAL_TIM_PWM_Start+0x24>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	bf14      	ite	ne
 8005d28:	2301      	movne	r3, #1
 8005d2a:	2300      	moveq	r3, #0
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	e03c      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	d109      	bne.n	8005d4a <HAL_TIM_PWM_Start+0x3e>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	bf14      	ite	ne
 8005d42:	2301      	movne	r3, #1
 8005d44:	2300      	moveq	r3, #0
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	e02f      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	d109      	bne.n	8005d64 <HAL_TIM_PWM_Start+0x58>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	bf14      	ite	ne
 8005d5c:	2301      	movne	r3, #1
 8005d5e:	2300      	moveq	r3, #0
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	e022      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	2b0c      	cmp	r3, #12
 8005d68:	d109      	bne.n	8005d7e <HAL_TIM_PWM_Start+0x72>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	bf14      	ite	ne
 8005d76:	2301      	movne	r3, #1
 8005d78:	2300      	moveq	r3, #0
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	e015      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2b10      	cmp	r3, #16
 8005d82:	d109      	bne.n	8005d98 <HAL_TIM_PWM_Start+0x8c>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	bf14      	ite	ne
 8005d90:	2301      	movne	r3, #1
 8005d92:	2300      	moveq	r3, #0
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	e008      	b.n	8005daa <HAL_TIM_PWM_Start+0x9e>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	bf14      	ite	ne
 8005da4:	2301      	movne	r3, #1
 8005da6:	2300      	moveq	r3, #0
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d001      	beq.n	8005db2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e088      	b.n	8005ec4 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d104      	bne.n	8005dc2 <HAL_TIM_PWM_Start+0xb6>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dc0:	e023      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b04      	cmp	r3, #4
 8005dc6:	d104      	bne.n	8005dd2 <HAL_TIM_PWM_Start+0xc6>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dd0:	e01b      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b08      	cmp	r3, #8
 8005dd6:	d104      	bne.n	8005de2 <HAL_TIM_PWM_Start+0xd6>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005de0:	e013      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	2b0c      	cmp	r3, #12
 8005de6:	d104      	bne.n	8005df2 <HAL_TIM_PWM_Start+0xe6>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005df0:	e00b      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b10      	cmp	r3, #16
 8005df6:	d104      	bne.n	8005e02 <HAL_TIM_PWM_Start+0xf6>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e00:	e003      	b.n	8005e0a <HAL_TIM_PWM_Start+0xfe>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2202      	movs	r2, #2
 8005e06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	6839      	ldr	r1, [r7, #0]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 ff02 	bl	8006c1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a2b      	ldr	r2, [pc, #172]	@ (8005ecc <HAL_TIM_PWM_Start+0x1c0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d00e      	beq.n	8005e40 <HAL_TIM_PWM_Start+0x134>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a2a      	ldr	r2, [pc, #168]	@ (8005ed0 <HAL_TIM_PWM_Start+0x1c4>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d009      	beq.n	8005e40 <HAL_TIM_PWM_Start+0x134>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a28      	ldr	r2, [pc, #160]	@ (8005ed4 <HAL_TIM_PWM_Start+0x1c8>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d004      	beq.n	8005e40 <HAL_TIM_PWM_Start+0x134>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a27      	ldr	r2, [pc, #156]	@ (8005ed8 <HAL_TIM_PWM_Start+0x1cc>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d101      	bne.n	8005e44 <HAL_TIM_PWM_Start+0x138>
 8005e40:	2301      	movs	r3, #1
 8005e42:	e000      	b.n	8005e46 <HAL_TIM_PWM_Start+0x13a>
 8005e44:	2300      	movs	r3, #0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d007      	beq.n	8005e5a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e58:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a1b      	ldr	r2, [pc, #108]	@ (8005ecc <HAL_TIM_PWM_Start+0x1c0>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d00e      	beq.n	8005e82 <HAL_TIM_PWM_Start+0x176>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e6c:	d009      	beq.n	8005e82 <HAL_TIM_PWM_Start+0x176>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a1a      	ldr	r2, [pc, #104]	@ (8005edc <HAL_TIM_PWM_Start+0x1d0>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d004      	beq.n	8005e82 <HAL_TIM_PWM_Start+0x176>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a14      	ldr	r2, [pc, #80]	@ (8005ed0 <HAL_TIM_PWM_Start+0x1c4>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d115      	bne.n	8005eae <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689a      	ldr	r2, [r3, #8]
 8005e88:	4b15      	ldr	r3, [pc, #84]	@ (8005ee0 <HAL_TIM_PWM_Start+0x1d4>)
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2b06      	cmp	r3, #6
 8005e92:	d015      	beq.n	8005ec0 <HAL_TIM_PWM_Start+0x1b4>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e9a:	d011      	beq.n	8005ec0 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0201 	orr.w	r2, r2, #1
 8005eaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eac:	e008      	b.n	8005ec0 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f042 0201 	orr.w	r2, r2, #1
 8005ebc:	601a      	str	r2, [r3, #0]
 8005ebe:	e000      	b.n	8005ec2 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	40012c00 	.word	0x40012c00
 8005ed0:	40014000 	.word	0x40014000
 8005ed4:	40014400 	.word	0x40014400
 8005ed8:	40014800 	.word	0x40014800
 8005edc:	40000400 	.word	0x40000400
 8005ee0:	00010007 	.word	0x00010007

08005ee4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d101      	bne.n	8005ef8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e097      	b.n	8006028 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d106      	bne.n	8005f12 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f7fb ffcf 	bl	8001eb0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2202      	movs	r2, #2
 8005f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	6812      	ldr	r2, [r2, #0]
 8005f24:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005f28:	f023 0307 	bic.w	r3, r3, #7
 8005f2c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	3304      	adds	r3, #4
 8005f36:	4619      	mov	r1, r3
 8005f38:	4610      	mov	r0, r2
 8005f3a:	f000 fb45 	bl	80065c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f66:	f023 0303 	bic.w	r3, r3, #3
 8005f6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	699b      	ldr	r3, [r3, #24]
 8005f74:	021b      	lsls	r3, r3, #8
 8005f76:	4313      	orrs	r3, r2
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005f84:	f023 030c 	bic.w	r3, r3, #12
 8005f88:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	68da      	ldr	r2, [r3, #12]
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	021b      	lsls	r3, r3, #8
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	011a      	lsls	r2, r3, #4
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	031b      	lsls	r3, r3, #12
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005fc2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005fca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	695b      	ldr	r3, [r3, #20]
 8005fd4:	011b      	lsls	r3, r3, #4
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2201      	movs	r2, #1
 8006002:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006026:	2300      	movs	r3, #0
}
 8006028:	4618      	mov	r0, r3
 800602a:	3718      	adds	r7, #24
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}

08006030 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006040:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006048:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006050:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006058:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d110      	bne.n	8006082 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006060:	7bfb      	ldrb	r3, [r7, #15]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d102      	bne.n	800606c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006066:	7b7b      	ldrb	r3, [r7, #13]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d001      	beq.n	8006070 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e069      	b.n	8006144 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2202      	movs	r2, #2
 800607c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006080:	e031      	b.n	80060e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	2b04      	cmp	r3, #4
 8006086:	d110      	bne.n	80060aa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006088:	7bbb      	ldrb	r3, [r7, #14]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d102      	bne.n	8006094 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800608e:	7b3b      	ldrb	r3, [r7, #12]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d001      	beq.n	8006098 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e055      	b.n	8006144 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2202      	movs	r2, #2
 800609c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2202      	movs	r2, #2
 80060a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060a8:	e01d      	b.n	80060e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060aa:	7bfb      	ldrb	r3, [r7, #15]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d108      	bne.n	80060c2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80060b0:	7bbb      	ldrb	r3, [r7, #14]
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d105      	bne.n	80060c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060b6:	7b7b      	ldrb	r3, [r7, #13]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d102      	bne.n	80060c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80060bc:	7b3b      	ldrb	r3, [r7, #12]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d001      	beq.n	80060c6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e03e      	b.n	8006144 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2202      	movs	r2, #2
 80060ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2202      	movs	r2, #2
 80060d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2202      	movs	r2, #2
 80060da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2202      	movs	r2, #2
 80060e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d003      	beq.n	80060f4 <HAL_TIM_Encoder_Start+0xc4>
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	2b04      	cmp	r3, #4
 80060f0:	d008      	beq.n	8006104 <HAL_TIM_Encoder_Start+0xd4>
 80060f2:	e00f      	b.n	8006114 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2201      	movs	r2, #1
 80060fa:	2100      	movs	r1, #0
 80060fc:	4618      	mov	r0, r3
 80060fe:	f000 fd8d 	bl	8006c1c <TIM_CCxChannelCmd>
      break;
 8006102:	e016      	b.n	8006132 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2201      	movs	r2, #1
 800610a:	2104      	movs	r1, #4
 800610c:	4618      	mov	r0, r3
 800610e:	f000 fd85 	bl	8006c1c <TIM_CCxChannelCmd>
      break;
 8006112:	e00e      	b.n	8006132 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2201      	movs	r2, #1
 800611a:	2100      	movs	r1, #0
 800611c:	4618      	mov	r0, r3
 800611e:	f000 fd7d 	bl	8006c1c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2201      	movs	r2, #1
 8006128:	2104      	movs	r1, #4
 800612a:	4618      	mov	r0, r3
 800612c:	f000 fd76 	bl	8006c1c <TIM_CCxChannelCmd>
      break;
 8006130:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f042 0201 	orr.w	r2, r2, #1
 8006140:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3710      	adds	r7, #16
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	f003 0302 	and.w	r3, r3, #2
 800616a:	2b00      	cmp	r3, #0
 800616c:	d020      	beq.n	80061b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f003 0302 	and.w	r3, r3, #2
 8006174:	2b00      	cmp	r3, #0
 8006176:	d01b      	beq.n	80061b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f06f 0202 	mvn.w	r2, #2
 8006180:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	f003 0303 	and.w	r3, r3, #3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d003      	beq.n	800619e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f9f8 	bl	800658c <HAL_TIM_IC_CaptureCallback>
 800619c:	e005      	b.n	80061aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f9ea 	bl	8006578 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 f9fb 	bl	80065a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	f003 0304 	and.w	r3, r3, #4
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d020      	beq.n	80061fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f003 0304 	and.w	r3, r3, #4
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d01b      	beq.n	80061fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f06f 0204 	mvn.w	r2, #4
 80061cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2202      	movs	r2, #2
 80061d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d003      	beq.n	80061ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 f9d2 	bl	800658c <HAL_TIM_IC_CaptureCallback>
 80061e8:	e005      	b.n	80061f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f9c4 	bl	8006578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 f9d5 	bl	80065a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	f003 0308 	and.w	r3, r3, #8
 8006202:	2b00      	cmp	r3, #0
 8006204:	d020      	beq.n	8006248 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f003 0308 	and.w	r3, r3, #8
 800620c:	2b00      	cmp	r3, #0
 800620e:	d01b      	beq.n	8006248 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f06f 0208 	mvn.w	r2, #8
 8006218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2204      	movs	r2, #4
 800621e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	f003 0303 	and.w	r3, r3, #3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d003      	beq.n	8006236 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 f9ac 	bl	800658c <HAL_TIM_IC_CaptureCallback>
 8006234:	e005      	b.n	8006242 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f99e 	bl	8006578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 f9af 	bl	80065a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f003 0310 	and.w	r3, r3, #16
 800624e:	2b00      	cmp	r3, #0
 8006250:	d020      	beq.n	8006294 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f003 0310 	and.w	r3, r3, #16
 8006258:	2b00      	cmp	r3, #0
 800625a:	d01b      	beq.n	8006294 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f06f 0210 	mvn.w	r2, #16
 8006264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2208      	movs	r2, #8
 800626a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006276:	2b00      	cmp	r3, #0
 8006278:	d003      	beq.n	8006282 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f986 	bl	800658c <HAL_TIM_IC_CaptureCallback>
 8006280:	e005      	b.n	800628e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f978 	bl	8006578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 f989 	bl	80065a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00c      	beq.n	80062b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d007      	beq.n	80062b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f06f 0201 	mvn.w	r2, #1
 80062b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f7fa fde2 	bl	8000e7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00c      	beq.n	80062dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d007      	beq.n	80062dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80062d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 fdb6 	bl	8006e48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00c      	beq.n	8006300 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d007      	beq.n	8006300 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80062f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 fdae 	bl	8006e5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00c      	beq.n	8006324 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006310:	2b00      	cmp	r3, #0
 8006312:	d007      	beq.n	8006324 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800631c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 f948 	bl	80065b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	f003 0320 	and.w	r3, r3, #32
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00c      	beq.n	8006348 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f003 0320 	and.w	r3, r3, #32
 8006334:	2b00      	cmp	r3, #0
 8006336:	d007      	beq.n	8006348 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f06f 0220 	mvn.w	r2, #32
 8006340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 fd76 	bl	8006e34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006348:	bf00      	nop
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800635c:	2300      	movs	r3, #0
 800635e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006366:	2b01      	cmp	r3, #1
 8006368:	d101      	bne.n	800636e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800636a:	2302      	movs	r3, #2
 800636c:	e0ff      	b.n	800656e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b14      	cmp	r3, #20
 800637a:	f200 80f0 	bhi.w	800655e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800637e:	a201      	add	r2, pc, #4	@ (adr r2, 8006384 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006384:	080063d9 	.word	0x080063d9
 8006388:	0800655f 	.word	0x0800655f
 800638c:	0800655f 	.word	0x0800655f
 8006390:	0800655f 	.word	0x0800655f
 8006394:	08006419 	.word	0x08006419
 8006398:	0800655f 	.word	0x0800655f
 800639c:	0800655f 	.word	0x0800655f
 80063a0:	0800655f 	.word	0x0800655f
 80063a4:	0800645b 	.word	0x0800645b
 80063a8:	0800655f 	.word	0x0800655f
 80063ac:	0800655f 	.word	0x0800655f
 80063b0:	0800655f 	.word	0x0800655f
 80063b4:	0800649b 	.word	0x0800649b
 80063b8:	0800655f 	.word	0x0800655f
 80063bc:	0800655f 	.word	0x0800655f
 80063c0:	0800655f 	.word	0x0800655f
 80063c4:	080064dd 	.word	0x080064dd
 80063c8:	0800655f 	.word	0x0800655f
 80063cc:	0800655f 	.word	0x0800655f
 80063d0:	0800655f 	.word	0x0800655f
 80063d4:	0800651d 	.word	0x0800651d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68b9      	ldr	r1, [r7, #8]
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 f976 	bl	80066d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	699a      	ldr	r2, [r3, #24]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f042 0208 	orr.w	r2, r2, #8
 80063f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	699a      	ldr	r2, [r3, #24]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 0204 	bic.w	r2, r2, #4
 8006402:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6999      	ldr	r1, [r3, #24]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	691a      	ldr	r2, [r3, #16]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	430a      	orrs	r2, r1
 8006414:	619a      	str	r2, [r3, #24]
      break;
 8006416:	e0a5      	b.n	8006564 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68b9      	ldr	r1, [r7, #8]
 800641e:	4618      	mov	r0, r3
 8006420:	f000 f9dc 	bl	80067dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	699a      	ldr	r2, [r3, #24]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006432:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	699a      	ldr	r2, [r3, #24]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006442:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	6999      	ldr	r1, [r3, #24]
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	021a      	lsls	r2, r3, #8
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	430a      	orrs	r2, r1
 8006456:	619a      	str	r2, [r3, #24]
      break;
 8006458:	e084      	b.n	8006564 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68b9      	ldr	r1, [r7, #8]
 8006460:	4618      	mov	r0, r3
 8006462:	f000 fa3b 	bl	80068dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	69da      	ldr	r2, [r3, #28]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f042 0208 	orr.w	r2, r2, #8
 8006474:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	69da      	ldr	r2, [r3, #28]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0204 	bic.w	r2, r2, #4
 8006484:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	69d9      	ldr	r1, [r3, #28]
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	691a      	ldr	r2, [r3, #16]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	430a      	orrs	r2, r1
 8006496:	61da      	str	r2, [r3, #28]
      break;
 8006498:	e064      	b.n	8006564 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68b9      	ldr	r1, [r7, #8]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f000 fa99 	bl	80069d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	69da      	ldr	r2, [r3, #28]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	69da      	ldr	r2, [r3, #28]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	69d9      	ldr	r1, [r3, #28]
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	021a      	lsls	r2, r3, #8
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	61da      	str	r2, [r3, #28]
      break;
 80064da:	e043      	b.n	8006564 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68b9      	ldr	r1, [r7, #8]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 fadc 	bl	8006aa0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f042 0208 	orr.w	r2, r2, #8
 80064f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 0204 	bic.w	r2, r2, #4
 8006506:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	691a      	ldr	r2, [r3, #16]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	430a      	orrs	r2, r1
 8006518:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800651a:	e023      	b.n	8006564 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68b9      	ldr	r1, [r7, #8]
 8006522:	4618      	mov	r0, r3
 8006524:	f000 fb1a 	bl	8006b5c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006536:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006546:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	021a      	lsls	r2, r3, #8
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	430a      	orrs	r2, r1
 800655a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800655c:	e002      	b.n	8006564 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	75fb      	strb	r3, [r7, #23]
      break;
 8006562:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800656c:	7dfb      	ldrb	r3, [r7, #23]
}
 800656e:	4618      	mov	r0, r3
 8006570:	3718      	adds	r7, #24
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop

08006578 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006580:	bf00      	nop
 8006582:	370c      	adds	r7, #12
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr

0800658c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b085      	sub	sp, #20
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a38      	ldr	r2, [pc, #224]	@ (80066bc <TIM_Base_SetConfig+0xf4>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d007      	beq.n	80065f0 <TIM_Base_SetConfig+0x28>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065e6:	d003      	beq.n	80065f0 <TIM_Base_SetConfig+0x28>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a35      	ldr	r2, [pc, #212]	@ (80066c0 <TIM_Base_SetConfig+0xf8>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d108      	bne.n	8006602 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	4313      	orrs	r3, r2
 8006600:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a2d      	ldr	r2, [pc, #180]	@ (80066bc <TIM_Base_SetConfig+0xf4>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d013      	beq.n	8006632 <TIM_Base_SetConfig+0x6a>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006610:	d00f      	beq.n	8006632 <TIM_Base_SetConfig+0x6a>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a2a      	ldr	r2, [pc, #168]	@ (80066c0 <TIM_Base_SetConfig+0xf8>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d00b      	beq.n	8006632 <TIM_Base_SetConfig+0x6a>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a29      	ldr	r2, [pc, #164]	@ (80066c4 <TIM_Base_SetConfig+0xfc>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d007      	beq.n	8006632 <TIM_Base_SetConfig+0x6a>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a28      	ldr	r2, [pc, #160]	@ (80066c8 <TIM_Base_SetConfig+0x100>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d003      	beq.n	8006632 <TIM_Base_SetConfig+0x6a>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a27      	ldr	r2, [pc, #156]	@ (80066cc <TIM_Base_SetConfig+0x104>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d108      	bne.n	8006644 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006638:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	4313      	orrs	r3, r2
 8006642:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	4313      	orrs	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	689a      	ldr	r2, [r3, #8]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a14      	ldr	r2, [pc, #80]	@ (80066bc <TIM_Base_SetConfig+0xf4>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d00b      	beq.n	8006688 <TIM_Base_SetConfig+0xc0>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a14      	ldr	r2, [pc, #80]	@ (80066c4 <TIM_Base_SetConfig+0xfc>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d007      	beq.n	8006688 <TIM_Base_SetConfig+0xc0>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a13      	ldr	r2, [pc, #76]	@ (80066c8 <TIM_Base_SetConfig+0x100>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d003      	beq.n	8006688 <TIM_Base_SetConfig+0xc0>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a12      	ldr	r2, [pc, #72]	@ (80066cc <TIM_Base_SetConfig+0x104>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d103      	bne.n	8006690 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	691a      	ldr	r2, [r3, #16]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d105      	bne.n	80066ae <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	f023 0201 	bic.w	r2, r3, #1
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	611a      	str	r2, [r3, #16]
  }
}
 80066ae:	bf00      	nop
 80066b0:	3714      	adds	r7, #20
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	40012c00 	.word	0x40012c00
 80066c0:	40000400 	.word	0x40000400
 80066c4:	40014000 	.word	0x40014000
 80066c8:	40014400 	.word	0x40014400
 80066cc:	40014800 	.word	0x40014800

080066d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b087      	sub	sp, #28
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a1b      	ldr	r3, [r3, #32]
 80066e4:	f023 0201 	bic.w	r2, r3, #1
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f023 0303 	bic.w	r3, r3, #3
 800670a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	4313      	orrs	r3, r2
 8006714:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f023 0302 	bic.w	r3, r3, #2
 800671c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	4313      	orrs	r3, r2
 8006726:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a28      	ldr	r2, [pc, #160]	@ (80067cc <TIM_OC1_SetConfig+0xfc>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d00b      	beq.n	8006748 <TIM_OC1_SetConfig+0x78>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a27      	ldr	r2, [pc, #156]	@ (80067d0 <TIM_OC1_SetConfig+0x100>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d007      	beq.n	8006748 <TIM_OC1_SetConfig+0x78>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a26      	ldr	r2, [pc, #152]	@ (80067d4 <TIM_OC1_SetConfig+0x104>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d003      	beq.n	8006748 <TIM_OC1_SetConfig+0x78>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a25      	ldr	r2, [pc, #148]	@ (80067d8 <TIM_OC1_SetConfig+0x108>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d10c      	bne.n	8006762 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	f023 0308 	bic.w	r3, r3, #8
 800674e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	4313      	orrs	r3, r2
 8006758:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f023 0304 	bic.w	r3, r3, #4
 8006760:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a19      	ldr	r2, [pc, #100]	@ (80067cc <TIM_OC1_SetConfig+0xfc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d00b      	beq.n	8006782 <TIM_OC1_SetConfig+0xb2>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a18      	ldr	r2, [pc, #96]	@ (80067d0 <TIM_OC1_SetConfig+0x100>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d007      	beq.n	8006782 <TIM_OC1_SetConfig+0xb2>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a17      	ldr	r2, [pc, #92]	@ (80067d4 <TIM_OC1_SetConfig+0x104>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d003      	beq.n	8006782 <TIM_OC1_SetConfig+0xb2>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a16      	ldr	r2, [pc, #88]	@ (80067d8 <TIM_OC1_SetConfig+0x108>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d111      	bne.n	80067a6 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006788:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006790:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	695b      	ldr	r3, [r3, #20]
 8006796:	693a      	ldr	r2, [r7, #16]
 8006798:	4313      	orrs	r3, r2
 800679a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	699b      	ldr	r3, [r3, #24]
 80067a0:	693a      	ldr	r2, [r7, #16]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	693a      	ldr	r2, [r7, #16]
 80067aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	685a      	ldr	r2, [r3, #4]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	697a      	ldr	r2, [r7, #20]
 80067be:	621a      	str	r2, [r3, #32]
}
 80067c0:	bf00      	nop
 80067c2:	371c      	adds	r7, #28
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr
 80067cc:	40012c00 	.word	0x40012c00
 80067d0:	40014000 	.word	0x40014000
 80067d4:	40014400 	.word	0x40014400
 80067d8:	40014800 	.word	0x40014800

080067dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067dc:	b480      	push	{r7}
 80067de:	b087      	sub	sp, #28
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a1b      	ldr	r3, [r3, #32]
 80067f0:	f023 0210 	bic.w	r2, r3, #16
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800680a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800680e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	021b      	lsls	r3, r3, #8
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	4313      	orrs	r3, r2
 8006822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f023 0320 	bic.w	r3, r3, #32
 800682a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	011b      	lsls	r3, r3, #4
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	4313      	orrs	r3, r2
 8006836:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a24      	ldr	r2, [pc, #144]	@ (80068cc <TIM_OC2_SetConfig+0xf0>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d10d      	bne.n	800685c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	011b      	lsls	r3, r3, #4
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	4313      	orrs	r3, r2
 8006852:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800685a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a1b      	ldr	r2, [pc, #108]	@ (80068cc <TIM_OC2_SetConfig+0xf0>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d00b      	beq.n	800687c <TIM_OC2_SetConfig+0xa0>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a1a      	ldr	r2, [pc, #104]	@ (80068d0 <TIM_OC2_SetConfig+0xf4>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d007      	beq.n	800687c <TIM_OC2_SetConfig+0xa0>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a19      	ldr	r2, [pc, #100]	@ (80068d4 <TIM_OC2_SetConfig+0xf8>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d003      	beq.n	800687c <TIM_OC2_SetConfig+0xa0>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a18      	ldr	r2, [pc, #96]	@ (80068d8 <TIM_OC2_SetConfig+0xfc>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d113      	bne.n	80068a4 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006882:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800688a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	695b      	ldr	r3, [r3, #20]
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	693a      	ldr	r2, [r7, #16]
 8006894:	4313      	orrs	r3, r2
 8006896:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	68fa      	ldr	r2, [r7, #12]
 80068ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	697a      	ldr	r2, [r7, #20]
 80068bc:	621a      	str	r2, [r3, #32]
}
 80068be:	bf00      	nop
 80068c0:	371c      	adds	r7, #28
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	40012c00 	.word	0x40012c00
 80068d0:	40014000 	.word	0x40014000
 80068d4:	40014400 	.word	0x40014400
 80068d8:	40014800 	.word	0x40014800

080068dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a1b      	ldr	r3, [r3, #32]
 80068f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800690a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800690e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 0303 	bic.w	r3, r3, #3
 8006916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4313      	orrs	r3, r2
 8006920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006928:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	021b      	lsls	r3, r3, #8
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	4313      	orrs	r3, r2
 8006934:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a23      	ldr	r2, [pc, #140]	@ (80069c8 <TIM_OC3_SetConfig+0xec>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d10d      	bne.n	800695a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006944:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	021b      	lsls	r3, r3, #8
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	4313      	orrs	r3, r2
 8006950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006958:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a1a      	ldr	r2, [pc, #104]	@ (80069c8 <TIM_OC3_SetConfig+0xec>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d00b      	beq.n	800697a <TIM_OC3_SetConfig+0x9e>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a19      	ldr	r2, [pc, #100]	@ (80069cc <TIM_OC3_SetConfig+0xf0>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d007      	beq.n	800697a <TIM_OC3_SetConfig+0x9e>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a18      	ldr	r2, [pc, #96]	@ (80069d0 <TIM_OC3_SetConfig+0xf4>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d003      	beq.n	800697a <TIM_OC3_SetConfig+0x9e>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a17      	ldr	r2, [pc, #92]	@ (80069d4 <TIM_OC3_SetConfig+0xf8>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d113      	bne.n	80069a2 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	011b      	lsls	r3, r3, #4
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	4313      	orrs	r3, r2
 8006994:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	011b      	lsls	r3, r3, #4
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	621a      	str	r2, [r3, #32]
}
 80069bc:	bf00      	nop
 80069be:	371c      	adds	r7, #28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	40012c00 	.word	0x40012c00
 80069cc:	40014000 	.word	0x40014000
 80069d0:	40014400 	.word	0x40014400
 80069d4:	40014800 	.word	0x40014800

080069d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069d8:	b480      	push	{r7}
 80069da:	b087      	sub	sp, #28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a1b      	ldr	r3, [r3, #32]
 80069ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	69db      	ldr	r3, [r3, #28]
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	021b      	lsls	r3, r3, #8
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	031b      	lsls	r3, r3, #12
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a16      	ldr	r2, [pc, #88]	@ (8006a90 <TIM_OC4_SetConfig+0xb8>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d00b      	beq.n	8006a54 <TIM_OC4_SetConfig+0x7c>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a15      	ldr	r2, [pc, #84]	@ (8006a94 <TIM_OC4_SetConfig+0xbc>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d007      	beq.n	8006a54 <TIM_OC4_SetConfig+0x7c>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a14      	ldr	r2, [pc, #80]	@ (8006a98 <TIM_OC4_SetConfig+0xc0>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d003      	beq.n	8006a54 <TIM_OC4_SetConfig+0x7c>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a13      	ldr	r2, [pc, #76]	@ (8006a9c <TIM_OC4_SetConfig+0xc4>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d109      	bne.n	8006a68 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	695b      	ldr	r3, [r3, #20]
 8006a60:	019b      	lsls	r3, r3, #6
 8006a62:	697a      	ldr	r2, [r7, #20]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685a      	ldr	r2, [r3, #4]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	621a      	str	r2, [r3, #32]
}
 8006a82:	bf00      	nop
 8006a84:	371c      	adds	r7, #28
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	40012c00 	.word	0x40012c00
 8006a94:	40014000 	.word	0x40014000
 8006a98:	40014400 	.word	0x40014400
 8006a9c:	40014800 	.word	0x40014800

08006aa0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b087      	sub	sp, #28
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ace:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006ae4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	041b      	lsls	r3, r3, #16
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a15      	ldr	r2, [pc, #84]	@ (8006b4c <TIM_OC5_SetConfig+0xac>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d00b      	beq.n	8006b12 <TIM_OC5_SetConfig+0x72>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a14      	ldr	r2, [pc, #80]	@ (8006b50 <TIM_OC5_SetConfig+0xb0>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d007      	beq.n	8006b12 <TIM_OC5_SetConfig+0x72>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a13      	ldr	r2, [pc, #76]	@ (8006b54 <TIM_OC5_SetConfig+0xb4>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d003      	beq.n	8006b12 <TIM_OC5_SetConfig+0x72>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a12      	ldr	r2, [pc, #72]	@ (8006b58 <TIM_OC5_SetConfig+0xb8>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d109      	bne.n	8006b26 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	695b      	ldr	r3, [r3, #20]
 8006b1e:	021b      	lsls	r3, r3, #8
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	697a      	ldr	r2, [r7, #20]
 8006b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	693a      	ldr	r2, [r7, #16]
 8006b3e:	621a      	str	r2, [r3, #32]
}
 8006b40:	bf00      	nop
 8006b42:	371c      	adds	r7, #28
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr
 8006b4c:	40012c00 	.word	0x40012c00
 8006b50:	40014000 	.word	0x40014000
 8006b54:	40014400 	.word	0x40014400
 8006b58:	40014800 	.word	0x40014800

08006b5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b087      	sub	sp, #28
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a1b      	ldr	r3, [r3, #32]
 8006b70:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	021b      	lsls	r3, r3, #8
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006ba2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	051b      	lsls	r3, r3, #20
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a16      	ldr	r2, [pc, #88]	@ (8006c0c <TIM_OC6_SetConfig+0xb0>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d00b      	beq.n	8006bd0 <TIM_OC6_SetConfig+0x74>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a15      	ldr	r2, [pc, #84]	@ (8006c10 <TIM_OC6_SetConfig+0xb4>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d007      	beq.n	8006bd0 <TIM_OC6_SetConfig+0x74>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a14      	ldr	r2, [pc, #80]	@ (8006c14 <TIM_OC6_SetConfig+0xb8>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d003      	beq.n	8006bd0 <TIM_OC6_SetConfig+0x74>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a13      	ldr	r2, [pc, #76]	@ (8006c18 <TIM_OC6_SetConfig+0xbc>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d109      	bne.n	8006be4 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	695b      	ldr	r3, [r3, #20]
 8006bdc:	029b      	lsls	r3, r3, #10
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	697a      	ldr	r2, [r7, #20]
 8006be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	685a      	ldr	r2, [r3, #4]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	693a      	ldr	r2, [r7, #16]
 8006bfc:	621a      	str	r2, [r3, #32]
}
 8006bfe:	bf00      	nop
 8006c00:	371c      	adds	r7, #28
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	40012c00 	.word	0x40012c00
 8006c10:	40014000 	.word	0x40014000
 8006c14:	40014400 	.word	0x40014400
 8006c18:	40014800 	.word	0x40014800

08006c1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b087      	sub	sp, #28
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	f003 031f 	and.w	r3, r3, #31
 8006c2e:	2201      	movs	r2, #1
 8006c30:	fa02 f303 	lsl.w	r3, r2, r3
 8006c34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	6a1a      	ldr	r2, [r3, #32]
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	43db      	mvns	r3, r3
 8006c3e:	401a      	ands	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a1a      	ldr	r2, [r3, #32]
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	f003 031f 	and.w	r3, r3, #31
 8006c4e:	6879      	ldr	r1, [r7, #4]
 8006c50:	fa01 f303 	lsl.w	r3, r1, r3
 8006c54:	431a      	orrs	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	621a      	str	r2, [r3, #32]
}
 8006c5a:	bf00      	nop
 8006c5c:	371c      	adds	r7, #28
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr
	...

08006c68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d101      	bne.n	8006c80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c7c:	2302      	movs	r3, #2
 8006c7e:	e054      	b.n	8006d2a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2202      	movs	r2, #2
 8006c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a24      	ldr	r2, [pc, #144]	@ (8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d108      	bne.n	8006cbc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006cb0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68fa      	ldr	r2, [r7, #12]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a17      	ldr	r2, [pc, #92]	@ (8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d00e      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ce8:	d009      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a13      	ldr	r2, [pc, #76]	@ (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d004      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a11      	ldr	r2, [pc, #68]	@ (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d10c      	bne.n	8006d18 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	68ba      	ldr	r2, [r7, #8]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	40012c00 	.word	0x40012c00
 8006d3c:	40000400 	.word	0x40000400
 8006d40:	40014000 	.word	0x40014000

08006d44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b085      	sub	sp, #20
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d101      	bne.n	8006d60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	e060      	b.n	8006e22 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	695b      	ldr	r3, [r3, #20]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	041b      	lsls	r3, r3, #16
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a14      	ldr	r2, [pc, #80]	@ (8006e30 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d115      	bne.n	8006e10 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dee:	051b      	lsls	r3, r3, #20
 8006df0:	4313      	orrs	r3, r2
 8006df2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	6a1b      	ldr	r3, [r3, #32]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3714      	adds	r7, #20
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	40012c00 	.word	0x40012c00

08006e34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b083      	sub	sp, #12
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e3c:	bf00      	nop
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e50:	bf00      	nop
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006e64:	bf00      	nop
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e040      	b.n	8006f04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d106      	bne.n	8006e98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f7fb f8f8 	bl	8002088 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2224      	movs	r2, #36	@ 0x24
 8006e9c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 0201 	bic.w	r2, r2, #1
 8006eac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d002      	beq.n	8006ebc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 f9e8 	bl	800728c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 f8af 	bl	8007020 <UART_SetConfig>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d101      	bne.n	8006ecc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e01b      	b.n	8006f04 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	685a      	ldr	r2, [r3, #4]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006eda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	689a      	ldr	r2, [r3, #8]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006eea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f042 0201 	orr.w	r2, r2, #1
 8006efa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 fa67 	bl	80073d0 <UART_CheckIdleState>
 8006f02:	4603      	mov	r3, r0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3708      	adds	r7, #8
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b08a      	sub	sp, #40	@ 0x28
 8006f10:	af02      	add	r7, sp, #8
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	603b      	str	r3, [r7, #0]
 8006f18:	4613      	mov	r3, r2
 8006f1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f20:	2b20      	cmp	r3, #32
 8006f22:	d177      	bne.n	8007014 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d002      	beq.n	8006f30 <HAL_UART_Transmit+0x24>
 8006f2a:	88fb      	ldrh	r3, [r7, #6]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d101      	bne.n	8006f34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e070      	b.n	8007016 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2221      	movs	r2, #33	@ 0x21
 8006f40:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f42:	f7fb fa87 	bl	8002454 <HAL_GetTick>
 8006f46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	88fa      	ldrh	r2, [r7, #6]
 8006f4c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	88fa      	ldrh	r2, [r7, #6]
 8006f54:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f60:	d108      	bne.n	8006f74 <HAL_UART_Transmit+0x68>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d104      	bne.n	8006f74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	61bb      	str	r3, [r7, #24]
 8006f72:	e003      	b.n	8006f7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f7c:	e02f      	b.n	8006fde <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	2200      	movs	r2, #0
 8006f86:	2180      	movs	r1, #128	@ 0x80
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f000 fac9 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d004      	beq.n	8006f9e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2220      	movs	r2, #32
 8006f98:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	e03b      	b.n	8007016 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d10b      	bne.n	8006fbc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	881a      	ldrh	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fb0:	b292      	uxth	r2, r2
 8006fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006fb4:	69bb      	ldr	r3, [r7, #24]
 8006fb6:	3302      	adds	r3, #2
 8006fb8:	61bb      	str	r3, [r7, #24]
 8006fba:	e007      	b.n	8006fcc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	781a      	ldrb	r2, [r3, #0]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	b29a      	uxth	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d1c9      	bne.n	8006f7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	2140      	movs	r1, #64	@ 0x40
 8006ff4:	68f8      	ldr	r0, [r7, #12]
 8006ff6:	f000 fa93 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d004      	beq.n	800700a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2220      	movs	r2, #32
 8007004:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e005      	b.n	8007016 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2220      	movs	r2, #32
 800700e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007010:	2300      	movs	r3, #0
 8007012:	e000      	b.n	8007016 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007014:	2302      	movs	r3, #2
  }
}
 8007016:	4618      	mov	r0, r3
 8007018:	3720      	adds	r7, #32
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
	...

08007020 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b088      	sub	sp, #32
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007028:	2300      	movs	r3, #0
 800702a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	689a      	ldr	r2, [r3, #8]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	431a      	orrs	r2, r3
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	431a      	orrs	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	69db      	ldr	r3, [r3, #28]
 8007040:	4313      	orrs	r3, r2
 8007042:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	4b8a      	ldr	r3, [pc, #552]	@ (8007274 <UART_SetConfig+0x254>)
 800704c:	4013      	ands	r3, r2
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6812      	ldr	r2, [r2, #0]
 8007052:	6979      	ldr	r1, [r7, #20]
 8007054:	430b      	orrs	r3, r1
 8007056:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68da      	ldr	r2, [r3, #12]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6a1b      	ldr	r3, [r3, #32]
 8007078:	697a      	ldr	r2, [r7, #20]
 800707a:	4313      	orrs	r3, r2
 800707c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	430a      	orrs	r2, r1
 8007090:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a78      	ldr	r2, [pc, #480]	@ (8007278 <UART_SetConfig+0x258>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d120      	bne.n	80070de <UART_SetConfig+0xbe>
 800709c:	4b77      	ldr	r3, [pc, #476]	@ (800727c <UART_SetConfig+0x25c>)
 800709e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a0:	f003 0303 	and.w	r3, r3, #3
 80070a4:	2b03      	cmp	r3, #3
 80070a6:	d817      	bhi.n	80070d8 <UART_SetConfig+0xb8>
 80070a8:	a201      	add	r2, pc, #4	@ (adr r2, 80070b0 <UART_SetConfig+0x90>)
 80070aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ae:	bf00      	nop
 80070b0:	080070c1 	.word	0x080070c1
 80070b4:	080070cd 	.word	0x080070cd
 80070b8:	080070d3 	.word	0x080070d3
 80070bc:	080070c7 	.word	0x080070c7
 80070c0:	2300      	movs	r3, #0
 80070c2:	77fb      	strb	r3, [r7, #31]
 80070c4:	e01d      	b.n	8007102 <UART_SetConfig+0xe2>
 80070c6:	2302      	movs	r3, #2
 80070c8:	77fb      	strb	r3, [r7, #31]
 80070ca:	e01a      	b.n	8007102 <UART_SetConfig+0xe2>
 80070cc:	2304      	movs	r3, #4
 80070ce:	77fb      	strb	r3, [r7, #31]
 80070d0:	e017      	b.n	8007102 <UART_SetConfig+0xe2>
 80070d2:	2308      	movs	r3, #8
 80070d4:	77fb      	strb	r3, [r7, #31]
 80070d6:	e014      	b.n	8007102 <UART_SetConfig+0xe2>
 80070d8:	2310      	movs	r3, #16
 80070da:	77fb      	strb	r3, [r7, #31]
 80070dc:	e011      	b.n	8007102 <UART_SetConfig+0xe2>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a67      	ldr	r2, [pc, #412]	@ (8007280 <UART_SetConfig+0x260>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d102      	bne.n	80070ee <UART_SetConfig+0xce>
 80070e8:	2300      	movs	r3, #0
 80070ea:	77fb      	strb	r3, [r7, #31]
 80070ec:	e009      	b.n	8007102 <UART_SetConfig+0xe2>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a64      	ldr	r2, [pc, #400]	@ (8007284 <UART_SetConfig+0x264>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d102      	bne.n	80070fe <UART_SetConfig+0xde>
 80070f8:	2300      	movs	r3, #0
 80070fa:	77fb      	strb	r3, [r7, #31]
 80070fc:	e001      	b.n	8007102 <UART_SetConfig+0xe2>
 80070fe:	2310      	movs	r3, #16
 8007100:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	69db      	ldr	r3, [r3, #28]
 8007106:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800710a:	d15a      	bne.n	80071c2 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800710c:	7ffb      	ldrb	r3, [r7, #31]
 800710e:	2b08      	cmp	r3, #8
 8007110:	d827      	bhi.n	8007162 <UART_SetConfig+0x142>
 8007112:	a201      	add	r2, pc, #4	@ (adr r2, 8007118 <UART_SetConfig+0xf8>)
 8007114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007118:	0800713d 	.word	0x0800713d
 800711c:	08007145 	.word	0x08007145
 8007120:	0800714d 	.word	0x0800714d
 8007124:	08007163 	.word	0x08007163
 8007128:	08007153 	.word	0x08007153
 800712c:	08007163 	.word	0x08007163
 8007130:	08007163 	.word	0x08007163
 8007134:	08007163 	.word	0x08007163
 8007138:	0800715b 	.word	0x0800715b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800713c:	f7fd fe8c 	bl	8004e58 <HAL_RCC_GetPCLK1Freq>
 8007140:	61b8      	str	r0, [r7, #24]
        break;
 8007142:	e013      	b.n	800716c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007144:	f7fd feaa 	bl	8004e9c <HAL_RCC_GetPCLK2Freq>
 8007148:	61b8      	str	r0, [r7, #24]
        break;
 800714a:	e00f      	b.n	800716c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800714c:	4b4e      	ldr	r3, [pc, #312]	@ (8007288 <UART_SetConfig+0x268>)
 800714e:	61bb      	str	r3, [r7, #24]
        break;
 8007150:	e00c      	b.n	800716c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007152:	f7fd fe21 	bl	8004d98 <HAL_RCC_GetSysClockFreq>
 8007156:	61b8      	str	r0, [r7, #24]
        break;
 8007158:	e008      	b.n	800716c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800715a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800715e:	61bb      	str	r3, [r7, #24]
        break;
 8007160:	e004      	b.n	800716c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8007162:	2300      	movs	r3, #0
 8007164:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	77bb      	strb	r3, [r7, #30]
        break;
 800716a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d074      	beq.n	800725c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	005a      	lsls	r2, r3, #1
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	085b      	lsrs	r3, r3, #1
 800717c:	441a      	add	r2, r3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	fbb2 f3f3 	udiv	r3, r2, r3
 8007186:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	2b0f      	cmp	r3, #15
 800718c:	d916      	bls.n	80071bc <UART_SetConfig+0x19c>
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007194:	d212      	bcs.n	80071bc <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	b29b      	uxth	r3, r3
 800719a:	f023 030f 	bic.w	r3, r3, #15
 800719e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	085b      	lsrs	r3, r3, #1
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	f003 0307 	and.w	r3, r3, #7
 80071aa:	b29a      	uxth	r2, r3
 80071ac:	89fb      	ldrh	r3, [r7, #14]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	89fa      	ldrh	r2, [r7, #14]
 80071b8:	60da      	str	r2, [r3, #12]
 80071ba:	e04f      	b.n	800725c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	77bb      	strb	r3, [r7, #30]
 80071c0:	e04c      	b.n	800725c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071c2:	7ffb      	ldrb	r3, [r7, #31]
 80071c4:	2b08      	cmp	r3, #8
 80071c6:	d828      	bhi.n	800721a <UART_SetConfig+0x1fa>
 80071c8:	a201      	add	r2, pc, #4	@ (adr r2, 80071d0 <UART_SetConfig+0x1b0>)
 80071ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ce:	bf00      	nop
 80071d0:	080071f5 	.word	0x080071f5
 80071d4:	080071fd 	.word	0x080071fd
 80071d8:	08007205 	.word	0x08007205
 80071dc:	0800721b 	.word	0x0800721b
 80071e0:	0800720b 	.word	0x0800720b
 80071e4:	0800721b 	.word	0x0800721b
 80071e8:	0800721b 	.word	0x0800721b
 80071ec:	0800721b 	.word	0x0800721b
 80071f0:	08007213 	.word	0x08007213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071f4:	f7fd fe30 	bl	8004e58 <HAL_RCC_GetPCLK1Freq>
 80071f8:	61b8      	str	r0, [r7, #24]
        break;
 80071fa:	e013      	b.n	8007224 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071fc:	f7fd fe4e 	bl	8004e9c <HAL_RCC_GetPCLK2Freq>
 8007200:	61b8      	str	r0, [r7, #24]
        break;
 8007202:	e00f      	b.n	8007224 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007204:	4b20      	ldr	r3, [pc, #128]	@ (8007288 <UART_SetConfig+0x268>)
 8007206:	61bb      	str	r3, [r7, #24]
        break;
 8007208:	e00c      	b.n	8007224 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800720a:	f7fd fdc5 	bl	8004d98 <HAL_RCC_GetSysClockFreq>
 800720e:	61b8      	str	r0, [r7, #24]
        break;
 8007210:	e008      	b.n	8007224 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007216:	61bb      	str	r3, [r7, #24]
        break;
 8007218:	e004      	b.n	8007224 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	77bb      	strb	r3, [r7, #30]
        break;
 8007222:	bf00      	nop
    }

    if (pclk != 0U)
 8007224:	69bb      	ldr	r3, [r7, #24]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d018      	beq.n	800725c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	085a      	lsrs	r2, r3, #1
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	441a      	add	r2, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	fbb2 f3f3 	udiv	r3, r2, r3
 800723c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	2b0f      	cmp	r3, #15
 8007242:	d909      	bls.n	8007258 <UART_SetConfig+0x238>
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800724a:	d205      	bcs.n	8007258 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	b29a      	uxth	r2, r3
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	60da      	str	r2, [r3, #12]
 8007256:	e001      	b.n	800725c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007268:	7fbb      	ldrb	r3, [r7, #30]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3720      	adds	r7, #32
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
 8007272:	bf00      	nop
 8007274:	efff69f3 	.word	0xefff69f3
 8007278:	40013800 	.word	0x40013800
 800727c:	40021000 	.word	0x40021000
 8007280:	40004400 	.word	0x40004400
 8007284:	40004800 	.word	0x40004800
 8007288:	007a1200 	.word	0x007a1200

0800728c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007298:	f003 0308 	and.w	r3, r3, #8
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00a      	beq.n	80072b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	430a      	orrs	r2, r1
 80072b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ba:	f003 0301 	and.w	r3, r3, #1
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00a      	beq.n	80072d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	430a      	orrs	r2, r1
 80072d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072dc:	f003 0302 	and.w	r3, r3, #2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00a      	beq.n	80072fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	430a      	orrs	r2, r1
 80072f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072fe:	f003 0304 	and.w	r3, r3, #4
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00a      	beq.n	800731c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	430a      	orrs	r2, r1
 800731a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007320:	f003 0310 	and.w	r3, r3, #16
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00a      	beq.n	800733e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	430a      	orrs	r2, r1
 800733c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007342:	f003 0320 	and.w	r3, r3, #32
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00a      	beq.n	8007360 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	430a      	orrs	r2, r1
 800735e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007368:	2b00      	cmp	r3, #0
 800736a:	d01a      	beq.n	80073a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	430a      	orrs	r2, r1
 8007380:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007386:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800738a:	d10a      	bne.n	80073a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	430a      	orrs	r2, r1
 80073a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00a      	beq.n	80073c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	430a      	orrs	r2, r1
 80073c2:	605a      	str	r2, [r3, #4]
  }
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b098      	sub	sp, #96	@ 0x60
 80073d4:	af02      	add	r7, sp, #8
 80073d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073e0:	f7fb f838 	bl	8002454 <HAL_GetTick>
 80073e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0308 	and.w	r3, r3, #8
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d12e      	bne.n	8007452 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073fc:	2200      	movs	r2, #0
 80073fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 f88c 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d021      	beq.n	8007452 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007416:	e853 3f00 	ldrex	r3, [r3]
 800741a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800741c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007422:	653b      	str	r3, [r7, #80]	@ 0x50
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	461a      	mov	r2, r3
 800742a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800742c:	647b      	str	r3, [r7, #68]	@ 0x44
 800742e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007430:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007432:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007434:	e841 2300 	strex	r3, r2, [r1]
 8007438:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800743a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800743c:	2b00      	cmp	r3, #0
 800743e:	d1e6      	bne.n	800740e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2220      	movs	r2, #32
 8007444:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e062      	b.n	8007518 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 0304 	and.w	r3, r3, #4
 800745c:	2b04      	cmp	r3, #4
 800745e:	d149      	bne.n	80074f4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007460:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007464:	9300      	str	r3, [sp, #0]
 8007466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007468:	2200      	movs	r2, #0
 800746a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 f856 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d03c      	beq.n	80074f4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007482:	e853 3f00 	ldrex	r3, [r3]
 8007486:	623b      	str	r3, [r7, #32]
   return(result);
 8007488:	6a3b      	ldr	r3, [r7, #32]
 800748a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800748e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	461a      	mov	r2, r3
 8007496:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007498:	633b      	str	r3, [r7, #48]	@ 0x30
 800749a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800749e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074a0:	e841 2300 	strex	r3, r2, [r1]
 80074a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1e6      	bne.n	800747a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	3308      	adds	r3, #8
 80074b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	e853 3f00 	ldrex	r3, [r3]
 80074ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 0301 	bic.w	r3, r3, #1
 80074c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	3308      	adds	r3, #8
 80074ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074cc:	61fa      	str	r2, [r7, #28]
 80074ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d0:	69b9      	ldr	r1, [r7, #24]
 80074d2:	69fa      	ldr	r2, [r7, #28]
 80074d4:	e841 2300 	strex	r3, r2, [r1]
 80074d8:	617b      	str	r3, [r7, #20]
   return(result);
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d1e5      	bne.n	80074ac <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2220      	movs	r2, #32
 80074e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074f0:	2303      	movs	r3, #3
 80074f2:	e011      	b.n	8007518 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2220      	movs	r2, #32
 80074f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2220      	movs	r2, #32
 80074fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3758      	adds	r7, #88	@ 0x58
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	603b      	str	r3, [r7, #0]
 800752c:	4613      	mov	r3, r2
 800752e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007530:	e04f      	b.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007538:	d04b      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800753a:	f7fa ff8b 	bl	8002454 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	69ba      	ldr	r2, [r7, #24]
 8007546:	429a      	cmp	r2, r3
 8007548:	d302      	bcc.n	8007550 <UART_WaitOnFlagUntilTimeout+0x30>
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	e04e      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0304 	and.w	r3, r3, #4
 800755e:	2b00      	cmp	r3, #0
 8007560:	d037      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2b80      	cmp	r3, #128	@ 0x80
 8007566:	d034      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b40      	cmp	r3, #64	@ 0x40
 800756c:	d031      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	69db      	ldr	r3, [r3, #28]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b08      	cmp	r3, #8
 800757a:	d110      	bne.n	800759e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2208      	movs	r2, #8
 8007582:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 f838 	bl	80075fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2208      	movs	r2, #8
 800758e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e029      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075ac:	d111      	bne.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80075b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f000 f81e 	bl	80075fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80075ce:	2303      	movs	r3, #3
 80075d0:	e00f      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	69da      	ldr	r2, [r3, #28]
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	4013      	ands	r3, r2
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	429a      	cmp	r2, r3
 80075e0:	bf0c      	ite	eq
 80075e2:	2301      	moveq	r3, #1
 80075e4:	2300      	movne	r3, #0
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	461a      	mov	r2, r3
 80075ea:	79fb      	ldrb	r3, [r7, #7]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d0a0      	beq.n	8007532 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b095      	sub	sp, #84	@ 0x54
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007612:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007616:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	461a      	mov	r2, r3
 800761e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007620:	643b      	str	r3, [r7, #64]	@ 0x40
 8007622:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007624:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007626:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007628:	e841 2300 	strex	r3, r2, [r1]
 800762c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800762e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1e6      	bne.n	8007602 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	3308      	adds	r3, #8
 800763a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	6a3b      	ldr	r3, [r7, #32]
 800763e:	e853 3f00 	ldrex	r3, [r3]
 8007642:	61fb      	str	r3, [r7, #28]
   return(result);
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	f023 0301 	bic.w	r3, r3, #1
 800764a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	3308      	adds	r3, #8
 8007652:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007654:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007656:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007658:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800765a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800765c:	e841 2300 	strex	r3, r2, [r1]
 8007660:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007664:	2b00      	cmp	r3, #0
 8007666:	d1e5      	bne.n	8007634 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800766c:	2b01      	cmp	r3, #1
 800766e:	d118      	bne.n	80076a2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	60bb      	str	r3, [r7, #8]
   return(result);
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f023 0310 	bic.w	r3, r3, #16
 8007684:	647b      	str	r3, [r7, #68]	@ 0x44
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	461a      	mov	r2, r3
 800768c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800768e:	61bb      	str	r3, [r7, #24]
 8007690:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007692:	6979      	ldr	r1, [r7, #20]
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	e841 2300 	strex	r3, r2, [r1]
 800769a:	613b      	str	r3, [r7, #16]
   return(result);
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1e6      	bne.n	8007670 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2220      	movs	r2, #32
 80076a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80076b6:	bf00      	nop
 80076b8:	3754      	adds	r7, #84	@ 0x54
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <__cvt>:
 80076c2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076c6:	ec57 6b10 	vmov	r6, r7, d0
 80076ca:	2f00      	cmp	r7, #0
 80076cc:	460c      	mov	r4, r1
 80076ce:	4619      	mov	r1, r3
 80076d0:	463b      	mov	r3, r7
 80076d2:	bfbb      	ittet	lt
 80076d4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80076d8:	461f      	movlt	r7, r3
 80076da:	2300      	movge	r3, #0
 80076dc:	232d      	movlt	r3, #45	@ 0x2d
 80076de:	700b      	strb	r3, [r1, #0]
 80076e0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076e2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80076e6:	4691      	mov	r9, r2
 80076e8:	f023 0820 	bic.w	r8, r3, #32
 80076ec:	bfbc      	itt	lt
 80076ee:	4632      	movlt	r2, r6
 80076f0:	4616      	movlt	r6, r2
 80076f2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80076f6:	d005      	beq.n	8007704 <__cvt+0x42>
 80076f8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80076fc:	d100      	bne.n	8007700 <__cvt+0x3e>
 80076fe:	3401      	adds	r4, #1
 8007700:	2102      	movs	r1, #2
 8007702:	e000      	b.n	8007706 <__cvt+0x44>
 8007704:	2103      	movs	r1, #3
 8007706:	ab03      	add	r3, sp, #12
 8007708:	9301      	str	r3, [sp, #4]
 800770a:	ab02      	add	r3, sp, #8
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	ec47 6b10 	vmov	d0, r6, r7
 8007712:	4653      	mov	r3, sl
 8007714:	4622      	mov	r2, r4
 8007716:	f000 ff2b 	bl	8008570 <_dtoa_r>
 800771a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800771e:	4605      	mov	r5, r0
 8007720:	d119      	bne.n	8007756 <__cvt+0x94>
 8007722:	f019 0f01 	tst.w	r9, #1
 8007726:	d00e      	beq.n	8007746 <__cvt+0x84>
 8007728:	eb00 0904 	add.w	r9, r0, r4
 800772c:	2200      	movs	r2, #0
 800772e:	2300      	movs	r3, #0
 8007730:	4630      	mov	r0, r6
 8007732:	4639      	mov	r1, r7
 8007734:	f7f9 f9c8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007738:	b108      	cbz	r0, 800773e <__cvt+0x7c>
 800773a:	f8cd 900c 	str.w	r9, [sp, #12]
 800773e:	2230      	movs	r2, #48	@ 0x30
 8007740:	9b03      	ldr	r3, [sp, #12]
 8007742:	454b      	cmp	r3, r9
 8007744:	d31e      	bcc.n	8007784 <__cvt+0xc2>
 8007746:	9b03      	ldr	r3, [sp, #12]
 8007748:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800774a:	1b5b      	subs	r3, r3, r5
 800774c:	4628      	mov	r0, r5
 800774e:	6013      	str	r3, [r2, #0]
 8007750:	b004      	add	sp, #16
 8007752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007756:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800775a:	eb00 0904 	add.w	r9, r0, r4
 800775e:	d1e5      	bne.n	800772c <__cvt+0x6a>
 8007760:	7803      	ldrb	r3, [r0, #0]
 8007762:	2b30      	cmp	r3, #48	@ 0x30
 8007764:	d10a      	bne.n	800777c <__cvt+0xba>
 8007766:	2200      	movs	r2, #0
 8007768:	2300      	movs	r3, #0
 800776a:	4630      	mov	r0, r6
 800776c:	4639      	mov	r1, r7
 800776e:	f7f9 f9ab 	bl	8000ac8 <__aeabi_dcmpeq>
 8007772:	b918      	cbnz	r0, 800777c <__cvt+0xba>
 8007774:	f1c4 0401 	rsb	r4, r4, #1
 8007778:	f8ca 4000 	str.w	r4, [sl]
 800777c:	f8da 3000 	ldr.w	r3, [sl]
 8007780:	4499      	add	r9, r3
 8007782:	e7d3      	b.n	800772c <__cvt+0x6a>
 8007784:	1c59      	adds	r1, r3, #1
 8007786:	9103      	str	r1, [sp, #12]
 8007788:	701a      	strb	r2, [r3, #0]
 800778a:	e7d9      	b.n	8007740 <__cvt+0x7e>

0800778c <__exponent>:
 800778c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800778e:	2900      	cmp	r1, #0
 8007790:	bfba      	itte	lt
 8007792:	4249      	neglt	r1, r1
 8007794:	232d      	movlt	r3, #45	@ 0x2d
 8007796:	232b      	movge	r3, #43	@ 0x2b
 8007798:	2909      	cmp	r1, #9
 800779a:	7002      	strb	r2, [r0, #0]
 800779c:	7043      	strb	r3, [r0, #1]
 800779e:	dd29      	ble.n	80077f4 <__exponent+0x68>
 80077a0:	f10d 0307 	add.w	r3, sp, #7
 80077a4:	461d      	mov	r5, r3
 80077a6:	270a      	movs	r7, #10
 80077a8:	461a      	mov	r2, r3
 80077aa:	fbb1 f6f7 	udiv	r6, r1, r7
 80077ae:	fb07 1416 	mls	r4, r7, r6, r1
 80077b2:	3430      	adds	r4, #48	@ 0x30
 80077b4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80077b8:	460c      	mov	r4, r1
 80077ba:	2c63      	cmp	r4, #99	@ 0x63
 80077bc:	f103 33ff 	add.w	r3, r3, #4294967295
 80077c0:	4631      	mov	r1, r6
 80077c2:	dcf1      	bgt.n	80077a8 <__exponent+0x1c>
 80077c4:	3130      	adds	r1, #48	@ 0x30
 80077c6:	1e94      	subs	r4, r2, #2
 80077c8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80077cc:	1c41      	adds	r1, r0, #1
 80077ce:	4623      	mov	r3, r4
 80077d0:	42ab      	cmp	r3, r5
 80077d2:	d30a      	bcc.n	80077ea <__exponent+0x5e>
 80077d4:	f10d 0309 	add.w	r3, sp, #9
 80077d8:	1a9b      	subs	r3, r3, r2
 80077da:	42ac      	cmp	r4, r5
 80077dc:	bf88      	it	hi
 80077de:	2300      	movhi	r3, #0
 80077e0:	3302      	adds	r3, #2
 80077e2:	4403      	add	r3, r0
 80077e4:	1a18      	subs	r0, r3, r0
 80077e6:	b003      	add	sp, #12
 80077e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077ea:	f813 6b01 	ldrb.w	r6, [r3], #1
 80077ee:	f801 6f01 	strb.w	r6, [r1, #1]!
 80077f2:	e7ed      	b.n	80077d0 <__exponent+0x44>
 80077f4:	2330      	movs	r3, #48	@ 0x30
 80077f6:	3130      	adds	r1, #48	@ 0x30
 80077f8:	7083      	strb	r3, [r0, #2]
 80077fa:	70c1      	strb	r1, [r0, #3]
 80077fc:	1d03      	adds	r3, r0, #4
 80077fe:	e7f1      	b.n	80077e4 <__exponent+0x58>

08007800 <_printf_float>:
 8007800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007804:	b08d      	sub	sp, #52	@ 0x34
 8007806:	460c      	mov	r4, r1
 8007808:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800780c:	4616      	mov	r6, r2
 800780e:	461f      	mov	r7, r3
 8007810:	4605      	mov	r5, r0
 8007812:	f000 fdad 	bl	8008370 <_localeconv_r>
 8007816:	6803      	ldr	r3, [r0, #0]
 8007818:	9304      	str	r3, [sp, #16]
 800781a:	4618      	mov	r0, r3
 800781c:	f7f8 fd28 	bl	8000270 <strlen>
 8007820:	2300      	movs	r3, #0
 8007822:	930a      	str	r3, [sp, #40]	@ 0x28
 8007824:	f8d8 3000 	ldr.w	r3, [r8]
 8007828:	9005      	str	r0, [sp, #20]
 800782a:	3307      	adds	r3, #7
 800782c:	f023 0307 	bic.w	r3, r3, #7
 8007830:	f103 0208 	add.w	r2, r3, #8
 8007834:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007838:	f8d4 b000 	ldr.w	fp, [r4]
 800783c:	f8c8 2000 	str.w	r2, [r8]
 8007840:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007844:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007848:	9307      	str	r3, [sp, #28]
 800784a:	f8cd 8018 	str.w	r8, [sp, #24]
 800784e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007852:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007856:	4b9c      	ldr	r3, [pc, #624]	@ (8007ac8 <_printf_float+0x2c8>)
 8007858:	f04f 32ff 	mov.w	r2, #4294967295
 800785c:	f7f9 f966 	bl	8000b2c <__aeabi_dcmpun>
 8007860:	bb70      	cbnz	r0, 80078c0 <_printf_float+0xc0>
 8007862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007866:	4b98      	ldr	r3, [pc, #608]	@ (8007ac8 <_printf_float+0x2c8>)
 8007868:	f04f 32ff 	mov.w	r2, #4294967295
 800786c:	f7f9 f940 	bl	8000af0 <__aeabi_dcmple>
 8007870:	bb30      	cbnz	r0, 80078c0 <_printf_float+0xc0>
 8007872:	2200      	movs	r2, #0
 8007874:	2300      	movs	r3, #0
 8007876:	4640      	mov	r0, r8
 8007878:	4649      	mov	r1, r9
 800787a:	f7f9 f92f 	bl	8000adc <__aeabi_dcmplt>
 800787e:	b110      	cbz	r0, 8007886 <_printf_float+0x86>
 8007880:	232d      	movs	r3, #45	@ 0x2d
 8007882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007886:	4a91      	ldr	r2, [pc, #580]	@ (8007acc <_printf_float+0x2cc>)
 8007888:	4b91      	ldr	r3, [pc, #580]	@ (8007ad0 <_printf_float+0x2d0>)
 800788a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800788e:	bf94      	ite	ls
 8007890:	4690      	movls	r8, r2
 8007892:	4698      	movhi	r8, r3
 8007894:	2303      	movs	r3, #3
 8007896:	6123      	str	r3, [r4, #16]
 8007898:	f02b 0304 	bic.w	r3, fp, #4
 800789c:	6023      	str	r3, [r4, #0]
 800789e:	f04f 0900 	mov.w	r9, #0
 80078a2:	9700      	str	r7, [sp, #0]
 80078a4:	4633      	mov	r3, r6
 80078a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80078a8:	4621      	mov	r1, r4
 80078aa:	4628      	mov	r0, r5
 80078ac:	f000 f9d2 	bl	8007c54 <_printf_common>
 80078b0:	3001      	adds	r0, #1
 80078b2:	f040 808d 	bne.w	80079d0 <_printf_float+0x1d0>
 80078b6:	f04f 30ff 	mov.w	r0, #4294967295
 80078ba:	b00d      	add	sp, #52	@ 0x34
 80078bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c0:	4642      	mov	r2, r8
 80078c2:	464b      	mov	r3, r9
 80078c4:	4640      	mov	r0, r8
 80078c6:	4649      	mov	r1, r9
 80078c8:	f7f9 f930 	bl	8000b2c <__aeabi_dcmpun>
 80078cc:	b140      	cbz	r0, 80078e0 <_printf_float+0xe0>
 80078ce:	464b      	mov	r3, r9
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	bfbc      	itt	lt
 80078d4:	232d      	movlt	r3, #45	@ 0x2d
 80078d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80078da:	4a7e      	ldr	r2, [pc, #504]	@ (8007ad4 <_printf_float+0x2d4>)
 80078dc:	4b7e      	ldr	r3, [pc, #504]	@ (8007ad8 <_printf_float+0x2d8>)
 80078de:	e7d4      	b.n	800788a <_printf_float+0x8a>
 80078e0:	6863      	ldr	r3, [r4, #4]
 80078e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80078e6:	9206      	str	r2, [sp, #24]
 80078e8:	1c5a      	adds	r2, r3, #1
 80078ea:	d13b      	bne.n	8007964 <_printf_float+0x164>
 80078ec:	2306      	movs	r3, #6
 80078ee:	6063      	str	r3, [r4, #4]
 80078f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80078f4:	2300      	movs	r3, #0
 80078f6:	6022      	str	r2, [r4, #0]
 80078f8:	9303      	str	r3, [sp, #12]
 80078fa:	ab0a      	add	r3, sp, #40	@ 0x28
 80078fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007900:	ab09      	add	r3, sp, #36	@ 0x24
 8007902:	9300      	str	r3, [sp, #0]
 8007904:	6861      	ldr	r1, [r4, #4]
 8007906:	ec49 8b10 	vmov	d0, r8, r9
 800790a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800790e:	4628      	mov	r0, r5
 8007910:	f7ff fed7 	bl	80076c2 <__cvt>
 8007914:	9b06      	ldr	r3, [sp, #24]
 8007916:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007918:	2b47      	cmp	r3, #71	@ 0x47
 800791a:	4680      	mov	r8, r0
 800791c:	d129      	bne.n	8007972 <_printf_float+0x172>
 800791e:	1cc8      	adds	r0, r1, #3
 8007920:	db02      	blt.n	8007928 <_printf_float+0x128>
 8007922:	6863      	ldr	r3, [r4, #4]
 8007924:	4299      	cmp	r1, r3
 8007926:	dd41      	ble.n	80079ac <_printf_float+0x1ac>
 8007928:	f1aa 0a02 	sub.w	sl, sl, #2
 800792c:	fa5f fa8a 	uxtb.w	sl, sl
 8007930:	3901      	subs	r1, #1
 8007932:	4652      	mov	r2, sl
 8007934:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007938:	9109      	str	r1, [sp, #36]	@ 0x24
 800793a:	f7ff ff27 	bl	800778c <__exponent>
 800793e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007940:	1813      	adds	r3, r2, r0
 8007942:	2a01      	cmp	r2, #1
 8007944:	4681      	mov	r9, r0
 8007946:	6123      	str	r3, [r4, #16]
 8007948:	dc02      	bgt.n	8007950 <_printf_float+0x150>
 800794a:	6822      	ldr	r2, [r4, #0]
 800794c:	07d2      	lsls	r2, r2, #31
 800794e:	d501      	bpl.n	8007954 <_printf_float+0x154>
 8007950:	3301      	adds	r3, #1
 8007952:	6123      	str	r3, [r4, #16]
 8007954:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007958:	2b00      	cmp	r3, #0
 800795a:	d0a2      	beq.n	80078a2 <_printf_float+0xa2>
 800795c:	232d      	movs	r3, #45	@ 0x2d
 800795e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007962:	e79e      	b.n	80078a2 <_printf_float+0xa2>
 8007964:	9a06      	ldr	r2, [sp, #24]
 8007966:	2a47      	cmp	r2, #71	@ 0x47
 8007968:	d1c2      	bne.n	80078f0 <_printf_float+0xf0>
 800796a:	2b00      	cmp	r3, #0
 800796c:	d1c0      	bne.n	80078f0 <_printf_float+0xf0>
 800796e:	2301      	movs	r3, #1
 8007970:	e7bd      	b.n	80078ee <_printf_float+0xee>
 8007972:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007976:	d9db      	bls.n	8007930 <_printf_float+0x130>
 8007978:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800797c:	d118      	bne.n	80079b0 <_printf_float+0x1b0>
 800797e:	2900      	cmp	r1, #0
 8007980:	6863      	ldr	r3, [r4, #4]
 8007982:	dd0b      	ble.n	800799c <_printf_float+0x19c>
 8007984:	6121      	str	r1, [r4, #16]
 8007986:	b913      	cbnz	r3, 800798e <_printf_float+0x18e>
 8007988:	6822      	ldr	r2, [r4, #0]
 800798a:	07d0      	lsls	r0, r2, #31
 800798c:	d502      	bpl.n	8007994 <_printf_float+0x194>
 800798e:	3301      	adds	r3, #1
 8007990:	440b      	add	r3, r1
 8007992:	6123      	str	r3, [r4, #16]
 8007994:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007996:	f04f 0900 	mov.w	r9, #0
 800799a:	e7db      	b.n	8007954 <_printf_float+0x154>
 800799c:	b913      	cbnz	r3, 80079a4 <_printf_float+0x1a4>
 800799e:	6822      	ldr	r2, [r4, #0]
 80079a0:	07d2      	lsls	r2, r2, #31
 80079a2:	d501      	bpl.n	80079a8 <_printf_float+0x1a8>
 80079a4:	3302      	adds	r3, #2
 80079a6:	e7f4      	b.n	8007992 <_printf_float+0x192>
 80079a8:	2301      	movs	r3, #1
 80079aa:	e7f2      	b.n	8007992 <_printf_float+0x192>
 80079ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80079b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079b2:	4299      	cmp	r1, r3
 80079b4:	db05      	blt.n	80079c2 <_printf_float+0x1c2>
 80079b6:	6823      	ldr	r3, [r4, #0]
 80079b8:	6121      	str	r1, [r4, #16]
 80079ba:	07d8      	lsls	r0, r3, #31
 80079bc:	d5ea      	bpl.n	8007994 <_printf_float+0x194>
 80079be:	1c4b      	adds	r3, r1, #1
 80079c0:	e7e7      	b.n	8007992 <_printf_float+0x192>
 80079c2:	2900      	cmp	r1, #0
 80079c4:	bfd4      	ite	le
 80079c6:	f1c1 0202 	rsble	r2, r1, #2
 80079ca:	2201      	movgt	r2, #1
 80079cc:	4413      	add	r3, r2
 80079ce:	e7e0      	b.n	8007992 <_printf_float+0x192>
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	055a      	lsls	r2, r3, #21
 80079d4:	d407      	bmi.n	80079e6 <_printf_float+0x1e6>
 80079d6:	6923      	ldr	r3, [r4, #16]
 80079d8:	4642      	mov	r2, r8
 80079da:	4631      	mov	r1, r6
 80079dc:	4628      	mov	r0, r5
 80079de:	47b8      	blx	r7
 80079e0:	3001      	adds	r0, #1
 80079e2:	d12b      	bne.n	8007a3c <_printf_float+0x23c>
 80079e4:	e767      	b.n	80078b6 <_printf_float+0xb6>
 80079e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80079ea:	f240 80dd 	bls.w	8007ba8 <_printf_float+0x3a8>
 80079ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079f2:	2200      	movs	r2, #0
 80079f4:	2300      	movs	r3, #0
 80079f6:	f7f9 f867 	bl	8000ac8 <__aeabi_dcmpeq>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	d033      	beq.n	8007a66 <_printf_float+0x266>
 80079fe:	4a37      	ldr	r2, [pc, #220]	@ (8007adc <_printf_float+0x2dc>)
 8007a00:	2301      	movs	r3, #1
 8007a02:	4631      	mov	r1, r6
 8007a04:	4628      	mov	r0, r5
 8007a06:	47b8      	blx	r7
 8007a08:	3001      	adds	r0, #1
 8007a0a:	f43f af54 	beq.w	80078b6 <_printf_float+0xb6>
 8007a0e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007a12:	4543      	cmp	r3, r8
 8007a14:	db02      	blt.n	8007a1c <_printf_float+0x21c>
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	07d8      	lsls	r0, r3, #31
 8007a1a:	d50f      	bpl.n	8007a3c <_printf_float+0x23c>
 8007a1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a20:	4631      	mov	r1, r6
 8007a22:	4628      	mov	r0, r5
 8007a24:	47b8      	blx	r7
 8007a26:	3001      	adds	r0, #1
 8007a28:	f43f af45 	beq.w	80078b6 <_printf_float+0xb6>
 8007a2c:	f04f 0900 	mov.w	r9, #0
 8007a30:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a34:	f104 0a1a 	add.w	sl, r4, #26
 8007a38:	45c8      	cmp	r8, r9
 8007a3a:	dc09      	bgt.n	8007a50 <_printf_float+0x250>
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	079b      	lsls	r3, r3, #30
 8007a40:	f100 8103 	bmi.w	8007c4a <_printf_float+0x44a>
 8007a44:	68e0      	ldr	r0, [r4, #12]
 8007a46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a48:	4298      	cmp	r0, r3
 8007a4a:	bfb8      	it	lt
 8007a4c:	4618      	movlt	r0, r3
 8007a4e:	e734      	b.n	80078ba <_printf_float+0xba>
 8007a50:	2301      	movs	r3, #1
 8007a52:	4652      	mov	r2, sl
 8007a54:	4631      	mov	r1, r6
 8007a56:	4628      	mov	r0, r5
 8007a58:	47b8      	blx	r7
 8007a5a:	3001      	adds	r0, #1
 8007a5c:	f43f af2b 	beq.w	80078b6 <_printf_float+0xb6>
 8007a60:	f109 0901 	add.w	r9, r9, #1
 8007a64:	e7e8      	b.n	8007a38 <_printf_float+0x238>
 8007a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	dc39      	bgt.n	8007ae0 <_printf_float+0x2e0>
 8007a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8007adc <_printf_float+0x2dc>)
 8007a6e:	2301      	movs	r3, #1
 8007a70:	4631      	mov	r1, r6
 8007a72:	4628      	mov	r0, r5
 8007a74:	47b8      	blx	r7
 8007a76:	3001      	adds	r0, #1
 8007a78:	f43f af1d 	beq.w	80078b6 <_printf_float+0xb6>
 8007a7c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007a80:	ea59 0303 	orrs.w	r3, r9, r3
 8007a84:	d102      	bne.n	8007a8c <_printf_float+0x28c>
 8007a86:	6823      	ldr	r3, [r4, #0]
 8007a88:	07d9      	lsls	r1, r3, #31
 8007a8a:	d5d7      	bpl.n	8007a3c <_printf_float+0x23c>
 8007a8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a90:	4631      	mov	r1, r6
 8007a92:	4628      	mov	r0, r5
 8007a94:	47b8      	blx	r7
 8007a96:	3001      	adds	r0, #1
 8007a98:	f43f af0d 	beq.w	80078b6 <_printf_float+0xb6>
 8007a9c:	f04f 0a00 	mov.w	sl, #0
 8007aa0:	f104 0b1a 	add.w	fp, r4, #26
 8007aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007aa6:	425b      	negs	r3, r3
 8007aa8:	4553      	cmp	r3, sl
 8007aaa:	dc01      	bgt.n	8007ab0 <_printf_float+0x2b0>
 8007aac:	464b      	mov	r3, r9
 8007aae:	e793      	b.n	80079d8 <_printf_float+0x1d8>
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	465a      	mov	r2, fp
 8007ab4:	4631      	mov	r1, r6
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	47b8      	blx	r7
 8007aba:	3001      	adds	r0, #1
 8007abc:	f43f aefb 	beq.w	80078b6 <_printf_float+0xb6>
 8007ac0:	f10a 0a01 	add.w	sl, sl, #1
 8007ac4:	e7ee      	b.n	8007aa4 <_printf_float+0x2a4>
 8007ac6:	bf00      	nop
 8007ac8:	7fefffff 	.word	0x7fefffff
 8007acc:	0800a1a4 	.word	0x0800a1a4
 8007ad0:	0800a1a8 	.word	0x0800a1a8
 8007ad4:	0800a1ac 	.word	0x0800a1ac
 8007ad8:	0800a1b0 	.word	0x0800a1b0
 8007adc:	0800a1b4 	.word	0x0800a1b4
 8007ae0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ae2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ae6:	4553      	cmp	r3, sl
 8007ae8:	bfa8      	it	ge
 8007aea:	4653      	movge	r3, sl
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	4699      	mov	r9, r3
 8007af0:	dc36      	bgt.n	8007b60 <_printf_float+0x360>
 8007af2:	f04f 0b00 	mov.w	fp, #0
 8007af6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007afa:	f104 021a 	add.w	r2, r4, #26
 8007afe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b00:	9306      	str	r3, [sp, #24]
 8007b02:	eba3 0309 	sub.w	r3, r3, r9
 8007b06:	455b      	cmp	r3, fp
 8007b08:	dc31      	bgt.n	8007b6e <_printf_float+0x36e>
 8007b0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b0c:	459a      	cmp	sl, r3
 8007b0e:	dc3a      	bgt.n	8007b86 <_printf_float+0x386>
 8007b10:	6823      	ldr	r3, [r4, #0]
 8007b12:	07da      	lsls	r2, r3, #31
 8007b14:	d437      	bmi.n	8007b86 <_printf_float+0x386>
 8007b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b18:	ebaa 0903 	sub.w	r9, sl, r3
 8007b1c:	9b06      	ldr	r3, [sp, #24]
 8007b1e:	ebaa 0303 	sub.w	r3, sl, r3
 8007b22:	4599      	cmp	r9, r3
 8007b24:	bfa8      	it	ge
 8007b26:	4699      	movge	r9, r3
 8007b28:	f1b9 0f00 	cmp.w	r9, #0
 8007b2c:	dc33      	bgt.n	8007b96 <_printf_float+0x396>
 8007b2e:	f04f 0800 	mov.w	r8, #0
 8007b32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b36:	f104 0b1a 	add.w	fp, r4, #26
 8007b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b3c:	ebaa 0303 	sub.w	r3, sl, r3
 8007b40:	eba3 0309 	sub.w	r3, r3, r9
 8007b44:	4543      	cmp	r3, r8
 8007b46:	f77f af79 	ble.w	8007a3c <_printf_float+0x23c>
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	465a      	mov	r2, fp
 8007b4e:	4631      	mov	r1, r6
 8007b50:	4628      	mov	r0, r5
 8007b52:	47b8      	blx	r7
 8007b54:	3001      	adds	r0, #1
 8007b56:	f43f aeae 	beq.w	80078b6 <_printf_float+0xb6>
 8007b5a:	f108 0801 	add.w	r8, r8, #1
 8007b5e:	e7ec      	b.n	8007b3a <_printf_float+0x33a>
 8007b60:	4642      	mov	r2, r8
 8007b62:	4631      	mov	r1, r6
 8007b64:	4628      	mov	r0, r5
 8007b66:	47b8      	blx	r7
 8007b68:	3001      	adds	r0, #1
 8007b6a:	d1c2      	bne.n	8007af2 <_printf_float+0x2f2>
 8007b6c:	e6a3      	b.n	80078b6 <_printf_float+0xb6>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	4631      	mov	r1, r6
 8007b72:	4628      	mov	r0, r5
 8007b74:	9206      	str	r2, [sp, #24]
 8007b76:	47b8      	blx	r7
 8007b78:	3001      	adds	r0, #1
 8007b7a:	f43f ae9c 	beq.w	80078b6 <_printf_float+0xb6>
 8007b7e:	9a06      	ldr	r2, [sp, #24]
 8007b80:	f10b 0b01 	add.w	fp, fp, #1
 8007b84:	e7bb      	b.n	8007afe <_printf_float+0x2fe>
 8007b86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b8a:	4631      	mov	r1, r6
 8007b8c:	4628      	mov	r0, r5
 8007b8e:	47b8      	blx	r7
 8007b90:	3001      	adds	r0, #1
 8007b92:	d1c0      	bne.n	8007b16 <_printf_float+0x316>
 8007b94:	e68f      	b.n	80078b6 <_printf_float+0xb6>
 8007b96:	9a06      	ldr	r2, [sp, #24]
 8007b98:	464b      	mov	r3, r9
 8007b9a:	4442      	add	r2, r8
 8007b9c:	4631      	mov	r1, r6
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	47b8      	blx	r7
 8007ba2:	3001      	adds	r0, #1
 8007ba4:	d1c3      	bne.n	8007b2e <_printf_float+0x32e>
 8007ba6:	e686      	b.n	80078b6 <_printf_float+0xb6>
 8007ba8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007bac:	f1ba 0f01 	cmp.w	sl, #1
 8007bb0:	dc01      	bgt.n	8007bb6 <_printf_float+0x3b6>
 8007bb2:	07db      	lsls	r3, r3, #31
 8007bb4:	d536      	bpl.n	8007c24 <_printf_float+0x424>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	4642      	mov	r2, r8
 8007bba:	4631      	mov	r1, r6
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	47b8      	blx	r7
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	f43f ae78 	beq.w	80078b6 <_printf_float+0xb6>
 8007bc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bca:	4631      	mov	r1, r6
 8007bcc:	4628      	mov	r0, r5
 8007bce:	47b8      	blx	r7
 8007bd0:	3001      	adds	r0, #1
 8007bd2:	f43f ae70 	beq.w	80078b6 <_printf_float+0xb6>
 8007bd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007bda:	2200      	movs	r2, #0
 8007bdc:	2300      	movs	r3, #0
 8007bde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007be2:	f7f8 ff71 	bl	8000ac8 <__aeabi_dcmpeq>
 8007be6:	b9c0      	cbnz	r0, 8007c1a <_printf_float+0x41a>
 8007be8:	4653      	mov	r3, sl
 8007bea:	f108 0201 	add.w	r2, r8, #1
 8007bee:	4631      	mov	r1, r6
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	47b8      	blx	r7
 8007bf4:	3001      	adds	r0, #1
 8007bf6:	d10c      	bne.n	8007c12 <_printf_float+0x412>
 8007bf8:	e65d      	b.n	80078b6 <_printf_float+0xb6>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	465a      	mov	r2, fp
 8007bfe:	4631      	mov	r1, r6
 8007c00:	4628      	mov	r0, r5
 8007c02:	47b8      	blx	r7
 8007c04:	3001      	adds	r0, #1
 8007c06:	f43f ae56 	beq.w	80078b6 <_printf_float+0xb6>
 8007c0a:	f108 0801 	add.w	r8, r8, #1
 8007c0e:	45d0      	cmp	r8, sl
 8007c10:	dbf3      	blt.n	8007bfa <_printf_float+0x3fa>
 8007c12:	464b      	mov	r3, r9
 8007c14:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007c18:	e6df      	b.n	80079da <_printf_float+0x1da>
 8007c1a:	f04f 0800 	mov.w	r8, #0
 8007c1e:	f104 0b1a 	add.w	fp, r4, #26
 8007c22:	e7f4      	b.n	8007c0e <_printf_float+0x40e>
 8007c24:	2301      	movs	r3, #1
 8007c26:	4642      	mov	r2, r8
 8007c28:	e7e1      	b.n	8007bee <_printf_float+0x3ee>
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	464a      	mov	r2, r9
 8007c2e:	4631      	mov	r1, r6
 8007c30:	4628      	mov	r0, r5
 8007c32:	47b8      	blx	r7
 8007c34:	3001      	adds	r0, #1
 8007c36:	f43f ae3e 	beq.w	80078b6 <_printf_float+0xb6>
 8007c3a:	f108 0801 	add.w	r8, r8, #1
 8007c3e:	68e3      	ldr	r3, [r4, #12]
 8007c40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c42:	1a5b      	subs	r3, r3, r1
 8007c44:	4543      	cmp	r3, r8
 8007c46:	dcf0      	bgt.n	8007c2a <_printf_float+0x42a>
 8007c48:	e6fc      	b.n	8007a44 <_printf_float+0x244>
 8007c4a:	f04f 0800 	mov.w	r8, #0
 8007c4e:	f104 0919 	add.w	r9, r4, #25
 8007c52:	e7f4      	b.n	8007c3e <_printf_float+0x43e>

08007c54 <_printf_common>:
 8007c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c58:	4616      	mov	r6, r2
 8007c5a:	4698      	mov	r8, r3
 8007c5c:	688a      	ldr	r2, [r1, #8]
 8007c5e:	690b      	ldr	r3, [r1, #16]
 8007c60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c64:	4293      	cmp	r3, r2
 8007c66:	bfb8      	it	lt
 8007c68:	4613      	movlt	r3, r2
 8007c6a:	6033      	str	r3, [r6, #0]
 8007c6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c70:	4607      	mov	r7, r0
 8007c72:	460c      	mov	r4, r1
 8007c74:	b10a      	cbz	r2, 8007c7a <_printf_common+0x26>
 8007c76:	3301      	adds	r3, #1
 8007c78:	6033      	str	r3, [r6, #0]
 8007c7a:	6823      	ldr	r3, [r4, #0]
 8007c7c:	0699      	lsls	r1, r3, #26
 8007c7e:	bf42      	ittt	mi
 8007c80:	6833      	ldrmi	r3, [r6, #0]
 8007c82:	3302      	addmi	r3, #2
 8007c84:	6033      	strmi	r3, [r6, #0]
 8007c86:	6825      	ldr	r5, [r4, #0]
 8007c88:	f015 0506 	ands.w	r5, r5, #6
 8007c8c:	d106      	bne.n	8007c9c <_printf_common+0x48>
 8007c8e:	f104 0a19 	add.w	sl, r4, #25
 8007c92:	68e3      	ldr	r3, [r4, #12]
 8007c94:	6832      	ldr	r2, [r6, #0]
 8007c96:	1a9b      	subs	r3, r3, r2
 8007c98:	42ab      	cmp	r3, r5
 8007c9a:	dc26      	bgt.n	8007cea <_printf_common+0x96>
 8007c9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ca0:	6822      	ldr	r2, [r4, #0]
 8007ca2:	3b00      	subs	r3, #0
 8007ca4:	bf18      	it	ne
 8007ca6:	2301      	movne	r3, #1
 8007ca8:	0692      	lsls	r2, r2, #26
 8007caa:	d42b      	bmi.n	8007d04 <_printf_common+0xb0>
 8007cac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007cb0:	4641      	mov	r1, r8
 8007cb2:	4638      	mov	r0, r7
 8007cb4:	47c8      	blx	r9
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	d01e      	beq.n	8007cf8 <_printf_common+0xa4>
 8007cba:	6823      	ldr	r3, [r4, #0]
 8007cbc:	6922      	ldr	r2, [r4, #16]
 8007cbe:	f003 0306 	and.w	r3, r3, #6
 8007cc2:	2b04      	cmp	r3, #4
 8007cc4:	bf02      	ittt	eq
 8007cc6:	68e5      	ldreq	r5, [r4, #12]
 8007cc8:	6833      	ldreq	r3, [r6, #0]
 8007cca:	1aed      	subeq	r5, r5, r3
 8007ccc:	68a3      	ldr	r3, [r4, #8]
 8007cce:	bf0c      	ite	eq
 8007cd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cd4:	2500      	movne	r5, #0
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	bfc4      	itt	gt
 8007cda:	1a9b      	subgt	r3, r3, r2
 8007cdc:	18ed      	addgt	r5, r5, r3
 8007cde:	2600      	movs	r6, #0
 8007ce0:	341a      	adds	r4, #26
 8007ce2:	42b5      	cmp	r5, r6
 8007ce4:	d11a      	bne.n	8007d1c <_printf_common+0xc8>
 8007ce6:	2000      	movs	r0, #0
 8007ce8:	e008      	b.n	8007cfc <_printf_common+0xa8>
 8007cea:	2301      	movs	r3, #1
 8007cec:	4652      	mov	r2, sl
 8007cee:	4641      	mov	r1, r8
 8007cf0:	4638      	mov	r0, r7
 8007cf2:	47c8      	blx	r9
 8007cf4:	3001      	adds	r0, #1
 8007cf6:	d103      	bne.n	8007d00 <_printf_common+0xac>
 8007cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d00:	3501      	adds	r5, #1
 8007d02:	e7c6      	b.n	8007c92 <_printf_common+0x3e>
 8007d04:	18e1      	adds	r1, r4, r3
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	2030      	movs	r0, #48	@ 0x30
 8007d0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d0e:	4422      	add	r2, r4
 8007d10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d18:	3302      	adds	r3, #2
 8007d1a:	e7c7      	b.n	8007cac <_printf_common+0x58>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	4622      	mov	r2, r4
 8007d20:	4641      	mov	r1, r8
 8007d22:	4638      	mov	r0, r7
 8007d24:	47c8      	blx	r9
 8007d26:	3001      	adds	r0, #1
 8007d28:	d0e6      	beq.n	8007cf8 <_printf_common+0xa4>
 8007d2a:	3601      	adds	r6, #1
 8007d2c:	e7d9      	b.n	8007ce2 <_printf_common+0x8e>
	...

08007d30 <_printf_i>:
 8007d30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d34:	7e0f      	ldrb	r7, [r1, #24]
 8007d36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d38:	2f78      	cmp	r7, #120	@ 0x78
 8007d3a:	4691      	mov	r9, r2
 8007d3c:	4680      	mov	r8, r0
 8007d3e:	460c      	mov	r4, r1
 8007d40:	469a      	mov	sl, r3
 8007d42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d46:	d807      	bhi.n	8007d58 <_printf_i+0x28>
 8007d48:	2f62      	cmp	r7, #98	@ 0x62
 8007d4a:	d80a      	bhi.n	8007d62 <_printf_i+0x32>
 8007d4c:	2f00      	cmp	r7, #0
 8007d4e:	f000 80d2 	beq.w	8007ef6 <_printf_i+0x1c6>
 8007d52:	2f58      	cmp	r7, #88	@ 0x58
 8007d54:	f000 80b9 	beq.w	8007eca <_printf_i+0x19a>
 8007d58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d60:	e03a      	b.n	8007dd8 <_printf_i+0xa8>
 8007d62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d66:	2b15      	cmp	r3, #21
 8007d68:	d8f6      	bhi.n	8007d58 <_printf_i+0x28>
 8007d6a:	a101      	add	r1, pc, #4	@ (adr r1, 8007d70 <_printf_i+0x40>)
 8007d6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d70:	08007dc9 	.word	0x08007dc9
 8007d74:	08007ddd 	.word	0x08007ddd
 8007d78:	08007d59 	.word	0x08007d59
 8007d7c:	08007d59 	.word	0x08007d59
 8007d80:	08007d59 	.word	0x08007d59
 8007d84:	08007d59 	.word	0x08007d59
 8007d88:	08007ddd 	.word	0x08007ddd
 8007d8c:	08007d59 	.word	0x08007d59
 8007d90:	08007d59 	.word	0x08007d59
 8007d94:	08007d59 	.word	0x08007d59
 8007d98:	08007d59 	.word	0x08007d59
 8007d9c:	08007edd 	.word	0x08007edd
 8007da0:	08007e07 	.word	0x08007e07
 8007da4:	08007e97 	.word	0x08007e97
 8007da8:	08007d59 	.word	0x08007d59
 8007dac:	08007d59 	.word	0x08007d59
 8007db0:	08007eff 	.word	0x08007eff
 8007db4:	08007d59 	.word	0x08007d59
 8007db8:	08007e07 	.word	0x08007e07
 8007dbc:	08007d59 	.word	0x08007d59
 8007dc0:	08007d59 	.word	0x08007d59
 8007dc4:	08007e9f 	.word	0x08007e9f
 8007dc8:	6833      	ldr	r3, [r6, #0]
 8007dca:	1d1a      	adds	r2, r3, #4
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	6032      	str	r2, [r6, #0]
 8007dd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007dd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e09d      	b.n	8007f18 <_printf_i+0x1e8>
 8007ddc:	6833      	ldr	r3, [r6, #0]
 8007dde:	6820      	ldr	r0, [r4, #0]
 8007de0:	1d19      	adds	r1, r3, #4
 8007de2:	6031      	str	r1, [r6, #0]
 8007de4:	0606      	lsls	r6, r0, #24
 8007de6:	d501      	bpl.n	8007dec <_printf_i+0xbc>
 8007de8:	681d      	ldr	r5, [r3, #0]
 8007dea:	e003      	b.n	8007df4 <_printf_i+0xc4>
 8007dec:	0645      	lsls	r5, r0, #25
 8007dee:	d5fb      	bpl.n	8007de8 <_printf_i+0xb8>
 8007df0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007df4:	2d00      	cmp	r5, #0
 8007df6:	da03      	bge.n	8007e00 <_printf_i+0xd0>
 8007df8:	232d      	movs	r3, #45	@ 0x2d
 8007dfa:	426d      	negs	r5, r5
 8007dfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e00:	4859      	ldr	r0, [pc, #356]	@ (8007f68 <_printf_i+0x238>)
 8007e02:	230a      	movs	r3, #10
 8007e04:	e011      	b.n	8007e2a <_printf_i+0xfa>
 8007e06:	6821      	ldr	r1, [r4, #0]
 8007e08:	6833      	ldr	r3, [r6, #0]
 8007e0a:	0608      	lsls	r0, r1, #24
 8007e0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e10:	d402      	bmi.n	8007e18 <_printf_i+0xe8>
 8007e12:	0649      	lsls	r1, r1, #25
 8007e14:	bf48      	it	mi
 8007e16:	b2ad      	uxthmi	r5, r5
 8007e18:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e1a:	4853      	ldr	r0, [pc, #332]	@ (8007f68 <_printf_i+0x238>)
 8007e1c:	6033      	str	r3, [r6, #0]
 8007e1e:	bf14      	ite	ne
 8007e20:	230a      	movne	r3, #10
 8007e22:	2308      	moveq	r3, #8
 8007e24:	2100      	movs	r1, #0
 8007e26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e2a:	6866      	ldr	r6, [r4, #4]
 8007e2c:	60a6      	str	r6, [r4, #8]
 8007e2e:	2e00      	cmp	r6, #0
 8007e30:	bfa2      	ittt	ge
 8007e32:	6821      	ldrge	r1, [r4, #0]
 8007e34:	f021 0104 	bicge.w	r1, r1, #4
 8007e38:	6021      	strge	r1, [r4, #0]
 8007e3a:	b90d      	cbnz	r5, 8007e40 <_printf_i+0x110>
 8007e3c:	2e00      	cmp	r6, #0
 8007e3e:	d04b      	beq.n	8007ed8 <_printf_i+0x1a8>
 8007e40:	4616      	mov	r6, r2
 8007e42:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e46:	fb03 5711 	mls	r7, r3, r1, r5
 8007e4a:	5dc7      	ldrb	r7, [r0, r7]
 8007e4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e50:	462f      	mov	r7, r5
 8007e52:	42bb      	cmp	r3, r7
 8007e54:	460d      	mov	r5, r1
 8007e56:	d9f4      	bls.n	8007e42 <_printf_i+0x112>
 8007e58:	2b08      	cmp	r3, #8
 8007e5a:	d10b      	bne.n	8007e74 <_printf_i+0x144>
 8007e5c:	6823      	ldr	r3, [r4, #0]
 8007e5e:	07df      	lsls	r7, r3, #31
 8007e60:	d508      	bpl.n	8007e74 <_printf_i+0x144>
 8007e62:	6923      	ldr	r3, [r4, #16]
 8007e64:	6861      	ldr	r1, [r4, #4]
 8007e66:	4299      	cmp	r1, r3
 8007e68:	bfde      	ittt	le
 8007e6a:	2330      	movle	r3, #48	@ 0x30
 8007e6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e74:	1b92      	subs	r2, r2, r6
 8007e76:	6122      	str	r2, [r4, #16]
 8007e78:	f8cd a000 	str.w	sl, [sp]
 8007e7c:	464b      	mov	r3, r9
 8007e7e:	aa03      	add	r2, sp, #12
 8007e80:	4621      	mov	r1, r4
 8007e82:	4640      	mov	r0, r8
 8007e84:	f7ff fee6 	bl	8007c54 <_printf_common>
 8007e88:	3001      	adds	r0, #1
 8007e8a:	d14a      	bne.n	8007f22 <_printf_i+0x1f2>
 8007e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e90:	b004      	add	sp, #16
 8007e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	f043 0320 	orr.w	r3, r3, #32
 8007e9c:	6023      	str	r3, [r4, #0]
 8007e9e:	4833      	ldr	r0, [pc, #204]	@ (8007f6c <_printf_i+0x23c>)
 8007ea0:	2778      	movs	r7, #120	@ 0x78
 8007ea2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ea6:	6823      	ldr	r3, [r4, #0]
 8007ea8:	6831      	ldr	r1, [r6, #0]
 8007eaa:	061f      	lsls	r7, r3, #24
 8007eac:	f851 5b04 	ldr.w	r5, [r1], #4
 8007eb0:	d402      	bmi.n	8007eb8 <_printf_i+0x188>
 8007eb2:	065f      	lsls	r7, r3, #25
 8007eb4:	bf48      	it	mi
 8007eb6:	b2ad      	uxthmi	r5, r5
 8007eb8:	6031      	str	r1, [r6, #0]
 8007eba:	07d9      	lsls	r1, r3, #31
 8007ebc:	bf44      	itt	mi
 8007ebe:	f043 0320 	orrmi.w	r3, r3, #32
 8007ec2:	6023      	strmi	r3, [r4, #0]
 8007ec4:	b11d      	cbz	r5, 8007ece <_printf_i+0x19e>
 8007ec6:	2310      	movs	r3, #16
 8007ec8:	e7ac      	b.n	8007e24 <_printf_i+0xf4>
 8007eca:	4827      	ldr	r0, [pc, #156]	@ (8007f68 <_printf_i+0x238>)
 8007ecc:	e7e9      	b.n	8007ea2 <_printf_i+0x172>
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	f023 0320 	bic.w	r3, r3, #32
 8007ed4:	6023      	str	r3, [r4, #0]
 8007ed6:	e7f6      	b.n	8007ec6 <_printf_i+0x196>
 8007ed8:	4616      	mov	r6, r2
 8007eda:	e7bd      	b.n	8007e58 <_printf_i+0x128>
 8007edc:	6833      	ldr	r3, [r6, #0]
 8007ede:	6825      	ldr	r5, [r4, #0]
 8007ee0:	6961      	ldr	r1, [r4, #20]
 8007ee2:	1d18      	adds	r0, r3, #4
 8007ee4:	6030      	str	r0, [r6, #0]
 8007ee6:	062e      	lsls	r6, r5, #24
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	d501      	bpl.n	8007ef0 <_printf_i+0x1c0>
 8007eec:	6019      	str	r1, [r3, #0]
 8007eee:	e002      	b.n	8007ef6 <_printf_i+0x1c6>
 8007ef0:	0668      	lsls	r0, r5, #25
 8007ef2:	d5fb      	bpl.n	8007eec <_printf_i+0x1bc>
 8007ef4:	8019      	strh	r1, [r3, #0]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	6123      	str	r3, [r4, #16]
 8007efa:	4616      	mov	r6, r2
 8007efc:	e7bc      	b.n	8007e78 <_printf_i+0x148>
 8007efe:	6833      	ldr	r3, [r6, #0]
 8007f00:	1d1a      	adds	r2, r3, #4
 8007f02:	6032      	str	r2, [r6, #0]
 8007f04:	681e      	ldr	r6, [r3, #0]
 8007f06:	6862      	ldr	r2, [r4, #4]
 8007f08:	2100      	movs	r1, #0
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	f7f8 f960 	bl	80001d0 <memchr>
 8007f10:	b108      	cbz	r0, 8007f16 <_printf_i+0x1e6>
 8007f12:	1b80      	subs	r0, r0, r6
 8007f14:	6060      	str	r0, [r4, #4]
 8007f16:	6863      	ldr	r3, [r4, #4]
 8007f18:	6123      	str	r3, [r4, #16]
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f20:	e7aa      	b.n	8007e78 <_printf_i+0x148>
 8007f22:	6923      	ldr	r3, [r4, #16]
 8007f24:	4632      	mov	r2, r6
 8007f26:	4649      	mov	r1, r9
 8007f28:	4640      	mov	r0, r8
 8007f2a:	47d0      	blx	sl
 8007f2c:	3001      	adds	r0, #1
 8007f2e:	d0ad      	beq.n	8007e8c <_printf_i+0x15c>
 8007f30:	6823      	ldr	r3, [r4, #0]
 8007f32:	079b      	lsls	r3, r3, #30
 8007f34:	d413      	bmi.n	8007f5e <_printf_i+0x22e>
 8007f36:	68e0      	ldr	r0, [r4, #12]
 8007f38:	9b03      	ldr	r3, [sp, #12]
 8007f3a:	4298      	cmp	r0, r3
 8007f3c:	bfb8      	it	lt
 8007f3e:	4618      	movlt	r0, r3
 8007f40:	e7a6      	b.n	8007e90 <_printf_i+0x160>
 8007f42:	2301      	movs	r3, #1
 8007f44:	4632      	mov	r2, r6
 8007f46:	4649      	mov	r1, r9
 8007f48:	4640      	mov	r0, r8
 8007f4a:	47d0      	blx	sl
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	d09d      	beq.n	8007e8c <_printf_i+0x15c>
 8007f50:	3501      	adds	r5, #1
 8007f52:	68e3      	ldr	r3, [r4, #12]
 8007f54:	9903      	ldr	r1, [sp, #12]
 8007f56:	1a5b      	subs	r3, r3, r1
 8007f58:	42ab      	cmp	r3, r5
 8007f5a:	dcf2      	bgt.n	8007f42 <_printf_i+0x212>
 8007f5c:	e7eb      	b.n	8007f36 <_printf_i+0x206>
 8007f5e:	2500      	movs	r5, #0
 8007f60:	f104 0619 	add.w	r6, r4, #25
 8007f64:	e7f5      	b.n	8007f52 <_printf_i+0x222>
 8007f66:	bf00      	nop
 8007f68:	0800a1b6 	.word	0x0800a1b6
 8007f6c:	0800a1c7 	.word	0x0800a1c7

08007f70 <std>:
 8007f70:	2300      	movs	r3, #0
 8007f72:	b510      	push	{r4, lr}
 8007f74:	4604      	mov	r4, r0
 8007f76:	e9c0 3300 	strd	r3, r3, [r0]
 8007f7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f7e:	6083      	str	r3, [r0, #8]
 8007f80:	8181      	strh	r1, [r0, #12]
 8007f82:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f84:	81c2      	strh	r2, [r0, #14]
 8007f86:	6183      	str	r3, [r0, #24]
 8007f88:	4619      	mov	r1, r3
 8007f8a:	2208      	movs	r2, #8
 8007f8c:	305c      	adds	r0, #92	@ 0x5c
 8007f8e:	f000 f9e7 	bl	8008360 <memset>
 8007f92:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc8 <std+0x58>)
 8007f94:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f96:	4b0d      	ldr	r3, [pc, #52]	@ (8007fcc <std+0x5c>)
 8007f98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd0 <std+0x60>)
 8007f9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd4 <std+0x64>)
 8007fa0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd8 <std+0x68>)
 8007fa4:	6224      	str	r4, [r4, #32]
 8007fa6:	429c      	cmp	r4, r3
 8007fa8:	d006      	beq.n	8007fb8 <std+0x48>
 8007faa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007fae:	4294      	cmp	r4, r2
 8007fb0:	d002      	beq.n	8007fb8 <std+0x48>
 8007fb2:	33d0      	adds	r3, #208	@ 0xd0
 8007fb4:	429c      	cmp	r4, r3
 8007fb6:	d105      	bne.n	8007fc4 <std+0x54>
 8007fb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fc0:	f000 ba4a 	b.w	8008458 <__retarget_lock_init_recursive>
 8007fc4:	bd10      	pop	{r4, pc}
 8007fc6:	bf00      	nop
 8007fc8:	080081b1 	.word	0x080081b1
 8007fcc:	080081d3 	.word	0x080081d3
 8007fd0:	0800820b 	.word	0x0800820b
 8007fd4:	0800822f 	.word	0x0800822f
 8007fd8:	20000584 	.word	0x20000584

08007fdc <stdio_exit_handler>:
 8007fdc:	4a02      	ldr	r2, [pc, #8]	@ (8007fe8 <stdio_exit_handler+0xc>)
 8007fde:	4903      	ldr	r1, [pc, #12]	@ (8007fec <stdio_exit_handler+0x10>)
 8007fe0:	4803      	ldr	r0, [pc, #12]	@ (8007ff0 <stdio_exit_handler+0x14>)
 8007fe2:	f000 b869 	b.w	80080b8 <_fwalk_sglue>
 8007fe6:	bf00      	nop
 8007fe8:	2000000c 	.word	0x2000000c
 8007fec:	08009b05 	.word	0x08009b05
 8007ff0:	2000001c 	.word	0x2000001c

08007ff4 <cleanup_stdio>:
 8007ff4:	6841      	ldr	r1, [r0, #4]
 8007ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8008028 <cleanup_stdio+0x34>)
 8007ff8:	4299      	cmp	r1, r3
 8007ffa:	b510      	push	{r4, lr}
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	d001      	beq.n	8008004 <cleanup_stdio+0x10>
 8008000:	f001 fd80 	bl	8009b04 <_fflush_r>
 8008004:	68a1      	ldr	r1, [r4, #8]
 8008006:	4b09      	ldr	r3, [pc, #36]	@ (800802c <cleanup_stdio+0x38>)
 8008008:	4299      	cmp	r1, r3
 800800a:	d002      	beq.n	8008012 <cleanup_stdio+0x1e>
 800800c:	4620      	mov	r0, r4
 800800e:	f001 fd79 	bl	8009b04 <_fflush_r>
 8008012:	68e1      	ldr	r1, [r4, #12]
 8008014:	4b06      	ldr	r3, [pc, #24]	@ (8008030 <cleanup_stdio+0x3c>)
 8008016:	4299      	cmp	r1, r3
 8008018:	d004      	beq.n	8008024 <cleanup_stdio+0x30>
 800801a:	4620      	mov	r0, r4
 800801c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008020:	f001 bd70 	b.w	8009b04 <_fflush_r>
 8008024:	bd10      	pop	{r4, pc}
 8008026:	bf00      	nop
 8008028:	20000584 	.word	0x20000584
 800802c:	200005ec 	.word	0x200005ec
 8008030:	20000654 	.word	0x20000654

08008034 <global_stdio_init.part.0>:
 8008034:	b510      	push	{r4, lr}
 8008036:	4b0b      	ldr	r3, [pc, #44]	@ (8008064 <global_stdio_init.part.0+0x30>)
 8008038:	4c0b      	ldr	r4, [pc, #44]	@ (8008068 <global_stdio_init.part.0+0x34>)
 800803a:	4a0c      	ldr	r2, [pc, #48]	@ (800806c <global_stdio_init.part.0+0x38>)
 800803c:	601a      	str	r2, [r3, #0]
 800803e:	4620      	mov	r0, r4
 8008040:	2200      	movs	r2, #0
 8008042:	2104      	movs	r1, #4
 8008044:	f7ff ff94 	bl	8007f70 <std>
 8008048:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800804c:	2201      	movs	r2, #1
 800804e:	2109      	movs	r1, #9
 8008050:	f7ff ff8e 	bl	8007f70 <std>
 8008054:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008058:	2202      	movs	r2, #2
 800805a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800805e:	2112      	movs	r1, #18
 8008060:	f7ff bf86 	b.w	8007f70 <std>
 8008064:	200006bc 	.word	0x200006bc
 8008068:	20000584 	.word	0x20000584
 800806c:	08007fdd 	.word	0x08007fdd

08008070 <__sfp_lock_acquire>:
 8008070:	4801      	ldr	r0, [pc, #4]	@ (8008078 <__sfp_lock_acquire+0x8>)
 8008072:	f000 b9f2 	b.w	800845a <__retarget_lock_acquire_recursive>
 8008076:	bf00      	nop
 8008078:	200006c5 	.word	0x200006c5

0800807c <__sfp_lock_release>:
 800807c:	4801      	ldr	r0, [pc, #4]	@ (8008084 <__sfp_lock_release+0x8>)
 800807e:	f000 b9ed 	b.w	800845c <__retarget_lock_release_recursive>
 8008082:	bf00      	nop
 8008084:	200006c5 	.word	0x200006c5

08008088 <__sinit>:
 8008088:	b510      	push	{r4, lr}
 800808a:	4604      	mov	r4, r0
 800808c:	f7ff fff0 	bl	8008070 <__sfp_lock_acquire>
 8008090:	6a23      	ldr	r3, [r4, #32]
 8008092:	b11b      	cbz	r3, 800809c <__sinit+0x14>
 8008094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008098:	f7ff bff0 	b.w	800807c <__sfp_lock_release>
 800809c:	4b04      	ldr	r3, [pc, #16]	@ (80080b0 <__sinit+0x28>)
 800809e:	6223      	str	r3, [r4, #32]
 80080a0:	4b04      	ldr	r3, [pc, #16]	@ (80080b4 <__sinit+0x2c>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1f5      	bne.n	8008094 <__sinit+0xc>
 80080a8:	f7ff ffc4 	bl	8008034 <global_stdio_init.part.0>
 80080ac:	e7f2      	b.n	8008094 <__sinit+0xc>
 80080ae:	bf00      	nop
 80080b0:	08007ff5 	.word	0x08007ff5
 80080b4:	200006bc 	.word	0x200006bc

080080b8 <_fwalk_sglue>:
 80080b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080bc:	4607      	mov	r7, r0
 80080be:	4688      	mov	r8, r1
 80080c0:	4614      	mov	r4, r2
 80080c2:	2600      	movs	r6, #0
 80080c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080c8:	f1b9 0901 	subs.w	r9, r9, #1
 80080cc:	d505      	bpl.n	80080da <_fwalk_sglue+0x22>
 80080ce:	6824      	ldr	r4, [r4, #0]
 80080d0:	2c00      	cmp	r4, #0
 80080d2:	d1f7      	bne.n	80080c4 <_fwalk_sglue+0xc>
 80080d4:	4630      	mov	r0, r6
 80080d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080da:	89ab      	ldrh	r3, [r5, #12]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	d907      	bls.n	80080f0 <_fwalk_sglue+0x38>
 80080e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080e4:	3301      	adds	r3, #1
 80080e6:	d003      	beq.n	80080f0 <_fwalk_sglue+0x38>
 80080e8:	4629      	mov	r1, r5
 80080ea:	4638      	mov	r0, r7
 80080ec:	47c0      	blx	r8
 80080ee:	4306      	orrs	r6, r0
 80080f0:	3568      	adds	r5, #104	@ 0x68
 80080f2:	e7e9      	b.n	80080c8 <_fwalk_sglue+0x10>

080080f4 <_puts_r>:
 80080f4:	6a03      	ldr	r3, [r0, #32]
 80080f6:	b570      	push	{r4, r5, r6, lr}
 80080f8:	6884      	ldr	r4, [r0, #8]
 80080fa:	4605      	mov	r5, r0
 80080fc:	460e      	mov	r6, r1
 80080fe:	b90b      	cbnz	r3, 8008104 <_puts_r+0x10>
 8008100:	f7ff ffc2 	bl	8008088 <__sinit>
 8008104:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008106:	07db      	lsls	r3, r3, #31
 8008108:	d405      	bmi.n	8008116 <_puts_r+0x22>
 800810a:	89a3      	ldrh	r3, [r4, #12]
 800810c:	0598      	lsls	r0, r3, #22
 800810e:	d402      	bmi.n	8008116 <_puts_r+0x22>
 8008110:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008112:	f000 f9a2 	bl	800845a <__retarget_lock_acquire_recursive>
 8008116:	89a3      	ldrh	r3, [r4, #12]
 8008118:	0719      	lsls	r1, r3, #28
 800811a:	d502      	bpl.n	8008122 <_puts_r+0x2e>
 800811c:	6923      	ldr	r3, [r4, #16]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d135      	bne.n	800818e <_puts_r+0x9a>
 8008122:	4621      	mov	r1, r4
 8008124:	4628      	mov	r0, r5
 8008126:	f000 f8c5 	bl	80082b4 <__swsetup_r>
 800812a:	b380      	cbz	r0, 800818e <_puts_r+0x9a>
 800812c:	f04f 35ff 	mov.w	r5, #4294967295
 8008130:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008132:	07da      	lsls	r2, r3, #31
 8008134:	d405      	bmi.n	8008142 <_puts_r+0x4e>
 8008136:	89a3      	ldrh	r3, [r4, #12]
 8008138:	059b      	lsls	r3, r3, #22
 800813a:	d402      	bmi.n	8008142 <_puts_r+0x4e>
 800813c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800813e:	f000 f98d 	bl	800845c <__retarget_lock_release_recursive>
 8008142:	4628      	mov	r0, r5
 8008144:	bd70      	pop	{r4, r5, r6, pc}
 8008146:	2b00      	cmp	r3, #0
 8008148:	da04      	bge.n	8008154 <_puts_r+0x60>
 800814a:	69a2      	ldr	r2, [r4, #24]
 800814c:	429a      	cmp	r2, r3
 800814e:	dc17      	bgt.n	8008180 <_puts_r+0x8c>
 8008150:	290a      	cmp	r1, #10
 8008152:	d015      	beq.n	8008180 <_puts_r+0x8c>
 8008154:	6823      	ldr	r3, [r4, #0]
 8008156:	1c5a      	adds	r2, r3, #1
 8008158:	6022      	str	r2, [r4, #0]
 800815a:	7019      	strb	r1, [r3, #0]
 800815c:	68a3      	ldr	r3, [r4, #8]
 800815e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008162:	3b01      	subs	r3, #1
 8008164:	60a3      	str	r3, [r4, #8]
 8008166:	2900      	cmp	r1, #0
 8008168:	d1ed      	bne.n	8008146 <_puts_r+0x52>
 800816a:	2b00      	cmp	r3, #0
 800816c:	da11      	bge.n	8008192 <_puts_r+0x9e>
 800816e:	4622      	mov	r2, r4
 8008170:	210a      	movs	r1, #10
 8008172:	4628      	mov	r0, r5
 8008174:	f000 f85f 	bl	8008236 <__swbuf_r>
 8008178:	3001      	adds	r0, #1
 800817a:	d0d7      	beq.n	800812c <_puts_r+0x38>
 800817c:	250a      	movs	r5, #10
 800817e:	e7d7      	b.n	8008130 <_puts_r+0x3c>
 8008180:	4622      	mov	r2, r4
 8008182:	4628      	mov	r0, r5
 8008184:	f000 f857 	bl	8008236 <__swbuf_r>
 8008188:	3001      	adds	r0, #1
 800818a:	d1e7      	bne.n	800815c <_puts_r+0x68>
 800818c:	e7ce      	b.n	800812c <_puts_r+0x38>
 800818e:	3e01      	subs	r6, #1
 8008190:	e7e4      	b.n	800815c <_puts_r+0x68>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	6022      	str	r2, [r4, #0]
 8008198:	220a      	movs	r2, #10
 800819a:	701a      	strb	r2, [r3, #0]
 800819c:	e7ee      	b.n	800817c <_puts_r+0x88>
	...

080081a0 <puts>:
 80081a0:	4b02      	ldr	r3, [pc, #8]	@ (80081ac <puts+0xc>)
 80081a2:	4601      	mov	r1, r0
 80081a4:	6818      	ldr	r0, [r3, #0]
 80081a6:	f7ff bfa5 	b.w	80080f4 <_puts_r>
 80081aa:	bf00      	nop
 80081ac:	20000018 	.word	0x20000018

080081b0 <__sread>:
 80081b0:	b510      	push	{r4, lr}
 80081b2:	460c      	mov	r4, r1
 80081b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081b8:	f000 f900 	bl	80083bc <_read_r>
 80081bc:	2800      	cmp	r0, #0
 80081be:	bfab      	itete	ge
 80081c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80081c2:	89a3      	ldrhlt	r3, [r4, #12]
 80081c4:	181b      	addge	r3, r3, r0
 80081c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80081ca:	bfac      	ite	ge
 80081cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80081ce:	81a3      	strhlt	r3, [r4, #12]
 80081d0:	bd10      	pop	{r4, pc}

080081d2 <__swrite>:
 80081d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d6:	461f      	mov	r7, r3
 80081d8:	898b      	ldrh	r3, [r1, #12]
 80081da:	05db      	lsls	r3, r3, #23
 80081dc:	4605      	mov	r5, r0
 80081de:	460c      	mov	r4, r1
 80081e0:	4616      	mov	r6, r2
 80081e2:	d505      	bpl.n	80081f0 <__swrite+0x1e>
 80081e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e8:	2302      	movs	r3, #2
 80081ea:	2200      	movs	r2, #0
 80081ec:	f000 f8d4 	bl	8008398 <_lseek_r>
 80081f0:	89a3      	ldrh	r3, [r4, #12]
 80081f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081fa:	81a3      	strh	r3, [r4, #12]
 80081fc:	4632      	mov	r2, r6
 80081fe:	463b      	mov	r3, r7
 8008200:	4628      	mov	r0, r5
 8008202:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008206:	f000 b8eb 	b.w	80083e0 <_write_r>

0800820a <__sseek>:
 800820a:	b510      	push	{r4, lr}
 800820c:	460c      	mov	r4, r1
 800820e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008212:	f000 f8c1 	bl	8008398 <_lseek_r>
 8008216:	1c43      	adds	r3, r0, #1
 8008218:	89a3      	ldrh	r3, [r4, #12]
 800821a:	bf15      	itete	ne
 800821c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800821e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008222:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008226:	81a3      	strheq	r3, [r4, #12]
 8008228:	bf18      	it	ne
 800822a:	81a3      	strhne	r3, [r4, #12]
 800822c:	bd10      	pop	{r4, pc}

0800822e <__sclose>:
 800822e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008232:	f000 b8a1 	b.w	8008378 <_close_r>

08008236 <__swbuf_r>:
 8008236:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008238:	460e      	mov	r6, r1
 800823a:	4614      	mov	r4, r2
 800823c:	4605      	mov	r5, r0
 800823e:	b118      	cbz	r0, 8008248 <__swbuf_r+0x12>
 8008240:	6a03      	ldr	r3, [r0, #32]
 8008242:	b90b      	cbnz	r3, 8008248 <__swbuf_r+0x12>
 8008244:	f7ff ff20 	bl	8008088 <__sinit>
 8008248:	69a3      	ldr	r3, [r4, #24]
 800824a:	60a3      	str	r3, [r4, #8]
 800824c:	89a3      	ldrh	r3, [r4, #12]
 800824e:	071a      	lsls	r2, r3, #28
 8008250:	d501      	bpl.n	8008256 <__swbuf_r+0x20>
 8008252:	6923      	ldr	r3, [r4, #16]
 8008254:	b943      	cbnz	r3, 8008268 <__swbuf_r+0x32>
 8008256:	4621      	mov	r1, r4
 8008258:	4628      	mov	r0, r5
 800825a:	f000 f82b 	bl	80082b4 <__swsetup_r>
 800825e:	b118      	cbz	r0, 8008268 <__swbuf_r+0x32>
 8008260:	f04f 37ff 	mov.w	r7, #4294967295
 8008264:	4638      	mov	r0, r7
 8008266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008268:	6823      	ldr	r3, [r4, #0]
 800826a:	6922      	ldr	r2, [r4, #16]
 800826c:	1a98      	subs	r0, r3, r2
 800826e:	6963      	ldr	r3, [r4, #20]
 8008270:	b2f6      	uxtb	r6, r6
 8008272:	4283      	cmp	r3, r0
 8008274:	4637      	mov	r7, r6
 8008276:	dc05      	bgt.n	8008284 <__swbuf_r+0x4e>
 8008278:	4621      	mov	r1, r4
 800827a:	4628      	mov	r0, r5
 800827c:	f001 fc42 	bl	8009b04 <_fflush_r>
 8008280:	2800      	cmp	r0, #0
 8008282:	d1ed      	bne.n	8008260 <__swbuf_r+0x2a>
 8008284:	68a3      	ldr	r3, [r4, #8]
 8008286:	3b01      	subs	r3, #1
 8008288:	60a3      	str	r3, [r4, #8]
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	1c5a      	adds	r2, r3, #1
 800828e:	6022      	str	r2, [r4, #0]
 8008290:	701e      	strb	r6, [r3, #0]
 8008292:	6962      	ldr	r2, [r4, #20]
 8008294:	1c43      	adds	r3, r0, #1
 8008296:	429a      	cmp	r2, r3
 8008298:	d004      	beq.n	80082a4 <__swbuf_r+0x6e>
 800829a:	89a3      	ldrh	r3, [r4, #12]
 800829c:	07db      	lsls	r3, r3, #31
 800829e:	d5e1      	bpl.n	8008264 <__swbuf_r+0x2e>
 80082a0:	2e0a      	cmp	r6, #10
 80082a2:	d1df      	bne.n	8008264 <__swbuf_r+0x2e>
 80082a4:	4621      	mov	r1, r4
 80082a6:	4628      	mov	r0, r5
 80082a8:	f001 fc2c 	bl	8009b04 <_fflush_r>
 80082ac:	2800      	cmp	r0, #0
 80082ae:	d0d9      	beq.n	8008264 <__swbuf_r+0x2e>
 80082b0:	e7d6      	b.n	8008260 <__swbuf_r+0x2a>
	...

080082b4 <__swsetup_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4b29      	ldr	r3, [pc, #164]	@ (800835c <__swsetup_r+0xa8>)
 80082b8:	4605      	mov	r5, r0
 80082ba:	6818      	ldr	r0, [r3, #0]
 80082bc:	460c      	mov	r4, r1
 80082be:	b118      	cbz	r0, 80082c8 <__swsetup_r+0x14>
 80082c0:	6a03      	ldr	r3, [r0, #32]
 80082c2:	b90b      	cbnz	r3, 80082c8 <__swsetup_r+0x14>
 80082c4:	f7ff fee0 	bl	8008088 <__sinit>
 80082c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082cc:	0719      	lsls	r1, r3, #28
 80082ce:	d422      	bmi.n	8008316 <__swsetup_r+0x62>
 80082d0:	06da      	lsls	r2, r3, #27
 80082d2:	d407      	bmi.n	80082e4 <__swsetup_r+0x30>
 80082d4:	2209      	movs	r2, #9
 80082d6:	602a      	str	r2, [r5, #0]
 80082d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082dc:	81a3      	strh	r3, [r4, #12]
 80082de:	f04f 30ff 	mov.w	r0, #4294967295
 80082e2:	e033      	b.n	800834c <__swsetup_r+0x98>
 80082e4:	0758      	lsls	r0, r3, #29
 80082e6:	d512      	bpl.n	800830e <__swsetup_r+0x5a>
 80082e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082ea:	b141      	cbz	r1, 80082fe <__swsetup_r+0x4a>
 80082ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082f0:	4299      	cmp	r1, r3
 80082f2:	d002      	beq.n	80082fa <__swsetup_r+0x46>
 80082f4:	4628      	mov	r0, r5
 80082f6:	f000 feff 	bl	80090f8 <_free_r>
 80082fa:	2300      	movs	r3, #0
 80082fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80082fe:	89a3      	ldrh	r3, [r4, #12]
 8008300:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008304:	81a3      	strh	r3, [r4, #12]
 8008306:	2300      	movs	r3, #0
 8008308:	6063      	str	r3, [r4, #4]
 800830a:	6923      	ldr	r3, [r4, #16]
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	89a3      	ldrh	r3, [r4, #12]
 8008310:	f043 0308 	orr.w	r3, r3, #8
 8008314:	81a3      	strh	r3, [r4, #12]
 8008316:	6923      	ldr	r3, [r4, #16]
 8008318:	b94b      	cbnz	r3, 800832e <__swsetup_r+0x7a>
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008320:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008324:	d003      	beq.n	800832e <__swsetup_r+0x7a>
 8008326:	4621      	mov	r1, r4
 8008328:	4628      	mov	r0, r5
 800832a:	f001 fc39 	bl	8009ba0 <__smakebuf_r>
 800832e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008332:	f013 0201 	ands.w	r2, r3, #1
 8008336:	d00a      	beq.n	800834e <__swsetup_r+0x9a>
 8008338:	2200      	movs	r2, #0
 800833a:	60a2      	str	r2, [r4, #8]
 800833c:	6962      	ldr	r2, [r4, #20]
 800833e:	4252      	negs	r2, r2
 8008340:	61a2      	str	r2, [r4, #24]
 8008342:	6922      	ldr	r2, [r4, #16]
 8008344:	b942      	cbnz	r2, 8008358 <__swsetup_r+0xa4>
 8008346:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800834a:	d1c5      	bne.n	80082d8 <__swsetup_r+0x24>
 800834c:	bd38      	pop	{r3, r4, r5, pc}
 800834e:	0799      	lsls	r1, r3, #30
 8008350:	bf58      	it	pl
 8008352:	6962      	ldrpl	r2, [r4, #20]
 8008354:	60a2      	str	r2, [r4, #8]
 8008356:	e7f4      	b.n	8008342 <__swsetup_r+0x8e>
 8008358:	2000      	movs	r0, #0
 800835a:	e7f7      	b.n	800834c <__swsetup_r+0x98>
 800835c:	20000018 	.word	0x20000018

08008360 <memset>:
 8008360:	4402      	add	r2, r0
 8008362:	4603      	mov	r3, r0
 8008364:	4293      	cmp	r3, r2
 8008366:	d100      	bne.n	800836a <memset+0xa>
 8008368:	4770      	bx	lr
 800836a:	f803 1b01 	strb.w	r1, [r3], #1
 800836e:	e7f9      	b.n	8008364 <memset+0x4>

08008370 <_localeconv_r>:
 8008370:	4800      	ldr	r0, [pc, #0]	@ (8008374 <_localeconv_r+0x4>)
 8008372:	4770      	bx	lr
 8008374:	20000158 	.word	0x20000158

08008378 <_close_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	4d06      	ldr	r5, [pc, #24]	@ (8008394 <_close_r+0x1c>)
 800837c:	2300      	movs	r3, #0
 800837e:	4604      	mov	r4, r0
 8008380:	4608      	mov	r0, r1
 8008382:	602b      	str	r3, [r5, #0]
 8008384:	f7f9 ff66 	bl	8002254 <_close>
 8008388:	1c43      	adds	r3, r0, #1
 800838a:	d102      	bne.n	8008392 <_close_r+0x1a>
 800838c:	682b      	ldr	r3, [r5, #0]
 800838e:	b103      	cbz	r3, 8008392 <_close_r+0x1a>
 8008390:	6023      	str	r3, [r4, #0]
 8008392:	bd38      	pop	{r3, r4, r5, pc}
 8008394:	200006c0 	.word	0x200006c0

08008398 <_lseek_r>:
 8008398:	b538      	push	{r3, r4, r5, lr}
 800839a:	4d07      	ldr	r5, [pc, #28]	@ (80083b8 <_lseek_r+0x20>)
 800839c:	4604      	mov	r4, r0
 800839e:	4608      	mov	r0, r1
 80083a0:	4611      	mov	r1, r2
 80083a2:	2200      	movs	r2, #0
 80083a4:	602a      	str	r2, [r5, #0]
 80083a6:	461a      	mov	r2, r3
 80083a8:	f7f9 ff7b 	bl	80022a2 <_lseek>
 80083ac:	1c43      	adds	r3, r0, #1
 80083ae:	d102      	bne.n	80083b6 <_lseek_r+0x1e>
 80083b0:	682b      	ldr	r3, [r5, #0]
 80083b2:	b103      	cbz	r3, 80083b6 <_lseek_r+0x1e>
 80083b4:	6023      	str	r3, [r4, #0]
 80083b6:	bd38      	pop	{r3, r4, r5, pc}
 80083b8:	200006c0 	.word	0x200006c0

080083bc <_read_r>:
 80083bc:	b538      	push	{r3, r4, r5, lr}
 80083be:	4d07      	ldr	r5, [pc, #28]	@ (80083dc <_read_r+0x20>)
 80083c0:	4604      	mov	r4, r0
 80083c2:	4608      	mov	r0, r1
 80083c4:	4611      	mov	r1, r2
 80083c6:	2200      	movs	r2, #0
 80083c8:	602a      	str	r2, [r5, #0]
 80083ca:	461a      	mov	r2, r3
 80083cc:	f7f9 ff25 	bl	800221a <_read>
 80083d0:	1c43      	adds	r3, r0, #1
 80083d2:	d102      	bne.n	80083da <_read_r+0x1e>
 80083d4:	682b      	ldr	r3, [r5, #0]
 80083d6:	b103      	cbz	r3, 80083da <_read_r+0x1e>
 80083d8:	6023      	str	r3, [r4, #0]
 80083da:	bd38      	pop	{r3, r4, r5, pc}
 80083dc:	200006c0 	.word	0x200006c0

080083e0 <_write_r>:
 80083e0:	b538      	push	{r3, r4, r5, lr}
 80083e2:	4d07      	ldr	r5, [pc, #28]	@ (8008400 <_write_r+0x20>)
 80083e4:	4604      	mov	r4, r0
 80083e6:	4608      	mov	r0, r1
 80083e8:	4611      	mov	r1, r2
 80083ea:	2200      	movs	r2, #0
 80083ec:	602a      	str	r2, [r5, #0]
 80083ee:	461a      	mov	r2, r3
 80083f0:	f7f9 fb76 	bl	8001ae0 <_write>
 80083f4:	1c43      	adds	r3, r0, #1
 80083f6:	d102      	bne.n	80083fe <_write_r+0x1e>
 80083f8:	682b      	ldr	r3, [r5, #0]
 80083fa:	b103      	cbz	r3, 80083fe <_write_r+0x1e>
 80083fc:	6023      	str	r3, [r4, #0]
 80083fe:	bd38      	pop	{r3, r4, r5, pc}
 8008400:	200006c0 	.word	0x200006c0

08008404 <__errno>:
 8008404:	4b01      	ldr	r3, [pc, #4]	@ (800840c <__errno+0x8>)
 8008406:	6818      	ldr	r0, [r3, #0]
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop
 800840c:	20000018 	.word	0x20000018

08008410 <__libc_init_array>:
 8008410:	b570      	push	{r4, r5, r6, lr}
 8008412:	4d0d      	ldr	r5, [pc, #52]	@ (8008448 <__libc_init_array+0x38>)
 8008414:	4c0d      	ldr	r4, [pc, #52]	@ (800844c <__libc_init_array+0x3c>)
 8008416:	1b64      	subs	r4, r4, r5
 8008418:	10a4      	asrs	r4, r4, #2
 800841a:	2600      	movs	r6, #0
 800841c:	42a6      	cmp	r6, r4
 800841e:	d109      	bne.n	8008434 <__libc_init_array+0x24>
 8008420:	4d0b      	ldr	r5, [pc, #44]	@ (8008450 <__libc_init_array+0x40>)
 8008422:	4c0c      	ldr	r4, [pc, #48]	@ (8008454 <__libc_init_array+0x44>)
 8008424:	f001 fe7e 	bl	800a124 <_init>
 8008428:	1b64      	subs	r4, r4, r5
 800842a:	10a4      	asrs	r4, r4, #2
 800842c:	2600      	movs	r6, #0
 800842e:	42a6      	cmp	r6, r4
 8008430:	d105      	bne.n	800843e <__libc_init_array+0x2e>
 8008432:	bd70      	pop	{r4, r5, r6, pc}
 8008434:	f855 3b04 	ldr.w	r3, [r5], #4
 8008438:	4798      	blx	r3
 800843a:	3601      	adds	r6, #1
 800843c:	e7ee      	b.n	800841c <__libc_init_array+0xc>
 800843e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008442:	4798      	blx	r3
 8008444:	3601      	adds	r6, #1
 8008446:	e7f2      	b.n	800842e <__libc_init_array+0x1e>
 8008448:	0800a520 	.word	0x0800a520
 800844c:	0800a520 	.word	0x0800a520
 8008450:	0800a520 	.word	0x0800a520
 8008454:	0800a524 	.word	0x0800a524

08008458 <__retarget_lock_init_recursive>:
 8008458:	4770      	bx	lr

0800845a <__retarget_lock_acquire_recursive>:
 800845a:	4770      	bx	lr

0800845c <__retarget_lock_release_recursive>:
 800845c:	4770      	bx	lr

0800845e <quorem>:
 800845e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008462:	6903      	ldr	r3, [r0, #16]
 8008464:	690c      	ldr	r4, [r1, #16]
 8008466:	42a3      	cmp	r3, r4
 8008468:	4607      	mov	r7, r0
 800846a:	db7e      	blt.n	800856a <quorem+0x10c>
 800846c:	3c01      	subs	r4, #1
 800846e:	f101 0814 	add.w	r8, r1, #20
 8008472:	00a3      	lsls	r3, r4, #2
 8008474:	f100 0514 	add.w	r5, r0, #20
 8008478:	9300      	str	r3, [sp, #0]
 800847a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800847e:	9301      	str	r3, [sp, #4]
 8008480:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008484:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008488:	3301      	adds	r3, #1
 800848a:	429a      	cmp	r2, r3
 800848c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008490:	fbb2 f6f3 	udiv	r6, r2, r3
 8008494:	d32e      	bcc.n	80084f4 <quorem+0x96>
 8008496:	f04f 0a00 	mov.w	sl, #0
 800849a:	46c4      	mov	ip, r8
 800849c:	46ae      	mov	lr, r5
 800849e:	46d3      	mov	fp, sl
 80084a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80084a4:	b298      	uxth	r0, r3
 80084a6:	fb06 a000 	mla	r0, r6, r0, sl
 80084aa:	0c02      	lsrs	r2, r0, #16
 80084ac:	0c1b      	lsrs	r3, r3, #16
 80084ae:	fb06 2303 	mla	r3, r6, r3, r2
 80084b2:	f8de 2000 	ldr.w	r2, [lr]
 80084b6:	b280      	uxth	r0, r0
 80084b8:	b292      	uxth	r2, r2
 80084ba:	1a12      	subs	r2, r2, r0
 80084bc:	445a      	add	r2, fp
 80084be:	f8de 0000 	ldr.w	r0, [lr]
 80084c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80084cc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80084d0:	b292      	uxth	r2, r2
 80084d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80084d6:	45e1      	cmp	r9, ip
 80084d8:	f84e 2b04 	str.w	r2, [lr], #4
 80084dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80084e0:	d2de      	bcs.n	80084a0 <quorem+0x42>
 80084e2:	9b00      	ldr	r3, [sp, #0]
 80084e4:	58eb      	ldr	r3, [r5, r3]
 80084e6:	b92b      	cbnz	r3, 80084f4 <quorem+0x96>
 80084e8:	9b01      	ldr	r3, [sp, #4]
 80084ea:	3b04      	subs	r3, #4
 80084ec:	429d      	cmp	r5, r3
 80084ee:	461a      	mov	r2, r3
 80084f0:	d32f      	bcc.n	8008552 <quorem+0xf4>
 80084f2:	613c      	str	r4, [r7, #16]
 80084f4:	4638      	mov	r0, r7
 80084f6:	f001 f979 	bl	80097ec <__mcmp>
 80084fa:	2800      	cmp	r0, #0
 80084fc:	db25      	blt.n	800854a <quorem+0xec>
 80084fe:	4629      	mov	r1, r5
 8008500:	2000      	movs	r0, #0
 8008502:	f858 2b04 	ldr.w	r2, [r8], #4
 8008506:	f8d1 c000 	ldr.w	ip, [r1]
 800850a:	fa1f fe82 	uxth.w	lr, r2
 800850e:	fa1f f38c 	uxth.w	r3, ip
 8008512:	eba3 030e 	sub.w	r3, r3, lr
 8008516:	4403      	add	r3, r0
 8008518:	0c12      	lsrs	r2, r2, #16
 800851a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800851e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008522:	b29b      	uxth	r3, r3
 8008524:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008528:	45c1      	cmp	r9, r8
 800852a:	f841 3b04 	str.w	r3, [r1], #4
 800852e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008532:	d2e6      	bcs.n	8008502 <quorem+0xa4>
 8008534:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008538:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800853c:	b922      	cbnz	r2, 8008548 <quorem+0xea>
 800853e:	3b04      	subs	r3, #4
 8008540:	429d      	cmp	r5, r3
 8008542:	461a      	mov	r2, r3
 8008544:	d30b      	bcc.n	800855e <quorem+0x100>
 8008546:	613c      	str	r4, [r7, #16]
 8008548:	3601      	adds	r6, #1
 800854a:	4630      	mov	r0, r6
 800854c:	b003      	add	sp, #12
 800854e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008552:	6812      	ldr	r2, [r2, #0]
 8008554:	3b04      	subs	r3, #4
 8008556:	2a00      	cmp	r2, #0
 8008558:	d1cb      	bne.n	80084f2 <quorem+0x94>
 800855a:	3c01      	subs	r4, #1
 800855c:	e7c6      	b.n	80084ec <quorem+0x8e>
 800855e:	6812      	ldr	r2, [r2, #0]
 8008560:	3b04      	subs	r3, #4
 8008562:	2a00      	cmp	r2, #0
 8008564:	d1ef      	bne.n	8008546 <quorem+0xe8>
 8008566:	3c01      	subs	r4, #1
 8008568:	e7ea      	b.n	8008540 <quorem+0xe2>
 800856a:	2000      	movs	r0, #0
 800856c:	e7ee      	b.n	800854c <quorem+0xee>
	...

08008570 <_dtoa_r>:
 8008570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008574:	69c7      	ldr	r7, [r0, #28]
 8008576:	b099      	sub	sp, #100	@ 0x64
 8008578:	ed8d 0b02 	vstr	d0, [sp, #8]
 800857c:	ec55 4b10 	vmov	r4, r5, d0
 8008580:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008582:	9109      	str	r1, [sp, #36]	@ 0x24
 8008584:	4683      	mov	fp, r0
 8008586:	920e      	str	r2, [sp, #56]	@ 0x38
 8008588:	9313      	str	r3, [sp, #76]	@ 0x4c
 800858a:	b97f      	cbnz	r7, 80085ac <_dtoa_r+0x3c>
 800858c:	2010      	movs	r0, #16
 800858e:	f000 fdfd 	bl	800918c <malloc>
 8008592:	4602      	mov	r2, r0
 8008594:	f8cb 001c 	str.w	r0, [fp, #28]
 8008598:	b920      	cbnz	r0, 80085a4 <_dtoa_r+0x34>
 800859a:	4ba7      	ldr	r3, [pc, #668]	@ (8008838 <_dtoa_r+0x2c8>)
 800859c:	21ef      	movs	r1, #239	@ 0xef
 800859e:	48a7      	ldr	r0, [pc, #668]	@ (800883c <_dtoa_r+0x2cc>)
 80085a0:	f001 fb7a 	bl	8009c98 <__assert_func>
 80085a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80085a8:	6007      	str	r7, [r0, #0]
 80085aa:	60c7      	str	r7, [r0, #12]
 80085ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085b0:	6819      	ldr	r1, [r3, #0]
 80085b2:	b159      	cbz	r1, 80085cc <_dtoa_r+0x5c>
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	604a      	str	r2, [r1, #4]
 80085b8:	2301      	movs	r3, #1
 80085ba:	4093      	lsls	r3, r2
 80085bc:	608b      	str	r3, [r1, #8]
 80085be:	4658      	mov	r0, fp
 80085c0:	f000 feda 	bl	8009378 <_Bfree>
 80085c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085c8:	2200      	movs	r2, #0
 80085ca:	601a      	str	r2, [r3, #0]
 80085cc:	1e2b      	subs	r3, r5, #0
 80085ce:	bfb9      	ittee	lt
 80085d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80085d4:	9303      	strlt	r3, [sp, #12]
 80085d6:	2300      	movge	r3, #0
 80085d8:	6033      	strge	r3, [r6, #0]
 80085da:	9f03      	ldr	r7, [sp, #12]
 80085dc:	4b98      	ldr	r3, [pc, #608]	@ (8008840 <_dtoa_r+0x2d0>)
 80085de:	bfbc      	itt	lt
 80085e0:	2201      	movlt	r2, #1
 80085e2:	6032      	strlt	r2, [r6, #0]
 80085e4:	43bb      	bics	r3, r7
 80085e6:	d112      	bne.n	800860e <_dtoa_r+0x9e>
 80085e8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80085ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80085ee:	6013      	str	r3, [r2, #0]
 80085f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80085f4:	4323      	orrs	r3, r4
 80085f6:	f000 854d 	beq.w	8009094 <_dtoa_r+0xb24>
 80085fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80085fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008854 <_dtoa_r+0x2e4>
 8008600:	2b00      	cmp	r3, #0
 8008602:	f000 854f 	beq.w	80090a4 <_dtoa_r+0xb34>
 8008606:	f10a 0303 	add.w	r3, sl, #3
 800860a:	f000 bd49 	b.w	80090a0 <_dtoa_r+0xb30>
 800860e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008612:	2200      	movs	r2, #0
 8008614:	ec51 0b17 	vmov	r0, r1, d7
 8008618:	2300      	movs	r3, #0
 800861a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800861e:	f7f8 fa53 	bl	8000ac8 <__aeabi_dcmpeq>
 8008622:	4680      	mov	r8, r0
 8008624:	b158      	cbz	r0, 800863e <_dtoa_r+0xce>
 8008626:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008628:	2301      	movs	r3, #1
 800862a:	6013      	str	r3, [r2, #0]
 800862c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800862e:	b113      	cbz	r3, 8008636 <_dtoa_r+0xc6>
 8008630:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008632:	4b84      	ldr	r3, [pc, #528]	@ (8008844 <_dtoa_r+0x2d4>)
 8008634:	6013      	str	r3, [r2, #0]
 8008636:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008858 <_dtoa_r+0x2e8>
 800863a:	f000 bd33 	b.w	80090a4 <_dtoa_r+0xb34>
 800863e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008642:	aa16      	add	r2, sp, #88	@ 0x58
 8008644:	a917      	add	r1, sp, #92	@ 0x5c
 8008646:	4658      	mov	r0, fp
 8008648:	f001 f980 	bl	800994c <__d2b>
 800864c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008650:	4681      	mov	r9, r0
 8008652:	2e00      	cmp	r6, #0
 8008654:	d077      	beq.n	8008746 <_dtoa_r+0x1d6>
 8008656:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008658:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800865c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008660:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008664:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008668:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800866c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008670:	4619      	mov	r1, r3
 8008672:	2200      	movs	r2, #0
 8008674:	4b74      	ldr	r3, [pc, #464]	@ (8008848 <_dtoa_r+0x2d8>)
 8008676:	f7f7 fe07 	bl	8000288 <__aeabi_dsub>
 800867a:	a369      	add	r3, pc, #420	@ (adr r3, 8008820 <_dtoa_r+0x2b0>)
 800867c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008680:	f7f7 ffba 	bl	80005f8 <__aeabi_dmul>
 8008684:	a368      	add	r3, pc, #416	@ (adr r3, 8008828 <_dtoa_r+0x2b8>)
 8008686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868a:	f7f7 fdff 	bl	800028c <__adddf3>
 800868e:	4604      	mov	r4, r0
 8008690:	4630      	mov	r0, r6
 8008692:	460d      	mov	r5, r1
 8008694:	f7f7 ff46 	bl	8000524 <__aeabi_i2d>
 8008698:	a365      	add	r3, pc, #404	@ (adr r3, 8008830 <_dtoa_r+0x2c0>)
 800869a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869e:	f7f7 ffab 	bl	80005f8 <__aeabi_dmul>
 80086a2:	4602      	mov	r2, r0
 80086a4:	460b      	mov	r3, r1
 80086a6:	4620      	mov	r0, r4
 80086a8:	4629      	mov	r1, r5
 80086aa:	f7f7 fdef 	bl	800028c <__adddf3>
 80086ae:	4604      	mov	r4, r0
 80086b0:	460d      	mov	r5, r1
 80086b2:	f7f8 fa51 	bl	8000b58 <__aeabi_d2iz>
 80086b6:	2200      	movs	r2, #0
 80086b8:	4607      	mov	r7, r0
 80086ba:	2300      	movs	r3, #0
 80086bc:	4620      	mov	r0, r4
 80086be:	4629      	mov	r1, r5
 80086c0:	f7f8 fa0c 	bl	8000adc <__aeabi_dcmplt>
 80086c4:	b140      	cbz	r0, 80086d8 <_dtoa_r+0x168>
 80086c6:	4638      	mov	r0, r7
 80086c8:	f7f7 ff2c 	bl	8000524 <__aeabi_i2d>
 80086cc:	4622      	mov	r2, r4
 80086ce:	462b      	mov	r3, r5
 80086d0:	f7f8 f9fa 	bl	8000ac8 <__aeabi_dcmpeq>
 80086d4:	b900      	cbnz	r0, 80086d8 <_dtoa_r+0x168>
 80086d6:	3f01      	subs	r7, #1
 80086d8:	2f16      	cmp	r7, #22
 80086da:	d851      	bhi.n	8008780 <_dtoa_r+0x210>
 80086dc:	4b5b      	ldr	r3, [pc, #364]	@ (800884c <_dtoa_r+0x2dc>)
 80086de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80086e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086ea:	f7f8 f9f7 	bl	8000adc <__aeabi_dcmplt>
 80086ee:	2800      	cmp	r0, #0
 80086f0:	d048      	beq.n	8008784 <_dtoa_r+0x214>
 80086f2:	3f01      	subs	r7, #1
 80086f4:	2300      	movs	r3, #0
 80086f6:	9312      	str	r3, [sp, #72]	@ 0x48
 80086f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80086fa:	1b9b      	subs	r3, r3, r6
 80086fc:	1e5a      	subs	r2, r3, #1
 80086fe:	bf44      	itt	mi
 8008700:	f1c3 0801 	rsbmi	r8, r3, #1
 8008704:	2300      	movmi	r3, #0
 8008706:	9208      	str	r2, [sp, #32]
 8008708:	bf54      	ite	pl
 800870a:	f04f 0800 	movpl.w	r8, #0
 800870e:	9308      	strmi	r3, [sp, #32]
 8008710:	2f00      	cmp	r7, #0
 8008712:	db39      	blt.n	8008788 <_dtoa_r+0x218>
 8008714:	9b08      	ldr	r3, [sp, #32]
 8008716:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008718:	443b      	add	r3, r7
 800871a:	9308      	str	r3, [sp, #32]
 800871c:	2300      	movs	r3, #0
 800871e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008722:	2b09      	cmp	r3, #9
 8008724:	d864      	bhi.n	80087f0 <_dtoa_r+0x280>
 8008726:	2b05      	cmp	r3, #5
 8008728:	bfc4      	itt	gt
 800872a:	3b04      	subgt	r3, #4
 800872c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800872e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008730:	f1a3 0302 	sub.w	r3, r3, #2
 8008734:	bfcc      	ite	gt
 8008736:	2400      	movgt	r4, #0
 8008738:	2401      	movle	r4, #1
 800873a:	2b03      	cmp	r3, #3
 800873c:	d863      	bhi.n	8008806 <_dtoa_r+0x296>
 800873e:	e8df f003 	tbb	[pc, r3]
 8008742:	372a      	.short	0x372a
 8008744:	5535      	.short	0x5535
 8008746:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800874a:	441e      	add	r6, r3
 800874c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008750:	2b20      	cmp	r3, #32
 8008752:	bfc1      	itttt	gt
 8008754:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008758:	409f      	lslgt	r7, r3
 800875a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800875e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008762:	bfd6      	itet	le
 8008764:	f1c3 0320 	rsble	r3, r3, #32
 8008768:	ea47 0003 	orrgt.w	r0, r7, r3
 800876c:	fa04 f003 	lslle.w	r0, r4, r3
 8008770:	f7f7 fec8 	bl	8000504 <__aeabi_ui2d>
 8008774:	2201      	movs	r2, #1
 8008776:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800877a:	3e01      	subs	r6, #1
 800877c:	9214      	str	r2, [sp, #80]	@ 0x50
 800877e:	e777      	b.n	8008670 <_dtoa_r+0x100>
 8008780:	2301      	movs	r3, #1
 8008782:	e7b8      	b.n	80086f6 <_dtoa_r+0x186>
 8008784:	9012      	str	r0, [sp, #72]	@ 0x48
 8008786:	e7b7      	b.n	80086f8 <_dtoa_r+0x188>
 8008788:	427b      	negs	r3, r7
 800878a:	930a      	str	r3, [sp, #40]	@ 0x28
 800878c:	2300      	movs	r3, #0
 800878e:	eba8 0807 	sub.w	r8, r8, r7
 8008792:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008794:	e7c4      	b.n	8008720 <_dtoa_r+0x1b0>
 8008796:	2300      	movs	r3, #0
 8008798:	930b      	str	r3, [sp, #44]	@ 0x2c
 800879a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800879c:	2b00      	cmp	r3, #0
 800879e:	dc35      	bgt.n	800880c <_dtoa_r+0x29c>
 80087a0:	2301      	movs	r3, #1
 80087a2:	9300      	str	r3, [sp, #0]
 80087a4:	9307      	str	r3, [sp, #28]
 80087a6:	461a      	mov	r2, r3
 80087a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80087aa:	e00b      	b.n	80087c4 <_dtoa_r+0x254>
 80087ac:	2301      	movs	r3, #1
 80087ae:	e7f3      	b.n	8008798 <_dtoa_r+0x228>
 80087b0:	2300      	movs	r3, #0
 80087b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087b6:	18fb      	adds	r3, r7, r3
 80087b8:	9300      	str	r3, [sp, #0]
 80087ba:	3301      	adds	r3, #1
 80087bc:	2b01      	cmp	r3, #1
 80087be:	9307      	str	r3, [sp, #28]
 80087c0:	bfb8      	it	lt
 80087c2:	2301      	movlt	r3, #1
 80087c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80087c8:	2100      	movs	r1, #0
 80087ca:	2204      	movs	r2, #4
 80087cc:	f102 0514 	add.w	r5, r2, #20
 80087d0:	429d      	cmp	r5, r3
 80087d2:	d91f      	bls.n	8008814 <_dtoa_r+0x2a4>
 80087d4:	6041      	str	r1, [r0, #4]
 80087d6:	4658      	mov	r0, fp
 80087d8:	f000 fd8e 	bl	80092f8 <_Balloc>
 80087dc:	4682      	mov	sl, r0
 80087de:	2800      	cmp	r0, #0
 80087e0:	d13c      	bne.n	800885c <_dtoa_r+0x2ec>
 80087e2:	4b1b      	ldr	r3, [pc, #108]	@ (8008850 <_dtoa_r+0x2e0>)
 80087e4:	4602      	mov	r2, r0
 80087e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80087ea:	e6d8      	b.n	800859e <_dtoa_r+0x2e>
 80087ec:	2301      	movs	r3, #1
 80087ee:	e7e0      	b.n	80087b2 <_dtoa_r+0x242>
 80087f0:	2401      	movs	r4, #1
 80087f2:	2300      	movs	r3, #0
 80087f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80087f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80087f8:	f04f 33ff 	mov.w	r3, #4294967295
 80087fc:	9300      	str	r3, [sp, #0]
 80087fe:	9307      	str	r3, [sp, #28]
 8008800:	2200      	movs	r2, #0
 8008802:	2312      	movs	r3, #18
 8008804:	e7d0      	b.n	80087a8 <_dtoa_r+0x238>
 8008806:	2301      	movs	r3, #1
 8008808:	930b      	str	r3, [sp, #44]	@ 0x2c
 800880a:	e7f5      	b.n	80087f8 <_dtoa_r+0x288>
 800880c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800880e:	9300      	str	r3, [sp, #0]
 8008810:	9307      	str	r3, [sp, #28]
 8008812:	e7d7      	b.n	80087c4 <_dtoa_r+0x254>
 8008814:	3101      	adds	r1, #1
 8008816:	0052      	lsls	r2, r2, #1
 8008818:	e7d8      	b.n	80087cc <_dtoa_r+0x25c>
 800881a:	bf00      	nop
 800881c:	f3af 8000 	nop.w
 8008820:	636f4361 	.word	0x636f4361
 8008824:	3fd287a7 	.word	0x3fd287a7
 8008828:	8b60c8b3 	.word	0x8b60c8b3
 800882c:	3fc68a28 	.word	0x3fc68a28
 8008830:	509f79fb 	.word	0x509f79fb
 8008834:	3fd34413 	.word	0x3fd34413
 8008838:	0800a1e5 	.word	0x0800a1e5
 800883c:	0800a1fc 	.word	0x0800a1fc
 8008840:	7ff00000 	.word	0x7ff00000
 8008844:	0800a1b5 	.word	0x0800a1b5
 8008848:	3ff80000 	.word	0x3ff80000
 800884c:	0800a2f8 	.word	0x0800a2f8
 8008850:	0800a254 	.word	0x0800a254
 8008854:	0800a1e1 	.word	0x0800a1e1
 8008858:	0800a1b4 	.word	0x0800a1b4
 800885c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008860:	6018      	str	r0, [r3, #0]
 8008862:	9b07      	ldr	r3, [sp, #28]
 8008864:	2b0e      	cmp	r3, #14
 8008866:	f200 80a4 	bhi.w	80089b2 <_dtoa_r+0x442>
 800886a:	2c00      	cmp	r4, #0
 800886c:	f000 80a1 	beq.w	80089b2 <_dtoa_r+0x442>
 8008870:	2f00      	cmp	r7, #0
 8008872:	dd33      	ble.n	80088dc <_dtoa_r+0x36c>
 8008874:	4bad      	ldr	r3, [pc, #692]	@ (8008b2c <_dtoa_r+0x5bc>)
 8008876:	f007 020f 	and.w	r2, r7, #15
 800887a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800887e:	ed93 7b00 	vldr	d7, [r3]
 8008882:	05f8      	lsls	r0, r7, #23
 8008884:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008888:	ea4f 1427 	mov.w	r4, r7, asr #4
 800888c:	d516      	bpl.n	80088bc <_dtoa_r+0x34c>
 800888e:	4ba8      	ldr	r3, [pc, #672]	@ (8008b30 <_dtoa_r+0x5c0>)
 8008890:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008894:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008898:	f7f7 ffd8 	bl	800084c <__aeabi_ddiv>
 800889c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088a0:	f004 040f 	and.w	r4, r4, #15
 80088a4:	2603      	movs	r6, #3
 80088a6:	4da2      	ldr	r5, [pc, #648]	@ (8008b30 <_dtoa_r+0x5c0>)
 80088a8:	b954      	cbnz	r4, 80088c0 <_dtoa_r+0x350>
 80088aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088b2:	f7f7 ffcb 	bl	800084c <__aeabi_ddiv>
 80088b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088ba:	e028      	b.n	800890e <_dtoa_r+0x39e>
 80088bc:	2602      	movs	r6, #2
 80088be:	e7f2      	b.n	80088a6 <_dtoa_r+0x336>
 80088c0:	07e1      	lsls	r1, r4, #31
 80088c2:	d508      	bpl.n	80088d6 <_dtoa_r+0x366>
 80088c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80088cc:	f7f7 fe94 	bl	80005f8 <__aeabi_dmul>
 80088d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088d4:	3601      	adds	r6, #1
 80088d6:	1064      	asrs	r4, r4, #1
 80088d8:	3508      	adds	r5, #8
 80088da:	e7e5      	b.n	80088a8 <_dtoa_r+0x338>
 80088dc:	f000 80d2 	beq.w	8008a84 <_dtoa_r+0x514>
 80088e0:	427c      	negs	r4, r7
 80088e2:	4b92      	ldr	r3, [pc, #584]	@ (8008b2c <_dtoa_r+0x5bc>)
 80088e4:	4d92      	ldr	r5, [pc, #584]	@ (8008b30 <_dtoa_r+0x5c0>)
 80088e6:	f004 020f 	and.w	r2, r4, #15
 80088ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80088f6:	f7f7 fe7f 	bl	80005f8 <__aeabi_dmul>
 80088fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088fe:	1124      	asrs	r4, r4, #4
 8008900:	2300      	movs	r3, #0
 8008902:	2602      	movs	r6, #2
 8008904:	2c00      	cmp	r4, #0
 8008906:	f040 80b2 	bne.w	8008a6e <_dtoa_r+0x4fe>
 800890a:	2b00      	cmp	r3, #0
 800890c:	d1d3      	bne.n	80088b6 <_dtoa_r+0x346>
 800890e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008910:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008914:	2b00      	cmp	r3, #0
 8008916:	f000 80b7 	beq.w	8008a88 <_dtoa_r+0x518>
 800891a:	4b86      	ldr	r3, [pc, #536]	@ (8008b34 <_dtoa_r+0x5c4>)
 800891c:	2200      	movs	r2, #0
 800891e:	4620      	mov	r0, r4
 8008920:	4629      	mov	r1, r5
 8008922:	f7f8 f8db 	bl	8000adc <__aeabi_dcmplt>
 8008926:	2800      	cmp	r0, #0
 8008928:	f000 80ae 	beq.w	8008a88 <_dtoa_r+0x518>
 800892c:	9b07      	ldr	r3, [sp, #28]
 800892e:	2b00      	cmp	r3, #0
 8008930:	f000 80aa 	beq.w	8008a88 <_dtoa_r+0x518>
 8008934:	9b00      	ldr	r3, [sp, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	dd37      	ble.n	80089aa <_dtoa_r+0x43a>
 800893a:	1e7b      	subs	r3, r7, #1
 800893c:	9304      	str	r3, [sp, #16]
 800893e:	4620      	mov	r0, r4
 8008940:	4b7d      	ldr	r3, [pc, #500]	@ (8008b38 <_dtoa_r+0x5c8>)
 8008942:	2200      	movs	r2, #0
 8008944:	4629      	mov	r1, r5
 8008946:	f7f7 fe57 	bl	80005f8 <__aeabi_dmul>
 800894a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800894e:	9c00      	ldr	r4, [sp, #0]
 8008950:	3601      	adds	r6, #1
 8008952:	4630      	mov	r0, r6
 8008954:	f7f7 fde6 	bl	8000524 <__aeabi_i2d>
 8008958:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800895c:	f7f7 fe4c 	bl	80005f8 <__aeabi_dmul>
 8008960:	4b76      	ldr	r3, [pc, #472]	@ (8008b3c <_dtoa_r+0x5cc>)
 8008962:	2200      	movs	r2, #0
 8008964:	f7f7 fc92 	bl	800028c <__adddf3>
 8008968:	4605      	mov	r5, r0
 800896a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800896e:	2c00      	cmp	r4, #0
 8008970:	f040 808d 	bne.w	8008a8e <_dtoa_r+0x51e>
 8008974:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008978:	4b71      	ldr	r3, [pc, #452]	@ (8008b40 <_dtoa_r+0x5d0>)
 800897a:	2200      	movs	r2, #0
 800897c:	f7f7 fc84 	bl	8000288 <__aeabi_dsub>
 8008980:	4602      	mov	r2, r0
 8008982:	460b      	mov	r3, r1
 8008984:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008988:	462a      	mov	r2, r5
 800898a:	4633      	mov	r3, r6
 800898c:	f7f8 f8c4 	bl	8000b18 <__aeabi_dcmpgt>
 8008990:	2800      	cmp	r0, #0
 8008992:	f040 828b 	bne.w	8008eac <_dtoa_r+0x93c>
 8008996:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800899a:	462a      	mov	r2, r5
 800899c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80089a0:	f7f8 f89c 	bl	8000adc <__aeabi_dcmplt>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	f040 8128 	bne.w	8008bfa <_dtoa_r+0x68a>
 80089aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80089ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80089b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	f2c0 815a 	blt.w	8008c6e <_dtoa_r+0x6fe>
 80089ba:	2f0e      	cmp	r7, #14
 80089bc:	f300 8157 	bgt.w	8008c6e <_dtoa_r+0x6fe>
 80089c0:	4b5a      	ldr	r3, [pc, #360]	@ (8008b2c <_dtoa_r+0x5bc>)
 80089c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089c6:	ed93 7b00 	vldr	d7, [r3]
 80089ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	ed8d 7b00 	vstr	d7, [sp]
 80089d2:	da03      	bge.n	80089dc <_dtoa_r+0x46c>
 80089d4:	9b07      	ldr	r3, [sp, #28]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	f340 8101 	ble.w	8008bde <_dtoa_r+0x66e>
 80089dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80089e0:	4656      	mov	r6, sl
 80089e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089e6:	4620      	mov	r0, r4
 80089e8:	4629      	mov	r1, r5
 80089ea:	f7f7 ff2f 	bl	800084c <__aeabi_ddiv>
 80089ee:	f7f8 f8b3 	bl	8000b58 <__aeabi_d2iz>
 80089f2:	4680      	mov	r8, r0
 80089f4:	f7f7 fd96 	bl	8000524 <__aeabi_i2d>
 80089f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089fc:	f7f7 fdfc 	bl	80005f8 <__aeabi_dmul>
 8008a00:	4602      	mov	r2, r0
 8008a02:	460b      	mov	r3, r1
 8008a04:	4620      	mov	r0, r4
 8008a06:	4629      	mov	r1, r5
 8008a08:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008a0c:	f7f7 fc3c 	bl	8000288 <__aeabi_dsub>
 8008a10:	f806 4b01 	strb.w	r4, [r6], #1
 8008a14:	9d07      	ldr	r5, [sp, #28]
 8008a16:	eba6 040a 	sub.w	r4, r6, sl
 8008a1a:	42a5      	cmp	r5, r4
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	460b      	mov	r3, r1
 8008a20:	f040 8117 	bne.w	8008c52 <_dtoa_r+0x6e2>
 8008a24:	f7f7 fc32 	bl	800028c <__adddf3>
 8008a28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a2c:	4604      	mov	r4, r0
 8008a2e:	460d      	mov	r5, r1
 8008a30:	f7f8 f872 	bl	8000b18 <__aeabi_dcmpgt>
 8008a34:	2800      	cmp	r0, #0
 8008a36:	f040 80f9 	bne.w	8008c2c <_dtoa_r+0x6bc>
 8008a3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a3e:	4620      	mov	r0, r4
 8008a40:	4629      	mov	r1, r5
 8008a42:	f7f8 f841 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a46:	b118      	cbz	r0, 8008a50 <_dtoa_r+0x4e0>
 8008a48:	f018 0f01 	tst.w	r8, #1
 8008a4c:	f040 80ee 	bne.w	8008c2c <_dtoa_r+0x6bc>
 8008a50:	4649      	mov	r1, r9
 8008a52:	4658      	mov	r0, fp
 8008a54:	f000 fc90 	bl	8009378 <_Bfree>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	7033      	strb	r3, [r6, #0]
 8008a5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a5e:	3701      	adds	r7, #1
 8008a60:	601f      	str	r7, [r3, #0]
 8008a62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f000 831d 	beq.w	80090a4 <_dtoa_r+0xb34>
 8008a6a:	601e      	str	r6, [r3, #0]
 8008a6c:	e31a      	b.n	80090a4 <_dtoa_r+0xb34>
 8008a6e:	07e2      	lsls	r2, r4, #31
 8008a70:	d505      	bpl.n	8008a7e <_dtoa_r+0x50e>
 8008a72:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a76:	f7f7 fdbf 	bl	80005f8 <__aeabi_dmul>
 8008a7a:	3601      	adds	r6, #1
 8008a7c:	2301      	movs	r3, #1
 8008a7e:	1064      	asrs	r4, r4, #1
 8008a80:	3508      	adds	r5, #8
 8008a82:	e73f      	b.n	8008904 <_dtoa_r+0x394>
 8008a84:	2602      	movs	r6, #2
 8008a86:	e742      	b.n	800890e <_dtoa_r+0x39e>
 8008a88:	9c07      	ldr	r4, [sp, #28]
 8008a8a:	9704      	str	r7, [sp, #16]
 8008a8c:	e761      	b.n	8008952 <_dtoa_r+0x3e2>
 8008a8e:	4b27      	ldr	r3, [pc, #156]	@ (8008b2c <_dtoa_r+0x5bc>)
 8008a90:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a92:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a96:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008a9a:	4454      	add	r4, sl
 8008a9c:	2900      	cmp	r1, #0
 8008a9e:	d053      	beq.n	8008b48 <_dtoa_r+0x5d8>
 8008aa0:	4928      	ldr	r1, [pc, #160]	@ (8008b44 <_dtoa_r+0x5d4>)
 8008aa2:	2000      	movs	r0, #0
 8008aa4:	f7f7 fed2 	bl	800084c <__aeabi_ddiv>
 8008aa8:	4633      	mov	r3, r6
 8008aaa:	462a      	mov	r2, r5
 8008aac:	f7f7 fbec 	bl	8000288 <__aeabi_dsub>
 8008ab0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ab4:	4656      	mov	r6, sl
 8008ab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008aba:	f7f8 f84d 	bl	8000b58 <__aeabi_d2iz>
 8008abe:	4605      	mov	r5, r0
 8008ac0:	f7f7 fd30 	bl	8000524 <__aeabi_i2d>
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008acc:	f7f7 fbdc 	bl	8000288 <__aeabi_dsub>
 8008ad0:	3530      	adds	r5, #48	@ 0x30
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	460b      	mov	r3, r1
 8008ad6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ada:	f806 5b01 	strb.w	r5, [r6], #1
 8008ade:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008ae2:	f7f7 fffb 	bl	8000adc <__aeabi_dcmplt>
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	d171      	bne.n	8008bce <_dtoa_r+0x65e>
 8008aea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008aee:	4911      	ldr	r1, [pc, #68]	@ (8008b34 <_dtoa_r+0x5c4>)
 8008af0:	2000      	movs	r0, #0
 8008af2:	f7f7 fbc9 	bl	8000288 <__aeabi_dsub>
 8008af6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008afa:	f7f7 ffef 	bl	8000adc <__aeabi_dcmplt>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	f040 8095 	bne.w	8008c2e <_dtoa_r+0x6be>
 8008b04:	42a6      	cmp	r6, r4
 8008b06:	f43f af50 	beq.w	80089aa <_dtoa_r+0x43a>
 8008b0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b38 <_dtoa_r+0x5c8>)
 8008b10:	2200      	movs	r2, #0
 8008b12:	f7f7 fd71 	bl	80005f8 <__aeabi_dmul>
 8008b16:	4b08      	ldr	r3, [pc, #32]	@ (8008b38 <_dtoa_r+0x5c8>)
 8008b18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b22:	f7f7 fd69 	bl	80005f8 <__aeabi_dmul>
 8008b26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b2a:	e7c4      	b.n	8008ab6 <_dtoa_r+0x546>
 8008b2c:	0800a2f8 	.word	0x0800a2f8
 8008b30:	0800a2d0 	.word	0x0800a2d0
 8008b34:	3ff00000 	.word	0x3ff00000
 8008b38:	40240000 	.word	0x40240000
 8008b3c:	401c0000 	.word	0x401c0000
 8008b40:	40140000 	.word	0x40140000
 8008b44:	3fe00000 	.word	0x3fe00000
 8008b48:	4631      	mov	r1, r6
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	f7f7 fd54 	bl	80005f8 <__aeabi_dmul>
 8008b50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008b54:	9415      	str	r4, [sp, #84]	@ 0x54
 8008b56:	4656      	mov	r6, sl
 8008b58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b5c:	f7f7 fffc 	bl	8000b58 <__aeabi_d2iz>
 8008b60:	4605      	mov	r5, r0
 8008b62:	f7f7 fcdf 	bl	8000524 <__aeabi_i2d>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b6e:	f7f7 fb8b 	bl	8000288 <__aeabi_dsub>
 8008b72:	3530      	adds	r5, #48	@ 0x30
 8008b74:	f806 5b01 	strb.w	r5, [r6], #1
 8008b78:	4602      	mov	r2, r0
 8008b7a:	460b      	mov	r3, r1
 8008b7c:	42a6      	cmp	r6, r4
 8008b7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b82:	f04f 0200 	mov.w	r2, #0
 8008b86:	d124      	bne.n	8008bd2 <_dtoa_r+0x662>
 8008b88:	4bac      	ldr	r3, [pc, #688]	@ (8008e3c <_dtoa_r+0x8cc>)
 8008b8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008b8e:	f7f7 fb7d 	bl	800028c <__adddf3>
 8008b92:	4602      	mov	r2, r0
 8008b94:	460b      	mov	r3, r1
 8008b96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b9a:	f7f7 ffbd 	bl	8000b18 <__aeabi_dcmpgt>
 8008b9e:	2800      	cmp	r0, #0
 8008ba0:	d145      	bne.n	8008c2e <_dtoa_r+0x6be>
 8008ba2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008ba6:	49a5      	ldr	r1, [pc, #660]	@ (8008e3c <_dtoa_r+0x8cc>)
 8008ba8:	2000      	movs	r0, #0
 8008baa:	f7f7 fb6d 	bl	8000288 <__aeabi_dsub>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bb6:	f7f7 ff91 	bl	8000adc <__aeabi_dcmplt>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	f43f aef5 	beq.w	80089aa <_dtoa_r+0x43a>
 8008bc0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008bc2:	1e73      	subs	r3, r6, #1
 8008bc4:	9315      	str	r3, [sp, #84]	@ 0x54
 8008bc6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008bca:	2b30      	cmp	r3, #48	@ 0x30
 8008bcc:	d0f8      	beq.n	8008bc0 <_dtoa_r+0x650>
 8008bce:	9f04      	ldr	r7, [sp, #16]
 8008bd0:	e73e      	b.n	8008a50 <_dtoa_r+0x4e0>
 8008bd2:	4b9b      	ldr	r3, [pc, #620]	@ (8008e40 <_dtoa_r+0x8d0>)
 8008bd4:	f7f7 fd10 	bl	80005f8 <__aeabi_dmul>
 8008bd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bdc:	e7bc      	b.n	8008b58 <_dtoa_r+0x5e8>
 8008bde:	d10c      	bne.n	8008bfa <_dtoa_r+0x68a>
 8008be0:	4b98      	ldr	r3, [pc, #608]	@ (8008e44 <_dtoa_r+0x8d4>)
 8008be2:	2200      	movs	r2, #0
 8008be4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008be8:	f7f7 fd06 	bl	80005f8 <__aeabi_dmul>
 8008bec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bf0:	f7f7 ff88 	bl	8000b04 <__aeabi_dcmpge>
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	f000 8157 	beq.w	8008ea8 <_dtoa_r+0x938>
 8008bfa:	2400      	movs	r4, #0
 8008bfc:	4625      	mov	r5, r4
 8008bfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c00:	43db      	mvns	r3, r3
 8008c02:	9304      	str	r3, [sp, #16]
 8008c04:	4656      	mov	r6, sl
 8008c06:	2700      	movs	r7, #0
 8008c08:	4621      	mov	r1, r4
 8008c0a:	4658      	mov	r0, fp
 8008c0c:	f000 fbb4 	bl	8009378 <_Bfree>
 8008c10:	2d00      	cmp	r5, #0
 8008c12:	d0dc      	beq.n	8008bce <_dtoa_r+0x65e>
 8008c14:	b12f      	cbz	r7, 8008c22 <_dtoa_r+0x6b2>
 8008c16:	42af      	cmp	r7, r5
 8008c18:	d003      	beq.n	8008c22 <_dtoa_r+0x6b2>
 8008c1a:	4639      	mov	r1, r7
 8008c1c:	4658      	mov	r0, fp
 8008c1e:	f000 fbab 	bl	8009378 <_Bfree>
 8008c22:	4629      	mov	r1, r5
 8008c24:	4658      	mov	r0, fp
 8008c26:	f000 fba7 	bl	8009378 <_Bfree>
 8008c2a:	e7d0      	b.n	8008bce <_dtoa_r+0x65e>
 8008c2c:	9704      	str	r7, [sp, #16]
 8008c2e:	4633      	mov	r3, r6
 8008c30:	461e      	mov	r6, r3
 8008c32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c36:	2a39      	cmp	r2, #57	@ 0x39
 8008c38:	d107      	bne.n	8008c4a <_dtoa_r+0x6da>
 8008c3a:	459a      	cmp	sl, r3
 8008c3c:	d1f8      	bne.n	8008c30 <_dtoa_r+0x6c0>
 8008c3e:	9a04      	ldr	r2, [sp, #16]
 8008c40:	3201      	adds	r2, #1
 8008c42:	9204      	str	r2, [sp, #16]
 8008c44:	2230      	movs	r2, #48	@ 0x30
 8008c46:	f88a 2000 	strb.w	r2, [sl]
 8008c4a:	781a      	ldrb	r2, [r3, #0]
 8008c4c:	3201      	adds	r2, #1
 8008c4e:	701a      	strb	r2, [r3, #0]
 8008c50:	e7bd      	b.n	8008bce <_dtoa_r+0x65e>
 8008c52:	4b7b      	ldr	r3, [pc, #492]	@ (8008e40 <_dtoa_r+0x8d0>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	f7f7 fccf 	bl	80005f8 <__aeabi_dmul>
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	4604      	mov	r4, r0
 8008c60:	460d      	mov	r5, r1
 8008c62:	f7f7 ff31 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c66:	2800      	cmp	r0, #0
 8008c68:	f43f aebb 	beq.w	80089e2 <_dtoa_r+0x472>
 8008c6c:	e6f0      	b.n	8008a50 <_dtoa_r+0x4e0>
 8008c6e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008c70:	2a00      	cmp	r2, #0
 8008c72:	f000 80db 	beq.w	8008e2c <_dtoa_r+0x8bc>
 8008c76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c78:	2a01      	cmp	r2, #1
 8008c7a:	f300 80bf 	bgt.w	8008dfc <_dtoa_r+0x88c>
 8008c7e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008c80:	2a00      	cmp	r2, #0
 8008c82:	f000 80b7 	beq.w	8008df4 <_dtoa_r+0x884>
 8008c86:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008c8a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008c8c:	4646      	mov	r6, r8
 8008c8e:	9a08      	ldr	r2, [sp, #32]
 8008c90:	2101      	movs	r1, #1
 8008c92:	441a      	add	r2, r3
 8008c94:	4658      	mov	r0, fp
 8008c96:	4498      	add	r8, r3
 8008c98:	9208      	str	r2, [sp, #32]
 8008c9a:	f000 fc21 	bl	80094e0 <__i2b>
 8008c9e:	4605      	mov	r5, r0
 8008ca0:	b15e      	cbz	r6, 8008cba <_dtoa_r+0x74a>
 8008ca2:	9b08      	ldr	r3, [sp, #32]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	dd08      	ble.n	8008cba <_dtoa_r+0x74a>
 8008ca8:	42b3      	cmp	r3, r6
 8008caa:	9a08      	ldr	r2, [sp, #32]
 8008cac:	bfa8      	it	ge
 8008cae:	4633      	movge	r3, r6
 8008cb0:	eba8 0803 	sub.w	r8, r8, r3
 8008cb4:	1af6      	subs	r6, r6, r3
 8008cb6:	1ad3      	subs	r3, r2, r3
 8008cb8:	9308      	str	r3, [sp, #32]
 8008cba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cbc:	b1f3      	cbz	r3, 8008cfc <_dtoa_r+0x78c>
 8008cbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f000 80b7 	beq.w	8008e34 <_dtoa_r+0x8c4>
 8008cc6:	b18c      	cbz	r4, 8008cec <_dtoa_r+0x77c>
 8008cc8:	4629      	mov	r1, r5
 8008cca:	4622      	mov	r2, r4
 8008ccc:	4658      	mov	r0, fp
 8008cce:	f000 fcc7 	bl	8009660 <__pow5mult>
 8008cd2:	464a      	mov	r2, r9
 8008cd4:	4601      	mov	r1, r0
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	4658      	mov	r0, fp
 8008cda:	f000 fc17 	bl	800950c <__multiply>
 8008cde:	4649      	mov	r1, r9
 8008ce0:	9004      	str	r0, [sp, #16]
 8008ce2:	4658      	mov	r0, fp
 8008ce4:	f000 fb48 	bl	8009378 <_Bfree>
 8008ce8:	9b04      	ldr	r3, [sp, #16]
 8008cea:	4699      	mov	r9, r3
 8008cec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cee:	1b1a      	subs	r2, r3, r4
 8008cf0:	d004      	beq.n	8008cfc <_dtoa_r+0x78c>
 8008cf2:	4649      	mov	r1, r9
 8008cf4:	4658      	mov	r0, fp
 8008cf6:	f000 fcb3 	bl	8009660 <__pow5mult>
 8008cfa:	4681      	mov	r9, r0
 8008cfc:	2101      	movs	r1, #1
 8008cfe:	4658      	mov	r0, fp
 8008d00:	f000 fbee 	bl	80094e0 <__i2b>
 8008d04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d06:	4604      	mov	r4, r0
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f000 81cf 	beq.w	80090ac <_dtoa_r+0xb3c>
 8008d0e:	461a      	mov	r2, r3
 8008d10:	4601      	mov	r1, r0
 8008d12:	4658      	mov	r0, fp
 8008d14:	f000 fca4 	bl	8009660 <__pow5mult>
 8008d18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	4604      	mov	r4, r0
 8008d1e:	f300 8095 	bgt.w	8008e4c <_dtoa_r+0x8dc>
 8008d22:	9b02      	ldr	r3, [sp, #8]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f040 8087 	bne.w	8008e38 <_dtoa_r+0x8c8>
 8008d2a:	9b03      	ldr	r3, [sp, #12]
 8008d2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	f040 8089 	bne.w	8008e48 <_dtoa_r+0x8d8>
 8008d36:	9b03      	ldr	r3, [sp, #12]
 8008d38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d3c:	0d1b      	lsrs	r3, r3, #20
 8008d3e:	051b      	lsls	r3, r3, #20
 8008d40:	b12b      	cbz	r3, 8008d4e <_dtoa_r+0x7de>
 8008d42:	9b08      	ldr	r3, [sp, #32]
 8008d44:	3301      	adds	r3, #1
 8008d46:	9308      	str	r3, [sp, #32]
 8008d48:	f108 0801 	add.w	r8, r8, #1
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	f000 81b0 	beq.w	80090b8 <_dtoa_r+0xb48>
 8008d58:	6923      	ldr	r3, [r4, #16]
 8008d5a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d5e:	6918      	ldr	r0, [r3, #16]
 8008d60:	f000 fb72 	bl	8009448 <__hi0bits>
 8008d64:	f1c0 0020 	rsb	r0, r0, #32
 8008d68:	9b08      	ldr	r3, [sp, #32]
 8008d6a:	4418      	add	r0, r3
 8008d6c:	f010 001f 	ands.w	r0, r0, #31
 8008d70:	d077      	beq.n	8008e62 <_dtoa_r+0x8f2>
 8008d72:	f1c0 0320 	rsb	r3, r0, #32
 8008d76:	2b04      	cmp	r3, #4
 8008d78:	dd6b      	ble.n	8008e52 <_dtoa_r+0x8e2>
 8008d7a:	9b08      	ldr	r3, [sp, #32]
 8008d7c:	f1c0 001c 	rsb	r0, r0, #28
 8008d80:	4403      	add	r3, r0
 8008d82:	4480      	add	r8, r0
 8008d84:	4406      	add	r6, r0
 8008d86:	9308      	str	r3, [sp, #32]
 8008d88:	f1b8 0f00 	cmp.w	r8, #0
 8008d8c:	dd05      	ble.n	8008d9a <_dtoa_r+0x82a>
 8008d8e:	4649      	mov	r1, r9
 8008d90:	4642      	mov	r2, r8
 8008d92:	4658      	mov	r0, fp
 8008d94:	f000 fcbe 	bl	8009714 <__lshift>
 8008d98:	4681      	mov	r9, r0
 8008d9a:	9b08      	ldr	r3, [sp, #32]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	dd05      	ble.n	8008dac <_dtoa_r+0x83c>
 8008da0:	4621      	mov	r1, r4
 8008da2:	461a      	mov	r2, r3
 8008da4:	4658      	mov	r0, fp
 8008da6:	f000 fcb5 	bl	8009714 <__lshift>
 8008daa:	4604      	mov	r4, r0
 8008dac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d059      	beq.n	8008e66 <_dtoa_r+0x8f6>
 8008db2:	4621      	mov	r1, r4
 8008db4:	4648      	mov	r0, r9
 8008db6:	f000 fd19 	bl	80097ec <__mcmp>
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	da53      	bge.n	8008e66 <_dtoa_r+0x8f6>
 8008dbe:	1e7b      	subs	r3, r7, #1
 8008dc0:	9304      	str	r3, [sp, #16]
 8008dc2:	4649      	mov	r1, r9
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	220a      	movs	r2, #10
 8008dc8:	4658      	mov	r0, fp
 8008dca:	f000 faf7 	bl	80093bc <__multadd>
 8008dce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dd0:	4681      	mov	r9, r0
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f000 8172 	beq.w	80090bc <_dtoa_r+0xb4c>
 8008dd8:	2300      	movs	r3, #0
 8008dda:	4629      	mov	r1, r5
 8008ddc:	220a      	movs	r2, #10
 8008dde:	4658      	mov	r0, fp
 8008de0:	f000 faec 	bl	80093bc <__multadd>
 8008de4:	9b00      	ldr	r3, [sp, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	4605      	mov	r5, r0
 8008dea:	dc67      	bgt.n	8008ebc <_dtoa_r+0x94c>
 8008dec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	dc41      	bgt.n	8008e76 <_dtoa_r+0x906>
 8008df2:	e063      	b.n	8008ebc <_dtoa_r+0x94c>
 8008df4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008df6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008dfa:	e746      	b.n	8008c8a <_dtoa_r+0x71a>
 8008dfc:	9b07      	ldr	r3, [sp, #28]
 8008dfe:	1e5c      	subs	r4, r3, #1
 8008e00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e02:	42a3      	cmp	r3, r4
 8008e04:	bfbf      	itttt	lt
 8008e06:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008e08:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008e0a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008e0c:	1ae3      	sublt	r3, r4, r3
 8008e0e:	bfb4      	ite	lt
 8008e10:	18d2      	addlt	r2, r2, r3
 8008e12:	1b1c      	subge	r4, r3, r4
 8008e14:	9b07      	ldr	r3, [sp, #28]
 8008e16:	bfbc      	itt	lt
 8008e18:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008e1a:	2400      	movlt	r4, #0
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	bfb5      	itete	lt
 8008e20:	eba8 0603 	sublt.w	r6, r8, r3
 8008e24:	9b07      	ldrge	r3, [sp, #28]
 8008e26:	2300      	movlt	r3, #0
 8008e28:	4646      	movge	r6, r8
 8008e2a:	e730      	b.n	8008c8e <_dtoa_r+0x71e>
 8008e2c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008e2e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008e30:	4646      	mov	r6, r8
 8008e32:	e735      	b.n	8008ca0 <_dtoa_r+0x730>
 8008e34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e36:	e75c      	b.n	8008cf2 <_dtoa_r+0x782>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	e788      	b.n	8008d4e <_dtoa_r+0x7de>
 8008e3c:	3fe00000 	.word	0x3fe00000
 8008e40:	40240000 	.word	0x40240000
 8008e44:	40140000 	.word	0x40140000
 8008e48:	9b02      	ldr	r3, [sp, #8]
 8008e4a:	e780      	b.n	8008d4e <_dtoa_r+0x7de>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e50:	e782      	b.n	8008d58 <_dtoa_r+0x7e8>
 8008e52:	d099      	beq.n	8008d88 <_dtoa_r+0x818>
 8008e54:	9a08      	ldr	r2, [sp, #32]
 8008e56:	331c      	adds	r3, #28
 8008e58:	441a      	add	r2, r3
 8008e5a:	4498      	add	r8, r3
 8008e5c:	441e      	add	r6, r3
 8008e5e:	9208      	str	r2, [sp, #32]
 8008e60:	e792      	b.n	8008d88 <_dtoa_r+0x818>
 8008e62:	4603      	mov	r3, r0
 8008e64:	e7f6      	b.n	8008e54 <_dtoa_r+0x8e4>
 8008e66:	9b07      	ldr	r3, [sp, #28]
 8008e68:	9704      	str	r7, [sp, #16]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	dc20      	bgt.n	8008eb0 <_dtoa_r+0x940>
 8008e6e:	9300      	str	r3, [sp, #0]
 8008e70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e72:	2b02      	cmp	r3, #2
 8008e74:	dd1e      	ble.n	8008eb4 <_dtoa_r+0x944>
 8008e76:	9b00      	ldr	r3, [sp, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	f47f aec0 	bne.w	8008bfe <_dtoa_r+0x68e>
 8008e7e:	4621      	mov	r1, r4
 8008e80:	2205      	movs	r2, #5
 8008e82:	4658      	mov	r0, fp
 8008e84:	f000 fa9a 	bl	80093bc <__multadd>
 8008e88:	4601      	mov	r1, r0
 8008e8a:	4604      	mov	r4, r0
 8008e8c:	4648      	mov	r0, r9
 8008e8e:	f000 fcad 	bl	80097ec <__mcmp>
 8008e92:	2800      	cmp	r0, #0
 8008e94:	f77f aeb3 	ble.w	8008bfe <_dtoa_r+0x68e>
 8008e98:	4656      	mov	r6, sl
 8008e9a:	2331      	movs	r3, #49	@ 0x31
 8008e9c:	f806 3b01 	strb.w	r3, [r6], #1
 8008ea0:	9b04      	ldr	r3, [sp, #16]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	9304      	str	r3, [sp, #16]
 8008ea6:	e6ae      	b.n	8008c06 <_dtoa_r+0x696>
 8008ea8:	9c07      	ldr	r4, [sp, #28]
 8008eaa:	9704      	str	r7, [sp, #16]
 8008eac:	4625      	mov	r5, r4
 8008eae:	e7f3      	b.n	8008e98 <_dtoa_r+0x928>
 8008eb0:	9b07      	ldr	r3, [sp, #28]
 8008eb2:	9300      	str	r3, [sp, #0]
 8008eb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f000 8104 	beq.w	80090c4 <_dtoa_r+0xb54>
 8008ebc:	2e00      	cmp	r6, #0
 8008ebe:	dd05      	ble.n	8008ecc <_dtoa_r+0x95c>
 8008ec0:	4629      	mov	r1, r5
 8008ec2:	4632      	mov	r2, r6
 8008ec4:	4658      	mov	r0, fp
 8008ec6:	f000 fc25 	bl	8009714 <__lshift>
 8008eca:	4605      	mov	r5, r0
 8008ecc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d05a      	beq.n	8008f88 <_dtoa_r+0xa18>
 8008ed2:	6869      	ldr	r1, [r5, #4]
 8008ed4:	4658      	mov	r0, fp
 8008ed6:	f000 fa0f 	bl	80092f8 <_Balloc>
 8008eda:	4606      	mov	r6, r0
 8008edc:	b928      	cbnz	r0, 8008eea <_dtoa_r+0x97a>
 8008ede:	4b84      	ldr	r3, [pc, #528]	@ (80090f0 <_dtoa_r+0xb80>)
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ee6:	f7ff bb5a 	b.w	800859e <_dtoa_r+0x2e>
 8008eea:	692a      	ldr	r2, [r5, #16]
 8008eec:	3202      	adds	r2, #2
 8008eee:	0092      	lsls	r2, r2, #2
 8008ef0:	f105 010c 	add.w	r1, r5, #12
 8008ef4:	300c      	adds	r0, #12
 8008ef6:	f000 fec1 	bl	8009c7c <memcpy>
 8008efa:	2201      	movs	r2, #1
 8008efc:	4631      	mov	r1, r6
 8008efe:	4658      	mov	r0, fp
 8008f00:	f000 fc08 	bl	8009714 <__lshift>
 8008f04:	f10a 0301 	add.w	r3, sl, #1
 8008f08:	9307      	str	r3, [sp, #28]
 8008f0a:	9b00      	ldr	r3, [sp, #0]
 8008f0c:	4453      	add	r3, sl
 8008f0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f10:	9b02      	ldr	r3, [sp, #8]
 8008f12:	f003 0301 	and.w	r3, r3, #1
 8008f16:	462f      	mov	r7, r5
 8008f18:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	9b07      	ldr	r3, [sp, #28]
 8008f1e:	4621      	mov	r1, r4
 8008f20:	3b01      	subs	r3, #1
 8008f22:	4648      	mov	r0, r9
 8008f24:	9300      	str	r3, [sp, #0]
 8008f26:	f7ff fa9a 	bl	800845e <quorem>
 8008f2a:	4639      	mov	r1, r7
 8008f2c:	9002      	str	r0, [sp, #8]
 8008f2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008f32:	4648      	mov	r0, r9
 8008f34:	f000 fc5a 	bl	80097ec <__mcmp>
 8008f38:	462a      	mov	r2, r5
 8008f3a:	9008      	str	r0, [sp, #32]
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	4658      	mov	r0, fp
 8008f40:	f000 fc70 	bl	8009824 <__mdiff>
 8008f44:	68c2      	ldr	r2, [r0, #12]
 8008f46:	4606      	mov	r6, r0
 8008f48:	bb02      	cbnz	r2, 8008f8c <_dtoa_r+0xa1c>
 8008f4a:	4601      	mov	r1, r0
 8008f4c:	4648      	mov	r0, r9
 8008f4e:	f000 fc4d 	bl	80097ec <__mcmp>
 8008f52:	4602      	mov	r2, r0
 8008f54:	4631      	mov	r1, r6
 8008f56:	4658      	mov	r0, fp
 8008f58:	920e      	str	r2, [sp, #56]	@ 0x38
 8008f5a:	f000 fa0d 	bl	8009378 <_Bfree>
 8008f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f62:	9e07      	ldr	r6, [sp, #28]
 8008f64:	ea43 0102 	orr.w	r1, r3, r2
 8008f68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f6a:	4319      	orrs	r1, r3
 8008f6c:	d110      	bne.n	8008f90 <_dtoa_r+0xa20>
 8008f6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008f72:	d029      	beq.n	8008fc8 <_dtoa_r+0xa58>
 8008f74:	9b08      	ldr	r3, [sp, #32]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	dd02      	ble.n	8008f80 <_dtoa_r+0xa10>
 8008f7a:	9b02      	ldr	r3, [sp, #8]
 8008f7c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008f80:	9b00      	ldr	r3, [sp, #0]
 8008f82:	f883 8000 	strb.w	r8, [r3]
 8008f86:	e63f      	b.n	8008c08 <_dtoa_r+0x698>
 8008f88:	4628      	mov	r0, r5
 8008f8a:	e7bb      	b.n	8008f04 <_dtoa_r+0x994>
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	e7e1      	b.n	8008f54 <_dtoa_r+0x9e4>
 8008f90:	9b08      	ldr	r3, [sp, #32]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	db04      	blt.n	8008fa0 <_dtoa_r+0xa30>
 8008f96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f98:	430b      	orrs	r3, r1
 8008f9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f9c:	430b      	orrs	r3, r1
 8008f9e:	d120      	bne.n	8008fe2 <_dtoa_r+0xa72>
 8008fa0:	2a00      	cmp	r2, #0
 8008fa2:	dded      	ble.n	8008f80 <_dtoa_r+0xa10>
 8008fa4:	4649      	mov	r1, r9
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	4658      	mov	r0, fp
 8008faa:	f000 fbb3 	bl	8009714 <__lshift>
 8008fae:	4621      	mov	r1, r4
 8008fb0:	4681      	mov	r9, r0
 8008fb2:	f000 fc1b 	bl	80097ec <__mcmp>
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	dc03      	bgt.n	8008fc2 <_dtoa_r+0xa52>
 8008fba:	d1e1      	bne.n	8008f80 <_dtoa_r+0xa10>
 8008fbc:	f018 0f01 	tst.w	r8, #1
 8008fc0:	d0de      	beq.n	8008f80 <_dtoa_r+0xa10>
 8008fc2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008fc6:	d1d8      	bne.n	8008f7a <_dtoa_r+0xa0a>
 8008fc8:	9a00      	ldr	r2, [sp, #0]
 8008fca:	2339      	movs	r3, #57	@ 0x39
 8008fcc:	7013      	strb	r3, [r2, #0]
 8008fce:	4633      	mov	r3, r6
 8008fd0:	461e      	mov	r6, r3
 8008fd2:	3b01      	subs	r3, #1
 8008fd4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008fd8:	2a39      	cmp	r2, #57	@ 0x39
 8008fda:	d052      	beq.n	8009082 <_dtoa_r+0xb12>
 8008fdc:	3201      	adds	r2, #1
 8008fde:	701a      	strb	r2, [r3, #0]
 8008fe0:	e612      	b.n	8008c08 <_dtoa_r+0x698>
 8008fe2:	2a00      	cmp	r2, #0
 8008fe4:	dd07      	ble.n	8008ff6 <_dtoa_r+0xa86>
 8008fe6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008fea:	d0ed      	beq.n	8008fc8 <_dtoa_r+0xa58>
 8008fec:	9a00      	ldr	r2, [sp, #0]
 8008fee:	f108 0301 	add.w	r3, r8, #1
 8008ff2:	7013      	strb	r3, [r2, #0]
 8008ff4:	e608      	b.n	8008c08 <_dtoa_r+0x698>
 8008ff6:	9b07      	ldr	r3, [sp, #28]
 8008ff8:	9a07      	ldr	r2, [sp, #28]
 8008ffa:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008ffe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009000:	4293      	cmp	r3, r2
 8009002:	d028      	beq.n	8009056 <_dtoa_r+0xae6>
 8009004:	4649      	mov	r1, r9
 8009006:	2300      	movs	r3, #0
 8009008:	220a      	movs	r2, #10
 800900a:	4658      	mov	r0, fp
 800900c:	f000 f9d6 	bl	80093bc <__multadd>
 8009010:	42af      	cmp	r7, r5
 8009012:	4681      	mov	r9, r0
 8009014:	f04f 0300 	mov.w	r3, #0
 8009018:	f04f 020a 	mov.w	r2, #10
 800901c:	4639      	mov	r1, r7
 800901e:	4658      	mov	r0, fp
 8009020:	d107      	bne.n	8009032 <_dtoa_r+0xac2>
 8009022:	f000 f9cb 	bl	80093bc <__multadd>
 8009026:	4607      	mov	r7, r0
 8009028:	4605      	mov	r5, r0
 800902a:	9b07      	ldr	r3, [sp, #28]
 800902c:	3301      	adds	r3, #1
 800902e:	9307      	str	r3, [sp, #28]
 8009030:	e774      	b.n	8008f1c <_dtoa_r+0x9ac>
 8009032:	f000 f9c3 	bl	80093bc <__multadd>
 8009036:	4629      	mov	r1, r5
 8009038:	4607      	mov	r7, r0
 800903a:	2300      	movs	r3, #0
 800903c:	220a      	movs	r2, #10
 800903e:	4658      	mov	r0, fp
 8009040:	f000 f9bc 	bl	80093bc <__multadd>
 8009044:	4605      	mov	r5, r0
 8009046:	e7f0      	b.n	800902a <_dtoa_r+0xaba>
 8009048:	9b00      	ldr	r3, [sp, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	bfcc      	ite	gt
 800904e:	461e      	movgt	r6, r3
 8009050:	2601      	movle	r6, #1
 8009052:	4456      	add	r6, sl
 8009054:	2700      	movs	r7, #0
 8009056:	4649      	mov	r1, r9
 8009058:	2201      	movs	r2, #1
 800905a:	4658      	mov	r0, fp
 800905c:	f000 fb5a 	bl	8009714 <__lshift>
 8009060:	4621      	mov	r1, r4
 8009062:	4681      	mov	r9, r0
 8009064:	f000 fbc2 	bl	80097ec <__mcmp>
 8009068:	2800      	cmp	r0, #0
 800906a:	dcb0      	bgt.n	8008fce <_dtoa_r+0xa5e>
 800906c:	d102      	bne.n	8009074 <_dtoa_r+0xb04>
 800906e:	f018 0f01 	tst.w	r8, #1
 8009072:	d1ac      	bne.n	8008fce <_dtoa_r+0xa5e>
 8009074:	4633      	mov	r3, r6
 8009076:	461e      	mov	r6, r3
 8009078:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800907c:	2a30      	cmp	r2, #48	@ 0x30
 800907e:	d0fa      	beq.n	8009076 <_dtoa_r+0xb06>
 8009080:	e5c2      	b.n	8008c08 <_dtoa_r+0x698>
 8009082:	459a      	cmp	sl, r3
 8009084:	d1a4      	bne.n	8008fd0 <_dtoa_r+0xa60>
 8009086:	9b04      	ldr	r3, [sp, #16]
 8009088:	3301      	adds	r3, #1
 800908a:	9304      	str	r3, [sp, #16]
 800908c:	2331      	movs	r3, #49	@ 0x31
 800908e:	f88a 3000 	strb.w	r3, [sl]
 8009092:	e5b9      	b.n	8008c08 <_dtoa_r+0x698>
 8009094:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009096:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80090f4 <_dtoa_r+0xb84>
 800909a:	b11b      	cbz	r3, 80090a4 <_dtoa_r+0xb34>
 800909c:	f10a 0308 	add.w	r3, sl, #8
 80090a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80090a2:	6013      	str	r3, [r2, #0]
 80090a4:	4650      	mov	r0, sl
 80090a6:	b019      	add	sp, #100	@ 0x64
 80090a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	f77f ae37 	ble.w	8008d22 <_dtoa_r+0x7b2>
 80090b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80090b8:	2001      	movs	r0, #1
 80090ba:	e655      	b.n	8008d68 <_dtoa_r+0x7f8>
 80090bc:	9b00      	ldr	r3, [sp, #0]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	f77f aed6 	ble.w	8008e70 <_dtoa_r+0x900>
 80090c4:	4656      	mov	r6, sl
 80090c6:	4621      	mov	r1, r4
 80090c8:	4648      	mov	r0, r9
 80090ca:	f7ff f9c8 	bl	800845e <quorem>
 80090ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80090d2:	f806 8b01 	strb.w	r8, [r6], #1
 80090d6:	9b00      	ldr	r3, [sp, #0]
 80090d8:	eba6 020a 	sub.w	r2, r6, sl
 80090dc:	4293      	cmp	r3, r2
 80090de:	ddb3      	ble.n	8009048 <_dtoa_r+0xad8>
 80090e0:	4649      	mov	r1, r9
 80090e2:	2300      	movs	r3, #0
 80090e4:	220a      	movs	r2, #10
 80090e6:	4658      	mov	r0, fp
 80090e8:	f000 f968 	bl	80093bc <__multadd>
 80090ec:	4681      	mov	r9, r0
 80090ee:	e7ea      	b.n	80090c6 <_dtoa_r+0xb56>
 80090f0:	0800a254 	.word	0x0800a254
 80090f4:	0800a1d8 	.word	0x0800a1d8

080090f8 <_free_r>:
 80090f8:	b538      	push	{r3, r4, r5, lr}
 80090fa:	4605      	mov	r5, r0
 80090fc:	2900      	cmp	r1, #0
 80090fe:	d041      	beq.n	8009184 <_free_r+0x8c>
 8009100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009104:	1f0c      	subs	r4, r1, #4
 8009106:	2b00      	cmp	r3, #0
 8009108:	bfb8      	it	lt
 800910a:	18e4      	addlt	r4, r4, r3
 800910c:	f000 f8e8 	bl	80092e0 <__malloc_lock>
 8009110:	4a1d      	ldr	r2, [pc, #116]	@ (8009188 <_free_r+0x90>)
 8009112:	6813      	ldr	r3, [r2, #0]
 8009114:	b933      	cbnz	r3, 8009124 <_free_r+0x2c>
 8009116:	6063      	str	r3, [r4, #4]
 8009118:	6014      	str	r4, [r2, #0]
 800911a:	4628      	mov	r0, r5
 800911c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009120:	f000 b8e4 	b.w	80092ec <__malloc_unlock>
 8009124:	42a3      	cmp	r3, r4
 8009126:	d908      	bls.n	800913a <_free_r+0x42>
 8009128:	6820      	ldr	r0, [r4, #0]
 800912a:	1821      	adds	r1, r4, r0
 800912c:	428b      	cmp	r3, r1
 800912e:	bf01      	itttt	eq
 8009130:	6819      	ldreq	r1, [r3, #0]
 8009132:	685b      	ldreq	r3, [r3, #4]
 8009134:	1809      	addeq	r1, r1, r0
 8009136:	6021      	streq	r1, [r4, #0]
 8009138:	e7ed      	b.n	8009116 <_free_r+0x1e>
 800913a:	461a      	mov	r2, r3
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	b10b      	cbz	r3, 8009144 <_free_r+0x4c>
 8009140:	42a3      	cmp	r3, r4
 8009142:	d9fa      	bls.n	800913a <_free_r+0x42>
 8009144:	6811      	ldr	r1, [r2, #0]
 8009146:	1850      	adds	r0, r2, r1
 8009148:	42a0      	cmp	r0, r4
 800914a:	d10b      	bne.n	8009164 <_free_r+0x6c>
 800914c:	6820      	ldr	r0, [r4, #0]
 800914e:	4401      	add	r1, r0
 8009150:	1850      	adds	r0, r2, r1
 8009152:	4283      	cmp	r3, r0
 8009154:	6011      	str	r1, [r2, #0]
 8009156:	d1e0      	bne.n	800911a <_free_r+0x22>
 8009158:	6818      	ldr	r0, [r3, #0]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	6053      	str	r3, [r2, #4]
 800915e:	4408      	add	r0, r1
 8009160:	6010      	str	r0, [r2, #0]
 8009162:	e7da      	b.n	800911a <_free_r+0x22>
 8009164:	d902      	bls.n	800916c <_free_r+0x74>
 8009166:	230c      	movs	r3, #12
 8009168:	602b      	str	r3, [r5, #0]
 800916a:	e7d6      	b.n	800911a <_free_r+0x22>
 800916c:	6820      	ldr	r0, [r4, #0]
 800916e:	1821      	adds	r1, r4, r0
 8009170:	428b      	cmp	r3, r1
 8009172:	bf04      	itt	eq
 8009174:	6819      	ldreq	r1, [r3, #0]
 8009176:	685b      	ldreq	r3, [r3, #4]
 8009178:	6063      	str	r3, [r4, #4]
 800917a:	bf04      	itt	eq
 800917c:	1809      	addeq	r1, r1, r0
 800917e:	6021      	streq	r1, [r4, #0]
 8009180:	6054      	str	r4, [r2, #4]
 8009182:	e7ca      	b.n	800911a <_free_r+0x22>
 8009184:	bd38      	pop	{r3, r4, r5, pc}
 8009186:	bf00      	nop
 8009188:	200006cc 	.word	0x200006cc

0800918c <malloc>:
 800918c:	4b02      	ldr	r3, [pc, #8]	@ (8009198 <malloc+0xc>)
 800918e:	4601      	mov	r1, r0
 8009190:	6818      	ldr	r0, [r3, #0]
 8009192:	f000 b825 	b.w	80091e0 <_malloc_r>
 8009196:	bf00      	nop
 8009198:	20000018 	.word	0x20000018

0800919c <sbrk_aligned>:
 800919c:	b570      	push	{r4, r5, r6, lr}
 800919e:	4e0f      	ldr	r6, [pc, #60]	@ (80091dc <sbrk_aligned+0x40>)
 80091a0:	460c      	mov	r4, r1
 80091a2:	6831      	ldr	r1, [r6, #0]
 80091a4:	4605      	mov	r5, r0
 80091a6:	b911      	cbnz	r1, 80091ae <sbrk_aligned+0x12>
 80091a8:	f000 fd58 	bl	8009c5c <_sbrk_r>
 80091ac:	6030      	str	r0, [r6, #0]
 80091ae:	4621      	mov	r1, r4
 80091b0:	4628      	mov	r0, r5
 80091b2:	f000 fd53 	bl	8009c5c <_sbrk_r>
 80091b6:	1c43      	adds	r3, r0, #1
 80091b8:	d103      	bne.n	80091c2 <sbrk_aligned+0x26>
 80091ba:	f04f 34ff 	mov.w	r4, #4294967295
 80091be:	4620      	mov	r0, r4
 80091c0:	bd70      	pop	{r4, r5, r6, pc}
 80091c2:	1cc4      	adds	r4, r0, #3
 80091c4:	f024 0403 	bic.w	r4, r4, #3
 80091c8:	42a0      	cmp	r0, r4
 80091ca:	d0f8      	beq.n	80091be <sbrk_aligned+0x22>
 80091cc:	1a21      	subs	r1, r4, r0
 80091ce:	4628      	mov	r0, r5
 80091d0:	f000 fd44 	bl	8009c5c <_sbrk_r>
 80091d4:	3001      	adds	r0, #1
 80091d6:	d1f2      	bne.n	80091be <sbrk_aligned+0x22>
 80091d8:	e7ef      	b.n	80091ba <sbrk_aligned+0x1e>
 80091da:	bf00      	nop
 80091dc:	200006c8 	.word	0x200006c8

080091e0 <_malloc_r>:
 80091e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091e4:	1ccd      	adds	r5, r1, #3
 80091e6:	f025 0503 	bic.w	r5, r5, #3
 80091ea:	3508      	adds	r5, #8
 80091ec:	2d0c      	cmp	r5, #12
 80091ee:	bf38      	it	cc
 80091f0:	250c      	movcc	r5, #12
 80091f2:	2d00      	cmp	r5, #0
 80091f4:	4606      	mov	r6, r0
 80091f6:	db01      	blt.n	80091fc <_malloc_r+0x1c>
 80091f8:	42a9      	cmp	r1, r5
 80091fa:	d904      	bls.n	8009206 <_malloc_r+0x26>
 80091fc:	230c      	movs	r3, #12
 80091fe:	6033      	str	r3, [r6, #0]
 8009200:	2000      	movs	r0, #0
 8009202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009206:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092dc <_malloc_r+0xfc>
 800920a:	f000 f869 	bl	80092e0 <__malloc_lock>
 800920e:	f8d8 3000 	ldr.w	r3, [r8]
 8009212:	461c      	mov	r4, r3
 8009214:	bb44      	cbnz	r4, 8009268 <_malloc_r+0x88>
 8009216:	4629      	mov	r1, r5
 8009218:	4630      	mov	r0, r6
 800921a:	f7ff ffbf 	bl	800919c <sbrk_aligned>
 800921e:	1c43      	adds	r3, r0, #1
 8009220:	4604      	mov	r4, r0
 8009222:	d158      	bne.n	80092d6 <_malloc_r+0xf6>
 8009224:	f8d8 4000 	ldr.w	r4, [r8]
 8009228:	4627      	mov	r7, r4
 800922a:	2f00      	cmp	r7, #0
 800922c:	d143      	bne.n	80092b6 <_malloc_r+0xd6>
 800922e:	2c00      	cmp	r4, #0
 8009230:	d04b      	beq.n	80092ca <_malloc_r+0xea>
 8009232:	6823      	ldr	r3, [r4, #0]
 8009234:	4639      	mov	r1, r7
 8009236:	4630      	mov	r0, r6
 8009238:	eb04 0903 	add.w	r9, r4, r3
 800923c:	f000 fd0e 	bl	8009c5c <_sbrk_r>
 8009240:	4581      	cmp	r9, r0
 8009242:	d142      	bne.n	80092ca <_malloc_r+0xea>
 8009244:	6821      	ldr	r1, [r4, #0]
 8009246:	1a6d      	subs	r5, r5, r1
 8009248:	4629      	mov	r1, r5
 800924a:	4630      	mov	r0, r6
 800924c:	f7ff ffa6 	bl	800919c <sbrk_aligned>
 8009250:	3001      	adds	r0, #1
 8009252:	d03a      	beq.n	80092ca <_malloc_r+0xea>
 8009254:	6823      	ldr	r3, [r4, #0]
 8009256:	442b      	add	r3, r5
 8009258:	6023      	str	r3, [r4, #0]
 800925a:	f8d8 3000 	ldr.w	r3, [r8]
 800925e:	685a      	ldr	r2, [r3, #4]
 8009260:	bb62      	cbnz	r2, 80092bc <_malloc_r+0xdc>
 8009262:	f8c8 7000 	str.w	r7, [r8]
 8009266:	e00f      	b.n	8009288 <_malloc_r+0xa8>
 8009268:	6822      	ldr	r2, [r4, #0]
 800926a:	1b52      	subs	r2, r2, r5
 800926c:	d420      	bmi.n	80092b0 <_malloc_r+0xd0>
 800926e:	2a0b      	cmp	r2, #11
 8009270:	d917      	bls.n	80092a2 <_malloc_r+0xc2>
 8009272:	1961      	adds	r1, r4, r5
 8009274:	42a3      	cmp	r3, r4
 8009276:	6025      	str	r5, [r4, #0]
 8009278:	bf18      	it	ne
 800927a:	6059      	strne	r1, [r3, #4]
 800927c:	6863      	ldr	r3, [r4, #4]
 800927e:	bf08      	it	eq
 8009280:	f8c8 1000 	streq.w	r1, [r8]
 8009284:	5162      	str	r2, [r4, r5]
 8009286:	604b      	str	r3, [r1, #4]
 8009288:	4630      	mov	r0, r6
 800928a:	f000 f82f 	bl	80092ec <__malloc_unlock>
 800928e:	f104 000b 	add.w	r0, r4, #11
 8009292:	1d23      	adds	r3, r4, #4
 8009294:	f020 0007 	bic.w	r0, r0, #7
 8009298:	1ac2      	subs	r2, r0, r3
 800929a:	bf1c      	itt	ne
 800929c:	1a1b      	subne	r3, r3, r0
 800929e:	50a3      	strne	r3, [r4, r2]
 80092a0:	e7af      	b.n	8009202 <_malloc_r+0x22>
 80092a2:	6862      	ldr	r2, [r4, #4]
 80092a4:	42a3      	cmp	r3, r4
 80092a6:	bf0c      	ite	eq
 80092a8:	f8c8 2000 	streq.w	r2, [r8]
 80092ac:	605a      	strne	r2, [r3, #4]
 80092ae:	e7eb      	b.n	8009288 <_malloc_r+0xa8>
 80092b0:	4623      	mov	r3, r4
 80092b2:	6864      	ldr	r4, [r4, #4]
 80092b4:	e7ae      	b.n	8009214 <_malloc_r+0x34>
 80092b6:	463c      	mov	r4, r7
 80092b8:	687f      	ldr	r7, [r7, #4]
 80092ba:	e7b6      	b.n	800922a <_malloc_r+0x4a>
 80092bc:	461a      	mov	r2, r3
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	42a3      	cmp	r3, r4
 80092c2:	d1fb      	bne.n	80092bc <_malloc_r+0xdc>
 80092c4:	2300      	movs	r3, #0
 80092c6:	6053      	str	r3, [r2, #4]
 80092c8:	e7de      	b.n	8009288 <_malloc_r+0xa8>
 80092ca:	230c      	movs	r3, #12
 80092cc:	6033      	str	r3, [r6, #0]
 80092ce:	4630      	mov	r0, r6
 80092d0:	f000 f80c 	bl	80092ec <__malloc_unlock>
 80092d4:	e794      	b.n	8009200 <_malloc_r+0x20>
 80092d6:	6005      	str	r5, [r0, #0]
 80092d8:	e7d6      	b.n	8009288 <_malloc_r+0xa8>
 80092da:	bf00      	nop
 80092dc:	200006cc 	.word	0x200006cc

080092e0 <__malloc_lock>:
 80092e0:	4801      	ldr	r0, [pc, #4]	@ (80092e8 <__malloc_lock+0x8>)
 80092e2:	f7ff b8ba 	b.w	800845a <__retarget_lock_acquire_recursive>
 80092e6:	bf00      	nop
 80092e8:	200006c4 	.word	0x200006c4

080092ec <__malloc_unlock>:
 80092ec:	4801      	ldr	r0, [pc, #4]	@ (80092f4 <__malloc_unlock+0x8>)
 80092ee:	f7ff b8b5 	b.w	800845c <__retarget_lock_release_recursive>
 80092f2:	bf00      	nop
 80092f4:	200006c4 	.word	0x200006c4

080092f8 <_Balloc>:
 80092f8:	b570      	push	{r4, r5, r6, lr}
 80092fa:	69c6      	ldr	r6, [r0, #28]
 80092fc:	4604      	mov	r4, r0
 80092fe:	460d      	mov	r5, r1
 8009300:	b976      	cbnz	r6, 8009320 <_Balloc+0x28>
 8009302:	2010      	movs	r0, #16
 8009304:	f7ff ff42 	bl	800918c <malloc>
 8009308:	4602      	mov	r2, r0
 800930a:	61e0      	str	r0, [r4, #28]
 800930c:	b920      	cbnz	r0, 8009318 <_Balloc+0x20>
 800930e:	4b18      	ldr	r3, [pc, #96]	@ (8009370 <_Balloc+0x78>)
 8009310:	4818      	ldr	r0, [pc, #96]	@ (8009374 <_Balloc+0x7c>)
 8009312:	216b      	movs	r1, #107	@ 0x6b
 8009314:	f000 fcc0 	bl	8009c98 <__assert_func>
 8009318:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800931c:	6006      	str	r6, [r0, #0]
 800931e:	60c6      	str	r6, [r0, #12]
 8009320:	69e6      	ldr	r6, [r4, #28]
 8009322:	68f3      	ldr	r3, [r6, #12]
 8009324:	b183      	cbz	r3, 8009348 <_Balloc+0x50>
 8009326:	69e3      	ldr	r3, [r4, #28]
 8009328:	68db      	ldr	r3, [r3, #12]
 800932a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800932e:	b9b8      	cbnz	r0, 8009360 <_Balloc+0x68>
 8009330:	2101      	movs	r1, #1
 8009332:	fa01 f605 	lsl.w	r6, r1, r5
 8009336:	1d72      	adds	r2, r6, #5
 8009338:	0092      	lsls	r2, r2, #2
 800933a:	4620      	mov	r0, r4
 800933c:	f000 fcca 	bl	8009cd4 <_calloc_r>
 8009340:	b160      	cbz	r0, 800935c <_Balloc+0x64>
 8009342:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009346:	e00e      	b.n	8009366 <_Balloc+0x6e>
 8009348:	2221      	movs	r2, #33	@ 0x21
 800934a:	2104      	movs	r1, #4
 800934c:	4620      	mov	r0, r4
 800934e:	f000 fcc1 	bl	8009cd4 <_calloc_r>
 8009352:	69e3      	ldr	r3, [r4, #28]
 8009354:	60f0      	str	r0, [r6, #12]
 8009356:	68db      	ldr	r3, [r3, #12]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d1e4      	bne.n	8009326 <_Balloc+0x2e>
 800935c:	2000      	movs	r0, #0
 800935e:	bd70      	pop	{r4, r5, r6, pc}
 8009360:	6802      	ldr	r2, [r0, #0]
 8009362:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009366:	2300      	movs	r3, #0
 8009368:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800936c:	e7f7      	b.n	800935e <_Balloc+0x66>
 800936e:	bf00      	nop
 8009370:	0800a1e5 	.word	0x0800a1e5
 8009374:	0800a265 	.word	0x0800a265

08009378 <_Bfree>:
 8009378:	b570      	push	{r4, r5, r6, lr}
 800937a:	69c6      	ldr	r6, [r0, #28]
 800937c:	4605      	mov	r5, r0
 800937e:	460c      	mov	r4, r1
 8009380:	b976      	cbnz	r6, 80093a0 <_Bfree+0x28>
 8009382:	2010      	movs	r0, #16
 8009384:	f7ff ff02 	bl	800918c <malloc>
 8009388:	4602      	mov	r2, r0
 800938a:	61e8      	str	r0, [r5, #28]
 800938c:	b920      	cbnz	r0, 8009398 <_Bfree+0x20>
 800938e:	4b09      	ldr	r3, [pc, #36]	@ (80093b4 <_Bfree+0x3c>)
 8009390:	4809      	ldr	r0, [pc, #36]	@ (80093b8 <_Bfree+0x40>)
 8009392:	218f      	movs	r1, #143	@ 0x8f
 8009394:	f000 fc80 	bl	8009c98 <__assert_func>
 8009398:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800939c:	6006      	str	r6, [r0, #0]
 800939e:	60c6      	str	r6, [r0, #12]
 80093a0:	b13c      	cbz	r4, 80093b2 <_Bfree+0x3a>
 80093a2:	69eb      	ldr	r3, [r5, #28]
 80093a4:	6862      	ldr	r2, [r4, #4]
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093ac:	6021      	str	r1, [r4, #0]
 80093ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093b2:	bd70      	pop	{r4, r5, r6, pc}
 80093b4:	0800a1e5 	.word	0x0800a1e5
 80093b8:	0800a265 	.word	0x0800a265

080093bc <__multadd>:
 80093bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c0:	690d      	ldr	r5, [r1, #16]
 80093c2:	4607      	mov	r7, r0
 80093c4:	460c      	mov	r4, r1
 80093c6:	461e      	mov	r6, r3
 80093c8:	f101 0c14 	add.w	ip, r1, #20
 80093cc:	2000      	movs	r0, #0
 80093ce:	f8dc 3000 	ldr.w	r3, [ip]
 80093d2:	b299      	uxth	r1, r3
 80093d4:	fb02 6101 	mla	r1, r2, r1, r6
 80093d8:	0c1e      	lsrs	r6, r3, #16
 80093da:	0c0b      	lsrs	r3, r1, #16
 80093dc:	fb02 3306 	mla	r3, r2, r6, r3
 80093e0:	b289      	uxth	r1, r1
 80093e2:	3001      	adds	r0, #1
 80093e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80093e8:	4285      	cmp	r5, r0
 80093ea:	f84c 1b04 	str.w	r1, [ip], #4
 80093ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80093f2:	dcec      	bgt.n	80093ce <__multadd+0x12>
 80093f4:	b30e      	cbz	r6, 800943a <__multadd+0x7e>
 80093f6:	68a3      	ldr	r3, [r4, #8]
 80093f8:	42ab      	cmp	r3, r5
 80093fa:	dc19      	bgt.n	8009430 <__multadd+0x74>
 80093fc:	6861      	ldr	r1, [r4, #4]
 80093fe:	4638      	mov	r0, r7
 8009400:	3101      	adds	r1, #1
 8009402:	f7ff ff79 	bl	80092f8 <_Balloc>
 8009406:	4680      	mov	r8, r0
 8009408:	b928      	cbnz	r0, 8009416 <__multadd+0x5a>
 800940a:	4602      	mov	r2, r0
 800940c:	4b0c      	ldr	r3, [pc, #48]	@ (8009440 <__multadd+0x84>)
 800940e:	480d      	ldr	r0, [pc, #52]	@ (8009444 <__multadd+0x88>)
 8009410:	21ba      	movs	r1, #186	@ 0xba
 8009412:	f000 fc41 	bl	8009c98 <__assert_func>
 8009416:	6922      	ldr	r2, [r4, #16]
 8009418:	3202      	adds	r2, #2
 800941a:	f104 010c 	add.w	r1, r4, #12
 800941e:	0092      	lsls	r2, r2, #2
 8009420:	300c      	adds	r0, #12
 8009422:	f000 fc2b 	bl	8009c7c <memcpy>
 8009426:	4621      	mov	r1, r4
 8009428:	4638      	mov	r0, r7
 800942a:	f7ff ffa5 	bl	8009378 <_Bfree>
 800942e:	4644      	mov	r4, r8
 8009430:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009434:	3501      	adds	r5, #1
 8009436:	615e      	str	r6, [r3, #20]
 8009438:	6125      	str	r5, [r4, #16]
 800943a:	4620      	mov	r0, r4
 800943c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009440:	0800a254 	.word	0x0800a254
 8009444:	0800a265 	.word	0x0800a265

08009448 <__hi0bits>:
 8009448:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800944c:	4603      	mov	r3, r0
 800944e:	bf36      	itet	cc
 8009450:	0403      	lslcc	r3, r0, #16
 8009452:	2000      	movcs	r0, #0
 8009454:	2010      	movcc	r0, #16
 8009456:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800945a:	bf3c      	itt	cc
 800945c:	021b      	lslcc	r3, r3, #8
 800945e:	3008      	addcc	r0, #8
 8009460:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009464:	bf3c      	itt	cc
 8009466:	011b      	lslcc	r3, r3, #4
 8009468:	3004      	addcc	r0, #4
 800946a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800946e:	bf3c      	itt	cc
 8009470:	009b      	lslcc	r3, r3, #2
 8009472:	3002      	addcc	r0, #2
 8009474:	2b00      	cmp	r3, #0
 8009476:	db05      	blt.n	8009484 <__hi0bits+0x3c>
 8009478:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800947c:	f100 0001 	add.w	r0, r0, #1
 8009480:	bf08      	it	eq
 8009482:	2020      	moveq	r0, #32
 8009484:	4770      	bx	lr

08009486 <__lo0bits>:
 8009486:	6803      	ldr	r3, [r0, #0]
 8009488:	4602      	mov	r2, r0
 800948a:	f013 0007 	ands.w	r0, r3, #7
 800948e:	d00b      	beq.n	80094a8 <__lo0bits+0x22>
 8009490:	07d9      	lsls	r1, r3, #31
 8009492:	d421      	bmi.n	80094d8 <__lo0bits+0x52>
 8009494:	0798      	lsls	r0, r3, #30
 8009496:	bf49      	itett	mi
 8009498:	085b      	lsrmi	r3, r3, #1
 800949a:	089b      	lsrpl	r3, r3, #2
 800949c:	2001      	movmi	r0, #1
 800949e:	6013      	strmi	r3, [r2, #0]
 80094a0:	bf5c      	itt	pl
 80094a2:	6013      	strpl	r3, [r2, #0]
 80094a4:	2002      	movpl	r0, #2
 80094a6:	4770      	bx	lr
 80094a8:	b299      	uxth	r1, r3
 80094aa:	b909      	cbnz	r1, 80094b0 <__lo0bits+0x2a>
 80094ac:	0c1b      	lsrs	r3, r3, #16
 80094ae:	2010      	movs	r0, #16
 80094b0:	b2d9      	uxtb	r1, r3
 80094b2:	b909      	cbnz	r1, 80094b8 <__lo0bits+0x32>
 80094b4:	3008      	adds	r0, #8
 80094b6:	0a1b      	lsrs	r3, r3, #8
 80094b8:	0719      	lsls	r1, r3, #28
 80094ba:	bf04      	itt	eq
 80094bc:	091b      	lsreq	r3, r3, #4
 80094be:	3004      	addeq	r0, #4
 80094c0:	0799      	lsls	r1, r3, #30
 80094c2:	bf04      	itt	eq
 80094c4:	089b      	lsreq	r3, r3, #2
 80094c6:	3002      	addeq	r0, #2
 80094c8:	07d9      	lsls	r1, r3, #31
 80094ca:	d403      	bmi.n	80094d4 <__lo0bits+0x4e>
 80094cc:	085b      	lsrs	r3, r3, #1
 80094ce:	f100 0001 	add.w	r0, r0, #1
 80094d2:	d003      	beq.n	80094dc <__lo0bits+0x56>
 80094d4:	6013      	str	r3, [r2, #0]
 80094d6:	4770      	bx	lr
 80094d8:	2000      	movs	r0, #0
 80094da:	4770      	bx	lr
 80094dc:	2020      	movs	r0, #32
 80094de:	4770      	bx	lr

080094e0 <__i2b>:
 80094e0:	b510      	push	{r4, lr}
 80094e2:	460c      	mov	r4, r1
 80094e4:	2101      	movs	r1, #1
 80094e6:	f7ff ff07 	bl	80092f8 <_Balloc>
 80094ea:	4602      	mov	r2, r0
 80094ec:	b928      	cbnz	r0, 80094fa <__i2b+0x1a>
 80094ee:	4b05      	ldr	r3, [pc, #20]	@ (8009504 <__i2b+0x24>)
 80094f0:	4805      	ldr	r0, [pc, #20]	@ (8009508 <__i2b+0x28>)
 80094f2:	f240 1145 	movw	r1, #325	@ 0x145
 80094f6:	f000 fbcf 	bl	8009c98 <__assert_func>
 80094fa:	2301      	movs	r3, #1
 80094fc:	6144      	str	r4, [r0, #20]
 80094fe:	6103      	str	r3, [r0, #16]
 8009500:	bd10      	pop	{r4, pc}
 8009502:	bf00      	nop
 8009504:	0800a254 	.word	0x0800a254
 8009508:	0800a265 	.word	0x0800a265

0800950c <__multiply>:
 800950c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009510:	4614      	mov	r4, r2
 8009512:	690a      	ldr	r2, [r1, #16]
 8009514:	6923      	ldr	r3, [r4, #16]
 8009516:	429a      	cmp	r2, r3
 8009518:	bfa8      	it	ge
 800951a:	4623      	movge	r3, r4
 800951c:	460f      	mov	r7, r1
 800951e:	bfa4      	itt	ge
 8009520:	460c      	movge	r4, r1
 8009522:	461f      	movge	r7, r3
 8009524:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009528:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800952c:	68a3      	ldr	r3, [r4, #8]
 800952e:	6861      	ldr	r1, [r4, #4]
 8009530:	eb0a 0609 	add.w	r6, sl, r9
 8009534:	42b3      	cmp	r3, r6
 8009536:	b085      	sub	sp, #20
 8009538:	bfb8      	it	lt
 800953a:	3101      	addlt	r1, #1
 800953c:	f7ff fedc 	bl	80092f8 <_Balloc>
 8009540:	b930      	cbnz	r0, 8009550 <__multiply+0x44>
 8009542:	4602      	mov	r2, r0
 8009544:	4b44      	ldr	r3, [pc, #272]	@ (8009658 <__multiply+0x14c>)
 8009546:	4845      	ldr	r0, [pc, #276]	@ (800965c <__multiply+0x150>)
 8009548:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800954c:	f000 fba4 	bl	8009c98 <__assert_func>
 8009550:	f100 0514 	add.w	r5, r0, #20
 8009554:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009558:	462b      	mov	r3, r5
 800955a:	2200      	movs	r2, #0
 800955c:	4543      	cmp	r3, r8
 800955e:	d321      	bcc.n	80095a4 <__multiply+0x98>
 8009560:	f107 0114 	add.w	r1, r7, #20
 8009564:	f104 0214 	add.w	r2, r4, #20
 8009568:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800956c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009570:	9302      	str	r3, [sp, #8]
 8009572:	1b13      	subs	r3, r2, r4
 8009574:	3b15      	subs	r3, #21
 8009576:	f023 0303 	bic.w	r3, r3, #3
 800957a:	3304      	adds	r3, #4
 800957c:	f104 0715 	add.w	r7, r4, #21
 8009580:	42ba      	cmp	r2, r7
 8009582:	bf38      	it	cc
 8009584:	2304      	movcc	r3, #4
 8009586:	9301      	str	r3, [sp, #4]
 8009588:	9b02      	ldr	r3, [sp, #8]
 800958a:	9103      	str	r1, [sp, #12]
 800958c:	428b      	cmp	r3, r1
 800958e:	d80c      	bhi.n	80095aa <__multiply+0x9e>
 8009590:	2e00      	cmp	r6, #0
 8009592:	dd03      	ble.n	800959c <__multiply+0x90>
 8009594:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009598:	2b00      	cmp	r3, #0
 800959a:	d05b      	beq.n	8009654 <__multiply+0x148>
 800959c:	6106      	str	r6, [r0, #16]
 800959e:	b005      	add	sp, #20
 80095a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a4:	f843 2b04 	str.w	r2, [r3], #4
 80095a8:	e7d8      	b.n	800955c <__multiply+0x50>
 80095aa:	f8b1 a000 	ldrh.w	sl, [r1]
 80095ae:	f1ba 0f00 	cmp.w	sl, #0
 80095b2:	d024      	beq.n	80095fe <__multiply+0xf2>
 80095b4:	f104 0e14 	add.w	lr, r4, #20
 80095b8:	46a9      	mov	r9, r5
 80095ba:	f04f 0c00 	mov.w	ip, #0
 80095be:	f85e 7b04 	ldr.w	r7, [lr], #4
 80095c2:	f8d9 3000 	ldr.w	r3, [r9]
 80095c6:	fa1f fb87 	uxth.w	fp, r7
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80095d0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80095d4:	f8d9 7000 	ldr.w	r7, [r9]
 80095d8:	4463      	add	r3, ip
 80095da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80095de:	fb0a c70b 	mla	r7, sl, fp, ip
 80095e2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80095ec:	4572      	cmp	r2, lr
 80095ee:	f849 3b04 	str.w	r3, [r9], #4
 80095f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80095f6:	d8e2      	bhi.n	80095be <__multiply+0xb2>
 80095f8:	9b01      	ldr	r3, [sp, #4]
 80095fa:	f845 c003 	str.w	ip, [r5, r3]
 80095fe:	9b03      	ldr	r3, [sp, #12]
 8009600:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009604:	3104      	adds	r1, #4
 8009606:	f1b9 0f00 	cmp.w	r9, #0
 800960a:	d021      	beq.n	8009650 <__multiply+0x144>
 800960c:	682b      	ldr	r3, [r5, #0]
 800960e:	f104 0c14 	add.w	ip, r4, #20
 8009612:	46ae      	mov	lr, r5
 8009614:	f04f 0a00 	mov.w	sl, #0
 8009618:	f8bc b000 	ldrh.w	fp, [ip]
 800961c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009620:	fb09 770b 	mla	r7, r9, fp, r7
 8009624:	4457      	add	r7, sl
 8009626:	b29b      	uxth	r3, r3
 8009628:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800962c:	f84e 3b04 	str.w	r3, [lr], #4
 8009630:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009634:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009638:	f8be 3000 	ldrh.w	r3, [lr]
 800963c:	fb09 330a 	mla	r3, r9, sl, r3
 8009640:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009644:	4562      	cmp	r2, ip
 8009646:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800964a:	d8e5      	bhi.n	8009618 <__multiply+0x10c>
 800964c:	9f01      	ldr	r7, [sp, #4]
 800964e:	51eb      	str	r3, [r5, r7]
 8009650:	3504      	adds	r5, #4
 8009652:	e799      	b.n	8009588 <__multiply+0x7c>
 8009654:	3e01      	subs	r6, #1
 8009656:	e79b      	b.n	8009590 <__multiply+0x84>
 8009658:	0800a254 	.word	0x0800a254
 800965c:	0800a265 	.word	0x0800a265

08009660 <__pow5mult>:
 8009660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009664:	4615      	mov	r5, r2
 8009666:	f012 0203 	ands.w	r2, r2, #3
 800966a:	4607      	mov	r7, r0
 800966c:	460e      	mov	r6, r1
 800966e:	d007      	beq.n	8009680 <__pow5mult+0x20>
 8009670:	4c25      	ldr	r4, [pc, #148]	@ (8009708 <__pow5mult+0xa8>)
 8009672:	3a01      	subs	r2, #1
 8009674:	2300      	movs	r3, #0
 8009676:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800967a:	f7ff fe9f 	bl	80093bc <__multadd>
 800967e:	4606      	mov	r6, r0
 8009680:	10ad      	asrs	r5, r5, #2
 8009682:	d03d      	beq.n	8009700 <__pow5mult+0xa0>
 8009684:	69fc      	ldr	r4, [r7, #28]
 8009686:	b97c      	cbnz	r4, 80096a8 <__pow5mult+0x48>
 8009688:	2010      	movs	r0, #16
 800968a:	f7ff fd7f 	bl	800918c <malloc>
 800968e:	4602      	mov	r2, r0
 8009690:	61f8      	str	r0, [r7, #28]
 8009692:	b928      	cbnz	r0, 80096a0 <__pow5mult+0x40>
 8009694:	4b1d      	ldr	r3, [pc, #116]	@ (800970c <__pow5mult+0xac>)
 8009696:	481e      	ldr	r0, [pc, #120]	@ (8009710 <__pow5mult+0xb0>)
 8009698:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800969c:	f000 fafc 	bl	8009c98 <__assert_func>
 80096a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096a4:	6004      	str	r4, [r0, #0]
 80096a6:	60c4      	str	r4, [r0, #12]
 80096a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80096ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096b0:	b94c      	cbnz	r4, 80096c6 <__pow5mult+0x66>
 80096b2:	f240 2171 	movw	r1, #625	@ 0x271
 80096b6:	4638      	mov	r0, r7
 80096b8:	f7ff ff12 	bl	80094e0 <__i2b>
 80096bc:	2300      	movs	r3, #0
 80096be:	f8c8 0008 	str.w	r0, [r8, #8]
 80096c2:	4604      	mov	r4, r0
 80096c4:	6003      	str	r3, [r0, #0]
 80096c6:	f04f 0900 	mov.w	r9, #0
 80096ca:	07eb      	lsls	r3, r5, #31
 80096cc:	d50a      	bpl.n	80096e4 <__pow5mult+0x84>
 80096ce:	4631      	mov	r1, r6
 80096d0:	4622      	mov	r2, r4
 80096d2:	4638      	mov	r0, r7
 80096d4:	f7ff ff1a 	bl	800950c <__multiply>
 80096d8:	4631      	mov	r1, r6
 80096da:	4680      	mov	r8, r0
 80096dc:	4638      	mov	r0, r7
 80096de:	f7ff fe4b 	bl	8009378 <_Bfree>
 80096e2:	4646      	mov	r6, r8
 80096e4:	106d      	asrs	r5, r5, #1
 80096e6:	d00b      	beq.n	8009700 <__pow5mult+0xa0>
 80096e8:	6820      	ldr	r0, [r4, #0]
 80096ea:	b938      	cbnz	r0, 80096fc <__pow5mult+0x9c>
 80096ec:	4622      	mov	r2, r4
 80096ee:	4621      	mov	r1, r4
 80096f0:	4638      	mov	r0, r7
 80096f2:	f7ff ff0b 	bl	800950c <__multiply>
 80096f6:	6020      	str	r0, [r4, #0]
 80096f8:	f8c0 9000 	str.w	r9, [r0]
 80096fc:	4604      	mov	r4, r0
 80096fe:	e7e4      	b.n	80096ca <__pow5mult+0x6a>
 8009700:	4630      	mov	r0, r6
 8009702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009706:	bf00      	nop
 8009708:	0800a2c0 	.word	0x0800a2c0
 800970c:	0800a1e5 	.word	0x0800a1e5
 8009710:	0800a265 	.word	0x0800a265

08009714 <__lshift>:
 8009714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009718:	460c      	mov	r4, r1
 800971a:	6849      	ldr	r1, [r1, #4]
 800971c:	6923      	ldr	r3, [r4, #16]
 800971e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009722:	68a3      	ldr	r3, [r4, #8]
 8009724:	4607      	mov	r7, r0
 8009726:	4691      	mov	r9, r2
 8009728:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800972c:	f108 0601 	add.w	r6, r8, #1
 8009730:	42b3      	cmp	r3, r6
 8009732:	db0b      	blt.n	800974c <__lshift+0x38>
 8009734:	4638      	mov	r0, r7
 8009736:	f7ff fddf 	bl	80092f8 <_Balloc>
 800973a:	4605      	mov	r5, r0
 800973c:	b948      	cbnz	r0, 8009752 <__lshift+0x3e>
 800973e:	4602      	mov	r2, r0
 8009740:	4b28      	ldr	r3, [pc, #160]	@ (80097e4 <__lshift+0xd0>)
 8009742:	4829      	ldr	r0, [pc, #164]	@ (80097e8 <__lshift+0xd4>)
 8009744:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009748:	f000 faa6 	bl	8009c98 <__assert_func>
 800974c:	3101      	adds	r1, #1
 800974e:	005b      	lsls	r3, r3, #1
 8009750:	e7ee      	b.n	8009730 <__lshift+0x1c>
 8009752:	2300      	movs	r3, #0
 8009754:	f100 0114 	add.w	r1, r0, #20
 8009758:	f100 0210 	add.w	r2, r0, #16
 800975c:	4618      	mov	r0, r3
 800975e:	4553      	cmp	r3, sl
 8009760:	db33      	blt.n	80097ca <__lshift+0xb6>
 8009762:	6920      	ldr	r0, [r4, #16]
 8009764:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009768:	f104 0314 	add.w	r3, r4, #20
 800976c:	f019 091f 	ands.w	r9, r9, #31
 8009770:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009774:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009778:	d02b      	beq.n	80097d2 <__lshift+0xbe>
 800977a:	f1c9 0e20 	rsb	lr, r9, #32
 800977e:	468a      	mov	sl, r1
 8009780:	2200      	movs	r2, #0
 8009782:	6818      	ldr	r0, [r3, #0]
 8009784:	fa00 f009 	lsl.w	r0, r0, r9
 8009788:	4310      	orrs	r0, r2
 800978a:	f84a 0b04 	str.w	r0, [sl], #4
 800978e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009792:	459c      	cmp	ip, r3
 8009794:	fa22 f20e 	lsr.w	r2, r2, lr
 8009798:	d8f3      	bhi.n	8009782 <__lshift+0x6e>
 800979a:	ebac 0304 	sub.w	r3, ip, r4
 800979e:	3b15      	subs	r3, #21
 80097a0:	f023 0303 	bic.w	r3, r3, #3
 80097a4:	3304      	adds	r3, #4
 80097a6:	f104 0015 	add.w	r0, r4, #21
 80097aa:	4584      	cmp	ip, r0
 80097ac:	bf38      	it	cc
 80097ae:	2304      	movcc	r3, #4
 80097b0:	50ca      	str	r2, [r1, r3]
 80097b2:	b10a      	cbz	r2, 80097b8 <__lshift+0xa4>
 80097b4:	f108 0602 	add.w	r6, r8, #2
 80097b8:	3e01      	subs	r6, #1
 80097ba:	4638      	mov	r0, r7
 80097bc:	612e      	str	r6, [r5, #16]
 80097be:	4621      	mov	r1, r4
 80097c0:	f7ff fdda 	bl	8009378 <_Bfree>
 80097c4:	4628      	mov	r0, r5
 80097c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80097ce:	3301      	adds	r3, #1
 80097d0:	e7c5      	b.n	800975e <__lshift+0x4a>
 80097d2:	3904      	subs	r1, #4
 80097d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80097d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80097dc:	459c      	cmp	ip, r3
 80097de:	d8f9      	bhi.n	80097d4 <__lshift+0xc0>
 80097e0:	e7ea      	b.n	80097b8 <__lshift+0xa4>
 80097e2:	bf00      	nop
 80097e4:	0800a254 	.word	0x0800a254
 80097e8:	0800a265 	.word	0x0800a265

080097ec <__mcmp>:
 80097ec:	690a      	ldr	r2, [r1, #16]
 80097ee:	4603      	mov	r3, r0
 80097f0:	6900      	ldr	r0, [r0, #16]
 80097f2:	1a80      	subs	r0, r0, r2
 80097f4:	b530      	push	{r4, r5, lr}
 80097f6:	d10e      	bne.n	8009816 <__mcmp+0x2a>
 80097f8:	3314      	adds	r3, #20
 80097fa:	3114      	adds	r1, #20
 80097fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009800:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009804:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009808:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800980c:	4295      	cmp	r5, r2
 800980e:	d003      	beq.n	8009818 <__mcmp+0x2c>
 8009810:	d205      	bcs.n	800981e <__mcmp+0x32>
 8009812:	f04f 30ff 	mov.w	r0, #4294967295
 8009816:	bd30      	pop	{r4, r5, pc}
 8009818:	42a3      	cmp	r3, r4
 800981a:	d3f3      	bcc.n	8009804 <__mcmp+0x18>
 800981c:	e7fb      	b.n	8009816 <__mcmp+0x2a>
 800981e:	2001      	movs	r0, #1
 8009820:	e7f9      	b.n	8009816 <__mcmp+0x2a>
	...

08009824 <__mdiff>:
 8009824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009828:	4689      	mov	r9, r1
 800982a:	4606      	mov	r6, r0
 800982c:	4611      	mov	r1, r2
 800982e:	4648      	mov	r0, r9
 8009830:	4614      	mov	r4, r2
 8009832:	f7ff ffdb 	bl	80097ec <__mcmp>
 8009836:	1e05      	subs	r5, r0, #0
 8009838:	d112      	bne.n	8009860 <__mdiff+0x3c>
 800983a:	4629      	mov	r1, r5
 800983c:	4630      	mov	r0, r6
 800983e:	f7ff fd5b 	bl	80092f8 <_Balloc>
 8009842:	4602      	mov	r2, r0
 8009844:	b928      	cbnz	r0, 8009852 <__mdiff+0x2e>
 8009846:	4b3f      	ldr	r3, [pc, #252]	@ (8009944 <__mdiff+0x120>)
 8009848:	f240 2137 	movw	r1, #567	@ 0x237
 800984c:	483e      	ldr	r0, [pc, #248]	@ (8009948 <__mdiff+0x124>)
 800984e:	f000 fa23 	bl	8009c98 <__assert_func>
 8009852:	2301      	movs	r3, #1
 8009854:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009858:	4610      	mov	r0, r2
 800985a:	b003      	add	sp, #12
 800985c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009860:	bfbc      	itt	lt
 8009862:	464b      	movlt	r3, r9
 8009864:	46a1      	movlt	r9, r4
 8009866:	4630      	mov	r0, r6
 8009868:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800986c:	bfba      	itte	lt
 800986e:	461c      	movlt	r4, r3
 8009870:	2501      	movlt	r5, #1
 8009872:	2500      	movge	r5, #0
 8009874:	f7ff fd40 	bl	80092f8 <_Balloc>
 8009878:	4602      	mov	r2, r0
 800987a:	b918      	cbnz	r0, 8009884 <__mdiff+0x60>
 800987c:	4b31      	ldr	r3, [pc, #196]	@ (8009944 <__mdiff+0x120>)
 800987e:	f240 2145 	movw	r1, #581	@ 0x245
 8009882:	e7e3      	b.n	800984c <__mdiff+0x28>
 8009884:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009888:	6926      	ldr	r6, [r4, #16]
 800988a:	60c5      	str	r5, [r0, #12]
 800988c:	f109 0310 	add.w	r3, r9, #16
 8009890:	f109 0514 	add.w	r5, r9, #20
 8009894:	f104 0e14 	add.w	lr, r4, #20
 8009898:	f100 0b14 	add.w	fp, r0, #20
 800989c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80098a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80098a4:	9301      	str	r3, [sp, #4]
 80098a6:	46d9      	mov	r9, fp
 80098a8:	f04f 0c00 	mov.w	ip, #0
 80098ac:	9b01      	ldr	r3, [sp, #4]
 80098ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80098b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80098b6:	9301      	str	r3, [sp, #4]
 80098b8:	fa1f f38a 	uxth.w	r3, sl
 80098bc:	4619      	mov	r1, r3
 80098be:	b283      	uxth	r3, r0
 80098c0:	1acb      	subs	r3, r1, r3
 80098c2:	0c00      	lsrs	r0, r0, #16
 80098c4:	4463      	add	r3, ip
 80098c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80098ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80098ce:	b29b      	uxth	r3, r3
 80098d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80098d4:	4576      	cmp	r6, lr
 80098d6:	f849 3b04 	str.w	r3, [r9], #4
 80098da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80098de:	d8e5      	bhi.n	80098ac <__mdiff+0x88>
 80098e0:	1b33      	subs	r3, r6, r4
 80098e2:	3b15      	subs	r3, #21
 80098e4:	f023 0303 	bic.w	r3, r3, #3
 80098e8:	3415      	adds	r4, #21
 80098ea:	3304      	adds	r3, #4
 80098ec:	42a6      	cmp	r6, r4
 80098ee:	bf38      	it	cc
 80098f0:	2304      	movcc	r3, #4
 80098f2:	441d      	add	r5, r3
 80098f4:	445b      	add	r3, fp
 80098f6:	461e      	mov	r6, r3
 80098f8:	462c      	mov	r4, r5
 80098fa:	4544      	cmp	r4, r8
 80098fc:	d30e      	bcc.n	800991c <__mdiff+0xf8>
 80098fe:	f108 0103 	add.w	r1, r8, #3
 8009902:	1b49      	subs	r1, r1, r5
 8009904:	f021 0103 	bic.w	r1, r1, #3
 8009908:	3d03      	subs	r5, #3
 800990a:	45a8      	cmp	r8, r5
 800990c:	bf38      	it	cc
 800990e:	2100      	movcc	r1, #0
 8009910:	440b      	add	r3, r1
 8009912:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009916:	b191      	cbz	r1, 800993e <__mdiff+0x11a>
 8009918:	6117      	str	r7, [r2, #16]
 800991a:	e79d      	b.n	8009858 <__mdiff+0x34>
 800991c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009920:	46e6      	mov	lr, ip
 8009922:	0c08      	lsrs	r0, r1, #16
 8009924:	fa1c fc81 	uxtah	ip, ip, r1
 8009928:	4471      	add	r1, lr
 800992a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800992e:	b289      	uxth	r1, r1
 8009930:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009934:	f846 1b04 	str.w	r1, [r6], #4
 8009938:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800993c:	e7dd      	b.n	80098fa <__mdiff+0xd6>
 800993e:	3f01      	subs	r7, #1
 8009940:	e7e7      	b.n	8009912 <__mdiff+0xee>
 8009942:	bf00      	nop
 8009944:	0800a254 	.word	0x0800a254
 8009948:	0800a265 	.word	0x0800a265

0800994c <__d2b>:
 800994c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009950:	460f      	mov	r7, r1
 8009952:	2101      	movs	r1, #1
 8009954:	ec59 8b10 	vmov	r8, r9, d0
 8009958:	4616      	mov	r6, r2
 800995a:	f7ff fccd 	bl	80092f8 <_Balloc>
 800995e:	4604      	mov	r4, r0
 8009960:	b930      	cbnz	r0, 8009970 <__d2b+0x24>
 8009962:	4602      	mov	r2, r0
 8009964:	4b23      	ldr	r3, [pc, #140]	@ (80099f4 <__d2b+0xa8>)
 8009966:	4824      	ldr	r0, [pc, #144]	@ (80099f8 <__d2b+0xac>)
 8009968:	f240 310f 	movw	r1, #783	@ 0x30f
 800996c:	f000 f994 	bl	8009c98 <__assert_func>
 8009970:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009974:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009978:	b10d      	cbz	r5, 800997e <__d2b+0x32>
 800997a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800997e:	9301      	str	r3, [sp, #4]
 8009980:	f1b8 0300 	subs.w	r3, r8, #0
 8009984:	d023      	beq.n	80099ce <__d2b+0x82>
 8009986:	4668      	mov	r0, sp
 8009988:	9300      	str	r3, [sp, #0]
 800998a:	f7ff fd7c 	bl	8009486 <__lo0bits>
 800998e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009992:	b1d0      	cbz	r0, 80099ca <__d2b+0x7e>
 8009994:	f1c0 0320 	rsb	r3, r0, #32
 8009998:	fa02 f303 	lsl.w	r3, r2, r3
 800999c:	430b      	orrs	r3, r1
 800999e:	40c2      	lsrs	r2, r0
 80099a0:	6163      	str	r3, [r4, #20]
 80099a2:	9201      	str	r2, [sp, #4]
 80099a4:	9b01      	ldr	r3, [sp, #4]
 80099a6:	61a3      	str	r3, [r4, #24]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	bf0c      	ite	eq
 80099ac:	2201      	moveq	r2, #1
 80099ae:	2202      	movne	r2, #2
 80099b0:	6122      	str	r2, [r4, #16]
 80099b2:	b1a5      	cbz	r5, 80099de <__d2b+0x92>
 80099b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80099b8:	4405      	add	r5, r0
 80099ba:	603d      	str	r5, [r7, #0]
 80099bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80099c0:	6030      	str	r0, [r6, #0]
 80099c2:	4620      	mov	r0, r4
 80099c4:	b003      	add	sp, #12
 80099c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099ca:	6161      	str	r1, [r4, #20]
 80099cc:	e7ea      	b.n	80099a4 <__d2b+0x58>
 80099ce:	a801      	add	r0, sp, #4
 80099d0:	f7ff fd59 	bl	8009486 <__lo0bits>
 80099d4:	9b01      	ldr	r3, [sp, #4]
 80099d6:	6163      	str	r3, [r4, #20]
 80099d8:	3020      	adds	r0, #32
 80099da:	2201      	movs	r2, #1
 80099dc:	e7e8      	b.n	80099b0 <__d2b+0x64>
 80099de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80099e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80099e6:	6038      	str	r0, [r7, #0]
 80099e8:	6918      	ldr	r0, [r3, #16]
 80099ea:	f7ff fd2d 	bl	8009448 <__hi0bits>
 80099ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80099f2:	e7e5      	b.n	80099c0 <__d2b+0x74>
 80099f4:	0800a254 	.word	0x0800a254
 80099f8:	0800a265 	.word	0x0800a265

080099fc <__sflush_r>:
 80099fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a04:	0716      	lsls	r6, r2, #28
 8009a06:	4605      	mov	r5, r0
 8009a08:	460c      	mov	r4, r1
 8009a0a:	d454      	bmi.n	8009ab6 <__sflush_r+0xba>
 8009a0c:	684b      	ldr	r3, [r1, #4]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	dc02      	bgt.n	8009a18 <__sflush_r+0x1c>
 8009a12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	dd48      	ble.n	8009aaa <__sflush_r+0xae>
 8009a18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a1a:	2e00      	cmp	r6, #0
 8009a1c:	d045      	beq.n	8009aaa <__sflush_r+0xae>
 8009a1e:	2300      	movs	r3, #0
 8009a20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a24:	682f      	ldr	r7, [r5, #0]
 8009a26:	6a21      	ldr	r1, [r4, #32]
 8009a28:	602b      	str	r3, [r5, #0]
 8009a2a:	d030      	beq.n	8009a8e <__sflush_r+0x92>
 8009a2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a2e:	89a3      	ldrh	r3, [r4, #12]
 8009a30:	0759      	lsls	r1, r3, #29
 8009a32:	d505      	bpl.n	8009a40 <__sflush_r+0x44>
 8009a34:	6863      	ldr	r3, [r4, #4]
 8009a36:	1ad2      	subs	r2, r2, r3
 8009a38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009a3a:	b10b      	cbz	r3, 8009a40 <__sflush_r+0x44>
 8009a3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009a3e:	1ad2      	subs	r2, r2, r3
 8009a40:	2300      	movs	r3, #0
 8009a42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a44:	6a21      	ldr	r1, [r4, #32]
 8009a46:	4628      	mov	r0, r5
 8009a48:	47b0      	blx	r6
 8009a4a:	1c43      	adds	r3, r0, #1
 8009a4c:	89a3      	ldrh	r3, [r4, #12]
 8009a4e:	d106      	bne.n	8009a5e <__sflush_r+0x62>
 8009a50:	6829      	ldr	r1, [r5, #0]
 8009a52:	291d      	cmp	r1, #29
 8009a54:	d82b      	bhi.n	8009aae <__sflush_r+0xb2>
 8009a56:	4a2a      	ldr	r2, [pc, #168]	@ (8009b00 <__sflush_r+0x104>)
 8009a58:	410a      	asrs	r2, r1
 8009a5a:	07d6      	lsls	r6, r2, #31
 8009a5c:	d427      	bmi.n	8009aae <__sflush_r+0xb2>
 8009a5e:	2200      	movs	r2, #0
 8009a60:	6062      	str	r2, [r4, #4]
 8009a62:	04d9      	lsls	r1, r3, #19
 8009a64:	6922      	ldr	r2, [r4, #16]
 8009a66:	6022      	str	r2, [r4, #0]
 8009a68:	d504      	bpl.n	8009a74 <__sflush_r+0x78>
 8009a6a:	1c42      	adds	r2, r0, #1
 8009a6c:	d101      	bne.n	8009a72 <__sflush_r+0x76>
 8009a6e:	682b      	ldr	r3, [r5, #0]
 8009a70:	b903      	cbnz	r3, 8009a74 <__sflush_r+0x78>
 8009a72:	6560      	str	r0, [r4, #84]	@ 0x54
 8009a74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a76:	602f      	str	r7, [r5, #0]
 8009a78:	b1b9      	cbz	r1, 8009aaa <__sflush_r+0xae>
 8009a7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a7e:	4299      	cmp	r1, r3
 8009a80:	d002      	beq.n	8009a88 <__sflush_r+0x8c>
 8009a82:	4628      	mov	r0, r5
 8009a84:	f7ff fb38 	bl	80090f8 <_free_r>
 8009a88:	2300      	movs	r3, #0
 8009a8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a8c:	e00d      	b.n	8009aaa <__sflush_r+0xae>
 8009a8e:	2301      	movs	r3, #1
 8009a90:	4628      	mov	r0, r5
 8009a92:	47b0      	blx	r6
 8009a94:	4602      	mov	r2, r0
 8009a96:	1c50      	adds	r0, r2, #1
 8009a98:	d1c9      	bne.n	8009a2e <__sflush_r+0x32>
 8009a9a:	682b      	ldr	r3, [r5, #0]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d0c6      	beq.n	8009a2e <__sflush_r+0x32>
 8009aa0:	2b1d      	cmp	r3, #29
 8009aa2:	d001      	beq.n	8009aa8 <__sflush_r+0xac>
 8009aa4:	2b16      	cmp	r3, #22
 8009aa6:	d11e      	bne.n	8009ae6 <__sflush_r+0xea>
 8009aa8:	602f      	str	r7, [r5, #0]
 8009aaa:	2000      	movs	r0, #0
 8009aac:	e022      	b.n	8009af4 <__sflush_r+0xf8>
 8009aae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ab2:	b21b      	sxth	r3, r3
 8009ab4:	e01b      	b.n	8009aee <__sflush_r+0xf2>
 8009ab6:	690f      	ldr	r7, [r1, #16]
 8009ab8:	2f00      	cmp	r7, #0
 8009aba:	d0f6      	beq.n	8009aaa <__sflush_r+0xae>
 8009abc:	0793      	lsls	r3, r2, #30
 8009abe:	680e      	ldr	r6, [r1, #0]
 8009ac0:	bf08      	it	eq
 8009ac2:	694b      	ldreq	r3, [r1, #20]
 8009ac4:	600f      	str	r7, [r1, #0]
 8009ac6:	bf18      	it	ne
 8009ac8:	2300      	movne	r3, #0
 8009aca:	eba6 0807 	sub.w	r8, r6, r7
 8009ace:	608b      	str	r3, [r1, #8]
 8009ad0:	f1b8 0f00 	cmp.w	r8, #0
 8009ad4:	dde9      	ble.n	8009aaa <__sflush_r+0xae>
 8009ad6:	6a21      	ldr	r1, [r4, #32]
 8009ad8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009ada:	4643      	mov	r3, r8
 8009adc:	463a      	mov	r2, r7
 8009ade:	4628      	mov	r0, r5
 8009ae0:	47b0      	blx	r6
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	dc08      	bgt.n	8009af8 <__sflush_r+0xfc>
 8009ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009aee:	81a3      	strh	r3, [r4, #12]
 8009af0:	f04f 30ff 	mov.w	r0, #4294967295
 8009af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009af8:	4407      	add	r7, r0
 8009afa:	eba8 0800 	sub.w	r8, r8, r0
 8009afe:	e7e7      	b.n	8009ad0 <__sflush_r+0xd4>
 8009b00:	dfbffffe 	.word	0xdfbffffe

08009b04 <_fflush_r>:
 8009b04:	b538      	push	{r3, r4, r5, lr}
 8009b06:	690b      	ldr	r3, [r1, #16]
 8009b08:	4605      	mov	r5, r0
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	b913      	cbnz	r3, 8009b14 <_fflush_r+0x10>
 8009b0e:	2500      	movs	r5, #0
 8009b10:	4628      	mov	r0, r5
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	b118      	cbz	r0, 8009b1e <_fflush_r+0x1a>
 8009b16:	6a03      	ldr	r3, [r0, #32]
 8009b18:	b90b      	cbnz	r3, 8009b1e <_fflush_r+0x1a>
 8009b1a:	f7fe fab5 	bl	8008088 <__sinit>
 8009b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d0f3      	beq.n	8009b0e <_fflush_r+0xa>
 8009b26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b28:	07d0      	lsls	r0, r2, #31
 8009b2a:	d404      	bmi.n	8009b36 <_fflush_r+0x32>
 8009b2c:	0599      	lsls	r1, r3, #22
 8009b2e:	d402      	bmi.n	8009b36 <_fflush_r+0x32>
 8009b30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b32:	f7fe fc92 	bl	800845a <__retarget_lock_acquire_recursive>
 8009b36:	4628      	mov	r0, r5
 8009b38:	4621      	mov	r1, r4
 8009b3a:	f7ff ff5f 	bl	80099fc <__sflush_r>
 8009b3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b40:	07da      	lsls	r2, r3, #31
 8009b42:	4605      	mov	r5, r0
 8009b44:	d4e4      	bmi.n	8009b10 <_fflush_r+0xc>
 8009b46:	89a3      	ldrh	r3, [r4, #12]
 8009b48:	059b      	lsls	r3, r3, #22
 8009b4a:	d4e1      	bmi.n	8009b10 <_fflush_r+0xc>
 8009b4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b4e:	f7fe fc85 	bl	800845c <__retarget_lock_release_recursive>
 8009b52:	e7dd      	b.n	8009b10 <_fflush_r+0xc>

08009b54 <__swhatbuf_r>:
 8009b54:	b570      	push	{r4, r5, r6, lr}
 8009b56:	460c      	mov	r4, r1
 8009b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b5c:	2900      	cmp	r1, #0
 8009b5e:	b096      	sub	sp, #88	@ 0x58
 8009b60:	4615      	mov	r5, r2
 8009b62:	461e      	mov	r6, r3
 8009b64:	da0d      	bge.n	8009b82 <__swhatbuf_r+0x2e>
 8009b66:	89a3      	ldrh	r3, [r4, #12]
 8009b68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b6c:	f04f 0100 	mov.w	r1, #0
 8009b70:	bf14      	ite	ne
 8009b72:	2340      	movne	r3, #64	@ 0x40
 8009b74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b78:	2000      	movs	r0, #0
 8009b7a:	6031      	str	r1, [r6, #0]
 8009b7c:	602b      	str	r3, [r5, #0]
 8009b7e:	b016      	add	sp, #88	@ 0x58
 8009b80:	bd70      	pop	{r4, r5, r6, pc}
 8009b82:	466a      	mov	r2, sp
 8009b84:	f000 f848 	bl	8009c18 <_fstat_r>
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	dbec      	blt.n	8009b66 <__swhatbuf_r+0x12>
 8009b8c:	9901      	ldr	r1, [sp, #4]
 8009b8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009b96:	4259      	negs	r1, r3
 8009b98:	4159      	adcs	r1, r3
 8009b9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b9e:	e7eb      	b.n	8009b78 <__swhatbuf_r+0x24>

08009ba0 <__smakebuf_r>:
 8009ba0:	898b      	ldrh	r3, [r1, #12]
 8009ba2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ba4:	079d      	lsls	r5, r3, #30
 8009ba6:	4606      	mov	r6, r0
 8009ba8:	460c      	mov	r4, r1
 8009baa:	d507      	bpl.n	8009bbc <__smakebuf_r+0x1c>
 8009bac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009bb0:	6023      	str	r3, [r4, #0]
 8009bb2:	6123      	str	r3, [r4, #16]
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	6163      	str	r3, [r4, #20]
 8009bb8:	b003      	add	sp, #12
 8009bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bbc:	ab01      	add	r3, sp, #4
 8009bbe:	466a      	mov	r2, sp
 8009bc0:	f7ff ffc8 	bl	8009b54 <__swhatbuf_r>
 8009bc4:	9f00      	ldr	r7, [sp, #0]
 8009bc6:	4605      	mov	r5, r0
 8009bc8:	4639      	mov	r1, r7
 8009bca:	4630      	mov	r0, r6
 8009bcc:	f7ff fb08 	bl	80091e0 <_malloc_r>
 8009bd0:	b948      	cbnz	r0, 8009be6 <__smakebuf_r+0x46>
 8009bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd6:	059a      	lsls	r2, r3, #22
 8009bd8:	d4ee      	bmi.n	8009bb8 <__smakebuf_r+0x18>
 8009bda:	f023 0303 	bic.w	r3, r3, #3
 8009bde:	f043 0302 	orr.w	r3, r3, #2
 8009be2:	81a3      	strh	r3, [r4, #12]
 8009be4:	e7e2      	b.n	8009bac <__smakebuf_r+0xc>
 8009be6:	89a3      	ldrh	r3, [r4, #12]
 8009be8:	6020      	str	r0, [r4, #0]
 8009bea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bee:	81a3      	strh	r3, [r4, #12]
 8009bf0:	9b01      	ldr	r3, [sp, #4]
 8009bf2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009bf6:	b15b      	cbz	r3, 8009c10 <__smakebuf_r+0x70>
 8009bf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f000 f81d 	bl	8009c3c <_isatty_r>
 8009c02:	b128      	cbz	r0, 8009c10 <__smakebuf_r+0x70>
 8009c04:	89a3      	ldrh	r3, [r4, #12]
 8009c06:	f023 0303 	bic.w	r3, r3, #3
 8009c0a:	f043 0301 	orr.w	r3, r3, #1
 8009c0e:	81a3      	strh	r3, [r4, #12]
 8009c10:	89a3      	ldrh	r3, [r4, #12]
 8009c12:	431d      	orrs	r5, r3
 8009c14:	81a5      	strh	r5, [r4, #12]
 8009c16:	e7cf      	b.n	8009bb8 <__smakebuf_r+0x18>

08009c18 <_fstat_r>:
 8009c18:	b538      	push	{r3, r4, r5, lr}
 8009c1a:	4d07      	ldr	r5, [pc, #28]	@ (8009c38 <_fstat_r+0x20>)
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	4604      	mov	r4, r0
 8009c20:	4608      	mov	r0, r1
 8009c22:	4611      	mov	r1, r2
 8009c24:	602b      	str	r3, [r5, #0]
 8009c26:	f7f8 fb21 	bl	800226c <_fstat>
 8009c2a:	1c43      	adds	r3, r0, #1
 8009c2c:	d102      	bne.n	8009c34 <_fstat_r+0x1c>
 8009c2e:	682b      	ldr	r3, [r5, #0]
 8009c30:	b103      	cbz	r3, 8009c34 <_fstat_r+0x1c>
 8009c32:	6023      	str	r3, [r4, #0]
 8009c34:	bd38      	pop	{r3, r4, r5, pc}
 8009c36:	bf00      	nop
 8009c38:	200006c0 	.word	0x200006c0

08009c3c <_isatty_r>:
 8009c3c:	b538      	push	{r3, r4, r5, lr}
 8009c3e:	4d06      	ldr	r5, [pc, #24]	@ (8009c58 <_isatty_r+0x1c>)
 8009c40:	2300      	movs	r3, #0
 8009c42:	4604      	mov	r4, r0
 8009c44:	4608      	mov	r0, r1
 8009c46:	602b      	str	r3, [r5, #0]
 8009c48:	f7f8 fb20 	bl	800228c <_isatty>
 8009c4c:	1c43      	adds	r3, r0, #1
 8009c4e:	d102      	bne.n	8009c56 <_isatty_r+0x1a>
 8009c50:	682b      	ldr	r3, [r5, #0]
 8009c52:	b103      	cbz	r3, 8009c56 <_isatty_r+0x1a>
 8009c54:	6023      	str	r3, [r4, #0]
 8009c56:	bd38      	pop	{r3, r4, r5, pc}
 8009c58:	200006c0 	.word	0x200006c0

08009c5c <_sbrk_r>:
 8009c5c:	b538      	push	{r3, r4, r5, lr}
 8009c5e:	4d06      	ldr	r5, [pc, #24]	@ (8009c78 <_sbrk_r+0x1c>)
 8009c60:	2300      	movs	r3, #0
 8009c62:	4604      	mov	r4, r0
 8009c64:	4608      	mov	r0, r1
 8009c66:	602b      	str	r3, [r5, #0]
 8009c68:	f7f8 fb28 	bl	80022bc <_sbrk>
 8009c6c:	1c43      	adds	r3, r0, #1
 8009c6e:	d102      	bne.n	8009c76 <_sbrk_r+0x1a>
 8009c70:	682b      	ldr	r3, [r5, #0]
 8009c72:	b103      	cbz	r3, 8009c76 <_sbrk_r+0x1a>
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	bd38      	pop	{r3, r4, r5, pc}
 8009c78:	200006c0 	.word	0x200006c0

08009c7c <memcpy>:
 8009c7c:	440a      	add	r2, r1
 8009c7e:	4291      	cmp	r1, r2
 8009c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c84:	d100      	bne.n	8009c88 <memcpy+0xc>
 8009c86:	4770      	bx	lr
 8009c88:	b510      	push	{r4, lr}
 8009c8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c92:	4291      	cmp	r1, r2
 8009c94:	d1f9      	bne.n	8009c8a <memcpy+0xe>
 8009c96:	bd10      	pop	{r4, pc}

08009c98 <__assert_func>:
 8009c98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c9a:	4614      	mov	r4, r2
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	4b09      	ldr	r3, [pc, #36]	@ (8009cc4 <__assert_func+0x2c>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	68d8      	ldr	r0, [r3, #12]
 8009ca6:	b954      	cbnz	r4, 8009cbe <__assert_func+0x26>
 8009ca8:	4b07      	ldr	r3, [pc, #28]	@ (8009cc8 <__assert_func+0x30>)
 8009caa:	461c      	mov	r4, r3
 8009cac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009cb0:	9100      	str	r1, [sp, #0]
 8009cb2:	462b      	mov	r3, r5
 8009cb4:	4905      	ldr	r1, [pc, #20]	@ (8009ccc <__assert_func+0x34>)
 8009cb6:	f000 f841 	bl	8009d3c <fiprintf>
 8009cba:	f000 f851 	bl	8009d60 <abort>
 8009cbe:	4b04      	ldr	r3, [pc, #16]	@ (8009cd0 <__assert_func+0x38>)
 8009cc0:	e7f4      	b.n	8009cac <__assert_func+0x14>
 8009cc2:	bf00      	nop
 8009cc4:	20000018 	.word	0x20000018
 8009cc8:	0800a405 	.word	0x0800a405
 8009ccc:	0800a3d7 	.word	0x0800a3d7
 8009cd0:	0800a3ca 	.word	0x0800a3ca

08009cd4 <_calloc_r>:
 8009cd4:	b570      	push	{r4, r5, r6, lr}
 8009cd6:	fba1 5402 	umull	r5, r4, r1, r2
 8009cda:	b93c      	cbnz	r4, 8009cec <_calloc_r+0x18>
 8009cdc:	4629      	mov	r1, r5
 8009cde:	f7ff fa7f 	bl	80091e0 <_malloc_r>
 8009ce2:	4606      	mov	r6, r0
 8009ce4:	b928      	cbnz	r0, 8009cf2 <_calloc_r+0x1e>
 8009ce6:	2600      	movs	r6, #0
 8009ce8:	4630      	mov	r0, r6
 8009cea:	bd70      	pop	{r4, r5, r6, pc}
 8009cec:	220c      	movs	r2, #12
 8009cee:	6002      	str	r2, [r0, #0]
 8009cf0:	e7f9      	b.n	8009ce6 <_calloc_r+0x12>
 8009cf2:	462a      	mov	r2, r5
 8009cf4:	4621      	mov	r1, r4
 8009cf6:	f7fe fb33 	bl	8008360 <memset>
 8009cfa:	e7f5      	b.n	8009ce8 <_calloc_r+0x14>

08009cfc <__ascii_mbtowc>:
 8009cfc:	b082      	sub	sp, #8
 8009cfe:	b901      	cbnz	r1, 8009d02 <__ascii_mbtowc+0x6>
 8009d00:	a901      	add	r1, sp, #4
 8009d02:	b142      	cbz	r2, 8009d16 <__ascii_mbtowc+0x1a>
 8009d04:	b14b      	cbz	r3, 8009d1a <__ascii_mbtowc+0x1e>
 8009d06:	7813      	ldrb	r3, [r2, #0]
 8009d08:	600b      	str	r3, [r1, #0]
 8009d0a:	7812      	ldrb	r2, [r2, #0]
 8009d0c:	1e10      	subs	r0, r2, #0
 8009d0e:	bf18      	it	ne
 8009d10:	2001      	movne	r0, #1
 8009d12:	b002      	add	sp, #8
 8009d14:	4770      	bx	lr
 8009d16:	4610      	mov	r0, r2
 8009d18:	e7fb      	b.n	8009d12 <__ascii_mbtowc+0x16>
 8009d1a:	f06f 0001 	mvn.w	r0, #1
 8009d1e:	e7f8      	b.n	8009d12 <__ascii_mbtowc+0x16>

08009d20 <__ascii_wctomb>:
 8009d20:	4603      	mov	r3, r0
 8009d22:	4608      	mov	r0, r1
 8009d24:	b141      	cbz	r1, 8009d38 <__ascii_wctomb+0x18>
 8009d26:	2aff      	cmp	r2, #255	@ 0xff
 8009d28:	d904      	bls.n	8009d34 <__ascii_wctomb+0x14>
 8009d2a:	228a      	movs	r2, #138	@ 0x8a
 8009d2c:	601a      	str	r2, [r3, #0]
 8009d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d32:	4770      	bx	lr
 8009d34:	700a      	strb	r2, [r1, #0]
 8009d36:	2001      	movs	r0, #1
 8009d38:	4770      	bx	lr
	...

08009d3c <fiprintf>:
 8009d3c:	b40e      	push	{r1, r2, r3}
 8009d3e:	b503      	push	{r0, r1, lr}
 8009d40:	4601      	mov	r1, r0
 8009d42:	ab03      	add	r3, sp, #12
 8009d44:	4805      	ldr	r0, [pc, #20]	@ (8009d5c <fiprintf+0x20>)
 8009d46:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d4a:	6800      	ldr	r0, [r0, #0]
 8009d4c:	9301      	str	r3, [sp, #4]
 8009d4e:	f000 f837 	bl	8009dc0 <_vfiprintf_r>
 8009d52:	b002      	add	sp, #8
 8009d54:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d58:	b003      	add	sp, #12
 8009d5a:	4770      	bx	lr
 8009d5c:	20000018 	.word	0x20000018

08009d60 <abort>:
 8009d60:	b508      	push	{r3, lr}
 8009d62:	2006      	movs	r0, #6
 8009d64:	f000 f96c 	bl	800a040 <raise>
 8009d68:	2001      	movs	r0, #1
 8009d6a:	f7f8 fa4b 	bl	8002204 <_exit>

08009d6e <__sfputc_r>:
 8009d6e:	6893      	ldr	r3, [r2, #8]
 8009d70:	3b01      	subs	r3, #1
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	b410      	push	{r4}
 8009d76:	6093      	str	r3, [r2, #8]
 8009d78:	da08      	bge.n	8009d8c <__sfputc_r+0x1e>
 8009d7a:	6994      	ldr	r4, [r2, #24]
 8009d7c:	42a3      	cmp	r3, r4
 8009d7e:	db01      	blt.n	8009d84 <__sfputc_r+0x16>
 8009d80:	290a      	cmp	r1, #10
 8009d82:	d103      	bne.n	8009d8c <__sfputc_r+0x1e>
 8009d84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d88:	f7fe ba55 	b.w	8008236 <__swbuf_r>
 8009d8c:	6813      	ldr	r3, [r2, #0]
 8009d8e:	1c58      	adds	r0, r3, #1
 8009d90:	6010      	str	r0, [r2, #0]
 8009d92:	7019      	strb	r1, [r3, #0]
 8009d94:	4608      	mov	r0, r1
 8009d96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <__sfputs_r>:
 8009d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d9e:	4606      	mov	r6, r0
 8009da0:	460f      	mov	r7, r1
 8009da2:	4614      	mov	r4, r2
 8009da4:	18d5      	adds	r5, r2, r3
 8009da6:	42ac      	cmp	r4, r5
 8009da8:	d101      	bne.n	8009dae <__sfputs_r+0x12>
 8009daa:	2000      	movs	r0, #0
 8009dac:	e007      	b.n	8009dbe <__sfputs_r+0x22>
 8009dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009db2:	463a      	mov	r2, r7
 8009db4:	4630      	mov	r0, r6
 8009db6:	f7ff ffda 	bl	8009d6e <__sfputc_r>
 8009dba:	1c43      	adds	r3, r0, #1
 8009dbc:	d1f3      	bne.n	8009da6 <__sfputs_r+0xa>
 8009dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009dc0 <_vfiprintf_r>:
 8009dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc4:	460d      	mov	r5, r1
 8009dc6:	b09d      	sub	sp, #116	@ 0x74
 8009dc8:	4614      	mov	r4, r2
 8009dca:	4698      	mov	r8, r3
 8009dcc:	4606      	mov	r6, r0
 8009dce:	b118      	cbz	r0, 8009dd8 <_vfiprintf_r+0x18>
 8009dd0:	6a03      	ldr	r3, [r0, #32]
 8009dd2:	b90b      	cbnz	r3, 8009dd8 <_vfiprintf_r+0x18>
 8009dd4:	f7fe f958 	bl	8008088 <__sinit>
 8009dd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dda:	07d9      	lsls	r1, r3, #31
 8009ddc:	d405      	bmi.n	8009dea <_vfiprintf_r+0x2a>
 8009dde:	89ab      	ldrh	r3, [r5, #12]
 8009de0:	059a      	lsls	r2, r3, #22
 8009de2:	d402      	bmi.n	8009dea <_vfiprintf_r+0x2a>
 8009de4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009de6:	f7fe fb38 	bl	800845a <__retarget_lock_acquire_recursive>
 8009dea:	89ab      	ldrh	r3, [r5, #12]
 8009dec:	071b      	lsls	r3, r3, #28
 8009dee:	d501      	bpl.n	8009df4 <_vfiprintf_r+0x34>
 8009df0:	692b      	ldr	r3, [r5, #16]
 8009df2:	b99b      	cbnz	r3, 8009e1c <_vfiprintf_r+0x5c>
 8009df4:	4629      	mov	r1, r5
 8009df6:	4630      	mov	r0, r6
 8009df8:	f7fe fa5c 	bl	80082b4 <__swsetup_r>
 8009dfc:	b170      	cbz	r0, 8009e1c <_vfiprintf_r+0x5c>
 8009dfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e00:	07dc      	lsls	r4, r3, #31
 8009e02:	d504      	bpl.n	8009e0e <_vfiprintf_r+0x4e>
 8009e04:	f04f 30ff 	mov.w	r0, #4294967295
 8009e08:	b01d      	add	sp, #116	@ 0x74
 8009e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e0e:	89ab      	ldrh	r3, [r5, #12]
 8009e10:	0598      	lsls	r0, r3, #22
 8009e12:	d4f7      	bmi.n	8009e04 <_vfiprintf_r+0x44>
 8009e14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e16:	f7fe fb21 	bl	800845c <__retarget_lock_release_recursive>
 8009e1a:	e7f3      	b.n	8009e04 <_vfiprintf_r+0x44>
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e20:	2320      	movs	r3, #32
 8009e22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e26:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e2a:	2330      	movs	r3, #48	@ 0x30
 8009e2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009fdc <_vfiprintf_r+0x21c>
 8009e30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e34:	f04f 0901 	mov.w	r9, #1
 8009e38:	4623      	mov	r3, r4
 8009e3a:	469a      	mov	sl, r3
 8009e3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e40:	b10a      	cbz	r2, 8009e46 <_vfiprintf_r+0x86>
 8009e42:	2a25      	cmp	r2, #37	@ 0x25
 8009e44:	d1f9      	bne.n	8009e3a <_vfiprintf_r+0x7a>
 8009e46:	ebba 0b04 	subs.w	fp, sl, r4
 8009e4a:	d00b      	beq.n	8009e64 <_vfiprintf_r+0xa4>
 8009e4c:	465b      	mov	r3, fp
 8009e4e:	4622      	mov	r2, r4
 8009e50:	4629      	mov	r1, r5
 8009e52:	4630      	mov	r0, r6
 8009e54:	f7ff ffa2 	bl	8009d9c <__sfputs_r>
 8009e58:	3001      	adds	r0, #1
 8009e5a:	f000 80a7 	beq.w	8009fac <_vfiprintf_r+0x1ec>
 8009e5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e60:	445a      	add	r2, fp
 8009e62:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e64:	f89a 3000 	ldrb.w	r3, [sl]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	f000 809f 	beq.w	8009fac <_vfiprintf_r+0x1ec>
 8009e6e:	2300      	movs	r3, #0
 8009e70:	f04f 32ff 	mov.w	r2, #4294967295
 8009e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e78:	f10a 0a01 	add.w	sl, sl, #1
 8009e7c:	9304      	str	r3, [sp, #16]
 8009e7e:	9307      	str	r3, [sp, #28]
 8009e80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e84:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e86:	4654      	mov	r4, sl
 8009e88:	2205      	movs	r2, #5
 8009e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e8e:	4853      	ldr	r0, [pc, #332]	@ (8009fdc <_vfiprintf_r+0x21c>)
 8009e90:	f7f6 f99e 	bl	80001d0 <memchr>
 8009e94:	9a04      	ldr	r2, [sp, #16]
 8009e96:	b9d8      	cbnz	r0, 8009ed0 <_vfiprintf_r+0x110>
 8009e98:	06d1      	lsls	r1, r2, #27
 8009e9a:	bf44      	itt	mi
 8009e9c:	2320      	movmi	r3, #32
 8009e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ea2:	0713      	lsls	r3, r2, #28
 8009ea4:	bf44      	itt	mi
 8009ea6:	232b      	movmi	r3, #43	@ 0x2b
 8009ea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009eac:	f89a 3000 	ldrb.w	r3, [sl]
 8009eb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009eb2:	d015      	beq.n	8009ee0 <_vfiprintf_r+0x120>
 8009eb4:	9a07      	ldr	r2, [sp, #28]
 8009eb6:	4654      	mov	r4, sl
 8009eb8:	2000      	movs	r0, #0
 8009eba:	f04f 0c0a 	mov.w	ip, #10
 8009ebe:	4621      	mov	r1, r4
 8009ec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ec4:	3b30      	subs	r3, #48	@ 0x30
 8009ec6:	2b09      	cmp	r3, #9
 8009ec8:	d94b      	bls.n	8009f62 <_vfiprintf_r+0x1a2>
 8009eca:	b1b0      	cbz	r0, 8009efa <_vfiprintf_r+0x13a>
 8009ecc:	9207      	str	r2, [sp, #28]
 8009ece:	e014      	b.n	8009efa <_vfiprintf_r+0x13a>
 8009ed0:	eba0 0308 	sub.w	r3, r0, r8
 8009ed4:	fa09 f303 	lsl.w	r3, r9, r3
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	9304      	str	r3, [sp, #16]
 8009edc:	46a2      	mov	sl, r4
 8009ede:	e7d2      	b.n	8009e86 <_vfiprintf_r+0xc6>
 8009ee0:	9b03      	ldr	r3, [sp, #12]
 8009ee2:	1d19      	adds	r1, r3, #4
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	9103      	str	r1, [sp, #12]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	bfbb      	ittet	lt
 8009eec:	425b      	neglt	r3, r3
 8009eee:	f042 0202 	orrlt.w	r2, r2, #2
 8009ef2:	9307      	strge	r3, [sp, #28]
 8009ef4:	9307      	strlt	r3, [sp, #28]
 8009ef6:	bfb8      	it	lt
 8009ef8:	9204      	strlt	r2, [sp, #16]
 8009efa:	7823      	ldrb	r3, [r4, #0]
 8009efc:	2b2e      	cmp	r3, #46	@ 0x2e
 8009efe:	d10a      	bne.n	8009f16 <_vfiprintf_r+0x156>
 8009f00:	7863      	ldrb	r3, [r4, #1]
 8009f02:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f04:	d132      	bne.n	8009f6c <_vfiprintf_r+0x1ac>
 8009f06:	9b03      	ldr	r3, [sp, #12]
 8009f08:	1d1a      	adds	r2, r3, #4
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	9203      	str	r2, [sp, #12]
 8009f0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f12:	3402      	adds	r4, #2
 8009f14:	9305      	str	r3, [sp, #20]
 8009f16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009fec <_vfiprintf_r+0x22c>
 8009f1a:	7821      	ldrb	r1, [r4, #0]
 8009f1c:	2203      	movs	r2, #3
 8009f1e:	4650      	mov	r0, sl
 8009f20:	f7f6 f956 	bl	80001d0 <memchr>
 8009f24:	b138      	cbz	r0, 8009f36 <_vfiprintf_r+0x176>
 8009f26:	9b04      	ldr	r3, [sp, #16]
 8009f28:	eba0 000a 	sub.w	r0, r0, sl
 8009f2c:	2240      	movs	r2, #64	@ 0x40
 8009f2e:	4082      	lsls	r2, r0
 8009f30:	4313      	orrs	r3, r2
 8009f32:	3401      	adds	r4, #1
 8009f34:	9304      	str	r3, [sp, #16]
 8009f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f3a:	4829      	ldr	r0, [pc, #164]	@ (8009fe0 <_vfiprintf_r+0x220>)
 8009f3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f40:	2206      	movs	r2, #6
 8009f42:	f7f6 f945 	bl	80001d0 <memchr>
 8009f46:	2800      	cmp	r0, #0
 8009f48:	d03f      	beq.n	8009fca <_vfiprintf_r+0x20a>
 8009f4a:	4b26      	ldr	r3, [pc, #152]	@ (8009fe4 <_vfiprintf_r+0x224>)
 8009f4c:	bb1b      	cbnz	r3, 8009f96 <_vfiprintf_r+0x1d6>
 8009f4e:	9b03      	ldr	r3, [sp, #12]
 8009f50:	3307      	adds	r3, #7
 8009f52:	f023 0307 	bic.w	r3, r3, #7
 8009f56:	3308      	adds	r3, #8
 8009f58:	9303      	str	r3, [sp, #12]
 8009f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f5c:	443b      	add	r3, r7
 8009f5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f60:	e76a      	b.n	8009e38 <_vfiprintf_r+0x78>
 8009f62:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f66:	460c      	mov	r4, r1
 8009f68:	2001      	movs	r0, #1
 8009f6a:	e7a8      	b.n	8009ebe <_vfiprintf_r+0xfe>
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	3401      	adds	r4, #1
 8009f70:	9305      	str	r3, [sp, #20]
 8009f72:	4619      	mov	r1, r3
 8009f74:	f04f 0c0a 	mov.w	ip, #10
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f7e:	3a30      	subs	r2, #48	@ 0x30
 8009f80:	2a09      	cmp	r2, #9
 8009f82:	d903      	bls.n	8009f8c <_vfiprintf_r+0x1cc>
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d0c6      	beq.n	8009f16 <_vfiprintf_r+0x156>
 8009f88:	9105      	str	r1, [sp, #20]
 8009f8a:	e7c4      	b.n	8009f16 <_vfiprintf_r+0x156>
 8009f8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f90:	4604      	mov	r4, r0
 8009f92:	2301      	movs	r3, #1
 8009f94:	e7f0      	b.n	8009f78 <_vfiprintf_r+0x1b8>
 8009f96:	ab03      	add	r3, sp, #12
 8009f98:	9300      	str	r3, [sp, #0]
 8009f9a:	462a      	mov	r2, r5
 8009f9c:	4b12      	ldr	r3, [pc, #72]	@ (8009fe8 <_vfiprintf_r+0x228>)
 8009f9e:	a904      	add	r1, sp, #16
 8009fa0:	4630      	mov	r0, r6
 8009fa2:	f7fd fc2d 	bl	8007800 <_printf_float>
 8009fa6:	4607      	mov	r7, r0
 8009fa8:	1c78      	adds	r0, r7, #1
 8009faa:	d1d6      	bne.n	8009f5a <_vfiprintf_r+0x19a>
 8009fac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fae:	07d9      	lsls	r1, r3, #31
 8009fb0:	d405      	bmi.n	8009fbe <_vfiprintf_r+0x1fe>
 8009fb2:	89ab      	ldrh	r3, [r5, #12]
 8009fb4:	059a      	lsls	r2, r3, #22
 8009fb6:	d402      	bmi.n	8009fbe <_vfiprintf_r+0x1fe>
 8009fb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fba:	f7fe fa4f 	bl	800845c <__retarget_lock_release_recursive>
 8009fbe:	89ab      	ldrh	r3, [r5, #12]
 8009fc0:	065b      	lsls	r3, r3, #25
 8009fc2:	f53f af1f 	bmi.w	8009e04 <_vfiprintf_r+0x44>
 8009fc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fc8:	e71e      	b.n	8009e08 <_vfiprintf_r+0x48>
 8009fca:	ab03      	add	r3, sp, #12
 8009fcc:	9300      	str	r3, [sp, #0]
 8009fce:	462a      	mov	r2, r5
 8009fd0:	4b05      	ldr	r3, [pc, #20]	@ (8009fe8 <_vfiprintf_r+0x228>)
 8009fd2:	a904      	add	r1, sp, #16
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	f7fd feab 	bl	8007d30 <_printf_i>
 8009fda:	e7e4      	b.n	8009fa6 <_vfiprintf_r+0x1e6>
 8009fdc:	0800a507 	.word	0x0800a507
 8009fe0:	0800a511 	.word	0x0800a511
 8009fe4:	08007801 	.word	0x08007801
 8009fe8:	08009d9d 	.word	0x08009d9d
 8009fec:	0800a50d 	.word	0x0800a50d

08009ff0 <_raise_r>:
 8009ff0:	291f      	cmp	r1, #31
 8009ff2:	b538      	push	{r3, r4, r5, lr}
 8009ff4:	4605      	mov	r5, r0
 8009ff6:	460c      	mov	r4, r1
 8009ff8:	d904      	bls.n	800a004 <_raise_r+0x14>
 8009ffa:	2316      	movs	r3, #22
 8009ffc:	6003      	str	r3, [r0, #0]
 8009ffe:	f04f 30ff 	mov.w	r0, #4294967295
 800a002:	bd38      	pop	{r3, r4, r5, pc}
 800a004:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a006:	b112      	cbz	r2, 800a00e <_raise_r+0x1e>
 800a008:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a00c:	b94b      	cbnz	r3, 800a022 <_raise_r+0x32>
 800a00e:	4628      	mov	r0, r5
 800a010:	f000 f830 	bl	800a074 <_getpid_r>
 800a014:	4622      	mov	r2, r4
 800a016:	4601      	mov	r1, r0
 800a018:	4628      	mov	r0, r5
 800a01a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a01e:	f000 b817 	b.w	800a050 <_kill_r>
 800a022:	2b01      	cmp	r3, #1
 800a024:	d00a      	beq.n	800a03c <_raise_r+0x4c>
 800a026:	1c59      	adds	r1, r3, #1
 800a028:	d103      	bne.n	800a032 <_raise_r+0x42>
 800a02a:	2316      	movs	r3, #22
 800a02c:	6003      	str	r3, [r0, #0]
 800a02e:	2001      	movs	r0, #1
 800a030:	e7e7      	b.n	800a002 <_raise_r+0x12>
 800a032:	2100      	movs	r1, #0
 800a034:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a038:	4620      	mov	r0, r4
 800a03a:	4798      	blx	r3
 800a03c:	2000      	movs	r0, #0
 800a03e:	e7e0      	b.n	800a002 <_raise_r+0x12>

0800a040 <raise>:
 800a040:	4b02      	ldr	r3, [pc, #8]	@ (800a04c <raise+0xc>)
 800a042:	4601      	mov	r1, r0
 800a044:	6818      	ldr	r0, [r3, #0]
 800a046:	f7ff bfd3 	b.w	8009ff0 <_raise_r>
 800a04a:	bf00      	nop
 800a04c:	20000018 	.word	0x20000018

0800a050 <_kill_r>:
 800a050:	b538      	push	{r3, r4, r5, lr}
 800a052:	4d07      	ldr	r5, [pc, #28]	@ (800a070 <_kill_r+0x20>)
 800a054:	2300      	movs	r3, #0
 800a056:	4604      	mov	r4, r0
 800a058:	4608      	mov	r0, r1
 800a05a:	4611      	mov	r1, r2
 800a05c:	602b      	str	r3, [r5, #0]
 800a05e:	f7f8 f8c1 	bl	80021e4 <_kill>
 800a062:	1c43      	adds	r3, r0, #1
 800a064:	d102      	bne.n	800a06c <_kill_r+0x1c>
 800a066:	682b      	ldr	r3, [r5, #0]
 800a068:	b103      	cbz	r3, 800a06c <_kill_r+0x1c>
 800a06a:	6023      	str	r3, [r4, #0]
 800a06c:	bd38      	pop	{r3, r4, r5, pc}
 800a06e:	bf00      	nop
 800a070:	200006c0 	.word	0x200006c0

0800a074 <_getpid_r>:
 800a074:	f7f8 b8ae 	b.w	80021d4 <_getpid>

0800a078 <fmaxf>:
 800a078:	b508      	push	{r3, lr}
 800a07a:	ed2d 8b02 	vpush	{d8}
 800a07e:	eeb0 8a40 	vmov.f32	s16, s0
 800a082:	eef0 8a60 	vmov.f32	s17, s1
 800a086:	f000 f831 	bl	800a0ec <__fpclassifyf>
 800a08a:	b930      	cbnz	r0, 800a09a <fmaxf+0x22>
 800a08c:	eeb0 8a68 	vmov.f32	s16, s17
 800a090:	eeb0 0a48 	vmov.f32	s0, s16
 800a094:	ecbd 8b02 	vpop	{d8}
 800a098:	bd08      	pop	{r3, pc}
 800a09a:	eeb0 0a68 	vmov.f32	s0, s17
 800a09e:	f000 f825 	bl	800a0ec <__fpclassifyf>
 800a0a2:	2800      	cmp	r0, #0
 800a0a4:	d0f4      	beq.n	800a090 <fmaxf+0x18>
 800a0a6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a0aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ae:	dded      	ble.n	800a08c <fmaxf+0x14>
 800a0b0:	e7ee      	b.n	800a090 <fmaxf+0x18>

0800a0b2 <fminf>:
 800a0b2:	b508      	push	{r3, lr}
 800a0b4:	ed2d 8b02 	vpush	{d8}
 800a0b8:	eeb0 8a40 	vmov.f32	s16, s0
 800a0bc:	eef0 8a60 	vmov.f32	s17, s1
 800a0c0:	f000 f814 	bl	800a0ec <__fpclassifyf>
 800a0c4:	b930      	cbnz	r0, 800a0d4 <fminf+0x22>
 800a0c6:	eeb0 8a68 	vmov.f32	s16, s17
 800a0ca:	eeb0 0a48 	vmov.f32	s0, s16
 800a0ce:	ecbd 8b02 	vpop	{d8}
 800a0d2:	bd08      	pop	{r3, pc}
 800a0d4:	eeb0 0a68 	vmov.f32	s0, s17
 800a0d8:	f000 f808 	bl	800a0ec <__fpclassifyf>
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	d0f4      	beq.n	800a0ca <fminf+0x18>
 800a0e0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0e8:	d5ed      	bpl.n	800a0c6 <fminf+0x14>
 800a0ea:	e7ee      	b.n	800a0ca <fminf+0x18>

0800a0ec <__fpclassifyf>:
 800a0ec:	ee10 3a10 	vmov	r3, s0
 800a0f0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800a0f4:	d00d      	beq.n	800a112 <__fpclassifyf+0x26>
 800a0f6:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800a0fa:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800a0fe:	d30a      	bcc.n	800a116 <__fpclassifyf+0x2a>
 800a100:	4b07      	ldr	r3, [pc, #28]	@ (800a120 <__fpclassifyf+0x34>)
 800a102:	1e42      	subs	r2, r0, #1
 800a104:	429a      	cmp	r2, r3
 800a106:	d908      	bls.n	800a11a <__fpclassifyf+0x2e>
 800a108:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800a10c:	4258      	negs	r0, r3
 800a10e:	4158      	adcs	r0, r3
 800a110:	4770      	bx	lr
 800a112:	2002      	movs	r0, #2
 800a114:	4770      	bx	lr
 800a116:	2004      	movs	r0, #4
 800a118:	4770      	bx	lr
 800a11a:	2003      	movs	r0, #3
 800a11c:	4770      	bx	lr
 800a11e:	bf00      	nop
 800a120:	007ffffe 	.word	0x007ffffe

0800a124 <_init>:
 800a124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a126:	bf00      	nop
 800a128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a12a:	bc08      	pop	{r3}
 800a12c:	469e      	mov	lr, r3
 800a12e:	4770      	bx	lr

0800a130 <_fini>:
 800a130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a132:	bf00      	nop
 800a134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a136:	bc08      	pop	{r3}
 800a138:	469e      	mov	lr, r3
 800a13a:	4770      	bx	lr
