Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb 26 14:45:18 2021
| Host         : matiaspc running 64-bit Linux Mint 20.1
| Command      : report_timing_summary -max_paths 10 -file mult_config_2_timing_summary_routed.rpt -pb mult_config_2_timing_summary_routed.pb -rpx mult_config_2_timing_summary_routed.rpx -warn_on_violation
| Design       : mult_config_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: control[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.219     -536.733                     76                   76       -1.273       -1.374                      3                   76       -2.145      -31.845                      31                    31  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 0.005}            0.010           99999.998       


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -19.219     -451.244                     46                   46       -1.273       -1.374                      3                   46       -2.145      -31.845                      31                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     -3.668      -85.489                     30                   30        0.060        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           46  Failing Endpoints,  Worst Slack      -19.219ns,  Total Violation     -451.244ns
Hold  :            3  Failing Endpoints,  Worst Slack       -1.273ns,  Total Violation       -1.374ns
PW    :           31  Failing Endpoints,  Worst Slack       -2.145ns,  Total Violation      -31.845ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.219ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[12]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.868ns  (logic 4.298ns (36.214%)  route 7.570ns (63.786%))
  Logic Levels:           10  (LUT3=2 LUT6=7 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 r  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.287    10.152    topR_2
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.276 f  S_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.638    10.913    S_OBUF[5]_inst_i_7_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  S_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.476    11.513    S_OBUF[5]_inst_i_2_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.637 r  S_OBUF[13]_inst_i_6/O
                         net (fo=3, routed)           0.308    11.946    S_OBUF[13]_inst_i_6_n_0
    SLICE_X87Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.070 f  S_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.677    12.747    S_OBUF[12]_inst_i_2_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.871 r  S_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.659    14.530    S_OBUF[12]
    U3                   OBUF (Prop_obuf_I_O)         2.664    17.194 r  S_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.194    S[12]
    U3                                                                r  S[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -17.194    
  -------------------------------------------------------------------
                         slack                                -19.219    

Slack (VIOLATED) :        -19.101ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[13]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.750ns  (logic 4.179ns (35.563%)  route 7.571ns (64.437%))
  Logic Levels:           9  (LUT3=1 LUT6=7 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 f  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.864    10.729    topR_2
    SLICE_X87Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.853 r  S_OBUF[15]_inst_i_15/O
                         net (fo=1, routed)           0.621    11.474    S_OBUF[15]_inst_i_15_n_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.598 f  S_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           0.420    12.018    S_OBUF[15]_inst_i_12_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.142 r  S_OBUF[15]_inst_i_5_comp/O
                         net (fo=3, routed)           0.468    12.611    S_OBUF[15]_inst_i_5_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.735 r  S_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.672    14.407    S_OBUF[13]
    U4                   OBUF (Prop_obuf_I_O)         2.669    17.076 r  S_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.076    S[13]
    U4                                                                r  S[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                -19.101    

Slack (VIOLATED) :        -19.080ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[11]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.729ns  (logic 4.295ns (36.616%)  route 7.434ns (63.384%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 r  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.287    10.152    topR_2
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.276 f  S_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.638    10.913    S_OBUF[5]_inst_i_7_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  S_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.476    11.513    S_OBUF[5]_inst_i_2_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.637 r  S_OBUF[13]_inst_i_6/O
                         net (fo=3, routed)           0.434    12.072    S_OBUF[13]_inst_i_6_n_0
    SLICE_X86Y82         LUT5 (Prop_lut5_I0_O)        0.124    12.196 f  S_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.549    12.744    S_OBUF[13]_inst_i_2_n_0
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.868 r  S_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.525    14.394    S_OBUF[11]
    U2                   OBUF (Prop_obuf_I_O)         2.661    17.054 r  S_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.054    S[11]
    U2                                                                r  S[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -17.054    
  -------------------------------------------------------------------
                         slack                                -19.080    

Slack (VIOLATED) :        -18.935ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[14]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 4.171ns (36.010%)  route 7.413ns (63.990%))
  Logic Levels:           9  (LUT3=1 LUT6=7 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 f  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.864    10.729    topR_2
    SLICE_X87Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.853 r  S_OBUF[15]_inst_i_15/O
                         net (fo=1, routed)           0.621    11.474    S_OBUF[15]_inst_i_15_n_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.598 f  S_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           0.420    12.018    S_OBUF[15]_inst_i_12_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.142 r  S_OBUF[15]_inst_i_5_comp/O
                         net (fo=3, routed)           0.319    12.462    S_OBUF[15]_inst_i_5_n_0
    SLICE_X89Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.586 r  S_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.663    14.248    S_OBUF[14]
    V1                   OBUF (Prop_obuf_I_O)         2.661    16.910 r  S_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.910    S[14]
    V1                                                                r  S[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                -18.935    

Slack (VIOLATED) :        -18.858ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[10]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.507ns  (logic 4.295ns (37.326%)  route 7.212ns (62.674%))
  Logic Levels:           10  (LUT3=2 LUT6=7 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 r  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.287    10.152    topR_2
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.276 f  S_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.638    10.913    S_OBUF[5]_inst_i_7_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  S_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.476    11.513    S_OBUF[5]_inst_i_2_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.637 r  S_OBUF[13]_inst_i_6/O
                         net (fo=3, routed)           0.308    11.946    S_OBUF[13]_inst_i_6_n_0
    SLICE_X87Y83         LUT3 (Prop_lut3_I0_O)        0.124    12.070 f  S_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.453    12.522    S_OBUF[12]_inst_i_2_n_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.646 r  S_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.525    14.172    S_OBUF[10]
    V2                   OBUF (Prop_obuf_I_O)         2.661    16.833 r  S_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.833    S[10]
    V2                                                                r  S[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -16.833    
  -------------------------------------------------------------------
                         slack                                -18.858    

Slack (VIOLATED) :        -18.789ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[15]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 4.165ns (36.415%)  route 7.273ns (63.585%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 f  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.864    10.729    topR_2
    SLICE_X87Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.853 r  S_OBUF[15]_inst_i_15/O
                         net (fo=1, routed)           0.621    11.474    S_OBUF[15]_inst_i_15_n_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.598 f  S_OBUF[15]_inst_i_12/O
                         net (fo=1, routed)           0.420    12.018    S_OBUF[15]_inst_i_12_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.142 r  S_OBUF[15]_inst_i_5_comp/O
                         net (fo=3, routed)           0.183    12.325    S_OBUF[15]_inst_i_5_n_0
    SLICE_X88Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.449 r  S_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.659    14.108    S_OBUF[15]
    U1                   OBUF (Prop_obuf_I_O)         2.655    16.763 r  S_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.763    S[15]
    U1                                                                r  S[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -16.763    
  -------------------------------------------------------------------
                         slack                                -18.789    

Slack (VIOLATED) :        -18.757ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[9]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.406ns  (logic 4.292ns (37.633%)  route 7.114ns (62.367%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 f  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.287    10.152    topR_2
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.276 r  S_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.638    10.913    S_OBUF[5]_inst_i_7_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.037 f  S_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.476    11.513    S_OBUF[5]_inst_i_2_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I1_O)        0.124    11.637 f  S_OBUF[13]_inst_i_6/O
                         net (fo=3, routed)           0.329    11.967    S_OBUF[13]_inst_i_6_n_0
    SLICE_X88Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.091 f  S_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.317    12.408    S_OBUF[11]_inst_i_3_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I0_O)        0.124    12.532 r  S_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           1.542    14.073    S_OBUF[9]
    V5                   OBUF (Prop_obuf_I_O)         2.658    16.732 r  S_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.732    S[9]
    V5                                                                r  S[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -16.732    
  -------------------------------------------------------------------
                         slack                                -18.757    

Slack (VIOLATED) :        -18.717ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[7]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 4.154ns (36.546%)  route 7.212ns (63.454%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 r  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.287    10.152    topR_2
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.276 f  S_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.638    10.913    S_OBUF[5]_inst_i_7_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  S_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.638    11.675    S_OBUF[5]_inst_i_2_n_0
    SLICE_X88Y82         LUT5 (Prop_lut5_I0_O)        0.124    11.799 f  S_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.455    12.254    S_OBUF[11]_inst_i_2_n_0
    SLICE_X89Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.378 r  S_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.669    14.048    S_OBUF[7]
    R3                   OBUF (Prop_obuf_I_O)         2.644    16.691 r  S_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.691    S[7]
    R3                                                                r  S[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -16.691    
  -------------------------------------------------------------------
                         slack                                -18.717    

Slack (VIOLATED) :        -18.509ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[6]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 4.155ns (37.236%)  route 7.003ns (62.764%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 r  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.287    10.152    topR_2
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.276 f  S_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.638    10.913    S_OBUF[5]_inst_i_7_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  S_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.327    11.364    S_OBUF[5]_inst_i_2_n_0
    SLICE_X89Y82         LUT5 (Prop_lut5_I3_O)        0.124    11.488 f  S_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.416    11.904    S_OBUF[10]_inst_i_2_n_0
    SLICE_X89Y80         LUT6 (Prop_lut6_I0_O)        0.124    12.028 r  S_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.811    13.839    S_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         2.645    16.483 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.483    S[6]
    T3                                                                r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -16.483    
  -------------------------------------------------------------------
                         slack                                -18.509    

Slack (VIOLATED) :        -18.319ns  (required time - arrival time)
  Source:                 contador_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S[5]
                            (output port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        10.968ns  (logic 4.035ns (36.793%)  route 6.932ns (63.207%))
  Logic Levels:           8  (LUT3=1 LUT6=6 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 0.010 - 0.010 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.844 f  contador_reg[0]_P/Q
                         net (fo=3, routed)           0.460     6.303    contador_reg[0]_P_n_0
    SLICE_X85Y84         LUT3 (Prop_lut3_I0_O)        0.124     6.427 f  S_OBUF[3]_inst_i_4/O
                         net (fo=42, routed)          0.600     7.027    S_OBUF[3]_inst_i_4_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  S_OBUF[6]_inst_i_3/O
                         net (fo=19, routed)          0.413     7.564    S_OBUF[6]_inst_i_3_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.688 r  S_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           2.053     9.741    S_OBUF[5]_inst_i_11_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.865 f  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.287    10.152    topR_2
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.276 r  S_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.638    10.913    S_OBUF[5]_inst_i_7_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.037 f  S_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.759    11.796    S_OBUF[5]_inst_i_2_n_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.920 r  S_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.724    13.644    S_OBUF[5]
    T5                   OBUF (Prop_obuf_I_O)         2.649    16.294 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.294    S[5]
    T5                                                                r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
                         clock pessimism              0.000     0.010    
                         clock uncertainty           -0.035    -0.025    
                         output delay                -2.000    -2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                -18.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.273ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.916ns (38.901%)  route 1.439ns (61.099%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N4                                                0.000     2.000 r  control[1] (IN)
                         net (fo=0)                   0.000     2.000    control[1]
    N4                   IBUF (Prop_ibuf_I_O)         0.816     2.816 r  control_IBUF[1]_inst/O
                         net (fo=78, routed)          1.439     4.254    control_IBUF[1]
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.100     4.354 r  S_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.000     4.354    S_OBUF[0]
    SLICE_X87Y80         FDCE                                         r  S1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X87Y80         FDCE                                         r  S1_reg_reg[0]/C
                         clock pessimism              0.000     5.323    
                         clock uncertainty            0.035     5.358    
    SLICE_X87Y80         FDCE (Hold_fdce_C_D)         0.269     5.627    S1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.627    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            bottomL_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 1.116ns (31.558%)  route 2.420ns (68.442%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N4                                                0.000     2.000 r  control[1] (IN)
                         net (fo=0)                   0.000     2.000    control[1]
    N4                   IBUF (Prop_ibuf_I_O)         0.816     2.816 r  control_IBUF[1]_inst/O
                         net (fo=78, routed)          1.642     4.457    control_IBUF[1]
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.100     4.557 r  S_OBUF[12]_inst_i_4/O
                         net (fo=3, routed)           0.273     4.831    S_OBUF[12]_inst_i_4_n_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I5_O)        0.100     4.931 r  S_OBUF[5]_inst_i_5/O
                         net (fo=8, routed)           0.505     5.436    S_OBUF[5]_inst_i_5_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I1_O)        0.100     5.536 r  S_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.000     5.536    topR_2
    SLICE_X87Y84         FDCE                                         r  bottomL_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X87Y84         FDCE                                         r  bottomL_1_reg/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.035     5.363    
    SLICE_X87Y84         FDCE (Hold_fdce_C_D)         0.269     5.632    bottomL_1_reg
  -------------------------------------------------------------------
                         required time                         -5.632    
                         arrival time                           5.536    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 Mb
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 1.027ns (29.032%)  route 2.509ns (70.968%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R2                                                0.000     2.000 f  Mb (IN)
                         net (fo=0)                   0.000     2.000    Mb
    R2                   IBUF (Prop_ibuf_I_O)         0.827     2.827 f  Mb_IBUF_inst/O
                         net (fo=22, routed)          1.538     4.365    Mb_IBUF
    SLICE_X88Y83         LUT6 (Prop_lut6_I2_O)        0.100     4.465 r  left_1[0]_i_2/O
                         net (fo=4, routed)           0.550     5.015    left_1[0]_i_2_n_0
    SLICE_X87Y83         LUT6 (Prop_lut6_I0_O)        0.100     5.115 r  left_1[0]_i_1/O
                         net (fo=4, routed)           0.421     5.536    right[0]
    SLICE_X87Y82         FDCE                                         r  left_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X87Y82         FDCE                                         r  left_1_reg[0]/C
                         clock pessimism              0.000     5.326    
                         clock uncertainty            0.035     5.361    
    SLICE_X87Y82         FDCE (Hold_fdce_C_D)         0.180     5.541    left_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.541    
                         arrival time                           5.536    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 A[1]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.148ns (31.205%)  route 2.532ns (68.795%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T8                                                0.000     2.000 f  A[1] (IN)
                         net (fo=0)                   0.000     2.000    A[1]
    T8                   IBUF (Prop_ibuf_I_O)         0.848     2.848 f  A_IBUF[1]_inst/O
                         net (fo=5, routed)           1.705     4.553    A_IBUF[1]
    SLICE_X84Y85         LUT6 (Prop_lut6_I4_O)        0.100     4.653 r  bottomL_2_i_7/O
                         net (fo=3, routed)           0.399     5.053    bottomL_2_i_7_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I0_O)        0.100     5.153 r  bottomL_3_i_2/O
                         net (fo=8, routed)           0.427     5.580    bottomL_3_i_2_n_0
    SLICE_X82Y85         LUT5 (Prop_lut5_I0_O)        0.100     5.680 r  left_4[1]_i_1/O
                         net (fo=1, routed)           0.000     5.680    right_4[1]
    SLICE_X82Y85         FDCE                                         r  left_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X82Y85         FDCE                                         r  left_4_reg[1]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.035     5.363    
    SLICE_X82Y85         FDCE (Hold_fdce_C_D)         0.270     5.633    left_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.633    
                         arrival time                           5.680    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 control[0]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S5_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.127ns (30.604%)  route 2.556ns (69.396%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        5.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R1                                                0.000     2.000 r  control[0] (IN)
                         net (fo=0)                   0.000     2.000    control[0]
    R1                   IBUF (Prop_ibuf_I_O)         0.827     2.827 r  control_IBUF[0]_inst/O
                         net (fo=73, routed)          1.475     4.302    control_IBUF[0]
    SLICE_X87Y86         LUT5 (Prop_lut5_I1_O)        0.100     4.402 r  S_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.534     4.936    S_OBUF[10]_inst_i_4_n_0
    SLICE_X86Y86         LUT6 (Prop_lut6_I0_O)        0.100     5.036 f  S_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.547     5.583    S_OBUF[10]_inst_i_3_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I3_O)        0.100     5.683 r  S_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.000     5.683    S_OBUF[8]
    SLICE_X86Y81         FDCE                                         r  S5_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X86Y81         FDCE                                         r  S5_reg_reg[0]/C
                         clock pessimism              0.000     5.324    
                         clock uncertainty            0.035     5.359    
    SLICE_X86Y81         FDCE (Hold_fdce_C_D)         0.270     5.629    S5_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.629    
                         arrival time                           5.683    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 control[0]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S3_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.027ns (27.955%)  route 2.647ns (72.045%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R1                                                0.000     2.000 f  control[0] (IN)
                         net (fo=0)                   0.000     2.000    control[0]
    R1                   IBUF (Prop_ibuf_I_O)         0.827     2.827 f  control_IBUF[0]_inst/O
                         net (fo=73, routed)          1.295     4.123    control_IBUF[0]
    SLICE_X87Y75         LUT2 (Prop_lut2_I0_O)        0.100     4.223 f  S_OBUF[14]_inst_i_4/O
                         net (fo=22, routed)          1.021     5.244    S_OBUF[14]_inst_i_4_n_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I4_O)        0.100     5.344 r  S_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.331     5.675    S_OBUF[5]
    SLICE_X88Y81         FDCE                                         r  S3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X88Y81         FDCE                                         r  S3_reg_reg[1]/C
                         clock pessimism              0.000     5.324    
                         clock uncertainty            0.035     5.359    
    SLICE_X88Y81         FDCE (Hold_fdce_C_D)         0.243     5.602    S3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.602    
                         arrival time                           5.675    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 B[5]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.923ns (25.150%)  route 2.748ns (74.850%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N6                                                0.000     2.000 r  B[5] (IN)
                         net (fo=0)                   0.000     2.000    B[5]
    N6                   IBUF (Prop_ibuf_I_O)         0.823     2.823 r  B_IBUF[5]_inst/O
                         net (fo=9, routed)           2.273     5.096    B_IBUF[5]
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.100     5.196 r  left_3[1]_i_2/O
                         net (fo=4, routed)           0.475     5.671    right_3[1]
    SLICE_X87Y84         FDCE                                         r  left_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X87Y84         FDCE                                         r  left_3_reg[1]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.035     5.363    
    SLICE_X87Y84         FDCE (Hold_fdce_C_D)         0.180     5.543    left_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.543    
                         arrival time                           5.671    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 A[5]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.059ns (28.578%)  route 2.645ns (71.422%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    U6                                                0.000     2.000 f  A[5] (IN)
                         net (fo=0)                   0.000     2.000    A[5]
    U6                   IBUF (Prop_ibuf_I_O)         0.859     2.859 f  A_IBUF[5]_inst/O
                         net (fo=4, routed)           1.671     4.529    A_IBUF[5]
    SLICE_X89Y84         LUT6 (Prop_lut6_I3_O)        0.100     4.629 r  bottomL_2_i_5/O
                         net (fo=7, routed)           0.529     5.159    bottomL_2_i_5_n_0
    SLICE_X88Y85         LUT6 (Prop_lut6_I4_O)        0.100     5.259 r  left_3[2]_i_1/O
                         net (fo=4, routed)           0.445     5.704    right_3[2]
    SLICE_X85Y86         FDCE                                         r  left_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X85Y86         FDCE                                         r  left_3_reg[2]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.035     5.363    
    SLICE_X85Y86         FDCE (Hold_fdce_C_D)         0.196     5.559    left_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.559    
                         arrival time                           5.704    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 A[5]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            bottomL_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 1.059ns (28.564%)  route 2.647ns (71.436%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    U6                                                0.000     2.000 f  A[5] (IN)
                         net (fo=0)                   0.000     2.000    A[5]
    U6                   IBUF (Prop_ibuf_I_O)         0.859     2.859 f  A_IBUF[5]_inst/O
                         net (fo=4, routed)           1.671     4.529    A_IBUF[5]
    SLICE_X89Y84         LUT6 (Prop_lut6_I3_O)        0.100     4.629 r  bottomL_2_i_5/O
                         net (fo=7, routed)           0.410     5.039    bottomL_2_i_5_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I3_O)        0.100     5.139 r  bottomL_2_i_1/O
                         net (fo=7, routed)           0.567     5.706    topR_3
    SLICE_X85Y84         FDCE                                         r  bottomL_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X85Y84         FDCE                                         r  bottomL_2_reg/C
                         clock pessimism              0.000     5.326    
                         clock uncertainty            0.035     5.361    
    SLICE_X85Y84         FDCE (Hold_fdce_C_D)         0.192     5.553    bottomL_2_reg
  -------------------------------------------------------------------
                         required time                         -5.553    
                         arrival time                           5.706    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 B[5]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.023ns (27.440%)  route 2.706ns (72.560%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N6                                                0.000     2.000 r  B[5] (IN)
                         net (fo=0)                   0.000     2.000    B[5]
    N6                   IBUF (Prop_ibuf_I_O)         0.823     2.823 r  B_IBUF[5]_inst/O
                         net (fo=9, routed)           1.910     4.733    B_IBUF[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I2_O)        0.100     4.833 f  left_3[0]_i_3/O
                         net (fo=1, routed)           0.265     5.098    left_3[0]_i_3_n_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I4_O)        0.100     5.198 r  left_3[0]_i_2/O
                         net (fo=5, routed)           0.531     5.729    right_3[0]
    SLICE_X87Y85         FDCE                                         r  left_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.727     5.330    clk_IBUF_BUFG
    SLICE_X87Y85         FDCE                                         r  left_3_reg[0]/C
                         clock pessimism              0.000     5.330    
                         clock uncertainty            0.035     5.365    
    SLICE_X87Y85         FDCE (Hold_fdce_C_D)         0.196     5.561    left_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.561    
                         arrival time                           5.729    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.005 }
Period(ns):         0.010
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         0.010       -2.145     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X87Y80    S1_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X84Y81    S1_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X87Y80    S2_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X86Y81    S2_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X87Y81    S3_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X88Y81    S3_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X86Y81    S5_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X88Y81    S5_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         0.010       -0.990     SLICE_X87Y84    bottomL_1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y80    S1_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y80    S2_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         0.005       -0.495     SLICE_X89Y88    primera_cuenta_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y80    S1_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X84Y81    S1_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X84Y81    S1_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y80    S2_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X86Y81    S2_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X86Y81    S2_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y81    S3_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y84    bottomL_1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X83Y86    bottomL_3_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X89Y83    contador_reg[1]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y83    contador_reg[1]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X84Y85    left_2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y84    left_3_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X85Y86    left_3_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X83Y85    left_4_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X82Y85    left_4_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.005       -0.495     SLICE_X87Y80    S1_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :           30  Failing Endpoints,  Worst Slack       -3.668ns,  Total Violation      -85.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            contador_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.437ns (14.511%)  route 2.574ns (85.489%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 1.531 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.381     2.381 f  reset_IBUF_inst/O
                         net (fo=28, routed)          1.920     4.301    reset_IBUF
    SLICE_X89Y82         LUT3 (Prop_lut3_I0_O)        0.056     4.357 f  contador_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.655     5.011    contador_reg[1]_LDC_i_2_n_0
    SLICE_X89Y83         FDCE                                         f  contador_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.602     1.531    clk_IBUF_BUFG
    SLICE_X89Y83         FDCE                                         r  contador_reg[1]_C/C
                         clock pessimism              0.000     1.531    
                         clock uncertainty           -0.035     1.496    
    SLICE_X89Y83         FDCE (Recov_fdce_C_CLR)     -0.153     1.343    contador_reg[1]_C
  -------------------------------------------------------------------
                         required time                          1.343    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 -3.668    

Slack (VIOLATED) :        -3.120ns  (required time - arrival time)
  Source:                 control[1]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            contador_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.423ns (17.173%)  route 2.040ns (82.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 1.531 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N4                                                0.000     2.000 f  control[1] (IN)
                         net (fo=0)                   0.000     2.000    control[1]
    N4                   IBUF (Prop_ibuf_I_O)         0.367     2.367 f  control_IBUF[1]_inst/O
                         net (fo=78, routed)          1.749     4.116    control_IBUF[1]
    SLICE_X89Y78         LUT3 (Prop_lut3_I1_O)        0.056     4.172 f  contador_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.291     4.463    contador_reg[0]_LDC_i_2_n_0
    SLICE_X83Y84         FDCE                                         f  contador_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.602     1.531    clk_IBUF_BUFG
    SLICE_X83Y84         FDCE                                         r  contador_reg[0]_C/C
                         clock pessimism              0.000     1.531    
                         clock uncertainty           -0.035     1.496    
    SLICE_X83Y84         FDCE (Recov_fdce_C_CLR)     -0.153     1.343    contador_reg[0]_C
  -------------------------------------------------------------------
                         required time                          1.343    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 -3.120    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S1_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.381ns (15.338%)  route 2.103ns (84.662%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 1.528 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.381     2.381 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.103     4.484    reset_IBUF
    SLICE_X84Y81         FDCE                                         f  S1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.599     1.528    clk_IBUF_BUFG
    SLICE_X84Y81         FDCE                                         r  S1_reg_reg[1]/C
                         clock pessimism              0.000     1.528    
                         clock uncertainty           -0.035     1.493    
    SLICE_X84Y81         FDCE (Recov_fdce_C_CLR)     -0.105     1.388    S1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          1.388    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 control[0]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            contador_reg[1]_P_replica/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.434ns (19.038%)  route 1.848ns (80.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 1.525 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R1                                                0.000     2.000 r  control[0] (IN)
                         net (fo=0)                   0.000     2.000    control[0]
    R1                   IBUF (Prop_ibuf_I_O)         0.378     2.378 r  control_IBUF[0]_inst/O
                         net (fo=73, routed)          0.811     3.190    control_IBUF[0]
    SLICE_X84Y75         LUT3 (Prop_lut3_I1_O)        0.056     3.246 f  contador_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           1.036     4.282    contador_reg[1]_LDC_i_1_n_0
    SLICE_X85Y77         FDPE                                         f  contador_reg[1]_P_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.596     1.525    clk_IBUF_BUFG
    SLICE_X85Y77         FDPE                                         r  contador_reg[1]_P_replica/C
                         clock pessimism              0.000     1.525    
                         clock uncertainty           -0.035     1.490    
    SLICE_X85Y77         FDPE (Recov_fdpe_C_PRE)     -0.126     1.364    contador_reg[1]_P_replica
  -------------------------------------------------------------------
                         required time                          1.364    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                 -2.918    

Slack (VIOLATED) :        -2.894ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            primera_cuenta_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.381ns (16.805%)  route 1.886ns (83.195%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 1.534 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.381     2.381 f  reset_IBUF_inst/O
                         net (fo=28, routed)          1.886     4.267    reset_IBUF
    SLICE_X89Y88         FDPE                                         f  primera_cuenta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.605     1.534    clk_IBUF_BUFG
    SLICE_X89Y88         FDPE                                         r  primera_cuenta_reg/C
                         clock pessimism              0.000     1.534    
                         clock uncertainty           -0.035     1.499    
    SLICE_X89Y88         FDPE (Recov_fdpe_C_PRE)     -0.126     1.373    primera_cuenta_reg
  -------------------------------------------------------------------
                         required time                          1.373    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 -2.894    

Slack (VIOLATED) :        -2.884ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_2_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.381ns (17.098%)  route 1.847ns (82.902%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 1.532 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.381     2.381 f  reset_IBUF_inst/O
                         net (fo=28, routed)          1.847     4.228    reset_IBUF
    SLICE_X87Y86         FDCE                                         f  left_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.532    clk_IBUF_BUFG
    SLICE_X87Y86         FDCE                                         r  left_2_reg[0]/C
                         clock pessimism              0.000     1.532    
                         clock uncertainty           -0.035     1.497    
    SLICE_X87Y86         FDCE (Recov_fdce_C_CLR)     -0.153     1.344    left_2_reg[0]
  -------------------------------------------------------------------
                         required time                          1.344    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                 -2.884    

Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.381ns (17.170%)  route 1.838ns (82.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 1.530 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.381     2.381 f  reset_IBUF_inst/O
                         net (fo=28, routed)          1.838     4.219    reset_IBUF
    SLICE_X86Y82         FDCE                                         f  left_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.601     1.530    clk_IBUF_BUFG
    SLICE_X86Y82         FDCE                                         r  left_1_reg[1]/C
                         clock pessimism              0.000     1.530    
                         clock uncertainty           -0.035     1.495    
    SLICE_X86Y82         FDCE (Recov_fdce_C_CLR)     -0.153     1.342    left_1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.342    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.872ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.381ns (17.204%)  route 1.833ns (82.796%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 1.530 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.381     2.381 f  reset_IBUF_inst/O
                         net (fo=28, routed)          1.833     4.214    reset_IBUF
    SLICE_X87Y82         FDCE                                         f  left_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.601     1.530    clk_IBUF_BUFG
    SLICE_X87Y82         FDCE                                         r  left_1_reg[0]/C
                         clock pessimism              0.000     1.530    
                         clock uncertainty           -0.035     1.495    
    SLICE_X87Y82         FDCE (Recov_fdce_C_CLR)     -0.153     1.342    left_1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.342    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                 -2.872    

Slack (VIOLATED) :        -2.872ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.381ns (17.204%)  route 1.833ns (82.796%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 1.530 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.381     2.381 f  reset_IBUF_inst/O
                         net (fo=28, routed)          1.833     4.214    reset_IBUF
    SLICE_X87Y82         FDCE                                         f  left_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.601     1.530    clk_IBUF_BUFG
    SLICE_X87Y82         FDCE                                         r  left_1_reg[2]/C
                         clock pessimism              0.000     1.530    
                         clock uncertainty           -0.035     1.495    
    SLICE_X87Y82         FDCE (Recov_fdce_C_CLR)     -0.153     1.342    left_1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.342    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                 -2.872    

Slack (VIOLATED) :        -2.872ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            S2_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.010ns  (clk rise@0.010ns - clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.381ns (17.215%)  route 1.832ns (82.785%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 1.529 - 0.010 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.381     2.381 f  reset_IBUF_inst/O
                         net (fo=28, routed)          1.832     4.213    reset_IBUF
    SLICE_X86Y81         FDCE                                         f  S2_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.010     0.010 r  
    E3                                                0.000     0.010 r  clk (IN)
                         net (fo=0)                   0.000     0.010    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.904    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.930 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.600     1.529    clk_IBUF_BUFG
    SLICE_X86Y81         FDCE                                         r  S2_reg_reg[1]/C
                         clock pessimism              0.000     1.529    
                         clock uncertainty           -0.035     1.494    
    SLICE_X86Y81         FDCE (Recov_fdce_C_CLR)     -0.153     1.341    S2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          1.341    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 -2.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            contador_reg[0]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.930ns (28.940%)  route 2.283ns (71.060%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.830     2.830 f  reset_IBUF_inst/O
                         net (fo=28, routed)          1.720     4.549    reset_IBUF
    SLICE_X89Y78         LUT3 (Prop_lut3_I0_O)        0.100     4.649 f  contador_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.563     5.213    contador_reg[0]_LDC_i_2_n_0
    SLICE_X83Y84         FDCE                                         f  contador_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X83Y84         FDCE                                         r  contador_reg[0]_C/C
                         clock pessimism              0.000     5.326    
                         clock uncertainty            0.035     5.361    
    SLICE_X83Y84         FDCE (Remov_fdce_C_CLR)     -0.208     5.153    contador_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -5.153    
                         arrival time                           5.213    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_2_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.830ns (24.327%)  route 2.581ns (75.673%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.830     2.830 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.581     5.411    reset_IBUF
    SLICE_X87Y85         FDCE                                         f  left_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.727     5.330    clk_IBUF_BUFG
    SLICE_X87Y85         FDCE                                         r  left_2_reg[2]/C
                         clock pessimism              0.000     5.330    
                         clock uncertainty            0.035     5.365    
    SLICE_X87Y85         FDCE (Remov_fdce_C_CLR)     -0.208     5.157    left_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.157    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_3_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.830ns (24.327%)  route 2.581ns (75.673%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.830     2.830 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.581     5.411    reset_IBUF
    SLICE_X87Y85         FDCE                                         f  left_3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.727     5.330    clk_IBUF_BUFG
    SLICE_X87Y85         FDCE                                         r  left_3_reg[0]/C
                         clock pessimism              0.000     5.330    
                         clock uncertainty            0.035     5.365    
    SLICE_X87Y85         FDCE (Remov_fdce_C_CLR)     -0.208     5.157    left_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.157    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_3_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.830ns (23.438%)  route 2.710ns (76.562%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.830     2.830 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.710     5.540    reset_IBUF
    SLICE_X85Y86         FDCE                                         f  left_3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X85Y86         FDCE                                         r  left_3_reg[2]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.035     5.363    
    SLICE_X85Y86         FDCE (Remov_fdce_C_CLR)     -0.208     5.155    left_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.155    
                         arrival time                           5.540    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_4_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.830ns (23.203%)  route 2.746ns (76.797%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.830     2.830 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.746     5.576    reset_IBUF
    SLICE_X83Y85         FDCE                                         f  left_4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X83Y85         FDCE                                         r  left_4_reg[0]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.035     5.363    
    SLICE_X83Y85         FDCE (Remov_fdce_C_CLR)     -0.208     5.155    left_4_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.155    
                         arrival time                           5.576    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            left_4_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.830ns (23.175%)  route 2.751ns (76.825%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    P2                   IBUF (Prop_ibuf_I_O)         0.830     2.830 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.751     5.580    reset_IBUF
    SLICE_X82Y85         FDCE                                         f  left_4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X82Y85         FDCE                                         r  left_4_reg[1]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.035     5.363    
    SLICE_X82Y85         FDCE (Remov_fdce_C_CLR)     -0.208     5.155    left_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.155    
                         arrival time                           5.580    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            contador_reg[1]_P_replica_1/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.916ns (25.568%)  route 2.666ns (74.432%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N4                                                0.000     2.000 f  control[1] (IN)
                         net (fo=0)                   0.000     2.000    control[1]
    N4                   IBUF (Prop_ibuf_I_O)         0.816     2.816 f  control_IBUF[1]_inst/O
                         net (fo=78, routed)          1.153     3.968    control_IBUF[1]
    SLICE_X84Y75         LUT3 (Prop_lut3_I2_O)        0.100     4.068 f  contador_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           1.514     5.582    contador_reg[1]_LDC_i_1_n_0
    SLICE_X83Y82         FDPE                                         f  contador_reg[1]_P_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X83Y82         FDPE                                         r  contador_reg[1]_P_replica_1/C
                         clock pessimism              0.000     5.324    
                         clock uncertainty            0.035     5.359    
    SLICE_X83Y82         FDPE (Remov_fdpe_C_PRE)     -0.208     5.151    contador_reg[1]_P_replica_1
  -------------------------------------------------------------------
                         required time                         -5.151    
                         arrival time                           5.582    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 control[0]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            contador_reg[1]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.927ns (25.803%)  route 2.666ns (74.197%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R1                                                0.000     2.000 f  control[0] (IN)
                         net (fo=0)                   0.000     2.000    control[0]
    R1                   IBUF (Prop_ibuf_I_O)         0.827     2.827 f  control_IBUF[0]_inst/O
                         net (fo=73, routed)          1.570     4.397    control_IBUF[0]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.100     4.497 f  contador_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           1.097     5.594    contador_reg[1]_LDC_i_2_n_0
    SLICE_X89Y83         FDCE                                         f  contador_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X89Y83         FDCE                                         r  contador_reg[1]_C/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.035     5.362    
    SLICE_X89Y83         FDCE (Remov_fdce_C_CLR)     -0.208     5.154    contador_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.154    
                         arrival time                           5.594    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            contador_reg[0]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.916ns (25.152%)  route 2.726ns (74.848%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N4                                                0.000     2.000 r  control[1] (IN)
                         net (fo=0)                   0.000     2.000    control[1]
    N4                   IBUF (Prop_ibuf_I_O)         0.816     2.816 r  control_IBUF[1]_inst/O
                         net (fo=78, routed)          1.194     4.010    control_IBUF[1]
    SLICE_X84Y76         LUT3 (Prop_lut3_I1_O)        0.100     4.110 f  contador_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.532     5.642    contador_reg[0]_LDC_i_1_n_0
    SLICE_X84Y84         FDPE                                         f  contador_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X84Y84         FDPE                                         r  contador_reg[0]_P/C
                         clock pessimism              0.000     5.326    
                         clock uncertainty            0.035     5.361    
    SLICE_X84Y84         FDPE (Remov_fdpe_C_PRE)     -0.161     5.200    contador_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           5.642    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 control[1]
                            (input port clocked by clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Destination:            contador_reg[1]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@0.005ns period=0.010ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.916ns (25.230%)  route 2.714ns (74.770%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N4                                                0.000     2.000 f  control[1] (IN)
                         net (fo=0)                   0.000     2.000    control[1]
    N4                   IBUF (Prop_ibuf_I_O)         0.816     2.816 f  control_IBUF[1]_inst/O
                         net (fo=78, routed)          1.153     3.968    control_IBUF[1]
    SLICE_X84Y75         LUT3 (Prop_lut3_I2_O)        0.100     4.068 f  contador_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           1.562     5.630    contador_reg[1]_LDC_i_1_n_0
    SLICE_X87Y83         FDPE                                         f  contador_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X87Y83         FDPE                                         r  contador_reg[1]_P/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.035     5.362    
    SLICE_X87Y83         FDPE (Remov_fdpe_C_PRE)     -0.208     5.154    contador_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.154    
                         arrival time                           5.630    
  -------------------------------------------------------------------
                         slack                                  0.476    





