dds_compiler_0.vhd,vhdl,xil_defaultlib,../../../../mrr_core.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
