{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 20:54:52 2015 " "Info: Processing started: Sun Mar 22 20:54:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trafficlight -c trafficlight " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trafficlight -c trafficlight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trafficlight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trafficlight " "Info: Found entity 1: trafficlight" {  } { { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-seg_function " "Info: Found design unit 1: seg-seg_function" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-clk_div_function " "Info: Found design unit 1: clk_div-clk_div_function" {  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/clk_div.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-state_machine_function " "Info: Found design unit 1: state_machine-state_machine_function" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Info: Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "trafficlight " "Info: Elaborating entity \"trafficlight\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "clk_div inst " "Warning: Block or symbol \"clk_div\" of instance \"inst\" overlaps another block or symbol" {  } { { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 336 88 232 432 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:inst3 " "Info: Elaborating entity \"state_machine\" for hierarchy \"state_machine:inst3\"" {  } { { "trafficlight.bdf" "inst3" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 368 296 552 560 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second_count_ge_reg state_machine.vhd(51) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(51): signal \"second_count_ge_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second_count_shi_reg state_machine.vhd(52) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(52): signal \"second_count_shi_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state state_machine.vhd(92) " "Warning (10492): VHDL Process Statement warning at state_machine.vhd(92): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst\"" {  } { { "trafficlight.bdf" "inst" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 336 88 232 432 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst1 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst1\"" {  } { { "trafficlight.bdf" "inst1" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 288 608 848 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 82 -1 0 } } { "state_machine.vhd" "" { Text "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/state_machine.vhd" 26 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_duan\[7\] VCC " "Warning (13410): Pin \"seg_duan\[7\]\" is stuck at VCC" {  } { { "trafficlight.bdf" "" { Schematic "G:/project/two/基于FPGA的交通信号灯设计/trafficlight_rtl/trafficlight.bdf" { { 312 888 1064 328 "seg_duan\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Info: Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Info: Implemented 190 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 20:55:00 2015 " "Info: Processing ended: Sun Mar 22 20:55:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
