\hypertarget{group___half___cycle___enable___disable}{}\section{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}
\label{group___half___cycle___enable___disable}\index{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___half___cycle___enable___disable_ga95adf58ccf48094a9648085ac8d8af13}{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000008)
\item 
\#define \hyperlink{group___half___cycle___enable___disable_gad1ec816fa04b9a45e51c1cc9f1ba8f42}{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000000)
\item 
\#define \hyperlink{group___half___cycle___enable___disable_gad1b9e84a20436dcfe1a1ade4c26dc028}{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define \hyperlink{group___half___cycle___enable___disable_ga95adf58ccf48094a9648085ac8d8af13}{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000008)
\item 
\#define \hyperlink{group___half___cycle___enable___disable_gad1ec816fa04b9a45e51c1cc9f1ba8f42}{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000000)
\item 
\#define \hyperlink{group___half___cycle___enable___disable_gad1b9e84a20436dcfe1a1ade4c26dc028}{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}!F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}}
\index{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}!Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}{FLASH_HalfCycleAccess_Disable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable~(({\bf uint32\+\_\+t})0x00000000)}\hypertarget{group___half___cycle___enable___disable_gad1ec816fa04b9a45e51c1cc9f1ba8f42}{}\label{group___half___cycle___enable___disable_gad1ec816fa04b9a45e51c1cc9f1ba8f42}
F\+L\+A\+SH Half Cycle Disable 

Definition at line 86 of file stm32f10x\+\_\+flash.\+h.

\index{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}!F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}}
\index{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}!Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable}{FLASH_HalfCycleAccess_Disable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Disable~(({\bf uint32\+\_\+t})0x00000000)}\hypertarget{group___half___cycle___enable___disable_gad1ec816fa04b9a45e51c1cc9f1ba8f42}{}\label{group___half___cycle___enable___disable_gad1ec816fa04b9a45e51c1cc9f1ba8f42}
F\+L\+A\+SH Half Cycle Disable 

Definition at line 86 of file stm32f10x\+\_\+flash.\+h.

\index{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}!F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}}
\index{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}!Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}{FLASH_HalfCycleAccess_Enable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable~(({\bf uint32\+\_\+t})0x00000008)}\hypertarget{group___half___cycle___enable___disable_ga95adf58ccf48094a9648085ac8d8af13}{}\label{group___half___cycle___enable___disable_ga95adf58ccf48094a9648085ac8d8af13}
F\+L\+A\+SH Half Cycle Enable 

Definition at line 85 of file stm32f10x\+\_\+flash.\+h.

\index{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}!F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}}
\index{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable@{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}!Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable}{FLASH_HalfCycleAccess_Enable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+Half\+Cycle\+Access\+\_\+\+Enable~(({\bf uint32\+\_\+t})0x00000008)}\hypertarget{group___half___cycle___enable___disable_ga95adf58ccf48094a9648085ac8d8af13}{}\label{group___half___cycle___enable___disable_ga95adf58ccf48094a9648085ac8d8af13}
F\+L\+A\+SH Half Cycle Enable 

Definition at line 85 of file stm32f10x\+\_\+flash.\+h.

\index{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}!I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}!Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}{IS_FLASH_HALFCYCLEACCESS_STATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE(
\begin{DoxyParamCaption}
\item[{}]{S\+T\+A\+TE}
\end{DoxyParamCaption}
)}\hypertarget{group___half___cycle___enable___disable_gad1b9e84a20436dcfe1a1ade4c26dc028}{}\label{group___half___cycle___enable___disable_gad1b9e84a20436dcfe1a1ade4c26dc028}
{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == \hyperlink{group___half___cycle___enable___disable_ga95adf58ccf48094a9648085ac8d8af13}{FLASH\_HalfCycleAccess\_Enable}) || \(\backslash\)
                                               ((STATE) == 
      \hyperlink{group___half___cycle___enable___disable_gad1ec816fa04b9a45e51c1cc9f1ba8f42}{FLASH\_HalfCycleAccess\_Disable}))
\end{DoxyCode}


Definition at line 87 of file stm32f10x\+\_\+flash.\+h.

\index{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}!I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}!Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable@{Half\+\_\+\+Cycle\+\_\+\+Enable\+\_\+\+Disable}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE}{IS_FLASH_HALFCYCLEACCESS_STATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+C\+Y\+C\+L\+E\+A\+C\+C\+E\+S\+S\+\_\+\+S\+T\+A\+TE(
\begin{DoxyParamCaption}
\item[{}]{S\+T\+A\+TE}
\end{DoxyParamCaption}
)}\hypertarget{group___half___cycle___enable___disable_gad1b9e84a20436dcfe1a1ade4c26dc028}{}\label{group___half___cycle___enable___disable_gad1b9e84a20436dcfe1a1ade4c26dc028}
{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == \hyperlink{group___half___cycle___enable___disable_ga95adf58ccf48094a9648085ac8d8af13}{FLASH\_HalfCycleAccess\_Enable}) || \(\backslash\)
                                               ((STATE) == 
      \hyperlink{group___half___cycle___enable___disable_gad1ec816fa04b9a45e51c1cc9f1ba8f42}{FLASH\_HalfCycleAccess\_Disable}))
\end{DoxyCode}


Definition at line 87 of file stm32f10x\+\_\+flash.\+h.

