--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml data_ram_display.twx data_ram_display.ncd -o
data_ram_display.twr data_ram_display.pcf -ucf data_ram.ucf

Design file:              data_ram_display.ncd
Physical constraint file: data_ram_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 17357 paths analyzed, 3203 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.784ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y54.ADDRA13), 247 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.541ns (Levels of Logic = 7)
  Clock Path Skew:      -0.208ns (0.741 - 0.949)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y97.DQ      Tcko                  0.447   display_value<2>
                                                       display_value_2
    SLICE_X43Y104.A4     net (fanout=1)        1.591   display_value<2>
    SLICE_X43Y104.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X56Y107.D6     net (fanout=1)        1.072   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X56Y107.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X56Y107.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X56Y107.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X64Y110.D3     net (fanout=5)        0.997   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X64Y110.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X64Y110.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X64Y110.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y110.B4     net (fanout=3)        0.744   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y114.C1     net (fanout=3)        0.861   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y114.C      Tilo                  0.205   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X4Y54.ADDRA13 net (fanout=2)        2.092   lcd_module/rom_addr<9>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.541ns (2.442ns logic, 8.099ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.422ns (Levels of Logic = 6)
  Clock Path Skew:      -0.209ns (0.741 - 0.950)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y96.BQ      Tcko                  0.391   display_value<4>
                                                       display_value_3
    SLICE_X38Y101.A6     net (fanout=1)        1.081   display_value<3>
    SLICE_X38Y101.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X38Y101.C1     net (fanout=2)        0.447   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X38Y101.CMUX   Tilo                  0.343   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X64Y110.A4     net (fanout=2)        1.935   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X64Y110.A      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X64Y109.B1     net (fanout=6)        0.748   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X64Y109.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char45
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>2
    SLICE_X68Y110.B3     net (fanout=3)        1.155   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y114.C1     net (fanout=3)        0.861   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y114.C      Tilo                  0.205   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X4Y54.ADDRA13 net (fanout=2)        2.092   lcd_module/rom_addr<9>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.422ns (2.103ns logic, 8.319ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.384ns (Levels of Logic = 6)
  Clock Path Skew:      -0.208ns (0.741 - 0.949)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y97.DQ      Tcko                  0.447   display_value<2>
                                                       display_value_2
    SLICE_X43Y104.A4     net (fanout=1)        1.591   display_value<2>
    SLICE_X43Y104.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X56Y107.D6     net (fanout=1)        1.072   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X56Y107.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X56Y107.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X56Y107.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X64Y109.C3     net (fanout=5)        0.802   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X64Y109.C      Tilo                  0.204   lcd_module/lcd_draw_module/Mmux_draw_char45
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y110.B1     net (fanout=3)        1.103   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y114.C1     net (fanout=3)        0.861   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y114.C      Tilo                  0.205   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X4Y54.ADDRA13 net (fanout=2)        2.092   lcd_module/rom_addr<9>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.384ns (2.239ns logic, 8.145ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y54.ADDRA10), 228 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.387ns (Levels of Logic = 7)
  Clock Path Skew:      -0.208ns (0.741 - 0.949)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y97.DQ      Tcko                  0.447   display_value<2>
                                                       display_value_2
    SLICE_X43Y104.A4     net (fanout=1)        1.591   display_value<2>
    SLICE_X43Y104.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X56Y107.D6     net (fanout=1)        1.072   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X56Y107.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X56Y107.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X56Y107.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X64Y110.D3     net (fanout=5)        0.997   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X64Y110.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X64Y110.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X64Y110.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y110.B4     net (fanout=3)        0.744   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y114.C3     net (fanout=3)        0.710   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y114.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X4Y54.ADDRA10 net (fanout=2)        2.035   lcd_module/rom_addr<6>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.387ns (2.496ns logic, 7.891ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.268ns (Levels of Logic = 6)
  Clock Path Skew:      -0.209ns (0.741 - 0.950)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y96.BQ      Tcko                  0.391   display_value<4>
                                                       display_value_3
    SLICE_X38Y101.A6     net (fanout=1)        1.081   display_value<3>
    SLICE_X38Y101.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X38Y101.C1     net (fanout=2)        0.447   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X38Y101.CMUX   Tilo                  0.343   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X64Y110.A4     net (fanout=2)        1.935   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X64Y110.A      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X64Y109.B1     net (fanout=6)        0.748   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X64Y109.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char45
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>2
    SLICE_X68Y110.B3     net (fanout=3)        1.155   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y114.C3     net (fanout=3)        0.710   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y114.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X4Y54.ADDRA10 net (fanout=2)        2.035   lcd_module/rom_addr<6>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.268ns (2.157ns logic, 8.111ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.230ns (Levels of Logic = 6)
  Clock Path Skew:      -0.208ns (0.741 - 0.949)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y97.DQ      Tcko                  0.447   display_value<2>
                                                       display_value_2
    SLICE_X43Y104.A4     net (fanout=1)        1.591   display_value<2>
    SLICE_X43Y104.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X56Y107.D6     net (fanout=1)        1.072   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X56Y107.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X56Y107.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X56Y107.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X64Y109.C3     net (fanout=5)        0.802   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X64Y109.C      Tilo                  0.204   lcd_module/lcd_draw_module/Mmux_draw_char45
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y110.B1     net (fanout=3)        1.103   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y114.C3     net (fanout=3)        0.710   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y114.C      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X4Y54.ADDRA10 net (fanout=2)        2.035   lcd_module/rom_addr<6>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.230ns (2.293ns logic, 7.937ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y54.ADDRA12), 257 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.315ns (Levels of Logic = 8)
  Clock Path Skew:      -0.208ns (0.741 - 0.949)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y97.DQ      Tcko                  0.447   display_value<2>
                                                       display_value_2
    SLICE_X43Y104.A4     net (fanout=1)        1.591   display_value<2>
    SLICE_X43Y104.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X56Y107.D6     net (fanout=1)        1.072   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X56Y107.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X56Y107.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X56Y107.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X64Y110.D3     net (fanout=5)        0.997   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X64Y110.D      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X64Y110.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X64Y110.C      Tilo                  0.204   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y110.B4     net (fanout=3)        0.744   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y110.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y110.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X69Y110.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X69Y110.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y54.ADDRA12 net (fanout=2)        1.814   lcd_module/rom_addr<8>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.315ns (2.699ns logic, 7.616ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.196ns (Levels of Logic = 7)
  Clock Path Skew:      -0.209ns (0.741 - 0.950)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y96.BQ      Tcko                  0.391   display_value<4>
                                                       display_value_3
    SLICE_X38Y101.A6     net (fanout=1)        1.081   display_value<3>
    SLICE_X38Y101.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X38Y101.C1     net (fanout=2)        0.447   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X38Y101.CMUX   Tilo                  0.343   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X64Y110.A4     net (fanout=2)        1.935   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X64Y110.A      Tilo                  0.203   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X64Y109.B1     net (fanout=6)        0.748   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X64Y109.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char45
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>2
    SLICE_X68Y110.B3     net (fanout=3)        1.155   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y110.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y110.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X69Y110.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X69Y110.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y54.ADDRA12 net (fanout=2)        1.814   lcd_module/rom_addr<8>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.196ns (2.360ns logic, 7.836ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.158ns (Levels of Logic = 7)
  Clock Path Skew:      -0.208ns (0.741 - 0.949)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y97.DQ      Tcko                  0.447   display_value<2>
                                                       display_value_2
    SLICE_X43Y104.A4     net (fanout=1)        1.591   display_value<2>
    SLICE_X43Y104.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X56Y107.D6     net (fanout=1)        1.072   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X56Y107.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X56Y107.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X56Y107.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X64Y109.C3     net (fanout=5)        0.802   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X64Y109.C      Tilo                  0.204   lcd_module/lcd_draw_module/Mmux_draw_char45
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y110.B1     net (fanout=3)        1.103   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y110.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y110.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y110.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X69Y110.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X69Y110.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y54.ADDRA12 net (fanout=2)        1.814   lcd_module/rom_addr<8>
    RAMB16_X4Y54.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.158ns (2.496ns logic, 7.662ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wdata_0 (SLICE_X42Y102.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/input_value_0 (FF)
  Destination:          wdata_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/input_value_0 to wdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y102.AQ     Tcko                  0.198   input_value<3>
                                                       lcd_module/touch_module/input_value_0
    SLICE_X42Y102.AX     net (fanout=2)        0.150   input_value<0>
    SLICE_X42Y102.CLK    Tckdi       (-Th)    -0.048   wdata<3>
                                                       wdata_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/btn_released (SLICE_X70Y130.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/btn_released (FF)
  Destination:          lcd_module/touch_module/btn_released (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/btn_released to lcd_module/touch_module/btn_released
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y130.AQ     Tcko                  0.200   lcd_module/touch_module/btn_released
                                                       lcd_module/touch_module/btn_released
    SLICE_X70Y130.A6     net (fanout=2)        0.025   lcd_module/touch_module/btn_released
    SLICE_X70Y130.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/btn_released
                                                       lcd_module/touch_module/btn_released_glue_set
                                                       lcd_module/touch_module/btn_released
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_44 (SLICE_X62Y114.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_44 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_44 to lcd_module/touch_module/touch_array_7_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y114.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<47>
                                                       lcd_module/touch_module/touch_array_7_44
    SLICE_X62Y114.A6     net (fanout=2)        0.026   lcd_module/touch_module/touch_array_7<44>
    SLICE_X62Y114.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<47>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT391
                                                       lcd_module/touch_module/touch_array_7_44
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y54.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y54.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.784|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17357 paths, 0 nets, and 7705 connections

Design statistics:
   Minimum period:  10.784ns{1}   (Maximum frequency:  92.730MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 10 10:32:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



