// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        width_val,
        pix_5,
        pix,
        conv2_i_i_i266,
        conv2_i_i_i248_cast_cast,
        conv2_i_i_i_cast,
        conv2_i_i10_i264_cast_cast_cast_cast,
        conv2_i_i10_i246,
        conv2_i_i10_i241,
        rampStart_1,
        ZplateHorContStart_val,
        patternId_val,
        cmp2_i236,
        zext_ln1084,
        y,
        colorFormat_val,
        barWidth_cast,
        barWidth,
        ZplateHorContDelta_val,
        ZplateVerContStart_val,
        cmp12_i,
        ZplateVerContDelta_val,
        sub_i_i_i,
        barWidthMinSamples,
        width_val_cast31,
        height_val_cast23,
        zext_ln565,
        empty,
        icmp,
        Sel,
        dpDynamicRange_val,
        dpYUVCoef_val,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_0_loc_1_out_i,
        hBarSel_4_0_loc_1_out_o,
        hBarSel_4_0_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i,
        hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_0_loc_1_out_i,
        hBarSel_3_0_loc_1_out_o,
        hBarSel_3_0_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_0_loc_1_out_i,
        hBarSel_5_0_loc_1_out_o,
        hBarSel_5_0_loc_1_out_o_ap_vld,
        p_0_2_0_0_0217_out_i,
        p_0_2_0_0_0217_out_o,
        p_0_2_0_0_0217_out_o_ap_vld,
        p_0_1_0_0_0215_out_i,
        p_0_1_0_0_0215_out_o,
        p_0_1_0_0_0215_out_o_ap_vld,
        p_0_0_0_0_0213_out_i,
        p_0_0_0_0_0213_out_o,
        p_0_0_0_0_0213_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_4_0,
        hBarSel_4_0_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel_0,
        hBarSel_0_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3_0,
        hBarSel_3_0_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_5_0,
        hBarSel_5_0_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] width_val;
input  [7:0] pix_5;
input  [7:0] pix;
input  [7:0] conv2_i_i_i266;
input  [4:0] conv2_i_i_i248_cast_cast;
input  [0:0] conv2_i_i_i_cast;
input  [2:0] conv2_i_i10_i264_cast_cast_cast_cast;
input  [7:0] conv2_i_i10_i246;
input  [7:0] conv2_i_i10_i241;
input  [7:0] rampStart_1;
input  [15:0] ZplateHorContStart_val;
input  [7:0] patternId_val;
input  [0:0] cmp2_i236;
input  [7:0] zext_ln1084;
input  [15:0] y;
input  [7:0] colorFormat_val;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] ZplateHorContDelta_val;
input  [15:0] ZplateVerContStart_val;
input  [0:0] cmp12_i;
input  [15:0] ZplateVerContDelta_val;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [15:0] width_val_cast31;
input  [15:0] height_val_cast23;
input  [15:0] zext_ln565;
input  [7:0] empty;
input  [0:0] icmp;
input  [1:0] Sel;
input  [7:0] dpDynamicRange_val;
input  [7:0] dpYUVCoef_val;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_0_loc_1_out_i;
output  [7:0] hBarSel_4_0_loc_1_out_o;
output   hBarSel_4_0_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_loc_1_out_i;
output  [7:0] hBarSel_0_loc_1_out_o;
output   hBarSel_0_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_0_loc_1_out_i;
output  [7:0] hBarSel_3_0_loc_1_out_o;
output   hBarSel_3_0_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_0_loc_1_out_i;
output  [7:0] hBarSel_5_0_loc_1_out_o;
output   hBarSel_5_0_loc_1_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0217_out_i;
output  [7:0] p_0_2_0_0_0217_out_o;
output   p_0_2_0_0_0217_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0215_out_i;
output  [7:0] p_0_1_0_0_0215_out_o;
output   p_0_1_0_0_0215_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0213_out_i;
output  [7:0] p_0_0_0_0_0213_out_o;
output   p_0_0_0_0_0213_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_4_0;
output   hBarSel_4_0_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel_0;
output   hBarSel_0_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3_0;
output   hBarSel_3_0_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_5_0;
output   hBarSel_5_0_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_0_loc_1_out_o;
reg hBarSel_4_0_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_loc_1_out_o;
reg hBarSel_0_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_0_loc_1_out_o;
reg hBarSel_3_0_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_0_loc_1_out_o;
reg hBarSel_5_0_loc_1_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0217_out_o;
reg p_0_2_0_0_0217_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0215_out_o;
reg p_0_1_0_0_0215_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0213_out_o;
reg p_0_0_0_0_0213_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_4_0;
reg hBarSel_4_0_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel_0;
reg hBarSel_0_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3_0;
reg hBarSel_3_0_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_5_0;
reg hBarSel_5_0_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
reg    ap_block_state22_pp0_stage0_iter21;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln565_fu_1583_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_0;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire   [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_0;
reg   [9:0] yCount;
reg   [9:0] xCount_4_0;
reg   [0:0] vHatch;
reg   [9:0] yCount_2;
wire   [1:0] whiYuv_1_address0;
reg    whiYuv_1_ce0;
wire   [7:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
reg    blkYuv_1_ce0;
wire   [7:0] blkYuv_1_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address0;
reg    tpgSinTableArray_9bit_0_ce0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address1;
reg    tpgSinTableArray_9bit_0_ce1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [8:0] tpgSinTableArray_9bit_0_address2;
reg    tpgSinTableArray_9bit_0_ce2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [8:0] tpgSinTableArray_9bit_1_address0;
reg    tpgSinTableArray_9bit_1_ce0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [8:0] tpgSinTableArray_9bit_1_address1;
reg    tpgSinTableArray_9bit_1_ce1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [8:0] tpgSinTableArray_9bit_1_address2;
reg    tpgSinTableArray_9bit_1_ce2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [8:0] tpgSinTableArray_9bit_2_address0;
reg    tpgSinTableArray_9bit_2_ce0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [8:0] tpgSinTableArray_9bit_2_address1;
reg    tpgSinTableArray_9bit_2_ce1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [8:0] tpgSinTableArray_9bit_2_address2;
reg    tpgSinTableArray_9bit_2_ce2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [8:0] tpgSinTableArray_9bit_3_address0;
reg    tpgSinTableArray_9bit_3_ce0;
wire   [7:0] tpgSinTableArray_9bit_3_q0;
wire   [8:0] tpgSinTableArray_9bit_3_address1;
reg    tpgSinTableArray_9bit_3_ce1;
wire   [7:0] tpgSinTableArray_9bit_3_q1;
wire   [8:0] tpgSinTableArray_9bit_3_address2;
reg    tpgSinTableArray_9bit_3_ce2;
wire   [7:0] tpgSinTableArray_9bit_3_q2;
wire   [8:0] tpgSinTableArray_9bit_4_address0;
reg    tpgSinTableArray_9bit_4_ce0;
wire   [7:0] tpgSinTableArray_9bit_4_q0;
wire   [8:0] tpgSinTableArray_9bit_4_address1;
reg    tpgSinTableArray_9bit_4_ce1;
wire   [7:0] tpgSinTableArray_9bit_4_q1;
wire   [8:0] tpgSinTableArray_9bit_4_address2;
reg    tpgSinTableArray_9bit_4_ce2;
wire   [7:0] tpgSinTableArray_9bit_4_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_3_0;
reg   [9:0] yCount_3;
reg   [27:0] rSerie;
reg   [27:0] gSerie;
reg   [27:0] bSerie;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
reg    DPtpgBarSelRgb_VESA_r_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
reg    DPtpgBarSelRgb_VESA_g_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
reg    DPtpgBarSelRgb_VESA_b_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_5_0;
reg   [5:0] yCount_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
wire   [1:0] grp_fu_1487_p3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln565_reg_4893;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter16_reg;
wire   [7:0] patternId_val_read_reg_4812;
wire   [7:0] colorFormat_val_read_reg_4787;
reg   [0:0] or_ln1494_reg_5030;
reg   [0:0] or_ln1494_reg_5030_pp0_iter16_reg;
reg    ap_predicate_pred567_state19;
reg    ap_predicate_pred572_state19;
reg    ap_predicate_pred581_state19;
reg    ap_predicate_pred590_state19;
reg    ap_predicate_pred599_state19;
reg    ap_predicate_pred608_state19;
reg    ap_predicate_pred617_state19;
wire   [7:0] colorFormat_val_read_read_fu_588_p2;
wire   [0:0] cmp2_i236_read_reg_4794;
wire   [7:0] patternId_val_read_read_fu_612_p2;
wire   [11:0] barWidth_cast_cast_fu_1527_p1;
reg   [11:0] barWidth_cast_cast_reg_4865;
wire   [15:0] zext_ln1084_cast_fu_1531_p1;
reg   [15:0] zext_ln1084_cast_reg_4870;
wire   [7:0] conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1539_p1;
reg   [7:0] conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875;
wire   [7:0] conv2_i_i_i_cast_cast_fu_1543_p3;
reg   [7:0] conv2_i_i_i_cast_cast_reg_4881;
wire   [7:0] conv2_i_i_i248_cast_cast_cast_fu_1551_p1;
reg   [7:0] conv2_i_i_i248_cast_cast_cast_reg_4887;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter1_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter2_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter3_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter4_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter5_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter6_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter7_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter8_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter9_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter10_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter11_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter12_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter13_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter14_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter15_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter17_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter18_reg;
reg   [0:0] icmp_ln565_reg_4893_pp0_iter19_reg;
wire   [0:0] trunc_ln565_7_fu_1595_p1;
reg   [0:0] trunc_ln565_7_reg_4897;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter1_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter2_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter3_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter4_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter5_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter6_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter7_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter8_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter9_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter10_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter11_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter12_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter13_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter14_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter15_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter16_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter17_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter18_reg;
reg   [0:0] trunc_ln565_7_reg_4897_pp0_iter19_reg;
wire   [16:0] zext_ln565_1_fu_1599_p1;
wire   [10:0] trunc_ln565_11_fu_1607_p1;
reg   [10:0] trunc_ln565_11_reg_4914;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter1_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter2_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter3_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter4_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter5_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter6_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter7_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter8_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter9_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter10_reg;
reg   [10:0] trunc_ln565_11_reg_4914_pp0_iter11_reg;
wire   [0:0] icmp_ln1072_fu_1611_p2;
reg   [0:0] icmp_ln1072_reg_4920;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter1_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter10_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter11_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter12_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter13_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter14_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter15_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter16_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter17_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter18_reg;
reg   [0:0] icmp_ln1072_reg_4920_pp0_iter19_reg;
wire   [10:0] add_ln549_fu_1617_p2;
reg   [10:0] add_ln549_reg_4930;
reg   [10:0] add_ln549_reg_4930_pp0_iter1_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter2_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter3_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter4_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter5_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter6_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter7_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter8_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter9_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter10_reg;
reg   [10:0] add_ln549_reg_4930_pp0_iter11_reg;
wire   [10:0] add_ln549_1_fu_1623_p2;
reg   [10:0] add_ln549_1_reg_4936;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter1_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter2_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter3_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter4_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter5_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter6_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter7_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter8_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter9_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter10_reg;
reg   [10:0] add_ln549_1_reg_4936_pp0_iter11_reg;
wire   [0:0] icmp_ln1746_fu_1635_p2;
reg   [0:0] icmp_ln1746_reg_4942;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter1_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter2_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter3_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter4_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter5_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter6_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter7_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter8_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter9_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter10_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter11_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter12_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter13_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter14_reg;
reg   [0:0] icmp_ln1746_reg_4942_pp0_iter15_reg;
wire   [0:0] cmp54_i_fu_1647_p2;
reg   [0:0] cmp54_i_reg_4946;
reg   [0:0] cmp54_i_reg_4946_pp0_iter1_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter2_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter3_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter4_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter5_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter6_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter7_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter8_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter9_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter10_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter11_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter12_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter13_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter14_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter15_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter16_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter17_reg;
reg   [0:0] cmp54_i_reg_4946_pp0_iter18_reg;
wire   [0:0] cmp121_i_fu_1653_p2;
reg   [0:0] cmp121_i_reg_4950;
reg   [0:0] cmp121_i_reg_4950_pp0_iter1_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter2_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter3_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter4_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter5_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter6_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter7_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter8_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter9_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter10_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter11_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter12_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter13_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter14_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter15_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter16_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter17_reg;
reg   [0:0] cmp121_i_reg_4950_pp0_iter18_reg;
wire   [0:0] icmp_ln1629_fu_1665_p2;
reg   [0:0] icmp_ln1629_reg_4954;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter1_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter2_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter3_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter4_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter5_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter6_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter7_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter8_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter9_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter10_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter11_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter12_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter13_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter14_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter15_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter16_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter17_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter18_reg;
reg   [0:0] icmp_ln1629_reg_4954_pp0_iter19_reg;
wire   [0:0] icmp_ln1563_fu_1677_p2;
reg   [0:0] icmp_ln1563_reg_4959;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter1_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter2_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter3_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter4_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter5_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter6_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter7_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter8_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter9_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter10_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter11_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter12_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter13_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter14_reg;
reg   [0:0] icmp_ln1563_reg_4959_pp0_iter15_reg;
wire   [0:0] icmp_ln1449_fu_1719_p2;
reg   [0:0] icmp_ln1449_reg_4963;
wire   [0:0] and_ln1449_fu_1737_p2;
reg   [0:0] and_ln1449_reg_4967;
wire   [0:0] icmp_ln1473_fu_1755_p2;
reg   [0:0] icmp_ln1473_reg_4971;
wire   [0:0] icmp_ln1381_fu_1779_p2;
reg   [0:0] icmp_ln1381_reg_4975;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter1_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter2_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter3_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter4_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter5_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter6_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter7_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter8_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter9_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter10_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter11_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter12_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter13_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter14_reg;
reg   [0:0] icmp_ln1381_reg_4975_pp0_iter15_reg;
wire   [0:0] icmp_ln1330_fu_1803_p2;
reg   [0:0] icmp_ln1330_reg_4979;
reg   [0:0] icmp_ln1330_reg_4979_pp0_iter1_reg;
reg   [0:0] icmp_ln1330_reg_4979_pp0_iter2_reg;
reg   [0:0] icmp_ln1330_reg_4979_pp0_iter3_reg;
wire   [0:0] and_ln1337_fu_1809_p2;
reg   [0:0] and_ln1337_reg_4983;
reg   [0:0] and_ln1337_reg_4983_pp0_iter1_reg;
reg   [0:0] and_ln1337_reg_4983_pp0_iter2_reg;
reg   [0:0] and_ln1337_reg_4983_pp0_iter3_reg;
wire   [0:0] icmp_ln1095_fu_1827_p2;
reg   [0:0] icmp_ln1095_reg_4987;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter1_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter2_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter3_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter4_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter5_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter6_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter7_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter8_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter9_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter10_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter11_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter12_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter13_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter14_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter15_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter16_reg;
reg   [0:0] icmp_ln1095_reg_4987_pp0_iter17_reg;
wire   [0:0] and_ln1751_fu_1848_p2;
reg   [0:0] and_ln1751_reg_4991;
reg   [0:0] and_ln1751_reg_4991_pp0_iter2_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter3_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter4_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter5_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter6_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter7_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter8_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter9_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter10_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter11_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter12_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter13_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter14_reg;
reg   [0:0] and_ln1751_reg_4991_pp0_iter15_reg;
wire   [0:0] icmp_ln1768_fu_1879_p2;
reg   [0:0] icmp_ln1768_reg_4995;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter2_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter3_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter4_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter5_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter6_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter7_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter8_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter9_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter10_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter11_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter12_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter13_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter14_reg;
reg   [0:0] icmp_ln1768_reg_4995_pp0_iter15_reg;
wire   [0:0] and_ln1568_fu_1926_p2;
reg   [0:0] and_ln1568_reg_4999;
reg   [0:0] and_ln1568_reg_4999_pp0_iter2_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter3_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter4_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter5_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter6_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter7_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter8_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter9_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter10_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter11_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter12_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter13_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter14_reg;
reg   [0:0] and_ln1568_reg_4999_pp0_iter15_reg;
wire   [0:0] icmp_ln1586_fu_1953_p2;
reg   [0:0] icmp_ln1586_reg_5003;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter2_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter3_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter4_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter5_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter6_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter7_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter8_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter9_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter10_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter11_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter12_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter13_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter14_reg;
reg   [0:0] icmp_ln1586_reg_5003_pp0_iter15_reg;
wire   [0:0] icmp_ln1478_fu_2039_p2;
wire   [0:0] icmp_ln1483_fu_2045_p2;
wire   [0:0] and_ln1386_fu_2094_p2;
reg   [0:0] and_ln1386_reg_5018;
reg   [0:0] and_ln1386_reg_5018_pp0_iter2_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter3_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter4_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter5_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter6_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter7_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter8_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter9_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter10_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter11_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter12_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter13_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter14_reg;
reg   [0:0] and_ln1386_reg_5018_pp0_iter15_reg;
wire   [0:0] icmp_ln1405_fu_2121_p2;
reg   [0:0] icmp_ln1405_reg_5022;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter2_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter3_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter4_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter5_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter6_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter7_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter8_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter9_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter10_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter11_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter12_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter13_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter14_reg;
reg   [0:0] icmp_ln1405_reg_5022_pp0_iter15_reg;
wire   [0:0] icmp_ln1250_fu_2163_p2;
reg   [0:0] icmp_ln1250_reg_5026;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter2_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter3_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter4_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter5_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter6_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter7_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter8_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter9_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter10_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter11_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter12_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter13_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter14_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter15_reg;
reg   [0:0] icmp_ln1250_reg_5026_pp0_iter16_reg;
wire   [0:0] or_ln1494_fu_2193_p2;
reg   [0:0] or_ln1494_reg_5030_pp0_iter3_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter4_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter5_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter6_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter7_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter8_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter9_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter10_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter11_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter12_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter13_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter14_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter15_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter17_reg;
reg   [0:0] or_ln1494_reg_5030_pp0_iter18_reg;
wire  signed [15:0] grp_reg_int_s_fu_2208_ap_return;
reg   [10:0] lshr_ln3_reg_5044;
reg   [10:0] lshr_ln3_reg_5044_pp0_iter8_reg;
reg   [10:0] lshr_ln3_reg_5044_pp0_iter9_reg;
reg   [10:0] lshr_ln3_reg_5044_pp0_iter10_reg;
reg   [10:0] lshr_ln3_reg_5044_pp0_iter11_reg;
reg   [10:0] lshr_ln3_reg_5044_pp0_iter12_reg;
reg   [10:0] lshr_ln3_reg_5044_pp0_iter13_reg;
reg   [10:0] lshr_ln3_reg_5044_pp0_iter14_reg;
reg   [8:0] tmp_8_reg_5049;
reg   [8:0] tmp_10_reg_5054;
reg   [8:0] tmp_17_reg_5059;
wire   [8:0] tmp_fu_2411_p13;
reg   [8:0] tmp_reg_5139;
wire   [8:0] tmp_3_fu_2459_p13;
reg   [8:0] tmp_3_reg_5144;
wire   [8:0] tmp_4_fu_2507_p13;
reg   [8:0] tmp_4_reg_5149;
wire   [7:0] r_fu_2552_p3;
reg   [7:0] r_reg_5154;
reg   [7:0] r_reg_5154_pp0_iter16_reg;
reg   [7:0] r_reg_5154_pp0_iter17_reg;
reg   [7:0] r_reg_5154_pp0_iter18_reg;
reg   [7:0] r_reg_5154_pp0_iter19_reg;
wire   [7:0] g_fu_2577_p3;
reg   [7:0] g_reg_5160;
reg   [7:0] g_reg_5160_pp0_iter16_reg;
reg   [7:0] g_reg_5160_pp0_iter17_reg;
reg   [7:0] g_reg_5160_pp0_iter18_reg;
wire   [7:0] b_fu_2602_p3;
reg   [7:0] b_reg_5165;
reg   [7:0] b_reg_5165_pp0_iter16_reg;
reg   [7:0] b_reg_5165_pp0_iter17_reg;
reg   [7:0] b_reg_5165_pp0_iter18_reg;
wire   [14:0] zext_ln1302_fu_2610_p1;
wire   [15:0] zext_ln1302_1_fu_2614_p1;
reg   [15:0] zext_ln1302_1_reg_5178;
reg  signed [19:0] tpgSinTableArray_load_reg_5195;
wire  signed [15:0] grp_fu_4643_p3;
wire   [7:0] b_2_fu_3016_p3;
reg   [7:0] b_2_reg_5235;
reg   [7:0] b_2_reg_5235_pp0_iter19_reg;
wire   [27:0] grp_fu_2887_p2;
reg   [27:0] mul_ln1356_reg_5248;
reg   [27:0] mul_ln1356_reg_5248_pp0_iter19_reg;
wire   [26:0] trunc_ln1356_fu_3057_p1;
reg   [26:0] trunc_ln1356_reg_5254;
wire   [7:0] select_ln1532_fu_3153_p3;
reg   [7:0] select_ln1532_reg_5349;
wire   [7:0] g_2_fu_3231_p3;
reg   [7:0] g_2_reg_5360;
wire   [7:0] sub_ln1356_1_fu_3272_p2;
reg   [7:0] sub_ln1356_1_reg_5406;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1713_ap_return;
reg    grp_reg_ap_uint_10_s_fu_1713_ap_ce;
reg    ap_predicate_op114_call_state1;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp114;
wire   [15:0] grp_reg_int_s_fu_2208_d;
reg    grp_reg_int_s_fu_2208_ap_ce;
reg    ap_predicate_op269_call_state4;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp269;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1388;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1388;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1388;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476;
wire   [63:0] zext_ln1281_fu_2367_p1;
wire   [63:0] zext_ln1285_fu_2375_p1;
wire   [63:0] zext_ln1289_fu_2383_p1;
wire   [63:0] zext_ln1355_fu_2622_p1;
wire   [63:0] zext_ln1784_fu_2931_p1;
wire   [63:0] zext_ln1600_fu_2966_p1;
wire   [63:0] zext_ln1419_fu_3052_p1;
wire   [63:0] zext_ln1784_1_fu_3119_p1;
wire   [63:0] zext_ln1600_1_fu_3139_p1;
reg    ap_predicate_pred2117_state20;
reg    ap_predicate_pred2121_state20;
reg    ap_predicate_pred2080_state20;
wire   [63:0] zext_ln1519_fu_3237_p1;
wire   [63:0] zext_ln1504_fu_3242_p1;
wire   [63:0] zext_ln1419_1_fu_3247_p1;
reg    ap_predicate_pred2142_state20;
reg    ap_predicate_pred2146_state20;
reg    ap_predicate_pred2086_state20;
wire   [63:0] zext_ln1260_fu_3282_p1;
reg    ap_predicate_pred2156_state20;
reg    ap_predicate_pred2160_state20;
reg    ap_predicate_pred2155_state20;
wire   [63:0] zext_ln1228_fu_3292_p1;
wire   [63:0] zext_ln1207_fu_3297_p1;
wire   [63:0] zext_ln1186_fu_3302_p1;
wire   [63:0] zext_ln1165_fu_3307_p1;
wire   [63:0] zext_ln1144_fu_3312_p1;
wire   [15:0] zext_ln589_fu_4543_p1;
reg    ap_predicate_pred2195_state21;
wire   [15:0] zext_ln1101_fu_3323_p1;
reg    ap_predicate_pred2215_state20;
reg    ap_predicate_pred2221_state20;
reg    ap_predicate_pred2211_state21;
wire   [7:0] zext_ln1257_fu_3075_p1;
wire   [7:0] empty_92_fu_3065_p1;
reg    ap_predicate_pred2242_state19;
reg    ap_predicate_pred2248_state19;
wire   [15:0] add_ln1341_fu_2227_p2;
wire   [15:0] shl_ln2_fu_2256_p3;
reg    ap_predicate_pred2267_state6;
reg    ap_predicate_pred2273_state6;
wire   [7:0] zext_ln1393_fu_2834_p1;
reg    ap_predicate_pred2295_state18;
reg    ap_predicate_pred2301_state18;
wire   [7:0] zext_ln1412_fu_2862_p1;
reg    ap_predicate_pred2317_state18;
reg    ap_predicate_pred2291_state18;
wire   [15:0] zext_ln693_fu_3166_p1;
reg    ap_predicate_pred2333_state20;
wire   [7:0] add_ln1575_fu_2762_p2;
reg    ap_predicate_pred2350_state18;
reg    ap_predicate_pred2356_state18;
wire   [7:0] zext_ln1593_fu_2792_p1;
reg    ap_predicate_pred2370_state18;
reg    ap_predicate_pred2346_state18;
wire   [15:0] add_ln1664_fu_3588_p2;
reg    ap_predicate_pred2386_state21;
wire   [7:0] zext_ln1758_fu_2708_p1;
reg    ap_predicate_pred2405_state18;
reg    ap_predicate_pred2411_state18;
wire   [7:0] zext_ln1775_fu_2736_p1;
reg    ap_predicate_pred2425_state18;
reg    ap_predicate_pred2430_state18;
wire  signed [7:0] pix_11_cast_fu_3427_p1;
wire  signed [7:0] sext_ln1786_fu_3457_p1;
wire   [7:0] select_ln718_fu_3479_p3;
wire   [7:0] tmp_26_fu_3568_p3;
wire   [7:0] tmp_6_fu_3781_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_3916_p1;
wire   [7:0] select_ln1540_fu_3926_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_4165_p1;
wire   [7:0] select_ln1361_fu_4204_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_4294_p1;
wire   [7:0] select_ln1122_fu_4468_p3;
wire   [7:0] select_ln1107_fu_4499_p3;
wire   [7:0] select_ln1079_fu_4530_p3;
reg    ap_predicate_pred2455_state21;
reg    ap_predicate_pred2461_state21;
reg    ap_predicate_pred2468_state21;
reg    ap_predicate_pred2475_state21;
reg    ap_predicate_pred2482_state21;
reg    ap_predicate_pred2490_state21;
reg    ap_predicate_pred2121_state21;
reg    ap_predicate_pred2117_state21;
reg    ap_predicate_pred2333_state21;
reg    ap_predicate_pred2511_state21;
reg    ap_predicate_pred2521_state21;
reg    ap_predicate_pred2530_state21;
reg    ap_predicate_pred2539_state21;
reg    ap_predicate_pred2545_state21;
reg    ap_predicate_pred2553_state21;
reg    ap_predicate_pred2559_state21;
reg    ap_predicate_pred2146_state21;
reg    ap_predicate_pred2142_state21;
reg    ap_predicate_pred1789_state21;
reg    ap_predicate_pred2160_state21;
reg    ap_predicate_pred2156_state21;
reg    ap_predicate_pred2593_state21;
reg    ap_predicate_pred2168_state21;
reg    ap_predicate_pred2606_state21;
reg    ap_predicate_pred2173_state21;
reg    ap_predicate_pred2619_state21;
reg    ap_predicate_pred2178_state21;
reg    ap_predicate_pred2631_state21;
reg    ap_predicate_pred2183_state21;
reg    ap_predicate_pred2643_state21;
reg    ap_predicate_pred2188_state21;
reg    ap_predicate_pred2656_state21;
wire   [7:0] pix_16_fu_3367_p3;
wire   [7:0] pix_13_fu_3393_p3;
wire  signed [7:0] pix_10_cast_fu_3423_p1;
wire  signed [7:0] sext_ln1785_fu_3453_p1;
wire   [7:0] select_ln1660_fu_3580_p3;
wire   [7:0] select_ln1862_fu_3807_p3;
wire   [7:0] select_ln565_2_fu_3890_p3;
wire   [7:0] select_ln565_1_fu_4139_p3;
wire   [7:0] select_ln565_fu_4268_p3;
reg    ap_predicate_pred2080_state21;
reg    ap_predicate_pred2086_state21;
reg    ap_predicate_pred2155_state21;
wire  signed [7:0] pix_9_cast_fu_3419_p1;
wire  signed [7:0] sext_ln1784_fu_3449_p1;
wire   [7:0] tmp_28_fu_3535_p3;
wire   [7:0] trunc_ln_fu_3759_p3;
wire   [7:0] phi_ln1599_fu_3855_p3;
wire   [7:0] r_2_fu_3978_p3;
wire   [7:0] phi_ln1418_fu_4104_p3;
wire   [7:0] add_ln1359_fu_4198_p2;
wire   [7:0] phi_ln1260_fu_4233_p3;
wire   [7:0] empty_91_fu_4495_p1;
wire   [7:0] select_ln1072_fu_4524_p3;
wire   [7:0] add_ln1101_fu_3317_p2;
wire   [10:0] sub_ln1256_fu_2172_p2;
wire   [10:0] trunc_ln1252_fu_2168_p1;
wire   [15:0] add_ln1343_fu_2239_p2;
reg    ap_predicate_pred2766_state5;
wire   [2:0] add_ln1412_fu_2856_p2;
reg    ap_predicate_pred2776_state17;
wire   [9:0] sub_ln1411_fu_2126_p2;
wire   [9:0] add_ln1407_fu_2137_p2;
wire   [9:0] add_ln1388_fu_2105_p2;
wire   [2:0] add_ln1393_fu_2828_p2;
reg    ap_predicate_pred2820_state17;
wire   [9:0] sub_ln1490_fu_2051_p2;
wire   [9:0] add_ln1480_fu_2069_p2;
wire   [0:0] and_ln1454_fu_1994_p2;
wire   [9:0] add_ln1461_fu_1999_p2;
wire   [2:0] add_ln1593_fu_2786_p2;
reg    ap_predicate_pred2881_state17;
wire   [9:0] sub_ln1592_fu_1958_p2;
wire   [9:0] add_ln1588_fu_1969_p2;
wire   [9:0] add_ln1570_fu_1937_p2;
reg    ap_predicate_pred2923_state17;
wire   [27:0] lfsr_r_1_fu_3669_p3;
wire   [27:0] lfsr_g_1_fu_3705_p3;
wire   [27:0] lfsr_b_1_fu_3741_p3;
wire   [2:0] add_ln1775_fu_2730_p2;
reg    ap_predicate_pred2939_state17;
wire   [9:0] add_ln1774_fu_1885_p2;
wire   [9:0] zext_ln1770_fu_1903_p1;
wire   [5:0] add_ln1753_fu_1859_p2;
wire   [0:0] xor_ln1758_fu_2702_p2;
reg    ap_predicate_pred2981_state17;
reg   [15:0] phi_mul_fu_472;
wire   [15:0] add_ln573_fu_2278_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_476;
wire   [15:0] add_ln565_fu_1589_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_480;
reg   [0:0] hdata_flag_1_fu_484;
reg   [0:0] rampVal_3_flag_1_fu_488;
reg    ap_block_pp0_stage0_01001;
wire  signed [4:0] conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1535_p1;
wire   [15:0] or_ln1746_fu_1629_p2;
wire   [7:0] trunc_ln565_10_fu_1603_p1;
wire   [15:0] or_ln1563_fu_1671_p2;
wire   [3:0] grp_fu_1695_p1;
wire   [10:0] grp_fu_1701_p0;
wire   [3:0] grp_fu_1701_p1;
wire   [10:0] grp_fu_1707_p0;
wire   [3:0] grp_fu_1707_p1;
wire   [16:0] height_val_cast23_cast_fu_1519_p1;
wire   [16:0] add_ln1449_fu_1725_p2;
wire   [16:0] zext_ln565_cast_fu_1515_p1;
wire   [0:0] icmp_ln1449_1_fu_1731_p2;
wire   [16:0] width_val_cast31_cast_fu_1523_p1;
wire   [16:0] sub35_i_fu_1749_p2;
wire   [15:0] or_ln1381_fu_1773_p2;
wire   [15:0] or_ln1330_fu_1797_p2;
wire   [15:0] or_ln1095_fu_1821_p2;
wire   [0:0] icmp_ln1751_fu_1842_p2;
wire   [5:0] trunc_ln1768_fu_1875_p1;
wire   [5:0] add_ln1770_fu_1897_p2;
wire   [10:0] zext_ln1568_fu_1917_p1;
wire   [0:0] icmp_ln1568_fu_1921_p2;
wire   [10:0] zext_ln1454_fu_1985_p1;
wire   [0:0] icmp_ln1454_fu_1989_p2;
wire   [10:0] zext_ln1386_fu_2085_p1;
wire   [0:0] icmp_ln1386_fu_2089_p2;
wire   [11:0] zext_ln1250_fu_2153_p1;
wire   [11:0] add_ln1250_fu_2157_p2;
wire  signed [16:0] grp_fu_4617_p3;
wire  signed [15:0] lshr_ln3_fu_2301_p1;
wire   [15:0] grp_fu_4626_p3;
wire   [10:0] mul_ln1281_fu_2313_p0;
wire   [12:0] mul_ln1281_fu_2313_p1;
wire   [22:0] mul_ln1281_fu_2313_p2;
wire   [10:0] mul_ln1285_fu_2332_p0;
wire   [12:0] mul_ln1285_fu_2332_p1;
wire   [22:0] mul_ln1285_fu_2332_p2;
wire   [10:0] mul_ln1289_fu_2351_p0;
wire   [12:0] mul_ln1289_fu_2351_p1;
wire   [22:0] mul_ln1289_fu_2351_p2;
wire   [2:0] grp_fu_1695_p2;
wire  signed [8:0] tmp_fu_2411_p2;
wire  signed [8:0] tmp_fu_2411_p4;
wire  signed [8:0] tmp_fu_2411_p8;
wire  signed [8:0] tmp_fu_2411_p10;
wire   [8:0] tmp_fu_2411_p11;
wire   [2:0] tmp_fu_2411_p12;
wire   [2:0] grp_fu_1701_p2;
wire  signed [8:0] tmp_3_fu_2459_p2;
wire  signed [8:0] tmp_3_fu_2459_p4;
wire  signed [8:0] tmp_3_fu_2459_p8;
wire  signed [8:0] tmp_3_fu_2459_p10;
wire   [8:0] tmp_3_fu_2459_p11;
wire   [2:0] tmp_3_fu_2459_p12;
wire   [2:0] grp_fu_1707_p2;
wire  signed [8:0] tmp_4_fu_2507_p2;
wire  signed [8:0] tmp_4_fu_2507_p4;
wire  signed [8:0] tmp_4_fu_2507_p8;
wire  signed [8:0] tmp_4_fu_2507_p10;
wire   [8:0] tmp_4_fu_2507_p11;
wire   [2:0] tmp_4_fu_2507_p12;
wire   [8:0] add_ln1281_fu_2535_p2;
wire   [0:0] tmp_9_fu_2540_p3;
wire   [7:0] trunc_ln1281_1_fu_2548_p1;
wire   [8:0] add_ln1285_fu_2560_p2;
wire   [0:0] tmp_13_fu_2565_p3;
wire   [7:0] trunc_ln1285_1_fu_2573_p1;
wire   [8:0] add_ln1289_fu_2585_p2;
wire   [0:0] tmp_18_fu_2590_p3;
wire   [7:0] trunc_ln1289_1_fu_2598_p1;
wire   [0:0] trunc_ln565_5_fu_2694_p1;
wire   [2:0] trunc_ln565_2_fu_2682_p1;
wire   [2:0] trunc_ln565_3_fu_2686_p1;
wire   [14:0] shl_ln1_fu_2817_p3;
wire   [2:0] trunc_ln565_6_fu_2698_p1;
wire   [2:0] trunc_ln565_4_fu_2690_p1;
wire   [8:0] grp_fu_2887_p1;
wire   [0:0] trunc_ln1778_fu_2905_p1;
wire   [3:0] shl_ln5_fu_2909_p3;
wire   [3:0] trunc_ln1778_1_fu_2921_p1;
wire   [3:0] or_ln1778_fu_2925_p2;
wire   [0:0] trunc_ln1596_fu_2940_p1;
wire   [4:0] trunc_ln1596_1_fu_2956_p1;
wire   [4:0] shl_ln4_fu_2944_p3;
wire   [4:0] tBarSel_fu_2960_p2;
wire   [14:0] grp_fu_4634_p3;
wire  signed [15:0] zext_ln1304_1_fu_2974_p0;
wire   [15:0] grp_fu_4651_p3;
wire  signed [15:0] grp_fu_4661_p3;
wire  signed [15:0] add_ln1304_3_fu_2980_p1;
wire  signed [16:0] sext_ln1304_1_fu_2977_p1;
wire   [16:0] zext_ln1304_1_fu_2974_p1;
wire   [16:0] add_ln1304_2_fu_2984_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1304_3_fu_2980_p2;
wire   [0:0] tmp_21_fu_2990_p3;
wire   [7:0] trunc_ln8_fu_2998_p4;
wire   [7:0] b_1_fu_3008_p3;
wire   [2:0] trunc_ln1415_fu_3026_p1;
wire   [5:0] shl_ln3_fu_3030_p3;
wire   [5:0] trunc_ln1415_1_fu_3042_p1;
wire   [5:0] or_ln1415_fu_3046_p2;
wire   [2:0] trunc_ln565_8_fu_2897_p1;
wire   [2:0] add_ln1257_fu_3069_p2;
wire  signed [2:0] sext_ln1600_fu_3135_p1;
wire   [7:0] add_ln1533_fu_3149_p2;
wire   [7:0] trunc_ln565_fu_3111_p1;
wire   [7:0] add_ln1545_fu_3160_p2;
wire   [15:0] grp_fu_4671_p3;
wire   [14:0] shl_ln_fu_3185_p3;
wire  signed [15:0] zext_ln1303_1_fu_3196_p0;
wire   [15:0] grp_fu_4679_p3;
wire   [16:0] zext_ln1303_1_fu_3196_p1;
wire   [16:0] zext_ln1303_fu_3192_p1;
wire   [16:0] add_ln1303_2_fu_3199_p2;
wire   [0:0] tmp_20_fu_3205_p3;
wire   [7:0] trunc_ln7_fu_3213_p4;
wire   [7:0] g_1_fu_3223_p3;
wire   [26:0] sub_ln1356_fu_3257_p2;
wire   [7:0] trunc_ln1356_1_fu_3262_p4;
wire   [7:0] trunc_ln565_9_fu_3115_p1;
wire   [0:0] cmp136_i_fu_3357_p2;
wire   [0:0] and_ln1801_fu_3362_p2;
wire   [15:0] select_ln1629_fu_3508_p3;
wire   [0:0] icmp_ln1637_fu_3519_p2;
wire   [0:0] icmp_ln1637_1_fu_3524_p2;
wire   [0:0] or_ln1637_fu_3529_p2;
wire   [7:0] tmp_25_fu_3515_p1;
wire   [0:0] icmp_ln1637_2_fu_3543_p2;
wire   [0:0] or_ln1637_1_fu_3548_p2;
wire   [0:0] or_ln1637_2_fu_3562_p2;
wire   [0:0] and_ln1661_fu_3576_p2;
wire   [7:0] tmp_27_fu_3554_p3;
wire   [0:0] tmp_22_fu_3645_p3;
wire   [0:0] trunc_ln1838_fu_3641_p1;
wire   [0:0] xor_ln1839_fu_3663_p2;
wire   [26:0] lshr_ln_fu_3653_p4;
wire   [0:0] tmp_23_fu_3681_p3;
wire   [0:0] trunc_ln1845_fu_3677_p1;
wire   [0:0] xor_ln1846_fu_3699_p2;
wire   [26:0] lshr_ln1_fu_3689_p4;
wire   [0:0] tmp_24_fu_3717_p3;
wire   [0:0] trunc_ln1852_fu_3713_p1;
wire   [0:0] xor_ln1853_fu_3735_p2;
wire   [26:0] lshr_ln2_fu_3725_p4;
wire   [6:0] tmp_2_fu_3749_p4;
wire   [6:0] tmp_5_fu_3771_p4;
wire   [6:0] tmp_1_fu_3789_p4;
wire   [0:0] and_ln1862_fu_3767_p2;
wire   [7:0] tmp_11_fu_3799_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3851_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_2_cast_fu_3862_p1;
wire   [0:0] grp_fu_1499_p2;
wire   [0:0] xor_ln565_2_fu_3873_p2;
wire   [0:0] grp_fu_1494_p2;
wire   [0:0] and_ln565_2_fu_3878_p2;
wire   [0:0] or_ln565_2_fu_3884_p2;
wire   [7:0] select_ln1603_fu_3866_p3;
wire   [16:0] grp_fu_4687_p3;
wire   [0:0] tmp_19_fu_3954_p3;
wire   [7:0] trunc_ln6_fu_3961_p4;
wire   [7:0] r_1_fu_3970_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_4100_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_1_cast_fu_4111_p1;
wire   [0:0] xor_ln565_1_fu_4122_p2;
wire   [0:0] and_ln565_1_fu_4127_p2;
wire   [0:0] or_ln565_1_fu_4133_p2;
wire   [7:0] select_ln1422_fu_4115_p3;
wire   [0:0] tmp_29_fu_4175_p3;
wire   [7:0] trunc_ln1356_2_fu_4182_p4;
wire   [7:0] select_ln1356_fu_4191_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_4229_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_cast_fu_4240_p1;
wire   [0:0] xor_ln565_fu_4251_p2;
wire   [0:0] and_ln565_fu_4256_p2;
wire   [0:0] or_ln565_fu_4262_p2;
wire   [7:0] select_ln1262_fu_4244_p3;
wire   [7:0] trunc_ln565_1_fu_3353_p1;
wire   [7:0] add_ln1084_fu_4537_p2;
wire   [15:0] grp_fu_4617_p0;
wire  signed [0:0] grp_fu_4617_p1;
wire   [15:0] grp_fu_4617_p2;
wire   [15:0] grp_fu_4626_p2;
wire   [7:0] grp_fu_4634_p0;
wire   [6:0] grp_fu_4634_p1;
wire   [12:0] grp_fu_4634_p2;
wire   [7:0] grp_fu_4643_p0;
wire  signed [6:0] grp_fu_4643_p1;
wire   [7:0] grp_fu_4651_p0;
wire  signed [7:0] grp_fu_4651_p1;
wire   [7:0] grp_fu_4661_p0;
wire  signed [5:0] grp_fu_4661_p1;
wire   [14:0] grp_fu_4661_p2;
wire   [7:0] grp_fu_4671_p0;
wire   [7:0] grp_fu_4671_p1;
wire   [14:0] grp_fu_4671_p2;
wire   [7:0] grp_fu_4679_p0;
wire  signed [7:0] grp_fu_4679_p1;
wire   [7:0] grp_fu_4687_p0;
wire   [4:0] grp_fu_4687_p1;
wire   [15:0] grp_fu_4687_p2;
reg    grp_fu_1695_ce;
reg    grp_fu_1701_ce;
reg    grp_fu_1707_ce;
reg    grp_fu_2887_ce;
reg    ap_predicate_pred2074_state21;
reg    grp_fu_4617_ce;
reg    grp_fu_4626_ce;
reg    grp_fu_4634_ce;
reg    grp_fu_4643_ce;
reg    grp_fu_4651_ce;
reg    grp_fu_4661_ce;
reg    grp_fu_4671_ce;
reg    grp_fu_4679_ce;
reg    grp_fu_4687_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [15:0] grp_fu_4651_p00;
wire   [13:0] grp_fu_4661_p00;
wire   [15:0] grp_fu_4661_p20;
wire   [15:0] grp_fu_4671_p20;
wire   [12:0] grp_fu_4687_p00;
wire   [16:0] grp_fu_4687_p20;
wire   [22:0] mul_ln1281_fu_2313_p00;
wire   [22:0] mul_ln1285_fu_2332_p00;
wire   [22:0] mul_ln1289_fu_2351_p00;
reg    ap_condition_2050;
reg    ap_condition_1809;
reg    ap_condition_2025;
reg    ap_condition_2000;
reg    ap_condition_1975;
reg    ap_condition_1950;
reg    ap_condition_1924;
reg    ap_condition_1900;
reg    ap_condition_4535;
reg    ap_condition_4539;
reg    ap_condition_4544;
reg    ap_condition_4549;
reg    ap_condition_4553;
reg    ap_condition_4558;
reg    ap_condition_4563;
reg    ap_condition_4567;
reg    ap_condition_4572;
reg    ap_condition_4579;
reg    ap_condition_4585;
reg    ap_condition_4590;
reg    ap_condition_4596;
reg    ap_condition_4600;
reg    ap_condition_4605;
reg    ap_condition_4609;
reg    ap_condition_4614;
reg    ap_condition_4621;
reg    ap_condition_4625;
reg    ap_condition_4629;
reg    ap_condition_4635;
reg    ap_condition_4639;
reg    ap_condition_4643;
reg    ap_condition_4649;
reg    ap_condition_4653;
reg    ap_condition_4657;
wire   [2:0] tmp_fu_2411_p1;
wire   [2:0] tmp_fu_2411_p3;
wire   [2:0] tmp_fu_2411_p5;
wire   [2:0] tmp_fu_2411_p7;
wire  signed [2:0] tmp_fu_2411_p9;
wire   [2:0] tmp_3_fu_2459_p1;
wire   [2:0] tmp_3_fu_2459_p3;
wire   [2:0] tmp_3_fu_2459_p5;
wire   [2:0] tmp_3_fu_2459_p7;
wire  signed [2:0] tmp_3_fu_2459_p9;
wire   [2:0] tmp_4_fu_2507_p1;
wire   [2:0] tmp_4_fu_2507_p3;
wire   [2:0] tmp_4_fu_2507_p5;
wire   [2:0] tmp_4_fu_2507_p7;
wire  signed [2:0] tmp_4_fu_2507_p9;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 xBar_0 = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_0 = 10'd0;
#0 yCount = 10'd0;
#0 xCount_4_0 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_2 = 10'd0;
#0 xCount_3_0 = 10'd0;
#0 yCount_3 = 10'd0;
#0 rSerie = 28'd94741925;
#0 gSerie = 28'd178608805;
#0 bSerie = 28'd1044495;
#0 xCount_5_0 = 10'd0;
#0 yCount_1 = 6'd0;
#0 phi_mul_fu_472 = 16'd0;
#0 x_fu_476 = 16'd0;
#0 rampVal_2_flag_1_fu_480 = 1'd0;
#0 hdata_flag_1_fu_484 = 1'd0;
#0 rampVal_3_flag_1_fu_488 = 1'd0;
#0 ap_done_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0),
    .q0(whiYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0),
    .q0(blkYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2),
    .q2(tpgSinTableArray_9bit_0_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2),
    .q2(tpgSinTableArray_9bit_1_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2),
    .q2(tpgSinTableArray_9bit_2_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_3_address0),
    .ce0(tpgSinTableArray_9bit_3_ce0),
    .q0(tpgSinTableArray_9bit_3_q0),
    .address1(tpgSinTableArray_9bit_3_address1),
    .ce1(tpgSinTableArray_9bit_3_ce1),
    .q1(tpgSinTableArray_9bit_3_q1),
    .address2(tpgSinTableArray_9bit_3_address2),
    .ce2(tpgSinTableArray_9bit_3_ce2),
    .q2(tpgSinTableArray_9bit_3_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_4_address0),
    .ce0(tpgSinTableArray_9bit_4_ce0),
    .q0(tpgSinTableArray_9bit_4_q0),
    .address1(tpgSinTableArray_9bit_4_address1),
    .ce1(tpgSinTableArray_9bit_4_ce1),
    .q1(tpgSinTableArray_9bit_4_q1),
    .address2(tpgSinTableArray_9bit_4_address2),
    .ce2(tpgSinTableArray_9bit_4_ce2),
    .q2(tpgSinTableArray_9bit_4_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1713(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d_val(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1713_ap_return),
    .ap_ce(grp_reg_ap_uint_10_s_fu_1713_ap_ce)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2208_d),
    .ap_return(grp_reg_int_s_fu_2208_ap_return),
    .ap_ce(grp_reg_int_s_fu_2208_ap_ce)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln565_11_fu_1607_p1),
    .din1(grp_fu_1695_p1),
    .ce(grp_fu_1695_ce),
    .dout(grp_fu_1695_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1701_p0),
    .din1(grp_fu_1701_p1),
    .ce(grp_fu_1701_ce),
    .dout(grp_fu_1701_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1707_p0),
    .din1(grp_fu_1707_p1),
    .ce(grp_fu_1707_ce),
    .dout(grp_fu_1707_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U27(
    .din0(mul_ln1281_fu_2313_p0),
    .din1(mul_ln1281_fu_2313_p1),
    .dout(mul_ln1281_fu_2313_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U28(
    .din0(mul_ln1285_fu_2332_p0),
    .din1(mul_ln1285_fu_2332_p1),
    .dout(mul_ln1285_fu_2332_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U29(
    .din0(mul_ln1289_fu_2351_p0),
    .din1(mul_ln1289_fu_2351_p1),
    .dout(mul_ln1289_fu_2351_p2)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U30(
    .din0(tmp_fu_2411_p2),
    .din1(tmp_fu_2411_p4),
    .din2(tpgSinTableArray_9bit_2_q2),
    .din3(tmp_fu_2411_p8),
    .din4(tmp_fu_2411_p10),
    .def(tmp_fu_2411_p11),
    .sel(tmp_fu_2411_p12),
    .dout(tmp_fu_2411_p13)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U31(
    .din0(tmp_3_fu_2459_p2),
    .din1(tmp_3_fu_2459_p4),
    .din2(tpgSinTableArray_9bit_2_q1),
    .din3(tmp_3_fu_2459_p8),
    .din4(tmp_3_fu_2459_p10),
    .def(tmp_3_fu_2459_p11),
    .sel(tmp_3_fu_2459_p12),
    .dout(tmp_3_fu_2459_p13)
);

design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_11_3_9_1_1_U32(
    .din0(tmp_4_fu_2507_p2),
    .din1(tmp_4_fu_2507_p4),
    .din2(tpgSinTableArray_9bit_2_q0),
    .din3(tmp_4_fu_2507_p8),
    .din4(tmp_4_fu_2507_p10),
    .def(tmp_4_fu_2507_p11),
    .sel(tmp_4_fu_2507_p12),
    .dout(tmp_4_fu_2507_p13)
);

design_1_v_tpg_0_0_mul_20s_9ns_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_20s_9ns_28_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_load_reg_5195),
    .din1(grp_fu_2887_p1),
    .ce(grp_fu_2887_ce),
    .dout(grp_fu_2887_p2)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4617_p0),
    .din1(grp_fu_4617_p1),
    .din2(grp_fu_4617_p2),
    .ce(grp_fu_4617_ce),
    .dout(grp_fu_4617_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_reg_int_s_fu_2208_ap_return),
    .din1(ZplateHorContDelta_val),
    .din2(grp_fu_4626_p2),
    .ce(grp_fu_4626_ce),
    .dout(grp_fu_4626_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_13ns_15_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4634_p0),
    .din1(grp_fu_4634_p1),
    .din2(grp_fu_4634_p2),
    .ce(grp_fu_4634_ce),
    .dout(grp_fu_4634_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4643_p0),
    .din1(grp_fu_4643_p1),
    .din2(16'd32896),
    .ce(grp_fu_4643_ce),
    .dout(grp_fu_4643_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4651_p0),
    .din1(grp_fu_4651_p1),
    .din2(16'd32896),
    .ce(grp_fu_4651_ce),
    .dout(grp_fu_4651_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_15ns_16_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4661_p0),
    .din1(grp_fu_4661_p1),
    .din2(grp_fu_4661_p2),
    .ce(grp_fu_4661_ce),
    .dout(grp_fu_4661_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8ns_15ns_16_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4671_p0),
    .din1(grp_fu_4671_p1),
    .din2(grp_fu_4671_p2),
    .ce(grp_fu_4671_ce),
    .dout(grp_fu_4671_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4679_p0),
    .din1(grp_fu_4679_p1),
    .din2(grp_fu_4643_p3),
    .ce(grp_fu_4679_ce),
    .dout(grp_fu_4679_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8ns_5ns_16ns_17_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4687_p0),
    .din1(grp_fu_4687_p1),
    .din2(grp_fu_4687_p2),
    .ce(grp_fu_4687_ce),
    .dout(grp_fu_4687_p3)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred617_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476 <= grp_fu_1487_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred608_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465 <= grp_fu_1487_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred599_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454 <= grp_fu_1487_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred590_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443 <= grp_fu_1487_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred581_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432 <= grp_fu_1487_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred572_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421 <= grp_fu_1487_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred567_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410 <= grp_fu_1487_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((patternId_val == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1473_fu_1755_p2 == 1'd1) & (icmp_ln1072_fu_1611_p2 == 1'd0) & (icmp_ln565_fu_1583_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1072_fu_1611_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1388 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1388 <= ap_phi_reg_pp0_iter0_hHatch_reg_1388;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1809)) begin
        if ((1'b1 == ap_condition_2050)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1809)) begin
        if ((1'b1 == ap_condition_2025)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1809)) begin
        if ((1'b1 == ap_condition_2000)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1809)) begin
        if ((1'b1 == ap_condition_1975)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1809)) begin
        if ((1'b1 == ap_condition_1950)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_val == 8'd12) & (icmp_ln565_reg_4893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1483_fu_2045_p2 == 1'd1) & (icmp_ln1478_fu_2039_p2 == 1'd0) & (icmp_ln1473_reg_4971 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= 1'd1;
    end else if ((((patternId_val == 8'd12) & (icmp_ln565_reg_4893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1483_fu_2045_p2 == 1'd0) & (icmp_ln1478_fu_2039_p2 == 1'd0) & (icmp_ln1473_reg_4971 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val == 8'd12) & (icmp_ln565_reg_4893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1478_fu_2039_p2 == 1'd1) & (icmp_ln1473_reg_4971 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= ap_phi_reg_pp0_iter1_hHatch_reg_1388;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1924)) begin
            ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1900)) begin
            ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_484 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2333_state21 == 1'b1))) begin
            hdata_flag_1_fu_484 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_472 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_472 <= add_ln573_fu_2278_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_480 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1))) begin
            rampVal_2_flag_1_fu_480 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_488 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1))) begin
            rampVal_3_flag_1_fu_488 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((patternId_val == 8'd12) & (icmp_ln1449_reg_4963 == 1'd1) & (icmp_ln1072_reg_4920 == 1'd1)) | ((patternId_val == 8'd12) & (icmp_ln1449_reg_4963 == 1'd0) & (1'd1 == and_ln1449_reg_4967)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((patternId_val == 8'd12) & (icmp_ln1449_reg_4963 == 1'd1) & (icmp_ln1072_reg_4920 == 1'd0) & (1'd1 == and_ln1454_fu_1994_p2)) | ((patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_4967) & (icmp_ln1449_reg_4963 == 1'd0) & (1'd1 == and_ln1454_fu_1994_p2)))))) begin
        vHatch <= 1'd1;
    end else if (((patternId_val == 8'd12) & (1'd0 == and_ln1454_fu_1994_p2) & (1'd0 == and_ln1449_reg_4967) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1449_reg_4963 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4544)) begin
            xBar_0 <= 11'd0;
        end else if ((1'b1 == ap_condition_4539)) begin
            xBar_0 <= trunc_ln1252_fu_2168_p1;
        end else if ((1'b1 == ap_condition_4535)) begin
            xBar_0 <= sub_ln1256_fu_2172_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4558)) begin
            xCount_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4553)) begin
            xCount_0 <= add_ln1407_fu_2137_p2;
        end else if ((1'b1 == ap_condition_4549)) begin
            xCount_0 <= sub_ln1411_fu_2126_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4572)) begin
            xCount_3_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4567)) begin
            xCount_3_0 <= add_ln1588_fu_1969_p2;
        end else if ((1'b1 == ap_condition_4563)) begin
            xCount_3_0 <= sub_ln1592_fu_1958_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4600)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4596)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4590)) begin
            xCount_4_0 <= add_ln1480_fu_2069_p2;
        end else if ((1'b1 == ap_condition_4585)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4579)) begin
            xCount_4_0 <= sub_ln1490_fu_2051_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4614)) begin
            xCount_5_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_4609)) begin
            xCount_5_0 <= zext_ln1770_fu_1903_p1;
        end else if ((1'b1 == ap_condition_4605)) begin
            xCount_5_0 <= add_ln1774_fu_1885_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1583_p2 == 1'd0))) begin
            x_fu_476 <= add_ln565_fu_1589_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_476 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4629)) begin
            yCount <= 10'd0;
        end else if ((1'b1 == ap_condition_4625)) begin
            yCount <= add_ln1388_fu_2105_p2;
        end else if ((1'b1 == ap_condition_4621)) begin
            yCount <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4643)) begin
            yCount_1 <= 6'd0;
        end else if ((1'b1 == ap_condition_4639)) begin
            yCount_1 <= add_ln1753_fu_1859_p2;
        end else if ((1'b1 == ap_condition_4635)) begin
            yCount_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((patternId_val == 8'd12) & (icmp_ln1449_reg_4963 == 1'd1) & (icmp_ln1072_reg_4920 == 1'd0) & (1'd1 == and_ln1454_fu_1994_p2)) | ((patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_4967) & (icmp_ln1449_reg_4963 == 1'd0) & (1'd1 == and_ln1454_fu_1994_p2)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((patternId_val == 8'd12) & (icmp_ln1449_fu_1719_p2 == 1'd1) & (icmp_ln1072_fu_1611_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0)) | ((patternId_val == 8'd12) & (icmp_ln1449_fu_1719_p2 == 1'd0) & (1'd1 == and_ln1449_fu_1737_p2) & (icmp_ln565_fu_1583_p2 == 1'd0)))))) begin
        yCount_2 <= 10'd0;
    end else if (((patternId_val == 8'd12) & (1'd0 == and_ln1454_fu_1994_p2) & (1'd0 == and_ln1449_reg_4967) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1449_reg_4963 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        yCount_2 <= add_ln1461_fu_1999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4657)) begin
            yCount_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_4653)) begin
            yCount_3 <= add_ln1570_fu_1937_p2;
        end else if ((1'b1 == ap_condition_4649)) begin
            yCount_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2766_state5 == 1'b1))) begin
            zonePlateVDelta <= ZplateVerContStart_val;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2267_state6 == 1'b1))) begin
            zonePlateVDelta <= add_ln1343_fu_2239_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln549_1_reg_4936 <= add_ln549_1_fu_1623_p2;
        add_ln549_1_reg_4936_pp0_iter1_reg <= add_ln549_1_reg_4936;
        add_ln549_reg_4930 <= add_ln549_fu_1617_p2;
        add_ln549_reg_4930_pp0_iter1_reg <= add_ln549_reg_4930;
        and_ln1337_reg_4983 <= and_ln1337_fu_1809_p2;
        and_ln1337_reg_4983_pp0_iter1_reg <= and_ln1337_reg_4983;
        and_ln1386_reg_5018 <= and_ln1386_fu_2094_p2;
        and_ln1449_reg_4967 <= and_ln1449_fu_1737_p2;
        and_ln1568_reg_4999 <= and_ln1568_fu_1926_p2;
        and_ln1751_reg_4991 <= and_ln1751_fu_1848_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidth_cast_cast_reg_4865[10 : 0] <= barWidth_cast_cast_fu_1527_p1[10 : 0];
        cmp121_i_reg_4950 <= cmp121_i_fu_1653_p2;
        cmp121_i_reg_4950_pp0_iter1_reg <= cmp121_i_reg_4950;
        cmp54_i_reg_4946 <= cmp54_i_fu_1647_p2;
        cmp54_i_reg_4946_pp0_iter1_reg <= cmp54_i_reg_4946;
        conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875[4 : 0] <= conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1539_p1[4 : 0];
        conv2_i_i_i248_cast_cast_cast_reg_4887[4 : 0] <= conv2_i_i_i248_cast_cast_cast_fu_1551_p1[4 : 0];
        conv2_i_i_i_cast_cast_reg_4881 <= conv2_i_i_i_cast_cast_fu_1543_p3;
        icmp_ln1072_reg_4920 <= icmp_ln1072_fu_1611_p2;
        icmp_ln1072_reg_4920_pp0_iter1_reg <= icmp_ln1072_reg_4920;
        icmp_ln1095_reg_4987 <= icmp_ln1095_fu_1827_p2;
        icmp_ln1095_reg_4987_pp0_iter1_reg <= icmp_ln1095_reg_4987;
        icmp_ln1250_reg_5026 <= icmp_ln1250_fu_2163_p2;
        icmp_ln1330_reg_4979 <= icmp_ln1330_fu_1803_p2;
        icmp_ln1330_reg_4979_pp0_iter1_reg <= icmp_ln1330_reg_4979;
        icmp_ln1381_reg_4975 <= icmp_ln1381_fu_1779_p2;
        icmp_ln1381_reg_4975_pp0_iter1_reg <= icmp_ln1381_reg_4975;
        icmp_ln1405_reg_5022 <= icmp_ln1405_fu_2121_p2;
        icmp_ln1449_reg_4963 <= icmp_ln1449_fu_1719_p2;
        icmp_ln1473_reg_4971 <= icmp_ln1473_fu_1755_p2;
        icmp_ln1563_reg_4959 <= icmp_ln1563_fu_1677_p2;
        icmp_ln1563_reg_4959_pp0_iter1_reg <= icmp_ln1563_reg_4959;
        icmp_ln1586_reg_5003 <= icmp_ln1586_fu_1953_p2;
        icmp_ln1629_reg_4954 <= icmp_ln1629_fu_1665_p2;
        icmp_ln1629_reg_4954_pp0_iter1_reg <= icmp_ln1629_reg_4954;
        icmp_ln1746_reg_4942 <= icmp_ln1746_fu_1635_p2;
        icmp_ln1746_reg_4942_pp0_iter1_reg <= icmp_ln1746_reg_4942;
        icmp_ln1768_reg_4995 <= icmp_ln1768_fu_1879_p2;
        icmp_ln565_reg_4893 <= icmp_ln565_fu_1583_p2;
        icmp_ln565_reg_4893_pp0_iter1_reg <= icmp_ln565_reg_4893;
        trunc_ln565_11_reg_4914 <= trunc_ln565_11_fu_1607_p1;
        trunc_ln565_11_reg_4914_pp0_iter1_reg <= trunc_ln565_11_reg_4914;
        trunc_ln565_7_reg_4897 <= trunc_ln565_7_fu_1595_p1;
        trunc_ln565_7_reg_4897_pp0_iter1_reg <= trunc_ln565_7_reg_4897;
        zext_ln1084_cast_reg_4870[7 : 0] <= zext_ln1084_cast_fu_1531_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln549_1_reg_4936_pp0_iter10_reg <= add_ln549_1_reg_4936_pp0_iter9_reg;
        add_ln549_1_reg_4936_pp0_iter11_reg <= add_ln549_1_reg_4936_pp0_iter10_reg;
        add_ln549_1_reg_4936_pp0_iter2_reg <= add_ln549_1_reg_4936_pp0_iter1_reg;
        add_ln549_1_reg_4936_pp0_iter3_reg <= add_ln549_1_reg_4936_pp0_iter2_reg;
        add_ln549_1_reg_4936_pp0_iter4_reg <= add_ln549_1_reg_4936_pp0_iter3_reg;
        add_ln549_1_reg_4936_pp0_iter5_reg <= add_ln549_1_reg_4936_pp0_iter4_reg;
        add_ln549_1_reg_4936_pp0_iter6_reg <= add_ln549_1_reg_4936_pp0_iter5_reg;
        add_ln549_1_reg_4936_pp0_iter7_reg <= add_ln549_1_reg_4936_pp0_iter6_reg;
        add_ln549_1_reg_4936_pp0_iter8_reg <= add_ln549_1_reg_4936_pp0_iter7_reg;
        add_ln549_1_reg_4936_pp0_iter9_reg <= add_ln549_1_reg_4936_pp0_iter8_reg;
        add_ln549_reg_4930_pp0_iter10_reg <= add_ln549_reg_4930_pp0_iter9_reg;
        add_ln549_reg_4930_pp0_iter11_reg <= add_ln549_reg_4930_pp0_iter10_reg;
        add_ln549_reg_4930_pp0_iter2_reg <= add_ln549_reg_4930_pp0_iter1_reg;
        add_ln549_reg_4930_pp0_iter3_reg <= add_ln549_reg_4930_pp0_iter2_reg;
        add_ln549_reg_4930_pp0_iter4_reg <= add_ln549_reg_4930_pp0_iter3_reg;
        add_ln549_reg_4930_pp0_iter5_reg <= add_ln549_reg_4930_pp0_iter4_reg;
        add_ln549_reg_4930_pp0_iter6_reg <= add_ln549_reg_4930_pp0_iter5_reg;
        add_ln549_reg_4930_pp0_iter7_reg <= add_ln549_reg_4930_pp0_iter6_reg;
        add_ln549_reg_4930_pp0_iter8_reg <= add_ln549_reg_4930_pp0_iter7_reg;
        add_ln549_reg_4930_pp0_iter9_reg <= add_ln549_reg_4930_pp0_iter8_reg;
        and_ln1337_reg_4983_pp0_iter2_reg <= and_ln1337_reg_4983_pp0_iter1_reg;
        and_ln1337_reg_4983_pp0_iter3_reg <= and_ln1337_reg_4983_pp0_iter2_reg;
        and_ln1386_reg_5018_pp0_iter10_reg <= and_ln1386_reg_5018_pp0_iter9_reg;
        and_ln1386_reg_5018_pp0_iter11_reg <= and_ln1386_reg_5018_pp0_iter10_reg;
        and_ln1386_reg_5018_pp0_iter12_reg <= and_ln1386_reg_5018_pp0_iter11_reg;
        and_ln1386_reg_5018_pp0_iter13_reg <= and_ln1386_reg_5018_pp0_iter12_reg;
        and_ln1386_reg_5018_pp0_iter14_reg <= and_ln1386_reg_5018_pp0_iter13_reg;
        and_ln1386_reg_5018_pp0_iter15_reg <= and_ln1386_reg_5018_pp0_iter14_reg;
        and_ln1386_reg_5018_pp0_iter2_reg <= and_ln1386_reg_5018;
        and_ln1386_reg_5018_pp0_iter3_reg <= and_ln1386_reg_5018_pp0_iter2_reg;
        and_ln1386_reg_5018_pp0_iter4_reg <= and_ln1386_reg_5018_pp0_iter3_reg;
        and_ln1386_reg_5018_pp0_iter5_reg <= and_ln1386_reg_5018_pp0_iter4_reg;
        and_ln1386_reg_5018_pp0_iter6_reg <= and_ln1386_reg_5018_pp0_iter5_reg;
        and_ln1386_reg_5018_pp0_iter7_reg <= and_ln1386_reg_5018_pp0_iter6_reg;
        and_ln1386_reg_5018_pp0_iter8_reg <= and_ln1386_reg_5018_pp0_iter7_reg;
        and_ln1386_reg_5018_pp0_iter9_reg <= and_ln1386_reg_5018_pp0_iter8_reg;
        and_ln1568_reg_4999_pp0_iter10_reg <= and_ln1568_reg_4999_pp0_iter9_reg;
        and_ln1568_reg_4999_pp0_iter11_reg <= and_ln1568_reg_4999_pp0_iter10_reg;
        and_ln1568_reg_4999_pp0_iter12_reg <= and_ln1568_reg_4999_pp0_iter11_reg;
        and_ln1568_reg_4999_pp0_iter13_reg <= and_ln1568_reg_4999_pp0_iter12_reg;
        and_ln1568_reg_4999_pp0_iter14_reg <= and_ln1568_reg_4999_pp0_iter13_reg;
        and_ln1568_reg_4999_pp0_iter15_reg <= and_ln1568_reg_4999_pp0_iter14_reg;
        and_ln1568_reg_4999_pp0_iter2_reg <= and_ln1568_reg_4999;
        and_ln1568_reg_4999_pp0_iter3_reg <= and_ln1568_reg_4999_pp0_iter2_reg;
        and_ln1568_reg_4999_pp0_iter4_reg <= and_ln1568_reg_4999_pp0_iter3_reg;
        and_ln1568_reg_4999_pp0_iter5_reg <= and_ln1568_reg_4999_pp0_iter4_reg;
        and_ln1568_reg_4999_pp0_iter6_reg <= and_ln1568_reg_4999_pp0_iter5_reg;
        and_ln1568_reg_4999_pp0_iter7_reg <= and_ln1568_reg_4999_pp0_iter6_reg;
        and_ln1568_reg_4999_pp0_iter8_reg <= and_ln1568_reg_4999_pp0_iter7_reg;
        and_ln1568_reg_4999_pp0_iter9_reg <= and_ln1568_reg_4999_pp0_iter8_reg;
        and_ln1751_reg_4991_pp0_iter10_reg <= and_ln1751_reg_4991_pp0_iter9_reg;
        and_ln1751_reg_4991_pp0_iter11_reg <= and_ln1751_reg_4991_pp0_iter10_reg;
        and_ln1751_reg_4991_pp0_iter12_reg <= and_ln1751_reg_4991_pp0_iter11_reg;
        and_ln1751_reg_4991_pp0_iter13_reg <= and_ln1751_reg_4991_pp0_iter12_reg;
        and_ln1751_reg_4991_pp0_iter14_reg <= and_ln1751_reg_4991_pp0_iter13_reg;
        and_ln1751_reg_4991_pp0_iter15_reg <= and_ln1751_reg_4991_pp0_iter14_reg;
        and_ln1751_reg_4991_pp0_iter2_reg <= and_ln1751_reg_4991;
        and_ln1751_reg_4991_pp0_iter3_reg <= and_ln1751_reg_4991_pp0_iter2_reg;
        and_ln1751_reg_4991_pp0_iter4_reg <= and_ln1751_reg_4991_pp0_iter3_reg;
        and_ln1751_reg_4991_pp0_iter5_reg <= and_ln1751_reg_4991_pp0_iter4_reg;
        and_ln1751_reg_4991_pp0_iter6_reg <= and_ln1751_reg_4991_pp0_iter5_reg;
        and_ln1751_reg_4991_pp0_iter7_reg <= and_ln1751_reg_4991_pp0_iter6_reg;
        and_ln1751_reg_4991_pp0_iter8_reg <= and_ln1751_reg_4991_pp0_iter7_reg;
        and_ln1751_reg_4991_pp0_iter9_reg <= and_ln1751_reg_4991_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1789_state21 <= (patternId_val == 8'd10);
        ap_predicate_pred2074_state21 <= (patternId_val_read_reg_4812 == 8'd19);
        ap_predicate_pred2080_state20 <= (patternId_val_read_reg_4812 == 8'd15);
        ap_predicate_pred2080_state21 <= (patternId_val_read_reg_4812 == 8'd15);
        ap_predicate_pred2086_state20 <= (patternId_val_read_reg_4812 == 8'd11);
        ap_predicate_pred2086_state21 <= (patternId_val_read_reg_4812 == 8'd11);
        ap_predicate_pred2117_state20 <= ((cmp2_i236_read_reg_4794 == 1'd1) & (patternId_val_read_reg_4812 == 8'd15));
        ap_predicate_pred2117_state21 <= ((cmp2_i236_read_reg_4794 == 1'd1) & (patternId_val_read_reg_4812 == 8'd15));
        ap_predicate_pred2121_state20 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4812 == 8'd15));
        ap_predicate_pred2121_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4812 == 8'd15));
        ap_predicate_pred2142_state20 <= ((cmp2_i236_read_reg_4794 == 1'd1) & (patternId_val_read_reg_4812 == 8'd11));
        ap_predicate_pred2142_state21 <= ((cmp2_i236_read_reg_4794 == 1'd1) & (patternId_val_read_reg_4812 == 8'd11));
        ap_predicate_pred2146_state20 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4812 == 8'd11));
        ap_predicate_pred2146_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4812 == 8'd11));
        ap_predicate_pred2155_state20 <= (patternId_val_read_reg_4812 == 8'd9);
        ap_predicate_pred2155_state21 <= (patternId_val_read_reg_4812 == 8'd9);
        ap_predicate_pred2156_state20 <= ((cmp2_i236_read_reg_4794 == 1'd1) & (patternId_val_read_reg_4812 == 8'd9));
        ap_predicate_pred2156_state21 <= ((cmp2_i236_read_reg_4794 == 1'd1) & (patternId_val_read_reg_4812 == 8'd9));
        ap_predicate_pred2160_state20 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4812 == 8'd9));
        ap_predicate_pred2160_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4812 == 8'd9));
        ap_predicate_pred2168_state21 <= (~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd8));
        ap_predicate_pred2173_state21 <= (~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd7));
        ap_predicate_pred2178_state21 <= (~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd6));
        ap_predicate_pred2183_state21 <= (~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd5));
        ap_predicate_pred2188_state21 <= (~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd4));
        ap_predicate_pred2195_state21 <= (patternId_val_read_reg_4812 == 8'd1);
        ap_predicate_pred2211_state21 <= (patternId_val_read_reg_4812 == 8'd2);
        ap_predicate_pred2215_state20 <= ((patternId_val_read_reg_4812 == 8'd2) & (icmp_ln1095_reg_4987_pp0_iter17_reg == 1'd0) & (icmp_ln1072_reg_4920_pp0_iter17_reg == 1'd1));
        ap_predicate_pred2221_state20 <= ((patternId_val_read_reg_4812 == 8'd2) & (icmp_ln1095_reg_4987_pp0_iter17_reg == 1'd1));
        ap_predicate_pred2242_state19 <= ((patternId_val_read_reg_4812 == 8'd9) & (icmp_ln1250_reg_5026_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_4920_pp0_iter16_reg == 1'd0));
        ap_predicate_pred2248_state19 <= ((patternId_val_read_reg_4812 == 8'd9) & (icmp_ln1072_reg_4920_pp0_iter16_reg == 1'd1));
        ap_predicate_pred2267_state6 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_4979_pp0_iter3_reg == 1'd0) & (1'd1 == and_ln1337_reg_4983_pp0_iter3_reg));
        ap_predicate_pred2273_state6 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_4979_pp0_iter3_reg == 1'd1));
        ap_predicate_pred2291_state18 <= ((patternId_val_read_reg_4812 == 8'd11) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2295_state18 <= ((patternId_val_read_reg_4812 == 8'd11) & (1'd0 == and_ln1386_reg_5018_pp0_iter15_reg) & (icmp_ln1381_reg_4975_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2301_state18 <= ((patternId_val_read_reg_4812 == 8'd11) & (icmp_ln1381_reg_4975_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2317_state18 <= ((patternId_val_read_reg_4812 == 8'd11) & (icmp_ln1405_reg_5022_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2333_state20 <= (patternId_val_read_reg_4812 == 8'd14);
        ap_predicate_pred2333_state21 <= (patternId_val_read_reg_4812 == 8'd14);
        ap_predicate_pred2346_state18 <= ((patternId_val_read_reg_4812 == 8'd15) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2350_state18 <= ((patternId_val_read_reg_4812 == 8'd15) & (1'd0 == and_ln1568_reg_4999_pp0_iter15_reg) & (icmp_ln1563_reg_4959_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2356_state18 <= ((patternId_val_read_reg_4812 == 8'd15) & (icmp_ln1563_reg_4959_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2370_state18 <= ((patternId_val_read_reg_4812 == 8'd15) & (icmp_ln1586_reg_5003_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2386_state21 <= (patternId_val_read_reg_4812 == 8'd17);
        ap_predicate_pred2405_state18 <= ((patternId_val_read_reg_4812 == 8'd19) & (1'd0 == and_ln1751_reg_4991_pp0_iter15_reg) & (icmp_ln1746_reg_4942_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2411_state18 <= ((patternId_val_read_reg_4812 == 8'd19) & (icmp_ln1746_reg_4942_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2425_state18 <= ((patternId_val_read_reg_4812 == 8'd19) & (icmp_ln1768_reg_4995_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2430_state18 <= ((patternId_val_read_reg_4812 == 8'd19) & (icmp_ln1072_reg_4920_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2455_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4812 == 8'd19) & (cmp121_i_reg_4950_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2461_state21 <= ((cmp2_i236 == 1'd0) & (patternId_val_read_reg_4812 == 8'd19) & (cmp121_i_reg_4950_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2468_state21 <= ((cmp2_i236_read_reg_4794 == 1'd1) & (patternId_val_read_reg_4812 == 8'd19) & (cmp54_i_reg_4946_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2475_state21 <= ((cmp2_i236_read_reg_4794 == 1'd1) & (patternId_val_read_reg_4812 == 8'd19) & (cmp54_i_reg_4946_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2482_state21 <= (patternId_val_read_reg_4812 == 8'd18);
        ap_predicate_pred2490_state21 <= (patternId_val_read_reg_4812 == 8'd16);
        ap_predicate_pred2511_state21 <= ((colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val == 8'd13));
        ap_predicate_pred2521_state21 <= (((colorFormat_val_read_reg_4787 == 8'd1) & (patternId_val == 8'd13)) | (~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val == 8'd13) & (trunc_ln565_7_reg_4897_pp0_iter18_reg == 1'd0)));
        ap_predicate_pred2530_state21 <= (~(colorFormat_val_read_reg_4787 == 8'd1) & ~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val == 8'd13) & (trunc_ln565_7_reg_4897_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2539_state21 <= ((colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_5030_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2545_state21 <= (~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_5030_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2553_state21 <= ((colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_5030_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2559_state21 <= (~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_5030_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2593_state21 <= ((colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd8));
        ap_predicate_pred2606_state21 <= ((colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd7));
        ap_predicate_pred2619_state21 <= ((colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd6));
        ap_predicate_pred2631_state21 <= ((colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd5));
        ap_predicate_pred2643_state21 <= ((colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd4));
        ap_predicate_pred2656_state21 <= (patternId_val_read_reg_4812 == 8'd3);
        ap_predicate_pred2766_state5 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_4979_pp0_iter2_reg == 1'd1));
        ap_predicate_pred2776_state17 <= ((patternId_val_read_reg_4812 == 8'd11) & (icmp_ln1072_reg_4920_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2820_state17 <= ((patternId_val_read_reg_4812 == 8'd11) & (icmp_ln1381_reg_4975_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2881_state17 <= ((patternId_val_read_reg_4812 == 8'd15) & (icmp_ln1072_reg_4920_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2923_state17 <= ((patternId_val_read_reg_4812 == 8'd15) & (icmp_ln1563_reg_4959_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2939_state17 <= ((patternId_val_read_reg_4812 == 8'd19) & (icmp_ln1072_reg_4920_pp0_iter14_reg == 1'd1));
        ap_predicate_pred2981_state17 <= ((patternId_val_read_reg_4812 == 8'd19) & (icmp_ln1746_reg_4942_pp0_iter14_reg == 1'd1));
        ap_predicate_pred567_state19 <= (~(colorFormat_val_read_reg_4787 == 8'd1) & ~(colorFormat_val_read_reg_4787 == 8'd0) & (or_ln1494_reg_5030_pp0_iter16_reg == 1'd0) & (patternId_val == 8'd12) & (icmp_ln565_reg_4893_pp0_iter16_reg == 1'd0));
        ap_predicate_pred572_state19 <= (~(colorFormat_val_read_reg_4787 == 8'd1) & ~(colorFormat_val_read_reg_4787 == 8'd0) & (or_ln1494_reg_5030_pp0_iter16_reg == 1'd1) & (patternId_val == 8'd12) & (icmp_ln565_reg_4893_pp0_iter16_reg == 1'd0));
        ap_predicate_pred581_state19 <= (~(colorFormat_val_read_reg_4787 == 8'd1) & ~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd8) & (icmp_ln565_reg_4893_pp0_iter16_reg == 1'd0));
        ap_predicate_pred590_state19 <= (~(colorFormat_val_read_reg_4787 == 8'd1) & ~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd7) & (icmp_ln565_reg_4893_pp0_iter16_reg == 1'd0));
        ap_predicate_pred599_state19 <= (~(colorFormat_val_read_reg_4787 == 8'd1) & ~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd6) & (icmp_ln565_reg_4893_pp0_iter16_reg == 1'd0));
        ap_predicate_pred608_state19 <= (~(colorFormat_val_read_reg_4787 == 8'd1) & ~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd5) & (icmp_ln565_reg_4893_pp0_iter16_reg == 1'd0));
        ap_predicate_pred617_state19 <= (~(colorFormat_val_read_reg_4787 == 8'd1) & ~(colorFormat_val_read_reg_4787 == 8'd0) & (patternId_val_read_reg_4812 == 8'd4) & (icmp_ln565_reg_4893_pp0_iter16_reg == 1'd0));
        b_2_reg_5235 <= b_2_fu_3016_p3;
        b_2_reg_5235_pp0_iter19_reg <= b_2_reg_5235;
        b_reg_5165 <= b_fu_2602_p3;
        b_reg_5165_pp0_iter16_reg <= b_reg_5165;
        b_reg_5165_pp0_iter17_reg <= b_reg_5165_pp0_iter16_reg;
        b_reg_5165_pp0_iter18_reg <= b_reg_5165_pp0_iter17_reg;
        cmp121_i_reg_4950_pp0_iter10_reg <= cmp121_i_reg_4950_pp0_iter9_reg;
        cmp121_i_reg_4950_pp0_iter11_reg <= cmp121_i_reg_4950_pp0_iter10_reg;
        cmp121_i_reg_4950_pp0_iter12_reg <= cmp121_i_reg_4950_pp0_iter11_reg;
        cmp121_i_reg_4950_pp0_iter13_reg <= cmp121_i_reg_4950_pp0_iter12_reg;
        cmp121_i_reg_4950_pp0_iter14_reg <= cmp121_i_reg_4950_pp0_iter13_reg;
        cmp121_i_reg_4950_pp0_iter15_reg <= cmp121_i_reg_4950_pp0_iter14_reg;
        cmp121_i_reg_4950_pp0_iter16_reg <= cmp121_i_reg_4950_pp0_iter15_reg;
        cmp121_i_reg_4950_pp0_iter17_reg <= cmp121_i_reg_4950_pp0_iter16_reg;
        cmp121_i_reg_4950_pp0_iter18_reg <= cmp121_i_reg_4950_pp0_iter17_reg;
        cmp121_i_reg_4950_pp0_iter2_reg <= cmp121_i_reg_4950_pp0_iter1_reg;
        cmp121_i_reg_4950_pp0_iter3_reg <= cmp121_i_reg_4950_pp0_iter2_reg;
        cmp121_i_reg_4950_pp0_iter4_reg <= cmp121_i_reg_4950_pp0_iter3_reg;
        cmp121_i_reg_4950_pp0_iter5_reg <= cmp121_i_reg_4950_pp0_iter4_reg;
        cmp121_i_reg_4950_pp0_iter6_reg <= cmp121_i_reg_4950_pp0_iter5_reg;
        cmp121_i_reg_4950_pp0_iter7_reg <= cmp121_i_reg_4950_pp0_iter6_reg;
        cmp121_i_reg_4950_pp0_iter8_reg <= cmp121_i_reg_4950_pp0_iter7_reg;
        cmp121_i_reg_4950_pp0_iter9_reg <= cmp121_i_reg_4950_pp0_iter8_reg;
        cmp54_i_reg_4946_pp0_iter10_reg <= cmp54_i_reg_4946_pp0_iter9_reg;
        cmp54_i_reg_4946_pp0_iter11_reg <= cmp54_i_reg_4946_pp0_iter10_reg;
        cmp54_i_reg_4946_pp0_iter12_reg <= cmp54_i_reg_4946_pp0_iter11_reg;
        cmp54_i_reg_4946_pp0_iter13_reg <= cmp54_i_reg_4946_pp0_iter12_reg;
        cmp54_i_reg_4946_pp0_iter14_reg <= cmp54_i_reg_4946_pp0_iter13_reg;
        cmp54_i_reg_4946_pp0_iter15_reg <= cmp54_i_reg_4946_pp0_iter14_reg;
        cmp54_i_reg_4946_pp0_iter16_reg <= cmp54_i_reg_4946_pp0_iter15_reg;
        cmp54_i_reg_4946_pp0_iter17_reg <= cmp54_i_reg_4946_pp0_iter16_reg;
        cmp54_i_reg_4946_pp0_iter18_reg <= cmp54_i_reg_4946_pp0_iter17_reg;
        cmp54_i_reg_4946_pp0_iter2_reg <= cmp54_i_reg_4946_pp0_iter1_reg;
        cmp54_i_reg_4946_pp0_iter3_reg <= cmp54_i_reg_4946_pp0_iter2_reg;
        cmp54_i_reg_4946_pp0_iter4_reg <= cmp54_i_reg_4946_pp0_iter3_reg;
        cmp54_i_reg_4946_pp0_iter5_reg <= cmp54_i_reg_4946_pp0_iter4_reg;
        cmp54_i_reg_4946_pp0_iter6_reg <= cmp54_i_reg_4946_pp0_iter5_reg;
        cmp54_i_reg_4946_pp0_iter7_reg <= cmp54_i_reg_4946_pp0_iter6_reg;
        cmp54_i_reg_4946_pp0_iter8_reg <= cmp54_i_reg_4946_pp0_iter7_reg;
        cmp54_i_reg_4946_pp0_iter9_reg <= cmp54_i_reg_4946_pp0_iter8_reg;
        g_2_reg_5360 <= g_2_fu_3231_p3;
        g_reg_5160 <= g_fu_2577_p3;
        g_reg_5160_pp0_iter16_reg <= g_reg_5160;
        g_reg_5160_pp0_iter17_reg <= g_reg_5160_pp0_iter16_reg;
        g_reg_5160_pp0_iter18_reg <= g_reg_5160_pp0_iter17_reg;
        icmp_ln1072_reg_4920_pp0_iter10_reg <= icmp_ln1072_reg_4920_pp0_iter9_reg;
        icmp_ln1072_reg_4920_pp0_iter11_reg <= icmp_ln1072_reg_4920_pp0_iter10_reg;
        icmp_ln1072_reg_4920_pp0_iter12_reg <= icmp_ln1072_reg_4920_pp0_iter11_reg;
        icmp_ln1072_reg_4920_pp0_iter13_reg <= icmp_ln1072_reg_4920_pp0_iter12_reg;
        icmp_ln1072_reg_4920_pp0_iter14_reg <= icmp_ln1072_reg_4920_pp0_iter13_reg;
        icmp_ln1072_reg_4920_pp0_iter15_reg <= icmp_ln1072_reg_4920_pp0_iter14_reg;
        icmp_ln1072_reg_4920_pp0_iter16_reg <= icmp_ln1072_reg_4920_pp0_iter15_reg;
        icmp_ln1072_reg_4920_pp0_iter17_reg <= icmp_ln1072_reg_4920_pp0_iter16_reg;
        icmp_ln1072_reg_4920_pp0_iter18_reg <= icmp_ln1072_reg_4920_pp0_iter17_reg;
        icmp_ln1072_reg_4920_pp0_iter19_reg <= icmp_ln1072_reg_4920_pp0_iter18_reg;
        icmp_ln1072_reg_4920_pp0_iter2_reg <= icmp_ln1072_reg_4920_pp0_iter1_reg;
        icmp_ln1072_reg_4920_pp0_iter3_reg <= icmp_ln1072_reg_4920_pp0_iter2_reg;
        icmp_ln1072_reg_4920_pp0_iter4_reg <= icmp_ln1072_reg_4920_pp0_iter3_reg;
        icmp_ln1072_reg_4920_pp0_iter5_reg <= icmp_ln1072_reg_4920_pp0_iter4_reg;
        icmp_ln1072_reg_4920_pp0_iter6_reg <= icmp_ln1072_reg_4920_pp0_iter5_reg;
        icmp_ln1072_reg_4920_pp0_iter7_reg <= icmp_ln1072_reg_4920_pp0_iter6_reg;
        icmp_ln1072_reg_4920_pp0_iter8_reg <= icmp_ln1072_reg_4920_pp0_iter7_reg;
        icmp_ln1072_reg_4920_pp0_iter9_reg <= icmp_ln1072_reg_4920_pp0_iter8_reg;
        icmp_ln1095_reg_4987_pp0_iter10_reg <= icmp_ln1095_reg_4987_pp0_iter9_reg;
        icmp_ln1095_reg_4987_pp0_iter11_reg <= icmp_ln1095_reg_4987_pp0_iter10_reg;
        icmp_ln1095_reg_4987_pp0_iter12_reg <= icmp_ln1095_reg_4987_pp0_iter11_reg;
        icmp_ln1095_reg_4987_pp0_iter13_reg <= icmp_ln1095_reg_4987_pp0_iter12_reg;
        icmp_ln1095_reg_4987_pp0_iter14_reg <= icmp_ln1095_reg_4987_pp0_iter13_reg;
        icmp_ln1095_reg_4987_pp0_iter15_reg <= icmp_ln1095_reg_4987_pp0_iter14_reg;
        icmp_ln1095_reg_4987_pp0_iter16_reg <= icmp_ln1095_reg_4987_pp0_iter15_reg;
        icmp_ln1095_reg_4987_pp0_iter17_reg <= icmp_ln1095_reg_4987_pp0_iter16_reg;
        icmp_ln1095_reg_4987_pp0_iter2_reg <= icmp_ln1095_reg_4987_pp0_iter1_reg;
        icmp_ln1095_reg_4987_pp0_iter3_reg <= icmp_ln1095_reg_4987_pp0_iter2_reg;
        icmp_ln1095_reg_4987_pp0_iter4_reg <= icmp_ln1095_reg_4987_pp0_iter3_reg;
        icmp_ln1095_reg_4987_pp0_iter5_reg <= icmp_ln1095_reg_4987_pp0_iter4_reg;
        icmp_ln1095_reg_4987_pp0_iter6_reg <= icmp_ln1095_reg_4987_pp0_iter5_reg;
        icmp_ln1095_reg_4987_pp0_iter7_reg <= icmp_ln1095_reg_4987_pp0_iter6_reg;
        icmp_ln1095_reg_4987_pp0_iter8_reg <= icmp_ln1095_reg_4987_pp0_iter7_reg;
        icmp_ln1095_reg_4987_pp0_iter9_reg <= icmp_ln1095_reg_4987_pp0_iter8_reg;
        icmp_ln1250_reg_5026_pp0_iter10_reg <= icmp_ln1250_reg_5026_pp0_iter9_reg;
        icmp_ln1250_reg_5026_pp0_iter11_reg <= icmp_ln1250_reg_5026_pp0_iter10_reg;
        icmp_ln1250_reg_5026_pp0_iter12_reg <= icmp_ln1250_reg_5026_pp0_iter11_reg;
        icmp_ln1250_reg_5026_pp0_iter13_reg <= icmp_ln1250_reg_5026_pp0_iter12_reg;
        icmp_ln1250_reg_5026_pp0_iter14_reg <= icmp_ln1250_reg_5026_pp0_iter13_reg;
        icmp_ln1250_reg_5026_pp0_iter15_reg <= icmp_ln1250_reg_5026_pp0_iter14_reg;
        icmp_ln1250_reg_5026_pp0_iter16_reg <= icmp_ln1250_reg_5026_pp0_iter15_reg;
        icmp_ln1250_reg_5026_pp0_iter2_reg <= icmp_ln1250_reg_5026;
        icmp_ln1250_reg_5026_pp0_iter3_reg <= icmp_ln1250_reg_5026_pp0_iter2_reg;
        icmp_ln1250_reg_5026_pp0_iter4_reg <= icmp_ln1250_reg_5026_pp0_iter3_reg;
        icmp_ln1250_reg_5026_pp0_iter5_reg <= icmp_ln1250_reg_5026_pp0_iter4_reg;
        icmp_ln1250_reg_5026_pp0_iter6_reg <= icmp_ln1250_reg_5026_pp0_iter5_reg;
        icmp_ln1250_reg_5026_pp0_iter7_reg <= icmp_ln1250_reg_5026_pp0_iter6_reg;
        icmp_ln1250_reg_5026_pp0_iter8_reg <= icmp_ln1250_reg_5026_pp0_iter7_reg;
        icmp_ln1250_reg_5026_pp0_iter9_reg <= icmp_ln1250_reg_5026_pp0_iter8_reg;
        icmp_ln1330_reg_4979_pp0_iter2_reg <= icmp_ln1330_reg_4979_pp0_iter1_reg;
        icmp_ln1330_reg_4979_pp0_iter3_reg <= icmp_ln1330_reg_4979_pp0_iter2_reg;
        icmp_ln1381_reg_4975_pp0_iter10_reg <= icmp_ln1381_reg_4975_pp0_iter9_reg;
        icmp_ln1381_reg_4975_pp0_iter11_reg <= icmp_ln1381_reg_4975_pp0_iter10_reg;
        icmp_ln1381_reg_4975_pp0_iter12_reg <= icmp_ln1381_reg_4975_pp0_iter11_reg;
        icmp_ln1381_reg_4975_pp0_iter13_reg <= icmp_ln1381_reg_4975_pp0_iter12_reg;
        icmp_ln1381_reg_4975_pp0_iter14_reg <= icmp_ln1381_reg_4975_pp0_iter13_reg;
        icmp_ln1381_reg_4975_pp0_iter15_reg <= icmp_ln1381_reg_4975_pp0_iter14_reg;
        icmp_ln1381_reg_4975_pp0_iter2_reg <= icmp_ln1381_reg_4975_pp0_iter1_reg;
        icmp_ln1381_reg_4975_pp0_iter3_reg <= icmp_ln1381_reg_4975_pp0_iter2_reg;
        icmp_ln1381_reg_4975_pp0_iter4_reg <= icmp_ln1381_reg_4975_pp0_iter3_reg;
        icmp_ln1381_reg_4975_pp0_iter5_reg <= icmp_ln1381_reg_4975_pp0_iter4_reg;
        icmp_ln1381_reg_4975_pp0_iter6_reg <= icmp_ln1381_reg_4975_pp0_iter5_reg;
        icmp_ln1381_reg_4975_pp0_iter7_reg <= icmp_ln1381_reg_4975_pp0_iter6_reg;
        icmp_ln1381_reg_4975_pp0_iter8_reg <= icmp_ln1381_reg_4975_pp0_iter7_reg;
        icmp_ln1381_reg_4975_pp0_iter9_reg <= icmp_ln1381_reg_4975_pp0_iter8_reg;
        icmp_ln1405_reg_5022_pp0_iter10_reg <= icmp_ln1405_reg_5022_pp0_iter9_reg;
        icmp_ln1405_reg_5022_pp0_iter11_reg <= icmp_ln1405_reg_5022_pp0_iter10_reg;
        icmp_ln1405_reg_5022_pp0_iter12_reg <= icmp_ln1405_reg_5022_pp0_iter11_reg;
        icmp_ln1405_reg_5022_pp0_iter13_reg <= icmp_ln1405_reg_5022_pp0_iter12_reg;
        icmp_ln1405_reg_5022_pp0_iter14_reg <= icmp_ln1405_reg_5022_pp0_iter13_reg;
        icmp_ln1405_reg_5022_pp0_iter15_reg <= icmp_ln1405_reg_5022_pp0_iter14_reg;
        icmp_ln1405_reg_5022_pp0_iter2_reg <= icmp_ln1405_reg_5022;
        icmp_ln1405_reg_5022_pp0_iter3_reg <= icmp_ln1405_reg_5022_pp0_iter2_reg;
        icmp_ln1405_reg_5022_pp0_iter4_reg <= icmp_ln1405_reg_5022_pp0_iter3_reg;
        icmp_ln1405_reg_5022_pp0_iter5_reg <= icmp_ln1405_reg_5022_pp0_iter4_reg;
        icmp_ln1405_reg_5022_pp0_iter6_reg <= icmp_ln1405_reg_5022_pp0_iter5_reg;
        icmp_ln1405_reg_5022_pp0_iter7_reg <= icmp_ln1405_reg_5022_pp0_iter6_reg;
        icmp_ln1405_reg_5022_pp0_iter8_reg <= icmp_ln1405_reg_5022_pp0_iter7_reg;
        icmp_ln1405_reg_5022_pp0_iter9_reg <= icmp_ln1405_reg_5022_pp0_iter8_reg;
        icmp_ln1563_reg_4959_pp0_iter10_reg <= icmp_ln1563_reg_4959_pp0_iter9_reg;
        icmp_ln1563_reg_4959_pp0_iter11_reg <= icmp_ln1563_reg_4959_pp0_iter10_reg;
        icmp_ln1563_reg_4959_pp0_iter12_reg <= icmp_ln1563_reg_4959_pp0_iter11_reg;
        icmp_ln1563_reg_4959_pp0_iter13_reg <= icmp_ln1563_reg_4959_pp0_iter12_reg;
        icmp_ln1563_reg_4959_pp0_iter14_reg <= icmp_ln1563_reg_4959_pp0_iter13_reg;
        icmp_ln1563_reg_4959_pp0_iter15_reg <= icmp_ln1563_reg_4959_pp0_iter14_reg;
        icmp_ln1563_reg_4959_pp0_iter2_reg <= icmp_ln1563_reg_4959_pp0_iter1_reg;
        icmp_ln1563_reg_4959_pp0_iter3_reg <= icmp_ln1563_reg_4959_pp0_iter2_reg;
        icmp_ln1563_reg_4959_pp0_iter4_reg <= icmp_ln1563_reg_4959_pp0_iter3_reg;
        icmp_ln1563_reg_4959_pp0_iter5_reg <= icmp_ln1563_reg_4959_pp0_iter4_reg;
        icmp_ln1563_reg_4959_pp0_iter6_reg <= icmp_ln1563_reg_4959_pp0_iter5_reg;
        icmp_ln1563_reg_4959_pp0_iter7_reg <= icmp_ln1563_reg_4959_pp0_iter6_reg;
        icmp_ln1563_reg_4959_pp0_iter8_reg <= icmp_ln1563_reg_4959_pp0_iter7_reg;
        icmp_ln1563_reg_4959_pp0_iter9_reg <= icmp_ln1563_reg_4959_pp0_iter8_reg;
        icmp_ln1586_reg_5003_pp0_iter10_reg <= icmp_ln1586_reg_5003_pp0_iter9_reg;
        icmp_ln1586_reg_5003_pp0_iter11_reg <= icmp_ln1586_reg_5003_pp0_iter10_reg;
        icmp_ln1586_reg_5003_pp0_iter12_reg <= icmp_ln1586_reg_5003_pp0_iter11_reg;
        icmp_ln1586_reg_5003_pp0_iter13_reg <= icmp_ln1586_reg_5003_pp0_iter12_reg;
        icmp_ln1586_reg_5003_pp0_iter14_reg <= icmp_ln1586_reg_5003_pp0_iter13_reg;
        icmp_ln1586_reg_5003_pp0_iter15_reg <= icmp_ln1586_reg_5003_pp0_iter14_reg;
        icmp_ln1586_reg_5003_pp0_iter2_reg <= icmp_ln1586_reg_5003;
        icmp_ln1586_reg_5003_pp0_iter3_reg <= icmp_ln1586_reg_5003_pp0_iter2_reg;
        icmp_ln1586_reg_5003_pp0_iter4_reg <= icmp_ln1586_reg_5003_pp0_iter3_reg;
        icmp_ln1586_reg_5003_pp0_iter5_reg <= icmp_ln1586_reg_5003_pp0_iter4_reg;
        icmp_ln1586_reg_5003_pp0_iter6_reg <= icmp_ln1586_reg_5003_pp0_iter5_reg;
        icmp_ln1586_reg_5003_pp0_iter7_reg <= icmp_ln1586_reg_5003_pp0_iter6_reg;
        icmp_ln1586_reg_5003_pp0_iter8_reg <= icmp_ln1586_reg_5003_pp0_iter7_reg;
        icmp_ln1586_reg_5003_pp0_iter9_reg <= icmp_ln1586_reg_5003_pp0_iter8_reg;
        icmp_ln1629_reg_4954_pp0_iter10_reg <= icmp_ln1629_reg_4954_pp0_iter9_reg;
        icmp_ln1629_reg_4954_pp0_iter11_reg <= icmp_ln1629_reg_4954_pp0_iter10_reg;
        icmp_ln1629_reg_4954_pp0_iter12_reg <= icmp_ln1629_reg_4954_pp0_iter11_reg;
        icmp_ln1629_reg_4954_pp0_iter13_reg <= icmp_ln1629_reg_4954_pp0_iter12_reg;
        icmp_ln1629_reg_4954_pp0_iter14_reg <= icmp_ln1629_reg_4954_pp0_iter13_reg;
        icmp_ln1629_reg_4954_pp0_iter15_reg <= icmp_ln1629_reg_4954_pp0_iter14_reg;
        icmp_ln1629_reg_4954_pp0_iter16_reg <= icmp_ln1629_reg_4954_pp0_iter15_reg;
        icmp_ln1629_reg_4954_pp0_iter17_reg <= icmp_ln1629_reg_4954_pp0_iter16_reg;
        icmp_ln1629_reg_4954_pp0_iter18_reg <= icmp_ln1629_reg_4954_pp0_iter17_reg;
        icmp_ln1629_reg_4954_pp0_iter19_reg <= icmp_ln1629_reg_4954_pp0_iter18_reg;
        icmp_ln1629_reg_4954_pp0_iter2_reg <= icmp_ln1629_reg_4954_pp0_iter1_reg;
        icmp_ln1629_reg_4954_pp0_iter3_reg <= icmp_ln1629_reg_4954_pp0_iter2_reg;
        icmp_ln1629_reg_4954_pp0_iter4_reg <= icmp_ln1629_reg_4954_pp0_iter3_reg;
        icmp_ln1629_reg_4954_pp0_iter5_reg <= icmp_ln1629_reg_4954_pp0_iter4_reg;
        icmp_ln1629_reg_4954_pp0_iter6_reg <= icmp_ln1629_reg_4954_pp0_iter5_reg;
        icmp_ln1629_reg_4954_pp0_iter7_reg <= icmp_ln1629_reg_4954_pp0_iter6_reg;
        icmp_ln1629_reg_4954_pp0_iter8_reg <= icmp_ln1629_reg_4954_pp0_iter7_reg;
        icmp_ln1629_reg_4954_pp0_iter9_reg <= icmp_ln1629_reg_4954_pp0_iter8_reg;
        icmp_ln1746_reg_4942_pp0_iter10_reg <= icmp_ln1746_reg_4942_pp0_iter9_reg;
        icmp_ln1746_reg_4942_pp0_iter11_reg <= icmp_ln1746_reg_4942_pp0_iter10_reg;
        icmp_ln1746_reg_4942_pp0_iter12_reg <= icmp_ln1746_reg_4942_pp0_iter11_reg;
        icmp_ln1746_reg_4942_pp0_iter13_reg <= icmp_ln1746_reg_4942_pp0_iter12_reg;
        icmp_ln1746_reg_4942_pp0_iter14_reg <= icmp_ln1746_reg_4942_pp0_iter13_reg;
        icmp_ln1746_reg_4942_pp0_iter15_reg <= icmp_ln1746_reg_4942_pp0_iter14_reg;
        icmp_ln1746_reg_4942_pp0_iter2_reg <= icmp_ln1746_reg_4942_pp0_iter1_reg;
        icmp_ln1746_reg_4942_pp0_iter3_reg <= icmp_ln1746_reg_4942_pp0_iter2_reg;
        icmp_ln1746_reg_4942_pp0_iter4_reg <= icmp_ln1746_reg_4942_pp0_iter3_reg;
        icmp_ln1746_reg_4942_pp0_iter5_reg <= icmp_ln1746_reg_4942_pp0_iter4_reg;
        icmp_ln1746_reg_4942_pp0_iter6_reg <= icmp_ln1746_reg_4942_pp0_iter5_reg;
        icmp_ln1746_reg_4942_pp0_iter7_reg <= icmp_ln1746_reg_4942_pp0_iter6_reg;
        icmp_ln1746_reg_4942_pp0_iter8_reg <= icmp_ln1746_reg_4942_pp0_iter7_reg;
        icmp_ln1746_reg_4942_pp0_iter9_reg <= icmp_ln1746_reg_4942_pp0_iter8_reg;
        icmp_ln1768_reg_4995_pp0_iter10_reg <= icmp_ln1768_reg_4995_pp0_iter9_reg;
        icmp_ln1768_reg_4995_pp0_iter11_reg <= icmp_ln1768_reg_4995_pp0_iter10_reg;
        icmp_ln1768_reg_4995_pp0_iter12_reg <= icmp_ln1768_reg_4995_pp0_iter11_reg;
        icmp_ln1768_reg_4995_pp0_iter13_reg <= icmp_ln1768_reg_4995_pp0_iter12_reg;
        icmp_ln1768_reg_4995_pp0_iter14_reg <= icmp_ln1768_reg_4995_pp0_iter13_reg;
        icmp_ln1768_reg_4995_pp0_iter15_reg <= icmp_ln1768_reg_4995_pp0_iter14_reg;
        icmp_ln1768_reg_4995_pp0_iter2_reg <= icmp_ln1768_reg_4995;
        icmp_ln1768_reg_4995_pp0_iter3_reg <= icmp_ln1768_reg_4995_pp0_iter2_reg;
        icmp_ln1768_reg_4995_pp0_iter4_reg <= icmp_ln1768_reg_4995_pp0_iter3_reg;
        icmp_ln1768_reg_4995_pp0_iter5_reg <= icmp_ln1768_reg_4995_pp0_iter4_reg;
        icmp_ln1768_reg_4995_pp0_iter6_reg <= icmp_ln1768_reg_4995_pp0_iter5_reg;
        icmp_ln1768_reg_4995_pp0_iter7_reg <= icmp_ln1768_reg_4995_pp0_iter6_reg;
        icmp_ln1768_reg_4995_pp0_iter8_reg <= icmp_ln1768_reg_4995_pp0_iter7_reg;
        icmp_ln1768_reg_4995_pp0_iter9_reg <= icmp_ln1768_reg_4995_pp0_iter8_reg;
        icmp_ln565_reg_4893_pp0_iter10_reg <= icmp_ln565_reg_4893_pp0_iter9_reg;
        icmp_ln565_reg_4893_pp0_iter11_reg <= icmp_ln565_reg_4893_pp0_iter10_reg;
        icmp_ln565_reg_4893_pp0_iter12_reg <= icmp_ln565_reg_4893_pp0_iter11_reg;
        icmp_ln565_reg_4893_pp0_iter13_reg <= icmp_ln565_reg_4893_pp0_iter12_reg;
        icmp_ln565_reg_4893_pp0_iter14_reg <= icmp_ln565_reg_4893_pp0_iter13_reg;
        icmp_ln565_reg_4893_pp0_iter15_reg <= icmp_ln565_reg_4893_pp0_iter14_reg;
        icmp_ln565_reg_4893_pp0_iter16_reg <= icmp_ln565_reg_4893_pp0_iter15_reg;
        icmp_ln565_reg_4893_pp0_iter17_reg <= icmp_ln565_reg_4893_pp0_iter16_reg;
        icmp_ln565_reg_4893_pp0_iter18_reg <= icmp_ln565_reg_4893_pp0_iter17_reg;
        icmp_ln565_reg_4893_pp0_iter19_reg <= icmp_ln565_reg_4893_pp0_iter18_reg;
        icmp_ln565_reg_4893_pp0_iter2_reg <= icmp_ln565_reg_4893_pp0_iter1_reg;
        icmp_ln565_reg_4893_pp0_iter3_reg <= icmp_ln565_reg_4893_pp0_iter2_reg;
        icmp_ln565_reg_4893_pp0_iter4_reg <= icmp_ln565_reg_4893_pp0_iter3_reg;
        icmp_ln565_reg_4893_pp0_iter5_reg <= icmp_ln565_reg_4893_pp0_iter4_reg;
        icmp_ln565_reg_4893_pp0_iter6_reg <= icmp_ln565_reg_4893_pp0_iter5_reg;
        icmp_ln565_reg_4893_pp0_iter7_reg <= icmp_ln565_reg_4893_pp0_iter6_reg;
        icmp_ln565_reg_4893_pp0_iter8_reg <= icmp_ln565_reg_4893_pp0_iter7_reg;
        icmp_ln565_reg_4893_pp0_iter9_reg <= icmp_ln565_reg_4893_pp0_iter8_reg;
        lshr_ln3_reg_5044 <= {{lshr_ln3_fu_2301_p1[15:5]}};
        lshr_ln3_reg_5044_pp0_iter10_reg <= lshr_ln3_reg_5044_pp0_iter9_reg;
        lshr_ln3_reg_5044_pp0_iter11_reg <= lshr_ln3_reg_5044_pp0_iter10_reg;
        lshr_ln3_reg_5044_pp0_iter12_reg <= lshr_ln3_reg_5044_pp0_iter11_reg;
        lshr_ln3_reg_5044_pp0_iter13_reg <= lshr_ln3_reg_5044_pp0_iter12_reg;
        lshr_ln3_reg_5044_pp0_iter14_reg <= lshr_ln3_reg_5044_pp0_iter13_reg;
        lshr_ln3_reg_5044_pp0_iter8_reg <= lshr_ln3_reg_5044;
        lshr_ln3_reg_5044_pp0_iter9_reg <= lshr_ln3_reg_5044_pp0_iter8_reg;
        mul_ln1356_reg_5248 <= grp_fu_2887_p2;
        mul_ln1356_reg_5248_pp0_iter19_reg <= mul_ln1356_reg_5248;
        or_ln1494_reg_5030 <= or_ln1494_fu_2193_p2;
        or_ln1494_reg_5030_pp0_iter10_reg <= or_ln1494_reg_5030_pp0_iter9_reg;
        or_ln1494_reg_5030_pp0_iter11_reg <= or_ln1494_reg_5030_pp0_iter10_reg;
        or_ln1494_reg_5030_pp0_iter12_reg <= or_ln1494_reg_5030_pp0_iter11_reg;
        or_ln1494_reg_5030_pp0_iter13_reg <= or_ln1494_reg_5030_pp0_iter12_reg;
        or_ln1494_reg_5030_pp0_iter14_reg <= or_ln1494_reg_5030_pp0_iter13_reg;
        or_ln1494_reg_5030_pp0_iter15_reg <= or_ln1494_reg_5030_pp0_iter14_reg;
        or_ln1494_reg_5030_pp0_iter16_reg <= or_ln1494_reg_5030_pp0_iter15_reg;
        or_ln1494_reg_5030_pp0_iter17_reg <= or_ln1494_reg_5030_pp0_iter16_reg;
        or_ln1494_reg_5030_pp0_iter18_reg <= or_ln1494_reg_5030_pp0_iter17_reg;
        or_ln1494_reg_5030_pp0_iter3_reg <= or_ln1494_reg_5030;
        or_ln1494_reg_5030_pp0_iter4_reg <= or_ln1494_reg_5030_pp0_iter3_reg;
        or_ln1494_reg_5030_pp0_iter5_reg <= or_ln1494_reg_5030_pp0_iter4_reg;
        or_ln1494_reg_5030_pp0_iter6_reg <= or_ln1494_reg_5030_pp0_iter5_reg;
        or_ln1494_reg_5030_pp0_iter7_reg <= or_ln1494_reg_5030_pp0_iter6_reg;
        or_ln1494_reg_5030_pp0_iter8_reg <= or_ln1494_reg_5030_pp0_iter7_reg;
        or_ln1494_reg_5030_pp0_iter9_reg <= or_ln1494_reg_5030_pp0_iter8_reg;
        r_reg_5154 <= r_fu_2552_p3;
        r_reg_5154_pp0_iter16_reg <= r_reg_5154;
        r_reg_5154_pp0_iter17_reg <= r_reg_5154_pp0_iter16_reg;
        r_reg_5154_pp0_iter18_reg <= r_reg_5154_pp0_iter17_reg;
        r_reg_5154_pp0_iter19_reg <= r_reg_5154_pp0_iter18_reg;
        select_ln1532_reg_5349 <= select_ln1532_fu_3153_p3;
        sub_ln1356_1_reg_5406 <= sub_ln1356_1_fu_3272_p2;
        tmp_10_reg_5054 <= {{mul_ln1285_fu_2332_p2[22:14]}};
        tmp_17_reg_5059 <= {{mul_ln1289_fu_2351_p2[22:14]}};
        tmp_3_reg_5144 <= tmp_3_fu_2459_p13;
        tmp_4_reg_5149 <= tmp_4_fu_2507_p13;
        tmp_8_reg_5049 <= {{mul_ln1281_fu_2313_p2[22:14]}};
        tmp_reg_5139 <= tmp_fu_2411_p13;
        tpgSinTableArray_load_reg_5195 <= tpgSinTableArray_q0;
        trunc_ln1356_reg_5254 <= trunc_ln1356_fu_3057_p1;
        trunc_ln565_11_reg_4914_pp0_iter10_reg <= trunc_ln565_11_reg_4914_pp0_iter9_reg;
        trunc_ln565_11_reg_4914_pp0_iter11_reg <= trunc_ln565_11_reg_4914_pp0_iter10_reg;
        trunc_ln565_11_reg_4914_pp0_iter2_reg <= trunc_ln565_11_reg_4914_pp0_iter1_reg;
        trunc_ln565_11_reg_4914_pp0_iter3_reg <= trunc_ln565_11_reg_4914_pp0_iter2_reg;
        trunc_ln565_11_reg_4914_pp0_iter4_reg <= trunc_ln565_11_reg_4914_pp0_iter3_reg;
        trunc_ln565_11_reg_4914_pp0_iter5_reg <= trunc_ln565_11_reg_4914_pp0_iter4_reg;
        trunc_ln565_11_reg_4914_pp0_iter6_reg <= trunc_ln565_11_reg_4914_pp0_iter5_reg;
        trunc_ln565_11_reg_4914_pp0_iter7_reg <= trunc_ln565_11_reg_4914_pp0_iter6_reg;
        trunc_ln565_11_reg_4914_pp0_iter8_reg <= trunc_ln565_11_reg_4914_pp0_iter7_reg;
        trunc_ln565_11_reg_4914_pp0_iter9_reg <= trunc_ln565_11_reg_4914_pp0_iter8_reg;
        trunc_ln565_7_reg_4897_pp0_iter10_reg <= trunc_ln565_7_reg_4897_pp0_iter9_reg;
        trunc_ln565_7_reg_4897_pp0_iter11_reg <= trunc_ln565_7_reg_4897_pp0_iter10_reg;
        trunc_ln565_7_reg_4897_pp0_iter12_reg <= trunc_ln565_7_reg_4897_pp0_iter11_reg;
        trunc_ln565_7_reg_4897_pp0_iter13_reg <= trunc_ln565_7_reg_4897_pp0_iter12_reg;
        trunc_ln565_7_reg_4897_pp0_iter14_reg <= trunc_ln565_7_reg_4897_pp0_iter13_reg;
        trunc_ln565_7_reg_4897_pp0_iter15_reg <= trunc_ln565_7_reg_4897_pp0_iter14_reg;
        trunc_ln565_7_reg_4897_pp0_iter16_reg <= trunc_ln565_7_reg_4897_pp0_iter15_reg;
        trunc_ln565_7_reg_4897_pp0_iter17_reg <= trunc_ln565_7_reg_4897_pp0_iter16_reg;
        trunc_ln565_7_reg_4897_pp0_iter18_reg <= trunc_ln565_7_reg_4897_pp0_iter17_reg;
        trunc_ln565_7_reg_4897_pp0_iter19_reg <= trunc_ln565_7_reg_4897_pp0_iter18_reg;
        trunc_ln565_7_reg_4897_pp0_iter2_reg <= trunc_ln565_7_reg_4897_pp0_iter1_reg;
        trunc_ln565_7_reg_4897_pp0_iter3_reg <= trunc_ln565_7_reg_4897_pp0_iter2_reg;
        trunc_ln565_7_reg_4897_pp0_iter4_reg <= trunc_ln565_7_reg_4897_pp0_iter3_reg;
        trunc_ln565_7_reg_4897_pp0_iter5_reg <= trunc_ln565_7_reg_4897_pp0_iter4_reg;
        trunc_ln565_7_reg_4897_pp0_iter6_reg <= trunc_ln565_7_reg_4897_pp0_iter5_reg;
        trunc_ln565_7_reg_4897_pp0_iter7_reg <= trunc_ln565_7_reg_4897_pp0_iter6_reg;
        trunc_ln565_7_reg_4897_pp0_iter8_reg <= trunc_ln565_7_reg_4897_pp0_iter7_reg;
        trunc_ln565_7_reg_4897_pp0_iter9_reg <= trunc_ln565_7_reg_4897_pp0_iter8_reg;
        zext_ln1302_1_reg_5178[7 : 0] <= zext_ln1302_1_fu_2614_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476;
        ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465;
        ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454;
        ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443;
        ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432;
        ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421;
        ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2490_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie <= lfsr_b_1_fu_3741_p3;
        gSerie <= lfsr_g_1_fu_3705_p3;
        rSerie <= lfsr_r_1_fu_3669_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1583_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_476;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0 = 1'b1;
    end else begin
        blkYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1695_ce = 1'b1;
    end else begin
        grp_fu_1695_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1701_ce = 1'b1;
    end else begin
        grp_fu_1701_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1707_ce = 1'b1;
    end else begin
        grp_fu_1707_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2887_ce = 1'b1;
    end else begin
        grp_fu_2887_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4617_ce = 1'b1;
    end else begin
        grp_fu_4617_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4626_ce = 1'b1;
    end else begin
        grp_fu_4626_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4634_ce = 1'b1;
    end else begin
        grp_fu_4634_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4643_ce = 1'b1;
    end else begin
        grp_fu_4643_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4651_ce = 1'b1;
    end else begin
        grp_fu_4651_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4661_ce = 1'b1;
    end else begin
        grp_fu_4661_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4671_ce = 1'b1;
    end else begin
        grp_fu_4671_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4679_ce = 1'b1;
    end else begin
        grp_fu_4679_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4687_ce = 1'b1;
    end else begin
        grp_fu_4687_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp114))) begin
        grp_reg_ap_uint_10_s_fu_1713_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_1713_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp269))) begin
        grp_reg_int_s_fu_2208_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2208_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2776_state17 == 1'b1))) begin
            hBarSel_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2317_state18 == 1'b1))) begin
            hBarSel_0 = add_ln1412_fu_2856_p2;
        end else begin
            hBarSel_0 = 'bx;
        end
    end else begin
        hBarSel_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2317_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2776_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_ap_vld = 1'b1;
    end else begin
        hBarSel_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2291_state18 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2317_state18 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = zext_ln1412_fu_2862_p1;
        end else begin
            hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
        end
    end else begin
        hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2291_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2317_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2881_state17 == 1'b1))) begin
            hBarSel_3_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2370_state18 == 1'b1))) begin
            hBarSel_3_0 = add_ln1593_fu_2786_p2;
        end else begin
            hBarSel_3_0 = 'bx;
        end
    end else begin
        hBarSel_3_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2370_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2881_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2346_state18 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2370_state18 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = zext_ln1593_fu_2792_p1;
        end else begin
            hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
        end
    end else begin
        hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2346_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2370_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2248_state19 == 1'b1)) begin
            hBarSel_4_0 = empty_92_fu_3065_p1;
        end else if ((ap_predicate_pred2242_state19 == 1'b1)) begin
            hBarSel_4_0 = zext_ln1257_fu_3075_p1;
        end else begin
            hBarSel_4_0 = 'bx;
        end
    end else begin
        hBarSel_4_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2248_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2242_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2248_state19 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = empty_92_fu_3065_p1;
        end else if ((ap_predicate_pred2242_state19 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = zext_ln1257_fu_3075_p1;
        end else begin
            hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
        end
    end else begin
        hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2248_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2242_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2939_state17 == 1'b1))) begin
            hBarSel_5_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2425_state18 == 1'b1))) begin
            hBarSel_5_0 = add_ln1775_fu_2730_p2;
        end else begin
            hBarSel_5_0 = 'bx;
        end
    end else begin
        hBarSel_5_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2425_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2939_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2430_state18 == 1'b1)) begin
            hBarSel_5_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2425_state18 == 1'b1)) begin
            hBarSel_5_0_loc_1_out_o = zext_ln1775_fu_2736_p1;
        end else begin
            hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
        end
    end else begin
        hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2430_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2425_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4893_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2333_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln693_fu_3166_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2333_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2333_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln1072_fu_4524_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2211_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = empty_91_fu_4495_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2656_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = rampStart_1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2188_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = conv2_i_i10_i241;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2183_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = conv2_i_i10_i246;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2178_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2619_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2173_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2168_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2593_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2155_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = phi_ln1260_fu_4233_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1789_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = add_ln1359_fu_4198_p2;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2086_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = phi_ln1418_fu_4104_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2559_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2545_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2539_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = 8'd0;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2521_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2511_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0213_out_o = r_2_fu_3978_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2333_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln1532_reg_5349;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2080_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = phi_ln1599_fu_3855_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2490_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = trunc_ln_fu_3759_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = tmp_28_fu_3535_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2482_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = select_ln718_fu_3479_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = sext_ln1784_fu_3449_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = pix_9_cast_fu_3419_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = DPtpgBarSelYuv_601_y_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2455_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0213_out_o = DPtpgBarSelYuv_709_y_q0;
    end else begin
        p_0_0_0_0_0213_out_o = p_0_0_0_0_0213_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2155_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2086_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2080_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2656_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2188_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2183_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2178_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2619_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2173_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2168_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2593_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1789_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2559_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2545_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2539_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2521_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2511_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2333_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2490_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2482_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2455_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2211_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_0_0_0_0213_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0213_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1079_fu_4530_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2211_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1107_fu_4499_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2656_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1122_fu_4468_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2188_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = redYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2183_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = grnYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2178_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = bluYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2619_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2173_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = blkYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2168_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = whiYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2593_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2155_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln565_fu_4268_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1789_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1361_fu_4204_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2086_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln565_1_fu_4139_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2559_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = whiYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2545_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = blkYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2539_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = b_2_reg_5235_pp0_iter19_reg;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2521_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2511_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_1_0_0_0215_out_o = g_2_reg_5360;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2333_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1540_fu_3926_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2080_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln565_2_fu_3890_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2490_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1862_fu_3807_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln1660_fu_3580_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2482_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = select_ln718_fu_3479_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = sext_ln1785_fu_3453_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = pix_10_cast_fu_3423_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = pix_13_fu_3393_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2455_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0215_out_o = pix_16_fu_3367_p3;
    end else begin
        p_0_1_0_0_0215_out_o = p_0_1_0_0_0215_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2155_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2086_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2080_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2656_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2188_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2183_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2178_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2619_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2173_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2168_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2593_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1789_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2559_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2545_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2539_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2521_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2511_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2333_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2490_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2482_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2455_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2211_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_1_0_0_0215_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0215_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1079_fu_4530_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2211_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1107_fu_4499_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2656_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1122_fu_4468_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2188_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = conv2_i_i_i_cast_cast_reg_4881;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2183_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = conv2_i_i_i248_cast_cast_cast_reg_4887;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2178_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2619_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = conv2_i_i_i266;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2156_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tpgBarSelRgb_b_load_cast_fu_4294_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1789_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1361_fu_4204_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2142_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tpgBarSelRgb_b_load_1_cast_fu_4165_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2168_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2593_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2559_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = pix_5;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2173_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2545_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2539_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = pix;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2521_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2511_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = b_2_reg_5235_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2333_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln1540_fu_3926_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2117_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tpgBarSelRgb_b_load_2_cast_fu_3916_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2160_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2146_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2121_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0217_out_o = tpgBarSelYuv_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2490_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tmp_6_fu_3781_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = tmp_26_fu_3568_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2482_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = select_ln718_fu_3479_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = sext_ln1786_fu_3457_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = pix_11_cast_fu_3427_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = DPtpgBarSelYuv_601_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2455_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0217_out_o = DPtpgBarSelYuv_709_v_q0;
    end else begin
        p_0_2_0_0_0217_out_o = p_0_2_0_0_0217_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2656_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2188_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2183_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2178_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2619_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2173_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2168_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2593_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2156_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2160_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1789_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2142_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2146_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2559_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2545_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2539_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2521_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2511_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2333_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2117_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2121_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2490_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2482_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2475_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2468_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2461_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2455_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2211_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_2_0_0_0217_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0217_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2221_state20 == 1'b1)) begin
            rampVal = rampStart_1;
        end else if ((ap_predicate_pred2215_state20 == 1'b1)) begin
            rampVal = add_ln1101_fu_3317_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4893_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1664_fu_3588_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2386_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4893_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln589_fu_4543_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2195_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2221_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2215_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2221_state20 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1084_cast_reg_4870;
        end else if ((ap_predicate_pred2215_state20 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1101_fu_3323_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2221_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2215_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2156_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1260_fu_3282_p1;
        end else if ((ap_predicate_pred2142_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1419_1_fu_3247_p1;
        end else if ((ap_predicate_pred2117_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1600_1_fu_3139_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2156_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2142_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2117_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2156_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1260_fu_3282_p1;
        end else if ((ap_predicate_pred2142_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1419_1_fu_3247_p1;
        end else if ((ap_predicate_pred2117_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1600_1_fu_3139_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2156_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2142_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2117_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2156_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1260_fu_3282_p1;
        end else if ((ap_predicate_pred2142_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1419_1_fu_3247_p1;
        end else if ((ap_predicate_pred2117_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1600_1_fu_3139_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2156_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2142_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2117_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2155_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1260_fu_3282_p1;
        end else if ((ap_predicate_pred2086_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1419_1_fu_3247_p1;
        end else if ((ap_predicate_pred2080_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1600_1_fu_3139_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2155_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2086_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2080_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2155_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1260_fu_3282_p1;
        end else if ((ap_predicate_pred2086_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1419_1_fu_3247_p1;
        end else if ((ap_predicate_pred2080_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1600_1_fu_3139_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2155_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2086_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2080_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2160_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1260_fu_3282_p1;
        end else if ((ap_predicate_pred2146_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1419_1_fu_3247_p1;
        end else if ((ap_predicate_pred2121_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1600_1_fu_3139_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2160_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2146_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2121_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2820_state17 == 1'b1))) begin
            vBarSel = 3'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2295_state18 == 1'b1))) begin
            vBarSel = add_ln1393_fu_2828_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2981_state17 == 1'b1))) begin
            vBarSel_1 = 1'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2405_state18 == 1'b1))) begin
            vBarSel_1 = xor_ln1758_fu_2702_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2405_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2981_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2923_state17 == 1'b1))) begin
            vBarSel_2 = 8'd0;
        end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2350_state18 == 1'b1))) begin
            vBarSel_2 = add_ln1575_fu_2762_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2350_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2923_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2356_state18 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2350_state18 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = add_ln1575_fu_2762_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2356_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2350_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2411_state18 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2405_state18 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = zext_ln1758_fu_2708_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2411_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2405_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2295_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_pred2820_state17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2301_state18 == 1'b1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2295_state18 == 1'b1)) begin
            vBarSel_loc_1_out_o = zext_ln1393_fu_2834_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2301_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2295_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0 = 1'b1;
    end else begin
        whiYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2273_state6 == 1'b1)) begin
            zonePlateVAddr = shl_ln2_fu_2256_p3;
        end else if ((ap_predicate_pred2267_state6 == 1'b1)) begin
            zonePlateVAddr = add_ln1341_fu_2227_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2273_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2267_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2273_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln2_fu_2256_p3;
        end else if ((ap_predicate_pred2267_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = add_ln1341_fu_2227_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2273_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2267_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1784_fu_2931_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1784_1_fu_3119_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1784_1_fu_3119_p1;

assign add_ln1084_fu_4537_p2 = (select_ln1072_fu_4524_p3 + 8'd1);

assign add_ln1101_fu_3317_p2 = (trunc_ln565_9_fu_3115_p1 + 8'd1);

assign add_ln1250_fu_2157_p2 = (zext_ln1250_fu_2153_p1 + 12'd1);

assign add_ln1257_fu_3069_p2 = (trunc_ln565_8_fu_2897_p1 + 3'd1);

assign add_ln1281_fu_2535_p2 = (tmp_reg_5139 + 9'd128);

assign add_ln1285_fu_2560_p2 = (tmp_3_reg_5144 + 9'd128);

assign add_ln1289_fu_2585_p2 = (tmp_4_reg_5149 + 9'd128);

assign add_ln1303_2_fu_3199_p2 = (zext_ln1303_1_fu_3196_p1 + zext_ln1303_fu_3192_p1);

assign add_ln1304_2_fu_2984_p2 = ($signed(sext_ln1304_1_fu_2977_p1) + $signed(zext_ln1304_1_fu_2974_p1));

assign add_ln1304_3_fu_2980_p1 = grp_fu_4651_p3;

assign add_ln1304_3_fu_2980_p2 = ($signed(grp_fu_4661_p3) + $signed(add_ln1304_3_fu_2980_p1));

assign add_ln1341_fu_2227_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1343_fu_2239_p2 = (zonePlateVDelta + ZplateVerContDelta_val);

assign add_ln1359_fu_4198_p2 = ($signed(select_ln1356_fu_4191_p3) + $signed(8'd144));

assign add_ln1388_fu_2105_p2 = (yCount + 10'd1);

assign add_ln1393_fu_2828_p2 = (trunc_ln565_6_fu_2698_p1 + 3'd1);

assign add_ln1407_fu_2137_p2 = (xCount_0 + 10'd1);

assign add_ln1412_fu_2856_p2 = (trunc_ln565_4_fu_2690_p1 + 3'd1);

assign add_ln1449_fu_1725_p2 = ($signed(height_val_cast23_cast_fu_1519_p1) + $signed(17'd131071));

assign add_ln1461_fu_1999_p2 = (yCount_2 + 10'd1);

assign add_ln1480_fu_2069_p2 = (xCount_4_0 + 10'd1);

assign add_ln1533_fu_3149_p2 = (rampStart_1 + empty);

assign add_ln1545_fu_3160_p2 = (select_ln1532_fu_3153_p3 + 8'd1);

assign add_ln1570_fu_1937_p2 = (yCount_3 + 10'd1);

assign add_ln1575_fu_2762_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1588_fu_1969_p2 = (xCount_3_0 + 10'd1);

assign add_ln1593_fu_2786_p2 = (trunc_ln565_3_fu_2686_p1 + 3'd1);

assign add_ln1664_fu_3588_p2 = (select_ln1629_fu_3508_p3 + 16'd1);

assign add_ln1753_fu_1859_p2 = (yCount_1 + 6'd1);

assign add_ln1770_fu_1897_p2 = (trunc_ln1768_fu_1875_p1 + 6'd1);

assign add_ln1774_fu_1885_p2 = ($signed(xCount_5_0) + $signed(10'd961));

assign add_ln1775_fu_2730_p2 = (trunc_ln565_2_fu_2682_p1 + 3'd1);

assign add_ln549_1_fu_1623_p2 = (trunc_ln565_11_fu_1607_p1 + 11'd682);

assign add_ln549_fu_1617_p2 = ($signed(trunc_ln565_11_fu_1607_p1) + $signed(11'd1364));

assign add_ln565_fu_1589_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign add_ln573_fu_2278_p2 = (phi_mul_fu_472 + ZplateHorContStart_val);

assign and_ln1337_fu_1809_p2 = (icmp_ln1072_fu_1611_p2 & cmp12_i);

assign and_ln1386_fu_2094_p2 = (icmp_ln1386_fu_2089_p2 & icmp_ln1072_reg_4920);

assign and_ln1449_fu_1737_p2 = (icmp_ln1449_1_fu_1731_p2 & icmp_ln1072_fu_1611_p2);

assign and_ln1454_fu_1994_p2 = (icmp_ln1454_fu_1989_p2 & icmp_ln1072_reg_4920);

assign and_ln1568_fu_1926_p2 = (icmp_ln1568_fu_1921_p2 & icmp_ln1072_reg_4920);

assign and_ln1661_fu_3576_p2 = (trunc_ln565_7_reg_4897_pp0_iter19_reg & icmp);

assign and_ln1751_fu_1848_p2 = (icmp_ln1751_fu_1842_p2 & icmp_ln1072_reg_4920);

assign and_ln1801_fu_3362_p2 = (trunc_ln565_7_reg_4897_pp0_iter19_reg & cmp136_i_fu_3357_p2);

assign and_ln1862_fu_3767_p2 = (trunc_ln565_7_reg_4897_pp0_iter19_reg & icmp);

assign and_ln565_1_fu_4127_p2 = (xor_ln565_1_fu_4122_p2 & grp_fu_1499_p2);

assign and_ln565_2_fu_3878_p2 = (xor_ln565_2_fu_3873_p2 & grp_fu_1499_p2);

assign and_ln565_fu_4256_p2 = (xor_ln565_fu_4251_p2 & grp_fu_1499_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp114 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21_ignore_call0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp269 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21_ignore_call5));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21));
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_1809 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1900 = ((colorFormat_val_read_reg_4787 == 8'd1) & (patternId_val == 8'd12) & (or_ln1494_fu_2193_p2 == 1'd0) & (icmp_ln565_reg_4893_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1924 = ((colorFormat_val_read_reg_4787 == 8'd1) & (patternId_val == 8'd12) & (or_ln1494_fu_2193_p2 == 1'd1) & (icmp_ln565_reg_4893_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1950 = ((patternId_val_read_read_fu_612_p2 == 8'd8) & (colorFormat_val_read_read_fu_588_p2 == 8'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1975 = ((patternId_val_read_read_fu_612_p2 == 8'd7) & (colorFormat_val_read_read_fu_588_p2 == 8'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2000 = ((patternId_val_read_read_fu_612_p2 == 8'd6) & (colorFormat_val_read_read_fu_588_p2 == 8'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2025 = ((patternId_val_read_read_fu_612_p2 == 8'd5) & (colorFormat_val_read_read_fu_588_p2 == 8'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2050 = ((patternId_val_read_read_fu_612_p2 == 8'd4) & (colorFormat_val_read_read_fu_588_p2 == 8'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4535 = ((patternId_val_read_reg_4812 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1250_fu_2163_p2 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4539 = ((patternId_val_read_reg_4812 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1250_fu_2163_p2 == 1'd1) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4544 = ((patternId_val_read_read_fu_612_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1072_fu_1611_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4549 = ((patternId_val_read_reg_4812 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1405_fu_2121_p2 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4553 = ((patternId_val_read_reg_4812 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1405_fu_2121_p2 == 1'd1) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4558 = ((patternId_val_read_read_fu_612_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1072_fu_1611_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4563 = ((patternId_val_read_reg_4812 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1586_fu_1953_p2 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4567 = ((patternId_val_read_reg_4812 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1586_fu_1953_p2 == 1'd1) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4572 = ((patternId_val_read_read_fu_612_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1072_fu_1611_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4579 = ((patternId_val == 8'd12) & (icmp_ln565_reg_4893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1483_fu_2045_p2 == 1'd0) & (icmp_ln1478_fu_2039_p2 == 1'd0) & (icmp_ln1473_reg_4971 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4585 = ((patternId_val == 8'd12) & (icmp_ln565_reg_4893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1483_fu_2045_p2 == 1'd1) & (icmp_ln1478_fu_2039_p2 == 1'd0) & (icmp_ln1473_reg_4971 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4590 = ((patternId_val == 8'd12) & (icmp_ln565_reg_4893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1478_fu_2039_p2 == 1'd1) & (icmp_ln1473_reg_4971 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4596 = ((patternId_val == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1473_fu_1755_p2 == 1'd1) & (icmp_ln1072_fu_1611_p2 == 1'd0) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4600 = ((patternId_val == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1072_fu_1611_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4605 = ((patternId_val_read_reg_4812 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1768_fu_1879_p2 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4609 = ((patternId_val_read_reg_4812 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1768_fu_1879_p2 == 1'd1) & (icmp_ln1072_reg_4920 == 1'd0));
end

always @ (*) begin
    ap_condition_4614 = ((patternId_val_read_read_fu_612_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1072_fu_1611_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4621 = ((patternId_val_read_reg_4812 == 8'd11) & (1'd0 == and_ln1386_fu_2094_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1381_reg_4975 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd1));
end

always @ (*) begin
    ap_condition_4625 = ((patternId_val_read_reg_4812 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1381_reg_4975 == 1'd0) & (1'd1 == and_ln1386_fu_2094_p2));
end

always @ (*) begin
    ap_condition_4629 = ((patternId_val_read_read_fu_612_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1381_fu_1779_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4635 = ((patternId_val_read_reg_4812 == 8'd19) & (1'd0 == and_ln1751_fu_1848_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1746_reg_4942 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd1));
end

always @ (*) begin
    ap_condition_4639 = ((patternId_val_read_reg_4812 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1746_reg_4942 == 1'd0) & (1'd1 == and_ln1751_fu_1848_p2));
end

always @ (*) begin
    ap_condition_4643 = ((patternId_val_read_read_fu_612_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1746_fu_1635_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4649 = ((patternId_val_read_reg_4812 == 8'd15) & (1'd0 == and_ln1568_fu_1926_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1563_reg_4959 == 1'd0) & (icmp_ln1072_reg_4920 == 1'd1));
end

always @ (*) begin
    ap_condition_4653 = ((patternId_val_read_reg_4812 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1563_reg_4959 == 1'd0) & (1'd1 == and_ln1568_fu_1926_p2));
end

always @ (*) begin
    ap_condition_4657 = ((patternId_val_read_read_fu_612_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1563_fu_1677_p2 == 1'd1) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1388 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410 = 'bx;

always @ (*) begin
    ap_predicate_op114_call_state1 = ((patternId_val == 8'd12) & (icmp_ln565_fu_1583_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op269_call_state4 = ((patternId_val == 8'd10) & (icmp_ln565_reg_4893_pp0_iter2_reg == 1'd0));
end

assign b_1_fu_3008_p3 = ((tmp_21_fu_2990_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln8_fu_2998_p4);

assign b_2_fu_3016_p3 = ((cmp2_i236[0:0] == 1'b1) ? b_reg_5165_pp0_iter17_reg : b_1_fu_3008_p3);

assign b_fu_2602_p3 = ((tmp_18_fu_2590_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1289_1_fu_2598_p1);

assign barWidth_cast_cast_fu_1527_p1 = barWidth_cast;

assign bckgndYUV_din = {{{p_0_2_0_0_0217_out_i}, {p_0_1_0_0_0215_out_i}}, {p_0_0_0_0_0213_out_i}};

assign blkYuv_1_address0 = zext_ln1519_fu_3237_p1;

assign blkYuv_address0 = zext_ln1207_fu_3297_p1;

assign bluYuv_address0 = zext_ln1186_fu_3302_p1;

assign cmp121_i_fu_1653_p2 = ((dpYUVCoef_val == 8'd0) ? 1'b1 : 1'b0);

assign cmp136_i_fu_3357_p2 = ((colorFormat_val != 8'd1) ? 1'b1 : 1'b0);

assign cmp2_i236_read_reg_4794 = cmp2_i236;

assign cmp54_i_fu_1647_p2 = ((dpDynamicRange_val == 8'd0) ? 1'b1 : 1'b0);

assign colorFormat_val_read_read_fu_588_p2 = colorFormat_val;

assign colorFormat_val_read_reg_4787 = colorFormat_val;

assign conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1539_p1 = $unsigned(conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1535_p1);

assign conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1535_p1 = $signed(conv2_i_i10_i264_cast_cast_cast_cast);

assign conv2_i_i_i248_cast_cast_cast_fu_1551_p1 = conv2_i_i_i248_cast_cast;

assign conv2_i_i_i_cast_cast_fu_1543_p3 = ((conv2_i_i_i_cast[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign empty_91_fu_4495_p1 = rampVal_loc_1_out_i[7:0];

assign empty_92_fu_3065_p1 = s[7:0];

assign g_1_fu_3223_p3 = ((tmp_20_fu_3205_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln7_fu_3213_p4);

assign g_2_fu_3231_p3 = ((cmp2_i236[0:0] == 1'b1) ? g_reg_5160_pp0_iter18_reg : g_1_fu_3223_p3);

assign g_fu_2577_p3 = ((tmp_13_fu_2565_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1285_1_fu_2573_p1);

assign grnYuv_address0 = zext_ln1165_fu_3307_p1;

assign grp_fu_1487_p3 = ((trunc_ln565_7_reg_4897_pp0_iter17_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1494_p2 = ((colorFormat_val == 8'd1) ? 1'b1 : 1'b0);

assign grp_fu_1499_p2 = ((colorFormat_val != 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_1695_p1 = 11'd5;

assign grp_fu_1701_p0 = (trunc_ln565_11_fu_1607_p1 + 11'd682);

assign grp_fu_1701_p1 = 11'd5;

assign grp_fu_1707_p0 = ($signed(trunc_ln565_11_fu_1607_p1) + $signed(11'd1364));

assign grp_fu_1707_p1 = 11'd5;

assign grp_fu_2887_p1 = 28'd221;

assign grp_fu_4617_p0 = zext_ln565_1_fu_1599_p1;

assign grp_fu_4617_p1 = 17'd131071;

assign grp_fu_4617_p2 = zext_ln565_1_fu_1599_p1;

assign grp_fu_4626_p2 = (phi_mul_fu_472 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4634_p0 = zext_ln1302_fu_2610_p1;

assign grp_fu_4634_p1 = 15'd77;

assign grp_fu_4634_p2 = 15'd4224;

assign grp_fu_4643_p0 = zext_ln1302_fu_2610_p1;

assign grp_fu_4643_p1 = 15'd32725;

assign grp_fu_4651_p0 = grp_fu_4651_p00;

assign grp_fu_4651_p00 = g_fu_2577_p3;

assign grp_fu_4651_p1 = 16'd65429;

assign grp_fu_4661_p0 = grp_fu_4661_p00;

assign grp_fu_4661_p00 = b_fu_2602_p3;

assign grp_fu_4661_p1 = 14'd16363;

assign grp_fu_4661_p2 = grp_fu_4661_p20;

assign grp_fu_4661_p20 = shl_ln1_fu_2817_p3;

assign grp_fu_4671_p0 = zext_ln1302_1_reg_5178;

assign grp_fu_4671_p1 = 16'd150;

assign grp_fu_4671_p2 = grp_fu_4671_p20;

assign grp_fu_4671_p20 = grp_fu_4634_p3;

assign grp_fu_4679_p0 = zext_ln1302_1_reg_5178;

assign grp_fu_4679_p1 = 16'd65451;

assign grp_fu_4687_p0 = grp_fu_4687_p00;

assign grp_fu_4687_p00 = b_reg_5165_pp0_iter16_reg;

assign grp_fu_4687_p1 = 13'd29;

assign grp_fu_4687_p2 = grp_fu_4687_p20;

assign grp_fu_4687_p20 = grp_fu_4671_p3;

assign grp_reg_int_s_fu_2208_d = {{grp_fu_4617_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_484;

assign hdata_new_1_out = add_ln1545_fu_3160_p2;

assign height_val_cast23_cast_fu_1519_p1 = height_val_cast23;

assign icmp_ln1072_fu_1611_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1095_fu_1827_p2 = ((or_ln1095_fu_1821_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1250_fu_2163_p2 = ((add_ln1250_fu_2157_p2 < barWidth_cast_cast_reg_4865) ? 1'b1 : 1'b0);

assign icmp_ln1330_fu_1803_p2 = ((or_ln1330_fu_1797_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1381_fu_1779_p2 = ((or_ln1381_fu_1773_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_2089_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1386_fu_2085_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1405_fu_2121_p2 = ((xCount_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1449_1_fu_1731_p2 = ((add_ln1449_fu_1725_p2 == zext_ln565_cast_fu_1515_p1) ? 1'b1 : 1'b0);

assign icmp_ln1449_fu_1719_p2 = ((y == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1454_fu_1989_p2 = ((sub_i_i_i == zext_ln1454_fu_1985_p1) ? 1'b1 : 1'b0);

assign icmp_ln1473_fu_1755_p2 = ((sub35_i_fu_1749_p2 == zext_ln565_1_fu_1599_p1) ? 1'b1 : 1'b0);

assign icmp_ln1478_fu_2039_p2 = ((xCount_4_0 < grp_reg_ap_uint_10_s_fu_1713_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1483_fu_2045_p2 = ((xCount_4_0 == grp_reg_ap_uint_10_s_fu_1713_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1563_fu_1677_p2 = ((or_ln1563_fu_1671_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1568_fu_1921_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1568_fu_1917_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1586_fu_1953_p2 = ((xCount_3_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1629_fu_1665_p2 = ((trunc_ln565_10_fu_1603_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1637_1_fu_3524_p2 = ((Sel == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1637_2_fu_3543_p2 = ((Sel == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1637_fu_3519_p2 = ((Sel == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1746_fu_1635_p2 = ((or_ln1746_fu_1629_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1751_fu_1842_p2 = ((yCount_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1768_fu_1879_p2 = ((xCount_5_0 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln565_fu_1583_p2 = ((ap_sig_allocacmp_x_4 == width_val) ? 1'b1 : 1'b0);

assign lfsr_b_1_fu_3741_p3 = {{xor_ln1853_fu_3735_p2}, {lshr_ln2_fu_3725_p4}};

assign lfsr_g_1_fu_3705_p3 = {{xor_ln1846_fu_3699_p2}, {lshr_ln1_fu_3689_p4}};

assign lfsr_r_1_fu_3669_p3 = {{xor_ln1839_fu_3663_p2}, {lshr_ln_fu_3653_p4}};

assign lshr_ln1_fu_3689_p4 = {{gSerie[27:1]}};

assign lshr_ln2_fu_3725_p4 = {{bSerie[27:1]}};

assign lshr_ln3_fu_2301_p1 = grp_fu_4626_p3;

assign lshr_ln_fu_3653_p4 = {{rSerie[27:1]}};

assign mul_ln1281_fu_2313_p0 = mul_ln1281_fu_2313_p00;

assign mul_ln1281_fu_2313_p00 = trunc_ln565_11_reg_4914_pp0_iter11_reg;

assign mul_ln1281_fu_2313_p1 = 23'd3277;

assign mul_ln1285_fu_2332_p0 = mul_ln1285_fu_2332_p00;

assign mul_ln1285_fu_2332_p00 = add_ln549_1_reg_4936_pp0_iter11_reg;

assign mul_ln1285_fu_2332_p1 = 23'd3277;

assign mul_ln1289_fu_2351_p0 = mul_ln1289_fu_2351_p00;

assign mul_ln1289_fu_2351_p00 = add_ln549_reg_4930_pp0_iter11_reg;

assign mul_ln1289_fu_2351_p1 = 23'd3277;

assign or_ln1095_fu_1821_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1330_fu_1797_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1381_fu_1773_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1415_fu_3046_p2 = (trunc_ln1415_1_fu_3042_p1 | shl_ln3_fu_3030_p3);

assign or_ln1494_fu_2193_p2 = (vHatch | ap_phi_reg_pp0_iter2_hHatch_reg_1388);

assign or_ln1563_fu_1671_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1637_1_fu_3548_p2 = (icmp_ln1637_2_fu_3543_p2 | icmp_ln1637_1_fu_3524_p2);

assign or_ln1637_2_fu_3562_p2 = (icmp_ln1637_fu_3519_p2 | icmp_ln1637_2_fu_3543_p2);

assign or_ln1637_fu_3529_p2 = (icmp_ln1637_fu_3519_p2 | icmp_ln1637_1_fu_3524_p2);

assign or_ln1746_fu_1629_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1778_fu_2925_p2 = (trunc_ln1778_1_fu_2921_p1 | shl_ln5_fu_2909_p3);

assign or_ln565_1_fu_4133_p2 = (grp_fu_1494_p2 | and_ln565_1_fu_4127_p2);

assign or_ln565_2_fu_3884_p2 = (grp_fu_1494_p2 | and_ln565_2_fu_3878_p2);

assign or_ln565_fu_4262_p2 = (grp_fu_1494_p2 | and_ln565_fu_4256_p2);

assign patternId_val_read_read_fu_612_p2 = patternId_val;

assign patternId_val_read_reg_4812 = patternId_val;

assign phi_ln1260_fu_4233_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4229_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1418_fu_4104_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4100_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1599_fu_3855_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3851_p1 : tpgBarSelYuv_y_q0);

assign pix_10_cast_fu_3423_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_11_cast_fu_3427_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign pix_13_fu_3393_p3 = ((and_ln1801_fu_3362_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_601_v_q0 : DPtpgBarSelYuv_601_u_q0);

assign pix_16_fu_3367_p3 = ((and_ln1801_fu_3362_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_709_v_q0 : DPtpgBarSelYuv_709_u_q0);

assign pix_9_cast_fu_3419_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign r_1_fu_3970_p3 = ((tmp_19_fu_3954_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln6_fu_3961_p4);

assign r_2_fu_3978_p3 = ((cmp2_i236[0:0] == 1'b1) ? r_reg_5154_pp0_iter19_reg : r_1_fu_3970_p3);

assign r_fu_2552_p3 = ((tmp_9_fu_2540_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1281_1_fu_2548_p1);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_480;

assign rampVal_2_new_1_out = (select_ln1629_fu_3508_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_488;

assign rampVal_3_new_1_out = add_ln1084_fu_4537_p2;

assign redYuv_address0 = zext_ln1144_fu_3312_p1;

assign select_ln1072_fu_4524_p3 = ((icmp_ln1072_reg_4920_pp0_iter19_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln565_1_fu_3353_p1);

assign select_ln1079_fu_4530_p3 = ((cmp2_i236[0:0] == 1'b1) ? select_ln1072_fu_4524_p3 : 8'd128);

assign select_ln1107_fu_4499_p3 = ((cmp2_i236[0:0] == 1'b1) ? empty_91_fu_4495_p1 : 8'd128);

assign select_ln1122_fu_4468_p3 = ((cmp2_i236[0:0] == 1'b1) ? rampStart_1 : 8'd128);

assign select_ln1262_fu_4244_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_g_load_cast_fu_4240_p1 : tpgBarSelYuv_v_q0);

assign select_ln1356_fu_4191_p3 = ((tmp_29_fu_4175_p3[0:0] == 1'b1) ? sub_ln1356_1_reg_5406 : trunc_ln1356_2_fu_4182_p4);

assign select_ln1361_fu_4204_p3 = ((cmp2_i236[0:0] == 1'b1) ? add_ln1359_fu_4198_p2 : 8'd128);

assign select_ln1422_fu_4115_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_g_load_1_cast_fu_4111_p1 : tpgBarSelYuv_v_q0);

assign select_ln1532_fu_3153_p3 = ((icmp_ln1072_reg_4920_pp0_iter18_reg[0:0] == 1'b1) ? add_ln1533_fu_3149_p2 : trunc_ln565_fu_3111_p1);

assign select_ln1540_fu_3926_p3 = ((cmp2_i236[0:0] == 1'b1) ? select_ln1532_reg_5349 : 8'd128);

assign select_ln1603_fu_3866_p3 = ((cmp2_i236[0:0] == 1'b1) ? tpgBarSelRgb_g_load_2_cast_fu_3862_p1 : tpgBarSelYuv_v_q0);

assign select_ln1629_fu_3508_p3 = ((icmp_ln1629_reg_4954_pp0_iter19_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1660_fu_3580_p3 = ((and_ln1661_fu_3576_p2[0:0] == 1'b1) ? tmp_26_fu_3568_p3 : tmp_27_fu_3554_p3);

assign select_ln1862_fu_3807_p3 = ((and_ln1862_fu_3767_p2[0:0] == 1'b1) ? tmp_6_fu_3781_p3 : tmp_11_fu_3799_p3);

assign select_ln565_1_fu_4139_p3 = ((or_ln565_1_fu_4133_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1422_fu_4115_p3);

assign select_ln565_2_fu_3890_p3 = ((or_ln565_2_fu_3884_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1603_fu_3866_p3);

assign select_ln565_fu_4268_p3 = ((or_ln565_fu_4262_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1262_fu_4244_p3);

assign select_ln718_fu_3479_p3 = ((trunc_ln565_7_reg_4897_pp0_iter19_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln1304_1_fu_2977_p1 = grp_fu_4661_p3;

assign sext_ln1600_fu_3135_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln1784_fu_3449_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign sext_ln1785_fu_3453_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln1786_fu_3457_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign shl_ln1_fu_2817_p3 = {{r_reg_5154_pp0_iter16_reg}, {7'd0}};

assign shl_ln2_fu_2256_p3 = {{rampStart_1}, {8'd0}};

assign shl_ln3_fu_3030_p3 = {{trunc_ln1415_fu_3026_p1}, {3'd0}};

assign shl_ln4_fu_2944_p3 = {{trunc_ln1596_fu_2940_p1}, {4'd0}};

assign shl_ln5_fu_2909_p3 = {{trunc_ln1778_fu_2905_p1}, {3'd0}};

assign shl_ln_fu_3185_p3 = {{b_reg_5165_pp0_iter18_reg}, {7'd0}};

assign sub35_i_fu_1749_p2 = ($signed(width_val_cast31_cast_fu_1523_p1) + $signed(17'd131071));

assign sub_ln1256_fu_2172_p2 = (trunc_ln1252_fu_2168_p1 - barWidth);

assign sub_ln1356_1_fu_3272_p2 = (8'd0 - trunc_ln1356_1_fu_3262_p4);

assign sub_ln1356_fu_3257_p2 = (27'd0 - trunc_ln1356_reg_5254);

assign sub_ln1411_fu_2126_p2 = (xCount_0 - barWidthMinSamples);

assign sub_ln1490_fu_2051_p2 = (xCount_4_0 - grp_reg_ap_uint_10_s_fu_1713_ap_return);

assign sub_ln1592_fu_1958_p2 = (xCount_3_0 - barWidthMinSamples);

assign tBarSel_fu_2960_p2 = (trunc_ln1596_1_fu_2956_p1 | shl_ln4_fu_2944_p3);

assign tmp_11_fu_3799_p3 = {{xor_ln1846_fu_3699_p2}, {tmp_1_fu_3789_p4}};

assign tmp_13_fu_2565_p3 = add_ln1285_fu_2560_p2[32'd8];

assign tmp_18_fu_2590_p3 = add_ln1289_fu_2585_p2[32'd8];

assign tmp_19_fu_3954_p3 = grp_fu_4687_p3[32'd16];

assign tmp_1_fu_3789_p4 = {{gSerie[27:21]}};

assign tmp_20_fu_3205_p3 = add_ln1303_2_fu_3199_p2[32'd16];

assign tmp_21_fu_2990_p3 = add_ln1304_2_fu_2984_p2[32'd16];

assign tmp_22_fu_3645_p3 = rSerie[32'd3];

assign tmp_23_fu_3681_p3 = gSerie[32'd3];

assign tmp_24_fu_3717_p3 = bSerie[32'd3];

assign tmp_25_fu_3515_p1 = select_ln1629_fu_3508_p3[7:0];

assign tmp_26_fu_3568_p3 = ((or_ln1637_2_fu_3562_p2[0:0] == 1'b1) ? 8'd0 : tmp_25_fu_3515_p1);

assign tmp_27_fu_3554_p3 = ((or_ln1637_1_fu_3548_p2[0:0] == 1'b1) ? 8'd0 : tmp_25_fu_3515_p1);

assign tmp_28_fu_3535_p3 = ((or_ln1637_fu_3529_p2[0:0] == 1'b1) ? 8'd0 : tmp_25_fu_3515_p1);

assign tmp_29_fu_4175_p3 = mul_ln1356_reg_5248_pp0_iter19_reg[32'd27];

assign tmp_2_fu_3749_p4 = {{rSerie[27:21]}};

assign tmp_3_fu_2459_p10 = $signed(tpgSinTableArray_9bit_4_q1);

assign tmp_3_fu_2459_p11 = 'bx;

assign tmp_3_fu_2459_p12 = grp_fu_1701_p2[2:0];

assign tmp_3_fu_2459_p2 = $signed(tpgSinTableArray_9bit_0_q1);

assign tmp_3_fu_2459_p4 = $signed(tpgSinTableArray_9bit_1_q1);

assign tmp_3_fu_2459_p8 = $signed(tpgSinTableArray_9bit_3_q1);

assign tmp_4_fu_2507_p10 = $signed(tpgSinTableArray_9bit_4_q0);

assign tmp_4_fu_2507_p11 = 'bx;

assign tmp_4_fu_2507_p12 = grp_fu_1707_p2[2:0];

assign tmp_4_fu_2507_p2 = $signed(tpgSinTableArray_9bit_0_q0);

assign tmp_4_fu_2507_p4 = $signed(tpgSinTableArray_9bit_1_q0);

assign tmp_4_fu_2507_p8 = $signed(tpgSinTableArray_9bit_3_q0);

assign tmp_5_fu_3771_p4 = {{bSerie[27:21]}};

assign tmp_6_fu_3781_p3 = {{xor_ln1853_fu_3735_p2}, {tmp_5_fu_3771_p4}};

assign tmp_9_fu_2540_p3 = add_ln1281_fu_2535_p2[32'd8];

assign tmp_fu_2411_p10 = $signed(tpgSinTableArray_9bit_4_q2);

assign tmp_fu_2411_p11 = 'bx;

assign tmp_fu_2411_p12 = grp_fu_1695_p2[2:0];

assign tmp_fu_2411_p2 = $signed(tpgSinTableArray_9bit_0_q2);

assign tmp_fu_2411_p4 = $signed(tpgSinTableArray_9bit_1_q2);

assign tmp_fu_2411_p8 = $signed(tpgSinTableArray_9bit_3_q2);

assign tpgBarSelRgb_b_load_1_cast_fu_4165_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_3916_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4294_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_load_1_cast_fu_4111_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_2_cast_fu_3862_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_cast_fu_4240_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_4100_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3851_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4229_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1600_fu_2966_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1289_fu_2383_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1285_fu_2375_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1281_fu_2367_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1289_fu_2383_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1285_fu_2375_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1281_fu_2367_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1289_fu_2383_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1285_fu_2375_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1281_fu_2367_p1;

assign tpgSinTableArray_9bit_3_address0 = zext_ln1289_fu_2383_p1;

assign tpgSinTableArray_9bit_3_address1 = zext_ln1285_fu_2375_p1;

assign tpgSinTableArray_9bit_3_address2 = zext_ln1281_fu_2367_p1;

assign tpgSinTableArray_9bit_4_address0 = zext_ln1289_fu_2383_p1;

assign tpgSinTableArray_9bit_4_address1 = zext_ln1285_fu_2375_p1;

assign tpgSinTableArray_9bit_4_address2 = zext_ln1281_fu_2367_p1;

assign tpgSinTableArray_address0 = zext_ln1355_fu_2622_p1;

assign tpgTartanBarArray_address0 = zext_ln1419_fu_3052_p1;

assign trunc_ln1252_fu_2168_p1 = add_ln1250_fu_2157_p2[10:0];

assign trunc_ln1281_1_fu_2548_p1 = add_ln1281_fu_2535_p2[7:0];

assign trunc_ln1285_1_fu_2573_p1 = add_ln1285_fu_2560_p2[7:0];

assign trunc_ln1289_1_fu_2598_p1 = add_ln1289_fu_2585_p2[7:0];

assign trunc_ln1356_1_fu_3262_p4 = {{sub_ln1356_fu_3257_p2[26:19]}};

assign trunc_ln1356_2_fu_4182_p4 = {{mul_ln1356_reg_5248_pp0_iter19_reg[26:19]}};

assign trunc_ln1356_fu_3057_p1 = grp_fu_2887_p2[26:0];

assign trunc_ln1415_1_fu_3042_p1 = hBarSel_0_loc_1_out_i[5:0];

assign trunc_ln1415_fu_3026_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1596_1_fu_2956_p1 = hBarSel_3_0_loc_1_out_i[4:0];

assign trunc_ln1596_fu_2940_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1768_fu_1875_p1 = xCount_5_0[5:0];

assign trunc_ln1778_1_fu_2921_p1 = hBarSel_5_0_loc_1_out_i[3:0];

assign trunc_ln1778_fu_2905_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1838_fu_3641_p1 = rSerie[0:0];

assign trunc_ln1845_fu_3677_p1 = gSerie[0:0];

assign trunc_ln1852_fu_3713_p1 = bSerie[0:0];

assign trunc_ln565_10_fu_1603_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln565_11_fu_1607_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln565_1_fu_3353_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln565_2_fu_2682_p1 = hBarSel_5_0_loc_1_out_i[2:0];

assign trunc_ln565_3_fu_2686_p1 = hBarSel_3_0_loc_1_out_i[2:0];

assign trunc_ln565_4_fu_2690_p1 = hBarSel_0_loc_1_out_i[2:0];

assign trunc_ln565_5_fu_2694_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln565_6_fu_2698_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln565_7_fu_1595_p1 = ap_sig_allocacmp_x_4[0:0];

assign trunc_ln565_8_fu_2897_p1 = hBarSel_4_0_loc_1_out_i[2:0];

assign trunc_ln565_9_fu_3115_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln565_fu_3111_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln6_fu_3961_p4 = {{grp_fu_4687_p3[15:8]}};

assign trunc_ln7_fu_3213_p4 = {{add_ln1303_2_fu_3199_p2[15:8]}};

assign trunc_ln8_fu_2998_p4 = {{add_ln1304_3_fu_2980_p2[15:8]}};

assign trunc_ln_fu_3759_p3 = {{xor_ln1839_fu_3663_p2}, {tmp_2_fu_3749_p4}};

assign whiYuv_1_address0 = zext_ln1504_fu_3242_p1;

assign whiYuv_address0 = zext_ln1228_fu_3292_p1;

assign width_val_cast31_cast_fu_1523_p1 = width_val_cast31;

assign xor_ln1758_fu_2702_p2 = (trunc_ln565_5_fu_2694_p1 ^ 1'd1);

assign xor_ln1839_fu_3663_p2 = (trunc_ln1838_fu_3641_p1 ^ tmp_22_fu_3645_p3);

assign xor_ln1846_fu_3699_p2 = (trunc_ln1845_fu_3677_p1 ^ tmp_23_fu_3681_p3);

assign xor_ln1853_fu_3735_p2 = (trunc_ln1852_fu_3713_p1 ^ tmp_24_fu_3717_p3);

assign xor_ln565_1_fu_4122_p2 = (trunc_ln565_7_reg_4897_pp0_iter19_reg ^ 1'd1);

assign xor_ln565_2_fu_3873_p2 = (trunc_ln565_7_reg_4897_pp0_iter19_reg ^ 1'd1);

assign xor_ln565_fu_4251_p2 = (trunc_ln565_7_reg_4897_pp0_iter19_reg ^ 1'd1);

assign zext_ln1084_cast_fu_1531_p1 = zext_ln1084;

assign zext_ln1101_fu_3323_p1 = add_ln1101_fu_3317_p2;

assign zext_ln1144_fu_3312_p1 = ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476;

assign zext_ln1165_fu_3307_p1 = ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465;

assign zext_ln1186_fu_3302_p1 = ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454;

assign zext_ln1207_fu_3297_p1 = ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443;

assign zext_ln1228_fu_3292_p1 = ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432;

assign zext_ln1250_fu_2153_p1 = xBar_0;

assign zext_ln1257_fu_3075_p1 = add_ln1257_fu_3069_p2;

assign zext_ln1260_fu_3282_p1 = hBarSel_4_0_loc_1_out_i;

assign zext_ln1281_fu_2367_p1 = tmp_8_reg_5049;

assign zext_ln1285_fu_2375_p1 = tmp_10_reg_5054;

assign zext_ln1289_fu_2383_p1 = tmp_17_reg_5059;

assign zext_ln1302_1_fu_2614_p1 = g_fu_2577_p3;

assign zext_ln1302_fu_2610_p1 = r_fu_2552_p3;

assign zext_ln1303_1_fu_3196_p0 = grp_fu_4679_p3;

assign zext_ln1303_1_fu_3196_p1 = $unsigned(zext_ln1303_1_fu_3196_p0);

assign zext_ln1303_fu_3192_p1 = shl_ln_fu_3185_p3;

assign zext_ln1304_1_fu_2974_p0 = grp_fu_4651_p3;

assign zext_ln1304_1_fu_2974_p1 = $unsigned(zext_ln1304_1_fu_2974_p0);

assign zext_ln1355_fu_2622_p1 = lshr_ln3_reg_5044_pp0_iter14_reg;

assign zext_ln1386_fu_2085_p1 = yCount;

assign zext_ln1393_fu_2834_p1 = add_ln1393_fu_2828_p2;

assign zext_ln1412_fu_2862_p1 = add_ln1412_fu_2856_p2;

assign zext_ln1419_1_fu_3247_p1 = tpgTartanBarArray_q0;

assign zext_ln1419_fu_3052_p1 = or_ln1415_fu_3046_p2;

assign zext_ln1454_fu_1985_p1 = yCount_2;

assign zext_ln1504_fu_3242_p1 = ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421;

assign zext_ln1519_fu_3237_p1 = ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410;

assign zext_ln1568_fu_1917_p1 = yCount_3;

assign zext_ln1593_fu_2792_p1 = add_ln1593_fu_2786_p2;

assign zext_ln1600_1_fu_3139_p1 = $unsigned(sext_ln1600_fu_3135_p1);

assign zext_ln1600_fu_2966_p1 = tBarSel_fu_2960_p2;

assign zext_ln1758_fu_2708_p1 = xor_ln1758_fu_2702_p2;

assign zext_ln1770_fu_1903_p1 = add_ln1770_fu_1897_p2;

assign zext_ln1775_fu_2736_p1 = add_ln1775_fu_2730_p2;

assign zext_ln1784_1_fu_3119_p1 = DPtpgBarArray_q0;

assign zext_ln1784_fu_2931_p1 = or_ln1778_fu_2925_p2;

assign zext_ln565_1_fu_1599_p1 = ap_sig_allocacmp_x_4;

assign zext_ln565_cast_fu_1515_p1 = zext_ln565;

assign zext_ln589_fu_4543_p1 = add_ln1084_fu_4537_p2;

assign zext_ln693_fu_3166_p1 = add_ln1545_fu_3160_p2;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_4865[11] <= 1'b0;
    zext_ln1084_cast_reg_4870[15:8] <= 8'b00000000;
    conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4875[7:5] <= 3'b000;
    conv2_i_i_i248_cast_cast_cast_reg_4887[7:5] <= 3'b000;
    zext_ln1302_1_reg_5178[15:8] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
