Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: fpga2ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga2ram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga2ram"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : fpga2ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\course\GitRepository\MIPS32\fpga2ram\ram_driver.v" into library work
Parsing verilog file "E:\course\GitRepository\MIPS32\fpga2ram\/defines.v" included at line 1.
Parsing module <ram_driver>.
Analyzing Verilog file "E:\course\GitRepository\MIPS32\fpga2ram\ram.v" into library work
Parsing verilog file "E:\course\GitRepository\MIPS32\fpga2ram\/defines.v" included at line 1.
Parsing module <ram>.
Analyzing Verilog file "E:\course\GitRepository\MIPS32\fpga2ram\fpga2ram.v" into library work
Parsing module <fpga2ram>.
Parsing verilog file "E:\course\GitRepository\MIPS32\fpga2ram\/input.v" included at line 34.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fpga2ram>.

Elaborating module <ram>.

Elaborating module <ram_driver>.
WARNING:HDLCompiler:1127 - "E:\course\GitRepository\MIPS32\fpga2ram\fpga2ram.v" Line 49: Assignment to bus_ack_o ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga2ram>.
    Related source file is "E:\course\GitRepository\MIPS32\fpga2ram\fpga2ram.v".
WARNING:Xst:647 - Input <sw_dip<30:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\course\GitRepository\MIPS32\fpga2ram\fpga2ram.v" line 42: Output port <bus_ack_o> of the instance <ram0> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <bus_addr_i>.
    Found 32-bit register for signal <pc>.
    Found 32-bit register for signal <bus_data_i>.
    Found 32-bit adder for signal <pc[31]_GND_1_o_add_3_OUT> created at line 1.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <fpga2ram> synthesized.

Synthesizing Unit <ram>.
    Related source file is "E:\course\GitRepository\MIPS32\fpga2ram\ram.v".
WARNING:Xst:647 - Input <bus_addr_i<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ram> synthesized.

Synthesizing Unit <ram_driver>.
    Related source file is "E:\course\GitRepository\MIPS32\fpga2ram\ram_driver.v".
    Found 1-bit register for signal <baseram_ce>.
    Found 1-bit register for signal <baseram_we>.
    Found 1-bit register for signal <baseram_oe>.
    Found 1-bit register for signal <base_ack>.
    Found 32-bit register for signal <base_data_out>.
    Found 20-bit register for signal <baseram_addr>.
    Found 32-bit register for signal <base_data_latch>.
    Found 3-bit register for signal <extra_state>.
    Found 1-bit register for signal <extram_ce>.
    Found 1-bit register for signal <extram_oe>.
    Found 1-bit register for signal <extram_we>.
    Found 1-bit register for signal <extra_ack>.
    Found 32-bit register for signal <extra_data_out>.
    Found 20-bit register for signal <extram_addr>.
    Found 32-bit register for signal <extra_data_latch>.
    Found 3-bit register for signal <base_state>.
    Found 1-bit tristate buffer for signal <baseram_data<31>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<30>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<29>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<28>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<27>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<26>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<25>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<24>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<23>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<22>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<21>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<20>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<19>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<18>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<17>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<16>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<15>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<14>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<13>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<12>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<11>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<10>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<9>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<8>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<7>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<6>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<5>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<4>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<3>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<2>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<1>> created at line 31
    Found 1-bit tristate buffer for signal <baseram_data<0>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<31>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<30>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<29>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<28>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<27>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<26>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<25>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<24>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<23>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<22>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<21>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<20>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<19>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<18>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<17>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<16>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<15>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<14>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<13>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<12>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<11>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<10>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<9>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<8>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<7>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<6>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<5>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<4>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<3>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<2>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<1>> created at line 32
    Found 1-bit tristate buffer for signal <extram_data<0>> created at line 32
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <extra_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <base_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred 182 D-type flip-flop(s).
	inferred  58 Multiplexer(s).
	inferred  64 Tristate(s).
Unit <ram_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 19
 1-bit register                                        : 8
 20-bit register                                       : 2
 3-bit register                                        : 2
 32-bit register                                       : 7
# Multiplexers                                         : 73
 1-bit 2-to-1 multiplexer                              : 51
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 16
# Tristates                                            : 64
 1-bit tristate buffer                                 : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <bus_addr_i_20> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_21> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_22> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_23> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_24> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_25> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_26> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_27> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_28> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_29> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_30> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_31> of sequential type is unconnected in block <fpga2ram>.

Synthesizing (advanced) Unit <fpga2ram>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
Unit <fpga2ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 246
 Flip-Flops                                            : 246
# Multiplexers                                         : 73
 1-bit 2-to-1 multiplexer                              : 51
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <bus_addr_i_20> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_21> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_22> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_23> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_24> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_25> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_26> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_27> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_28> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_29> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_30> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <bus_addr_i_31> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:1710 - FF/Latch <bus_data_i_19> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_data_i_20> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_data_i_24> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_data_i_25> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_data_i_30> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bus_data_i_11> in Unit <fpga2ram> is equivalent to the following FF/Latch, which will be removed : <bus_data_i_12> 
WARNING:Xst:1293 - FF/Latch <ram0/ram_driver0/extra_data_latch_30> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/extra_data_latch_25> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/extra_data_latch_24> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/extra_data_latch_20> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/extra_data_latch_19> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/base_data_latch_30> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/base_data_latch_25> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/base_data_latch_24> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/base_data_latch_20> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram0/ram_driver0/base_data_latch_19> has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_31> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_30> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_29> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_28> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_27> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_26> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_25> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_24> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_23> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_22> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_21> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_20> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_19> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_18> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_17> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_data_out_16> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_31> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_30> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_29> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_28> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_27> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_26> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_25> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_24> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_23> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_22> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_21> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_20> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_19> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_18> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_17> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_data_out_16> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/extra_ack> of sequential type is unconnected in block <fpga2ram>.
WARNING:Xst:2677 - Node <ram0/ram_driver0/base_ack> of sequential type is unconnected in block <fpga2ram>.
INFO:Xst:2261 - The FF/Latch <ram0/ram_driver0/base_data_latch_12> in Unit <fpga2ram> is equivalent to the following FF/Latch, which will be removed : <ram0/ram_driver0/base_data_latch_11> 
INFO:Xst:2261 - The FF/Latch <ram0/ram_driver0/extra_data_latch_12> in Unit <fpga2ram> is equivalent to the following FF/Latch, which will be removed : <ram0/ram_driver0/extra_data_latch_11> 

Optimizing unit <fpga2ram> ...
WARNING:Xst:1710 - FF/Latch <ram0/ram_driver0/baseram_addr_19> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_31> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_30> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_29> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_28> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_27> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_26> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_25> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_24> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_23> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_22> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_21> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_20> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_19> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_18> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_17> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_16> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_15> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_14> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_13> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_12> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_11> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_10> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_9> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_8> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_7> (without init value) has a constant value of 0 in block <fpga2ram>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga2ram, actual ratio is 0.
FlipFlop bus_addr_i_19 has been replicated 3 time(s)
FlipFlop pc_2 has been replicated 1 time(s)
FlipFlop pc_3 has been replicated 1 time(s)
FlipFlop pc_4 has been replicated 1 time(s)
FlipFlop pc_5 has been replicated 1 time(s)
FlipFlop pc_6 has been replicated 1 time(s)
FlipFlop ram0/ram_driver0/base_state_0 has been replicated 1 time(s)
FlipFlop ram0/ram_driver0/base_state_1 has been replicated 1 time(s)
FlipFlop ram0/ram_driver0/base_state_2 has been replicated 1 time(s)
FlipFlop ram0/ram_driver0/extra_state_0 has been replicated 1 time(s)
FlipFlop ram0/ram_driver0/extra_state_1 has been replicated 1 time(s)
FlipFlop ram0/ram_driver0/extra_state_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fpga2ram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 210
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 6
#      LUT2                        : 16
#      LUT3                        : 25
#      LUT4                        : 13
#      LUT5                        : 2
#      LUT6                        : 123
#      MUXCY                       : 6
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 202
#      FD                          : 1
#      FDE                         : 190
#      FDRE                        : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 148
#      IBUF                        : 22
#      IOBUF                       : 32
#      OBUF                        : 62
#      OBUFT                       : 32

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             170  out of  126576     0%  
 Number of Slice LUTs:                  191  out of  63288     0%  
    Number used as Logic:               191  out of  63288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    196
   Number with an unused Flip Flop:      26  out of    196    13%  
   Number with an unused LUT:             5  out of    196     2%  
   Number of fully used LUT-FF pairs:   165  out of    196    84%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                         160
 Number of bonded IOBs:                 149  out of    480    31%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 202   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.997ns (Maximum Frequency: 250.188MHz)
   Minimum input arrival time before clock: 6.084ns
   Maximum output required time after clock: 5.976ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.997ns (frequency: 250.188MHz)
  Total number of paths / destination ports: 1306 / 355
-------------------------------------------------------------------------
Delay:               3.997ns (Levels of Logic = 1)
  Source:            pc_6 (FF)
  Destination:       pc_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pc_6 to pc_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.525   1.691  pc_6 (pc_6)
     LUT6:I1->O           12   0.254   1.068  _n053711 (_n0537)
     FDRE:R                    0.459          pc_1
    ----------------------------------------
    Total                      3.997ns (1.238ns logic, 2.759ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 266 / 236
-------------------------------------------------------------------------
Offset:              6.084ns (Levels of Logic = 2)
  Source:            sw_dip<31> (PAD)
  Destination:       bus_data_i_0 (FF)
  Destination Clock: clk rising

  Data Path: sw_dip<31> to bus_data_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           138   1.328   2.781  sw_dip_31_IBUF (sw_dip_31_IBUF)
     LUT6:I0->O           26   0.254   1.419  _n0614_inv11 (_n0614_inv)
     FDE:CE                    0.302          bus_data_i_0
    ----------------------------------------
    Total                      6.084ns (1.884ns logic, 4.200ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 211 / 125
-------------------------------------------------------------------------
Offset:              5.976ns (Levels of Logic = 2)
  Source:            ram0/ram_driver0/baseram_oe (FF)
  Destination:       baseram_data<31> (PAD)
  Source Clock:      clk rising

  Data Path: ram0/ram_driver0/baseram_oe to baseram_data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.765  ram0/ram_driver0/baseram_oe (ram0/ram_driver0/baseram_oe)
     INV:I->O             32   0.255   1.519  ram0/ram_driver0/baseram_oe_inv1_INV_0 (ram0/ram_driver0/baseram_oe_inv)
     OBUFT:T->O                2.912          baseram_data_31_OBUFT (baseram_data<31>)
    ----------------------------------------
    Total                      5.976ns (3.692ns logic, 2.284ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.997|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.00 secs
 
--> 

Total memory usage is 261484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  102 (   0 filtered)
Number of infos    :    4 (   0 filtered)

