// Generated by CIRCT 42e53322a
module dec3x8(	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:2:3
  input  [2:0] dec_in,	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:2:24
  output [7:0] dec_out	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:2:42
);

  wire _GEN;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:45:11
  wire _GEN_0;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:44:11
  wire _GEN_1;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:43:11
  wire _GEN_2;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:42:11
  wire _GEN_3;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:41:11
  wire _GEN_4;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:40:11
  wire _GEN_5;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:39:11
  wire _GEN_6;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:38:11
  assign _GEN_6 = &dec_in;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:38:11
  assign _GEN_5 = dec_in == 3'h6;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:14:15, :39:11
  assign _GEN_4 = dec_in == 3'h5;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:13:15, :40:11
  assign _GEN_3 = dec_in == 3'h4;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:12:15, :41:11
  assign _GEN_2 = dec_in == 3'h3;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:11:14, :42:11
  assign _GEN_1 = dec_in == 3'h2;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:10:14, :43:11
  assign _GEN_0 = dec_in == 3'h1;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:9:14, :44:11
  assign _GEN = dec_in == 3'h0;	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:8:14, :45:11
  assign dec_out =
    {_GEN_6, 7'h0}
    | {1'h0,
       {_GEN_5, 6'h0}
         | {1'h0,
            {_GEN_4, 5'h0}
              | {1'h0,
                 {_GEN_3, 4'h0}
                   | {1'h0,
                      {_GEN_2, 3'h0}
                        | {1'h0,
                           {_GEN_1, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN}}}}}}};	// /tmp/tmp.LeUdfIpgjI/3800_Digital-Design_MicroprocessorCPUSeries_7StepProcessor_dec3x8.cleaned.mlir:3:14, :4:14, :5:14, :6:14, :7:14, :8:14, :16:14, :17:10, :18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10, :26:10, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:5
endmodule

