############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle mul_io "mul_test"
set_directive_interface -mode s_axilite -bundle mul_io "mul_test" out
set_directive_interface -mode s_axilite -bundle mul_io "mul_test" in
