
Download all the files to view the simulation. To run the 4-bit adder testbench testb.v is created. To test the working of all the units
a simple NAND gate was simulated , testbench of which is named as testa.v .
Individual testbenches of connection box, switch box have also been uploaded.
