Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: multiplier_35.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "multiplier_35.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "multiplier_35"
Output Format                      : NGC
Target Device                      : xc6slx100t-3-fgg484

---- Source Options
Top Module Name                    : multiplier_35
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ip"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:\Verilog\multiplier\ip\dsp48a1_ip_mul.v\" into library work
Parsing module <dsp48a1_ip_mul>.
Analyzing Verilog file \"D:\Verilog\multiplier\code\multiplier_35.v\" into library work
Parsing module <multiplier_35>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <multiplier_35>.

Elaborating module <dsp48a1_ip_mul>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <multiplier_35>.
    Related source file is "d:/verilog/multiplier/code/multiplier_35.v".
    Found 72-bit register for signal <a_seq<71:0>>.
    Found 72-bit register for signal <b_seq<71:0>>.
    Found 8-bit register for signal <en_buf>.
    Found 69-bit register for signal <c_in>.
    Found 69-bit register for signal <o_c>.
    Found 69-bit adder for signal <c_acc[68]_c_in[68]_add_21_OUT> created at line 120.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 290 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <multiplier_35> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 69-bit adder                                          : 1
# Registers                                            : 5
 69-bit register                                       : 2
 72-bit register                                       : 2
 8-bit register                                        : 1
# Multiplexers                                         : 3
 69-bit 2-to-1 multiplexer                             : 1
 73-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ip/dsp48a1_ip_mul.ngc>.
Loading core <dsp48a1_ip_mul> for timing and area information for instance <u_dsp48a1_ip_mul>.

Synthesizing (advanced) Unit <multiplier_35>.
The following registers are absorbed into accumulator <c_acc>: 1 register on signal <c_acc>.
Unit <multiplier_35> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Accumulators                                         : 1
 69-bit up loadable accumulator                        : 1
# Registers                                            : 221
 Flip-Flops                                            : 221
# Multiplexers                                         : 2
 73-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <a_seq_17> (without init value) has a constant value of 0 in block <multiplier_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a_seq_35> (without init value) has a constant value of 0 in block <multiplier_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_seq_17> (without init value) has a constant value of 0 in block <multiplier_35>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <multiplier_35> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multiplier_35, actual ratio is 0.
FlipFlop en_buf_2 has been replicated 1 time(s)
FlipFlop en_buf_3 has been replicated 5 time(s)
FlipFlop en_buf_4 has been replicated 1 time(s)
FlipFlop en_buf_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 295
 Flip-Flops                                            : 295

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : multiplier_35.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 422
#      GND                         : 2
#      LUT2                        : 37
#      LUT3                        : 173
#      LUT4                        : 3
#      LUT5                        : 18
#      LUT6                        : 51
#      MUXCY                       : 68
#      VCC                         : 1
#      XORCY                       : 69
# FlipFlops/Latches                : 295
#      FD                          : 138
#      FDC                         : 157
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 142
#      IBUF                        : 72
#      OBUF                        : 70
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx100tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             295  out of  126576     0%  
 Number of Slice LUTs:                  282  out of  63288     0%  
    Number used as Logic:               282  out of  63288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    299
   Number with an unused Flip Flop:       4  out of    299     1%  
   Number with an unused LUT:            17  out of    299     5%  
   Number of fully used LUT-FF pairs:   278  out of    299    92%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         143
 Number of bonded IOBs:                 143  out of    296    48%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of    180     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 296   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.312ns (Maximum Frequency: 301.891MHz)
   Minimum input arrival time before clock: 3.745ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 3.312ns (frequency: 301.891MHz)
  Total number of paths / destination ports: 10296 / 294
-------------------------------------------------------------------------
Delay:               3.312ns (Levels of Logic = 70)
  Source:            en_buf_3_2 (FF)
  Destination:       c_acc_68 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: en_buf_3_2 to c_acc_68
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.933  en_buf_3_2 (en_buf_3_2)
     LUT3:I2->O            1   0.205   0.000  Maccum_c_acc_lut<0> (Maccum_c_acc_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maccum_c_acc_cy<0> (Maccum_c_acc_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<1> (Maccum_c_acc_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<2> (Maccum_c_acc_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<3> (Maccum_c_acc_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<4> (Maccum_c_acc_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<5> (Maccum_c_acc_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<6> (Maccum_c_acc_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<7> (Maccum_c_acc_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<8> (Maccum_c_acc_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<9> (Maccum_c_acc_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<10> (Maccum_c_acc_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<11> (Maccum_c_acc_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<12> (Maccum_c_acc_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<13> (Maccum_c_acc_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<14> (Maccum_c_acc_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<15> (Maccum_c_acc_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<16> (Maccum_c_acc_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<17> (Maccum_c_acc_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<18> (Maccum_c_acc_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<19> (Maccum_c_acc_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<20> (Maccum_c_acc_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<21> (Maccum_c_acc_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<22> (Maccum_c_acc_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<23> (Maccum_c_acc_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<24> (Maccum_c_acc_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<25> (Maccum_c_acc_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<26> (Maccum_c_acc_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<27> (Maccum_c_acc_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<28> (Maccum_c_acc_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<29> (Maccum_c_acc_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<30> (Maccum_c_acc_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<31> (Maccum_c_acc_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<32> (Maccum_c_acc_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<33> (Maccum_c_acc_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<34> (Maccum_c_acc_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<35> (Maccum_c_acc_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<36> (Maccum_c_acc_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<37> (Maccum_c_acc_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<38> (Maccum_c_acc_cy<38>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<39> (Maccum_c_acc_cy<39>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<40> (Maccum_c_acc_cy<40>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<41> (Maccum_c_acc_cy<41>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<42> (Maccum_c_acc_cy<42>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<43> (Maccum_c_acc_cy<43>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<44> (Maccum_c_acc_cy<44>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<45> (Maccum_c_acc_cy<45>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<46> (Maccum_c_acc_cy<46>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<47> (Maccum_c_acc_cy<47>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<48> (Maccum_c_acc_cy<48>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<49> (Maccum_c_acc_cy<49>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<50> (Maccum_c_acc_cy<50>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<51> (Maccum_c_acc_cy<51>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<52> (Maccum_c_acc_cy<52>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<53> (Maccum_c_acc_cy<53>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<54> (Maccum_c_acc_cy<54>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<55> (Maccum_c_acc_cy<55>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<56> (Maccum_c_acc_cy<56>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<57> (Maccum_c_acc_cy<57>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<58> (Maccum_c_acc_cy<58>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<59> (Maccum_c_acc_cy<59>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<60> (Maccum_c_acc_cy<60>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<61> (Maccum_c_acc_cy<61>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<62> (Maccum_c_acc_cy<62>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<63> (Maccum_c_acc_cy<63>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<64> (Maccum_c_acc_cy<64>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<65> (Maccum_c_acc_cy<65>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_c_acc_cy<66> (Maccum_c_acc_cy<66>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_c_acc_cy<67> (Maccum_c_acc_cy<67>)
     XORCY:CI->O           1   0.180   0.000  Maccum_c_acc_xor<68> (Result<68>)
     FD:D                      0.102          c_acc_68
    ----------------------------------------
    Total                      3.312ns (2.379ns logic, 0.933ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 439 / 299
-------------------------------------------------------------------------
Offset:              3.745ns (Levels of Logic = 2)
  Source:            i_en (PAD)
  Destination:       a_seq_18 (FF)
  Destination Clock: i_clk rising

  Data Path: i_en to a_seq_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           142   1.222   2.216  i_en_IBUF (i_en_IBUF)
     LUT3:I0->O            1   0.205   0.000  Mmux_n0034681 (n0034<71>)
     FDC:D                     0.102          a_seq_71
    ----------------------------------------
    Total                      3.745ns (1.529ns logic, 2.216ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            c_acc_68 (FF)
  Destination:       o_c<68> (PAD)
  Source Clock:      i_clk rising

  Data Path: c_acc_68 to o_c<68>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  c_acc_68 (c_acc_68)
     OBUF:I->O                 2.571          o_c_68_OBUF (o_c<68>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    3.312|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.95 secs
 
--> 

Total memory usage is 245688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

