[Inputs]
pixel_clock
[Outputs]
hsync
vsync
=r[3:0]=
=g[3:0]=
=b[3:0]=
[BiDir]
[ATTRIBUTES]
VeriModel hvsync

