   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SD_MMC_CD_Handler,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	SD_MMC_CD_Handler:
  25              	.LFB178:
  26              		.file 1 "../src/main.c"
   1:../src/main.c **** /**
   2:../src/main.c ****  * \file
   3:../src/main.c ****  *
   4:../src/main.c ****  * \brief Getting Started Application.
   5:../src/main.c ****  *
   6:../src/main.c ****  * Copyright (c) 2011-2015 Atmel Corporation. All rights reserved.
   7:../src/main.c ****  *
   8:../src/main.c ****  * \asf_license_start
   9:../src/main.c ****  *
  10:../src/main.c ****  * \page License
  11:../src/main.c ****  *
  12:../src/main.c ****  * Redistribution and use in source and binary forms, with or without
  13:../src/main.c ****  * modification, are permitted provided that the following conditions are met:
  14:../src/main.c ****  *
  15:../src/main.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../src/main.c ****  *    this list of conditions and the following disclaimer.
  17:../src/main.c ****  *
  18:../src/main.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../src/main.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:../src/main.c ****  *    and/or other materials provided with the distribution.
  21:../src/main.c ****  *
  22:../src/main.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../src/main.c ****  *    from this software without specific prior written permission.
  24:../src/main.c ****  *
  25:../src/main.c ****  * 4. This software may only be redistributed and used in connection with an
  26:../src/main.c ****  *    Atmel microcontroller product.
  27:../src/main.c ****  *
  28:../src/main.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../src/main.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../src/main.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../src/main.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../src/main.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../src/main.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../src/main.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../src/main.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../src/main.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../src/main.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../src/main.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../src/main.c ****  *
  40:../src/main.c ****  * \asf_license_stop
  41:../src/main.c ****  *
  42:../src/main.c ****  */
  43:../src/main.c **** 
  44:../src/main.c **** /**
  45:../src/main.c ****  * \mainpage Getting Started Application
  46:../src/main.c ****  *
  47:../src/main.c ****  * \section Purpose
  48:../src/main.c ****  *
  49:../src/main.c ****  * The Getting Started example will help new users get familiar with Atmel's
  50:../src/main.c ****  * SAM family of microcontrollers. This basic application shows the startup
  51:../src/main.c ****  * sequence of a chip and how to use its core peripherals.
  52:../src/main.c ****  *
  53:../src/main.c ****  * \section Requirements
  54:../src/main.c ****  *
  55:../src/main.c ****  * This package can be used with SAM evaluation kits.
  56:../src/main.c ****  *
  57:../src/main.c ****  * \section Description
  58:../src/main.c ****  *
  59:../src/main.c ****  * The demonstration program makes the LED(s) on the board blink at a fixed rate.
  60:../src/main.c ****  * This rate is generated by using Time tick timer. The blinking can be stopped
  61:../src/main.c ****  * using the push button.
  62:../src/main.c ****  *
  63:../src/main.c ****  * \section Usage
  64:../src/main.c ****  *
  65:../src/main.c ****  * -# Build the program and download it inside the evaluation board.
  66:../src/main.c ****  * -# On the computer, open and configure a terminal application
  67:../src/main.c ****  *    (e.g. HyperTerminal on Microsoft Windows) with these settings:
  68:../src/main.c ****  *   - 115200 bauds
  69:../src/main.c ****  *   - 8 bits of data
  70:../src/main.c ****  *   - No parity
  71:../src/main.c ****  *   - 1 stop bit
  72:../src/main.c ****  *   - No flow control
  73:../src/main.c ****  * -# Start the application.
  74:../src/main.c ****  * -# The LED(s) should start blinking on the board. In the terminal window, the
  75:../src/main.c ****  *    following text should appear (values depend on the board and chip used):
  76:../src/main.c ****  *    \code
  77:../src/main.c **** 	-- Getting Started Example xxx --
  78:../src/main.c **** 	-- xxxxxx-xx
  79:../src/main.c **** 	-- Compiled: xxx xx xxxx xx:xx:xx --
  80:../src/main.c **** \endcode
  81:../src/main.c ****  * -# Pressing and release button 1 should make one LED stop & restart
  82:../src/main.c ****  *    blinking.
  83:../src/main.c ****  * -# If the button 2 available, pressing button 2 should make the other LED
  84:../src/main.c ****  *    stop & restart blinking.
  85:../src/main.c ****  *
  86:../src/main.c ****  */
  87:../src/main.c **** /*
  88:../src/main.c ****  * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
  89:../src/main.c ****  */
  90:../src/main.c **** 
  91:../src/main.c **** #include "asf.h"
  92:../src/main.c **** #include "stdio_serial.h"
  93:../src/main.c **** #include "conf_board.h"
  94:../src/main.c **** #include "conf_clock.h"
  95:../src/main.c **** #include "conf_spi.h"
  96:../src/main.c **** #include "mdelay.h"
  97:../src/main.c **** #include "ili93xx.h"
  98:../src/main.c **** 
  99:../src/main.c **** /*
 100:../src/main.c ****  * Z_THRESHOLD threshold for touch IC.
 101:../src/main.c ****  */
 102:../src/main.c **** #define Z_THRESHOLD     400
 103:../src/main.c **** /* SPI Communicate buffer size. */
 104:../src/main.c **** #define COMM_BUFFER_SIZE   64
 105:../src/main.c **** 
 106:../src/main.c **** /** IRQ priority for PIO (The lower the value, the greater the priority) */
 107:../src/main.c **** // [main_def_pio_irq_prior]
 108:../src/main.c **** #define IRQ_PRIOR_PIO    0
 109:../src/main.c **** // [main_def_pio_irq_prior]
 110:../src/main.c **** 
 111:../src/main.c **** /** LED0 blink time, LED1 blink half this time, in ms */
 112:../src/main.c **** #define BLINK_PERIOD     1000
 113:../src/main.c **** 
 114:../src/main.c **** #define STRING_EOL    "\r"
 115:../src/main.c **** #define STRING_HEADER "-- Getting Started Example --\r\n" \
 116:../src/main.c **** 		"-- "BOARD_NAME" --\r\n" \
 117:../src/main.c **** 		"-- Compiled: "__DATE__" "__TIME__" --"STRING_EOL
 118:../src/main.c **** 
 119:../src/main.c **** /** LED0 blinking control. */
 120:../src/main.c **** // [main_var_led0_control]
 121:../src/main.c **** volatile bool g_b_led0_active = true;
 122:../src/main.c **** // [main_var_led0_control]
 123:../src/main.c **** 
 124:../src/main.c **** #ifdef LED_YELLOW_GPIO
 125:../src/main.c **** /** LED1 blinking control. */
 126:../src/main.c **** // [main_var_led1_control]
 127:../src/main.c **** volatile bool g_b_led1_active = true;
 128:../src/main.c **** // [main_var_led1_control]
 129:../src/main.c **** #endif
 130:../src/main.c **** 
 131:../src/main.c **** struct ili93xx_opt_t g_ili93xx_display_opt;
 132:../src/main.c **** 
 133:../src/main.c **** /// @cond 0
 134:../src/main.c **** /**INDENT-OFF**/
 135:../src/main.c **** #ifdef __cplusplus
 136:../src/main.c **** extern "C" {
 137:../src/main.c **** #endif
 138:../src/main.c **** /**INDENT-ON**/
 139:../src/main.c **** /// @endcond
 140:../src/main.c **** 
 141:../src/main.c **** 
 142:../src/main.c **** uint16_t reset_program_and_load_SAM_BA = 0;
 143:../src/main.c **** /* Is detected SD card ??
 144:../src/main.c ****  *
 145:../src/main.c ****  */
 146:../src/main.c **** uint8_t card_detect = 0;
 147:../src/main.c **** 
 148:../src/main.c **** /**
 149:../src/main.c ****  *  \brief Process Buttons Events
 150:../src/main.c ****  *
 151:../src/main.c ****  *  Change active states of LEDs when corresponding button events happened.
 152:../src/main.c ****  */
 153:../src/main.c **** static void ProcessButtonEvt(uint8_t uc_button)
 154:../src/main.c **** {
 155:../src/main.c **** // [main_button1_evnt_process]
 156:../src/main.c ****   if (uc_button == 0)
 157:../src/main.c ****     {
 158:../src/main.c **** /*      g_b_led0_active = !g_b_led0_active;
 159:../src/main.c ****       if (!g_b_led0_active)
 160:../src/main.c **** 	{
 161:../src/main.c **** 	ioport_set_pin_level(LED0_GPIO, IOPORT_PIN_LEVEL_HIGH);
 162:../src/main.c **** 	}*/
 163:../src/main.c **** 
 164:../src/main.c ****       reset_program_and_load_SAM_BA = 1;
 165:../src/main.c ****     }
 166:../src/main.c **** 
 167:../src/main.c **** // [main_button1_evnt_process]
 168:../src/main.c **** #ifdef LED_YELLOW_GPIO
 169:../src/main.c ****   else {
 170:../src/main.c **** // [main_button2_evnt_process]
 171:../src/main.c ****       g_b_led1_active = !g_b_led1_active;
 172:../src/main.c **** 
 173:../src/main.c ****       /* Enable LED#2 and TC if they were enabled */
 174:../src/main.c ****       if (g_b_led1_active) {
 175:../src/main.c **** 	ioport_set_pin_level(LED_YELLOW_GPIO, IOPORT_PIN_LEVEL_LOW);
 176:../src/main.c **** 	tc_start(TC0, 0);
 177:../src/main.c ****       }
 178:../src/main.c ****       /* Disable LED#2 and TC if they were disabled */
 179:../src/main.c ****       else {
 180:../src/main.c **** 	ioport_set_pin_level(LED_YELLOW_GPIO, IOPORT_PIN_LEVEL_HIGH);
 181:../src/main.c **** 	tc_stop(TC0, 0);
 182:../src/main.c ****       }
 183:../src/main.c **** 
 184:../src/main.c **** // [main_button2_evnt_process]
 185:../src/main.c ****   }
 186:../src/main.c **** #endif
 187:../src/main.c **** }
 188:../src/main.c **** 
 189:../src/main.c **** 
 190:../src/main.c **** /**
 191:../src/main.c ****  *  \brief Handler for Button 1 rising edge interrupt.
 192:../src/main.c ****  *
 193:../src/main.c ****  *  Handle process led1 status change.
 194:../src/main.c ****  */
 195:../src/main.c **** // [main_button1_handler]
 196:../src/main.c **** static void Button1_Handler(uint32_t id, uint32_t mask)
 197:../src/main.c **** {
 198:../src/main.c ****   if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) { ProcessButtonEvt(0); }
 199:../src/main.c **** }
 200:../src/main.c **** // [main_button1_handler]
 201:../src/main.c **** 
 202:../src/main.c **** #ifndef BOARD_NO_PUSHBUTTON_2
 203:../src/main.c **** /**
 204:../src/main.c ****  *  \brief Handler for Button 2 falling edge interrupt.
 205:../src/main.c ****  *
 206:../src/main.c ****  */
 207:../src/main.c **** // [main_button2_handler] 
 208:../src/main.c **** static void Button2_Handler(uint32_t id, uint32_t mask)
 209:../src/main.c **** {
 210:../src/main.c ****   if (PIN_PUSHBUTTON_2_ID == id && PIN_PUSHBUTTON_2_MASK == mask) { ProcessButtonEvt(1); }
 211:../src/main.c **** }
 212:../src/main.c **** // [main_button2_handler]
 213:../src/main.c **** #endif
 214:../src/main.c **** 
 215:../src/main.c **** /**
 216:../src/main.c ****  *  \brief Handler for Sd MMC card detect input
 217:../src/main.c ****  *
 218:../src/main.c ****  */
 219:../src/main.c **** static void SD_MMC_CD_Handler(uint32_t id, uint32_t mask)
 220:../src/main.c **** {
  27              		.loc 1 220 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
 221:../src/main.c ****   card_detect = 1;
  33              		.loc 1 221 0
  34 0000 0122     		movs	r2, #1
  35 0002 014B     		ldr	r3, .L2
  36 0004 1A70     		strb	r2, [r3]
  37 0006 7047     		bx	lr
  38              	.L3:
  39              		.align	2
  40              	.L2:
  41 0008 00000000 		.word	.LANCHOR0
  42              		.cfi_endproc
  43              	.LFE178:
  45              		.section	.text.usart_serial_getchar,"ax",%progbits
  46              		.align	2
  47              		.thumb
  48              		.thumb_func
  50              	usart_serial_getchar:
  51              	.LFB137:
  52              		.file 2 "/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h"
   1:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** /**
   2:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \file
   3:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
   4:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \brief Uart Serial for SAM.
   5:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
   6:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * Copyright (c) 2011-2015 Atmel Corporation. All rights reserved.
   7:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
   8:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \asf_license_start
   9:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  10:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \page License
  11:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  12:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * Redistribution and use in source and binary forms, with or without
  13:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * modification, are permitted provided that the following conditions are met:
  14:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  15:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *    this list of conditions and the following disclaimer.
  17:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  18:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *    and/or other materials provided with the distribution.
  21:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  22:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *    from this software without specific prior written permission.
  24:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  25:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  26:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *    Atmel microcontroller product.
  27:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  28:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  40:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \asf_license_stop
  41:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  42:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  */
  43:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** /*
  44:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
  45:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  */
  46:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #ifndef _UART_SERIAL_H_
  47:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #define _UART_SERIAL_H_
  48:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  49:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #include "compiler.h"
  50:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #include "sysclk.h"
  51:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
  52:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #include "flexcom.h"
  53:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
  54:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if ((!SAM4L) && (!SAMG55))
  55:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #include "uart.h"
  56:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
  57:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #include "usart.h"
  58:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  59:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** /** 
  60:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \name Serial Management Configuration
  61:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  */
  62:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** //! @{
  63:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #include "conf_uart_serial.h"
  64:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  65:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** //! @}
  66:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  67:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** /** Input parameters when initializing RS232 and similar modes. */
  68:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** typedef struct uart_rs232_options {
  69:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	/** Set baud rate of the USART (unused in slave modes). */
  70:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uint32_t baudrate;
  71:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  72:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	/** Number of bits to transmit as a character (5-bit to 9-bit). */
  73:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uint32_t charlength;
  74:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  75:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	/**
  76:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	 * Parity type: USART_PMODE_DISABLED_gc, USART_PMODE_EVEN_gc,
  77:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	 * USART_PMODE_ODD_gc.
  78:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	 */
  79:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uint32_t paritytype;
  80:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  81:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	/** 1, 1.5 or 2 stop bits. */
  82:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uint32_t stopbits;
  83:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  84:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** } usart_rs232_options_t;
  85:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  86:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** typedef usart_rs232_options_t usart_serial_options_t;
  87:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  88:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** typedef Usart *usart_if;
  89:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
  90:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** /** 
  91:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \brief Initializes the Usart in master mode.
  92:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
  93:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \param p_usart  Base address of the USART instance.
  94:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \param opt      Options needed to set up RS232 communication (see
  95:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \ref usart_options_t).
  96:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  */
  97:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** static inline void usart_serial_init(usart_if p_usart,
  98:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_serial_options_t *opt)
  99:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** {
 100:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if ((!SAM4L) && (!SAMG55))
 101:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	sam_uart_opt_t uart_settings;
 102:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uart_settings.ul_mck = sysclk_get_peripheral_hz();
 103:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uart_settings.ul_baudrate = opt->baudrate;
 104:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uart_settings.ul_mode = opt->paritytype;
 105:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 106:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 107:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	sam_usart_opt_t usart_settings;
 108:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	usart_settings.baudrate = opt->baudrate;
 109:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	usart_settings.char_length = opt->charlength;
 110:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	usart_settings.parity_type = opt->paritytype;
 111:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	usart_settings.stop_bits= opt->stopbits;
 112:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
 113:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	
 114:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #ifdef UART
 115:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART == (Uart*)p_usart) {
 116:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_UART);
 117:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure UART */
 118:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		uart_init((Uart*)p_usart, &uart_settings);
 119:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 120:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 121:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART0
 122:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART0 == (Uart*)p_usart) {
 123:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_UART0);
 124:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure UART */
 125:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		uart_init((Uart*)p_usart, &uart_settings);
 126:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 127:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 128:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART1
 129:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART1 == (Uart*)p_usart) {
 130:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_UART1);
 131:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure UART */
 132:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		uart_init((Uart*)p_usart, &uart_settings);
 133:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 134:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 135:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART2
 136:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART2 == (Uart*)p_usart) {
 137:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_UART2);
 138:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure UART */
 139:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		uart_init((Uart*)p_usart, &uart_settings);
 140:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 141:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 142:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART3
 143:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART3 == (Uart*)p_usart) {
 144:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_UART3);
 145:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure UART */
 146:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		uart_init((Uart*)p_usart, &uart_settings);
 147:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 148:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 149:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif /* ifdef UART */
 150:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 151:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 152:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #ifdef USART
 153:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART == p_usart) {
 154:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 155:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART);
 156:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 157:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 158:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 159:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 160:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 161:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 162:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 163:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 164:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 165:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 166:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 167:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 168:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 169:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 170:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 171:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART0
 172:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART0 == p_usart) {
 173:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 174:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
 175:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_enable(FLEXCOM0);
 176:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
 177:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 178:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART0);
 179:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 180:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 181:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 182:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 183:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 184:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 185:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 186:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 187:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 188:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 189:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 190:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 191:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 192:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 193:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 194:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 195:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART1
 196:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART1 == p_usart) {
 197:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 198:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
 199:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_enable(FLEXCOM1);
 200:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
 201:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 202:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART1);
 203:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 204:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 205:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 206:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 207:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 208:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 209:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 210:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 211:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 212:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 213:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 214:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 215:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 216:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 217:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 218:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 219:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART2
 220:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART2 == p_usart) {
 221:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 222:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
 223:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_enable(FLEXCOM2);
 224:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
 225:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 226:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART2);
 227:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 228:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 229:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 230:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 231:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 232:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 233:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 234:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 235:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 236:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 237:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 238:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 239:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 240:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 241:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 242:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 243:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART3
 244:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART3 == p_usart) {
 245:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 246:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
 247:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_enable(FLEXCOM3);
 248:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_set_opmode(FLEXCOM3, FLEXCOM_USART);
 249:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 250:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART3);
 251:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 252:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 253:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 254:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 255:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 256:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 257:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 258:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 259:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 260:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 261:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 262:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 263:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 264:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 265:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 266:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 267:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART4
 268:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART4 == p_usart) {
 269:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 270:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
 271:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_enable(FLEXCOM4);
 272:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_set_opmode(FLEXCOM4, FLEXCOM_USART);
 273:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 274:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART4);
 275:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 276:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 277:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 278:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 279:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 280:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 281:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 282:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 283:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 284:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 285:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 286:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 287:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 288:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 289:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 290:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 291:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART5
 292:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART5 == p_usart) {
 293:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 294:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
 295:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_enable(FLEXCOM5);
 296:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_set_opmode(FLEXCOM5, FLEXCOM_USART);
 297:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 298:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART5);
 299:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 300:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 301:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 302:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 303:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 304:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 305:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 306:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 307:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 308:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 309:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 310:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 311:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 312:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 313:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 314:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 315:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART6
 316:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART6 == p_usart) {
 317:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 318:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
 319:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_enable(FLEXCOM6);
 320:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_set_opmode(FLEXCOM6, FLEXCOM_USART);
 321:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 322:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART6);
 323:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 324:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 325:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 326:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 327:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 328:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 329:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 330:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 331:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 332:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 333:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 334:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 335:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 336:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 337:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 338:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 339:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART7
 340:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART7 == p_usart) {
 341:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (!SAM4L)
 342:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAMG55)
 343:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_enable(FLEXCOM7);
 344:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		flexcom_set_opmode(FLEXCOM7, FLEXCOM_USART);
 345:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 346:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(ID_USART7);
 347:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 348:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 349:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 350:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_hz());
 351:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 352:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #if (SAM4L)
 353:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		sysclk_enable_peripheral_clock(p_usart);
 354:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Configure USART */
 355:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_init_rs232(p_usart, &usart_settings,
 356:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 				sysclk_get_peripheral_bus_hz(p_usart));
 357:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 358:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		/* Enable the receiver and transmitter. */
 359:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_tx(p_usart);
 360:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		usart_enable_rx(p_usart);
 361:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 362:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 363:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 364:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif /* ifdef USART */
 365:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 366:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** }
 367:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 368:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** /**
 369:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \brief Sends a character with the USART.
 370:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
 371:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \param p_usart   Base address of the USART instance.
 372:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \param c       Character to write.
 373:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
 374:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \return Status.
 375:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *   \retval 1  The character was written.
 376:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *   \retval 0  The function timed out before the USART transmitter became
 377:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * ready to send.
 378:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  */
 379:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
 380:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** {
 381:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #ifdef UART
 382:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART == (Uart*)p_usart) {
 383:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_write((Uart*)p_usart, c)!=0);
 384:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 385:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 386:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 387:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART0
 388:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART0 == (Uart*)p_usart) {
 389:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_write((Uart*)p_usart, c)!=0);
 390:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 391:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 392:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 393:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART1
 394:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART1 == (Uart*)p_usart) {
 395:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_write((Uart*)p_usart, c)!=0);
 396:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 397:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 398:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 399:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART2
 400:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART2 == (Uart*)p_usart) {
 401:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_write((Uart*)p_usart, c)!=0);
 402:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 403:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 404:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 405:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART3
 406:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART3 == (Uart*)p_usart) {
 407:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_write((Uart*)p_usart, c)!=0);
 408:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 409:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 410:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 411:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif /* ifdef UART */
 412:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 413:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 414:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #ifdef USART
 415:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART == p_usart) {
 416:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 417:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 418:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 419:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 420:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART0
 421:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART0 == p_usart) {
 422:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 423:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 424:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 425:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 426:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART1
 427:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART1 == p_usart) {
 428:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 429:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 430:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 431:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 432:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART2
 433:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART2 == p_usart) {
 434:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 435:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 436:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 437:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 438:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART3
 439:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART3 == p_usart) {
 440:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 441:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 442:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 443:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 444:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART4
 445:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART4 == p_usart) {
 446:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 447:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 448:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 449:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 450:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART5
 451:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART5 == p_usart) {
 452:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 453:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 454:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 455:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 456:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART6
 457:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART6 == p_usart) {
 458:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 459:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 460:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 461:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 462:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART7
 463:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART7 == p_usart) {
 464:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 465:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 466:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 467:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 468:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif /* ifdef USART */
 469:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 470:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	return 0;
 471:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** }
 472:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** /**
 473:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \brief Waits until a character is received, and returns it.
 474:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
 475:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \param p_usart   Base address of the USART instance.
 476:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  * \param data   Data to read
 477:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  *
 478:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h ****  */
 479:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
 480:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** {
  53              		.loc 2 480 0
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 8
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              	.LVL1:
  58 0000 30B5     		push	{r4, r5, lr}
  59              		.cfi_def_cfa_offset 12
  60              		.cfi_offset 4, -12
  61              		.cfi_offset 5, -8
  62              		.cfi_offset 14, -4
  63 0002 83B0     		sub	sp, sp, #12
  64              		.cfi_def_cfa_offset 24
  65 0004 0446     		mov	r4, r0
  66 0006 0D46     		mov	r5, r1
 481:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uint32_t val = 0;
  67              		.loc 2 481 0
  68 0008 0023     		movs	r3, #0
  69 000a 0193     		str	r3, [sp, #4]
 482:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 483:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	/* Avoid Cppcheck Warning */
 484:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	UNUSED(val);
 485:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 486:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #ifdef UART
 487:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART == (Uart*)p_usart) {
 488:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_read((Uart*)p_usart, data));
 489:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 490:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 491:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART0
 492:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART0 == (Uart*)p_usart) {
  70              		.loc 2 492 0
  71 000c 154B     		ldr	r3, .L14
  72 000e 9842     		cmp	r0, r3
  73 0010 05D1     		bne	.L5
  74              	.LVL2:
  75              	.L6:
 493:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_read((Uart*)p_usart, data));
  76              		.loc 2 493 0 discriminator 1
  77 0012 2946     		mov	r1, r5
  78 0014 2046     		mov	r0, r4
  79 0016 FFF7FEFF 		bl	uart_read
  80              	.LVL3:
  81 001a 0028     		cmp	r0, #0
  82 001c F9D1     		bne	.L6
  83              	.L5:
 494:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 495:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 496:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART1
 497:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART1 == (Uart*)p_usart) {
  84              		.loc 2 497 0
  85 001e 124B     		ldr	r3, .L14+4
  86 0020 9C42     		cmp	r4, r3
  87 0022 05D1     		bne	.L7
  88              	.L8:
 498:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_read((Uart*)p_usart, data));
  89              		.loc 2 498 0 discriminator 1
  90 0024 2946     		mov	r1, r5
  91 0026 2046     		mov	r0, r4
  92 0028 FFF7FEFF 		bl	uart_read
  93              	.LVL4:
  94 002c 0028     		cmp	r0, #0
  95 002e F9D1     		bne	.L8
  96              	.L7:
 499:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 500:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 501:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART2
 502:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART2 == (Uart*)p_usart) {
 503:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_read((Uart*)p_usart, data));
 504:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 505:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 506:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef UART3
 507:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (UART3 == (Uart*)p_usart) {
 508:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_read((Uart*)p_usart, data));
 509:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 510:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 511:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif /* ifdef UART */
 512:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 513:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 514:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #ifdef USART
 515:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART == p_usart) {
 516:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 517:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 518:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 519:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #else
 520:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART0
 521:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART0 == p_usart) {
  97              		.loc 2 521 0
  98 0030 0E4B     		ldr	r3, .L14+8
  99 0032 9C42     		cmp	r4, r3
 100 0034 08D1     		bne	.L9
 101              	.L10:
 522:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 102              		.loc 2 522 0 discriminator 1
 103 0036 01A9     		add	r1, sp, #4
 104 0038 2046     		mov	r0, r4
 105 003a FFF7FEFF 		bl	usart_read
 106              	.LVL5:
 107 003e 0028     		cmp	r0, #0
 108 0040 F9D1     		bne	.L10
 523:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 109              		.loc 2 523 0
 110 0042 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 111 0046 2B70     		strb	r3, [r5]
 112              	.L9:
 524:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 525:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 526:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART1
 527:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART1 == p_usart) {
 113              		.loc 2 527 0
 114 0048 094B     		ldr	r3, .L14+12
 115 004a 9C42     		cmp	r4, r3
 116 004c 08D1     		bne	.L4
 117              	.L12:
 528:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 118              		.loc 2 528 0 discriminator 1
 119 004e 01A9     		add	r1, sp, #4
 120 0050 2046     		mov	r0, r4
 121 0052 FFF7FEFF 		bl	usart_read
 122              	.LVL6:
 123 0056 0028     		cmp	r0, #0
 124 0058 F9D1     		bne	.L12
 529:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 125              		.loc 2 529 0
 126 005a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 127 005e 2B70     		strb	r3, [r5]
 128              	.L4:
 530:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 531:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 532:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART2
 533:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART2 == p_usart) {
 534:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 535:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 536:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 537:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 538:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART3
 539:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART3 == p_usart) {
 540:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 541:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 542:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 543:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 544:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART4
 545:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART4 == p_usart) {
 546:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 547:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 548:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 549:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 550:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART5
 551:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART5 == p_usart) {
 552:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 553:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 554:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 555:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 556:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART6
 557:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART6 == p_usart) {
 558:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 559:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 560:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 561:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 562:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # ifdef USART7
 563:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	if (USART7 == p_usart) {
 564:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_read(p_usart, &val));
 565:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		*data = (uint8_t)(val & 0xFF);
 566:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 567:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** # endif
 568:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif /* ifdef USART */
 569:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 
 570:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** }
 129              		.loc 2 570 0
 130 0060 03B0     		add	sp, sp, #12
 131              		.cfi_def_cfa_offset 12
 132              		@ sp needed
 133 0062 30BD     		pop	{r4, r5, pc}
 134              	.LVL7:
 135              	.L15:
 136              		.align	2
 137              	.L14:
 138 0064 00060E40 		.word	1074660864
 139 0068 00080E40 		.word	1074661376
 140 006c 00400240 		.word	1073889280
 141 0070 00800240 		.word	1073905664
 142              		.cfi_endproc
 143              	.LFE137:
 145              		.section	.text.usart_serial_putchar,"ax",%progbits
 146              		.align	2
 147              		.thumb
 148              		.thumb_func
 150              	usart_serial_putchar:
 151              	.LFB136:
 380:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #ifdef UART
 152              		.loc 2 380 0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              	.LVL8:
 157 0000 38B5     		push	{r3, r4, r5, lr}
 158              		.cfi_def_cfa_offset 16
 159              		.cfi_offset 3, -16
 160              		.cfi_offset 4, -12
 161              		.cfi_offset 5, -8
 162              		.cfi_offset 14, -4
 163 0002 0446     		mov	r4, r0
 164 0004 0D46     		mov	r5, r1
 388:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_write((Uart*)p_usart, c)!=0);
 165              		.loc 2 388 0
 166 0006 174B     		ldr	r3, .L27
 167 0008 9842     		cmp	r0, r3
 168 000a 07D1     		bne	.L17
 169              	.LVL9:
 170              	.L18:
 389:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 171              		.loc 2 389 0 discriminator 1
 172 000c 2946     		mov	r1, r5
 173 000e 2046     		mov	r0, r4
 174 0010 FFF7FEFF 		bl	uart_write
 175              	.LVL10:
 176 0014 0028     		cmp	r0, #0
 177 0016 F9D1     		bne	.L18
 390:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 178              		.loc 2 390 0
 179 0018 0120     		movs	r0, #1
 180 001a 38BD     		pop	{r3, r4, r5, pc}
 181              	.LVL11:
 182              	.L17:
 394:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (uart_write((Uart*)p_usart, c)!=0);
 183              		.loc 2 394 0
 184 001c 124B     		ldr	r3, .L27+4
 185 001e 9842     		cmp	r0, r3
 186 0020 07D1     		bne	.L20
 187              	.LVL12:
 188              	.L21:
 395:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 189              		.loc 2 395 0 discriminator 1
 190 0022 2946     		mov	r1, r5
 191 0024 2046     		mov	r0, r4
 192 0026 FFF7FEFF 		bl	uart_write
 193              	.LVL13:
 194 002a 0028     		cmp	r0, #0
 195 002c F9D1     		bne	.L21
 396:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 196              		.loc 2 396 0
 197 002e 0120     		movs	r0, #1
 198 0030 38BD     		pop	{r3, r4, r5, pc}
 199              	.LVL14:
 200              	.L20:
 421:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 201              		.loc 2 421 0
 202 0032 0E4B     		ldr	r3, .L27+8
 203 0034 9842     		cmp	r0, r3
 204 0036 07D1     		bne	.L22
 205              	.LVL15:
 206              	.L23:
 422:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 207              		.loc 2 422 0 discriminator 1
 208 0038 2946     		mov	r1, r5
 209 003a 2046     		mov	r0, r4
 210 003c FFF7FEFF 		bl	usart_write
 211              	.LVL16:
 212 0040 0028     		cmp	r0, #0
 213 0042 F9D1     		bne	.L23
 423:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 214              		.loc 2 423 0
 215 0044 0120     		movs	r0, #1
 216 0046 38BD     		pop	{r3, r4, r5, pc}
 217              	.LVL17:
 218              	.L22:
 427:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		while (usart_write(p_usart, c)!=0);
 219              		.loc 2 427 0
 220 0048 094B     		ldr	r3, .L27+12
 221 004a 9842     		cmp	r0, r3
 222 004c 07D1     		bne	.L25
 223              	.LVL18:
 224              	.L24:
 428:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 		return 1;
 225              		.loc 2 428 0 discriminator 1
 226 004e 2946     		mov	r1, r5
 227 0050 2046     		mov	r0, r4
 228 0052 FFF7FEFF 		bl	usart_write
 229              	.LVL19:
 230 0056 0028     		cmp	r0, #0
 231 0058 F9D1     		bne	.L24
 429:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 232              		.loc 2 429 0
 233 005a 0120     		movs	r0, #1
 234 005c 38BD     		pop	{r3, r4, r5, pc}
 235              	.LVL20:
 236              	.L25:
 470:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** }
 237              		.loc 2 470 0
 238 005e 0020     		movs	r0, #0
 239              	.LVL21:
 471:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** /**
 240              		.loc 2 471 0
 241 0060 38BD     		pop	{r3, r4, r5, pc}
 242              	.LVL22:
 243              	.L28:
 244 0062 00BF     		.align	2
 245              	.L27:
 246 0064 00060E40 		.word	1074660864
 247 0068 00080E40 		.word	1074661376
 248 006c 00400240 		.word	1073889280
 249 0070 00800240 		.word	1073905664
 250              		.cfi_endproc
 251              	.LFE136:
 253              		.section	.text.configure_tc,"ax",%progbits
 254              		.align	2
 255              		.thumb
 256              		.thumb_func
 258              	configure_tc:
 259              	.LFB182:
 222:../src/main.c **** //  ioport_toggle_pin_level(LED_GREEN_GPIO);
 223:../src/main.c **** }
 224:../src/main.c **** /**
 225:../src/main.c ****  *  \brief Configure the Pushbuttons
 226:../src/main.c ****  *
 227:../src/main.c ****  *  Configure the PIO as inputs and generate corresponding interrupt when
 228:../src/main.c ****  *  pressed or released.
 229:../src/main.c ****  */
 230:../src/main.c **** static void configure_buttons(void)
 231:../src/main.c **** {
 232:../src/main.c **** // [main_button1_configure]
 233:../src/main.c **** 	/* Configure Pushbutton 1 */
 234:../src/main.c **** 	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
 235:../src/main.c **** 	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
 236:../src/main.c **** 	/* Interrupt on rising edge  */
 237:../src/main.c **** 	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
 238:../src/main.c **** 			PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
 239:../src/main.c **** 	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
 240:../src/main.c **** 	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO,
 241:../src/main.c **** 			(IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
 242:../src/main.c **** 	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
 243:../src/main.c **** // [main_button1_configure]
 244:../src/main.c **** #ifndef BOARD_NO_PUSHBUTTON_2
 245:../src/main.c **** // [main_button2_configure]
 246:../src/main.c **** 	/* Configure Pushbutton 2 */
 247:../src/main.c **** 	pmc_enable_periph_clk(PIN_PUSHBUTTON_2_ID);
 248:../src/main.c **** 	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
 249:../src/main.c **** 	/* Interrupt on falling edge */
 250:../src/main.c **** 	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID,
 251:../src/main.c **** 			PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, Button2_Handler);
 252:../src/main.c **** 	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_2_ID);
 253:../src/main.c **** 	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO,
 254:../src/main.c **** 			(IRQn_Type) PIN_PUSHBUTTON_2_ID, IRQ_PRIOR_PIO);
 255:../src/main.c **** 	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
 256:../src/main.c **** // [main_button2_configure]
 257:../src/main.c **** #endif
 258:../src/main.c **** }
 259:../src/main.c **** 
 260:../src/main.c **** /**
 261:../src/main.c ****  *  \brief Configure the Pushbuttons
 262:../src/main.c ****  *
 263:../src/main.c ****  *  Configure the PIO as inputs and generate corresponding interrupt when
 264:../src/main.c ****  *  pressed or released.
 265:../src/main.c ****  */
 266:../src/main.c **** static void configure_SD_CD_input(void)
 267:../src/main.c **** {
 268:../src/main.c ****   /* Configure Pushbutton 2 */
 269:../src/main.c ****   pmc_enable_periph_clk(SD_MMC_0_CD_PIO_ID);
 270:../src/main.c ****   pio_set_debounce_filter(SD_MMC_0_CD_PIO, SD_MMC_0_CD_MASK, 10);
 271:../src/main.c ****   /* Interrupt on falling edge */
 272:../src/main.c ****   pio_handler_set(SD_MMC_0_CD_PIO, SD_MMC_0_CD_PIO_ID, SD_MMC_0_CD_MASK, SD_MMC_0_CD_ATTR, SD_MMC_C
 273:../src/main.c ****   NVIC_EnableIRQ((IRQn_Type) SD_MMC_0_CD_PIO_ID);
 274:../src/main.c ****   pio_handler_set_priority(SD_MMC_0_CD_PIO, (IRQn_Type) SD_MMC_0_CD_PIO_ID, IRQ_PRIOR_PIO);
 275:../src/main.c ****   pio_enable_interrupt(SD_MMC_0_CD_PIO, SD_MMC_0_CD_MASK);
 276:../src/main.c **** };
 277:../src/main.c **** 
 278:../src/main.c **** /**
 279:../src/main.c ****  *  Interrupt handler for TC0 interrupt. Toggles the state of LED\#2.
 280:../src/main.c ****  */
 281:../src/main.c **** // [main_tc0_handler]
 282:../src/main.c **** #ifndef BOARD_NO_LED_1
 283:../src/main.c **** void TC0_Handler(void)
 284:../src/main.c **** {
 285:../src/main.c **** 	volatile uint32_t ul_dummy;
 286:../src/main.c **** 
 287:../src/main.c **** 	/* Clear status bit to acknowledge interrupt */
 288:../src/main.c **** 	ul_dummy = tc_get_status(TC0, 0);
 289:../src/main.c **** 
 290:../src/main.c **** 	/* Avoid compiler warning */
 291:../src/main.c **** 	UNUSED(ul_dummy);
 292:../src/main.c **** 
 293:../src/main.c **** #ifdef LED_YELLOW_GPIO
 294:../src/main.c **** 	/** Toggle LED state. */
 295:../src/main.c **** 	ioport_toggle_pin_level(LED_YELLOW_GPIO);
 296:../src/main.c **** #endif
 297:../src/main.c **** 
 298:../src/main.c **** //	printf("2 ");
 299:../src/main.c **** }
 300:../src/main.c **** // [main_tc0_handler]
 301:../src/main.c **** 
 302:../src/main.c **** /**
 303:../src/main.c ****  *  Configure Timer Counter 0 to generate an interrupt every 250ms.
 304:../src/main.c ****  */
 305:../src/main.c **** // [main_tc_configure]
 306:../src/main.c **** static void configure_tc(void)
 307:../src/main.c **** {
 260              		.loc 1 307 0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 8
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264 0000 30B5     		push	{r4, r5, lr}
 265              		.cfi_def_cfa_offset 12
 266              		.cfi_offset 4, -12
 267              		.cfi_offset 5, -8
 268              		.cfi_offset 14, -4
 269 0002 85B0     		sub	sp, sp, #20
 270              		.cfi_def_cfa_offset 32
 308:../src/main.c **** 	uint32_t ul_div;
 309:../src/main.c **** 	uint32_t ul_tcclks;
 310:../src/main.c **** 	uint32_t ul_sysclk = sysclk_get_cpu_hz();
 311:../src/main.c **** 
 312:../src/main.c **** 	/* Configure PMC */
 313:../src/main.c **** 	pmc_enable_periph_clk(ID_TC0);
 271              		.loc 1 313 0
 272 0004 1720     		movs	r0, #23
 273 0006 FFF7FEFF 		bl	pmc_enable_periph_clk
 274              	.LVL23:
 314:../src/main.c **** #if SAMG55
 315:../src/main.c **** 	/* Enable PCK output */
 316:../src/main.c **** 	pmc_disable_pck(PMC_PCK_3);
 317:../src/main.c **** 	pmc_switch_pck_to_sclk(PMC_PCK_3, PMC_PCK_PRES_CLK_1);
 318:../src/main.c **** 	pmc_enable_pck(PMC_PCK_3);
 319:../src/main.c **** #endif
 320:../src/main.c **** 
 321:../src/main.c **** 	/** Configure TC for a 4Hz frequency and trigger on RC compare. */
 322:../src/main.c **** 	tc_find_mck_divisor(4, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
 275              		.loc 1 322 0
 276 000a 164C     		ldr	r4, .L32
 277 000c 0094     		str	r4, [sp]
 278 000e 02AB     		add	r3, sp, #8
 279 0010 03AA     		add	r2, sp, #12
 280 0012 2146     		mov	r1, r4
 281 0014 0420     		movs	r0, #4
 282 0016 FFF7FEFF 		bl	tc_find_mck_divisor
 283              	.LVL24:
 323:../src/main.c **** 	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
 284              		.loc 1 323 0
 285 001a 134D     		ldr	r5, .L32+4
 286 001c 029A     		ldr	r2, [sp, #8]
 287 001e 42F48042 		orr	r2, r2, #16384
 288 0022 0021     		movs	r1, #0
 289 0024 2846     		mov	r0, r5
 290 0026 FFF7FEFF 		bl	tc_init
 291              	.LVL25:
 324:../src/main.c **** 	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / 4);
 292              		.loc 1 324 0
 293 002a 039A     		ldr	r2, [sp, #12]
 294 002c B4FBF2F2 		udiv	r2, r4, r2
 295 0030 9208     		lsrs	r2, r2, #2
 296 0032 0021     		movs	r1, #0
 297 0034 2846     		mov	r0, r5
 298 0036 FFF7FEFF 		bl	tc_write_rc
 299              	.LVL26:
 300              	.LBB154:
 301              	.LBB155:
 302              		.file 3 "/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h"
   1:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /**************************************************************************//**
   2:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @file     core_cm3.h
   3:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @version  V4.00
   5:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @date     22. August 2014
   6:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *
   7:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  * @note
   8:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *
   9:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  ******************************************************************************/
  10:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  12:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    All rights reserved.
  13:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      to endorse or promote products derived from this software without
  22:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      specific prior written permission.
  23:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    *
  24:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  37:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  38:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if defined ( __ICCARM__ )
  39:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
  41:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  42:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  45:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifdef __cplusplus
  46:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  extern "C" {
  47:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
  48:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  49:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  52:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  55:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      Unions are used for effective representation of core registers.
  57:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  58:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
  61:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  62:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  63:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*******************************************************************************
  64:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *                 CMSIS definitions
  65:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  ******************************************************************************/
  66:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup Cortex_M3
  67:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
  68:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
  69:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  70:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*  CMSIS CM3 definitions */
  71:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  76:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  78:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  79:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if   defined ( __CC_ARM )
  80:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  84:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __GNUC__ )
  85:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  89:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __ICCARM__ )
  90:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  94:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __TMS470__ )
  95:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
  98:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __TASKING__ )
  99:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 103:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __CSMC__ )
 104:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __packed
 105:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 109:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 110:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 111:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     This core does not support an FPU at all
 113:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** */
 114:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __FPU_USED       0
 115:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 116:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if defined ( __CC_ARM )
 117:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 120:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 121:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __GNUC__ )
 122:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 125:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 126:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __ICCARM__ )
 127:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined __ARMVFP__
 128:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 130:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 131:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __TMS470__ )
 132:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 135:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 136:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __TASKING__ )
 137:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if defined __FPU_VFP__
 138:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 140:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 141:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 145:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 146:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 147:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 150:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 151:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifdef __cplusplus
 152:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
 153:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 154:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 155:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 157:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 159:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 162:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifdef __cplusplus
 163:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  extern "C" {
 164:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 165:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 166:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* check device defines and use defaults */
 167:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #ifndef __CM3_REV
 169:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #define __CM3_REV               0x0200
 170:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 172:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 173:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #ifndef __MPU_PRESENT
 174:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #define __MPU_PRESENT             0
 175:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 177:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 178:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 182:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 183:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #endif
 187:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 188:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 189:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /**
 191:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 193:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \li to specify the access to peripheral variables.
 195:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** */
 197:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #ifdef __cplusplus
 198:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 200:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 202:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 205:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group Cortex_M3 */
 206:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 207:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 208:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 209:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*******************************************************************************
 210:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *                 Register Abstraction
 211:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   Core Register contain:
 212:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core Register
 213:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core NVIC Register
 214:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core SCB Register
 215:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core SysTick Register
 216:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core Debug Register
 217:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core MPU Register
 218:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  ******************************************************************************/
 219:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** */
 222:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 223:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief  Core Register type definitions.
 226:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 227:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 228:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 229:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 231:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef union
 232:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 233:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   struct
 234:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 235:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__CORTEX_M != 0x04)
 236:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 237:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 238:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 239:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 240:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 241:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 242:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 243:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 244:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 245:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 246:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 247:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } APSR_Type;
 250:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 251:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 252:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 253:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 254:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef union
 255:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 256:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   struct
 257:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 258:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 260:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 261:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 262:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } IPSR_Type;
 263:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 264:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 265:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 266:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 267:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef union
 268:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 269:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   struct
 270:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 271:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 272:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__CORTEX_M != 0x04)
 273:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 274:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 275:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 276:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 277:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 278:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 279:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 280:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 281:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 282:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 283:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 284:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 285:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 286:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 287:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 288:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } xPSR_Type;
 289:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 290:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 291:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 292:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 293:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef union
 294:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 295:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   struct
 296:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 297:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 298:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 299:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 300:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 301:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 302:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 303:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } CONTROL_Type;
 304:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 305:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_CORE */
 306:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 307:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 308:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup    CMSIS_core_register
 309:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 310:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 311:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 312:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 313:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 314:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 315:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 316:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 317:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 318:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 319:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[24];
 320:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 321:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RSERVED1[24];
 322:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 323:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED2[24];
 324:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 325:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED3[24];
 326:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 327:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED4[56];
 328:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 329:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED5[644];
 330:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 331:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }  NVIC_Type;
 332:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 333:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 334:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 335:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 336:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 337:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 338:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 339:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 340:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 341:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 342:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 343:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 344:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 345:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 346:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 347:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 348:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 349:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 350:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 351:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 352:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 353:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 354:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 355:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 356:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 357:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 358:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 359:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 360:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 361:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 362:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 363:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 364:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 365:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 366:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 367:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 368:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 369:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[5];
 370:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 371:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } SCB_Type;
 372:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 373:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB CPUID Register Definitions */
 374:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 375:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 376:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 377:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 378:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 379:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 380:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 381:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 382:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 383:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 384:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 385:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 386:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 387:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 388:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 389:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 390:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 391:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 392:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 393:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 394:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 395:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 396:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 397:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 398:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 399:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 400:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 401:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 402:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 403:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 404:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 405:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 406:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 407:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 408:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 409:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 410:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 411:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 412:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 413:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 414:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 415:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 416:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 417:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 418:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 419:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 420:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 421:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 422:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 423:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 424:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 425:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 426:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 427:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 428:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 429:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 430:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 431:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 432:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 433:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 434:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 435:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 436:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 437:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 438:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 439:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 440:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 441:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 442:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 443:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 444:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 445:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 446:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 447:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 448:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 449:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 450:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 451:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 452:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 453:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 454:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB System Control Register Definitions */
 455:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 456:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 457:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 458:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 459:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 460:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 461:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 462:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 463:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 464:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 465:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 466:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 467:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 468:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 469:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 470:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 471:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 472:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 473:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 474:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 475:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 476:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 477:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 478:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 479:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 480:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 481:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 482:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 483:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 484:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 485:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 486:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 487:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 488:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 489:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 490:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 491:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 492:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 493:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 494:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 495:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 496:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 497:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 498:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 499:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 500:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 501:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 502:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 503:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 504:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 505:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 506:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 507:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 508:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 509:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 510:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 511:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 512:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 513:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 514:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 515:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 516:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 517:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 518:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 519:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 520:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 521:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 522:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 523:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 524:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 525:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 526:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 527:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 528:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 529:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 530:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 531:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 532:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 533:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 534:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 535:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 536:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 537:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 538:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 539:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 540:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 541:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 542:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 543:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 544:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 545:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 546:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 547:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 548:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 549:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 550:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 551:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 552:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 553:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 554:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 555:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 556:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 557:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 558:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 559:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 560:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 561:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 562:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_SCB */
 563:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 564:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 565:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 566:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 567:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 568:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 569:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 570:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 571:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 572:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 573:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 574:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 575:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[1];
 576:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 577:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 578:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 579:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #else
 580:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED1[1];
 581:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
 582:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } SCnSCB_Type;
 583:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 584:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 585:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 586:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 587:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 588:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Auxiliary Control Register Definitions */
 589:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 590:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 591:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 592:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 593:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 594:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 595:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 596:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 597:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 598:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 599:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 600:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 601:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 602:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 603:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 604:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 605:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 606:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 607:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 608:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 609:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 610:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 611:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 612:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 613:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 614:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 615:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 616:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } SysTick_Type;
 617:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 618:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 619:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 620:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 621:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 622:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 623:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 624:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 625:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 626:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 627:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 628:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 629:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 630:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 631:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SysTick Reload Register Definitions */
 632:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 633:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 634:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 635:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SysTick Current Register Definitions */
 636:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 637:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 638:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 639:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* SysTick Calibration Register Definitions */
 640:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 641:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 642:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 643:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 644:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 645:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 646:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 647:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_CALIB_TENMS_Pos)        /*!< SysT
 648:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 649:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 650:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 651:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 652:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 653:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 654:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 655:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 656:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 657:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 658:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 659:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 660:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 661:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 662:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  union
 663:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   {
 664:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 665:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 666:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 667:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 668:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[864];
 669:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 670:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED1[15];
 671:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 672:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED2[15];
 673:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 674:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED3[29];
 675:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 676:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 677:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 678:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED4[43];
 679:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 680:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 681:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED5[6];
 682:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 683:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 684:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 685:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 686:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 687:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 688:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 689:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 690:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 691:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 692:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 693:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 694:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } ITM_Type;
 695:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 696:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 697:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 698:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 699:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 700:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Trace Control Register Definitions */
 701:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 702:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 703:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 704:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 705:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 706:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 707:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 708:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 709:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 710:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 711:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 712:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 713:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 714:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 715:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 716:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 717:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 718:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 719:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 720:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 721:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 722:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 723:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 724:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 725:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 726:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 727:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 728:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Integration Write Register Definitions */
 729:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 730:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 731:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 732:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Integration Read Register Definitions */
 733:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 734:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 735:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 736:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 737:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 738:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 739:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 740:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ITM Lock Status Register Definitions */
 741:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 742:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 743:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 744:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 745:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 746:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 747:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 748:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 749:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 750:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 751:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 752:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 753:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 754:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 755:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 756:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 757:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 758:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 759:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 760:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 761:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 762:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 763:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 764:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 765:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 766:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 767:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 768:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 769:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 770:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 771:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 772:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 773:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 774:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[1];
 775:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 776:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 777:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 778:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED1[1];
 779:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 780:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 781:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 782:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED2[1];
 783:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 784:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 785:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 786:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } DWT_Type;
 787:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 788:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Control Register Definitions */
 789:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 790:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 791:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 792:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 793:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 794:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 795:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 796:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 797:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 798:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 799:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 800:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 801:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 802:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 803:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 804:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 805:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 806:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 807:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 808:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 809:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 810:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 811:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 812:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 813:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 814:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 815:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 816:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 817:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 818:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 819:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 820:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 821:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 822:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 823:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 824:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 825:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 826:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 827:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 828:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 829:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 830:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 831:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 832:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 833:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 834:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 835:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 836:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 837:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 838:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 839:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 840:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 841:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 842:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 843:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT CPI Count Register Definitions */
 844:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 845:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 846:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 847:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 848:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 849:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 850:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 851:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 852:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 853:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 854:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 855:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT LSU Count Register Definitions */
 856:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 857:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 858:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 859:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 860:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 861:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 862:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 863:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 864:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 865:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 866:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 867:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 868:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 869:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 870:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 871:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 872:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 873:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 874:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 875:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 876:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 877:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 878:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 879:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 880:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 881:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 882:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 883:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 884:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 885:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 886:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 887:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 888:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 889:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 890:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 891:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 892:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 893:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 894:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 895:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 896:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 897:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 898:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
 899:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 900:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 901:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
 902:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 903:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 904:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 905:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
 906:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
 907:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
 908:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 909:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 910:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED0[2];
 911:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 912:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED1[55];
 913:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 914:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED2[131];
 915:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 916:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 917:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 918:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED3[759];
 919:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 920:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 921:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 922:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED4[1];
 923:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 924:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 925:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 926:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED5[39];
 927:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 928:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 929:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****        uint32_t RESERVED7[8];
 930:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 931:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 932:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } TPI_Type;
 933:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 934:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 935:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 936:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 937:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 938:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 939:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 940:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 941:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 942:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 943:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 944:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 945:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 946:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 947:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 948:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 949:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 950:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 951:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 952:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 953:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 954:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 955:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 956:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 957:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 958:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 959:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 960:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 961:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 962:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI TRIGGER Register Definitions */
 963:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 964:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 965:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 966:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 967:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 968:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 969:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 970:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 971:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 972:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 973:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 974:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 975:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 976:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 977:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 978:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 979:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 980:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 981:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 982:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 983:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 984:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 985:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 986:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 987:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 988:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
 989:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 990:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 991:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 992:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 993:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 994:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 995:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 996:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 997:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 998:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
 999:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1000:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1001:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1002:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1003:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1004:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1005:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1006:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1007:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1008:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1009:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1010:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1011:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1012:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1013:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1014:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1015:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1016:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1017:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1018:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1019:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1020:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1021:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1022:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI DEVID Register Definitions */
1023:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1024:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1025:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1026:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1027:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1028:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1029:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1030:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1031:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1032:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1033:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1034:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1035:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1036:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1037:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1038:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1039:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1040:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1041:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1042:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1043:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1044:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1045:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1046:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1047:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1048:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1049:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1050:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1051:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__MPU_PRESENT == 1)
1052:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
1053:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1054:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1055:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
1056:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1057:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1058:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1059:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1060:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
1061:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1062:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1063:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1064:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1065:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1066:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1067:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1068:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1069:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1070:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1071:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1072:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1073:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } MPU_Type;
1074:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1075:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Type Register */
1076:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1077:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1078:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1079:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1080:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1081:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1082:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1083:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1084:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1085:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Control Register */
1086:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1087:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1088:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1089:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1090:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1091:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1092:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1093:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1094:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1095:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Region Number Register */
1096:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1097:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1098:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1099:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Region Base Address Register */
1100:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1101:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1102:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1103:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1104:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1105:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1106:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1107:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1108:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1109:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* MPU Region Attribute and Size Register */
1110:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1111:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1112:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1113:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1114:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1115:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1116:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1117:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1118:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1119:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1120:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1121:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1122:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1123:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1124:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1125:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1126:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1127:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1128:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1129:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1130:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1131:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1132:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1133:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1134:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1135:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1136:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1137:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1138:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1139:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1140:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_MPU */
1141:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
1142:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1143:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1144:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_core_register
1145:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1146:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1147:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
1148:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1149:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1150:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1151:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1152:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** typedef struct
1153:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1154:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1155:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1156:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1157:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1158:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** } CoreDebug_Type;
1159:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1160:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Debug Halting Control and Status Register */
1161:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1162:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1163:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1164:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1165:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1166:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1167:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1168:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1169:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1170:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1171:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1172:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1173:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1174:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1175:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1176:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1177:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1178:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1179:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1180:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1181:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1182:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1183:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1184:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1185:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1186:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1187:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1188:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1189:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1190:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1191:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1192:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1193:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1194:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1195:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1196:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1197:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Debug Core Register Selector Register */
1198:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1199:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1200:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1201:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1202:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1203:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1204:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1205:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1206:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1207:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1208:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1209:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1210:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1211:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1212:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1213:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1214:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1215:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1216:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1217:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1218:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1219:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1220:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1221:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1222:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1223:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1224:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1225:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1226:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1227:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1228:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1229:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1230:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1231:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1232:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1233:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1234:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1235:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1236:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1237:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1238:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1239:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1240:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1241:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1242:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1243:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1244:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1245:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1246:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1247:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup    CMSIS_core_register
1248:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1249:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1250:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
1251:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1252:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1253:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1254:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1255:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1256:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1257:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1258:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1259:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1260:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1261:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1262:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1263:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1264:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1265:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1266:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1267:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1268:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1269:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1270:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1271:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1272:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__MPU_PRESENT == 1)
1273:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1274:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1275:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #endif
1276:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1277:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} */
1278:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1279:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1280:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1281:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*******************************************************************************
1282:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  *                Hardware Abstraction Layer
1283:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   Core Function Interface contains:
1284:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core NVIC Functions
1285:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core SysTick Functions
1286:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core Debug Functions
1287:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   - Core Register Access Functions
1288:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  ******************************************************************************/
1289:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1290:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** */
1291:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1292:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1293:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1294:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1295:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1296:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1297:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1298:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     @{
1299:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1300:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1301:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Set Priority Grouping
1302:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1303:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1304:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1305:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   Only values from 0..7 are used.
1306:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   In case of a conflict between priority grouping and available
1307:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1308:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1309:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1310:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1311:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1312:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1313:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t reg_value;
1314:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1315:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1316:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1317:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1318:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   reg_value  =  (reg_value                                 |
1319:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1320:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1321:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   SCB->AIRCR =  reg_value;
1322:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1323:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1324:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1325:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Get Priority Grouping
1326:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1327:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1328:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1329:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1330:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1331:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1332:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1333:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1334:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1335:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1336:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1337:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Enable External Interrupt
1338:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1339:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1340:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1341:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1342:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1343:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1344:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1345:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 303              		.loc 3 1345 0
 304 003a 4FF40002 		mov	r2, #8388608
 305 003e 0B4B     		ldr	r3, .L32+8
 306 0040 1A60     		str	r2, [r3]
 307              	.LVL27:
 308              	.LBE155:
 309              	.LBE154:
 325:../src/main.c **** 
 326:../src/main.c **** 	/* Configure and enable interrupt on RC compare */
 327:../src/main.c **** 	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
 328:../src/main.c **** 	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
 310              		.loc 1 328 0
 311 0042 1022     		movs	r2, #16
 312 0044 0021     		movs	r1, #0
 313 0046 2846     		mov	r0, r5
 314 0048 FFF7FEFF 		bl	tc_enable_interrupt
 315              	.LVL28:
 329:../src/main.c **** 
 330:../src/main.c **** #ifdef LED_YELLOW_GPIO
 331:../src/main.c **** 	/** Start the counter if LED1 is enabled. */
 332:../src/main.c **** 	if (g_b_led1_active) {
 316              		.loc 1 332 0
 317 004c 084B     		ldr	r3, .L32+12
 318 004e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 319 0050 13F0FF0F 		tst	r3, #255
 320 0054 03D0     		beq	.L29
 333:../src/main.c **** 		tc_start(TC0, 0);
 321              		.loc 1 333 0
 322 0056 0021     		movs	r1, #0
 323 0058 2846     		mov	r0, r5
 324 005a FFF7FEFF 		bl	tc_start
 325              	.LVL29:
 326              	.L29:
 334:../src/main.c **** 	}
 335:../src/main.c **** #else
 336:../src/main.c **** 	tc_start(TC0, 0);
 337:../src/main.c **** #endif
 338:../src/main.c **** }
 327              		.loc 1 338 0
 328 005e 05B0     		add	sp, sp, #20
 329              		.cfi_def_cfa_offset 12
 330              		@ sp needed
 331 0060 30BD     		pop	{r4, r5, pc}
 332              	.L33:
 333 0062 00BF     		.align	2
 334              	.L32:
 335 0064 808D5B00 		.word	6000000
 336 0068 00000140 		.word	1073807360
 337 006c 00E100E0 		.word	-536813312
 338 0070 00000000 		.word	.LANCHOR1
 339              		.cfi_endproc
 340              	.LFE182:
 342              		.section	.text.configure_buttons,"ax",%progbits
 343              		.align	2
 344              		.thumb
 345              		.thumb_func
 347              	configure_buttons:
 348              	.LFB179:
 231:../src/main.c **** // [main_button1_configure]
 349              		.loc 1 231 0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353 0000 70B5     		push	{r4, r5, r6, lr}
 354              		.cfi_def_cfa_offset 16
 355              		.cfi_offset 4, -16
 356              		.cfi_offset 5, -12
 357              		.cfi_offset 6, -8
 358              		.cfi_offset 14, -4
 359 0002 82B0     		sub	sp, sp, #8
 360              		.cfi_def_cfa_offset 24
 234:../src/main.c **** 	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
 361              		.loc 1 234 0
 362 0004 0B20     		movs	r0, #11
 363 0006 FFF7FEFF 		bl	pmc_enable_periph_clk
 364              	.LVL30:
 235:../src/main.c **** 	/* Interrupt on rising edge  */
 365              		.loc 1 235 0
 366 000a 1E4C     		ldr	r4, .L36
 367 000c 0A22     		movs	r2, #10
 368 000e 4FF40021 		mov	r1, #524288
 369 0012 2046     		mov	r0, r4
 370 0014 FFF7FEFF 		bl	pio_set_debounce_filter
 371              	.LVL31:
 237:../src/main.c **** 			PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
 372              		.loc 1 237 0
 373 0018 1B4B     		ldr	r3, .L36+4
 374 001a 0093     		str	r3, [sp]
 375 001c 7923     		movs	r3, #121
 376 001e 4FF40022 		mov	r2, #524288
 377 0022 0B21     		movs	r1, #11
 378 0024 2046     		mov	r0, r4
 379 0026 FFF7FEFF 		bl	pio_handler_set
 380              	.LVL32:
 381              	.LBB156:
 382              	.LBB157:
 383              		.loc 3 1345 0
 384 002a 184D     		ldr	r5, .L36+8
 385 002c 4FF40066 		mov	r6, #2048
 386 0030 2E60     		str	r6, [r5]
 387              	.LVL33:
 388              	.LBE157:
 389              	.LBE156:
 240:../src/main.c **** 			(IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
 390              		.loc 1 240 0
 391 0032 0022     		movs	r2, #0
 392 0034 0B21     		movs	r1, #11
 393 0036 2046     		mov	r0, r4
 394 0038 FFF7FEFF 		bl	pio_handler_set_priority
 395              	.LVL34:
 242:../src/main.c **** // [main_button1_configure]
 396              		.loc 1 242 0
 397 003c 4FF40021 		mov	r1, #524288
 398 0040 2046     		mov	r0, r4
 399 0042 FFF7FEFF 		bl	pio_enable_interrupt
 400              	.LVL35:
 247:../src/main.c **** 	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
 401              		.loc 1 247 0
 402 0046 0B20     		movs	r0, #11
 403 0048 FFF7FEFF 		bl	pmc_enable_periph_clk
 404              	.LVL36:
 248:../src/main.c **** 	/* Interrupt on falling edge */
 405              		.loc 1 248 0
 406 004c 0A22     		movs	r2, #10
 407 004e 4FF48011 		mov	r1, #1048576
 408 0052 2046     		mov	r0, r4
 409 0054 FFF7FEFF 		bl	pio_set_debounce_filter
 410              	.LVL37:
 250:../src/main.c **** 			PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, Button2_Handler);
 411              		.loc 1 250 0
 412 0058 0D4B     		ldr	r3, .L36+12
 413 005a 0093     		str	r3, [sp]
 414 005c 5923     		movs	r3, #89
 415 005e 4FF48012 		mov	r2, #1048576
 416 0062 0B21     		movs	r1, #11
 417 0064 2046     		mov	r0, r4
 418 0066 FFF7FEFF 		bl	pio_handler_set
 419              	.LVL38:
 420              	.LBB158:
 421              	.LBB159:
 422              		.loc 3 1345 0
 423 006a 2E60     		str	r6, [r5]
 424              	.LVL39:
 425              	.LBE159:
 426              	.LBE158:
 253:../src/main.c **** 			(IRQn_Type) PIN_PUSHBUTTON_2_ID, IRQ_PRIOR_PIO);
 427              		.loc 1 253 0
 428 006c 0022     		movs	r2, #0
 429 006e 0B21     		movs	r1, #11
 430 0070 2046     		mov	r0, r4
 431 0072 FFF7FEFF 		bl	pio_handler_set_priority
 432              	.LVL40:
 255:../src/main.c **** // [main_button2_configure]
 433              		.loc 1 255 0
 434 0076 4FF48011 		mov	r1, #1048576
 435 007a 2046     		mov	r0, r4
 436 007c FFF7FEFF 		bl	pio_enable_interrupt
 437              	.LVL41:
 258:../src/main.c **** 
 438              		.loc 1 258 0
 439 0080 02B0     		add	sp, sp, #8
 440              		.cfi_def_cfa_offset 16
 441              		@ sp needed
 442 0082 70BD     		pop	{r4, r5, r6, pc}
 443              	.L37:
 444              		.align	2
 445              	.L36:
 446 0084 000E0E40 		.word	1074662912
 447 0088 00000000 		.word	Button1_Handler
 448 008c 00E100E0 		.word	-536813312
 449 0090 00000000 		.word	Button2_Handler
 450              		.cfi_endproc
 451              	.LFE179:
 453              		.section	.text.configure_SD_CD_input,"ax",%progbits
 454              		.align	2
 455              		.thumb
 456              		.thumb_func
 458              	configure_SD_CD_input:
 459              	.LFB180:
 267:../src/main.c ****   /* Configure Pushbutton 2 */
 460              		.loc 1 267 0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464 0000 10B5     		push	{r4, lr}
 465              		.cfi_def_cfa_offset 8
 466              		.cfi_offset 4, -8
 467              		.cfi_offset 14, -4
 468 0002 82B0     		sub	sp, sp, #8
 469              		.cfi_def_cfa_offset 16
 269:../src/main.c ****   pio_set_debounce_filter(SD_MMC_0_CD_PIO, SD_MMC_0_CD_MASK, 10);
 470              		.loc 1 269 0
 471 0004 0B20     		movs	r0, #11
 472 0006 FFF7FEFF 		bl	pmc_enable_periph_clk
 473              	.LVL42:
 270:../src/main.c ****   /* Interrupt on falling edge */
 474              		.loc 1 270 0
 475 000a 104C     		ldr	r4, .L40
 476 000c 0A22     		movs	r2, #10
 477 000e 4FF40041 		mov	r1, #32768
 478 0012 2046     		mov	r0, r4
 479 0014 FFF7FEFF 		bl	pio_set_debounce_filter
 480              	.LVL43:
 272:../src/main.c ****   NVIC_EnableIRQ((IRQn_Type) SD_MMC_0_CD_PIO_ID);
 481              		.loc 1 272 0
 482 0018 0D4B     		ldr	r3, .L40+4
 483 001a 0093     		str	r3, [sp]
 484 001c 5923     		movs	r3, #89
 485 001e 4FF40042 		mov	r2, #32768
 486 0022 0B21     		movs	r1, #11
 487 0024 2046     		mov	r0, r4
 488 0026 FFF7FEFF 		bl	pio_handler_set
 489              	.LVL44:
 490              	.LBB160:
 491              	.LBB161:
 492              		.loc 3 1345 0
 493 002a 4FF40062 		mov	r2, #2048
 494 002e 094B     		ldr	r3, .L40+8
 495 0030 1A60     		str	r2, [r3]
 496              	.LVL45:
 497              	.LBE161:
 498              	.LBE160:
 274:../src/main.c ****   pio_enable_interrupt(SD_MMC_0_CD_PIO, SD_MMC_0_CD_MASK);
 499              		.loc 1 274 0
 500 0032 0022     		movs	r2, #0
 501 0034 0B21     		movs	r1, #11
 502 0036 2046     		mov	r0, r4
 503 0038 FFF7FEFF 		bl	pio_handler_set_priority
 504              	.LVL46:
 275:../src/main.c **** };
 505              		.loc 1 275 0
 506 003c 4FF40041 		mov	r1, #32768
 507 0040 2046     		mov	r0, r4
 508 0042 FFF7FEFF 		bl	pio_enable_interrupt
 509              	.LVL47:
 276:../src/main.c **** 
 510              		.loc 1 276 0
 511 0046 02B0     		add	sp, sp, #8
 512              		.cfi_def_cfa_offset 8
 513              		@ sp needed
 514 0048 10BD     		pop	{r4, pc}
 515              	.L41:
 516 004a 00BF     		.align	2
 517              	.L40:
 518 004c 000E0E40 		.word	1074662912
 519 0050 00000000 		.word	SD_MMC_CD_Handler
 520 0054 00E100E0 		.word	-536813312
 521              		.cfi_endproc
 522              	.LFE180:
 524              		.section	.text.ProcessButtonEvt,"ax",%progbits
 525              		.align	2
 526              		.thumb
 527              		.thumb_func
 529              	ProcessButtonEvt:
 530              	.LFB175:
 154:../src/main.c **** // [main_button1_evnt_process]
 531              		.loc 1 154 0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535              	.LVL48:
 536 0000 08B5     		push	{r3, lr}
 537              		.cfi_def_cfa_offset 8
 538              		.cfi_offset 3, -8
 539              		.cfi_offset 14, -4
 156:../src/main.c ****     {
 540              		.loc 1 156 0
 541 0002 18B9     		cbnz	r0, .L43
 164:../src/main.c ****     }
 542              		.loc 1 164 0
 543 0004 0122     		movs	r2, #1
 544 0006 0F4B     		ldr	r3, .L47
 545 0008 1A80     		strh	r2, [r3]	@ movhi
 546 000a 08BD     		pop	{r3, pc}
 547              	.L43:
 171:../src/main.c **** 
 548              		.loc 1 171 0
 549 000c 0E4B     		ldr	r3, .L47+4
 550 000e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 551 0010 82F00102 		eor	r2, r2, #1
 552 0014 1A70     		strb	r2, [r3]
 174:../src/main.c **** 	ioport_set_pin_level(LED_YELLOW_GPIO, IOPORT_PIN_LEVEL_LOW);
 553              		.loc 1 174 0
 554 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 555 0018 13F0FF0F 		tst	r3, #255
 556 001c 08D0     		beq	.L45
 557              	.LVL49:
 558              	.LBB162:
 559              	.LBB163:
 560              	.LBB164:
 561              		.file 4 "/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h"
   1:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** /**
   2:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * \file
   3:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
   4:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * \brief SAM architecture specific IOPORT service implementation header file.
   5:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
   6:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * Copyright (c) 2012-2015 Atmel Corporation. All rights reserved.
   7:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
   8:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * \asf_license_start
   9:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  10:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * \page License
  11:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  12:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * Redistribution and use in source and binary forms, with or without
  13:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * modification, are permitted provided that the following conditions are met:
  14:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  15:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *    this list of conditions and the following disclaimer.
  17:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  18:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *    and/or other materials provided with the distribution.
  21:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  22:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *    from this software without specific prior written permission.
  24:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  25:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * 4. This software may only be redistributed and used in connection with an
  26:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *    Atmel microcontroller product.
  27:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  28:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  40:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * \asf_license_stop
  41:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  42:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  */
  43:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** /*
  44:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
  45:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  */
  46:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #ifndef IOPORT_SAM_H
  47:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_SAM_H
  48:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  49:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #include <sysclk.h>
  50:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  51:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_CREATE_PIN(port, pin) ((IOPORT_ ## port) * 32 + (pin))
  52:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_BASE_ADDRESS (uintptr_t)PIOA
  53:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_PIO_OFFSET   ((uintptr_t)PIOB - (uintptr_t)PIOA)
  54:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  55:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_PIOA     0
  56:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_PIOB     1
  57:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_PIOC     2
  58:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_PIOD     3
  59:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_PIOE     4
  60:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_PIOF     5
  61:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  62:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** /**
  63:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * \weakgroup ioport_group
  64:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * \section ioport_modes IOPORT Modes
  65:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  66:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * For details on these please see the SAM Manual.
  67:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  *
  68:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  * @{
  69:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h ****  */
  70:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  71:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** /** \name IOPORT Mode bit definitions */
  72:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** /** @{ */
  73:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_MASK            (0x7 << 0) /*!< MUX bits mask */
  74:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_BIT0            (  1 << 0) /*!< MUX BIT0 mask */
  75:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  76:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAM
  77:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_BIT1            (  1 << 1) /*!< MUX BIT1 mask */
  78:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
  79:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  80:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_A               (  0 << 0) /*!< MUX function A */
  81:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_B               (  1 << 0) /*!< MUX function B */
  82:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  83:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAM
  84:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_C               (  2 << 0) /*!< MUX function C */
  85:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_MUX_D               (  3 << 0) /*!< MUX function D */
  86:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
  87:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  88:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_PULLUP              (  1 << 3) /*!< Pull-up */
  89:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  90:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAM
  91:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_PULLDOWN            (  1 << 4) /*!< Pull-down */
  92:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
  93:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  94:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_OPEN_DRAIN          (  1 << 5) /*!< Open drain */
  95:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
  96:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_GLITCH_FILTER       (  1 << 6) /*!< Glitch filter */
  97:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #define IOPORT_MODE_DEBOUNCE            (  1 << 7) /*!< Input debounce */
  98:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** /** @} */
  99:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 100:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** /** @} */
 101:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 102:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** typedef uint32_t ioport_mode_t;
 103:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** typedef uint32_t ioport_pin_t;
 104:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** typedef uint32_t ioport_port_t;
 105:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** typedef uint32_t ioport_port_mask_t;
 106:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 107:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
 108:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 109:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	return pin >> 5;
 110:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 111:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 112:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static Pio *arch_ioport_port_to_base(ioport_port_t port)
 113:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 114:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #if (SAM4C || SAM4CM || SAM4CP)
 115:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (port == IOPORT_PIOC) {
 116:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		return (Pio *)(uintptr_t)PIOC;
 117:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #  ifdef ID_PIOD
 118:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else if (port == IOPORT_PIOD) {
 119:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		return (Pio *)(uintptr_t)PIOD;
 120:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #  endif
 121:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 122:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
 123:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		       (IOPORT_PIO_OFFSET * port));
 124:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 125:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #else
 126:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
 127:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	       (IOPORT_PIO_OFFSET * port));
 128:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 129:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 130:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 131:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static Pio *arch_ioport_pin_to_base(ioport_pin_t pin)
 132:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 133:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
 134:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 135:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 136:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
 137:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 138:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	return 1U << (pin & 0x1F);
 139:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 140:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 141:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_init(void)
 142:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 143:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #ifdef ID_PIOA
 144:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOA);
 145:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 146:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #ifdef ID_PIOB
 147:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOB);
 148:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 149:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #ifdef ID_PIOC
 150:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOC);
 151:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 152:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #ifdef ID_PIOD
 153:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOD);
 154:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 155:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #ifdef ID_PIOE
 156:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOE);
 157:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 158:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #ifdef ID_PIOF
 159:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	sysclk_enable_peripheral_clock(ID_PIOF);
 160:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 161:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 162:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 163:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_enable_port(ioport_port_t port,
 164:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		ioport_port_mask_t mask)
 165:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 166:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	arch_ioport_port_to_base(port)->PIO_PER = mask;
 167:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 168:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 169:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_disable_port(ioport_port_t port,
 170:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		ioport_port_mask_t mask)
 171:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 172:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	arch_ioport_port_to_base(port)->PIO_PDR = mask;
 173:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 174:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 175:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_enable_pin(ioport_pin_t pin)
 176:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 177:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	arch_ioport_enable_port(arch_ioport_pin_to_port_id(pin),
 178:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 			arch_ioport_pin_to_mask(pin));
 179:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 180:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 181:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_disable_pin(ioport_pin_t pin)
 182:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 183:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	arch_ioport_disable_port(arch_ioport_pin_to_port_id(pin),
 184:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 			arch_ioport_pin_to_mask(pin));
 185:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 186:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 187:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
 188:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		ioport_port_mask_t mask, ioport_mode_t mode)
 189:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 190:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	Pio *base = arch_ioport_port_to_base(port);
 191:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 192:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_PULLUP) {
 193:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_PUER = mask;
 194:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 195:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_PUDR = mask;
 196:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 197:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 198:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #if defined(IOPORT_MODE_PULLDOWN)
 199:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_PULLDOWN) {
 200:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_PPDER = mask;
 201:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 202:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_PPDDR = mask;
 203:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 204:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 205:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 206:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_OPEN_DRAIN) {
 207:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_MDER = mask;
 208:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 209:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_MDDR = mask;
 210:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 211:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 212:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
 213:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_IFER = mask;
 214:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 215:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_IFDR = mask;
 216:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 217:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 218:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_DEBOUNCE) {
 219:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #if SAM3U || SAM3XA
 220:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_DIFSR = mask;
 221:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #else
 222:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_IFSCER = mask;
 223:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 224:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 225:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #if SAM3U || SAM3XA
 226:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_SCIFSR = mask;
 227:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #else
 228:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_IFSCDR = mask;
 229:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 230:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 231:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 232:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #if !defined(IOPORT_MODE_MUX_BIT1)
 233:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_MUX_BIT0) {
 234:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_ABSR |= mask;
 235:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 236:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_ABSR &= ~mask;
 237:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 238:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #else
 239:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_MUX_BIT0) {
 240:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_ABCDSR[0] |= mask;
 241:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 242:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_ABCDSR[0] &= ~mask;
 243:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 244:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 245:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (mode & IOPORT_MODE_MUX_BIT1) {
 246:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_ABCDSR[1] |= mask;
 247:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 248:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_ABCDSR[1] &= ~mask;
 249:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 250:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** #endif
 251:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 252:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 253:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
 254:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		ioport_mode_t mode)
 255:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 256:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
 257:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 			arch_ioport_pin_to_mask(pin), mode);
 258:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 259:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 260:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_set_port_dir(ioport_port_t port,
 261:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		ioport_port_mask_t mask, enum ioport_direction group_direction)
 262:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 263:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	Pio *base = arch_ioport_port_to_base(port);
 264:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 265:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (group_direction == IOPORT_DIR_OUTPUT) {
 266:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_OER = mask;
 267:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else if (group_direction == IOPORT_DIR_INPUT) {
 268:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_ODR = mask;
 269:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 270:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 271:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	base->PIO_OWER = mask;
 272:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 273:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 274:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
 275:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		enum ioport_direction dir)
 276:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 277:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	Pio *base = arch_ioport_pin_to_base(pin);
 278:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 279:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (dir == IOPORT_DIR_OUTPUT) {
 280:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_OER = arch_ioport_pin_to_mask(pin);
 281:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else if (dir == IOPORT_DIR_INPUT) {
 282:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
 283:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 284:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 285:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
 286:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 287:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 288:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
 289:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		bool level)
 290:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 291:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	Pio *base = arch_ioport_pin_to_base(pin);
 292:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 293:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (level) {
 294:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
 295:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 296:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
 562              		.loc 4 296 0
 563 001e 4FF40032 		mov	r2, #131072
 564 0022 0A4B     		ldr	r3, .L47+8
 565 0024 5A63     		str	r2, [r3, #52]
 566              	.LVL50:
 567              	.LBE164:
 568              	.LBE163:
 569              	.LBE162:
 176:../src/main.c ****       }
 570              		.loc 1 176 0
 571 0026 0021     		movs	r1, #0
 572 0028 0948     		ldr	r0, .L47+12
 573              	.LVL51:
 574 002a FFF7FEFF 		bl	tc_start
 575              	.LVL52:
 576 002e 08BD     		pop	{r3, pc}
 577              	.LVL53:
 578              	.L45:
 579              	.LBB165:
 580              	.LBB166:
 581              	.LBB167:
 294:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 582              		.loc 4 294 0
 583 0030 4FF40032 		mov	r2, #131072
 584 0034 054B     		ldr	r3, .L47+8
 585 0036 1A63     		str	r2, [r3, #48]
 586              	.LVL54:
 587              	.LBE167:
 588              	.LBE166:
 589              	.LBE165:
 181:../src/main.c ****       }
 590              		.loc 1 181 0
 591 0038 0021     		movs	r1, #0
 592 003a 0548     		ldr	r0, .L47+12
 593              	.LVL55:
 594 003c FFF7FEFF 		bl	tc_stop
 595              	.LVL56:
 596 0040 08BD     		pop	{r3, pc}
 597              	.L48:
 598 0042 00BF     		.align	2
 599              	.L47:
 600 0044 00000000 		.word	.LANCHOR2
 601 0048 00000000 		.word	.LANCHOR1
 602 004c 000E0E40 		.word	1074662912
 603 0050 00000140 		.word	1073807360
 604              		.cfi_endproc
 605              	.LFE175:
 607              		.section	.text.Button2_Handler,"ax",%progbits
 608              		.align	2
 609              		.thumb
 610              		.thumb_func
 612              	Button2_Handler:
 613              	.LFB177:
 209:../src/main.c ****   if (PIN_PUSHBUTTON_2_ID == id && PIN_PUSHBUTTON_2_MASK == mask) { ProcessButtonEvt(1); }
 614              		.loc 1 209 0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              	.LVL57:
 210:../src/main.c **** }
 619              		.loc 1 210 0
 620 0000 0B28     		cmp	r0, #11
 621 0002 07D1     		bne	.L52
 210:../src/main.c **** }
 622              		.loc 1 210 0 is_stmt 0 discriminator 1
 623 0004 B1F5801F 		cmp	r1, #1048576
 624 0008 04D1     		bne	.L52
 209:../src/main.c ****   if (PIN_PUSHBUTTON_2_ID == id && PIN_PUSHBUTTON_2_MASK == mask) { ProcessButtonEvt(1); }
 625              		.loc 1 209 0 is_stmt 1 discriminator 2
 626 000a 08B5     		push	{r3, lr}
 627              		.cfi_def_cfa_offset 8
 628              		.cfi_offset 3, -8
 629              		.cfi_offset 14, -4
 210:../src/main.c **** }
 630              		.loc 1 210 0 discriminator 2
 631 000c 0120     		movs	r0, #1
 632              	.LVL58:
 633 000e FFF7FEFF 		bl	ProcessButtonEvt
 634              	.LVL59:
 635 0012 08BD     		pop	{r3, pc}
 636              	.LVL60:
 637              	.L52:
 638              		.cfi_def_cfa_offset 0
 639              		.cfi_restore 3
 640              		.cfi_restore 14
 641 0014 7047     		bx	lr
 642              		.cfi_endproc
 643              	.LFE177:
 645 0016 00BF     		.section	.text.Button1_Handler,"ax",%progbits
 646              		.align	2
 647              		.thumb
 648              		.thumb_func
 650              	Button1_Handler:
 651              	.LFB176:
 197:../src/main.c ****   if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) { ProcessButtonEvt(0); }
 652              		.loc 1 197 0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 0
 655              		@ frame_needed = 0, uses_anonymous_args = 0
 656              	.LVL61:
 198:../src/main.c **** }
 657              		.loc 1 198 0
 658 0000 0B28     		cmp	r0, #11
 659 0002 07D1     		bne	.L56
 198:../src/main.c **** }
 660              		.loc 1 198 0 is_stmt 0 discriminator 1
 661 0004 B1F5002F 		cmp	r1, #524288
 662 0008 04D1     		bne	.L56
 197:../src/main.c ****   if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) { ProcessButtonEvt(0); }
 663              		.loc 1 197 0 is_stmt 1 discriminator 2
 664 000a 08B5     		push	{r3, lr}
 665              		.cfi_def_cfa_offset 8
 666              		.cfi_offset 3, -8
 667              		.cfi_offset 14, -4
 198:../src/main.c **** }
 668              		.loc 1 198 0 discriminator 2
 669 000c 0020     		movs	r0, #0
 670              	.LVL62:
 671 000e FFF7FEFF 		bl	ProcessButtonEvt
 672              	.LVL63:
 673 0012 08BD     		pop	{r3, pc}
 674              	.LVL64:
 675              	.L56:
 676              		.cfi_def_cfa_offset 0
 677              		.cfi_restore 3
 678              		.cfi_restore 14
 679 0014 7047     		bx	lr
 680              		.cfi_endproc
 681              	.LFE176:
 683 0016 00BF     		.section	.text.Touch_Init_w_SPI,"ax",%progbits
 684              		.align	2
 685              		.thumb
 686              		.thumb_func
 688              	Touch_Init_w_SPI:
 689              	.LFB185:
 339:../src/main.c **** #endif
 340:../src/main.c **** // [main_tc_configure]
 341:../src/main.c **** 
 342:../src/main.c **** /**
 343:../src/main.c ****  *  Configure UART console.
 344:../src/main.c ****  */
 345:../src/main.c **** // [main_console_configure]
 346:../src/main.c **** static void configure_console(void)
 347:../src/main.c **** {
 348:../src/main.c **** 	const usart_serial_options_t uart_serial_options = {
 349:../src/main.c **** 		.baudrate = CONF_UART_BAUDRATE,
 350:../src/main.c **** #ifdef CONF_UART_CHAR_LENGTH
 351:../src/main.c **** 		.charlength = CONF_UART_CHAR_LENGTH,
 352:../src/main.c **** #endif
 353:../src/main.c **** 		.paritytype = CONF_UART_PARITY,
 354:../src/main.c **** #ifdef CONF_UART_STOP_BITS
 355:../src/main.c **** 		.stopbits = CONF_UART_STOP_BITS,
 356:../src/main.c **** #endif
 357:../src/main.c **** 	};
 358:../src/main.c **** 
 359:../src/main.c **** 	/* Configure console UART. */
 360:../src/main.c **** 	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
 361:../src/main.c **** 	stdio_serial_init(CONF_UART, &uart_serial_options);
 362:../src/main.c **** }
 363:../src/main.c **** 
 364:../src/main.c **** /**
 365:../src/main.c ****   * @brief  Send 5 bytes command to the SD card and get response
 366:../src/main.c ****   * @param  Cmd: The user expected command to send to SD card.
 367:../src/main.c ****   * @param  Arg: The command argument.
 368:../src/main.c ****   * @param  Crc: The CRC.
 369:../src/main.c ****   * @param  Response: Expected response from the SD card
 370:../src/main.c ****   * @retval  HAL_StatusTypeDef HAL Status
 371:../src/main.c ****   */
 372:../src/main.c **** void SD_IO_WriteCmd(uint8_t Cmd, uint32_t Arg, uint8_t Crc, uint8_t Response)
 373:../src/main.c **** {
 374:../src/main.c ****   uint32_t counter = 0x00;
 375:../src/main.c ****   uint8_t frame[6];
 376:../src/main.c ****   uint16_t rdata;
 377:../src/main.c ****   uint8_t rdnpcs;
 378:../src/main.c ****   uint8_t draw_buffer[30];
 379:../src/main.c **** 
 380:../src/main.c ****   /* Prepare Frame to send */
 381:../src/main.c ****   frame[0] = (Cmd | 0x40); /* Construct byte 1 */
 382:../src/main.c ****   frame[1] = (uint8_t)(Arg >> 24); /* Construct byte 2 */
 383:../src/main.c ****   frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 384:../src/main.c ****   frame[3] = (uint8_t)(Arg >> 8); /* Construct byte 4 */
 385:../src/main.c ****   frame[4] = (uint8_t)(Arg); /* Construct byte 5 */
 386:../src/main.c ****   frame[5] = (Crc); /* Construct CRC: byte 6 */
 387:../src/main.c **** 
 388:../src/main.c ****   /* Send Frame */
 389:../src/main.c ****   for (counter = 0; counter < 6; counter++)
 390:../src/main.c ****   {
 391:../src/main.c ****     spi_write(BOARD_ILI9341_SPI, frame[counter], BOARD_SD_MMC_SPI_NPCS, 0);
 392:../src/main.c **** //    SD_IO_WriteByte(frame[counter]); /* Send the Cmd bytes */
 393:../src/main.c ****   }
 394:../src/main.c ****   mdelay(10);
 395:../src/main.c **** 
 396:../src/main.c ****   spi_read(BOARD_ILI9341_SPI, &rdata, &rdnpcs);
 397:../src/main.c **** 
 398:../src/main.c **** //  spi_write(BOARD_ILI9341_SPI, 0xFF, BOARD_SD_MMC_SPI_NPCS, 0);
 399:../src/main.c **** 
 400:../src/main.c ****   sprintf(draw_buffer, "DT=%x, NPCS=%x", rdata, rdnpcs);
 401:../src/main.c ****   ili93xx_draw_string(5, 50, draw_buffer);
 402:../src/main.c **** 
 403:../src/main.c **** /*  if(Response != SD_NO_RESPONSE_EXPECTED)
 404:../src/main.c ****   {
 405:../src/main.c ****     return SD_IO_WaitResponse(Response);
 406:../src/main.c ****   }*/
 407:../src/main.c **** 
 408:../src/main.c **** }
 409:../src/main.c **** 
 410:../src/main.c **** /* communication device for dummy, the SD card initialization */
 411:../src/main.c **** 
 412:../src/main.c **** struct spi_device DUMMY_SPI_DEVICE = {
 413:../src/main.c **** 	// Board specific chip select configuration
 414:../src/main.c **** 	.id = SPI_DUMMY_NPCS
 415:../src/main.c **** };
 416:../src/main.c **** 
 417:../src/main.c **** /* SD_CARD communication SPI device structure */
 418:../src/main.c ****   struct spi_device SD_CARD_SPI_DEVICE = {
 419:../src/main.c **** 	// Board specific chip select configuration
 420:../src/main.c **** 	.id = BOARD_SD_MMC_SPI_NPCS
 421:../src/main.c **** };
 422:../src/main.c **** 
 423:../src/main.c **** /* TOUCH IC communication SPI device structure */
 424:../src/main.c ****   struct spi_device TOUCH_SPI_DEVICE = {
 425:../src/main.c **** 	// Board specific chip select configuration
 426:../src/main.c **** 	.id = SPI_TOUCH_NPCS
 427:../src/main.c **** };
 428:../src/main.c **** 
 429:../src/main.c **** static void Touch_Init_w_SPI()
 430:../src/main.c **** {
 690              		.loc 1 430 0
 691              		.cfi_startproc
 692              		@ args = 0, pretend = 0, frame = 0
 693              		@ frame_needed = 0, uses_anonymous_args = 0
 694 0000 10B5     		push	{r4, lr}
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 4, -8
 697              		.cfi_offset 14, -4
 698 0002 82B0     		sub	sp, sp, #8
 699              		.cfi_def_cfa_offset 16
 700              	.LVL65:
 701              	.LBB168:
 702              	.LBB169:
 703              		.file 5 "/home/bekeband/workspace/OLIMEX_Start/src/spi.h"
   1:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /**
   2:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \file
   3:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
   4:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \brief Serial Peripheral Interface (SPI) driver for SAM.
   5:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
   6:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * Copyright (c) 2011-2016 Atmel Corporation. All rights reserved.
   7:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
   8:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \asf_license_start
   9:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  10:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \page License
  11:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  12:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * Redistribution and use in source and binary forms, with or without
  13:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * modification, are permitted provided that the following conditions are met:
  14:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  15:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *    this list of conditions and the following disclaimer.
  17:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  18:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *    and/or other materials provided with the distribution.
  21:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  22:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *    from this software without specific prior written permission.
  24:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  25:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * 4. This software may only be redistributed and used in connection with an
  26:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *    Atmel microcontroller product.
  27:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  28:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  40:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \asf_license_stop
  41:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  42:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  */
  43:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /*
  44:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
  45:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  */
  46:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
  47:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** #ifndef SPI_H_INCLUDED
  48:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** #define SPI_H_INCLUDED
  49:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
  50:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** #include "compiler.h"
  51:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
  52:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /// @cond 0
  53:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /**INDENT-OFF**/
  54:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** #ifdef __cplusplus
  55:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** extern "C" {
  56:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** #endif
  57:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /**INDENT-ON**/
  58:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /// @endcond
  59:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
  60:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /** Time-out value (number of attempts). */
  61:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** #define SPI_TIMEOUT       150000
  62:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
  63:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /** Status codes used by the SPI driver. */
  64:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** typedef enum
  65:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** {
  66:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_ERROR = -1,
  67:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_OK = 0,
  68:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_ERROR_TIMEOUT = 1,
  69:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_ERROR_ARGUMENT,
  70:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_ERROR_OVERRUN,
  71:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_ERROR_MODE_FAULT,
  72:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_ERROR_OVERRUN_AND_MODE_FAULT
  73:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** } spi_status_t;
  74:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
  75:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /** SPI Chip Select behavior modes while transferring. */
  76:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** typedef enum spi_cs_behavior {
  77:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	/** CS does not rise until a new transfer is requested on different chip select. */
  78:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_CS_KEEP_LOW = SPI_CSR_CSAAT,
  79:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	/** CS rises if there is no more data to transfer. */
  80:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_CS_RISE_NO_TX = 0,
  81:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	/** CS is de-asserted systematically during a time DLYBCS. */
  82:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	SPI_CS_RISE_FORCED = SPI_CSR_CSNAAT
  83:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** } spi_cs_behavior_t;
  84:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
  85:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /**
  86:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \brief Generate Peripheral Chip Select Value from Chip Select ID
  87:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \note When chip select n is working, PCS bit n is set to low level.
  88:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  89:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \param chip_sel_id The chip select number used
  90:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  */
  91:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** #define spi_get_pcs(chip_sel_id) ((~(1u<<(chip_sel_id)))&0xF)
  92:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
  93:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /**
  94:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \brief Reset SPI and set it to Slave mode.
  95:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
  96:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \param p_spi Pointer to an SPI instance.
  97:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  */
  98:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** static inline void spi_reset(Spi *p_spi)
  99:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** {
 100:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	p_spi->SPI_CR = SPI_CR_SWRST;
 101:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** }
 102:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
 103:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /**
 104:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \brief Enable SPI.
 105:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
 106:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \param p_spi Pointer to an SPI instance.
 107:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  */
 108:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** static inline void spi_enable(Spi *p_spi)
 109:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** {
 110:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	p_spi->SPI_CR = SPI_CR_SPIEN;
 111:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** }
 112:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 
 113:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** /**
 114:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \brief Disable SPI.
 115:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
 116:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \note CS is de-asserted, which indicates that the last data is done, and user
 117:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * should check TX_EMPTY before disabling SPI.
 118:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  *
 119:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  * \param p_spi Pointer to an SPI instance.
 120:/home/bekeband/workspace/OLIMEX_Start/src/spi.h ****  */
 121:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** static inline void spi_disable(Spi *p_spi)
 122:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** {
 123:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** 	p_spi->SPI_CR = SPI_CR_SPIDIS;
 704              		.loc 5 123 0
 705 0004 064C     		ldr	r4, .L59
 706 0006 0223     		movs	r3, #2
 707 0008 2360     		str	r3, [r4]
 708              	.LVL66:
 709              	.LBE169:
 710              	.LBE168:
 431:../src/main.c ****   spi_disable(BOARD_ILI9341_SPI);
 432:../src/main.c ****   spi_master_setup_device(BOARD_ILI9341_SPI, &TOUCH_SPI_DEVICE, SPI_MODE_0, TOUCH_SPI_BAUDRATE, 0);
 711              		.loc 1 432 0
 712 000a 0022     		movs	r2, #0
 713 000c 0092     		str	r2, [sp]
 714 000e 054B     		ldr	r3, .L59+4
 715 0010 0549     		ldr	r1, .L59+8
 716 0012 2046     		mov	r0, r4
 717 0014 FFF7FEFF 		bl	spi_master_setup_device
 718              	.LVL67:
 719              	.LBB170:
 720              	.LBB171:
 110:/home/bekeband/workspace/OLIMEX_Start/src/spi.h **** }
 721              		.loc 5 110 0
 722 0018 0123     		movs	r3, #1
 723 001a 2360     		str	r3, [r4]
 724              	.LVL68:
 725              	.LBE171:
 726              	.LBE170:
 433:../src/main.c **** 
 434:../src/main.c ****   /* Enable the SPI peripheral */
 435:../src/main.c ****   spi_enable(BOARD_ILI9341_SPI);
 436:../src/main.c **** }
 727              		.loc 1 436 0
 728 001c 02B0     		add	sp, sp, #8
 729              		.cfi_def_cfa_offset 8
 730              		@ sp needed
 731 001e 10BD     		pop	{r4, pc}
 732              	.L60:
 733              		.align	2
 734              	.L59:
 735 0020 00800040 		.word	1073774592
 736 0024 00350C00 		.word	800000
 737 0028 00000000 		.word	.LANCHOR3
 738              		.cfi_endproc
 739              	.LFE185:
 741              		.section	.text.configure_console,"ax",%progbits
 742              		.align	2
 743              		.thumb
 744              		.thumb_func
 746              	configure_console:
 747              	.LFB183:
 347:../src/main.c **** 	const usart_serial_options_t uart_serial_options = {
 748              		.loc 1 347 0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 32
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752 0000 10B5     		push	{r4, lr}
 753              		.cfi_def_cfa_offset 8
 754              		.cfi_offset 4, -8
 755              		.cfi_offset 14, -4
 756 0002 88B0     		sub	sp, sp, #32
 757              		.cfi_def_cfa_offset 40
 348:../src/main.c **** 		.baudrate = CONF_UART_BAUDRATE,
 758              		.loc 1 348 0
 759 0004 4FF41653 		mov	r3, #9600
 760 0008 0493     		str	r3, [sp, #16]
 761 000a 4FF40063 		mov	r3, #2048
 762 000e 0693     		str	r3, [sp, #24]
 763              	.LVL69:
 764              	.LBB186:
 765              	.LBB187:
 766              		.file 6 "/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h"
   1:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
   2:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \file
   3:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
   4:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Chip-specific system clock management functions.
   5:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
   6:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Copyright (c) 2011-2015 Atmel Corporation. All rights reserved.
   7:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
   8:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \asf_license_start
   9:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  10:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \page License
  11:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  12:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  15:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    this list of conditions and the following disclaimer.
  17:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  18:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    and/or other materials provided with the distribution.
  21:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  22:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    from this software without specific prior written permission.
  24:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  25:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    Atmel microcontroller product.
  27:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  28:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  40:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \asf_license_stop
  41:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  42:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
  43:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /*
  44:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
  45:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
  46:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
  47:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #ifndef CHIP_SYSCLK_H_INCLUDED
  48:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define CHIP_SYSCLK_H_INCLUDED
  49:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
  50:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #if (SAM3S8 || SAM3SD8)
  51:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** # include <osc.h>
  52:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** # include <pll.h>
  53:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #else
  54:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** # include <osc.h>
  55:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** # include <pll.h>
  56:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
  57:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
  58:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
  59:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \page sysclk_quickstart Quick Start Guide for the System Clock Management service (SAM3S)
  60:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  61:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * This is the quick start guide for the \ref sysclk_group "System Clock Management"
  62:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * service, with step-by-step instructions on how to configure and use the service for
  63:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * specific use cases.
  64:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  65:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \section sysclk_quickstart_usecases System Clock Management use cases
  66:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * - \ref sysclk_quickstart_basic
  67:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * - \ref sysclk_quickstart_use_case_2
  68:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  69:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \section sysclk_quickstart_basic Basic usage of the System Clock Management service
  70:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * This section will present a basic use case for the System Clock Management service.
  71:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * This use case will configure the main system clock to 64MHz, using an internal PLL
  72:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * module to multiply the frequency of a crystal attached to the microcontroller.
  73:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  74:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_prereq Prerequisites
  75:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  - None
  76:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  77:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_setup_steps Initialization code
  78:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Add to the application initialization code:
  79:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \code
  80:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	sysclk_init();
  81:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
  82:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  83:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_setup_steps_workflow Workflow
  84:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * -# Configure the system clocks according to the settings in conf_clock.h:
  85:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    \code sysclk_init(); \endcode
  86:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
  87:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_example_code Example code
  88:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   Add or uncomment the following in your conf_clock.h header file, commenting out all other
  89:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   definitions of the same symbol(s):
  90:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code
  91:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_SYSCLK_SOURCE        SYSCLK_SRC_PLLACK
  92:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
  93:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   // Fpll0 = (Fclk * PLL_mul) / PLL_div
  94:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL0_SOURCE          PLL_SRC_MAINCK_XTAL
  95:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL0_MUL             (64000000UL / BOARD_FREQ_MAINCK_XTAL)
  96:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL0_DIV             1
  97:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
  98:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   // Fbus = Fsys / BUS_div
  99:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_SYSCLK_PRES          SYSCLK_PRES_1
 100:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
 101:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 102:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_example_workflow Workflow
 103:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the main system clock to use the output of the PLL module as its source:
 104:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code #define CONFIG_SYSCLK_SOURCE          SYSCLK_SRC_PLLACK \endcode
 105:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the PLL module to use the fast external fast crystal oscillator as its source:
 106:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code #define CONFIG_PLL0_SOURCE            PLL_SRC_MAINCK_XTAL \endcode
 107:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the PLL module to multiply the external fast crystal oscillator frequency up to 64
 108:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code
 109:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	#define CONFIG_PLL0_MUL             (64000000UL / BOARD_FREQ_MAINCK_XTAL)
 110:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	#define CONFIG_PLL0_DIV             1
 111:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
 112:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \note For user boards, \c BOARD_FREQ_MAINCK_XTAL should be defined in the board \c conf_board.
 113:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *         file as the frequency of the fast crystal attached to the microcontroller.
 114:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the main clock to run at the full 64MHz, disable scaling of the main system clock 
 115:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    \code
 116:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	#define CONFIG_SYSCLK_PRES         SYSCLK_PRES_1
 117:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
 118:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    \note Some dividers are powers of two, while others are integer division factors. Refer to th
 119:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *          formulas in the conf_clock.h template commented above each division define.
 120:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 121:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 122:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 123:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \page sysclk_quickstart_use_case_2 Advanced use case - Peripheral Bus Clock Management (SAM3S)
 124:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 125:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \section sysclk_quickstart_use_case_2 Advanced use case - Peripheral Bus Clock Management
 126:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * This section will present a more advanced use case for the System Clock Management service.
 127:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * This use case will configure the main system clock to 64MHz, using an internal PLL
 128:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * module to multiply the frequency of a crystal attached to the microcontroller. The USB clock
 129:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * will be configured via a separate PLL module.
 130:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 131:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_2_prereq Prerequisites
 132:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  - None
 133:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 134:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_2_setup_steps Initialization code
 135:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Add to the application initialization code:
 136:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \code
 137:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	sysclk_init();
 138:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
 139:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 140:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_2_setup_steps_workflow Workflow
 141:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * -# Configure the system clocks according to the settings in conf_clock.h:
 142:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    \code sysclk_init(); \endcode
 143:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 144:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_2_example_code Example code
 145:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   Add or uncomment the following in your conf_clock.h header file, commenting out all other
 146:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   definitions of the same symbol(s):
 147:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code
 148:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_SYSCLK_SOURCE        SYSCLK_SRC_PLLACK
 149:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 150:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   // Fpll0 = (Fclk * PLL_mul) / PLL_div
 151:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL0_SOURCE          PLL_SRC_MAINCK_XTAL
 152:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL0_MUL             (64000000UL / BOARD_FREQ_MAINCK_XTAL)
 153:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL0_DIV             1
 154:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 155:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   // Fbus = Fsys / BUS_div
 156:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_SYSCLK_PRES          SYSCLK_PRES_1
 157:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 158:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   // Fusb = Fsys / USB_div
 159:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_USBCLK_SOURCE        USBCLK_SRC_PLL1
 160:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_USBCLK_DIV           1
 161:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 162:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   // Fpll1 = (Fclk * PLL_mul) / PLL_div
 163:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL1_SOURCE          PLL_SRC_MAINCK_XTAL
 164:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL1_MUL             (48000000UL / BOARD_FREQ_MAINCK_XTAL)
 165:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	   #define CONFIG_PLL1_DIV             1
 166:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
 167:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 168:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \subsection sysclk_quickstart_use_case_2_example_workflow Workflow
 169:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the main system clock to use the output of the PLL0 module as its source:
 170:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code #define CONFIG_SYSCLK_SOURCE          SYSCLK_SRC_PLLACK \endcode
 171:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the PLL0 module to use the fast external fast crystal oscillator as its source:
 172:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code #define CONFIG_PLL0_SOURCE            PLL_SRC_MAINCK_XTAL \endcode
 173:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the PLL0 module to multiply the external fast crystal oscillator frequency up to 6
 174:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code
 175:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	#define CONFIG_PLL0_MUL             (64000000UL / BOARD_FREQ_MAINCK_XTAL)
 176:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	#define CONFIG_PLL0_DIV             1
 177:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
 178:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \note For user boards, \c BOARD_FREQ_MAINCK_XTAL should be defined in the board \c conf_board.
 179:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *         file as the frequency of the fast crystal attached to the microcontroller.
 180:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the main clock to run at the full 64MHz, disable scaling of the main system clock 
 181:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    \code
 182:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	#define CONFIG_SYSCLK_PRES         SYSCLK_PRES_1
 183:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
 184:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *    \note Some dividers are powers of two, while others are integer division factors. Refer to th
 185:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *          formulas in the conf_clock.h template commented above each division define.
 186:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the USB module clock to use the output of the PLL1 module as its source:
 187:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code #define CONFIG_SYSCLK_SOURCE          USBCLK_SRC_PLL1 \endcode
 188:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the PLL1 module to use the fast external fast crystal oscillator as its source:
 189:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code #define CONFIG_PLL1_SOURCE            PLL_SRC_MAINCK_XTAL \endcode
 190:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *  -# Configure the PLL1 module to multiply the external fast crystal oscillator frequency up to 4
 191:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   \code
 192:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	#define CONFIG_PLL1_MUL             (48000000UL / BOARD_FREQ_MAINCK_XTAL)
 193:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	#define CONFIG_PLL1_DIV             1
 194:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** \endcode
 195:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 196:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 197:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /// @cond 0
 198:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**INDENT-OFF**/
 199:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #ifdef __cplusplus
 200:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** extern "C" {
 201:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 202:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**INDENT-ON**/
 203:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /// @endcond
 204:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 205:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 206:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \weakgroup sysclk_group
 207:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * @{
 208:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 209:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 210:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //! \name Configuration Symbols
 211:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@{
 212:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 213:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \def CONFIG_SYSCLK_SOURCE
 214:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Initial/static main system clock source
 215:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 216:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * The main system clock will be configured to use this clock during
 217:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * initialization.
 218:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 219:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #ifndef CONFIG_SYSCLK_SOURCE
 220:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** # define CONFIG_SYSCLK_SOURCE   SYSCLK_SRC_MAINCK_4M_RC
 221:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 222:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 223:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \def CONFIG_SYSCLK_PRES
 224:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Initial CPU clock divider (mck)
 225:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 226:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * The MCK will run at
 227:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \f[
 228:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *   f_{MCK} = \frac{f_{sys}}{\mathrm{CONFIG\_SYSCLK\_PRES}}\,\mbox{Hz}
 229:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \f]
 230:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * after initialization.
 231:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 232:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #ifndef CONFIG_SYSCLK_PRES
 233:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** # define CONFIG_SYSCLK_PRES  0
 234:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 235:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 236:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@}
 237:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 238:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //! \name Master Clock Sources (MCK)
 239:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@{
 240:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_SLCK_RC              0       //!< Internal 32kHz RC oscillator as master source 
 241:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_SLCK_XTAL            1       //!< External 32kHz crystal oscillator as master so
 242:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_SLCK_BYPASS          2       //!< External 32kHz bypass oscillator as master sou
 243:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_MAINCK_4M_RC         3       //!< Internal 4MHz RC oscillator as master source c
 244:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_MAINCK_8M_RC         4       //!< Internal 8MHz RC oscillator as master source c
 245:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_MAINCK_12M_RC        5       //!< Internal 12MHz RC oscillator as master source 
 246:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_MAINCK_XTAL          6       //!< External crystal oscillator as master source c
 247:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_MAINCK_BYPASS        7       //!< External bypass oscillator as master source cl
 248:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_PLLACK               8       //!< Use PLLACK as master source clock
 249:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_SRC_PLLBCK               9       //!< Use PLLBCK as master source clock
 250:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@}
 251:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 252:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //! \name Master Clock Prescalers (MCK)
 253:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@{
 254:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_PRES_1           PMC_MCKR_PRES_CLK_1     //!< Set master clock prescaler to 1
 255:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_PRES_2           PMC_MCKR_PRES_CLK_2     //!< Set master clock prescaler to 2
 256:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_PRES_4           PMC_MCKR_PRES_CLK_4     //!< Set master clock prescaler to 4
 257:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_PRES_8           PMC_MCKR_PRES_CLK_8     //!< Set master clock prescaler to 8
 258:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_PRES_16          PMC_MCKR_PRES_CLK_16    //!< Set master clock prescaler to 16
 259:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_PRES_32          PMC_MCKR_PRES_CLK_32    //!< Set master clock prescaler to 32
 260:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_PRES_64          PMC_MCKR_PRES_CLK_64    //!< Set master clock prescaler to 64
 261:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define SYSCLK_PRES_3           PMC_MCKR_PRES_CLK_3     //!< Set master clock prescaler to 3
 262:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@}
 263:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 264:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //! \name USB Clock Sources
 265:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@{
 266:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define USBCLK_SRC_PLL0       0     //!< Use PLLA
 267:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #define USBCLK_SRC_PLL1       1     //!< Use PLLB
 268:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@}
 269:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 270:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 271:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \def CONFIG_USBCLK_SOURCE
 272:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Configuration symbol for the USB generic clock source
 273:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 274:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Sets the clock source to use for the USB. The source must also be properly
 275:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * configured.
 276:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 277:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Define this to one of the \c USBCLK_SRC_xxx settings. Leave it undefined if
 278:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * USB is not required.
 279:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 280:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #ifdef __DOXYGEN__
 281:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** # define CONFIG_USBCLK_SOURCE
 282:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 283:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 284:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 285:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \def CONFIG_USBCLK_DIV
 286:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Configuration symbol for the USB generic clock divider setting
 287:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 288:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Sets the clock division for the USB generic clock. If a USB clock source is
 289:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * selected with CONFIG_USBCLK_SOURCE, this configuration symbol must also be
 290:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * defined.
 291:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 292:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #ifdef __DOXYGEN__
 293:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** # define CONFIG_USBCLK_DIV
 294:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 295:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 296:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 297:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \name Querying the system clock
 298:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 299:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * The following functions may be used to query the current frequency of
 300:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * the system clock and the CPU and bus clocks derived from it.
 301:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * sysclk_get_main_hz() and sysclk_get_cpu_hz() can be assumed to be
 302:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * available on all platforms, although some platforms may define
 303:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * additional accessors for various chip-internal bus clocks. These are
 304:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * usually not intended to be queried directly by generic code.
 305:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 306:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@{
 307:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 308:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 309:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Return the current rate in Hz of the main system clock
 310:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 311:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \todo This function assumes that the main clock source never changes
 312:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * once it's been set up, and that PLL0 always runs at the compile-time
 313:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * configured default rate. While this is probably the most common
 314:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * configuration, which we want to support as a special case for
 315:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * performance reasons, we will at some point need to support more
 316:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * dynamic setups as well.
 317:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 318:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
 319:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** extern uint32_t sysclk_initialized;
 320:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 321:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** static inline uint32_t sysclk_get_main_hz(void)
 322:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** {
 323:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
 324:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	if (!sysclk_initialized ) {
 325:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_MAINCK_4M_RC_HZ;
 326:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	}
 327:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 328:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 329:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	/* Config system clock setting */
 330:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_RC) {
 331:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_SLCK_32K_RC_HZ;
 332:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_XTAL) {
 333:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_SLCK_32K_XTAL_HZ;
 334:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_BYPASS) {
 335:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_SLCK_32K_BYPASS_HZ;
 336:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_4M_RC) {
 337:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_MAINCK_4M_RC_HZ;
 338:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_8M_RC) {
 339:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_MAINCK_8M_RC_HZ;
 340:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_12M_RC) {
 341:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_MAINCK_12M_RC_HZ;
 342:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_XTAL) {
 343:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_MAINCK_XTAL_HZ;
 344:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
 345:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return OSC_MAINCK_BYPASS_HZ;
 346:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	}
 347:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #ifdef CONFIG_PLL0_SOURCE
 348:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
 349:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return pll_get_default_rate(0);
 350:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	}
 351:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 352:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 353:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #ifdef CONFIG_PLL1_SOURCE
 354:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLBCK) {
 355:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return pll_get_default_rate(1);
 356:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	}
 357:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** #endif
 358:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	else {
 359:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
 360:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		return 0;
 361:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	}
 362:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** }
 363:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 364:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 365:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Return the current rate in Hz of the CPU clock
 366:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 367:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \todo This function assumes that the CPU always runs at the system
 368:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * clock frequency. We want to support at least two more scenarios:
 369:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * Fixed CPU/bus clock dividers (config symbols) and dynamic CPU/bus
 370:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * clock dividers (which may change at run time). Ditto for all the bus
 371:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * clocks.
 372:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 373:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \return Frequency of the CPU clock, in Hz.
 374:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 375:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** static inline uint32_t sysclk_get_cpu_hz(void)
 376:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** {
 377:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
 378:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	/* prescaler, not an immediate value. */
 379:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	return sysclk_get_main_hz() /
 380:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
 381:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
 382:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** }
 383:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 384:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 385:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Retrieves the current rate in Hz of the peripheral clocks.
 386:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 387:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \return Frequency of the peripheral clocks, in Hz.
 388:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 389:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** static inline uint32_t sysclk_get_peripheral_hz(void)
 390:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** {
 391:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
 392:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	/* prescaler, not an immediate value. */
 393:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	return sysclk_get_main_hz() /
 394:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
 395:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
 396:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** }
 397:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 398:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 399:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Retrieves the current rate in Hz of the Peripheral Bus clock attached
 400:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *        to the specified peripheral.
 401:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 402:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \param module Pointer to the module's base address.
 403:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 404:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \return Frequency of the bus attached to the specified peripheral, in Hz.
 405:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 406:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
 407:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** {
 408:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	UNUSED(module);
 409:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	return sysclk_get_peripheral_hz();
 410:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** }
 411:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@}
 412:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 413:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //! \name Enabling and disabling synchronous clocks
 414:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** //@{
 415:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 
 416:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** /**
 417:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \brief Enable a peripheral's clock.
 418:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  *
 419:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  * \param ul_id Id (number) of the peripheral clock.
 420:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h ****  */
 421:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
 422:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** {
 423:/home/bekeband/workspace/OLIMEX_Start/src/sam3s/sysclk.h **** 	pmc_enable_periph_clk(ul_id);
 767              		.loc 6 423 0
 768 0010 0820     		movs	r0, #8
 769 0012 FFF7FEFF 		bl	pmc_enable_periph_clk
 770              	.LVL70:
 771              	.LBE187:
 772              	.LBE186:
 773              	.LBB188:
 774              	.LBB189:
 775              		.file 7 "/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h"
   1:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** /**
   2:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
   3:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \file
   4:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
   5:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \brief Common Standard I/O Serial Management.
   6:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
   7:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * This file defines a useful set of functions for the Stdio Serial interface on AVR
   8:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * and SAM devices.
   9:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  10:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * Copyright (c) 2009-2015 Atmel Corporation. All rights reserved.
  11:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  12:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \asf_license_start
  13:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  14:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \page License
  15:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  16:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * Redistribution and use in source and binary forms, with or without
  17:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * modification, are permitted provided that the following conditions are met:
  18:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  19:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  20:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *    this list of conditions and the following disclaimer.
  21:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  22:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  24:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *    and/or other materials provided with the distribution.
  25:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  26:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  27:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *    from this software without specific prior written permission.
  28:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  29:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  30:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *    Atmel microcontroller product.
  31:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  32:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  33:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  34:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  35:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  36:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  37:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  38:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  39:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  40:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  41:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  42:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  43:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  44:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \asf_license_stop
  45:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  46:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  ******************************************************************************/
  47:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** /*
  48:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
  49:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  */
  50:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  51:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  52:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #ifndef _STDIO_SERIAL_H_
  53:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #define _STDIO_SERIAL_H_
  54:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  55:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** /**
  56:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \defgroup group_common_utils_stdio_stdio_serial Standard serial I/O (stdio)
  57:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \ingroup group_common_utils_stdio
  58:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  59:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * Common standard serial I/O management driver that
  60:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * implements a stdio serial interface on AVR and SAM devices.
  61:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  62:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \{
  63:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  */
  64:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  65:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #include <stdio.h>
  66:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #include "compiler.h"
  67:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #ifndef SAMD20
  68:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** # include "sysclk.h"
  69:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #endif
  70:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #include "serial.h"
  71:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  72:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #if (XMEGA || MEGA_RF) && defined(__GNUC__)
  73:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	extern int _write (char c, int *f);
  74:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	extern int _read (int *f);
  75:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #endif
  76:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  77:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  78:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** //! Pointer to the base of the USART module instance to use for stdio.
  79:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** extern volatile void *volatile stdio_base;
  80:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** //! Pointer to the external low level write function.
  81:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** extern int (*ptr_put)(void volatile*, char);
  82:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  83:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** //! Pointer to the external low level read function.
  84:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** extern void (*ptr_get)(void volatile*, char*);
  85:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
  86:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** /*! \brief Initializes the stdio in Serial Mode.
  87:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  88:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \param usart       Base address of the USART instance.
  89:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
  90:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  *
  91:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h ****  */
  92:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
  93:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** {
  94:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	stdio_base = (void *)usart;
 776              		.loc 7 94 0
 777 0016 114C     		ldr	r4, .L63
 778 0018 114B     		ldr	r3, .L63+4
 779 001a 1C60     		str	r4, [r3]
  95:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
 780              		.loc 7 95 0
 781 001c 114A     		ldr	r2, .L63+8
 782 001e 124B     		ldr	r3, .L63+12
 783 0020 1A60     		str	r2, [r3]
  96:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
 784              		.loc 7 96 0
 785 0022 124A     		ldr	r2, .L63+16
 786 0024 124B     		ldr	r3, .L63+20
 787 0026 1A60     		str	r2, [r3]
 788              	.LVL71:
 789              	.LBB190:
 790              	.LBB191:
 102:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uart_settings.ul_baudrate = opt->baudrate;
 791              		.loc 2 102 0
 792 0028 124B     		ldr	r3, .L63+24
 793 002a 0193     		str	r3, [sp, #4]
 103:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	uart_settings.ul_mode = opt->paritytype;
 794              		.loc 2 103 0
 795 002c 049B     		ldr	r3, [sp, #16]
 796 002e 0293     		str	r3, [sp, #8]
 104:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** #endif
 797              		.loc 2 104 0
 798 0030 069B     		ldr	r3, [sp, #24]
 799 0032 0393     		str	r3, [sp, #12]
 800              	.LVL72:
 801              	.LBB192:
 802              	.LBB193:
 803              		.loc 6 423 0
 804 0034 0820     		movs	r0, #8
 805 0036 FFF7FEFF 		bl	pmc_enable_periph_clk
 806              	.LVL73:
 807              	.LBE193:
 808              	.LBE192:
 125:/home/bekeband/workspace/OLIMEX_Start/src/sam_uart/uart_serial.h **** 	}
 809              		.loc 2 125 0
 810 003a 01A9     		add	r1, sp, #4
 811 003c 2046     		mov	r0, r4
 812 003e FFF7FEFF 		bl	uart_init
 813              	.LVL74:
 814              	.LBE191:
 815              	.LBE190:
  97:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** # if (XMEGA || MEGA_RF)
  98:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	usart_serial_init((USART_t *)usart,opt);
  99:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** # elif UC3
 100:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	usart_serial_init(usart,(usart_serial_options_t *)opt);
 101:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** # elif SAM
 102:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
 103:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** # else
 104:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #  error Unsupported chip type
 105:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** # endif
 106:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 
 107:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** # if defined(__GNUC__)
 108:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #  if (XMEGA || MEGA_RF)
 109:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	// For AVR GCC libc print redirection uses fdevopen.
 110:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
 111:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #  endif
 112:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** #  if UC3 || SAM
 113:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	// For AVR32 and SAM GCC
 114:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	// Specify that stdout and stdin should not be buffered.
 115:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	setbuf(stdout, NULL);
 816              		.loc 7 115 0
 817 0042 0D4C     		ldr	r4, .L63+28
 818 0044 2368     		ldr	r3, [r4]
 819 0046 0021     		movs	r1, #0
 820 0048 9868     		ldr	r0, [r3, #8]
 821 004a FFF7FEFF 		bl	setbuf
 822              	.LVL75:
 116:/home/bekeband/workspace/OLIMEX_Start/src/stdio_serial.h **** 	setbuf(stdin, NULL);
 823              		.loc 7 116 0
 824 004e 2368     		ldr	r3, [r4]
 825 0050 0021     		movs	r1, #0
 826 0052 5868     		ldr	r0, [r3, #4]
 827 0054 FFF7FEFF 		bl	setbuf
 828              	.LVL76:
 829              	.LBE189:
 830              	.LBE188:
 362:../src/main.c **** 
 831              		.loc 1 362 0
 832 0058 08B0     		add	sp, sp, #32
 833              		.cfi_def_cfa_offset 8
 834              		@ sp needed
 835 005a 10BD     		pop	{r4, pc}
 836              	.L64:
 837              		.align	2
 838              	.L63:
 839 005c 00060E40 		.word	1074660864
 840 0060 00000000 		.word	stdio_base
 841 0064 00000000 		.word	usart_serial_putchar
 842 0068 00000000 		.word	ptr_put
 843 006c 00000000 		.word	usart_serial_getchar
 844 0070 00000000 		.word	ptr_get
 845 0074 808D5B00 		.word	6000000
 846 0078 00000000 		.word	_impure_ptr
 847              		.cfi_endproc
 848              	.LFE183:
 850              		.section	.text.TC0_Handler,"ax",%progbits
 851              		.align	2
 852              		.global	TC0_Handler
 853              		.thumb
 854              		.thumb_func
 856              	TC0_Handler:
 857              	.LFB181:
 284:../src/main.c **** 	volatile uint32_t ul_dummy;
 858              		.loc 1 284 0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 8
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862 0000 00B5     		push	{lr}
 863              		.cfi_def_cfa_offset 4
 864              		.cfi_offset 14, -4
 865 0002 83B0     		sub	sp, sp, #12
 866              		.cfi_def_cfa_offset 16
 288:../src/main.c **** 
 867              		.loc 1 288 0
 868 0004 0021     		movs	r1, #0
 869 0006 0B48     		ldr	r0, .L69
 870 0008 FFF7FEFF 		bl	tc_get_status
 871              	.LVL77:
 872 000c 0190     		str	r0, [sp, #4]
 291:../src/main.c **** 
 873              		.loc 1 291 0
 874 000e 019B     		ldr	r3, [sp, #4]
 875              	.LVL78:
 876              	.LBB194:
 877              	.LBB195:
 878              	.LBB196:
 297:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	}
 298:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 299:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 300:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_set_port_level(ioport_port_t port,
 301:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		ioport_port_mask_t mask, ioport_port_mask_t level)
 302:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 303:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	Pio *base = arch_ioport_port_to_base(port);
 304:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 305:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	base->PIO_SODR = mask & level;
 306:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	base->PIO_CODR = mask & ~level;
 307:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 308:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 309:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
 310:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 311:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
 312:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 313:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 314:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static ioport_port_mask_t arch_ioport_get_port_level(
 315:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		ioport_port_t port, ioport_port_mask_t mask)
 316:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 317:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
 318:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** }
 319:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 320:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** __always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
 321:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** {
 322:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	Pio *port = arch_ioport_pin_to_base(pin);
 323:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
 324:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 
 325:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
 879              		.loc 4 325 0
 880 0010 094B     		ldr	r3, .L69+4
 881 0012 DB6B     		ldr	r3, [r3, #60]
 882 0014 13F4003F 		tst	r3, #131072
 883 0018 04D0     		beq	.L66
 326:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		port->PIO_CODR = mask;
 884              		.loc 4 326 0
 885 001a 4FF40032 		mov	r2, #131072
 886 001e 064B     		ldr	r3, .L69+4
 887 0020 5A63     		str	r2, [r3, #52]
 888 0022 03E0     		b	.L65
 889              	.L66:
 327:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 328:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		port->PIO_SODR = mask;
 890              		.loc 4 328 0
 891 0024 4FF40032 		mov	r2, #131072
 892 0028 034B     		ldr	r3, .L69+4
 893 002a 1A63     		str	r2, [r3, #48]
 894              	.LVL79:
 895              	.L65:
 896              	.LBE196:
 897              	.LBE195:
 898              	.LBE194:
 299:../src/main.c **** // [main_tc0_handler]
 899              		.loc 1 299 0
 900 002c 03B0     		add	sp, sp, #12
 901              		.cfi_def_cfa_offset 4
 902              		@ sp needed
 903 002e 5DF804FB 		ldr	pc, [sp], #4
 904              	.L70:
 905 0032 00BF     		.align	2
 906              	.L69:
 907 0034 00000140 		.word	1073807360
 908 0038 000E0E40 		.word	1074662912
 909              		.cfi_endproc
 910              	.LFE181:
 912              		.section	.text.SD_IO_WriteCmd,"ax",%progbits
 913              		.align	2
 914              		.global	SD_IO_WriteCmd
 915              		.thumb
 916              		.thumb_func
 918              	SD_IO_WriteCmd:
 919              	.LFB184:
 373:../src/main.c ****   uint32_t counter = 0x00;
 920              		.loc 1 373 0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 48
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              	.LVL80:
 925 0000 10B5     		push	{r4, lr}
 926              		.cfi_def_cfa_offset 8
 927              		.cfi_offset 4, -8
 928              		.cfi_offset 14, -4
 929 0002 8CB0     		sub	sp, sp, #48
 930              		.cfi_def_cfa_offset 56
 931              	.LVL81:
 381:../src/main.c ****   frame[1] = (uint8_t)(Arg >> 24); /* Construct byte 2 */
 932              		.loc 1 381 0
 933 0004 40F04000 		orr	r0, r0, #64
 934              	.LVL82:
 935 0008 8DF82800 		strb	r0, [sp, #40]
 382:../src/main.c ****   frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 936              		.loc 1 382 0
 937 000c 0B0E     		lsrs	r3, r1, #24
 938              	.LVL83:
 939 000e 8DF82930 		strb	r3, [sp, #41]
 383:../src/main.c ****   frame[3] = (uint8_t)(Arg >> 8); /* Construct byte 4 */
 940              		.loc 1 383 0
 941 0012 C1F30743 		ubfx	r3, r1, #16, #8
 942 0016 8DF82A30 		strb	r3, [sp, #42]
 384:../src/main.c ****   frame[4] = (uint8_t)(Arg); /* Construct byte 5 */
 943              		.loc 1 384 0
 944 001a C1F30723 		ubfx	r3, r1, #8, #8
 945 001e 8DF82B30 		strb	r3, [sp, #43]
 385:../src/main.c ****   frame[5] = (Crc); /* Construct CRC: byte 6 */
 946              		.loc 1 385 0
 947 0022 8DF82C10 		strb	r1, [sp, #44]
 386:../src/main.c **** 
 948              		.loc 1 386 0
 949 0026 8DF82D20 		strb	r2, [sp, #45]
 389:../src/main.c ****   {
 950              		.loc 1 389 0
 951 002a 0024     		movs	r4, #0
 952 002c 09E0     		b	.L72
 953              	.LVL84:
 954              	.L73:
 391:../src/main.c **** //    SD_IO_WriteByte(frame[counter]); /* Send the Cmd bytes */
 955              		.loc 1 391 0 discriminator 3
 956 002e 0CAB     		add	r3, sp, #48
 957 0030 1919     		adds	r1, r3, r4
 958 0032 0023     		movs	r3, #0
 959 0034 1A46     		mov	r2, r3
 960 0036 11F8081C 		ldrb	r1, [r1, #-8]	@ zero_extendqisi2
 961 003a 0F48     		ldr	r0, .L75
 962 003c FFF7FEFF 		bl	spi_write
 963              	.LVL85:
 389:../src/main.c ****   {
 964              		.loc 1 389 0 discriminator 3
 965 0040 0134     		adds	r4, r4, #1
 966              	.LVL86:
 967              	.L72:
 389:../src/main.c ****   {
 968              		.loc 1 389 0 is_stmt 0 discriminator 1
 969 0042 052C     		cmp	r4, #5
 970 0044 F3D9     		bls	.L73
 394:../src/main.c **** 
 971              		.loc 1 394 0 is_stmt 1
 972 0046 0A20     		movs	r0, #10
 973 0048 FFF7FEFF 		bl	mdelay
 974              	.LVL87:
 396:../src/main.c **** 
 975              		.loc 1 396 0
 976 004c 0DF12502 		add	r2, sp, #37
 977 0050 0DF12601 		add	r1, sp, #38
 978 0054 0848     		ldr	r0, .L75
 979 0056 FFF7FEFF 		bl	spi_read
 980              	.LVL88:
 400:../src/main.c ****   ili93xx_draw_string(5, 50, draw_buffer);
 981              		.loc 1 400 0
 982 005a 9DF82530 		ldrb	r3, [sp, #37]	@ zero_extendqisi2
 983 005e BDF82620 		ldrh	r2, [sp, #38]
 984 0062 0649     		ldr	r1, .L75+4
 985 0064 01A8     		add	r0, sp, #4
 986 0066 FFF7FEFF 		bl	sprintf
 987              	.LVL89:
 401:../src/main.c **** 
 988              		.loc 1 401 0
 989 006a 01AA     		add	r2, sp, #4
 990 006c 3221     		movs	r1, #50
 991 006e 0520     		movs	r0, #5
 992 0070 FFF7FEFF 		bl	ili93xx_draw_string
 993              	.LVL90:
 408:../src/main.c **** 
 994              		.loc 1 408 0
 995 0074 0CB0     		add	sp, sp, #48
 996              		.cfi_def_cfa_offset 8
 997              		@ sp needed
 998 0076 10BD     		pop	{r4, pc}
 999              	.LVL91:
 1000              	.L76:
 1001              		.align	2
 1002              	.L75:
 1003 0078 00800040 		.word	1073774592
 1004 007c 00000000 		.word	.LC0
 1005              		.cfi_endproc
 1006              	.LFE184:
 1008              		.section	.text.SD_Card_Init_w_SPI,"ax",%progbits
 1009              		.align	2
 1010              		.thumb
 1011              		.thumb_func
 1013              	SD_Card_Init_w_SPI:
 1014              	.LFB186:
 437:../src/main.c **** 
 438:../src/main.c **** static void SD_Card_Init_w_SPI()
 439:../src/main.c **** {
 1015              		.loc 1 439 0
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 0
 1018              		@ frame_needed = 0, uses_anonymous_args = 0
 1019 0000 70B5     		push	{r4, r5, r6, lr}
 1020              		.cfi_def_cfa_offset 16
 1021              		.cfi_offset 4, -16
 1022              		.cfi_offset 5, -12
 1023              		.cfi_offset 6, -8
 1024              		.cfi_offset 14, -4
 1025 0002 82B0     		sub	sp, sp, #8
 1026              		.cfi_def_cfa_offset 24
 440:../src/main.c **** 
 441:../src/main.c **** //  spi_disable(BOARD_ILI9341_SPI);
 442:../src/main.c ****   spi_master_setup_device(BOARD_ILI9341_SPI, &SD_CARD_SPI_DEVICE, SPI_MODE_0, SD_CARD_INITIALIZATIO
 1027              		.loc 1 442 0
 1028 0004 1B4E     		ldr	r6, .L81
 1029 0006 1C4D     		ldr	r5, .L81+4
 1030 0008 0024     		movs	r4, #0
 1031 000a 0094     		str	r4, [sp]
 1032 000c 1B4B     		ldr	r3, .L81+8
 1033 000e 2246     		mov	r2, r4
 1034 0010 3146     		mov	r1, r6
 1035 0012 2846     		mov	r0, r5
 1036 0014 FFF7FEFF 		bl	spi_master_setup_device
 1037              	.LVL92:
 443:../src/main.c **** 
 444:../src/main.c ****   /* Enable the SPI peripheral */
 445:../src/main.c **** //  spi_enable(BOARD_ILI9341_SPI);
 446:../src/main.c **** 
 447:../src/main.c ****   /* > After supply voltage reached 2.2 volts, wait for one millisecond at least. Set SPI clock rat
 448:../src/main.c ****    * 100 kHz and 400 kHz. Set DI and CS high and apply 74 or more clock pulses to SCLK. The card wi
 449:../src/main.c ****    * operating mode and go ready to accept native command.
 450:../src/main.c ****    */
 451:../src/main.c **** 
 452:../src/main.c ****   /* for safety */
 453:../src/main.c ****   mdelay(1);
 1038              		.loc 1 453 0
 1039 0018 0120     		movs	r0, #1
 1040 001a FFF7FEFF 		bl	mdelay
 1041              	.LVL93:
 454:../src/main.c ****   /*
 455:../src/main.c ****    * Inhibit (set to HIGH) the NPCS line to initialize.
 456:../src/main.c ****    */
 457:../src/main.c ****   gpio_configure_pin(SD_MMC_SPI_NPCS_GPIO, SD_MMC_SPI_NPCS_GPIO_INHIBIT_FLAGS);
 1042              		.loc 1 457 0
 1043 001e 4FF04051 		mov	r1, #805306368
 1044 0022 0B20     		movs	r0, #11
 1045 0024 FFF7FEFF 		bl	pio_configure_pin
 1046              	.LVL94:
 1047              	.LBB197:
 1048              	.LBB198:
 1049              	.LBB199:
 294:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 1050              		.loc 4 294 0
 1051 0028 4FF40062 		mov	r2, #2048
 1052 002c 144B     		ldr	r3, .L81+12
 1053 002e 1A63     		str	r2, [r3, #48]
 1054              	.LVL95:
 1055              	.LBE199:
 1056              	.LBE198:
 1057              	.LBE197:
 458:../src/main.c ****   ioport_set_pin_level(SD_MMC_SPI_NPCS_GPIO, SD_MMC_SPI_NPCS_NO_SELECT_LEVEL);
 459:../src/main.c **** 
 460:../src/main.c ****   spi_select_device(BOARD_ILI9341_SPI, &SD_CARD_SPI_DEVICE);
 1058              		.loc 1 460 0
 1059 0030 3146     		mov	r1, r6
 1060 0032 2846     		mov	r0, r5
 1061 0034 FFF7FEFF 		bl	spi_select_device
 1062              	.LVL96:
 1063              	.LBB200:
 461:../src/main.c ****   for (int i = 0; i < 10; i++)
 1064              		.loc 1 461 0
 1065 0038 06E0     		b	.L78
 1066              	.LVL97:
 1067              	.L79:
 462:../src/main.c ****     {
 463:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, SD_CARD_INIT_DATA, BOARD_ILI9341_SPI_NPCS, 0);
 1068              		.loc 1 463 0 discriminator 3
 1069 003a 0023     		movs	r3, #0
 1070 003c 0122     		movs	r2, #1
 1071 003e FF21     		movs	r1, #255
 1072 0040 0D48     		ldr	r0, .L81+4
 1073 0042 FFF7FEFF 		bl	spi_write
 1074              	.LVL98:
 461:../src/main.c ****   for (int i = 0; i < 10; i++)
 1075              		.loc 1 461 0 discriminator 3
 1076 0046 0134     		adds	r4, r4, #1
 1077              	.LVL99:
 1078              	.L78:
 461:../src/main.c ****   for (int i = 0; i < 10; i++)
 1079              		.loc 1 461 0 is_stmt 0 discriminator 1
 1080 0048 092C     		cmp	r4, #9
 1081 004a F6DD     		ble	.L79
 1082              	.LBE200:
 464:../src/main.c ****     }
 465:../src/main.c ****   /*
 466:../src/main.c ****    * return the IOPort SPI configure..
 467:../src/main.c ****    */
 468:../src/main.c ****   gpio_configure_pin(SD_MMC_SPI_NPCS_GPIO, SD_MMC_SPI_NPCS_GPIO_FLAGS);
 1083              		.loc 1 468 0 is_stmt 1
 1084 004c 4FF00061 		mov	r1, #134217728
 1085 0050 0B20     		movs	r0, #11
 1086 0052 FFF7FEFF 		bl	pio_configure_pin
 1087              	.LVL100:
 469:../src/main.c **** 
 470:../src/main.c ****   mdelay(1);
 1088              		.loc 1 470 0
 1089 0056 0120     		movs	r0, #1
 1090 0058 FFF7FEFF 		bl	mdelay
 1091              	.LVL101:
 471:../src/main.c ****   spi_select_device(BOARD_ILI9341_SPI, &SD_CARD_SPI_DEVICE);
 1092              		.loc 1 471 0
 1093 005c 0549     		ldr	r1, .L81
 1094 005e 0648     		ldr	r0, .L81+4
 1095 0060 FFF7FEFF 		bl	spi_select_device
 1096              	.LVL102:
 472:../src/main.c ****   SD_IO_WriteCmd(0, 0, 0x95, 0);
 1097              		.loc 1 472 0
 1098 0064 0023     		movs	r3, #0
 1099 0066 9522     		movs	r2, #149
 1100 0068 1946     		mov	r1, r3
 1101 006a 1846     		mov	r0, r3
 1102 006c FFF7FEFF 		bl	SD_IO_WriteCmd
 1103              	.LVL103:
 473:../src/main.c **** 
 474:../src/main.c **** //  spi_disable(BOARD_ILI9341_SPI);
 475:../src/main.c **** };
 1104              		.loc 1 475 0
 1105 0070 02B0     		add	sp, sp, #8
 1106              		.cfi_def_cfa_offset 16
 1107              		@ sp needed
 1108 0072 70BD     		pop	{r4, r5, r6, pc}
 1109              	.LVL104:
 1110              	.L82:
 1111              		.align	2
 1112              	.L81:
 1113 0074 00000000 		.word	.LANCHOR4
 1114 0078 00800040 		.word	1073774592
 1115 007c 400D0300 		.word	200000
 1116 0080 000E0E40 		.word	1074662912
 1117              		.cfi_endproc
 1118              	.LFE186:
 1120              		.section	.text.GetTouchData,"ax",%progbits
 1121              		.align	2
 1122              		.global	GetTouchData
 1123              		.thumb
 1124              		.thumb_func
 1126              	GetTouchData:
 1127              	.LFB187:
 476:../src/main.c **** 
 477:../src/main.c **** // [main_console_configure]
 478:../src/main.c **** 
 479:../src/main.c **** /*
 480:../src/main.c ****  * void GetTouchData();
 481:../src/main.c ****  *
 482:../src/main.c ****  */
 483:../src/main.c **** void GetTouchData()
 484:../src/main.c **** {
 1128              		.loc 1 484 0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 8
 1131              		@ frame_needed = 0, uses_anonymous_args = 0
 1132 0000 30B5     		push	{r4, r5, lr}
 1133              		.cfi_def_cfa_offset 12
 1134              		.cfi_offset 4, -12
 1135              		.cfi_offset 5, -8
 1136              		.cfi_offset 14, -4
 1137 0002 83B0     		sub	sp, sp, #12
 1138              		.cfi_def_cfa_offset 24
 485:../src/main.c ****   uint16_t RD;
 486:../src/main.c ****   uint8_t p_pcs;
 487:../src/main.c ****   uint16_t z;
 488:../src/main.c ****   uint16_t DT[6];
 489:../src/main.c **** 
 490:../src/main.c ****   spi_select_device(BOARD_ILI9341_SPI, &TOUCH_SPI_DEVICE);
 1139              		.loc 1 490 0
 1140 0004 644D     		ldr	r5, .L86
 1141 0006 6549     		ldr	r1, .L86+4
 1142 0008 2846     		mov	r0, r5
 1143 000a FFF7FEFF 		bl	spi_select_device
 1144              	.LVL105:
 491:../src/main.c ****   spi_write(BOARD_ILI9341_SPI, 0xB1, SPI_TOUCH_NPCS, 0);
 1145              		.loc 1 491 0
 1146 000e 0023     		movs	r3, #0
 1147 0010 0222     		movs	r2, #2
 1148 0012 B121     		movs	r1, #177
 1149 0014 2846     		mov	r0, r5
 1150 0016 FFF7FEFF 		bl	spi_write
 1151              	.LVL106:
 492:../src/main.c ****   spi_write(BOARD_ILI9341_SPI, 0xC1, SPI_TOUCH_NPCS, 0);
 1152              		.loc 1 492 0
 1153 001a 0023     		movs	r3, #0
 1154 001c 0222     		movs	r2, #2
 1155 001e C121     		movs	r1, #193
 1156 0020 2846     		mov	r0, r5
 1157 0022 FFF7FEFF 		bl	spi_write
 1158              	.LVL107:
 493:../src/main.c ****   spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1159              		.loc 1 493 0
 1160 0026 0023     		movs	r3, #0
 1161 0028 0222     		movs	r2, #2
 1162 002a FF21     		movs	r1, #255
 1163 002c 2846     		mov	r0, r5
 1164 002e FFF7FEFF 		bl	spi_write
 1165              	.LVL108:
 494:../src/main.c ****   spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1166              		.loc 1 494 0
 1167 0032 0DF10502 		add	r2, sp, #5
 1168 0036 0DF10601 		add	r1, sp, #6
 1169 003a 2846     		mov	r0, r5
 1170 003c FFF7FEFF 		bl	spi_read
 1171              	.LVL109:
 495:../src/main.c **** //  SD_IO_ReadData((uint8_t*)&RD, 2);
 496:../src/main.c ****   RD = RD >> 3;
 1172              		.loc 1 496 0
 1173 0040 BDF80630 		ldrh	r3, [sp, #6]
 1174 0044 DB08     		lsrs	r3, r3, #3
 1175 0046 ADF80630 		strh	r3, [sp, #6]	@ movhi
 497:../src/main.c ****   z = RD + 4095;
 1176              		.loc 1 497 0
 1177 004a 03F6FF74 		addw	r4, r3, #4095
 1178              	.LVL110:
 498:../src/main.c ****   spi_write(BOARD_ILI9341_SPI, 0x91, SPI_TOUCH_NPCS, 0);
 1179              		.loc 1 498 0
 1180 004e 0023     		movs	r3, #0
 1181 0050 0222     		movs	r2, #2
 1182 0052 9121     		movs	r1, #145
 1183 0054 2846     		mov	r0, r5
 1184 0056 FFF7FEFF 		bl	spi_write
 1185              	.LVL111:
 499:../src/main.c **** //  SD_IO_WriteByte(0x91);
 500:../src/main.c ****   spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1186              		.loc 1 500 0
 1187 005a 0023     		movs	r3, #0
 1188 005c 0222     		movs	r2, #2
 1189 005e FF21     		movs	r1, #255
 1190 0060 2846     		mov	r0, r5
 1191 0062 FFF7FEFF 		bl	spi_write
 1192              	.LVL112:
 501:../src/main.c ****   spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1193              		.loc 1 501 0
 1194 0066 0DF10502 		add	r2, sp, #5
 1195 006a 0DF10601 		add	r1, sp, #6
 1196 006e 2846     		mov	r0, r5
 1197 0070 FFF7FEFF 		bl	spi_read
 1198              	.LVL113:
 502:../src/main.c **** //  SD_IO_ReadData((uint8_t*)&RD, 2);
 503:../src/main.c ****   RD = RD >> 3;
 1199              		.loc 1 503 0
 1200 0074 BDF80630 		ldrh	r3, [sp, #6]
 1201 0078 DB08     		lsrs	r3, r3, #3
 1202 007a ADF80630 		strh	r3, [sp, #6]	@ movhi
 504:../src/main.c ****   z -= RD;
 1203              		.loc 1 504 0
 1204 007e E31A     		subs	r3, r4, r3
 1205 0080 9BB2     		uxth	r3, r3
 1206              	.LVL114:
 505:../src/main.c ****   if (z >= Z_THRESHOLD)
 1207              		.loc 1 505 0
 1208 0082 B3F5C87F 		cmp	r3, #400
 1209 0086 5ED3     		bcc	.L84
 506:../src/main.c ****     {
 507:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0x91, SPI_TOUCH_NPCS, 0);
 1210              		.loc 1 507 0
 1211 0088 0023     		movs	r3, #0
 1212              	.LVL115:
 1213 008a 0222     		movs	r2, #2
 1214 008c 9121     		movs	r1, #145
 1215 008e 2846     		mov	r0, r5
 1216 0090 FFF7FEFF 		bl	spi_write
 1217              	.LVL116:
 508:../src/main.c **** //      SD_IO_WriteByte(0x91);
 509:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1218              		.loc 1 509 0
 1219 0094 0023     		movs	r3, #0
 1220 0096 0222     		movs	r2, #2
 1221 0098 FF21     		movs	r1, #255
 1222 009a 2846     		mov	r0, r5
 1223 009c FFF7FEFF 		bl	spi_write
 1224              	.LVL117:
 510:../src/main.c ****       spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1225              		.loc 1 510 0
 1226 00a0 0DF10502 		add	r2, sp, #5
 1227 00a4 0DF10601 		add	r1, sp, #6
 1228 00a8 2846     		mov	r0, r5
 1229 00aa FFF7FEFF 		bl	spi_read
 1230              	.LVL118:
 511:../src/main.c **** //      SD_IO_ReadData((uint8_t*)&RD, 2);	// dummy X measure, 1st is always noisy
 512:../src/main.c ****       //      SD_IO_WriteByte(0xD1);
 513:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0xD1, SPI_TOUCH_NPCS, 0);
 1231              		.loc 1 513 0
 1232 00ae 0023     		movs	r3, #0
 1233 00b0 0222     		movs	r2, #2
 1234 00b2 D121     		movs	r1, #209
 1235 00b4 2846     		mov	r0, r5
 1236 00b6 FFF7FEFF 		bl	spi_write
 1237              	.LVL119:
 514:../src/main.c ****       //      SD_IO_ReadData((uint8_t*)&RD, 2);	// dummy X measure, 1st is always noisy
 515:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1238              		.loc 1 515 0
 1239 00ba 0023     		movs	r3, #0
 1240 00bc 0222     		movs	r2, #2
 1241 00be FF21     		movs	r1, #255
 1242 00c0 2846     		mov	r0, r5
 1243 00c2 FFF7FEFF 		bl	spi_write
 1244              	.LVL120:
 516:../src/main.c ****       spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1245              		.loc 1 516 0
 1246 00c6 0DF10502 		add	r2, sp, #5
 1247 00ca 0DF10601 		add	r1, sp, #6
 1248 00ce 2846     		mov	r0, r5
 1249 00d0 FFF7FEFF 		bl	spi_read
 1250              	.LVL121:
 517:../src/main.c ****       DT[0] = RD >> 3;
 518:../src/main.c **** //      SD_IO_WriteByte(0x91);
 519:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0x91, SPI_TOUCH_NPCS, 0);
 1251              		.loc 1 519 0
 1252 00d4 0023     		movs	r3, #0
 1253 00d6 0222     		movs	r2, #2
 1254 00d8 9121     		movs	r1, #145
 1255 00da 2846     		mov	r0, r5
 1256 00dc FFF7FEFF 		bl	spi_write
 1257              	.LVL122:
 520:../src/main.c **** //      SD_IO_ReadData((uint8_t*)&RD, 2);	// dummy X measure, 1st is always noisy
 521:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1258              		.loc 1 521 0
 1259 00e0 0023     		movs	r3, #0
 1260 00e2 0222     		movs	r2, #2
 1261 00e4 FF21     		movs	r1, #255
 1262 00e6 2846     		mov	r0, r5
 1263 00e8 FFF7FEFF 		bl	spi_write
 1264              	.LVL123:
 522:../src/main.c ****       spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1265              		.loc 1 522 0
 1266 00ec 0DF10502 		add	r2, sp, #5
 1267 00f0 0DF10601 		add	r1, sp, #6
 1268 00f4 2846     		mov	r0, r5
 1269 00f6 FFF7FEFF 		bl	spi_read
 1270              	.LVL124:
 523:../src/main.c ****       DT[1] = RD >> 3;
 524:../src/main.c **** //      SD_IO_WriteByte(0xD1);
 525:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0xD1, SPI_TOUCH_NPCS, 0);
 1271              		.loc 1 525 0
 1272 00fa 0023     		movs	r3, #0
 1273 00fc 0222     		movs	r2, #2
 1274 00fe D121     		movs	r1, #209
 1275 0100 2846     		mov	r0, r5
 1276 0102 FFF7FEFF 		bl	spi_write
 1277              	.LVL125:
 526:../src/main.c **** //      SD_IO_ReadData((uint8_t*)&RD, 2);	// dummy X measure, 1st is always noisy
 527:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1278              		.loc 1 527 0
 1279 0106 0023     		movs	r3, #0
 1280 0108 0222     		movs	r2, #2
 1281 010a FF21     		movs	r1, #255
 1282 010c 2846     		mov	r0, r5
 1283 010e FFF7FEFF 		bl	spi_write
 1284              	.LVL126:
 528:../src/main.c ****       spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1285              		.loc 1 528 0
 1286 0112 0DF10502 		add	r2, sp, #5
 1287 0116 0DF10601 		add	r1, sp, #6
 1288 011a 2846     		mov	r0, r5
 1289 011c FFF7FEFF 		bl	spi_read
 1290              	.LVL127:
 529:../src/main.c ****       DT[2] = RD >> 3;
 530:../src/main.c **** //      SD_IO_WriteByte(0x91);
 531:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0x91, SPI_TOUCH_NPCS, 0);
 1291              		.loc 1 531 0
 1292 0120 0023     		movs	r3, #0
 1293 0122 0222     		movs	r2, #2
 1294 0124 9121     		movs	r1, #145
 1295 0126 2846     		mov	r0, r5
 1296 0128 FFF7FEFF 		bl	spi_write
 1297              	.LVL128:
 532:../src/main.c **** //      SD_IO_ReadData((uint8_t*)&RD, 2);	// dummy X measure, 1st is always noisy
 533:../src/main.c ****       spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1298              		.loc 1 533 0
 1299 012c 0023     		movs	r3, #0
 1300 012e 0222     		movs	r2, #2
 1301 0130 FF21     		movs	r1, #255
 1302 0132 2846     		mov	r0, r5
 1303 0134 FFF7FEFF 		bl	spi_write
 1304              	.LVL129:
 534:../src/main.c ****       spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1305              		.loc 1 534 0
 1306 0138 0DF10502 		add	r2, sp, #5
 1307 013c 0DF10601 		add	r1, sp, #6
 1308 0140 2846     		mov	r0, r5
 1309 0142 FFF7FEFF 		bl	spi_read
 1310              	.LVL130:
 1311              	.L84:
 535:../src/main.c ****       DT[3] = RD >> 3;
 536:../src/main.c ****     }
 537:../src/main.c ****   else { DT[0] = DT[1] = DT[2] = DT[3] = 0;};	// Compiler warns these values may be used unset on e
 538:../src/main.c **** //    SD_IO_WriteByte(0x91);
 539:../src/main.c ****     spi_write(BOARD_ILI9341_SPI, 0x91, SPI_TOUCH_NPCS, 0);
 1312              		.loc 1 539 0
 1313 0146 144C     		ldr	r4, .L86
 1314 0148 0023     		movs	r3, #0
 1315 014a 0222     		movs	r2, #2
 1316 014c 9121     		movs	r1, #145
 1317 014e 2046     		mov	r0, r4
 1318 0150 FFF7FEFF 		bl	spi_write
 1319              	.LVL131:
 540:../src/main.c **** //    SD_IO_ReadData((uint8_t*)&RD, 2);	// dummy X measure, 1st is always noisy
 541:../src/main.c ****     spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1320              		.loc 1 541 0
 1321 0154 0023     		movs	r3, #0
 1322 0156 0222     		movs	r2, #2
 1323 0158 FF21     		movs	r1, #255
 1324 015a 2046     		mov	r0, r4
 1325 015c FFF7FEFF 		bl	spi_write
 1326              	.LVL132:
 542:../src/main.c ****     spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1327              		.loc 1 542 0
 1328 0160 0DF10502 		add	r2, sp, #5
 1329 0164 0DF10601 		add	r1, sp, #6
 1330 0168 2046     		mov	r0, r4
 1331 016a FFF7FEFF 		bl	spi_read
 1332              	.LVL133:
 543:../src/main.c ****     DT[4] = RD >> 3;
 544:../src/main.c **** //    SD_IO_WriteByte(0x00);
 545:../src/main.c ****     spi_write(BOARD_ILI9341_SPI, 0x00, SPI_TOUCH_NPCS, 0);
 1333              		.loc 1 545 0
 1334 016e 0023     		movs	r3, #0
 1335 0170 0222     		movs	r2, #2
 1336 0172 1946     		mov	r1, r3
 1337 0174 2046     		mov	r0, r4
 1338 0176 FFF7FEFF 		bl	spi_write
 1339              	.LVL134:
 546:../src/main.c **** //    SD_IO_ReadData((uint8_t*)&RD, 2);	// dummy X measure, 1st is always noisy
 547:../src/main.c ****     spi_write(BOARD_ILI9341_SPI, 0xFF, SPI_TOUCH_NPCS, 0);
 1340              		.loc 1 547 0
 1341 017a 0023     		movs	r3, #0
 1342 017c 0222     		movs	r2, #2
 1343 017e FF21     		movs	r1, #255
 1344 0180 2046     		mov	r0, r4
 1345 0182 FFF7FEFF 		bl	spi_write
 1346              	.LVL135:
 548:../src/main.c ****     spi_read(BOARD_ILI9341_SPI, &RD, &p_pcs);
 1347              		.loc 1 548 0
 1348 0186 0DF10502 		add	r2, sp, #5
 1349 018a 0DF10601 		add	r1, sp, #6
 1350 018e 2046     		mov	r0, r4
 1351 0190 FFF7FEFF 		bl	spi_read
 1352              	.LVL136:
 549:../src/main.c ****     DT[5] = RD >> 3;
 550:../src/main.c ****     z = 0;
 551:../src/main.c **** 
 552:../src/main.c **** }
 1353              		.loc 1 552 0
 1354 0194 03B0     		add	sp, sp, #12
 1355              		.cfi_def_cfa_offset 12
 1356              		@ sp needed
 1357 0196 30BD     		pop	{r4, r5, pc}
 1358              	.L87:
 1359              		.align	2
 1360              	.L86:
 1361 0198 00800040 		.word	1073774592
 1362 019c 00000000 		.word	.LANCHOR3
 1363              		.cfi_endproc
 1364              	.LFE187:
 1366              		.section	.text.main,"ax",%progbits
 1367              		.align	2
 1368              		.global	main
 1369              		.thumb
 1370              		.thumb_func
 1372              	main:
 1373              	.LFB188:
 553:../src/main.c **** 
 554:../src/main.c **** extern struct spi_device ILI9341_SPI_DEVICE;
 555:../src/main.c **** /**
 556:../src/main.c ****  *  \brief getting-started Application entry point.
 557:../src/main.c ****  *
 558:../src/main.c ****  *  \return Unused (ANSI-C compatibility).
 559:../src/main.c ****  */
 560:../src/main.c **** // [main]
 561:../src/main.c **** int main(void)
 562:../src/main.c **** {
 1374              		.loc 1 562 0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 32
 1377              		@ frame_needed = 0, uses_anonymous_args = 0
 1378 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1379              		.cfi_def_cfa_offset 32
 1380              		.cfi_offset 4, -32
 1381              		.cfi_offset 5, -28
 1382              		.cfi_offset 6, -24
 1383              		.cfi_offset 7, -20
 1384              		.cfi_offset 8, -16
 1385              		.cfi_offset 9, -12
 1386              		.cfi_offset 10, -8
 1387              		.cfi_offset 14, -4
 1388 0004 88B0     		sub	sp, sp, #32
 1389              		.cfi_def_cfa_offset 64
 563:../src/main.c **** //! [main_step_sys_init]
 564:../src/main.c **** 	/* Initialize the SAM system */
 565:../src/main.c ****   char draw_buffer[32];
 566:../src/main.c ****   uint32_t gpmvm_status; uint32_t dw_reset_type;
 567:../src/main.c **** 
 568:../src/main.c **** 	sysclk_init();
 1390              		.loc 1 568 0
 1391 0006 FFF7FEFF 		bl	sysclk_init
 1392              	.LVL137:
 569:../src/main.c **** 	board_init();
 1393              		.loc 1 569 0
 1394 000a FFF7FEFF 		bl	board_init
 1395              	.LVL138:
 570:../src/main.c **** //! [main_step_sys_init]
 571:../src/main.c **** 
 572:../src/main.c **** 	/* Initialize display parameter */
 573:../src/main.c **** 	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
 1396              		.loc 1 573 0
 1397 000e 654D     		ldr	r5, .L98
 1398 0010 F026     		movs	r6, #240
 1399 0012 2E60     		str	r6, [r5]
 574:../src/main.c **** 	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
 1400              		.loc 1 574 0
 1401 0014 4FF4A077 		mov	r7, #320
 1402 0018 6F60     		str	r7, [r5, #4]
 575:../src/main.c **** 	g_ili93xx_display_opt.foreground_color = COLOR_BLUE;
 1403              		.loc 1 575 0
 1404 001a 4FF01F09 		mov	r9, #31
 1405 001e C5F80890 		str	r9, [r5, #8]
 576:../src/main.c **** 	g_ili93xx_display_opt.background_color = COLOR_WHITE;
 1406              		.loc 1 576 0
 1407 0022 4FF6FF78 		movw	r8, #65535
 1408 0026 C5F80C80 		str	r8, [r5, #12]
 577:../src/main.c **** 
 578:../src/main.c **** 	/* Initialize LCD */
 579:../src/main.c **** //	ili93xx_init_w_spi(&g_ili93xx_display_opt);
 580:../src/main.c **** 
 581:../src/main.c **** 
 582:../src/main.c **** #ifndef BOARD_NO_PUSHBUTTON_2
 583:../src/main.c **** #if (SAMV71 || SAMV70 || SAMS70 || SAME70)
 584:../src/main.c **** 	if (GPIO_PUSH_BUTTON_2 == PIO_PB12_IDX) {
 585:../src/main.c **** 		matrix_set_system_io(matrix_get_system_io() | CCFG_SYSIO_SYSIO12);
 586:../src/main.c **** 	}
 587:../src/main.c **** 	ioport_set_pin_dir(GPIO_PUSH_BUTTON_2, IOPORT_DIR_INPUT);
 588:../src/main.c **** 	ioport_set_pin_mode(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
 589:../src/main.c **** 	ioport_set_pin_sense_mode(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_SENSE);
 590:../src/main.c **** #endif
 591:../src/main.c **** #endif
 592:../src/main.c **** //! [main_step_console_init]
 593:../src/main.c **** 	/* Initialize the console uart */
 594:../src/main.c **** 	configure_console();
 1409              		.loc 1 594 0
 1410 002a FFF7FEFF 		bl	configure_console
 1411              	.LVL139:
 595:../src/main.c **** //! [main_step_console_init]
 596:../src/main.c **** 
 597:../src/main.c **** 	/* Output example information */
 598:../src/main.c **** 	puts(STRING_HEADER);
 1412              		.loc 1 598 0
 1413 002e 5E48     		ldr	r0, .L98+4
 1414 0030 FFF7FEFF 		bl	puts
 1415              	.LVL140:
 599:../src/main.c **** 
 600:../src/main.c **** 	/* Configure systick for 1 ms */
 601:../src/main.c **** 	puts("Configure system tick to get 1ms tick period.\r");
 1416              		.loc 1 601 0
 1417 0034 5D48     		ldr	r0, .L98+8
 1418 0036 FFF7FEFF 		bl	puts
 1419              	.LVL141:
 1420              	.LBB201:
 1421              	.LBB202:
1346:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1347:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1348:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1349:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Disable External Interrupt
1350:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1351:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1352:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1353:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1354:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1355:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1356:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1357:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1358:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1359:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1360:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1361:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Get Pending Interrupt
1362:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1363:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1364:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     for the specified interrupt.
1365:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1366:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1367:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1368:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             0  Interrupt status is not pending.
1369:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             1  Interrupt status is pending.
1370:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1371:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1372:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1373:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1374:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1375:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1376:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1377:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Set Pending Interrupt
1378:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1379:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1380:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1381:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1382:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1383:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1384:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1385:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1386:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1387:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1388:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1389:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Clear Pending Interrupt
1390:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1391:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1392:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1393:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1394:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1395:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1396:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1397:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1398:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1399:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1400:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1401:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Get Active Interrupt
1402:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1403:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1404:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1405:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1406:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1407:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             0  Interrupt status is not active.
1408:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             1  Interrupt status is active.
1409:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1410:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1411:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1412:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1413:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1414:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1415:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1416:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Set Interrupt Priority
1417:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1418:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function sets the priority of an interrupt.
1419:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1420:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1421:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1422:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1423:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]  priority  Priority to set.
1424:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1425:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1426:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1427:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   if(IRQn < 0) {
1428:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1429:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   else {
1430:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1431:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1432:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1433:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1434:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Get Interrupt Priority
1435:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1436:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function reads the priority of an interrupt. The interrupt
1437:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     number can be positive to specify an external (device specific)
1438:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1439:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1440:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1441:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]   IRQn  Interrupt number.
1442:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1443:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                         priority bits of the microcontroller.
1444:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1445:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1446:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1447:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1448:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   if(IRQn < 0) {
1449:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1450:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   else {
1451:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1452:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1453:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1454:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1455:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Encode Priority
1456:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1457:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function encodes the priority for an interrupt with the given priority group,
1458:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     preemptive priority value, and subpriority value.
1459:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     In case of a conflict between priority grouping and available
1460:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1461:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1462:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1463:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1464:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1465:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1466:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1467:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1468:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1469:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1470:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t PreemptPriorityBits;
1471:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t SubPriorityBits;
1472:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1473:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1474:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1475:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1476:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   return (
1477:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1478:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1479:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****          );
1480:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1481:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1482:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1483:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  Decode Priority
1484:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1485:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function decodes an interrupt priority value with a given priority group to
1486:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     preemptive priority value and subpriority value.
1487:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     In case of a conflict between priority grouping and available
1488:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1489:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1490:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1491:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1492:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1493:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1494:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1495:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1496:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1497:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1498:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t PreemptPriorityBits;
1499:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   uint32_t SubPriorityBits;
1500:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1501:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1502:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1503:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1504:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1505:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1506:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1507:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1508:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1509:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  System Reset
1510:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1511:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function initiates a system reset request to reset the MCU.
1512:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1513:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1514:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1515:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1516:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                                                                   buffered write are completed befo
1517:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1518:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1519:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1520:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   __DSB();                                                     /* Ensure completion of memory acces
1521:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   while(1);                                                    /* wait until reset */
1522:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** }
1523:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1524:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1525:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1526:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1527:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1528:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /* ##################################    SysTick function  ########################################
1529:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1530:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1531:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \brief      Functions that configure the System.
1532:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   @{
1533:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1534:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1535:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** #if (__Vendor_SysTickConfig == 0)
1536:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1537:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** /** \brief  System Tick Configuration
1538:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1539:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1540:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     Counter is in free running mode to generate periodic interrupts.
1541:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1542:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1543:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1544:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return          0  Function succeeded.
1545:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \return          1  Function failed.
1546:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1547:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1548:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1549:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****     must contain a vendor-specific implementation of this function.
1550:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1551:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****  */
1552:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1553:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** {
1554:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1555:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h **** 
1556:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 1422              		.loc 3 1556 0
 1423 003a 5D4B     		ldr	r3, .L98+12
 1424 003c 41F26F72 		movw	r2, #5999
 1425 0040 5A60     		str	r2, [r3, #4]
 1426              	.LVL142:
 1427              	.LBB203:
 1428              	.LBB204:
1428:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   else {
 1429              		.loc 3 1428 0
 1430 0042 5C4A     		ldr	r2, .L98+16
 1431 0044 82F82360 		strb	r6, [r2, #35]
 1432              	.LVL143:
 1433              	.LBE204:
 1434              	.LBE203:
1557:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
1558:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 1435              		.loc 3 1558 0
 1436 0048 0024     		movs	r4, #0
 1437 004a 9C60     		str	r4, [r3, #8]
1559:/home/bekeband/workspace/OLIMEX_Start/src/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1438              		.loc 3 1559 0
 1439 004c 0722     		movs	r2, #7
 1440 004e 1A60     		str	r2, [r3]
 1441              	.LVL144:
 1442              	.LBE202:
 1443              	.LBE201:
 602:../src/main.c **** //! [main_step_systick_init]
 603:../src/main.c **** 	if (SysTick_Config(sysclk_get_cpu_hz() / 1000)) {
 604:../src/main.c **** 		puts("-F- Systick configuration error\r");
 605:../src/main.c **** 		while (1);
 606:../src/main.c **** 	}
 607:../src/main.c **** //! [main_step_systick_init]
 608:../src/main.c **** 
 609:../src/main.c **** #ifndef BOARD_NO_LED_1
 610:../src/main.c **** 	puts("Configure TC.\r");
 1444              		.loc 1 610 0
 1445 0050 5948     		ldr	r0, .L98+20
 1446 0052 FFF7FEFF 		bl	puts
 1447              	.LVL145:
 611:../src/main.c **** //! [main_step_tc_init]
 612:../src/main.c **** 	configure_tc();
 1448              		.loc 1 612 0
 1449 0056 FFF7FEFF 		bl	configure_tc
 1450              	.LVL146:
 613:../src/main.c **** //! [main_step_tc_init]
 614:../src/main.c **** 
 615:../src/main.c **** #endif
 616:../src/main.c **** 
 617:../src/main.c **** 	puts("Configure buttons with debouncing.\r");
 1451              		.loc 1 617 0
 1452 005a 5848     		ldr	r0, .L98+24
 1453 005c FFF7FEFF 		bl	puts
 1454              	.LVL147:
 618:../src/main.c **** //! [main_step_btn_init]
 619:../src/main.c **** 	configure_buttons();
 1455              		.loc 1 619 0
 1456 0060 FFF7FEFF 		bl	configure_buttons
 1457              	.LVL148:
 620:../src/main.c **** //! [main_step_btn_init]
 621:../src/main.c **** 	configure_SD_CD_input();
 1458              		.loc 1 621 0
 1459 0064 FFF7FEFF 		bl	configure_SD_CD_input
 1460              	.LVL149:
 622:../src/main.c **** 
 623:../src/main.c **** 	puts("Configure spi master initialization().\r");
 1461              		.loc 1 623 0
 1462 0068 5548     		ldr	r0, .L98+28
 1463 006a FFF7FEFF 		bl	puts
 1464              	.LVL150:
 624:../src/main.c **** 
 625:../src/main.c **** 	printf("Press %s to Start/Stop the %s blinking.\r\n",
 1465              		.loc 1 625 0
 1466 006e DFF8A0A1 		ldr	r10, .L98+108
 1467 0072 544A     		ldr	r2, .L98+32
 1468 0074 5449     		ldr	r1, .L98+36
 1469 0076 5046     		mov	r0, r10
 1470 0078 FFF7FEFF 		bl	iprintf
 1471              	.LVL151:
 626:../src/main.c **** 			PUSHBUTTON_1_NAME, LED_GREEN_NAME);
 627:../src/main.c **** 
 628:../src/main.c **** #ifndef BOARD_NO_PUSHBUTTON_2
 629:../src/main.c **** 	printf("Press %s to Start/Stop the %s blinking.\r\n",
 1472              		.loc 1 629 0
 1473 007c 534A     		ldr	r2, .L98+40
 1474 007e 5449     		ldr	r1, .L98+44
 1475 0080 5046     		mov	r0, r10
 1476 0082 FFF7FEFF 		bl	iprintf
 1477              	.LVL152:
 630:../src/main.c **** 			PUSHBUTTON_2_NAME, LED_YELLOW_NAME);
 631:../src/main.c **** #endif
 632:../src/main.c **** 
 633:../src/main.c ****   ili93xx_init_w_spi(&g_ili93xx_display_opt);
 1478              		.loc 1 633 0
 1479 0086 2846     		mov	r0, r5
 1480 0088 FFF7FEFF 		bl	ili93xx_init_w_spi
 1481              	.LVL153:
 634:../src/main.c **** 
 635:../src/main.c ****   ili93xx_display_on();
 1482              		.loc 1 635 0
 1483 008c FFF7FEFF 		bl	ili93xx_display_on
 1484              	.LVL154:
 636:../src/main.c **** 
 637:../src/main.c **** 
 638:../src/main.c **** //  ili93xx_set_foreground_color(COLOR_WHITE);
 639:../src/main.c ****   /** Turn on LCD */
 640:../src/main.c **** /*  ili93xx_display_on();
 641:../src/main.c ****   ili93xx_set_cursor_position(0, 0);*/
 642:../src/main.c **** 
 643:../src/main.c ****   /** Draw text, image and basic shapes on the LCD */
 644:../src/main.c **** /*  ili93xx_set_foreground_color(COLOR_BLACK);
 645:../src/main.c ****   ili93xx_draw_string(10, 20, (uint8_t *)"ili93xx_lcd example");
 646:../src/main.c **** 
 647:../src/main.c ****   ili93xx_set_foreground_color(COLOR_RED);
 648:../src/main.c ****   ili93xx_draw_circle(60, 160, 40);
 649:../src/main.c ****   ili93xx_set_foreground_color(COLOR_GREEN);
 650:../src/main.c ****   ili93xx_draw_circle(120, 160, 40);
 651:../src/main.c ****   ili93xx_set_foreground_color(COLOR_BLUE);
 652:../src/main.c ****   ili93xx_draw_circle(180, 160, 40);*/
 653:../src/main.c **** 
 654:../src/main.c ****   ili93xx_display_on();
 1485              		.loc 1 654 0
 1486 0090 FFF7FEFF 		bl	ili93xx_display_on
 1487              	.LVL155:
 655:../src/main.c **** 
 656:../src/main.c ****   ili93xx_set_foreground_color(COLOR_BLUE);
 1488              		.loc 1 656 0
 1489 0094 4846     		mov	r0, r9
 1490 0096 FFF7FEFF 		bl	ili93xx_set_foreground_color
 1491              	.LVL156:
 657:../src/main.c ****   ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
 1492              		.loc 1 657 0
 1493 009a 3B46     		mov	r3, r7
 1494 009c 3246     		mov	r2, r6
 1495 009e 2146     		mov	r1, r4
 1496 00a0 2046     		mov	r0, r4
 1497 00a2 FFF7FEFF 		bl	ili93xx_draw_filled_rectangle
 1498              	.LVL157:
 658:../src/main.c **** 
 659:../src/main.c ****   ili93xx_set_foreground_color(COLOR_RED);
 1499              		.loc 1 659 0
 1500 00a6 4FF47840 		mov	r0, #63488
 1501 00aa FFF7FEFF 		bl	ili93xx_set_foreground_color
 1502              	.LVL158:
 660:../src/main.c ****   ili93xx_draw_rectangle(0, 0, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
 1503              		.loc 1 660 0
 1504 00ae 3B46     		mov	r3, r7
 1505 00b0 3246     		mov	r2, r6
 1506 00b2 2146     		mov	r1, r4
 1507 00b4 2046     		mov	r0, r4
 1508 00b6 FFF7FEFF 		bl	ili93xx_draw_rectangle
 1509              	.LVL159:
 661:../src/main.c **** 
 662:../src/main.c ****   ili93xx_set_foreground_color(COLOR_WHITE);
 1510              		.loc 1 662 0
 1511 00ba 4046     		mov	r0, r8
 1512 00bc FFF7FEFF 		bl	ili93xx_set_foreground_color
 1513              	.LVL160:
 663:../src/main.c ****   ili93xx_draw_string(5, 10, "bekeband.hu");
 1514              		.loc 1 663 0
 1515 00c0 444A     		ldr	r2, .L98+48
 1516 00c2 0A21     		movs	r1, #10
 1517 00c4 0520     		movs	r0, #5
 1518 00c6 FFF7FEFF 		bl	ili93xx_draw_string
 1519              	.LVL161:
 664:../src/main.c **** 
 665:../src/main.c ****   sprintf(draw_buffer, "SD Card :");
 1520              		.loc 1 665 0
 1521 00ca 434A     		ldr	r2, .L98+52
 1522 00cc 6B46     		mov	r3, sp
 1523 00ce 07CA     		ldmia	r2, {r0, r1, r2}
 1524 00d0 03C3     		stmia	r3!, {r0, r1}
 1525 00d2 1A80     		strh	r2, [r3]	@ movhi
 666:../src/main.c ****   ili93xx_draw_string(5, 30, draw_buffer);
 1526              		.loc 1 666 0
 1527 00d4 6A46     		mov	r2, sp
 1528 00d6 1E21     		movs	r1, #30
 1529 00d8 0520     		movs	r0, #5
 1530 00da FFF7FEFF 		bl	ili93xx_draw_string
 1531              	.LVL162:
 667:../src/main.c **** 
 668:../src/main.c ****   Touch_Init_w_SPI();
 1532              		.loc 1 668 0
 1533 00de FFF7FEFF 		bl	Touch_Init_w_SPI
 1534              	.LVL163:
 1535              	.L96:
 669:../src/main.c **** 
 670:../src/main.c ****   uint32_t ul_rc;
 671:../src/main.c **** 
 672:../src/main.c **** //! [main_step_loop]
 673:../src/main.c **** 	while (1) {
 674:../src/main.c **** 
 675:../src/main.c **** 	    GetTouchData();
 1536              		.loc 1 675 0
 1537 00e2 FFF7FEFF 		bl	GetTouchData
 1538              	.LVL164:
 676:../src/main.c **** 
 677:../src/main.c **** 	      if (card_detect)
 1539              		.loc 1 677 0
 1540 00e6 3D4B     		ldr	r3, .L98+56
 1541 00e8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1542 00ea B3B1     		cbz	r3, .L89
 678:../src/main.c **** 		{
 679:../src/main.c **** 		  spi_select_device(BOARD_ILI9341_SPI, &ILI9341_SPI_DEVICE);
 1543              		.loc 1 679 0
 1544 00ec 3C49     		ldr	r1, .L98+60
 1545 00ee 3D48     		ldr	r0, .L98+64
 1546 00f0 FFF7FEFF 		bl	spi_select_device
 1547              	.LVL165:
 680:../src/main.c **** 		  sprintf(draw_buffer, "SD Card : Detected");
 1548              		.loc 1 680 0
 1549 00f4 6C46     		mov	r4, sp
 1550 00f6 3C4D     		ldr	r5, .L98+68
 1551 00f8 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1552 00fa 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1553 00fc 2B68     		ldr	r3, [r5]
 1554 00fe 24F8023B 		strh	r3, [r4], #2	@ movhi
 1555 0102 1B0C     		lsrs	r3, r3, #16
 1556 0104 2370     		strb	r3, [r4]
 681:../src/main.c **** 		  ili93xx_draw_string(5, 30, draw_buffer);
 1557              		.loc 1 681 0
 1558 0106 6A46     		mov	r2, sp
 1559 0108 1E21     		movs	r1, #30
 1560 010a 0520     		movs	r0, #5
 1561 010c FFF7FEFF 		bl	ili93xx_draw_string
 1562              	.LVL166:
 682:../src/main.c **** 
 683:../src/main.c **** 		  SD_Card_Init_w_SPI();
 1563              		.loc 1 683 0
 1564 0110 FFF7FEFF 		bl	SD_Card_Init_w_SPI
 1565              	.LVL167:
 684:../src/main.c **** 
 685:../src/main.c **** 		  card_detect = 0;
 1566              		.loc 1 685 0
 1567 0114 0022     		movs	r2, #0
 1568 0116 314B     		ldr	r3, .L98+56
 1569 0118 1A70     		strb	r2, [r3]
 1570              	.L89:
 686:../src/main.c **** 		}
 687:../src/main.c **** 
 688:../src/main.c **** 
 689:../src/main.c **** /*	    mdelay(200);
 690:../src/main.c **** 	    ili93xx_set_foreground_color(COLOR_RED);
 691:../src/main.c **** 	    ili93xx_draw_line(20, 100, 100, 100);
 692:../src/main.c **** 	    ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
 693:../src/main.c **** 	    mdelay(200);
 694:../src/main.c **** 	    ili93xx_set_foreground_color(COLOR_GREEN);
 695:../src/main.c **** 	    ili93xx_draw_line(30, 10, 10, 50);
 696:../src/main.c **** 	    ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);*/
 697:../src/main.c **** 
 698:../src/main.c **** 	    if (reset_program_and_load_SAM_BA)
 1571              		.loc 1 698 0
 1572 011a 344B     		ldr	r3, .L98+72
 1573 011c 1B88     		ldrh	r3, [r3]
 1574 011e 002B     		cmp	r3, #0
 1575 0120 38D0     		beq	.L95
 699:../src/main.c **** 	      {
 700:../src/main.c **** //		__disable_irq();
 701:../src/main.c **** 
 702:../src/main.c **** 		/* Check the flash init function */
 703:../src/main.c **** 		flash_init(FLASH_ACCESS_MODE_128, 6);
 1576              		.loc 1 703 0
 1577 0122 0621     		movs	r1, #6
 1578 0124 0020     		movs	r0, #0
 1579 0126 FFF7FEFF 		bl	flash_init
 1580              	.LVL168:
 704:../src/main.c **** 
 705:../src/main.c **** 
 706:../src/main.c **** 	      /* Get the reset type of this time. */
 707:../src/main.c **** 	      dw_reset_type = rstc_get_reset_cause(RSTC);
 1581              		.loc 1 707 0
 1582 012a 3148     		ldr	r0, .L98+76
 1583 012c FFF7FEFF 		bl	rstc_get_reset_cause
 1584              	.LVL169:
 708:../src/main.c **** 	      printf("rstc_get_reset_cause(RSTC); = %x \n\r", dw_reset_type);
 1585              		.loc 1 708 0
 1586 0130 0146     		mov	r1, r0
 1587 0132 3048     		ldr	r0, .L98+80
 1588              	.LVL170:
 1589 0134 FFF7FEFF 		bl	iprintf
 1590              	.LVL171:
 709:../src/main.c **** 
 710:../src/main.c **** 	      printf("Clear gpnvm(1) bit boot from ROM! Asta la vista! \n\r");
 1591              		.loc 1 710 0
 1592 0138 2F48     		ldr	r0, .L98+84
 1593 013a FFF7FEFF 		bl	iprintf
 1594              	.LVL172:
 1595              	.LBB205:
 1596              	.LBB206:
 1597              	.LBB207:
 325:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 		port->PIO_CODR = mask;
 1598              		.loc 4 325 0
 1599 013e 2F4B     		ldr	r3, .L98+88
 1600 0140 DB6B     		ldr	r3, [r3, #60]
 1601 0142 13F4802F 		tst	r3, #262144
 1602 0146 04D0     		beq	.L91
 326:/home/bekeband/workspace/OLIMEX_Start/src/sam/ioport_pio.h **** 	} else {
 1603              		.loc 4 326 0
 1604 0148 4FF48022 		mov	r2, #262144
 1605 014c 2B4B     		ldr	r3, .L98+88
 1606 014e 5A63     		str	r2, [r3, #52]
 1607 0150 03E0     		b	.L92
 1608              	.L91:
 1609              		.loc 4 328 0
 1610 0152 4FF48022 		mov	r2, #262144
 1611 0156 294B     		ldr	r3, .L98+88
 1612 0158 1A63     		str	r2, [r3, #48]
 1613              	.L92:
 1614              	.LVL173:
 1615              	.LBE207:
 1616              	.LBE206:
 1617              	.LBE205:
 711:../src/main.c **** 	      ioport_toggle_pin_level(LED_GREEN_GPIO);
 712:../src/main.c **** 
 713:../src/main.c **** 	      /* Get the default gpnvm 1 status */
 714:../src/main.c **** 	      ul_rc = flash_is_gpnvm_set(1);
 1618              		.loc 1 714 0
 1619 015a 0120     		movs	r0, #1
 1620 015c FFF7FEFF 		bl	flash_is_gpnvm_set
 1621              	.LVL174:
 715:../src/main.c **** 
 716:../src/main.c **** 	      /* Reverse the test, clear/set  the gpnvm */
 717:../src/main.c **** 	      if (ul_rc == FLASH_RC_YES)
 1622              		.loc 1 717 0
 1623 0160 0128     		cmp	r0, #1
 1624 0162 09D1     		bne	.L93
 718:../src/main.c **** 		{  /* default gpnvm 1 is set */
 719:../src/main.c **** 		  /* Clear the gpnvm 1 */
 720:../src/main.c **** 		  flash_clear_gpnvm(1);
 1625              		.loc 1 720 0
 1626 0164 FFF7FEFF 		bl	flash_clear_gpnvm
 1627              	.LVL175:
 721:../src/main.c **** 
 722:../src/main.c **** 		  /* Get the gpnvm 1 status */
 723:../src/main.c **** 		  ul_rc = flash_is_gpnvm_set(1);
 1628              		.loc 1 723 0
 1629 0168 0120     		movs	r0, #1
 1630 016a FFF7FEFF 		bl	flash_is_gpnvm_set
 1631              	.LVL176:
 724:../src/main.c **** 
 725:../src/main.c **** 		  /* Validate the gpnvm clear interface */
 726:../src/main.c **** 		  if (ul_rc) printf("Test flash GPNVM: flash GPNVM clear error!\r\n");
 1632              		.loc 1 726 0
 1633 016e 68B1     		cbz	r0, .L94
 1634              		.loc 1 726 0 is_stmt 0 discriminator 1
 1635 0170 2348     		ldr	r0, .L98+92
 1636              	.LVL177:
 1637 0172 FFF7FEFF 		bl	iprintf
 1638              	.LVL178:
 1639 0176 09E0     		b	.L94
 1640              	.LVL179:
 1641              	.L93:
 727:../src/main.c **** 
 728:../src/main.c **** 		} else
 729:../src/main.c **** 		{
 730:../src/main.c **** 		    /* Set the gpnvm 1 */
 731:../src/main.c **** 		    flash_set_gpnvm(1);
 1642              		.loc 1 731 0 is_stmt 1
 1643 0178 0120     		movs	r0, #1
 1644              	.LVL180:
 1645 017a FFF7FEFF 		bl	flash_set_gpnvm
 1646              	.LVL181:
 732:../src/main.c **** 
 733:../src/main.c **** 		    ul_rc = flash_is_gpnvm_set(1);
 1647              		.loc 1 733 0
 1648 017e 0120     		movs	r0, #1
 1649 0180 FFF7FEFF 		bl	flash_is_gpnvm_set
 1650              	.LVL182:
 734:../src/main.c **** 
 735:../src/main.c **** 		    /* Validate the gpnvm set interface */
 736:../src/main.c **** 		    if (!ul_rc) printf("Test flash GPNVM: flash GPNVM set error!\r\n");
 1651              		.loc 1 736 0
 1652 0184 10B9     		cbnz	r0, .L94
 1653              		.loc 1 736 0 is_stmt 0 discriminator 1
 1654 0186 1F48     		ldr	r0, .L98+96
 1655              	.LVL183:
 1656 0188 FFF7FEFF 		bl	iprintf
 1657              	.LVL184:
 1658              	.L94:
 737:../src/main.c **** 		}
 738:../src/main.c **** 	      printf("__enable_irq();\r\n");
 1659              		.loc 1 738 0 is_stmt 1
 1660 018c 1E48     		ldr	r0, .L98+100
 1661 018e FFF7FEFF 		bl	iprintf
 1662              	.LVL185:
 1663              	.LBB208:
 1664              	.LBB209:
 1665              		.file 8 "/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h"
   1:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /**************************************************************************//**
   2:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  * @version  V4.00
   5:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  * @date     28. August 2014
   6:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  *
   7:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  * @note
   8:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  *
   9:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  ******************************************************************************/
  10:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  12:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    All rights reserved.
  13:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    Redistribution and use in source and binary forms, with or without
  14:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    modification, are permitted provided that the following conditions are met:
  15:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    - Redistributions of source code must retain the above copyright
  16:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****      notice, this list of conditions and the following disclaimer.
  17:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    - Redistributions in binary form must reproduce the above copyright
  18:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****      notice, this list of conditions and the following disclaimer in the
  19:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****      documentation and/or other materials provided with the distribution.
  20:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****      to endorse or promote products derived from this software without
  22:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****      specific prior written permission.
  23:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    *
  24:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    ---------------------------------------------------------------------------*/
  36:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  37:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  38:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  39:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #define __CORE_CMFUNC_H
  40:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  41:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  42:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  43:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  44:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  45:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   @{
  46:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
  47:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  48:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /* ARM armcc specific functions */
  50:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  51:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  52:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #endif
  54:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  55:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  56:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  57:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  58:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get Control Register
  59:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  60:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the content of the Control Register.
  61:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  62:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               Control Register value
  63:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
  64:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  65:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
  66:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  67:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regControl);
  68:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
  69:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  70:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  71:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Set Control Register
  72:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  73:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function writes the given value to the Control Register.
  74:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  75:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  76:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
  77:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  78:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
  79:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  80:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   __regControl = control;
  81:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
  82:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  83:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  84:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get IPSR Register
  85:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  86:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  87:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  88:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               IPSR Register value
  89:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
  90:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  91:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
  92:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  93:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regIPSR);
  94:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
  95:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  96:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  97:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get APSR Register
  98:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
  99:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the content of the APSR Register.
 100:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 101:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               APSR Register value
 102:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 103:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
 104:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 105:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
 106:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regAPSR);
 107:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 108:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 109:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 110:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get xPSR Register
 111:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 112:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 113:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 114:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               xPSR Register value
 115:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 116:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 117:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 118:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 119:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regXPSR);
 120:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 121:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 122:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 123:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 124:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 125:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 126:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 127:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               PSP Register value
 128:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 129:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 130:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 131:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 132:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regProcessStackPointer);
 133:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 134:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 135:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 136:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 137:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 138:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 139:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 140:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 141:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 142:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 143:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 144:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 145:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 146:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 147:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 148:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 149:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 150:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 151:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 152:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 153:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               MSP Register value
 154:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 155:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 156:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 157:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 158:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regMainStackPointer);
 159:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 160:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 161:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 162:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 163:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 164:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 165:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 166:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 167:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 168:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 169:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 170:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 171:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 172:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 173:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 174:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 175:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get Priority Mask
 176:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 177:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 178:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 179:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               Priority Mask value
 180:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 181:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 182:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 183:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 184:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regPriMask);
 185:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 186:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 187:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 188:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Set Priority Mask
 189:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 190:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 191:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 192:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 193:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 194:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 195:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 196:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 197:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   __regPriMask = (priMask);
 198:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 199:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 200:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 201:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 202:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 203:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Enable FIQ
 204:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 205:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 206:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     Can only be executed in Privileged modes.
 207:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 208:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 209:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 210:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 211:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Disable FIQ
 212:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 213:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 214:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     Can only be executed in Privileged modes.
 215:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 216:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 217:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 218:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 219:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get Base Priority
 220:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 221:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 222:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 223:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               Base Priority register value
 224:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 225:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 226:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 227:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 228:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regBasePri);
 229:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 230:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 231:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 232:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Set Base Priority
 233:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 234:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 235:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 236:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 237:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 238:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 239:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 240:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 241:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 242:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 243:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 244:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 245:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get Fault Mask
 246:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 247:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 248:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 249:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               Fault Mask register value
 250:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 251:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 252:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 253:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 254:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regFaultMask);
 255:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 256:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 257:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 258:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Set Fault Mask
 259:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 260:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 261:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 262:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 263:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 264:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 265:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 266:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 267:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 268:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 269:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 270:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 271:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 272:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 273:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #if       (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07)
 274:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 275:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Get FPSCR
 276:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 277:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 278:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 279:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 280:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 281:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 282:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 283:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 284:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 285:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   return(__regfpscr);
 286:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #else
 287:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****    return(0);
 288:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #endif
 289:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 290:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 291:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 292:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Set FPSCR
 293:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 294:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 295:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 296:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 297:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 298:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 299:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 300:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 301:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 302:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   __regfpscr = (fpscr);
 303:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #endif
 304:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** }
 305:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 306:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07) */
 307:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 308:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 309:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 310:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /* GNU gcc specific functions */
 311:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 312:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 313:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** 
 314:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 315:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   Can only be executed in Privileged modes.
 316:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****  */
 317:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 318:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h **** {
 319:/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 1666              		.loc 8 319 0
 1667              		.syntax unified
 1668              	@ 319 "/home/bekeband/workspace/OLIMEX_Start/src/core_cmFunc.h" 1
 1669 0192 62B6     		cpsie i
 1670              	@ 0 "" 2
 1671              		.thumb
 1672              		.syntax unified
 1673              	.L95:
 1674              	.LBE209:
 1675              	.LBE208:
 739:../src/main.c **** 	      __enable_irq();
 740:../src/main.c **** //	      flash_clear_gpnvm(1);
 741:../src/main.c **** //	      reset_program_and_load_SAM_BA = 0;
 742:../src/main.c **** 	      };
 743:../src/main.c **** 
 744:../src/main.c **** 		/* Wait for LED to be active */
 745:../src/main.c **** 		while (!g_b_led0_active);
 1676              		.loc 1 745 0 discriminator 1
 1677 0194 1D4B     		ldr	r3, .L98+104
 1678 0196 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1679 0198 13F0FF0F 		tst	r3, #255
 1680 019c FAD0     		beq	.L95
 746:../src/main.c **** 
 747:../src/main.c **** 
 748:../src/main.c **** 
 749:../src/main.c **** 		/* Toggle LED state if active */
 750:../src/main.c **** 		if (g_b_led0_active) {
 1681              		.loc 1 750 0
 1682 019e 1B4B     		ldr	r3, .L98+104
 1683 01a0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 751:../src/main.c **** /*			ioport_toggle_pin_level(LED0_GPIO);
 752:../src/main.c **** 			printf("1 ");*/
 753:../src/main.c **** 
 754:../src/main.c **** 
 755:../src/main.c **** 		}
 756:../src/main.c **** 
 757:../src/main.c **** 		/* Wait for 500ms */
 758:../src/main.c **** 
 759:../src/main.c **** 	}
 1684              		.loc 1 759 0
 1685 01a2 9EE7     		b	.L96
 1686              	.L99:
 1687              		.align	2
 1688              	.L98:
 1689 01a4 00000000 		.word	g_ili93xx_display_opt
 1690 01a8 10000000 		.word	.LC1
 1691 01ac 6C000000 		.word	.LC2
 1692 01b0 10E000E0 		.word	-536813552
 1693 01b4 00ED00E0 		.word	-536810240
 1694 01b8 9C000000 		.word	.LC3
 1695 01bc AC000000 		.word	.LC4
 1696 01c0 D0000000 		.word	.LC5
 1697 01c4 F8000000 		.word	.LC6
 1698 01c8 08010000 		.word	.LC7
 1699 01cc 3C010000 		.word	.LC9
 1700 01d0 4C010000 		.word	.LC10
 1701 01d4 54010000 		.word	.LC11
 1702 01d8 60010000 		.word	.LC12
 1703 01dc 00000000 		.word	.LANCHOR0
 1704 01e0 00000000 		.word	ILI9341_SPI_DEVICE
 1705 01e4 00800040 		.word	1073774592
 1706 01e8 6C010000 		.word	.LC13
 1707 01ec 00000000 		.word	.LANCHOR2
 1708 01f0 00140E40 		.word	1074664448
 1709 01f4 80010000 		.word	.LC14
 1710 01f8 A4010000 		.word	.LC15
 1711 01fc 000E0E40 		.word	1074662912
 1712 0200 D8010000 		.word	.LC16
 1713 0204 08020000 		.word	.LC17
 1714 0208 34020000 		.word	.LC18
 1715 020c 00000000 		.word	.LANCHOR5
 1716 0210 10010000 		.word	.LC8
 1717              		.cfi_endproc
 1718              	.LFE188:
 1720              		.global	TOUCH_SPI_DEVICE
 1721              		.global	SD_CARD_SPI_DEVICE
 1722              		.global	DUMMY_SPI_DEVICE
 1723              		.global	card_detect
 1724              		.global	reset_program_and_load_SAM_BA
 1725              		.comm	g_ili93xx_display_opt,16,4
 1726              		.global	g_b_led1_active
 1727              		.global	g_b_led0_active
 1728              		.section	.data.g_b_led0_active,"aw",%progbits
 1729              		.set	.LANCHOR5,. + 0
 1732              	g_b_led0_active:
 1733 0000 01       		.byte	1
 1734              		.section	.data.g_b_led1_active,"aw",%progbits
 1735              		.set	.LANCHOR1,. + 0
 1738              	g_b_led1_active:
 1739 0000 01       		.byte	1
 1740              		.section	.bss.card_detect,"aw",%nobits
 1741              		.set	.LANCHOR0,. + 0
 1744              	card_detect:
 1745 0000 00       		.space	1
 1746              		.section	.bss.SD_CARD_SPI_DEVICE,"aw",%nobits
 1747              		.align	2
 1748              		.set	.LANCHOR4,. + 0
 1751              	SD_CARD_SPI_DEVICE:
 1752 0000 00000000 		.space	4
 1753              		.section	.bss.cpu_irq_critical_section_counter,"aw",%nobits
 1754              		.align	2
 1757              	cpu_irq_critical_section_counter:
 1758 0000 00000000 		.space	4
 1759              		.section	.bss.reset_program_and_load_SAM_BA,"aw",%nobits
 1760              		.align	1
 1761              		.set	.LANCHOR2,. + 0
 1764              	reset_program_and_load_SAM_BA:
 1765 0000 0000     		.space	2
 1766              		.section	.rodata.str1.4,"aMS",%progbits,1
 1767              		.align	2
 1768              	.LC0:
 1769 0000 44543D25 		.ascii	"DT=%x, NPCS=%x\000"
 1769      782C204E 
 1769      5043533D 
 1769      257800
 1770 000f 00       		.space	1
 1771              	.LC1:
 1772 0010 2D2D2047 		.ascii	"-- Getting Started Example --\015\012-- SAM3S-OLIME"
 1772      65747469 
 1772      6E672053 
 1772      74617274 
 1772      65642045 
 1773 003d 58202D2D 		.ascii	"X --\015\012-- Compiled: Feb  7 2017 15:08:01 --\015"
 1773      0D0A2D2D 
 1773      20436F6D 
 1773      70696C65 
 1773      643A2046 
 1774 0068 00       		.ascii	"\000"
 1775 0069 000000   		.space	3
 1776              	.LC2:
 1777 006c 436F6E66 		.ascii	"Configure system tick to get 1ms tick period.\015\000"
 1777      69677572 
 1777      65207379 
 1777      7374656D 
 1777      20746963 
 1778 009b 00       		.space	1
 1779              	.LC3:
 1780 009c 436F6E66 		.ascii	"Configure TC.\015\000"
 1780      69677572 
 1780      65205443 
 1780      2E0D00
 1781 00ab 00       		.space	1
 1782              	.LC4:
 1783 00ac 436F6E66 		.ascii	"Configure buttons with debouncing.\015\000"
 1783      69677572 
 1783      65206275 
 1783      74746F6E 
 1783      73207769 
 1784              	.LC5:
 1785 00d0 436F6E66 		.ascii	"Configure spi master initialization().\015\000"
 1785      69677572 
 1785      65207370 
 1785      69206D61 
 1785      73746572 
 1786              	.LC6:
 1787 00f8 67726565 		.ascii	"green LED LED1\000"
 1787      6E204C45 
 1787      44204C45 
 1787      443100
 1788 0107 00       		.space	1
 1789              	.LC7:
 1790 0108 55535250 		.ascii	"USRPB1\000"
 1790      423100
 1791 010f 00       		.space	1
 1792              	.LC8:
 1793 0110 50726573 		.ascii	"Press %s to Start/Stop the %s blinking.\015\012\000"
 1793      73202573 
 1793      20746F20 
 1793      53746172 
 1793      742F5374 
 1794 013a 0000     		.space	2
 1795              	.LC9:
 1796 013c 79656C6C 		.ascii	"yellow LED LED2\000"
 1796      6F77204C 
 1796      4544204C 
 1796      45443200 
 1797              	.LC10:
 1798 014c 55535250 		.ascii	"USRPB2\000"
 1798      423200
 1799 0153 00       		.space	1
 1800              	.LC11:
 1801 0154 62656B65 		.ascii	"bekeband.hu\000"
 1801      62616E64 
 1801      2E687500 
 1802              	.LC12:
 1803 0160 53442043 		.ascii	"SD Card :\000"
 1803      61726420 
 1803      3A00
 1804 016a 0000     		.space	2
 1805              	.LC13:
 1806 016c 53442043 		.ascii	"SD Card : Detected\000"
 1806      61726420 
 1806      3A204465 
 1806      74656374 
 1806      656400
 1807 017f 00       		.space	1
 1808              	.LC14:
 1809 0180 72737463 		.ascii	"rstc_get_reset_cause(RSTC); = %x \012\015\000"
 1809      5F676574 
 1809      5F726573 
 1809      65745F63 
 1809      61757365 
 1810              	.LC15:
 1811 01a4 436C6561 		.ascii	"Clear gpnvm(1) bit boot from ROM! Asta la vista! \012"
 1811      72206770 
 1811      6E766D28 
 1811      31292062 
 1811      69742062 
 1812 01d6 0D00     		.ascii	"\015\000"
 1813              	.LC16:
 1814 01d8 54657374 		.ascii	"Test flash GPNVM: flash GPNVM clear error!\015\012\000"
 1814      20666C61 
 1814      73682047 
 1814      504E564D 
 1814      3A20666C 
 1815 0205 000000   		.space	3
 1816              	.LC17:
 1817 0208 54657374 		.ascii	"Test flash GPNVM: flash GPNVM set error!\015\012\000"
 1817      20666C61 
 1817      73682047 
 1817      504E564D 
 1817      3A20666C 
 1818 0233 00       		.space	1
 1819              	.LC18:
 1820 0234 5F5F656E 		.ascii	"__enable_irq();\015\012\000"
 1820      61626C65 
 1820      5F697271 
 1820      28293B0D 
 1820      0A00
 1821              		.section	.data.DUMMY_SPI_DEVICE,"aw",%progbits
 1822              		.align	2
 1825              	DUMMY_SPI_DEVICE:
 1826 0000 03000000 		.word	3
 1827              		.section	.bss.cpu_irq_prev_interrupt_state,"aw",%nobits
 1830              	cpu_irq_prev_interrupt_state:
 1831 0000 00       		.space	1
 1832              		.section	.data.TOUCH_SPI_DEVICE,"aw",%progbits
 1833              		.align	2
 1834              		.set	.LANCHOR3,. + 0
 1837              	TOUCH_SPI_DEVICE:
 1838 0000 02000000 		.word	2
 1839              		.text
 1840              	.Letext0:
 1841              		.file 9 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/machine/_default_types.h"
 1842              		.file 10 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/sys/_stdint.h"
 1843              		.file 11 "/home/bekeband/workspace/OLIMEX_Start/src/sam3s4b.h"
 1844              		.file 12 "/home/bekeband/workspace/OLIMEX_Start/src/component/component_pio.h"
 1845              		.file 13 "/home/bekeband/workspace/OLIMEX_Start/src/component/component_rstc.h"
 1846              		.file 14 "/home/bekeband/workspace/OLIMEX_Start/src/component/component_spi.h"
 1847              		.file 15 "/home/bekeband/workspace/OLIMEX_Start/src/component/component_tc.h"
 1848              		.file 16 "/home/bekeband/workspace/OLIMEX_Start/src/component/component_uart.h"
 1849              		.file 17 "/home/bekeband/workspace/OLIMEX_Start/src/component/component_usart.h"
 1850              		.file 18 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/sys/lock.h"
 1851              		.file 19 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/sys/_types.h"
 1852              		.file 20 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/lib/gcc/arm-none-eabi/5.2.1/include/stddef.h"
 1853              		.file 21 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/sys/reent.h"
 1854              		.file 22 "/home/bekeband/workspace/OLIMEX_Start/src/pio/pio.h"
 1855              		.file 23 "/home/bekeband/workspace/OLIMEX_Start/src/ioport.h"
 1856              		.file 24 "/home/bekeband/workspace/OLIMEX_Start/src/sam3s/pll.h"
 1857              		.file 25 "/home/bekeband/workspace/OLIMEX_Start/src/uart.h"
 1858              		.file 26 "/home/bekeband/workspace/OLIMEX_Start/src/usart.h"
 1859              		.file 27 "/home/bekeband/workspace/OLIMEX_Start/src/flash_efc.h"
 1860              		.file 28 "/home/bekeband/workspace/OLIMEX_Start/src/sam_spi/spi_master.h"
 1861              		.file 29 "../src/ili93xx.h"
 1862              		.file 30 "/home/bekeband/workspace/OLIMEX_Start/src/interrupt/interrupt_sam_nvic.h"
 1863              		.file 31 "/home/bekeband/workspace/OLIMEX_Start/src/pmc/pmc.h"
 1864              		.file 32 "/home/bekeband/workspace/OLIMEX_Start/src/tc/tc.h"
 1865              		.file 33 "/home/bekeband/workspace/OLIMEX_Start/src/pio_handler.h"
 1866              		.file 34 "/usr/local/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/stdio.h"
 1867              		.file 35 "../src/mdelay.h"
 1868              		.file 36 "/home/bekeband/workspace/OLIMEX_Start/src/board.h"
 1869              		.file 37 "/home/bekeband/workspace/OLIMEX_Start/src/rstc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccbLfACV.s:20     .text.SD_MMC_CD_Handler:00000000 $t
     /tmp/ccbLfACV.s:24     .text.SD_MMC_CD_Handler:00000000 SD_MMC_CD_Handler
     /tmp/ccbLfACV.s:41     .text.SD_MMC_CD_Handler:00000008 $d
     /tmp/ccbLfACV.s:46     .text.usart_serial_getchar:00000000 $t
     /tmp/ccbLfACV.s:50     .text.usart_serial_getchar:00000000 usart_serial_getchar
     /tmp/ccbLfACV.s:138    .text.usart_serial_getchar:00000064 $d
     /tmp/ccbLfACV.s:146    .text.usart_serial_putchar:00000000 $t
     /tmp/ccbLfACV.s:150    .text.usart_serial_putchar:00000000 usart_serial_putchar
     /tmp/ccbLfACV.s:246    .text.usart_serial_putchar:00000064 $d
     /tmp/ccbLfACV.s:254    .text.configure_tc:00000000 $t
     /tmp/ccbLfACV.s:258    .text.configure_tc:00000000 configure_tc
     /tmp/ccbLfACV.s:335    .text.configure_tc:00000064 $d
     /tmp/ccbLfACV.s:343    .text.configure_buttons:00000000 $t
     /tmp/ccbLfACV.s:347    .text.configure_buttons:00000000 configure_buttons
     /tmp/ccbLfACV.s:446    .text.configure_buttons:00000084 $d
     /tmp/ccbLfACV.s:650    .text.Button1_Handler:00000000 Button1_Handler
     /tmp/ccbLfACV.s:612    .text.Button2_Handler:00000000 Button2_Handler
     /tmp/ccbLfACV.s:454    .text.configure_SD_CD_input:00000000 $t
     /tmp/ccbLfACV.s:458    .text.configure_SD_CD_input:00000000 configure_SD_CD_input
     /tmp/ccbLfACV.s:518    .text.configure_SD_CD_input:0000004c $d
     /tmp/ccbLfACV.s:525    .text.ProcessButtonEvt:00000000 $t
     /tmp/ccbLfACV.s:529    .text.ProcessButtonEvt:00000000 ProcessButtonEvt
     /tmp/ccbLfACV.s:600    .text.ProcessButtonEvt:00000044 $d
     /tmp/ccbLfACV.s:608    .text.Button2_Handler:00000000 $t
     /tmp/ccbLfACV.s:646    .text.Button1_Handler:00000000 $t
     /tmp/ccbLfACV.s:684    .text.Touch_Init_w_SPI:00000000 $t
     /tmp/ccbLfACV.s:688    .text.Touch_Init_w_SPI:00000000 Touch_Init_w_SPI
     /tmp/ccbLfACV.s:735    .text.Touch_Init_w_SPI:00000020 $d
     /tmp/ccbLfACV.s:742    .text.configure_console:00000000 $t
     /tmp/ccbLfACV.s:746    .text.configure_console:00000000 configure_console
     /tmp/ccbLfACV.s:839    .text.configure_console:0000005c $d
     /tmp/ccbLfACV.s:851    .text.TC0_Handler:00000000 $t
     /tmp/ccbLfACV.s:856    .text.TC0_Handler:00000000 TC0_Handler
     /tmp/ccbLfACV.s:907    .text.TC0_Handler:00000034 $d
     /tmp/ccbLfACV.s:913    .text.SD_IO_WriteCmd:00000000 $t
     /tmp/ccbLfACV.s:918    .text.SD_IO_WriteCmd:00000000 SD_IO_WriteCmd
     /tmp/ccbLfACV.s:1003   .text.SD_IO_WriteCmd:00000078 $d
     /tmp/ccbLfACV.s:1009   .text.SD_Card_Init_w_SPI:00000000 $t
     /tmp/ccbLfACV.s:1013   .text.SD_Card_Init_w_SPI:00000000 SD_Card_Init_w_SPI
     /tmp/ccbLfACV.s:1113   .text.SD_Card_Init_w_SPI:00000074 $d
     /tmp/ccbLfACV.s:1121   .text.GetTouchData:00000000 $t
     /tmp/ccbLfACV.s:1126   .text.GetTouchData:00000000 GetTouchData
     /tmp/ccbLfACV.s:1361   .text.GetTouchData:00000198 $d
     /tmp/ccbLfACV.s:1367   .text.main:00000000 $t
     /tmp/ccbLfACV.s:1372   .text.main:00000000 main
     /tmp/ccbLfACV.s:1689   .text.main:000001a4 $d
                            *COM*:00000010 g_ili93xx_display_opt
     /tmp/ccbLfACV.s:1837   .data.TOUCH_SPI_DEVICE:00000000 TOUCH_SPI_DEVICE
     /tmp/ccbLfACV.s:1751   .bss.SD_CARD_SPI_DEVICE:00000000 SD_CARD_SPI_DEVICE
     /tmp/ccbLfACV.s:1825   .data.DUMMY_SPI_DEVICE:00000000 DUMMY_SPI_DEVICE
     /tmp/ccbLfACV.s:1744   .bss.card_detect:00000000 card_detect
     /tmp/ccbLfACV.s:1764   .bss.reset_program_and_load_SAM_BA:00000000 reset_program_and_load_SAM_BA
     /tmp/ccbLfACV.s:1738   .data.g_b_led1_active:00000000 g_b_led1_active
     /tmp/ccbLfACV.s:1732   .data.g_b_led0_active:00000000 g_b_led0_active
     /tmp/ccbLfACV.s:1745   .bss.card_detect:00000000 $d
     /tmp/ccbLfACV.s:1747   .bss.SD_CARD_SPI_DEVICE:00000000 $d
     /tmp/ccbLfACV.s:1754   .bss.cpu_irq_critical_section_counter:00000000 $d
     /tmp/ccbLfACV.s:1757   .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
     /tmp/ccbLfACV.s:1760   .bss.reset_program_and_load_SAM_BA:00000000 $d
     /tmp/ccbLfACV.s:1767   .rodata.str1.4:00000000 $d
     /tmp/ccbLfACV.s:1822   .data.DUMMY_SPI_DEVICE:00000000 $d
     /tmp/ccbLfACV.s:1830   .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
     /tmp/ccbLfACV.s:1831   .bss.cpu_irq_prev_interrupt_state:00000000 $d
     /tmp/ccbLfACV.s:1833   .data.TOUCH_SPI_DEVICE:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.22b0b12aa5a71f1d303bb4102a500f20
                           .group:00000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:00000000 wm4.parts.h.48.e0e2ea619afac603c89fe3ed31aee15f
                           .group:00000000 wm4.tpaste.h.48.b41cf557065b1d02756f7dcff09d49b9
                           .group:00000000 wm4.stringz.h.48.ed3117824abe39c5e1281f5c5c443171
                           .group:00000000 wm4.mrepeat.h.62.d4f39ef966b631e185fbb702f9b80ecc
                           .group:00000000 wm4.features.h.22.2e382148a0560adabf236cddd4e880f4
                           .group:00000000 wm4._default_types.h.15.933e8edd27a65e0b69af4a865eb623d2
                           .group:00000000 wm4._intsup.h.10.b82bf99f69d6a5c085fc866de0d3eb9b
                           .group:00000000 wm4._stdint.h.10.f76354baea1c7088202064e6f3d4f5e3
                           .group:00000000 wm4.stdint.h.23.373a9d32a9e4c2e88fd347156532d281
                           .group:00000000 wm4.sam3s4b.h.226.24ac70e3db261e60e9d210f1232ad825
                           .group:00000000 wm4.core_cm3.h.43.614605f47657df9251f3b3f57590a49a
                           .group:00000000 wm4.core_cmInstr.h.39.53f0cdf363d7ba01993152fdcb6be5d3
                           .group:00000000 wm4.core_cm3.h.160.e022dd848961f928eab0fbd8650d106b
                           .group:00000000 wm4.component_acc.h.46.865c75bb2e3a9d4f38652271e089b5c8
                           .group:00000000 wm4.component_adc.h.46.52ba0aeb0af22cb1f1d91b64dde93956
                           .group:00000000 wm4.component_chipid.h.46.43a273f46f4c32081dfee459ad8862da
                           .group:00000000 wm4.component_crccu.h.46.3d5d84ebcceb8af0782dcb99da35d7d0
                           .group:00000000 wm4.component_dacc.h.46.9b850907590bd31997b006351cf81000
                           .group:00000000 wm4.component_efc.h.46.5a9ec99498daf6c49989fb6d077d312d
                           .group:00000000 wm4.component_gpbr.h.46.1788b80e501f9df943793fa21cfbbe21
                           .group:00000000 wm4.component_hsmci.h.46.2dc64c4ca9a764fbaa2fd4fd1541de68
                           .group:00000000 wm4.component_matrix.h.46.2f4d70bb97c9923e855a3d0c5f56d95e
                           .group:00000000 wm4.component_pdc.h.46.dfd3350dd71c534e17334339feb77f7c
                           .group:00000000 wm4.component_pio.h.46.dc6628e5aa2d62d441a2f9edf013a75a
                           .group:00000000 wm4.component_pmc.h.46.3a13206d3ecf2f1946cf88c02281a26b
                           .group:00000000 wm4.component_pwm.h.46.89366ac40583cd8cd91a5fed13cff02c
                           .group:00000000 wm4.component_rstc.h.46.ef0fbefe4bc03f652c9f4a03bfd1ef46
                           .group:00000000 wm4.component_rtc.h.46.cb1a84d0ff4d043a12d4d2139109e615
                           .group:00000000 wm4.component_rtt.h.46.e35d95fd2652721ab93a68f868a14334
                           .group:00000000 wm4.component_spi.h.46.fbe616cc22048ae3dbe0157a75a200d2
                           .group:00000000 wm4.component_ssc.h.46.bf814ca321f25fab9ac26489e1dec9f0
                           .group:00000000 wm4.component_supc.h.46.013b2a48420cc402d8153de678272576
                           .group:00000000 wm4.component_tc.h.46.8ee6425921e5bd880a2aabd4ecd71522
                           .group:00000000 wm4.component_twi.h.46.1b26436f50ce08e4cbf79a4fdffbcc40
                           .group:00000000 wm4.component_uart.h.46.2ec10b01d23d880667901e3e18729356
                           .group:00000000 wm4.component_udp.h.46.817a2ee6a2f80ac39e7bfbe0ff852001
                           .group:00000000 wm4.component_usart.h.46.e73badf8b79b1144a5e58ae3c7f99afd
                           .group:00000000 wm4.component_wdt.h.46.9058aedbbe8c7f88e4bce28490af6b23
                           .group:00000000 wm4.instance_hsmci.h.46.0921b488c345ac98ef3ba7ad69508825
                           .group:00000000 wm4.instance_ssc.h.46.eebd23f2ef145a585a82c5cef060c7ea
                           .group:00000000 wm4.instance_spi.h.46.26621c46b178e9ca6762bb17a24ec410
                           .group:00000000 wm4.instance_tc0.h.46.ead4b45558da2f42ca95730d1beaaa00
                           .group:00000000 wm4.instance_twi0.h.46.cb546cfb1d37706d80f563947a14da44
                           .group:00000000 wm4.instance_twi1.h.46.5f1af4ccf4d6b33c96c4e388359796ac
                           .group:00000000 wm4.instance_pwm.h.46.76f280edd0f8b1bfcce61f4d903d0259
                           .group:00000000 wm4.instance_usart0.h.46.3c469d2b920fd3e12092b7294ca82da9
                           .group:00000000 wm4.instance_usart1.h.46.398f0294bdd8277ea274c7a419e95901
                           .group:00000000 wm4.instance_udp.h.46.40973cfe8c89095098371468c1887576
                           .group:00000000 wm4.instance_adc.h.46.63258f34d0c27b11736611a7b2b2f27b
                           .group:00000000 wm4.instance_dacc.h.46.5ae4a5035dc78df5a5c17d9d1e76e633
                           .group:00000000 wm4.instance_acc.h.46.2e4a9cb4cb3a92c914800b95f627dc57
                           .group:00000000 wm4.instance_crccu.h.46.184237fe1c77c165bb334c02320f869e
                           .group:00000000 wm4.instance_matrix.h.46.d111ad2ca1e7198ed94a2e1213aa58a3
                           .group:00000000 wm4.instance_pmc.h.46.d5d037bdb46a612e424292373f68d9f8
                           .group:00000000 wm4.instance_uart0.h.46.dc252f382de697c23724fa503782af1d
                           .group:00000000 wm4.instance_chipid.h.46.8f77c51e2ab9edf7d26da8400aab7875
                           .group:00000000 wm4.instance_uart1.h.46.283c4a1cf98fcb8466ac9bceadb0b677
                           .group:00000000 wm4.instance_efc.h.46.9f291aa734b1cb8d75fd144e72f97e2b
                           .group:00000000 wm4.instance_pioa.h.46.cf0f81cda67dc3776fe52603ff60a82f
                           .group:00000000 wm4.instance_piob.h.46.fd1caa7213e73c46d15f69de6af123fb
                           .group:00000000 wm4.instance_rstc.h.46.cb75da875c2442dd75e5a8799bd32e87
                           .group:00000000 wm4.instance_supc.h.46.90f370dafc0bdfb8646ce68458e514e6
                           .group:00000000 wm4.instance_rtt.h.46.5758ae3574a477219b8abb8fe940acb4
                           .group:00000000 wm4.instance_wdt.h.46.b7fdc89b044099cb92c28a2f305b0c66
                           .group:00000000 wm4.instance_rtc.h.46.9d6ddf34c4ffdc6eec5effd1b6d4f045
                           .group:00000000 wm4.instance_gpbr.h.46.672198928bf79182f671b278dd185af8
                           .group:00000000 wm4.sam3s4b.h.317.e7cdc49d5fdc97b75252ee6763540354
                           .group:00000000 wm4.pio_sam3s4b.h.46.b91cb9b5c8fcc478a4299e5df5dba6ff
                           .group:00000000 wm4.sam3s4b.h.452.d371283092f6029dc967aa8f16a63977
                           .group:00000000 wm4.newlib.h.8.2702bca278809460f0af6fba1d84eb68
                           .group:00000000 wm4.config.h.220.a09b0b0de3c25be3f39d71990e617bff
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.cdefs.h.47.f5f8300e4d8e4fd74800d02abaf0cc79
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.54.d3d34a3b7f3cc230cd159baf022b4b08
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4.reent.h.17.850ac0a908956e5fb788be1b80de2f32
                           .group:00000000 wm4.types.h.24.b2be5f53932a9c9d07787288b29b6d75
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4._timeval.h.30.81d73a3eee9df6c17d94febfd4f5f751
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.31.43869e1a2488877c4cd47d2792524430
                           .group:00000000 wm4.types.h.91.482c289990230376cfd504a2907d47e7
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.68.a99a2db1e55915cfd1b035cc1e9fcff1
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.54.8f3036bd0ed314ae051372ccc1fe8f02
                           .group:00000000 wm4.compiler.h.91.eeb6296462f96c51e8e0205ed94a5b09
                           .group:00000000 wm4.interrupt_sam_nvic.h.48.062d9b5b508e1df54b17551a6cd30aa3
                           .group:00000000 wm4.compiler.h.430.149e09620daad34df46237982e03ccfa
                           .group:00000000 wm4.pio.h.48.6839f7027cbf1ef96bb233af1f2246d9
                           .group:00000000 wm4.sam_gpio.h.53.afc3161f12a06e30e82678b4b38e082b
                           .group:00000000 wm4.board.h.72.c499cf31e0990679c9baf3f86f5ccf9a
                           .group:00000000 wm4.sam3s_OLIMEX.h.48.16745fc48ac4fbc54e06040102b9171b
                           .group:00000000 wm4.conf_clock.h.48.bb7712c39c7b9c398f6f7b04cd2be3c6
                           .group:00000000 wm4.pmc.h.48.6600843dbec2c56a6fa122eeb6d431ab
                           .group:00000000 wm4.osc.h.97.07e856cbe46dbcafec9fcefe4d6f94b7
                           .group:00000000 wm4.pll.h.48.f70b3ad22b9bd221dcddc2d8f7f11308
                           .group:00000000 wm4.sysclk.h.240.cfab6246305f0088614c69f722fe0ee0
                           .group:00000000 wm4.ioport_pio.h.51.69cc0e499f80def25a90c3a47be57436
                           .group:00000000 wm4.sleep.h.48.6fafd9e21cd1e8977ba5f4188cfeedb9
                           .group:00000000 wm4.uart.h.48.b5a287fb8eda9a91191279293146d597
                           .group:00000000 wm4.usart.h.49.2fa521f11a7b28a2801472c5b574d455
                           .group:00000000 wm4.conf_uart_serial.h.48.02d01bc75f6f0264c031579d7d1767aa
                           .group:00000000 wm4.spi.h.48.60a749da5bdb250530cc0f3eda561d96
                           .group:00000000 wm4.efc.h.48.e39dd8c0cbc4f5e89308c617721a0710
                           .group:00000000 wm4.flash_efc.h.93.b6a2484f51c1de2b3aa071715efbf660
                           .group:00000000 wm4.rstc.h.48.0c9e754135a52c72747123118b862072
                           .group:00000000 wm4.conf_spi_master.h.48.8aee3327de17f99979dd8f3c0b75ad58
                           .group:00000000 wm4.spi_master.h.96.3ce3c25e24f2a290fb0ddbccfa24e150
                           .group:00000000 wm4.conf_board.h.48.33e220b86142ea87282aec7248534e16
                           .group:00000000 wm4.conf_spi.h.59.17f61398651c305cfd7b7063593ab581
                           .group:00000000 wm4.ili93xx.h.74.62d60ba34f9e6a8624bce7e394639343

UNDEFINED SYMBOLS
uart_read
usart_read
uart_write
usart_write
pmc_enable_periph_clk
tc_find_mck_divisor
tc_init
tc_write_rc
tc_enable_interrupt
tc_start
pio_set_debounce_filter
pio_handler_set
pio_handler_set_priority
pio_enable_interrupt
tc_stop
spi_master_setup_device
uart_init
setbuf
stdio_base
ptr_put
ptr_get
_impure_ptr
tc_get_status
spi_write
mdelay
spi_read
sprintf
ili93xx_draw_string
pio_configure_pin
spi_select_device
sysclk_init
board_init
puts
iprintf
ili93xx_init_w_spi
ili93xx_display_on
ili93xx_set_foreground_color
ili93xx_draw_filled_rectangle
ili93xx_draw_rectangle
flash_init
rstc_get_reset_cause
flash_is_gpnvm_set
flash_clear_gpnvm
flash_set_gpnvm
ILI9341_SPI_DEVICE
