#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb558111ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb558111e10 .scope module, "SequenceGenerator_t" "SequenceGenerator_t" 3 2;
 .timescale 0 0;
v0x7fb5581252d0_0 .var "clock", 0 0;
v0x7fb558125360_0 .var "input_clear", 0 0;
v0x7fb5581253f0_0 .var "input_clock_enable", 0 0;
v0x7fb558125480_0 .net "output_decode", 0 0, L_0x7fb5581262e0;  1 drivers
v0x7fb558125510_0 .net "output_execute", 0 0, L_0x7fb558124a90;  1 drivers
v0x7fb5581255e0_0 .net "output_fetch", 0 0, L_0x7fb558125c50;  1 drivers
v0x7fb558125670_0 .net "output_increment", 0 0, L_0x7fb558127160;  1 drivers
S_0x7fb558111f80 .scope module, "sg" "SequenceGenerator" 3 11, 4 3 0, S_0x7fb558111e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clock_enable";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "fetch";
    .port_info 4 /OUTPUT 1 "decode";
    .port_info 5 /OUTPUT 1 "execute";
    .port_info 6 /OUTPUT 1 "increment";
v0x7fb558124a00_0 .net "clear", 0 0, v0x7fb558125360_0;  1 drivers
v0x7fb558124b10_0 .net "clock", 0 0, v0x7fb5581252d0_0;  1 drivers
v0x7fb558124c20_0 .net "clock_enable", 0 0, v0x7fb5581253f0_0;  1 drivers
v0x7fb558124d30_0 .net "decode", 0 0, L_0x7fb5581262e0;  alias, 1 drivers
v0x7fb558124dc0_0 .net "execute", 0 0, L_0x7fb558124a90;  alias, 1 drivers
v0x7fb558124e50_0 .net "fetch", 0 0, L_0x7fb558125c50;  alias, 1 drivers
v0x7fb558124ee0_0 .net "increment", 0 0, L_0x7fb558127160;  alias, 1 drivers
S_0x7fb5581121a0 .scope module, "fdce1" "FDCE" 4 8, 5 1 0, S_0x7fb558111f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fb558125d40 .functor AND 1, v0x7fb5581252d0_0, v0x7fb5581253f0_0, C4<1>, C4<1>;
L_0x7fb558125db0 .functor NAND 1, L_0x7fb558125c50, L_0x7fb558125d40, C4<1>, C4<1>;
L_0x7fb558125e80 .functor NOT 1, L_0x7fb558125c50, C4<0>, C4<0>, C4<0>;
L_0x7fb558125f10 .functor NAND 1, L_0x7fb558125d40, L_0x7fb558125e80, C4<1>, C4<1>;
L_0x7fb558126000 .functor NAND 1, L_0x7fb558125db0, L_0x7fb558126100, C4<1>, C4<1>;
L_0x7fb558126100 .functor NAND 1, L_0x7fb558126000, L_0x7fb558125f10, C4<1>, C4<1>;
L_0x7fb558126230 .functor NOT 1, v0x7fb558125360_0, C4<0>, C4<0>, C4<0>;
L_0x7fb5581262e0 .functor AND 1, L_0x7fb558126230, L_0x7fb558126000, C4<1>, C4<1>;
v0x7fb558112390_0 .net "clear", 0 0, v0x7fb558125360_0;  alias, 1 drivers
v0x7fb558122260_0 .net "clock", 0 0, v0x7fb5581252d0_0;  alias, 1 drivers
v0x7fb558122300_0 .net "clock_enable", 0 0, v0x7fb5581253f0_0;  alias, 1 drivers
v0x7fb558122390_0 .net "d", 0 0, L_0x7fb558125c50;  alias, 1 drivers
v0x7fb558122430_0 .net "q", 0 0, L_0x7fb5581262e0;  alias, 1 drivers
v0x7fb558122510_0 .net "w1", 0 0, L_0x7fb558125d40;  1 drivers
v0x7fb5581225b0_0 .net "w2", 0 0, L_0x7fb558125db0;  1 drivers
v0x7fb558122650_0 .net "w3", 0 0, L_0x7fb558125e80;  1 drivers
v0x7fb5581226f0_0 .net "w4", 0 0, L_0x7fb558125f10;  1 drivers
v0x7fb558122800_0 .net "w5", 0 0, L_0x7fb558126000;  1 drivers
v0x7fb558122890_0 .net "w6", 0 0, L_0x7fb558126100;  1 drivers
v0x7fb558122930_0 .net "w7", 0 0, L_0x7fb558126230;  1 drivers
S_0x7fb558122a50 .scope module, "fdce2" "FDCE" 4 9, 5 1 0, S_0x7fb558111f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fb5581263d0 .functor AND 1, v0x7fb5581252d0_0, v0x7fb5581253f0_0, C4<1>, C4<1>;
L_0x7fb558124ba0 .functor NAND 1, L_0x7fb5581262e0, L_0x7fb5581263d0, C4<1>, C4<1>;
L_0x7fb558126640 .functor NOT 1, L_0x7fb5581262e0, C4<0>, C4<0>, C4<0>;
L_0x7fb5581266b0 .functor NAND 1, L_0x7fb5581263d0, L_0x7fb558126640, C4<1>, C4<1>;
L_0x7fb558126780 .functor NAND 1, L_0x7fb558124ba0, L_0x7fb558126880, C4<1>, C4<1>;
L_0x7fb558126880 .functor NAND 1, L_0x7fb558126780, L_0x7fb5581266b0, C4<1>, C4<1>;
L_0x7fb5581269b0 .functor NOT 1, v0x7fb558125360_0, C4<0>, C4<0>, C4<0>;
L_0x7fb558124a90 .functor AND 1, L_0x7fb5581269b0, L_0x7fb558126780, C4<1>, C4<1>;
v0x7fb558122c90_0 .net "clear", 0 0, v0x7fb558125360_0;  alias, 1 drivers
v0x7fb558122d20_0 .net "clock", 0 0, v0x7fb5581252d0_0;  alias, 1 drivers
v0x7fb558122dd0_0 .net "clock_enable", 0 0, v0x7fb5581253f0_0;  alias, 1 drivers
v0x7fb558122ea0_0 .net "d", 0 0, L_0x7fb5581262e0;  alias, 1 drivers
v0x7fb558122f50_0 .net "q", 0 0, L_0x7fb558124a90;  alias, 1 drivers
v0x7fb558123020_0 .net "w1", 0 0, L_0x7fb5581263d0;  1 drivers
v0x7fb5581230b0_0 .net "w2", 0 0, L_0x7fb558124ba0;  1 drivers
v0x7fb558123140_0 .net "w3", 0 0, L_0x7fb558126640;  1 drivers
v0x7fb5581231d0_0 .net "w4", 0 0, L_0x7fb5581266b0;  1 drivers
v0x7fb5581232e0_0 .net "w5", 0 0, L_0x7fb558126780;  1 drivers
v0x7fb558123370_0 .net "w6", 0 0, L_0x7fb558126880;  1 drivers
v0x7fb558123400_0 .net "w7", 0 0, L_0x7fb5581269b0;  1 drivers
S_0x7fb558123510 .scope module, "fdce3" "FDCE" 4 10, 5 1 0, S_0x7fb558111f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fb558126be0 .functor AND 1, v0x7fb5581252d0_0, v0x7fb5581253f0_0, C4<1>, C4<1>;
L_0x7fb558126c50 .functor NAND 1, L_0x7fb558124a90, L_0x7fb558126be0, C4<1>, C4<1>;
L_0x7fb558126d00 .functor NOT 1, L_0x7fb558124a90, C4<0>, C4<0>, C4<0>;
L_0x7fb558126d90 .functor NAND 1, L_0x7fb558126be0, L_0x7fb558126d00, C4<1>, C4<1>;
L_0x7fb558126e80 .functor NAND 1, L_0x7fb558126c50, L_0x7fb558126f80, C4<1>, C4<1>;
L_0x7fb558126f80 .functor NAND 1, L_0x7fb558126e80, L_0x7fb558126d90, C4<1>, C4<1>;
L_0x7fb5581270b0 .functor NOT 1, v0x7fb558125360_0, C4<0>, C4<0>, C4<0>;
L_0x7fb558127160 .functor AND 1, L_0x7fb5581270b0, L_0x7fb558126e80, C4<1>, C4<1>;
v0x7fb558123750_0 .net "clear", 0 0, v0x7fb558125360_0;  alias, 1 drivers
v0x7fb558123820_0 .net "clock", 0 0, v0x7fb5581252d0_0;  alias, 1 drivers
v0x7fb5581238f0_0 .net "clock_enable", 0 0, v0x7fb5581253f0_0;  alias, 1 drivers
v0x7fb5581239c0_0 .net "d", 0 0, L_0x7fb558124a90;  alias, 1 drivers
v0x7fb558123a50_0 .net "q", 0 0, L_0x7fb558127160;  alias, 1 drivers
v0x7fb558123b20_0 .net "w1", 0 0, L_0x7fb558126be0;  1 drivers
v0x7fb558123bb0_0 .net "w2", 0 0, L_0x7fb558126c50;  1 drivers
v0x7fb558123c40_0 .net "w3", 0 0, L_0x7fb558126d00;  1 drivers
v0x7fb558123cd0_0 .net "w4", 0 0, L_0x7fb558126d90;  1 drivers
v0x7fb558123de0_0 .net "w5", 0 0, L_0x7fb558126e80;  1 drivers
v0x7fb558123e70_0 .net "w6", 0 0, L_0x7fb558126f80;  1 drivers
v0x7fb558123f00_0 .net "w7", 0 0, L_0x7fb5581270b0;  1 drivers
S_0x7fb558124010 .scope module, "fdpe1" "FDPE" 4 7, 6 1 0, S_0x7fb558111f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /OUTPUT 1 "q";
L_0x7fb558125700 .functor AND 1, v0x7fb5581252d0_0, v0x7fb5581253f0_0, C4<1>, C4<1>;
L_0x7fb558125790 .functor NAND 1, L_0x7fb558127160, L_0x7fb558125700, C4<1>, C4<1>;
L_0x7fb5581258c0 .functor NOT 1, L_0x7fb558127160, C4<0>, C4<0>, C4<0>;
L_0x7fb558125950 .functor NAND 1, L_0x7fb558125700, L_0x7fb5581258c0, C4<1>, C4<1>;
L_0x7fb558125a40 .functor NAND 1, L_0x7fb558125790, L_0x7fb558125b20, C4<1>, C4<1>;
L_0x7fb558125b20 .functor NAND 1, L_0x7fb558125a40, L_0x7fb558125950, C4<1>, C4<1>;
L_0x7fb558125c50 .functor OR 1, v0x7fb558125360_0, L_0x7fb558125a40, C4<0>, C4<0>;
v0x7fb558124250_0 .net "clock", 0 0, v0x7fb5581252d0_0;  alias, 1 drivers
v0x7fb5581242e0_0 .net "clock_enable", 0 0, v0x7fb5581253f0_0;  alias, 1 drivers
v0x7fb558124370_0 .net "d", 0 0, L_0x7fb558127160;  alias, 1 drivers
v0x7fb558124420_0 .net "preset", 0 0, v0x7fb558125360_0;  alias, 1 drivers
v0x7fb5581244b0_0 .net "q", 0 0, L_0x7fb558125c50;  alias, 1 drivers
v0x7fb558124580_0 .net "w1", 0 0, L_0x7fb558125700;  1 drivers
v0x7fb558124610_0 .net "w2", 0 0, L_0x7fb558125790;  1 drivers
v0x7fb5581246a0_0 .net "w3", 0 0, L_0x7fb5581258c0;  1 drivers
v0x7fb558124730_0 .net "w4", 0 0, L_0x7fb558125950;  1 drivers
v0x7fb558124840_0 .net "w5", 0 0, L_0x7fb558125a40;  1 drivers
v0x7fb5581248e0_0 .net "w6", 0 0, L_0x7fb558125b20;  1 drivers
S_0x7fb558124ff0 .scope task, "test" "test" 3 19, 3 19 0, S_0x7fb558111e10;
 .timescale 0 0;
v0x7fb5581251b0_0 .var "CE", 0 0;
v0x7fb558125240_0 .var "CLR", 0 0;
TD_SequenceGenerator_t.test ;
    %load/vec4 v0x7fb5581251b0_0;
    %store/vec4 v0x7fb5581253f0_0, 0, 1;
    %load/vec4 v0x7fb558125240_0;
    %store/vec4 v0x7fb558125360_0, 0, 1;
    %delay 100, 0;
    %end;
    .scope S_0x7fb558111e10;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5581252d0_0, 0, 1;
    %vpi_call/w 3 27 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5581251b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb558125240_0, 0, 1;
    %fork TD_SequenceGenerator_t.test, S_0x7fb558124ff0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5581251b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb558125240_0, 0, 1;
    %fork TD_SequenceGenerator_t.test, S_0x7fb558124ff0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5581251b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb558125240_0, 0, 1;
    %fork TD_SequenceGenerator_t.test, S_0x7fb558124ff0;
    %join;
    %delay 100, 0;
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fb558111e10;
T_2 ;
    %delay 20, 0;
    %load/vec4 v0x7fb5581252d0_0;
    %inv;
    %store/vec4 v0x7fb5581252d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "SequenceGenerator_t.v";
    "./SequenceGenerator.v";
    "./../FlipFlop/FDCE.v";
    "./../FlipFlop/FDPE.v";
