============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  11:05:53 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1535 ps) Setup Check with Pin data_pins__dout_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     170                  
     Required Time:=    4830                  
      Launch Clock:-       0                  
         Data Path:-    6366                  
             Slack:=   -1535                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C      -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q      -       C->Q  R     DFRRX4         3 56.6   158   334     334 
  g110884/Q                -       AN->Q R     NA3I1X4        1 44.1   169   142     476 
  fopt126914/Q             -       A->Q  F     INX8           9 94.4    81    67     543 
  g127218/Q                -       A->Q  R     NO2X4          3 29.7   128    87     630 
  execute__g127222/Q       -       A->Q  R     AND2X4         5 62.5   143   153     782 
  execute__g127223/Q       -       A->Q  F     INX4           4 39.4    68    57     839 
  g124940/Q                -       B->Q  R     NO2I1X4        2 19.1   103    69     908 
  g120972/Q                -       AN->Q R     NA3I2X4        2 31.3   140   121    1029 
  g125695/Q                -       A->Q  F     NO2X4          4 40.1    72    62    1092 
  g34/Q                    -       B->Q  R     NA3X4          2 32.6   145    99    1191 
  g124455/Q                -       A->Q  F     NO2X4          1 18.7    54    44    1235 
  g116216/Q                -       A->Q  R     NA3X4          2 24.0   128    71    1306 
  g126588/Q                -       A->Q  F     NA2X4          2 24.3    70    53    1359 
  g126269_dup/Q            -       A->Q  R     NA2X4          1 33.2   116    76    1435 
  g126590/Q                -       A->Q  F     INX6           5 50.5    65    56    1491 
  g126271/Q                -       A->Q  R     NA2X4          1 25.9   105    67    1558 
  fopt69/Q                 -       A->Q  F     INX4           2 27.5    51    45    1602 
  g123196/Q                -       A->Q  R     NA3X4          2 37.2   154    84    1687 
  g122549/Q                -       B->Q  F     NA3X4          2 27.5    97    74    1761 
  g122529/Q                -       B->Q  R     NA3X4          1 18.0   116    90    1851 
  g320/Q                   -       A->Q  F     NA2X4          1 18.7    62    47    1898 
  g318/Q                   -       A->Q  R     NA3X4          1 18.0   116    66    1965 
  g317/Q                   -       A->Q  F     NA2X4          3 28.9    73    57    2021 
  alu_/g125/Q              -       A->Q  R     NA2X4          1 18.0    86    60    2081 
  alu_/g86/Q               -       A->Q  F     NA2X4          2 26.7    66    51    2133 
  alu_/g83/Q               -       A->Q  R     NA2X2          1 18.0   120    78    2211 
  alu_/g2708/Q             -       A->Q  F     NA2X4          1 20.8    64    49    2260 
  alu_/g2391/Q             -       B->Q  R     NA2X4          1 18.0    85    70    2330 
  alu_/g4562/Q             -       A->Q  F     NA2X4          2 35.0    76    59    2389 
  alu_/g46/Q               -       A->Q  F     BTLX12         2 56.3   500   125    2514 
  alu_/g14/Q               (P)     A->Q  F     BTLX16         5 44.3   500   200    2714 
  alu_/g725/Q              -       A->Q  R     NA2X4          1 18.0   132   140    2854 
  alu_/g722/Q              -       A->Q  F     NA2X4          1 30.0    78    59    2913 
  alu_/g74/Q               -       A->Q  F     BTLX12         2 64.8   500   128    3042 
  alu_/g15/Q               -       A->Q  F     BTLX20         3 65.5   500   202    3244 
  sw2__g3/Q                (P)     A->Q  F     BTHX20         4 49.9   500   201    3445 
  sw1__g11/Q               -       A->Q  F     BTHX8          3 40.0   500   270    3715 
  alu_/g2347/Q             -       A->Q  R     NO2X4          1 21.7   159   157    3872 
  alu_/g1/Q                -       A->Q  R     BTHX8          3 54.6   500   146    4018 
  alu_/g9/Q                (P)     A->Q  R     BTHX12         5 46.7   500   140    4158 
  alu_/g3017/Q             -       A->Q  F     NA2X4          1 20.9   123    61    4218 
  alu_/g945/Q              (p)     A->Q  R     INX3           1 18.3    59    52    4270 
  alu_/g707/Q              -       A->Q  F     NO3X4          1 33.2    89    50    4320 
  alu_/g1641/Q             -       A->Q  R     INX6           1 30.0    50    42    4363 
  alu_/g75/Q               -       A->Q  R     BTHX12         3 74.6   500   125    4487 
  alu_/g16/Q               (P)     A->Q  R     BTHX20         5 56.8   500   105    4592 
  sw2__g4/Q                -       A->Q  R     BTHX12         2 56.1   500   143    4735 
  sw1__g12/Q               -       A->Q  R     BTHX16         3 37.5   500   120    4855 
  alu_/g19/Q               -       A->Q  F     NO2X4          1 21.7   112    56    4911 
  alu_/g3/Q                -       A->Q  F     BTLX8          2 49.3   500   146    5057 
  alu_/g11/Q               (P)     A->Q  F     BTLX12         5 44.4   500   203    5259 
  alu_/g78/Q               -       A->Q  R     NA2X4          1 17.8   132   140    5400 
  alu_/g671/Q              -       B->Q  F     NA3I1X4        1 30.0    98    77    5477 
  alu_/g69/Q               -       A->Q  F     BTLX12         2 67.3   500   134    5611 
  alu_/g10/Q               (P)     A->Q  F     BTLX20         5 71.7   500   204    5814 
  sw2__g6/Q                (P)     A->Q  F     BTLX20         4 73.3   500   204    6018 
  sw1__g14/Q               -       A->Q  F     BTLX20         3 51.1   500   200    6218 
  g112742/Q                -       A->Q  R     INX6           1 11.2    86    72    6289 
  g18/Q                    -       A->Q  F     ON21X1         1  9.4   130    76    6365 
  data_pins__dout_reg[2]/D -       -     F     DFFX2          1    -     -     0    6366 
#----------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 2: VIOLATED (-1407 ps) Setup Check with Pin alu_/op2_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     164                  
     Required Time:=    4836                  
      Launch Clock:-       0                  
         Data Path:-    6242                  
             Slack:=   -1407                  

#-------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                            (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C   -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q   -       C->Q  R     DFRRX4         3 56.6   158   334     334 
  g110884/Q             -       AN->Q R     NA3I1X4        1 44.1   169   142     476 
  fopt126914/Q          -       A->Q  F     INX8           9 94.4    81    67     543 
  g127218/Q             -       A->Q  R     NO2X4          3 29.7   128    87     630 
  execute__g127222/Q    -       A->Q  R     AND2X4         5 62.5   143   153     782 
  execute__g127223/Q    -       A->Q  F     INX4           4 39.4    68    57     839 
  g124940/Q             -       B->Q  R     NO2I1X4        2 19.1   103    69     908 
  g120972/Q             -       AN->Q R     NA3I2X4        2 31.3   140   121    1029 
  g125695/Q             -       A->Q  F     NO2X4          4 40.1    72    62    1092 
  g34/Q                 -       B->Q  R     NA3X4          2 32.6   145    99    1191 
  g124455/Q             -       A->Q  F     NO2X4          1 18.7    54    44    1235 
  g116216/Q             -       A->Q  R     NA3X4          2 24.0   128    71    1306 
  g126588/Q             -       A->Q  F     NA2X4          2 24.3    70    53    1359 
  g126269_dup/Q         -       A->Q  R     NA2X4          1 33.2   116    76    1435 
  g126590/Q             -       A->Q  F     INX6           5 50.5    65    56    1491 
  g126271/Q             -       A->Q  R     NA2X4          1 25.9   105    67    1558 
  fopt69/Q              -       A->Q  F     INX4           2 27.5    51    45    1602 
  g123196/Q             -       A->Q  R     NA3X4          2 37.2   154    84    1687 
  g122549/Q             -       B->Q  F     NA3X4          2 27.5    97    74    1761 
  g122529/Q             -       B->Q  R     NA3X4          1 18.0   116    90    1851 
  g320/Q                -       A->Q  F     NA2X4          1 18.7    62    47    1898 
  g318/Q                -       A->Q  R     NA3X4          1 18.0   116    66    1965 
  g317/Q                -       A->Q  F     NA2X4          3 28.9    73    57    2021 
  alu_/g125/Q           -       A->Q  R     NA2X4          1 18.0    86    60    2081 
  alu_/g86/Q            -       A->Q  F     NA2X4          2 26.7    66    51    2133 
  alu_/g83/Q            -       A->Q  R     NA2X2          1 18.0   120    78    2211 
  alu_/g2708/Q          -       A->Q  F     NA2X4          1 20.8    64    49    2260 
  alu_/g2391/Q          -       B->Q  R     NA2X4          1 18.0    85    70    2330 
  alu_/g4562/Q          -       A->Q  F     NA2X4          2 35.0    76    59    2389 
  alu_/g46/Q            -       A->Q  F     BTLX12         2 56.3   500   125    2514 
  alu_/g14/Q            (P)     A->Q  F     BTLX16         5 44.3   500   200    2714 
  alu_/g725/Q           -       A->Q  R     NA2X4          1 18.0   132   140    2854 
  alu_/g722/Q           -       A->Q  F     NA2X4          1 30.0    78    59    2913 
  alu_/g74/Q            -       A->Q  F     BTLX12         2 64.8   500   128    3042 
  alu_/g15/Q            -       A->Q  F     BTLX20         3 65.5   500   202    3244 
  sw2__g3/Q             (P)     A->Q  F     BTHX20         4 49.9   500   201    3445 
  sw1__g11/Q            -       A->Q  F     BTHX8          3 40.0   500   270    3715 
  alu_/g2347/Q          -       A->Q  R     NO2X4          1 21.7   159   157    3872 
  alu_/g1/Q             -       A->Q  R     BTHX8          3 54.6   500   146    4018 
  alu_/g9/Q             (P)     A->Q  R     BTHX12         5 46.7   500   140    4158 
  alu_/g3017/Q          -       A->Q  F     NA2X4          1 20.9   123    61    4218 
  alu_/g945/Q           (p)     A->Q  R     INX3           1 18.3    59    52    4270 
  alu_/g707/Q           -       A->Q  F     NO3X4          1 33.2    89    50    4320 
  alu_/g1641/Q          -       A->Q  R     INX6           1 30.0    50    42    4363 
  alu_/g75/Q            -       A->Q  R     BTHX12         3 74.6   500   125    4487 
  alu_/g16/Q            (P)     A->Q  R     BTHX20         5 56.8   500   105    4592 
  sw2__g4/Q             -       A->Q  R     BTHX12         2 56.1   500   143    4735 
  sw1__g12/Q            -       A->Q  R     BTHX16         3 37.5   500   120    4855 
  alu_/g19/Q            -       A->Q  F     NO2X4          1 21.7   112    56    4911 
  alu_/g3/Q             -       A->Q  F     BTLX8          2 49.3   500   146    5057 
  alu_/g11/Q            (P)     A->Q  F     BTLX12         5 44.4   500   203    5259 
  alu_/g77/Q            -       A->Q  R     NA2X0          1 16.8   562   444    5703 
  alu_/g686/Q           -       A->Q  F     INX2           1 18.1   128    76    5778 
  alu_/g670/Q           -       B->Q  R     NO2I1X4        1 17.7   103    80    5858 
  alu_/g71/Q            (P)     A->Q  F     ITHX12         5 63.4   500   171    6030 
  alu_/g4089/Q          -       A->Q  R     NA2X2          1  9.9   136   144    6174 
  alu_/g4088/Q          -       A->Q  F     NA2X1          1  9.4    95    69    6242 
  alu_/op2_low_reg[0]/D -       -     F     DFFQX2         1    -     -     0    6242 
#-------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 3: VIOLATED (-1405 ps) Setup Check with Pin alu_/op1_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     163                  
     Required Time:=    4837                  
      Launch Clock:-       0                  
         Data Path:-    6242                  
             Slack:=   -1405                  

#-------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                            (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C   -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q   -       C->Q  R     DFRRX4         3 56.6   158   334     334 
  g110884/Q             -       AN->Q R     NA3I1X4        1 44.1   169   142     476 
  fopt126914/Q          -       A->Q  F     INX8           9 94.4    81    67     543 
  g127218/Q             -       A->Q  R     NO2X4          3 29.7   128    87     630 
  execute__g127222/Q    -       A->Q  R     AND2X4         5 62.5   143   153     782 
  execute__g127223/Q    -       A->Q  F     INX4           4 39.4    68    57     839 
  g124940/Q             -       B->Q  R     NO2I1X4        2 19.1   103    69     908 
  g120972/Q             -       AN->Q R     NA3I2X4        2 31.3   140   121    1029 
  g125695/Q             -       A->Q  F     NO2X4          4 40.1    72    62    1092 
  g34/Q                 -       B->Q  R     NA3X4          2 32.6   145    99    1191 
  g124455/Q             -       A->Q  F     NO2X4          1 18.7    54    44    1235 
  g116216/Q             -       A->Q  R     NA3X4          2 24.0   128    71    1306 
  g126588/Q             -       A->Q  F     NA2X4          2 24.3    70    53    1359 
  g126269_dup/Q         -       A->Q  R     NA2X4          1 33.2   116    76    1435 
  g126590/Q             -       A->Q  F     INX6           5 50.5    65    56    1491 
  g126271/Q             -       A->Q  R     NA2X4          1 25.9   105    67    1558 
  fopt69/Q              -       A->Q  F     INX4           2 27.5    51    45    1602 
  g123196/Q             -       A->Q  R     NA3X4          2 37.2   154    84    1687 
  g122549/Q             -       B->Q  F     NA3X4          2 27.5    97    74    1761 
  g122529/Q             -       B->Q  R     NA3X4          1 18.0   116    90    1851 
  g320/Q                -       A->Q  F     NA2X4          1 18.7    62    47    1898 
  g318/Q                -       A->Q  R     NA3X4          1 18.0   116    66    1965 
  g317/Q                -       A->Q  F     NA2X4          3 28.9    73    57    2021 
  alu_/g125/Q           -       A->Q  R     NA2X4          1 18.0    86    60    2081 
  alu_/g86/Q            -       A->Q  F     NA2X4          2 26.7    66    51    2133 
  alu_/g83/Q            -       A->Q  R     NA2X2          1 18.0   120    78    2211 
  alu_/g2708/Q          -       A->Q  F     NA2X4          1 20.8    64    49    2260 
  alu_/g2391/Q          -       B->Q  R     NA2X4          1 18.0    85    70    2330 
  alu_/g4562/Q          -       A->Q  F     NA2X4          2 35.0    76    59    2389 
  alu_/g46/Q            -       A->Q  F     BTLX12         2 56.3   500   125    2514 
  alu_/g14/Q            (P)     A->Q  F     BTLX16         5 44.3   500   200    2714 
  alu_/g725/Q           -       A->Q  R     NA2X4          1 18.0   132   140    2854 
  alu_/g722/Q           -       A->Q  F     NA2X4          1 30.0    78    59    2913 
  alu_/g74/Q            -       A->Q  F     BTLX12         2 64.8   500   128    3042 
  alu_/g15/Q            -       A->Q  F     BTLX20         3 65.5   500   202    3244 
  sw2__g3/Q             (P)     A->Q  F     BTHX20         4 49.9   500   201    3445 
  sw1__g11/Q            -       A->Q  F     BTHX8          3 40.0   500   270    3715 
  alu_/g2347/Q          -       A->Q  R     NO2X4          1 21.7   159   157    3872 
  alu_/g1/Q             -       A->Q  R     BTHX8          3 54.6   500   146    4018 
  alu_/g9/Q             (P)     A->Q  R     BTHX12         5 46.7   500   140    4158 
  alu_/g3017/Q          -       A->Q  F     NA2X4          1 20.9   123    61    4218 
  alu_/g945/Q           (p)     A->Q  R     INX3           1 18.3    59    52    4270 
  alu_/g707/Q           -       A->Q  F     NO3X4          1 33.2    89    50    4320 
  alu_/g1641/Q          -       A->Q  R     INX6           1 30.0    50    42    4363 
  alu_/g75/Q            -       A->Q  R     BTHX12         3 74.6   500   125    4487 
  alu_/g16/Q            (P)     A->Q  R     BTHX20         5 56.8   500   105    4592 
  sw2__g4/Q             -       A->Q  R     BTHX12         2 56.1   500   143    4735 
  sw1__g12/Q            -       A->Q  R     BTHX16         3 37.5   500   120    4855 
  alu_/g19/Q            -       A->Q  F     NO2X4          1 21.7   112    56    4911 
  alu_/g3/Q             -       A->Q  F     BTLX8          2 49.3   500   146    5057 
  alu_/g11/Q            (P)     A->Q  F     BTLX12         5 44.4   500   203    5259 
  alu_/g77/Q            -       A->Q  R     NA2X0          1 16.8   562   444    5703 
  alu_/g686/Q           -       A->Q  F     INX2           1 18.1   128    76    5778 
  alu_/g670/Q           -       B->Q  R     NO2I1X4        1 17.7   103    80    5858 
  alu_/g71/Q            (P)     A->Q  F     ITHX12         5 63.4   500   171    6030 
  alu_/g4284/Q          -       A->Q  R     NA2X2          1  9.9   136   144    6174 
  alu_/g4283/Q          -       A->Q  F     NA2X1          1  9.4    89    69    6242 
  alu_/op1_low_reg[0]/D -       -     F     DFFX2          1    -     -     0    6242 
#-------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 4: VIOLATED (-1390 ps) Setup Check with Pin alu_/op2_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     159                  
     Required Time:=    4841                  
      Launch Clock:-       0                  
         Data Path:-    6231                  
             Slack:=   -1390                  

#--------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                             (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q    -       C->Q  R     DFRRX4         3 56.6   158   334     334 
  g110884/Q              -       AN->Q R     NA3I1X4        1 44.1   169   142     476 
  fopt126914/Q           -       A->Q  F     INX8           9 94.4    81    67     543 
  g127218/Q              -       A->Q  R     NO2X4          3 29.7   128    87     630 
  execute__g127222/Q     -       A->Q  R     AND2X4         5 62.5   143   153     782 
  execute__g127223/Q     -       A->Q  F     INX4           4 39.4    68    57     839 
  g124940/Q              -       B->Q  R     NO2I1X4        2 19.1   103    69     908 
  g120972/Q              -       AN->Q R     NA3I2X4        2 31.3   140   121    1029 
  g125695/Q              -       A->Q  F     NO2X4          4 40.1    72    62    1092 
  g34/Q                  -       B->Q  R     NA3X4          2 32.6   145    99    1191 
  g124455/Q              -       A->Q  F     NO2X4          1 18.7    54    44    1235 
  g116216/Q              -       A->Q  R     NA3X4          2 24.0   128    71    1306 
  g126588/Q              -       A->Q  F     NA2X4          2 24.3    70    53    1359 
  g126269_dup/Q          -       A->Q  R     NA2X4          1 33.2   116    76    1435 
  g126590/Q              -       A->Q  F     INX6           5 50.5    65    56    1491 
  g126271/Q              -       A->Q  R     NA2X4          1 25.9   105    67    1558 
  fopt69/Q               -       A->Q  F     INX4           2 27.5    51    45    1602 
  g123196/Q              -       A->Q  R     NA3X4          2 37.2   154    84    1687 
  g122549/Q              -       B->Q  F     NA3X4          2 27.5    97    74    1761 
  g122529/Q              -       B->Q  R     NA3X4          1 18.0   116    90    1851 
  g320/Q                 -       A->Q  F     NA2X4          1 18.7    62    47    1898 
  g318/Q                 -       A->Q  R     NA3X4          1 18.0   116    66    1965 
  g317/Q                 -       A->Q  F     NA2X4          3 28.9    73    57    2021 
  alu_/g125/Q            -       A->Q  R     NA2X4          1 18.0    86    60    2081 
  alu_/g86/Q             -       A->Q  F     NA2X4          2 26.7    66    51    2133 
  alu_/g83/Q             -       A->Q  R     NA2X2          1 18.0   120    78    2211 
  alu_/g2708/Q           -       A->Q  F     NA2X4          1 20.8    64    49    2260 
  alu_/g2391/Q           -       B->Q  R     NA2X4          1 18.0    85    70    2330 
  alu_/g4562/Q           -       A->Q  F     NA2X4          2 35.0    76    59    2389 
  alu_/g46/Q             -       A->Q  F     BTLX12         2 56.3   500   125    2514 
  alu_/g14/Q             (P)     A->Q  F     BTLX16         5 44.3   500   200    2714 
  alu_/g725/Q            -       A->Q  R     NA2X4          1 18.0   132   140    2854 
  alu_/g722/Q            -       A->Q  F     NA2X4          1 30.0    78    59    2913 
  alu_/g74/Q             -       A->Q  F     BTLX12         2 64.8   500   128    3042 
  alu_/g15/Q             -       A->Q  F     BTLX20         3 65.5   500   202    3244 
  sw2__g3/Q              (P)     A->Q  F     BTHX20         4 49.9   500   201    3445 
  sw1__g11/Q             -       A->Q  F     BTHX8          3 40.0   500   270    3715 
  alu_/g2347/Q           -       A->Q  R     NO2X4          1 21.7   159   157    3872 
  alu_/g1/Q              -       A->Q  R     BTHX8          3 54.6   500   146    4018 
  alu_/g9/Q              (P)     A->Q  R     BTHX12         5 46.7   500   140    4158 
  alu_/g3017/Q           -       A->Q  F     NA2X4          1 20.9   123    61    4218 
  alu_/g945/Q            (p)     A->Q  R     INX3           1 18.3    59    52    4270 
  alu_/g707/Q            -       A->Q  F     NO3X4          1 33.2    89    50    4320 
  alu_/g1641/Q           -       A->Q  R     INX6           1 30.0    50    42    4363 
  alu_/g75/Q             -       A->Q  R     BTHX12         3 74.6   500   125    4487 
  alu_/g16/Q             (P)     A->Q  R     BTHX20         5 56.8   500   105    4592 
  sw2__g4/Q              -       A->Q  R     BTHX12         2 56.1   500   143    4735 
  sw1__g12/Q             -       A->Q  R     BTHX16         3 37.5   500   120    4855 
  alu_/g19/Q             -       A->Q  F     NO2X4          1 21.7   112    56    4911 
  alu_/g3/Q              -       A->Q  F     BTLX8          2 49.3   500   146    5057 
  alu_/g11/Q             (P)     A->Q  F     BTLX12         5 44.4   500   203    5259 
  alu_/g77/Q             -       A->Q  R     NA2X0          1 16.8   562   444    5703 
  alu_/g686/Q            -       A->Q  F     INX2           1 18.1   128    76    5778 
  alu_/g670/Q            -       B->Q  R     NO2I1X4        1 17.7   103    80    5858 
  alu_/g71/Q             (P)     A->Q  F     ITHX12         5 63.4   500   171    6030 
  alu_/g4277/Q           -       A->Q  R     NA2X2          1 12.3   146   153    6182 
  alu_/g4276/Q           -       A->Q  F     NA2X2          1  9.4    66    49    6231 
  alu_/op2_high_reg[0]/D -       -     F     DFFX2          1    -     -     0    6231 
#--------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 5: VIOLATED (-1344 ps) Setup Check with Pin alu_/op2_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    6284                  
             Slack:=   -1344                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/g19/Q                     -       A->Q  R     NO2X4          1 21.7   159   157    5253 
  alu_/g3/Q                      -       A->Q  R     BTLX8          2 49.3   500   146    5399 
  alu_/g11/Q                     (P)     A->Q  R     BTLX12         5 44.4   500   141    5540 
  alu_/g78/Q                     -       A->Q  F     NA2X4          1 17.8   118    56    5596 
  alu_/g671/Q                    -       B->Q  R     NA3I1X4        1 30.0   145   104    5700 
  alu_/g69/Q                     -       A->Q  R     BTLX12         2 67.3   500   136    5835 
  alu_/fopt833/Q                 -       A->Q  F     INX1           2 17.8   170   124    5959 
  alu_/fopt832/Q                 -       A->Q  R     INX1           3 22.5   141   114    6073 
  alu_/g4145/Q                   -       A->Q  F     NA2X1          1 10.7    96    74    6147 
  alu_/g618/Q                    -       A->Q  R     AN21X1         1  9.6   189   136    6284 
  alu_/op2_low_reg[2]/D          -       -     R     DFFQX1         1    -     -     0    6284 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 6: VIOLATED (-1295 ps) Setup Check with Pin alu_/op2_high_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      60                  
     Required Time:=    4940                  
      Launch Clock:-       0                  
         Data Path:-    6235                  
             Slack:=   -1295                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/g19/Q                     -       A->Q  R     NO2X4          1 21.7   159   157    5253 
  alu_/g3/Q                      -       A->Q  R     BTLX8          2 49.3   500   146    5399 
  alu_/g11/Q                     (P)     A->Q  R     BTLX12         5 44.4   500   141    5540 
  alu_/g78/Q                     -       A->Q  F     NA2X4          1 17.8   118    56    5596 
  alu_/g671/Q                    -       B->Q  R     NA3I1X4        1 30.0   145   104    5700 
  alu_/g69/Q                     -       A->Q  R     BTLX12         2 67.3   500   136    5835 
  alu_/fopt833/Q                 -       A->Q  F     INX1           2 17.8   170   124    5959 
  alu_/fopt832/Q                 -       A->Q  R     INX1           3 22.5   141   114    6073 
  alu_/g4076/Q                   -       A->Q  F     NA2X1          1  9.9    94    71    6144 
  alu_/g4075/Q                   -       A->Q  R     NA2X1          1  9.6   159    91    6235 
  alu_/op2_high_reg[2]/D         -       -     R     DFFQX4         1    -     -     0    6235 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 7: VIOLATED (-1293 ps) Setup Check with Pin alu_/op1_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      58                  
     Required Time:=    4942                  
      Launch Clock:-       0                  
         Data Path:-    6235                  
             Slack:=   -1293                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/g19/Q                     -       A->Q  R     NO2X4          1 21.7   159   157    5253 
  alu_/g3/Q                      -       A->Q  R     BTLX8          2 49.3   500   146    5399 
  alu_/g11/Q                     (P)     A->Q  R     BTLX12         5 44.4   500   141    5540 
  alu_/g78/Q                     -       A->Q  F     NA2X4          1 17.8   118    56    5596 
  alu_/g671/Q                    -       B->Q  R     NA3I1X4        1 30.0   145   104    5700 
  alu_/g69/Q                     -       A->Q  R     BTLX12         2 67.3   500   136    5835 
  alu_/fopt833/Q                 -       A->Q  F     INX1           2 17.8   170   124    5959 
  alu_/fopt832/Q                 -       A->Q  R     INX1           3 22.5   141   114    6073 
  alu_/g4051/Q                   -       A->Q  F     NA2X1          1  9.9    94    71    6144 
  alu_/g4050/Q                   -       A->Q  R     NA2X1          1  9.6   134    91    6235 
  alu_/op1_low_reg[2]/D          -       -     R     DFFQX4         1    -     -     0    6235 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 8: VIOLATED (-1157 ps) Setup Check with Pin alu_/op2_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5984                  
             Slack:=   -1157                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/fopt4297/Q                -       A->Q  F     BUX1           4 31.5   154   264    5359 
  alu_/g4299/Q                   -       A->Q  R     NA3X1          1 15.9   256   150    5509 
  alu_/g5/Q                      -       A->Q  F     ITHX1          4 53.4   500   150    5659 
  alu_/g633/Q                    -       A->Q  R     AN21X1         1  9.8   260   252    5911 
  alu_/g619/Q                    -       A->Q  F     NO2X1          1  9.6    97    73    5984 
  alu_/op2_high_reg[3]/D         -       -     F     DFFQX1         1    -     -     0    5984 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 9: VIOLATED (-1148 ps) Setup Check with Pin alu_/op1_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     164                  
     Required Time:=    4836                  
      Launch Clock:-       0                  
         Data Path:-    5984                  
             Slack:=   -1148                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/fopt4297/Q                -       A->Q  F     BUX1           4 31.5   154   264    5359 
  alu_/g4299/Q                   -       A->Q  R     NA3X1          1 15.9   256   150    5509 
  alu_/g5/Q                      -       A->Q  F     ITHX1          4 53.4   500   150    5659 
  alu_/g632/Q                    -       A->Q  R     AN21X1         1  9.8   260   252    5911 
  alu_/g620/Q                    -       A->Q  F     NO2X1          1  9.4    96    72    5984 
  alu_/op1_low_reg[3]/D          -       -     F     DFFX2          1    -     -     0    5984 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 10: VIOLATED (-1090 ps) Setup Check with Pin alu_/op1_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     168                  
     Required Time:=    4832                  
      Launch Clock:-       0                  
         Data Path:-    5922                  
             Slack:=   -1090                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/fopt4297/Q                -       A->Q  F     BUX1           4 31.5   154   264    5359 
  alu_/g4299/Q                   -       A->Q  R     NA3X1          1 15.9   256   150    5509 
  alu_/g5/Q                      -       A->Q  F     ITHX1          4 53.4   500   150    5659 
  alu_/g4222/Q                   -       A->Q  R     INX2           3 27.2   209   194    5854 
  alu_/g4224/Q                   -       A->Q  F     NO2X1          1  9.4   121    68    5922 
  alu_/op1_high_reg[3]/D         -       -     F     DFFX2          1    -     -     0    5922 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 11: VIOLATED (-1036 ps) Setup Check with Pin alu_/op2_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      61                  
     Required Time:=    4939                  
      Launch Clock:-       0                  
         Data Path:-    5975                  
             Slack:=   -1036                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/g19/Q                     -       A->Q  R     NO2X4          1 21.7   159   157    5253 
  alu_/g3/Q                      -       A->Q  R     BTLX8          2 49.3   500   146    5399 
  alu_/fopt118/Q                 -       A->Q  F     INX0           2 17.8   296   222    5621 
  alu_/g3942/Q                   -       A->Q  R     INX1           3 21.7   160   141    5762 
  alu_/g3940/Q                   -       A->Q  F     NA2X1          1 10.7   100    76    5838 
  alu_/g3939/Q                   -       A->Q  R     AN21X1         1  9.6   189   137    5975 
  alu_/op2_low_reg[1]/D          -       -     R     DFFQX1         1    -     -     0    5975 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 12: VIOLATED (-997 ps) Setup Check with Pin alu_/op2_high_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      58                  
     Required Time:=    4942                  
      Launch Clock:-       0                  
         Data Path:-    5939                  
             Slack:=    -997                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/g19/Q                     -       A->Q  R     NO2X4          1 21.7   159   157    5253 
  alu_/g3/Q                      -       A->Q  R     BTLX8          2 49.3   500   146    5399 
  alu_/fopt118/Q                 -       A->Q  F     INX0           2 17.8   296   222    5621 
  alu_/g3942/Q                   -       A->Q  R     INX1           3 21.7   160   141    5762 
  alu_/g4060/Q                   -       E->Q  R     AO32X1         1  9.6   134   177    5939 
  alu_/op2_high_reg[1]/D         -       -     R     DFFQX4         1    -     -     0    5939 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 13: VIOLATED (-960 ps) Setup Check with Pin alu_/op1_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      55                  
     Required Time:=    4945                  
      Launch Clock:-       0                  
         Data Path:-    5905                  
             Slack:=    -960                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  alu_/g19/Q                     -       A->Q  R     NO2X4          1 21.7   159   157    5253 
  alu_/g3/Q                      -       A->Q  R     BTLX8          2 49.3   500   146    5399 
  alu_/fopt118/Q                 -       A->Q  F     INX0           2 17.8   296   222    5621 
  alu_/g3942/Q                   -       A->Q  R     INX1           3 21.7   160   141    5762 
  alu_/g4066/Q                   -       E->Q  R     AO32X2         1  9.6    86   143    5905 
  alu_/op1_low_reg[1]/D          -       -     R     DFFQX4         1    -     -     0    5905 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 14: VIOLATED (-726 ps) Setup Check with Pin alu_flags__SYNTHESIZED_WIRE_39_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__SYNTHESIZED_WIRE_39_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     128                  
     Required Time:=    9872                  
      Launch Clock:-    5000                  
         Data Path:-    5598                  
             Slack:=    -726                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN              -       -     F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q               -       CN->Q F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q                          -       C->Q  R     NO3X0          1 10.9   633   422    5839 
  g543/Q                               -       A->Q  F     AN211X1        1  9.3   218   158    5998 
  g120020/Q                            -       AN->Q F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q                    -       A->Q  R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q                           -       A->Q  R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q                         -       A->Q  F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q                            -       A->Q  F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q                            (P)     A->Q  F     BTHX12         5 46.7   500   206    7773 
  alu_/g3017/Q                         -       A->Q  R     NA2X4          1 20.9   138   146    7919 
  alu_/g945/Q                          (p)     A->Q  F     INX3           1 18.3    59    50    7969 
  alu_/g707/Q                          -       A->Q  R     NO3X4          1 33.2   205   106    8075 
  alu_/g1641/Q                         -       A->Q  F     INX6           1 30.0    64    50    8125 
  alu_/g75/Q                           -       A->Q  F     BTHX12         3 74.6   500   132    8257 
  alu_/g16/Q                           (P)     A->Q  F     BTHX20         5 56.8   500   307    8564 
  sw2__g4/Q                            -       A->Q  F     BTHX12         2 56.1   500   209    8773 
  sw1__g12/Q                           -       A->Q  F     BTHX16         3 37.5   500   266    9040 
  alu_/g19/Q                           -       A->Q  R     NO2X4          1 21.7   159   157    9197 
  alu_/g3/Q                            -       A->Q  R     BTLX8          2 49.3   500   146    9343 
  alu_/g11/Q                           (P)     A->Q  R     BTLX12         5 44.4   500   141    9484 
  alu_/g77/Q                           -       A->Q  F     NA2X0          1 16.8   367   256    9740 
  alu_/g686/Q                          -       A->Q  R     INX2           1 18.1   109   101    9841 
  alu_/g670/Q                          -       B->Q  F     NO2I1X4        1 17.7    62    42    9884 
  alu_/g71/Q                           (P)     A->Q  R     ITHX12         5 63.4   500   188   10072 
  alu_/g667/Q                          -       A->Q  F     INX1           1  8.6   125    80   10152 
  alu_/g76/Q                           -       A->Q  F     AND6X1         1 12.3   105   193   10345 
  g4890/Q                              -       A->Q  R     NA2X2          1 12.3    98    75   10420 
  g50/Q                                -       A->Q  F     NA2X2          1 12.6    79    52   10472 
  g124652/Q                            -       A->Q  R     NA3X2          1 12.3   134    77   10550 
  g4721/Q                              -       A->Q  F     NA2X2          1  9.4    68    48   10598 
  alu_flags__SYNTHESIZED_WIRE_39_reg/D -       -     F     DFRX2          1    -     -     0   10598 
#----------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 15: VIOLATED (-671 ps) Setup Check with Pin data_pins__dout_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     168                  
     Required Time:=    4832                  
      Launch Clock:-       0                  
         Data Path:-    5503                  
             Slack:=    -671                  

#----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C            -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q            -       C->Q  R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                   -       A->Q  R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                   -       A->Q  F     INX6           6 62.8    69    57     518 
  g5186/Q                        -       B->Q  F     OR3X4          3 37.7    82   190     708 
  g5175/Q                        -       A->Q  R     INX2           3 44.1   122    88     796 
  g117656/Q                      -       A->Q  F     NA2X4          2 26.9    73    55     851 
  g115640/Q                      -       A->Q  R     NO2X2          1 23.4   171   109     960 
  g115639/Q                      -       B->Q  F     NO2X4          4 36.1    83    74    1034 
  g113691/Q                      -       B->Q  R     NO2X1          1 12.3   184   131    1164 
  g117726/Q                      -       A->Q  F     NA2X2          1 18.0    94    69    1233 
  g117725/Q                      -       A->Q  R     NA2X4          3 28.1   110    76    1309 
  g114920/Q                      -       B->Q  F     NA3I1X2        1 12.4   103    70    1379 
  g114919/Q                      -       A->Q  R     NO2X2          1 14.2   125    90    1469 
  g334/Q                         -       AN->Q R     NA2I1X4        1 20.8    99   101    1570 
  g329/Q                         -       B->Q  F     NA2X4          2 29.9    71    58    1628 
  g122875/Q                      -       B->Q  R     NO2X4          2 32.4   134   102    1730 
  g124224/Q                      -       A->Q  F     NA2X4          5 52.6   104    79    1809 
  g116900/Q                      -       A->Q  R     NO2X2          1 15.0   131    92    1901 
  g118557/Q                      -       B->Q  F     NA2X2          3 31.8   120    87    1989 
  g118556/Q                      -       A->Q  R     INX2           3 26.6    87    74    2062 
  g118555/Q                      -       B->Q  F     NA3X2          1 20.4   115    82    2144 
  reg_file__b2v_latch_iy_lo_g2/Q -       EN->Q R     ITLX12         2 93.2   500   176    2320 
  g120863/Q                      -       A->Q  F     INX8           1 15.9    85    40    2360 
  reg_file__g149/Q               -       A->Q  R     ITHX1          2 49.3   500   213    2573 
  sw2__g10/Q                     (P)     A->Q  R     BTLX12         5 44.3   500   141    2714 
  alu_/g725/Q                    -       A->Q  F     NA2X4          1 18.0   118    56    2770 
  alu_/g722/Q                    -       A->Q  R     NA2X4          1 30.0   109    84    2854 
  alu_/g74/Q                     -       A->Q  R     BTLX12         2 64.8   500   133    2987 
  alu_/g15/Q                     -       A->Q  R     BTLX20         3 65.5   500   144    3131 
  sw2__g3/Q                      (P)     A->Q  R     BTHX20         4 49.9   500   140    3271 
  sw1__g11/Q                     -       A->Q  R     BTHX8          3 40.0   500   145    3415 
  alu_/g2347/Q                   -       A->Q  F     NO2X4          1 21.7   112    56    3471 
  alu_/g1/Q                      -       A->Q  F     BTHX8          3 54.6   500   152    3624 
  alu_/g9/Q                      (P)     A->Q  F     BTHX12         5 46.7   500   206    3830 
  alu_/g3017/Q                   -       A->Q  R     NA2X4          1 20.9   138   146    3975 
  alu_/g945/Q                    (p)     A->Q  F     INX3           1 18.3    59    50    4025 
  alu_/g707/Q                    -       A->Q  R     NO3X4          1 33.2   205   106    4131 
  alu_/g1641/Q                   -       A->Q  F     INX6           1 30.0    64    50    4181 
  alu_/g75/Q                     -       A->Q  F     BTHX12         3 74.6   500   132    4313 
  alu_/g16/Q                     (P)     A->Q  F     BTHX20         5 56.8   500   307    4620 
  sw2__g4/Q                      -       A->Q  F     BTHX12         2 56.1   500   209    4829 
  sw1__g12/Q                     -       A->Q  F     BTHX16         3 37.5   500   266    5096 
  fopt124668/Q                   (P)     A->Q  F     BUX1           5 37.3   176   277    5373 
  fopt124669/Q                   -       A->Q  R     INX2           1 11.2    63    57    5430 
  g4726/Q                        -       A->Q  F     ON21X1         1  9.4   120    73    5503 
  data_pins__dout_reg[4]/D       -       -     F     DFFX2          1    -     -     0    5503 
#----------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 16: VIOLATED (-619 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_pf_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_pf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     149                  
     Required Time:=    9851                  
      Launch Clock:-    5000                  
         Data Path:-    5470                  
             Slack:=    -619                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN             -       -      F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q              -       CN->Q  F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q                         -       C->Q   R     NO3X0          1 10.9   633   422    5839 
  g543/Q                              -       A->Q   F     AN211X1        1  9.3   218   158    5998 
  g120020/Q                           -       AN->Q  F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q                   -       A->Q   R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q                          -       A->Q   R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q                        -       A->Q   F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q                           -       A->Q   F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q                           (P)     A->Q   F     BTHX12         5 46.7   500   206    7773 
  alu_/g3017/Q                        -       A->Q   R     NA2X4          1 20.9   138   146    7919 
  alu_/g945/Q                         (p)     A->Q   F     INX3           1 18.3    59    50    7969 
  alu_/g707/Q                         -       A->Q   R     NO3X4          1 33.2   205   106    8075 
  alu_/g1641/Q                        -       A->Q   F     INX6           1 30.0    64    50    8125 
  alu_/g75/Q                          -       A->Q   F     BTHX12         3 74.6   500   132    8257 
  alu_/g16/Q                          (P)     A->Q   F     BTHX20         5 56.8   500   307    8564 
  sw2__g4/Q                           -       A->Q   F     BTHX12         2 56.1   500   209    8773 
  sw1__g12/Q                          -       A->Q   F     BTHX16         3 37.5   500   266    9040 
  alu_/fopt4297/Q                     -       A->Q   F     BUX1           4 31.5   154   264    9303 
  alu_/g4300/Q                        -       A->Q   R     NA2X2          1 15.9   112    94    9397 
  alu_/g2/Q                           -       A->Q   F     ITHX1          2 67.3   500   156    9553 
  alu_/g10/Q                          (P)     A->Q   F     BTLX20         5 71.7   500   204    9756 
  sw2__g6/Q                           (P)     A->Q   F     BTLX20         4 73.3   500   204    9960 
  g124722/Q                           -       A->Q   R     AN21X0         1 11.3   490   390   10350 
  g124931/Q                           -       IN1->Q F     MU2IX1         1  9.7   165   120   10470 
  alu_flags__DFFE_inst_latch_pf_reg/D -       -      F     DFRQX1         1    -     -     0   10470 
#----------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 17: VIOLATED (-591 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_cf2_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_cf2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     144                  
     Required Time:=    9856                  
      Launch Clock:-    5000                  
         Data Path:-    5446                  
             Slack:=    -591                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN              -       -     F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q               -       CN->Q F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q                          -       C->Q  R     NO3X0          1 10.9   633   422    5839 
  g543/Q                               -       A->Q  F     AN211X1        1  9.3   218   158    5998 
  g120020/Q                            -       AN->Q F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q                    -       A->Q  R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q                           -       A->Q  R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q                         -       A->Q  F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q                            -       A->Q  F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q                            (P)     A->Q  F     BTHX12         5 46.7   500   206    7773 
  sw2__g5/Q                            (P)     A->Q  F     BTHX2          4 59.9   500   317    8090 
  sw1__g13/Q                           (P)     A->Q  F     BTHX12         9 68.3   500   288    8378 
  alu_/g2402/Q                         -       A->Q  R     INX1           4 23.8   203   188    8567 
  alu_/g2401/Q                         -       A->Q  R     OR2X1          1 23.4   221   206    8773 
  alu_/g19/Q                           -       B->Q  F     NO2X4          1 21.7   112    66    8839 
  alu_/g3/Q                            -       A->Q  F     BTLX8          2 49.3   500   146    8985 
  alu_/g11/Q                           (P)     A->Q  F     BTLX12         5 44.4   500   203    9188 
  alu_/g77/Q                           -       A->Q  R     NA2X0          1 16.8   562   444    9631 
  alu_/g686/Q                          -       A->Q  F     INX2           1 18.1   128    76    9707 
  alu_/g670/Q                          -       B->Q  R     NO2I1X4        1 17.7   103    80    9787 
  alu_/g71/Q                           (P)     A->Q  F     ITHX12         5 63.4   500   171    9958 
  alu_/g12/Q                           -       A->Q  F     BTLX4          6 44.1   500   246   10204 
  g125406/Q                            -       B->Q  R     NO2I1X2        1 11.2   161   160   10364 
  g125175/Q                            -       A->Q  F     ON21X1         1  9.6   126    83   10446 
  alu_flags__DFFE_inst_latch_cf2_reg/D -       -     F     DFRQX4         1    -     -     0   10446 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-408 ps) Setup Check with Pin ir__opcode_reg[2]/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (R) ir__opcode_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     196                  
     Required Time:=    9804                  
      Launch Clock:-    5000                  
         Data Path:-    5212                  
             Slack:=    -408                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN -       -     F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q  -       CN->Q F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q             -       C->Q  R     NO3X0          1 10.9   633   422    5839 
  g543/Q                  -       A->Q  F     AN211X1        1  9.3   218   158    5998 
  g120020/Q               -       AN->Q F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q       -       A->Q  R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q              -       A->Q  R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q            -       A->Q  F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q               -       A->Q  F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q               (P)     A->Q  F     BTHX12         5 46.7   500   206    7773 
  alu_/g3017/Q            -       A->Q  R     NA2X4          1 20.9   138   146    7919 
  alu_/g945/Q             (p)     A->Q  F     INX3           1 18.3    59    50    7969 
  alu_/g707/Q             -       A->Q  R     NO3X4          1 33.2   205   106    8075 
  alu_/g1641/Q            -       A->Q  F     INX6           1 30.0    64    50    8125 
  alu_/g75/Q              -       A->Q  F     BTHX12         3 74.6   500   132    8257 
  alu_/g16/Q              (P)     A->Q  F     BTHX20         5 56.8   500   307    8564 
  sw2__g4/Q               -       A->Q  F     BTHX12         2 56.1   500   209    8773 
  sw1__g12/Q              -       A->Q  F     BTHX16         3 37.5   500   266    9040 
  alu_/g19/Q              -       A->Q  R     NO2X4          1 21.7   159   157    9197 
  alu_/g3/Q               -       A->Q  R     BTLX8          2 49.3   500   146    9343 
  alu_/g11/Q              (P)     A->Q  R     BTLX12         5 44.4   500   141    9484 
  alu_/g78/Q              -       A->Q  F     NA2X4          1 17.8   118    56    9540 
  alu_/g671/Q             -       B->Q  R     NA3I1X4        1 30.0   145   104    9644 
  alu_/g69/Q              -       A->Q  R     BTLX12         2 67.3   500   136    9779 
  alu_/g10/Q              (P)     A->Q  R     BTLX20         5 71.7   500   146    9925 
  sw2__g6/Q               (P)     A->Q  R     BTLX20         4 73.3   500   146   10071 
  sw1__g14/Q              -       A->Q  R     BTLX20         3 51.1   500   141   10212 
  ir__opcode_reg[2]/D     -       -     R     DFRRX4         3    -     -     0   10212 
#---------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 19: VIOLATED (-183 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[14]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[14]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    5011                  
             Slack:=    -183                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                     -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                            -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                            -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                 -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                 -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                               -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                               -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                               -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                               -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                               -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                               -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                      -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                      -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                      -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                      -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                      -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                      -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                      -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                      -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                      -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                      -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                               -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                      -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                               -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                      -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                      -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                   -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g124620/Q                -       A->Q   R     INX3           3 26.3    62    47    3731 
  address_latch__g124639/Q                -       B->Q   F     NA5I1X4        3 34.1    66   193    3924 
  g125173/Q                               -       A->Q   R     NO3X4          3 25.8   213    95    4018 
  address_latch__g124641/Q                -       A->Q   R     EN2X1          2 23.6   341   240    4259 
  address_latch__g7/Q                     -       A->Q   F     ITHX1          4 37.3   500   132    4391 
  g124679/Q                               -       A->Q   R     NA2X1          2 20.1   278   274    4665 
  g124677/Q                               -       IN0->Q F     MU2IX1         1  9.4   265   106    4771 
  address_latch__g531/Q                   -       IN0->Q F     MU2X1          1  9.6   102   240    5011 
  address_pins__DFFE_apin_latch_reg[14]/D -       -      F     DFFX1          1    -     -     0    5011 
#--------------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-183 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[15]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[15]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
         Data Path:-    5014                  
             Slack:=    -183                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                     -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                            -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                            -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                 -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                 -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                               -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                               -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                               -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                               -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                               -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                               -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                      -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                      -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                      -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                      -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                      -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                      -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                      -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                      -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                      -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                      -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                               -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                      -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                               -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                      -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                      -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                   -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g124620/Q                -       A->Q   R     INX3           3 26.3    62    47    3731 
  address_latch__g124639/Q                -       B->Q   F     NA5I1X4        3 34.1    66   193    3924 
  g125173/Q                               -       A->Q   R     NO3X4          3 25.8   213    95    4018 
  address_latch__g125207/Q                -       A->Q   F     NA2X1          1 12.3   121    87    4106 
  g124651/Q                               -       A->Q   R     NA2X2          1 15.0   126    85    4190 
  g125205/Q                               -       B->Q   F     NA2X2          2 28.1   121    81    4272 
  g124648/Q                               -       A->Q   R     INX3           1 15.9    56    49    4320 
  address_latch__g6/Q                     -       A->Q   F     ITHX1          4 45.4   500   114    4435 
  g124621/Q                               -       A->Q   R     NA2X4          1 16.8   162   179    4614 
  g17/Q                                   -       A->Q   F     INX2           2 16.6    65    52    4666 
  address_latch__g551/Q                   -       IN0->Q F     MU2X2          1 10.7    82   173    4840 
  address_latch__g530/Q                   -       IN0->Q F     MU2X2          1  9.6    78   174    5014 
  address_pins__DFFE_apin_latch_reg[15]/D -       -      F     DFFX1          1    -     -     0    5014 
#--------------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-181 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_nf_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_nf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     138                  
     Required Time:=    9862                  
      Launch Clock:-    5000                  
         Data Path:-    5043                  
             Slack:=    -181                  

#---------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN             -       -     F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q              -       CN->Q F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q                         -       C->Q  R     NO3X0          1 10.9   633   422    5839 
  g543/Q                              -       A->Q  F     AN211X1        1  9.3   218   158    5998 
  g120020/Q                           -       AN->Q F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q                   -       A->Q  R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q                          -       A->Q  R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q                        -       A->Q  F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q                           -       A->Q  F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q                           (P)     A->Q  F     BTHX12         5 46.7   500   206    7773 
  alu_/g3017/Q                        -       A->Q  R     NA2X4          1 20.9   138   146    7919 
  alu_/g945/Q                         (p)     A->Q  F     INX3           1 18.3    59    50    7969 
  alu_/g707/Q                         -       A->Q  R     NO3X4          1 33.2   205   106    8075 
  alu_/g1641/Q                        -       A->Q  F     INX6           1 30.0    64    50    8125 
  alu_/g75/Q                          -       A->Q  F     BTHX12         3 74.6   500   132    8257 
  alu_/g16/Q                          (P)     A->Q  F     BTHX20         5 56.8   500   307    8564 
  sw2__g4/Q                           -       A->Q  F     BTHX12         2 56.1   500   209    8773 
  sw1__g12/Q                          -       A->Q  F     BTHX16         3 37.5   500   266    9040 
  alu_/fopt4297/Q                     -       A->Q  F     BUX1           4 31.5   154   264    9303 
  alu_/g4299/Q                        -       A->Q  R     NA3X1          1 15.9   256   150    9453 
  alu_/g5/Q                           -       A->Q  F     ITHX1          4 53.4   500   150    9603 
  g3694/Q                             -       A->Q  R     INX1           1 12.4   208   194    9797 
  g4893/Q                             -       A->Q  F     NO2X2          2 21.5    88    70    9866 
  g4825/Q                             -       A->Q  R     NO3X2          1 11.5   179    95    9961 
  g4722/Q                             -       C->Q  F     ON31X1         1  9.4   125    82   10043 
  alu_flags__DFFE_inst_latch_nf_reg/D -       -     F     DFRQX2         1    -     -     0   10043 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 22: VIOLATED (-177 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[13]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[13]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
         Data Path:-    5008                  
             Slack:=    -177                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                     -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                            -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                            -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                 -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                 -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                               -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                               -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                               -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                               -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                               -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                               -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                      -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                      -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                      -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                      -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                      -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                      -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                      -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                      -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                      -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                      -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                               -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                      -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                               -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                      -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                      -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                   -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g124620/Q                -       A->Q   R     INX3           3 26.3    62    47    3731 
  address_latch__g124639/Q                -       B->Q   F     NA5I1X4        3 34.1    66   193    3924 
  address_latch__g611/Q                   -       A->Q   R     NO2X1          1 13.1   219   119    4043 
  address_latch__g592/Q                   -       A->Q   R     EN2X1          2 23.6   340   242    4284 
  address_latch__g8/Q                     -       A->Q   F     ITHX1          4 37.3   500   132    4416 
  g124675/Q                               -       A->Q   R     NA2X1          2 20.1   278   274    4690 
  g124673/Q                               -       IN0->Q F     MU2IX1         1 10.7   273   111    4801 
  address_latch__g532/Q                   -       IN0->Q F     MU2X2          1  9.6    78   207    5008 
  address_pins__DFFE_apin_latch_reg[13]/D -       -      F     DFFX1          1    -     -     0    5008 
#--------------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-163 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[11]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[11]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4991                  
             Slack:=    -163                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                     -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                            -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                            -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                 -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                 -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                               -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                               -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                               -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                               -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                               -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                               -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                      -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                      -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                      -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                      -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                      -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                      -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                      -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                      -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                      -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                      -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                               -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                      -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                               -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                      -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                      -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                   -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g124620/Q                -       A->Q   R     INX3           3 26.3    62    47    3731 
  g125171/Q                               -       A->Q   F     NA3X2          3 28.4   161    84    3815 
  g125172/Q                               -       A->Q   R     NO3X2          1 13.1   199   118    3932 
  address_latch__g124582/Q                -       A->Q   R     EN2X1          2 24.7   350   244    4176 
  address_latch__g10/Q                    -       A->Q   F     ITHX1          4 38.5   500   135    4311 
  address_latch__g569/Q                   -       AN->Q  F     NO2I1X2        2 16.6   194   281    4592 
  address_latch__g554/Q                   -       IN0->Q F     MU2X2          1  9.4    79   193    4785 
  address_latch__g534/Q                   -       IN0->Q F     MU2X1          1  9.6   102   206    4991 
  address_pins__DFFE_apin_latch_reg[11]/D -       -      F     DFFX1          1    -     -     0    4991 
#--------------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-161 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4989                  
             Slack:=    -161                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g622/Q                  -       A->Q   F     NA3X2          3 25.5   216    90    3542 
  address_latch__g613/Q                  -       A->Q   F     OR2X1          1 13.1   100   218    3760 
  address_latch__g603/Q                  -       A->Q   F     EN2X1          2 15.0   148   186    3946 
  address_latch__g18/Q                   -       A->Q   F     BTHX1          4 36.7   500   283    4229 
  address_latch__g576/Q                  -       AN->Q  F     NO2I1X1        2 15.3   250   313    4542 
  address_latch__g550/Q                  -       IN0->Q F     MU2X1          1  9.4   101   236    4778 
  address_latch__g541/Q                  -       IN0->Q F     MU2X1          1  9.6   102   210    4988 
  address_pins__DFFE_apin_latch_reg[3]/D -       -      F     DFFX1          1    -     -     0    4989 
#-------------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-158 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[12]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[12]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4986                  
             Slack:=    -158                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                     -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                            -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                            -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                 -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                 -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                               -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                               -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                               -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                               -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                               -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                               -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                      -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                      -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                      -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                      -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                      -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                      -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                      -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                      -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                      -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                      -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                               -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                      -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                               -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                      -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                      -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                   -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g124620/Q                -       A->Q   R     INX3           3 26.3    62    47    3731 
  address_latch__g124639/Q                -       B->Q   F     NA5I1X4        3 34.1    66   193    3924 
  address_latch__g595/Q                   -       A->Q   R     EO2X1          2 24.7   336   228    4152 
  address_latch__g9/Q                     -       A->Q   F     ITHX1          4 40.6   500   137    4289 
  address_latch__g124618/Q                -       AN->Q  F     NO2I1X4        2 15.3   156   268    4557 
  address_latch__g555/Q                   -       IN0->Q F     MU2X1          1  9.4   101   219    4776 
  address_latch__g535/Q                   -       IN0->Q F     MU2X1          1  9.6   102   210    4986 
  address_pins__DFFE_apin_latch_reg[12]/D -       -      F     DFFX1          1    -     -     0    4986 
#--------------------------------------------------------------------------------------------------------



Path 26: VIOLATED (-152 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_sf_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_sf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     146                  
     Required Time:=    9854                  
      Launch Clock:-    5000                  
         Data Path:-    5007                  
             Slack:=    -152                  

#---------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN             -       -     F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q              -       CN->Q F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q                         -       C->Q  R     NO3X0          1 10.9   633   422    5839 
  g543/Q                              -       A->Q  F     AN211X1        1  9.3   218   158    5998 
  g120020/Q                           -       AN->Q F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q                   -       A->Q  R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q                          -       A->Q  R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q                        -       A->Q  F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q                           -       A->Q  F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q                           (P)     A->Q  F     BTHX12         5 46.7   500   206    7773 
  alu_/g3017/Q                        -       A->Q  R     NA2X4          1 20.9   138   146    7919 
  alu_/g945/Q                         (p)     A->Q  F     INX3           1 18.3    59    50    7969 
  alu_/g707/Q                         -       A->Q  R     NO3X4          1 33.2   205   106    8075 
  alu_/g1641/Q                        -       A->Q  F     INX6           1 30.0    64    50    8125 
  alu_/g75/Q                          -       A->Q  F     BTHX12         3 74.6   500   132    8257 
  alu_/g16/Q                          (P)     A->Q  F     BTHX20         5 56.8   500   307    8564 
  sw2__g4/Q                           -       A->Q  F     BTHX12         2 56.1   500   209    8773 
  sw1__g12/Q                          -       A->Q  F     BTHX16         3 37.5   500   266    9040 
  alu_/fopt4297/Q                     -       A->Q  F     BUX1           4 31.5   154   264    9303 
  alu_/g4299/Q                        -       A->Q  R     NA3X1          1 15.9   256   150    9453 
  alu_/g5/Q                           -       A->Q  F     ITHX1          4 53.4   500   150    9603 
  g3694/Q                             -       A->Q  R     INX1           1 12.4   208   194    9797 
  g4893/Q                             -       A->Q  F     NO2X2          2 21.5    88    70    9866 
  g124742/Q                           -       A->Q  R     INX1           1 11.2    80    65    9931 
  g124741/Q                           -       A->Q  F     ON21X1         1  9.5   124    75   10006 
  alu_flags__DFFE_inst_latch_sf_reg/D -       -     F     DFRRQX1        1    -     -     0   10007 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 27: VIOLATED (-145 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[8]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[8]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4973                  
             Slack:=    -145                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                  -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g124620/Q               -       A->Q   R     INX3           3 26.3    62    47    3731 
  address_latch__g616/Q                  -       A->Q   F     NA2X1          1 13.1   142    70    3801 
  address_latch__g607/Q                  -       A->Q   F     EN2X1          2 16.4   156   202    4004 
  address_latch__g13/Q                   -       A->Q   F     BTHX1          4 38.5   500   289    4293 
  address_latch__g571/Q                  -       AN->Q  F     NO2I1X2        2 16.6   194   280    4573 
  address_latch__g557/Q                  -       IN0->Q F     MU2X2          1  9.4    79   193    4767 
  address_latch__g538/Q                  -       IN0->Q F     MU2X1          1  9.6   102   206    4972 
  address_pins__DFFE_apin_latch_reg[8]/D -       -      F     DFFX1          1    -     -     0    4973 
#-------------------------------------------------------------------------------------------------------



Path 28: VIOLATED (-134 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4962                  
             Slack:=    -134                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                  -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g608/Q                  -       A->Q   F     EN2X0          2 15.0   218   251    3935 
  address_latch__g14/Q                   -       A->Q   F     BTHX1          4 38.5   500   306    4241 
  address_latch__g574/Q                  -       AN->Q  F     NO2I1X2        2 15.3   188   286    4527 
  address_latch__g560/Q                  -       IN0->Q F     MU2X1          1  9.4   101   225    4752 
  address_latch__g539/Q                  -       IN0->Q F     MU2X1          1  9.6   102   210    4962 
  address_pins__DFFE_apin_latch_reg[7]/D -       -      F     DFFX1          1    -     -     0    4962 
#-------------------------------------------------------------------------------------------------------



Path 29: VIOLATED (-132 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[10]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[10]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4960                  
             Slack:=    -132                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                     -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                     -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                            -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                            -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                 -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                 -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                               -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                               -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                               -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                               -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                               -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                               -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                      -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                      -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                      -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                      -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                      -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                      -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                      -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                      -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                      -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                      -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                               -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                      -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                               -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                      -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                      -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                   -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g124620/Q                -       A->Q   R     INX3           3 26.3    62    47    3731 
  g125171/Q                               -       A->Q   F     NA3X2          3 28.4   161    84    3815 
  address_latch__g609/Q                   -       A->Q   F     OR2X2          1 13.1    61   150    3964 
  address_latch__g594/Q                   -       A->Q   F     EN2X1          2 22.6   187   201    4166 
  address_latch__g586/Q                   -       A->Q   R     INX2           1 15.9    75    67    4233 
  address_latch__g11/Q                    -       A->Q   F     ITHX1          4 48.3   500   121    4354 
  g124590/Q                               -       A->Q   R     INX3           1 12.4   136   113    4467 
  g28/Q                                   -       A->Q   F     NO2X2          2 15.3   204    55    4522 
  address_latch__g547/Q                   -       IN0->Q F     MU2X1          1  9.4   101   228    4750 
  address_latch__g533/Q                   -       IN0->Q F     MU2X1          1  9.6   102   210    4960 
  address_pins__DFFE_apin_latch_reg[10]/D -       -      F     DFFX1          1    -     -     0    4960 
#--------------------------------------------------------------------------------------------------------



Path 30: VIOLATED (-131 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[9]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[9]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4959                  
             Slack:=    -131                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g630/Q                  -       D->Q   F     NA6I2X4        2 27.1    60   232    3684 
  address_latch__g124620/Q               -       A->Q   R     INX3           3 26.3    62    47    3731 
  g125171/Q                              -       A->Q   F     NA3X2          3 28.4   161    84    3815 
  g125035/Q                              -       A->Q   F     EN2X1          2 18.2   165   213    4028 
  g124612/Q                              -       A->Q   R     INX1           1 15.9   112    95    4123 
  address_latch__g12/Q                   -       A->Q   F     ITHX1          4 42.2   500   116    4239 
  g124605/Q                              -       B->Q   R     NA2I1X2        1 12.4   188   217    4456 
  g124604/Q                              -       A->Q   F     INX1           2 15.3   101    83    4540 
  address_latch__g556/Q                  -       IN0->Q F     MU2X1          1  9.4   101   209    4749 
  address_latch__g536/Q                  -       IN0->Q F     MU2X1          1  9.6   102   210    4959 
  address_pins__DFFE_apin_latch_reg[9]/D -       -      F     DFFX1          1    -     -     0    4959 
#-------------------------------------------------------------------------------------------------------



Path 31: VIOLATED (-120 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4948                  
             Slack:=    -120                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g622/Q                  -       A->Q   F     NA3X2          3 25.5   216    90    3542 
  address_latch__g126903/Q               -       A->Q   F     OR3X2          3 24.1    99   212    3754 
  address_latch__g602/Q                  -       A->Q   F     EN2X1          2 15.0   148   186    3940 
  address_latch__g17/Q                   -       A->Q   F     BTHX1          4 38.5   500   287    4227 
  address_latch__g575/Q                  -       AN->Q  F     NO2I1X2        2 15.3   188   286    4513 
  address_latch__g561/Q                  -       IN0->Q F     MU2X1          1  9.4   101   225    4738 
  address_latch__g540/Q                  -       IN0->Q F     MU2X1          1  9.6   102   210    4948 
  address_pins__DFFE_apin_latch_reg[4]/D -       -      F     DFFX1          1    -     -     0    4948 
#-------------------------------------------------------------------------------------------------------



Path 32: VIOLATED (-79 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     197                  
     Required Time:=    4803                  
      Launch Clock:-       0                  
         Data Path:-    4882                  
             Slack:=     -79                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g622/Q                  -       A->Q   F     NA3X2          3 25.5   216    90    3542 
  address_latch__g126903/Q               -       A->Q   F     OR3X2          3 24.1    99   212    3754 
  address_latch__g615/Q                  -       A->Q   F     OR2X1          1 13.1    99   187    3941 
  address_latch__g590/Q                  -       A->Q   R     EN2X1          2 24.7   342   230    4171 
  address_latch__g16/Q                   -       A->Q   F     ITHX1          4 38.5   500   134    4306 
  address_latch__g573/Q                  -       AN->Q  F     NO2I1X2        2 17.2   196   294    4600 
  address_latch__g559/Q                  -       IN0->Q R     MU2IX1         1 11.3   328   171    4771 
  address_latch__g537/Q                  -       IN0->Q F     MU2IX1         1  9.6   259   111    4882 
  address_pins__DFFE_apin_latch_reg[5]/D -       -      F     DFFX1          1    -     -     0    4882 
#-------------------------------------------------------------------------------------------------------



Path 33: VIOLATED (-57 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[6]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     197                  
     Required Time:=    4803                  
      Launch Clock:-       0                  
         Data Path:-    4861                  
             Slack:=     -57                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g622/Q                  -       A->Q   F     NA3X2          3 25.5   216    90    3542 
  address_latch__g126903/Q               -       A->Q   F     OR3X2          3 24.1    99   212    3754 
  address_latch__g617/Q                  -       AN->Q  F     NA2I1X1        1 13.1   122   168    3922 
  address_latch__g597/Q                  -       A->Q   R     EN2X1          2 24.7   342   233    4155 
  address_latch__g15/Q                   -       A->Q   F     ITHX1          4 38.5   500   134    4289 
  address_latch__g572/Q                  -       AN->Q  F     NO2I1X2        2 17.2   196   289    4578 
  address_latch__g558/Q                  -       IN0->Q R     MU2IX1         1 11.3   328   171    4749 
  address_latch__g529/Q                  -       IN0->Q F     MU2IX1         1  9.6   259   111    4860 
  address_pins__DFFE_apin_latch_reg[6]/D -       -      F     DFFX1          1    -     -     0    4861 
#-------------------------------------------------------------------------------------------------------



Path 34: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) reg_control__RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         5000     
                                              
     Required Time:=    5000                  
      Launch Clock:-    5000                  
         Data Path:-     612                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN     -       -     F     (arrival)    116    -     0     -    5000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q      -       CN->Q F     SDFFRX4        6 40.2   109   344    5344 
  g5285/Q                                  -       A->Q  R     INX1           5 32.5   176   125    5469 
  reg_control__RC_CG_HIER_INST14/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   142    5611 
  reg_control__RC_CG_HIER_INST14/enl_reg/D -       -     R     DLLQX1         1    -     -     0    5612 
#--------------------------------------------------------------------------------------------------------



Path 35: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) memory_ifc__RC_CG_HIER_INST13/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     732                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/C -       -     R     (arrival)      3    -     0     -       0 
  clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/Q -       C->Q  F     DFRRQX1        4 28.8   200   361     361 
  g5070/Q                                            -       C->Q  R     NO4X2          2 13.8    86   239     600 
  memory_ifc__RC_CG_HIER_INST13/g8/Q                 -       A->Q  R     OR2X1          1  9.4   108   132     732 
  memory_ifc__RC_CG_HIER_INST13/enl_reg/D            -       -     R     DLHQX1         1    -     -     0     732 
#------------------------------------------------------------------------------------------------------------------



Path 36: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         5000     
                                              
     Required Time:=    5000                  
      Launch Clock:-    5000                  
         Data Path:-     698                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN -       -     F     (arrival)    116    -     0     -    5000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q  -       CN->Q F     SDFFRX4        6 40.2   109   344    5344 
  g5070/Q                              -       A->Q  R     NO4X2          2 13.8    86   221    5566 
  RC_CG_DECLONE_HIER_INST/g7/Q         -       A->Q  R     OR2X1          1  9.4   108   132    5698 
  RC_CG_DECLONE_HIER_INST/enl_reg/D    -       -     R     DLLQX1         1    -     -     0    5698 
#----------------------------------------------------------------------------------------------------



Path 37: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__RC_CG_HIER_INST11/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    2835                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C        -       -     R     (arrival)    116    -     0     -       0 
  decode_state__DFFE_instED_reg/Q        -       C->Q  F     SDFRRX4        5 61.4   132   308     308 
  g110905/Q                              -       B->Q  F     OR2X4          5 57.0    96   178     487 
  fopt123090/Q                           -       A->Q  R     INX4           3 61.4    90    74     560 
  fopt123078/Q                           -       A->Q  F     INX6           6 82.8    83    70     630 
  fopt123077/Q                           -       A->Q  F     BUX4           4 49.1    69   111     741 
  fopt123076/Q                           -       A->Q  R     INX3           2 17.6    51    41     782 
  g114308/Q                              -       B->Q  F     NA2X1          1 23.4   156   102     884 
  g152/Q                                 -       B->Q  R     NO2X4          7 59.7   208   155    1039 
  g114310/Q                              -       A->Q  F     INX2           5 35.5   110    88    1127 
  execute__g35249/Q                      -       A->Q  R     NO2X1          3 26.1   335   201    1328 
  execute__g107857/Q                     -       B->Q  F     NO2I1X1        4 29.1   191   158    1486 
  g119416/Q                              -       B->Q  R     NA3X1          1  9.2   172   144    1630 
  g119415/Q                              -       B->Q  R     OR2X1          1  9.6   112   157    1787 
  execute__g107190/Q                     -       AN->Q R     NA6I1X1        2 15.9   158   290    2077 
  g4889/Q                                -       A->Q  F     AN22X1         1  9.9   150   122    2198 
  g4881/Q                                -       A->Q  R     NA2X1          8 49.7   446   276    2474 
  g4875/Q                                -       A->Q  F     INX1           2 17.5   160   120    2594 
  g4858/Q                                -       A->Q  R     NA2X1          1  8.7   131   103    2697 
  data_pins__RC_CG_HIER_INST11/g8/Q      -       A->Q  R     OR2X1          1  9.4   109   138    2835 
  data_pins__RC_CG_HIER_INST11/enl_reg/D -       -     R     DLHQX1         1    -     -     0    2835 
#------------------------------------------------------------------------------------------------------



Path 38: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST9/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    2435                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q  R     DFRRX4         3 56.6   158   334     334 
  g110884/Q                       -       AN->Q R     NA3I1X4        1 44.1   169   142     476 
  fopt126914/Q                    -       A->Q  F     INX8           9 94.4    81    67     543 
  g127218/Q                       -       A->Q  R     NO2X4          3 29.7   128    87     630 
  execute__g127222/Q              -       A->Q  R     AND2X4         5 62.5   143   153     782 
  execute__g127223/Q              -       A->Q  F     INX4           4 39.4    68    57     839 
  g124940/Q                       -       B->Q  R     NO2I1X4        2 19.1   103    69     908 
  g120972/Q                       -       AN->Q R     NA3I2X4        2 31.3   140   121    1029 
  g125695/Q                       -       A->Q  F     NO2X4          4 40.1    72    62    1092 
  g111878/Q                       -       A->Q  R     NA2X0          3 20.9   678   383    1475 
  g126787/Q                       -       BN->Q R     NA3I2X1        1 10.9   176   199    1674 
  g277/Q                          -       B->Q  F     NO2X1          1 10.0    91    78    1752 
  g124972/Q                       -       A->Q  R     NA3X1          6 40.1   420   238    1990 
  alu_/g4223/Q                    -       A->Q  F     INX1           5 33.1   210   172    2162 
  alu_/g653/Q                     -       A->Q  R     NA3X1          1  8.7   169   131    2293 
  alu_/RC_CG_HIER_INST9/g8/Q      -       A->Q  R     OR2X1          1  9.4   110   142    2435 
  alu_/RC_CG_HIER_INST9/enl_reg/D -       -     R     DLHQX1         1    -     -     0    2435 
#-----------------------------------------------------------------------------------------------



Path 39: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    2382                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                    -       C->Q  R     DFRRX4         5 74.3   190   355     355 
  fopt116071/Q                           -       A->Q  R     BUX8           6 90.1    73   106     461 
  fopt119441/Q                           -       A->Q  F     INX4           2 37.9    57    48     508 
  g123094/Q                              -       B->Q  R     NO2X4          2 24.2   118    88     596 
  execute__g126921/Q                     -       AN->Q R     NO2I1X4        6 56.2   200   193     789 
  execute__g116753/Q                     -       A->Q  R     BUX3           7 54.1   104   125     914 
  g119038/Q                              -       A->Q  F     NA2X4          3 31.7    74    58     972 
  g119048/Q                              -       B->Q  R     NA2X2          1 11.0    97    77    1049 
  g114873/Q                              -       B->Q  R     OR2X2          2 13.9    82   122    1171 
  execute__g107620/Q                     -       C->Q  R     AO21X1         2 18.7   186   168    1339 
  execute__g107569/Q                     -       A->Q  F     INX1           3 21.3   122    99    1438 
  execute__g107428/Q                     -       A->Q  F     AND6X1         1  8.6    92   181    1620 
  execute__g107264/Q                     -       AN->Q F     NO6I2X1        1  9.9    79   254    1873 
  execute__g107232/Q                     -       A->Q  R     NA2X1          1 17.1   194   119    1992 
  alu_/g4146/Q                           -       A->Q  R     BUX4           9 60.3    90   118    2110 
  alu_/g655/Q                            -       A->Q  R     OR3X1          1  8.7   108   136    2246 
  alu_/RC_CG_DECLONE_HIER_INST/g8/Q      -       A->Q  R     OR2X1          1  9.4   109   136    2382 
  alu_/RC_CG_DECLONE_HIER_INST/enl_reg/D -       -     R     DLHQX1         1    -     -     0    2382 
#------------------------------------------------------------------------------------------------------



Path 40: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST6/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    2415                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q  R     DFRRX4         3 56.6   158   334     334 
  g110884/Q                       -       AN->Q R     NA3I1X4        1 44.1   169   142     476 
  fopt126914/Q                    -       A->Q  F     INX8           9 94.4    81    67     543 
  g127218/Q                       -       A->Q  R     NO2X4          3 29.7   128    87     630 
  execute__g127222/Q              -       A->Q  R     AND2X4         5 62.5   143   153     782 
  execute__g127223/Q              -       A->Q  F     INX4           4 39.4    68    57     839 
  g124940/Q                       -       B->Q  R     NO2I1X4        2 19.1   103    69     908 
  g120972/Q                       -       AN->Q R     NA3I2X4        2 31.3   140   121    1029 
  g125695/Q                       -       A->Q  F     NO2X4          4 40.1    72    62    1092 
  g111878/Q                       -       A->Q  R     NA2X0          3 20.9   678   383    1475 
  g126787/Q                       -       BN->Q R     NA3I2X1        1 10.9   176   199    1674 
  g277/Q                          -       B->Q  F     NO2X1          1 10.0    91    78    1752 
  g124972/Q                       -       A->Q  R     NA3X1          6 40.1   420   238    1990 
  alu_/g4223/Q                    -       A->Q  F     INX1           5 33.1   210   172    2162 
  alu_/g654/Q                     -       A->Q  R     NA2X1          1  8.7   132   114    2276 
  alu_/RC_CG_HIER_INST6/g8/Q      -       A->Q  R     OR2X1          1  9.4   109   138    2415 
  alu_/RC_CG_HIER_INST6/enl_reg/D -       -     R     DLHQX1         1    -     -     0    2415 
#-----------------------------------------------------------------------------------------------



Path 41: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) decode_state__DFFE_instED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__RC_CG_HIER_INST5/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    2669                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  decode_state__DFFE_instED_reg/C          -       -     R     (arrival)    116    -     0     -       0 
  decode_state__DFFE_instED_reg/Q          -       C->Q  F     SDFRRX4        5 61.4   132   308     308 
  g110905/Q                                -       B->Q  F     OR2X4          5 57.0    96   178     487 
  fopt123090/Q                             -       A->Q  R     INX4           3 61.4    90    74     560 
  fopt123078/Q                             -       A->Q  F     INX6           6 82.8    83    70     630 
  fopt123077/Q                             -       A->Q  F     BUX4           4 49.1    69   111     741 
  fopt123076/Q                             -       A->Q  R     INX3           2 17.6    51    41     782 
  g114308/Q                                -       B->Q  F     NA2X1          1 23.4   156   102     884 
  g152/Q                                   -       B->Q  R     NO2X4          7 59.7   208   155    1039 
  g114310/Q                                -       A->Q  F     INX2           5 35.5   110    88    1127 
  execute__g35249/Q                        -       A->Q  R     NO2X1          3 26.1   335   201    1328 
  execute__g107857/Q                       -       B->Q  F     NO2I1X1        4 29.1   191   158    1486 
  g119416/Q                                -       B->Q  R     NA3X1          1  9.2   172   144    1630 
  g119415/Q                                -       B->Q  R     OR2X1          1  9.6   112   157    1787 
  execute__g107190/Q                       -       AN->Q R     NA6I1X1        2 15.9   158   290    2077 
  g126943/Q                                -       A->Q  R     OR5X1          1  8.2   127   142    2219 
  g126942/Q                                -       A->Q  R     AO22X0         1  8.7   282   297    2516 
  address_pins__RC_CG_HIER_INST5/g8/Q      -       A->Q  R     OR2X1          1  9.4   111   153    2669 
  address_pins__RC_CG_HIER_INST5/enl_reg/D -       -     R     DLHQX1         1    -     -     0    2669 
#--------------------------------------------------------------------------------------------------------



Path 42: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         5000     
                                              
     Required Time:=    5000                  
      Launch Clock:-    5000                  
         Data Path:-     734                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN -       -     F     (arrival)    116    -     0     -    5000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q  -       CN->Q F     SDFFRX4        6 40.2   109   344    5344 
  g5285/Q                              -       A->Q  R     INX1           5 32.5   176   125    5469 
  g4855/Q                              -       B->Q  R     AND2X1         1  8.7   107   130    5598 
  RC_CG_HIER_INST1/g7/Q                -       A->Q  R     OR2X1          1  9.4   109   136    5734 
  RC_CG_HIER_INST1/enl_reg/D           -       -     R     DLLQX1         1    -     -     0    5734 
#----------------------------------------------------------------------------------------------------



Path 43: MET (76 ps) Setup Check with Pin alu_/op1_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      63                  
     Required Time:=    4937                  
      Launch Clock:-       0                  
         Data Path:-    4861                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                             (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q    -       C->Q  R     DFRRX4         3 56.6   158   334     334 
  g110884/Q              -       AN->Q R     NA3I1X4        1 44.1   169   142     476 
  fopt126914/Q           -       A->Q  F     INX8           9 94.4    81    67     543 
  g127218/Q              -       A->Q  R     NO2X4          3 29.7   128    87     630 
  execute__g127222/Q     -       A->Q  R     AND2X4         5 62.5   143   153     782 
  execute__g127223/Q     -       A->Q  F     INX4           4 39.4    68    57     839 
  g124940/Q              -       B->Q  R     NO2I1X4        2 19.1   103    69     908 
  g120972/Q              -       AN->Q R     NA3I2X4        2 31.3   140   121    1029 
  g125695/Q              -       A->Q  F     NO2X4          4 40.1    72    62    1092 
  g34/Q                  -       B->Q  R     NA3X4          2 32.6   145    99    1191 
  g124455/Q              -       A->Q  F     NO2X4          1 18.7    54    44    1235 
  g116216/Q              -       A->Q  R     NA3X4          2 24.0   128    71    1306 
  g126588/Q              -       A->Q  F     NA2X4          2 24.3    70    53    1359 
  g126269_dup/Q          -       A->Q  R     NA2X4          1 33.2   116    76    1435 
  g126590/Q              -       A->Q  F     INX6           5 50.5    65    56    1491 
  g126271/Q              -       A->Q  R     NA2X4          1 25.9   105    67    1558 
  fopt69/Q               -       A->Q  F     INX4           2 27.5    51    45    1602 
  g123196/Q              -       A->Q  R     NA3X4          2 37.2   154    84    1687 
  g122549/Q              -       B->Q  F     NA3X4          2 27.5    97    74    1761 
  g122529/Q              -       B->Q  R     NA3X4          1 18.0   116    90    1851 
  g320/Q                 -       A->Q  F     NA2X4          1 18.7    62    47    1898 
  g318/Q                 -       A->Q  R     NA3X4          1 18.0   116    66    1965 
  g317/Q                 -       A->Q  F     NA2X4          3 28.9    73    57    2021 
  alu_/g125/Q            -       A->Q  R     NA2X4          1 18.0    86    60    2081 
  alu_/g86/Q             -       A->Q  F     NA2X4          2 26.7    66    51    2133 
  alu_/g83/Q             -       A->Q  R     NA2X2          1 18.0   120    78    2211 
  alu_/g2708/Q           -       A->Q  F     NA2X4          1 20.8    64    49    2260 
  alu_/g2391/Q           -       B->Q  R     NA2X4          1 18.0    85    70    2330 
  alu_/g4562/Q           -       A->Q  F     NA2X4          2 35.0    76    59    2389 
  alu_/g46/Q             -       A->Q  F     BTLX12         2 56.3   500   125    2514 
  alu_/g14/Q             (P)     A->Q  F     BTLX16         5 44.3   500   200    2714 
  alu_/g725/Q            -       A->Q  R     NA2X4          1 18.0   132   140    2854 
  alu_/g722/Q            -       A->Q  F     NA2X4          1 30.0    78    59    2913 
  alu_/g74/Q             -       A->Q  F     BTLX12         2 64.8   500   128    3042 
  alu_/g15/Q             -       A->Q  F     BTLX20         3 65.5   500   202    3244 
  sw2__g3/Q              (P)     A->Q  F     BTHX20         4 49.9   500   201    3445 
  sw1__g11/Q             -       A->Q  F     BTHX8          3 40.0   500   270    3715 
  alu_/g2347/Q           -       A->Q  R     NO2X4          1 21.7   159   157    3872 
  alu_/g1/Q              -       A->Q  R     BTHX8          3 54.6   500   146    4018 
  alu_/g9/Q              (P)     A->Q  R     BTHX12         5 46.7   500   140    4158 
  alu_/g3017/Q           -       A->Q  F     NA2X4          1 20.9   123    61    4218 
  alu_/g945/Q            (p)     A->Q  R     INX3           1 18.3    59    52    4270 
  alu_/g707/Q            -       A->Q  F     NO3X4          1 33.2    89    50    4320 
  alu_/g1641/Q           -       A->Q  R     INX6           1 30.0    50    42    4363 
  alu_/g75/Q             -       A->Q  R     BTHX12         3 74.6   500   125    4487 
  alu_/g4714/Q           -       A->Q  F     INX1           3 21.2   447   186    4674 
  alu_/g3965/Q           -       A->Q  R     NO2X1          1  9.6   204   188    4861 
  alu_/op1_high_reg[0]/D -       -     R     DFFQX4         1    -     -     0    4861 
#--------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 44: MET (83 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     197                  
     Required Time:=    4803                  
      Launch Clock:-       0                  
         Data Path:-    4720                  
             Slack:=      83                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  g48/Q                                  -       B->Q   F     NA2X2          2 24.1   104    79     432 
  g47/Q                                  -       B->Q   F     OR6X2          2 19.9   120   195     627 
  g124920/Q                              -       A->Q   F     OR2X4          2 21.1    54   131     758 
  fopt127228/Q                           -       A->Q   R     INX1           2 29.7   162   104     862 
  fopt121055/Q                           -       A->Q   R     BUX1           9 67.3   330   250    1112 
  execute__g109451/Q                     -       A->Q   F     NA2X1          2 25.8   205   152    1264 
  execute__g107542/Q                     -       C->Q   R     NA3X0          2 16.9   566   374    1638 
  execute__g107470/Q                     -       A->Q   F     NO2X1          3 24.7   212   151    1789 
  execute__g107333/Q                     -       A->Q   F     AND3X2         3 29.5    92   189    1978 
  execute__g107295/Q                     -       B->Q   F     AND2X4         2 20.1    47   122    2100 
  execute__g107228/Q                     -       A->Q   R     NA3X2          2 27.1   201   101    2201 
  execute__g107215/Q                     -       A->Q   F     INX1           1 10.7    86    69    2270 
  execute__g107178/Q                     -       A->Q   R     AN21X1         1 10.5   201   139    2410 
  execute__g107147/Q                     -       C->Q   F     ON211X1        1 10.1   202   130    2540 
  execute__g107136/Q                     -       D->Q   R     AN211X1        1  9.2   264   180    2720 
  execute__g107122/Q                     -       E->Q   R     OA221X1        1  9.8   133   264    2984 
  g124578/Q                              -       C->Q   F     ON21X1         1 10.0   111    91    3074 
  g124574/Q                              -       C->Q   R     AN21X1         1 18.0   276   178    3253 
  execute__g107104/Q                     -       A->Q   F     NA2X4          4 33.2   121    72    3325 
  address_latch__g614/Q                  -       A->Q   R     NA2X0          1 14.0   485   292    3618 
  address_latch__g605/Q                  -       B->Q   R     EN2X1          2 18.0   307   274    3891 
  address_latch__g20/Q                   -       A->Q   F     ITHX2          4 36.6   500   272    4163 
  address_latch__g579/Q                  -       A->Q   F     AND2X1         2 17.2   108   289    4453 
  address_latch__g548/Q                  -       IN0->Q R     MU2IX1         1 11.3   328   156    4609 
  address_latch__g543/Q                  -       IN0->Q F     MU2IX1         1  9.6   259   111    4720 
  address_pins__DFFE_apin_latch_reg[1]/D -       -      F     DFFX1          1    -     -     0    4720 
#-------------------------------------------------------------------------------------------------------



Path 45: MET (92 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4735                  
             Slack:=      92                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g622/Q                  -       A->Q   F     NA3X2          3 25.5   216    90    3542 
  address_latch__g604/Q                  -       B->Q   F     EN2X1          2 22.6   198   262    3804 
  address_latch__g599/Q                  -       A->Q   R     INX2           1 15.9    77    69    3872 
  address_latch__g19/Q                   -       A->Q   F     ITHX1          4 36.7   500   103    3976 
  address_latch__g577/Q                  -       AN->Q  F     NO2I1X1        2 15.3   250   313    4289 
  address_latch__g549/Q                  -       IN0->Q F     MU2X1          1  9.4   101   236    4525 
  address_latch__g542/Q                  -       IN0->Q F     MU2X1          1  9.6   102   210    4735 
  address_pins__DFFE_apin_latch_reg[2]/D -       -      F     DFFX1          1    -     -     0    4735 
#-------------------------------------------------------------------------------------------------------



Path 46: MET (102 ps) Setup Check with Pin data_pins__dout_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_M2_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      63                  
     Required Time:=    4937                  
      Launch Clock:-       0                  
         Data Path:-    4835                  
             Slack:=     102                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_M2_ff_reg/C    -       -     R     (arrival)      5     -     0     -       0 
  sequencer__DFFE_M2_ff_reg/Q    -       C->Q  R     DFRRQX4        6  67.6   182   352     352 
  fopt24/Q                       -       A->Q  R     BUX3           4  40.2    84   112     463 
  g119141/Q                      -       A->Q  F     NA2X2          3  38.7   132    91     554 
  fopt119140/Q                   -       A->Q  F     BUX3          12  95.9   163   183     737 
  execute__g108145/Q             -       B->Q  R     NA2X4         10  77.5   208   160     897 
  execute__g108067/Q             -       A->Q  F     INX2           4  33.1   105    85     982 
  g113921/Q                      -       C->Q  R     NO3X2          2  19.2   224   174    1157 
  g124959/Q                      -       B->Q  F     NO3I1X1        1  21.2   158   125    1282 
  g121608/Q                      -       C->Q  R     NA3I1X4        1  18.3   124   113    1395 
  g121607/Q                      -       A->Q  F     NO3X4          1  20.8    91    52    1447 
  g121606/Q                      -       B->Q  R     NA2X4          1  18.1    87    77    1524 
  g121605/Q                      -       A->Q  F     NO2X4          1  18.0    66    40    1564 
  g329/Q                         -       A->Q  R     NA2X4          2  29.9   108    71    1635 
  g122875/Q                      -       B->Q  F     NO2X4          2  32.4    67    64    1699 
  g124231/Q                      -       A->Q  R     NA2X4          3  34.6   117    77    1776 
  g119008/Q                      -       A->Q  F     INX2           2  29.7    80    69    1845 
  g121280/Q                      -       B->Q  R     NO2X4          2  32.6   135   104    1949 
  g121279/Q                      -       A->Q  F     NO2X4          2  25.4    77    50    1999 
  g124632/Q                      -       A->Q  R     NO2X4          2  20.9   117    73    2073 
  g124928/Q                      -       B->Q  R     AND2X1         3  23.1   218   190    2262 
  g124945/Q                      -       A->Q  F     NA2X1          7  71.4   411   274    2536 
  reg_file__b2v_latch_hl_lo_g5/Q -       EN->Q R     BTLX1         13 129.7   714   602    3139 
  g4964/Q                        -       A->Q  F     INX1           2  21.2   218   150    3289 
  reg_file__g152/Q               -       A->Q  R     ITHX0          4  59.9  2030  1170    4459 
  sw1__g13/Q                     (P)     A->Q  R     BTHX12         9  68.3   500   131    4590 
  g4962/Q                        -       A->Q  F     INX1           2  15.5   161   116    4706 
  g4729/Q                        -       A->Q  R     ON22X1         1   9.6   269   130    4835 
  data_pins__dout_reg[3]/D       -       -     R     DFFQX1         1     -     -     0    4835 
#-----------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (196 ps) Setup Check with Pin interrupts__im2_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) interrupts__im2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     148                  
     Required Time:=    9852                  
      Launch Clock:-    5000                  
         Data Path:-    4656                  
             Slack:=     196                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN -       -     F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q  -       CN->Q F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q             -       C->Q  R     NO3X0          1 10.9   633   422    5839 
  g543/Q                  -       A->Q  F     AN211X1        1  9.3   218   158    5998 
  g120020/Q               -       AN->Q F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q       -       A->Q  R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q              -       A->Q  R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q            -       A->Q  F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q               -       A->Q  F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q               (P)     A->Q  F     BTHX12         5 46.7   500   206    7773 
  alu_/g3017/Q            -       A->Q  R     NA2X4          1 20.9   138   146    7919 
  alu_/g945/Q             (p)     A->Q  F     INX3           1 18.3    59    50    7969 
  alu_/g707/Q             -       A->Q  R     NO3X4          1 33.2   205   106    8075 
  alu_/g1641/Q            -       A->Q  F     INX6           1 30.0    64    50    8125 
  alu_/g75/Q              -       A->Q  F     BTHX12         3 74.6   500   132    8257 
  alu_/g16/Q              (P)     A->Q  F     BTHX20         5 56.8   500   307    8564 
  sw2__g4/Q               -       A->Q  F     BTHX12         2 56.1   500   209    8773 
  sw1__g12/Q              -       A->Q  F     BTHX16         3 37.5   500   266    9040 
  fopt124668/Q            (P)     A->Q  F     BUX1           5 37.3   176   277    9317 
  g124670/Q               -       A->Q  R     NA3X0          1  9.9   396   247    9564 
  g4725/Q                 -       A->Q  F     NA2X1          1  9.5   139    92    9656 
  interrupts__im2_reg/D   -       -     F     DFRRQX1        1    -     -     0    9656 
#---------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 48: MET (197 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[5]/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     172                  
     Required Time:=    4828                  
      Launch Clock:-       0                  
         Data Path:-    4631                  
             Slack:=     197                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[5]/C                    -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[5]/Q                    -       C->Q   R     DFRRX4         5 73.3   188   354     354 
  fopt120953/Q                           -       A->Q   R     BUX8           7 95.9    76   108     461 
  fopt108878/Q                           -       A->Q   F     INX6           6 62.8    69    57     518 
  g5186/Q                                -       B->Q   F     OR3X4          3 37.7    82   190     708 
  g5175/Q                                -       A->Q   R     INX2           3 44.1   122    88     796 
  g117656/Q                              -       A->Q   F     NA2X4          2 26.9    73    55     851 
  g115640/Q                              -       A->Q   R     NO2X2          1 23.4   171   109     960 
  g115639/Q                              -       B->Q   F     NO2X4          4 36.1    83    74    1034 
  g115638/Q                              -       B->Q   R     NO2I1X2        4 30.5   208   130    1164 
  g127229/Q                              -       A->Q   F     NA2X2          2 19.4   101    74    1237 
  g117488/Q                              -       A->Q   R     NA2X2          4 37.8   208   129    1366 
  execute__g107542/Q                     -       A->Q   F     NA3X0          2 16.9   427   270    1636 
  execute__g107470/Q                     -       A->Q   R     NO2X1          3 24.7   336   273    1910 
  execute__g107333/Q                     -       A->Q   R     AND3X2         3 29.5   151   204    2114 
  execute__g107295/Q                     -       B->Q   R     AND2X4         2 20.1    69   108    2222 
  execute__g107228/Q                     -       A->Q   F     NA3X2          2 27.1   146    83    2305 
  execute__g107183/Q                     -       A->Q   R     NO3X4          2 25.3   184   112    2417 
  execute__g107165/Q                     -       A->Q   F     NA2X4          2 23.9    93    56    2473 
  execute__g107150/Q                     -       A->Q   R     NO2X4          2 22.8   114    80    2553 
  execute__g107139/Q                     -       A->Q   F     NA2X4          2 17.5    75    46    2599 
  execute__g107134/Q                     -       A->Q   R     INX1           2 16.2   100    75    2674 
  g124562/Q                              -       A->Q   R     AND2X1         2 17.5   176   163    2836 
  execute__g107119/Q                     -       A->Q   F     NA2X1          3 25.2   178   126    2962 
  g124575/Q                              -       C->Q   R     AN21X1         2 18.0   284   196    3158 
  execute__g107107/Q                     -       A->Q   F     AN211X1        1 20.8   240   164    3322 
  execute__g107104/Q                     -       B->Q   R     NA2X4          4 33.2   136   131    3452 
  address_latch__g606/Q                  -       A->Q   R     EN2X1          2 18.0   286   205    3657 
  address_latch__g21/Q                   -       A->Q   F     ITHX2          4 36.6   500   270    3927 
  address_latch__g580/Q                  -       A->Q   F     AND2X1         2 15.3   102   284    4211 
  address_latch__g562/Q                  -       IN0->Q F     MU2X1          1  9.4   101   209    4421 
  address_latch__g544/Q                  -       IN0->Q F     MU2X1          1  9.6   102   210    4631 
  address_pins__DFFE_apin_latch_reg[0]/D -       -      F     DFFX1          1    -     -     0    4631 
#-------------------------------------------------------------------------------------------------------



Path 49: MET (197 ps) Setup Check with Pin interrupts__im1_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) interrupts__im1_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     148                  
     Required Time:=    9852                  
      Launch Clock:-    5000                  
         Data Path:-    4655                  
             Slack:=     197                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN -       -     F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q  -       CN->Q F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q             -       C->Q  R     NO3X0          1 10.9   633   422    5839 
  g543/Q                  -       A->Q  F     AN211X1        1  9.3   218   158    5998 
  g120020/Q               -       AN->Q F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q       -       A->Q  R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q              -       A->Q  R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q            -       A->Q  F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q               -       A->Q  F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q               (P)     A->Q  F     BTHX12         5 46.7   500   206    7773 
  alu_/g3017/Q            -       A->Q  R     NA2X4          1 20.9   138   146    7919 
  alu_/g945/Q             (p)     A->Q  F     INX3           1 18.3    59    50    7969 
  alu_/g707/Q             -       A->Q  R     NO3X4          1 33.2   205   106    8075 
  alu_/g1641/Q            -       A->Q  F     INX6           1 30.0    64    50    8125 
  alu_/g75/Q              -       A->Q  F     BTHX12         3 74.6   500   132    8257 
  alu_/g16/Q              (P)     A->Q  F     BTHX20         5 56.8   500   307    8564 
  sw2__g4/Q               -       A->Q  F     BTHX12         2 56.1   500   209    8773 
  sw1__g12/Q              -       A->Q  F     BTHX16         3 37.5   500   266    9040 
  fopt124668/Q            (P)     A->Q  F     BUX1           5 37.3   176   277    9317 
  g124671/Q               -       A->Q  R     NA3X0          1  9.9   390   247    9564 
  g4724/Q                 -       A->Q  F     NA2X1          1  9.5   138    91    9655 
  interrupts__im1_reg/D   -       -     F     DFRRQX1        1    -     -     0    9655 
#---------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 50: MET (348 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_hf_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_hf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
             Setup:-     166                  
     Required Time:=    9834                  
      Launch Clock:-    5000                  
         Data Path:-    4486                  
             Slack:=     348                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN             -       -      F     (arrival)      4    -     0     -    5000 
  alu_/op1_high_reg[2]/Q              -       CN->Q  F     DFFQX1         4 35.3   213   418    5418 
  alu_/g770/Q                         -       C->Q   R     NO3X0          1 10.9   633   422    5839 
  g543/Q                              -       A->Q   F     AN211X1        1  9.3   218   158    5998 
  g120020/Q                           -       AN->Q  F     NO2I1X1        3 26.7   160   233    6231 
  alu_control__g4/Q                   -       A->Q   R     ITLX0          4 49.9  1706   983    7214 
  sw1__g11/Q                          -       A->Q   R     BTHX8          3 40.0   500   145    7359 
  alu_/g2347/Q                        -       A->Q   F     NO2X4          1 21.7   112    56    7415 
  alu_/g1/Q                           -       A->Q   F     BTHX8          3 54.6   500   152    7568 
  alu_/g9/Q                           (P)     A->Q   F     BTHX12         5 46.7   500   206    7773 
  alu_/g3017/Q                        -       A->Q   R     NA2X4          1 20.9   138   146    7919 
  alu_/g945/Q                         (p)     A->Q   F     INX3           1 18.3    59    50    7969 
  alu_/g707/Q                         -       A->Q   R     NO3X4          1 33.2   205   106    8075 
  alu_/g1641/Q                        -       A->Q   F     INX6           1 30.0    64    50    8125 
  alu_/g75/Q                          -       A->Q   F     BTHX12         3 74.6   500   132    8257 
  alu_/g16/Q                          (P)     A->Q   F     BTHX20         5 56.8   500   307    8564 
  sw2__g4/Q                           -       A->Q   F     BTHX12         2 56.1   500   209    8773 
  fopt108769/Q                        (P)     A->Q   F     BUX1           3 19.9   118   307    9080 
  g4826/Q                             -       A->Q   R     NA2X1          1  9.9   168    98    9179 
  g4803/Q                             -       A->Q   F     NA2X1          2 15.2   125    92    9271 
  g125040/Q                           -       IN1->Q F     MU2X1          1  9.7    90   215    9485 
  alu_flags__DFFE_inst_latch_hf_reg/D -       -      F     DFRRX4         1    -     -     0    9486 
#----------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved

