INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/new/half adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/ip/design_1_half_adder_0_0/sim/design_1_half_adder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_half_adder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/ip/design_1_half_adder_1_0/sim/design_1_half_adder_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_half_adder_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/ip/design_1_half_adder_2_0/sim/design_1_half_adder_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_half_adder_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/ip/design_1_half_adder_3_0/sim/design_1_half_adder_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_half_adder_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sim_1/new/adder_block_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_block_simulation
