`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 1


`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0

`line 14 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0
 

`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0
 
module debug_rom_one_scratch (
  input  logic         clk_i,
  input  logic         req_i,
  input  logic [63:0]  addr_i,
  output logic [63:0]  rdata_o
);

`line 24 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0
  localparam int unsigned RomSize = 13;

`line 26 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0
  logic [RomSize-1:0][63:0] mem;
  assign mem = {
    64'h00000000_7b200073,
    64'h7b202473_10802423,
    64'hf1402473_ab1ff06f,
    64'h7b202473_10002223,
    64'h00100073_7b202473,
    64'h10002623_fddff06f,
    64'hfc0418e3_00247413,
    64'h40044403_f1402473,
    64'h02041263_00147413,
    64'h40044403_10802023,
    64'hf1402473_7b241073,
    64'h0ff0000f_0340006f,
    64'h0500006f_00c0006f
  };

`line 43 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0
  logic [$clog2(RomSize)-1:0] addr_q;

`line 45 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0
  always_ff @(posedge clk_i) begin
    if (req_i) begin
      addr_q <= addr_i[$clog2(RomSize)-1+3:3];
    end
  end

`line 51 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0
   
   
  always_comb begin : p_outmux
    rdata_o = '0;
    if (addr_q < $clog2(RomSize)'(RomSize)) begin
        rdata_o = mem[addr_q];
    end
  end

`line 60 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 0
endmodule

`line 62 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/debug_rom/debug_rom_one_scratch.sv" 2
