
*** Running vivado
    with args -log new_top_v2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source new_top_v2.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source new_top_v2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/utils_1/imports/synth_1/new_top_v2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/utils_1/imports/synth_1/new_top_v2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top new_top_v2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1347.504 ; gain = 440.812
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9339] data object 'out_sobel' is already declared [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:109]
INFO: [Synth 8-6826] previous declaration of 'out_sobel' is from here [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:105]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'out_sobel' is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:109]
INFO: [Synth 8-6157] synthesizing module 'new_top_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:23]
	Parameter BAUD_VAL bound to: 87 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'parse_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/parse_v2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'parse_v2' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/parse_v2.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/rgb2gray.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/rgb2gray.v:3]
INFO: [Synth 8-6157] synthesizing module 'MultiPortRAM_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:3]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/synth/BRAM.v:13]
INFO: [Synth 8-6157] synthesizing module 'BRAM_blk_mem_gen_0_0' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/.Xil/Vivado-21984-Adelia-laptop/realtime/BRAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_blk_mem_gen_0_0' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/.Xil/Vivado-21984-Adelia-laptop/realtime/BRAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (0#1) [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/synth/BRAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MultiPortRAM_v2' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:3]
INFO: [Synth 8-6157] synthesizing module 'sobel_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:3]
	Parameter BAUD_VAL bound to: 87 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_v2' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v:23]
	Parameter BAUD_VAL bound to: 87 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'new_top_v2' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:23]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:43]
WARNING: [Synth 8-6014] Unused sequential element final_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][3] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][1] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][3] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][2] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][3] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][0] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][1] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][2] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][3] was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:86]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v:46]
WARNING: [Synth 8-7129] Port reset in module MultiPortRAM_v2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.219 ; gain = 558.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.219 ; gain = 558.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.219 ; gain = 558.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1465.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0'
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'tx_active'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'data_valid_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'reset_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'rx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'data_light[7]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'data_light[6]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'data_light[5]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'data_light[4]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'data_light[3]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'data_light[2]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'data_light[1]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'data_light[0]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'dummy'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:48]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/new_top_v2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/new_top_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/new_top_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/new_top_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/new_top_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1566.012 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for MultiPortRAM/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_receiver'
WARNING: [Synth 8-3936] Found unconnected internal register 'Gx_reg' and it is trimmed from '16' to '8' bits. [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:197]
WARNING: [Synth 8-3936] Found unconnected internal register 'Gy_reg' and it is trimmed from '16' to '8' bits. [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:201]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                   START |                            00010 |                              001
                  RXDATA |                            00100 |                              010
                    STOP |                            01000 |                              011
                 CLEANUP |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                  TXDATA |                              010 |                              010
                    STOP |                              011 |                              011
                 CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 18    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 6     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 7     
	   5 Input    3 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP address0, operation Mode is: (A:0x1)'*B+1.
DSP Report: register write_H_reg is absorbed into DSP address0.
DSP Report: register write_W_reg is absorbed into DSP address0.
DSP Report: operator address0 is absorbed into DSP address0.
DSP Report: operator address1 is absorbed into DSP address0.
DSP Report: Generating DSP address0, operation Mode is: C+A*B.
DSP Report: operator address0 is absorbed into DSP address0.
DSP Report: operator address1 is absorbed into DSP address0.
WARNING: [Synth 8-7129] Port reset in module MultiPortRAM_v2 is either unconnected or has no load
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[15] with 1st driver pin 'MultiPortRAM/write_W_reg[0]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[15] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[15] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[14] with 1st driver pin 'MultiPortRAM/write_W_reg[1]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[14] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[14] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[13] with 1st driver pin 'MultiPortRAM/write_W_reg[2]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[13] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[13] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[12] with 1st driver pin 'MultiPortRAM/write_W_reg[3]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[12] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[12] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[11] with 1st driver pin 'MultiPortRAM/write_W_reg[4]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[11] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[11] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[10] with 1st driver pin 'MultiPortRAM/write_W_reg[5]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[10] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[10] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[9] with 1st driver pin 'MultiPortRAM/write_W_reg[6]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[9] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[9] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[8] with 1st driver pin 'MultiPortRAM/write_W_reg[7]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[8] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[8] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[7] with 1st driver pin 'MultiPortRAM/write_W_reg[8]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[7] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[7] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[6] with 1st driver pin 'MultiPortRAM/write_W_reg[9]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[6] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[6] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[5] with 1st driver pin 'MultiPortRAM/write_W_reg[10]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[5] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[5] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[4] with 1st driver pin 'MultiPortRAM/write_W_reg[11]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[4] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[4] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[3] with 1st driver pin 'MultiPortRAM/write_W_reg[12]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[3] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[3] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[2] with 1st driver pin 'MultiPortRAM/write_W_reg[13]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[2] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[2] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[1] with 1st driver pin 'MultiPortRAM/write_W_reg[14]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[1] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[0] with 1st driver pin 'MultiPortRAM/write_W_reg[15]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_W[0] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_W[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_H[0] with 1st driver pin 'MultiPortRAM/write_H_reg[15]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin write_H[0] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6858] multi-driven net write_H[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin all_loaded with 1st driver pin 'MultiPortRAM/all_loaded_reg/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin all_loaded with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:60]
CRITICAL WARNING: [Synth 8-6858] multi-driven net all_loaded is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[7] with 1st driver pin 'MultiPortRAM/addr_written_reg[7]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[7] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net addr_written[7] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[6] with 1st driver pin 'MultiPortRAM/addr_written_reg[6]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[6] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net addr_written[6] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[5] with 1st driver pin 'MultiPortRAM/addr_written_reg[5]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[5] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net addr_written[5] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[4] with 1st driver pin 'MultiPortRAM/addr_written_reg[4]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[4] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net addr_written[4] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[3] with 1st driver pin 'MultiPortRAM/addr_written_reg[3]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[3] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net addr_written[3] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[2] with 1st driver pin 'MultiPortRAM/addr_written_reg[2]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[2] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net addr_written[2] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[1] with 1st driver pin 'MultiPortRAM/addr_written_reg[1]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[1] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net addr_written[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[0] with 1st driver pin 'MultiPortRAM/addr_written_reg[0]/Q' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin addr_written[0] with 2nd driver pin 'GND' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net addr_written[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:54]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
 Sort Area is  address0_0 : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is  address0_2 : 0 0 : 2002 2002 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MultiPortRAM_v2 | (A:0x1)'*B+1 | 16     | 16     | -      | -      | 19     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MultiPortRAM_v2 | C+A*B        | 16     | 16     | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MultiPortRAM_v2 | (A*B+1)'    | 16     | 1      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |BRAM_blk_mem_gen_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |BRAM_blk_mem_gen_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |   104|
|4     |DSP48E1            |     1|
|5     |LUT1               |    73|
|6     |LUT2               |   121|
|7     |LUT3               |    94|
|8     |LUT4               |    43|
|9     |LUT5               |    60|
|10    |LUT6               |   222|
|11    |FDRE               |   161|
|12    |FDSE               |     3|
|13    |IBUF               |     3|
|14    |OBUF               |    17|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1568.270 ; gain = 661.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 78 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1568.270 ; gain = 558.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1568.270 ; gain = 661.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1568.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1568.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 682fc9db
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 35 Warnings, 80 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1568.270 ; gain = 1070.770
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1568.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/new_top_v2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file new_top_v2_utilization_synth.rpt -pb new_top_v2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 18:52:24 2023...
