Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -debug all -top tb -snapshot snapshot 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <blk_mem_gen_0> not found while processing module instance <blk_mem_gen_0__0> [/home/seankent/bluejay/ip/top/src/gen/top.sv:139]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
