ISim log file
Running: /home/artmad/VLSI/VerilogLab/4x1Mux_tsd/Mux_tsd4x1/tb_mux4to1_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/artmad/VLSI/VerilogLab/4x1Mux_tsd/Mux_tsd4x1/tb_mux4to1_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 70 ns :  in File "/home/artmad/VLSI/VerilogLab/4x1Mux_tsd/tb/4x1mux-tb.v" Line 48 
# run 10us
# run 100us
# run 10ns
# run 60ns
# run 60ns
# run 30ns
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 70 ns :  in File "/home/artmad/VLSI/VerilogLab/4x1Mux_tsd/tb/4x1mux-tb.v" Line 48 
