Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 14:28:13 2019
| Host         : DESKTOP-A11CNTB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : Stimulator
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.945        0.000                      0                  710        0.150        0.000                      0                  710        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.945        0.000                      0                  710        0.150        0.000                      0                  710        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 2.578ns (55.777%)  route 2.044ns (44.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.587     5.139    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.593 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[6]
                         net (fo=1, estimated)        1.064     8.657    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_25
    SLICE_X58Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.781 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_7/O
                         net (fo=1, estimated)        0.980     9.761    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_16
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.523    14.900    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.578ns (56.387%)  route 1.994ns (43.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.587     5.139    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.593 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[2]
                         net (fo=1, estimated)        1.014     8.607    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_29
    SLICE_X58Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.731 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_11/O
                         net (fo=1, estimated)        0.980     9.711    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_20
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.523    14.900    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 2.578ns (56.722%)  route 1.967ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.587     5.139    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.593 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[7]
                         net (fo=1, estimated)        1.030     8.623    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_24
    SLICE_X58Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.747 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_6/O
                         net (fo=1, estimated)        0.937     9.684    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_15
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.523    14.900    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 2.578ns (57.035%)  route 1.942ns (42.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.587     5.139    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.593 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[4]
                         net (fo=1, estimated)        1.017     8.610    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_27
    SLICE_X58Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.734 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_9/O
                         net (fo=1, estimated)        0.925     9.659    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_18
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.523    14.900    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 2.578ns (57.061%)  route 1.940ns (42.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.587     5.139    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.593 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[3]
                         net (fo=1, estimated)        1.003     8.596    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[3]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.720 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_10/O
                         net (fo=1, estimated)        0.937     9.657    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_19
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.523    14.900    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 2.578ns (57.894%)  route 1.875ns (42.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.587     5.139    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.593 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[0]
                         net (fo=1, estimated)        1.030     8.623    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_31
    SLICE_X58Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.747 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_13/O
                         net (fo=1, estimated)        0.845     9.592    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_22
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.523    14.900    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 2.578ns (57.907%)  route 1.874ns (42.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.587     5.139    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.593 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[5]
                         net (fo=1, estimated)        1.076     8.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[5]
    SLICE_X58Y84         LUT3 (Prop_lut3_I1_O)        0.124     8.793 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_8/O
                         net (fo=1, estimated)        0.798     9.591    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_17
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.523    14.900    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y34          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413    14.706    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.967ns (46.044%)  route 2.305ns (53.956%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.545     5.097    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.575 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, estimated)       1.094     6.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     6.964 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.964    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, estimated)        0.000     7.514    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.785 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, estimated)        0.507     8.292    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     8.665 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, estimated)       0.704     9.369    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.427    14.805    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[3]/C
                         clock pessimism              0.268    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.514    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.967ns (46.044%)  route 2.305ns (53.956%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.545     5.097    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.575 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, estimated)       1.094     6.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     6.964 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.964    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, estimated)        0.000     7.514    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.785 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, estimated)        0.507     8.292    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     8.665 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, estimated)       0.704     9.369    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.427    14.805    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[4]/C
                         clock pessimism              0.268    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.514    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.967ns (46.044%)  route 2.305ns (53.956%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.545     5.097    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     5.575 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[2]/Q
                         net (fo=12, estimated)       1.094     6.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[2]
    SLICE_X53Y77         LUT4 (Prop_lut4_I1_O)        0.295     6.964 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.964    ChannelArray[0].ChannelX/MemArray[1].MemoryX/i__carry_i_7__1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry/CO[3]
                         net (fo=1, estimated)        0.000     7.514    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.785 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, estimated)        0.507     8.292    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt0_inferred__0/i__carry__0_n_3
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.373     8.665 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0/O
                         net (fo=10, estimated)       0.704     9.369    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]_i_1__0_n_0
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.427    14.805    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/C
                         clock pessimism              0.268    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.524    14.514    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.860%)  route 0.242ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.586     1.698    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     1.839 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[6]/Q
                         net (fo=8, estimated)        0.242     2.080    ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt[6]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.869     2.216    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.469     1.747    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.930    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.559     1.671    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[8]/Q
                         net (fo=7, estimated)        0.258     2.069    ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[8]
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.872     2.219    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.488     1.731    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.914    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.082%)  route 0.261ns (64.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.559     1.671    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[6]/Q
                         net (fo=10, estimated)       0.261     2.073    ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[6]
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.872     2.219    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.488     1.731    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.914    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.559     1.671    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/Q
                         net (fo=13, estimated)       0.269     2.081    ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[1]
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.872     2.219    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.488     1.731    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.914    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.555     1.667    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/Q
                         net (fo=13, estimated)       0.269     2.077    ChannelArray[0].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[1]
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.867     2.214    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.488     1.726    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.909    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.881%)  route 0.269ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.553     1.665    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.829 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[3]/Q
                         net (fo=10, estimated)       0.269     2.098    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[3]
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.867     2.214    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.469     1.745    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.928    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.210%)  route 0.297ns (67.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.552     1.664    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X53Y79         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[1]/Q
                         net (fo=10, estimated)       0.297     2.102    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[1]
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.865     2.212    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.469     1.743    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.926    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.553     1.665    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.829 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/Q
                         net (fo=13, estimated)       0.288     2.117    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[1]
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.867     2.214    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.469     1.745    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.928    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.171%)  route 0.247ns (65.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.586     1.698    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.128     1.826 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[9]/Q
                         net (fo=5, estimated)        0.247     2.072    ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt[9]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.869     2.216    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.469     1.747    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     1.877    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/WaveIDZ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/WaveID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.373%)  route 0.145ns (50.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.554     1.666    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  ChannelArray[0].ChannelX/WaveIDZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  ChannelArray[0].ChannelX/WaveIDZ_reg[0]/Q
                         net (fo=2, estimated)        0.145     1.951    ChannelArray[0].ChannelX/WaveIDZ
    SLICE_X53Y80         FDRE                                         r  ChannelArray[0].ChannelX/WaveID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.822     2.168    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    SLICE_X53Y80         FDRE                                         r  ChannelArray[0].ChannelX/WaveID_reg[0]/C
                         clock pessimism             -0.490     1.679    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.075     1.754    ChannelArray[0].ChannelX/WaveID_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y33    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y55    ChanAddressReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y79    ChannelArray[0].ChannelREG/WriteConfZ1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y91    ChannelArray[1].ChannelX/Interface/SS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y90    ChannelArray[0].ChannelX/Interface/bitcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y90    ChannelArray[0].ChannelX/Interface/bitcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y90    ChannelArray[0].ChannelX/Interface/bitcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y90    ChannelArray[0].ChannelX/Interface/bitcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Interface/bitcounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y90    ChannelArray[1].ChannelX/Interface/bitcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y90    ChannelArray[1].ChannelX/Interface/bitcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y90    ChannelArray[1].ChannelX/Interface/bitcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y81    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y81    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y81    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y81    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y81    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y81    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y81    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y81    ChannelArray[0].ChannelREG/OUT_InterPeriods_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y79    ChannelArray[0].ChannelREG/WriteConfZ1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y80    ChannelArray[0].ChannelX/Addr0_reg/C



