# project 1
Design and verify a half adder using verilog premitives.

## Interface Definition
The module should have the following interface:

```verilog
input   a     - First opperand
input   b     - Second opperand
output  sum   - Adder output
output  Carry - Overload bit
```

