

================================================================
== Vitis HLS Report for 'vectorProduct'
================================================================
* Date:           Tue Mar 19 11:40:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab4
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  1.050 us|  1.050 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- repete  |      103|      103|         5|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:1]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %va, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %va"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vb, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vb"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln3 = store i7 0, i7 %i" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 16 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln3 = store i32 0, i32 %acc" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 17 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 18 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%icmp_ln7 = icmp_eq  i7 %i_1, i7 100" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 20 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln7 = add i7 %i_1, i7 1" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 21 'add' 'add_ln7' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.end" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 22 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i7 %i_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 23 'zext' 'zext_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%va_addr = getelementptr i32 %va, i64 0, i64 %zext_ln7" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 24 'getelementptr' 'va_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%va_load = load i7 %va_addr" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 25 'load' 'va_load' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%vb_addr = getelementptr i32 %vb, i64 0, i64 %zext_ln7" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 26 'getelementptr' 'vb_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%vb_load = load i7 %vb_addr" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 27 'load' 'vb_load' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln3 = store i7 %add_ln7, i7 %i" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 28 'store' 'store_ln3' <Predicate = (!icmp_ln7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%va_load = load i7 %va_addr" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 29 'load' 'va_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%vb_load = load i7 %vb_addr" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 30 'load' 'vb_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 31 [2/2] (6.91ns)   --->   "%mul_ln9 = mul i32 %vb_load, i32 %va_load" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 31 'mul' 'mul_ln9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 32 [1/2] (6.91ns)   --->   "%mul_ln9 = mul i32 %vb_load, i32 %va_load" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 32 'mul' 'mul_ln9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [../../labs/Lab4/Lab4/vectorProduct.cpp:11]   --->   Operation 40 'load' 'acc_load_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln11 = ret i32 %acc_load_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:11]   --->   Operation 41 'ret' 'ret_ln11' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 33 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../labs/Lab4/Lab4/vectorProduct.cpp:8]   --->   Operation 34 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln3 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 36 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %mul_ln9, i32 %acc_load" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 37 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln3 = store i32 %acc_1, i32 %acc" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 38 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 39 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln3', ../../labs/Lab4/Lab4/vectorProduct.cpp:3) of constant 0 on local variable 'i', ../../labs/Lab4/Lab4/vectorProduct.cpp:3 [11]  (1.588 ns)
	'load' operation 7 bit ('i', ../../labs/Lab4/Lab4/vectorProduct.cpp:7) on local variable 'i', ../../labs/Lab4/Lab4/vectorProduct.cpp:3 [15]  (0.000 ns)
	'add' operation 7 bit ('add_ln7', ../../labs/Lab4/Lab4/vectorProduct.cpp:7) [17]  (1.870 ns)
	'store' operation 0 bit ('store_ln3', ../../labs/Lab4/Lab4/vectorProduct.cpp:3) of variable 'add_ln7', ../../labs/Lab4/Lab4/vectorProduct.cpp:7 on local variable 'i', ../../labs/Lab4/Lab4/vectorProduct.cpp:3 [31]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('va_load', ../../labs/Lab4/Lab4/vectorProduct.cpp:9) on array 'va' [26]  (3.254 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln9', ../../labs/Lab4/Lab4/vectorProduct.cpp:9) [29]  (6.912 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln9', ../../labs/Lab4/Lab4/vectorProduct.cpp:9) [29]  (6.912 ns)

 <State 5>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('acc_load', ../../labs/Lab4/Lab4/vectorProduct.cpp:9) on local variable 'acc', ../../labs/Lab4/Lab4/vectorProduct.cpp:3 [20]  (0.000 ns)
	'add' operation 32 bit ('acc', ../../labs/Lab4/Lab4/vectorProduct.cpp:9) [30]  (2.552 ns)
	'store' operation 0 bit ('store_ln3', ../../labs/Lab4/Lab4/vectorProduct.cpp:3) of variable 'acc', ../../labs/Lab4/Lab4/vectorProduct.cpp:9 on local variable 'acc', ../../labs/Lab4/Lab4/vectorProduct.cpp:3 [32]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
