<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: inc/stm32f10x_fsmc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>inc/stm32f10x_fsmc.h File Reference</h1>  </div>
</div>
<div class="contents">

<p>This file contains all the functions prototypes for the FSMC firmware library.  
<a href="#_details">More...</a></p>
<code>#include &quot;stm32f10x.h&quot;</code><br/>

<p><a href="stm32f10x__fsmc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timing parameters For NOR/SRAM Banks.  <a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FSMC NOR/SRAM Init structure definition.  <a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timing parameters For FSMC NAND and PCCARD Banks.  <a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FSMC NAND Init structure definition.  <a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FSMC PCCARD Init structure definition.  <a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga514a05828041fa1a13d464c9e4a0a4a9"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Bank1_NORSRAM1" ref="ga514a05828041fa1a13d464c9e4a0a4a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank1_NORSRAM1</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef52862c652370b9a658478d275dd956"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Bank1_NORSRAM2" ref="gaef52862c652370b9a658478d275dd956" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank1_NORSRAM2</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga151b02506a318ac77382b52f3b5e16f4"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Bank1_NORSRAM3" ref="ga151b02506a318ac77382b52f3b5e16f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank1_NORSRAM3</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1083572834aa084d21e6698c280f8f74"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Bank1_NORSRAM4" ref="ga1083572834aa084d21e6698c280f8f74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank1_NORSRAM4</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga294e7134aa329a09e56b61eec9882a27"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Bank2_NAND" ref="ga294e7134aa329a09e56b61eec9882a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank2_NAND</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf72def0732c026b0245d721ee371c85b"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Bank3_NAND" ref="gaf72def0732c026b0245d721ee371c85b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank3_NAND</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad08ce7c7afc462f3d9ef085b05d42387"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Bank4_PCCARD" ref="gad08ce7c7afc462f3d9ef085b05d42387" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank4_PCCARD</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_NORSRAM_BANK</b>(BANK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_NAND_BANK</b>(BANK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_GETFLAG_BANK</b>(BANK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_IT_BANK</b>(BANK)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62d92adbcbcc1d6ec9a04de1b343744a"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_DataAddressMux_Disable" ref="ga62d92adbcbcc1d6ec9a04de1b343744a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_DataAddressMux_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dd4d12e63aaf29dbb8ae4b613f2aa15"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_DataAddressMux_Enable" ref="ga1dd4d12e63aaf29dbb8ae4b613f2aa15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_DataAddressMux_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_MUX</b>(MUX)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a24e8da42e67dcf6fb2f43659aa49cf"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_MemoryType_SRAM" ref="ga8a24e8da42e67dcf6fb2f43659aa49cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_MemoryType_SRAM</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3e680998b2fee8d56222634f5268a75"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_MemoryType_PSRAM" ref="gae3e680998b2fee8d56222634f5268a75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_MemoryType_PSRAM</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b9390abe7c281947c550bf4365649e5"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_MemoryType_NOR" ref="ga8b9390abe7c281947c550bf4365649e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_MemoryType_NOR</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_MEMORY</b>(MEMORY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5753e089830f19af70a724766e3c329f"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_MemoryDataWidth_8b" ref="ga5753e089830f19af70a724766e3c329f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_MemoryDataWidth_8b</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65d85c3072e6790ae760ca2248e46df6"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_MemoryDataWidth_16b" ref="ga65d85c3072e6790ae760ca2248e46df6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_MemoryDataWidth_16b</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_MEMORY_WIDTH</b>(WIDTH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26fc544945415e350563a9b00684850c"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_BurstAccessMode_Disable" ref="ga26fc544945415e350563a9b00684850c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_BurstAccessMode_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga841831dfacfdd8889dafe26cc594bf02"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_BurstAccessMode_Enable" ref="ga841831dfacfdd8889dafe26cc594bf02" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_BurstAccessMode_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_BURSTMODE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7dc72fdfc6225e5daa9b8efee8dff49f"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WaitSignalPolarity_Low" ref="ga7dc72fdfc6225e5daa9b8efee8dff49f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WaitSignalPolarity_Low</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3418f29249a261edb1359d1bcdc43661"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WaitSignalPolarity_High" ref="ga3418f29249a261edb1359d1bcdc43661" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WaitSignalPolarity_High</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_WAIT_POLARITY</b>(POLARITY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6041f0d3055ea3811a5a19560092f266"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WrapMode_Disable" ref="ga6041f0d3055ea3811a5a19560092f266" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WrapMode_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad07eb0ae0362b2f94071d0dab6473fda"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WrapMode_Enable" ref="gad07eb0ae0362b2f94071d0dab6473fda" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WrapMode_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_WRAP_MODE</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62c6855a7cc65b20024085f09cdc65e8"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WaitSignalActive_BeforeWaitState" ref="ga62c6855a7cc65b20024085f09cdc65e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WaitSignalActive_BeforeWaitState</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae905fc59e5d99091d132d7c221c8b6d4"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WaitSignalActive_DuringWaitState" ref="gae905fc59e5d99091d132d7c221c8b6d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WaitSignalActive_DuringWaitState</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_WAIT_SIGNAL_ACTIVE</b>(ACTIVE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74176320484248f06abae854170f9d9f"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WriteOperation_Disable" ref="ga74176320484248f06abae854170f9d9f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WriteOperation_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2478beb6dd8861b34a16b8a57a795e56"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WriteOperation_Enable" ref="ga2478beb6dd8861b34a16b8a57a795e56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WriteOperation_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_WRITE_OPERATION</b>(OPERATION)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ea66c8ddee073281c421533bdff7e19"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WaitSignal_Disable" ref="ga6ea66c8ddee073281c421533bdff7e19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WaitSignal_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf809e339f1cdc9d0a815fd98712e9ee3"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WaitSignal_Enable" ref="gaf809e339f1cdc9d0a815fd98712e9ee3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WaitSignal_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_WAITE_SIGNAL</b>(SIGNAL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a1f1acdc44328158f59012748980dd3"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ExtendedMode_Disable" ref="ga5a1f1acdc44328158f59012748980dd3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ExtendedMode_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef9ff4c81a52fdb0471d2c4422271d2a"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ExtendedMode_Enable" ref="gaef9ff4c81a52fdb0471d2c4422271d2a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ExtendedMode_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_EXTENDED_MODE</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65a49ecd05b3a128e8908c6a625adae7"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WriteBurst_Disable" ref="ga65a49ecd05b3a128e8908c6a625adae7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WriteBurst_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b2b66a0eb42778c2cc9a05003cf7655"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_WriteBurst_Enable" ref="ga1b2b66a0eb42778c2cc9a05003cf7655" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_WriteBurst_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_WRITE_BURST</b>(BURST)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b77d090338011abc1be7f4a420e2d8f"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_ADDRESS_SETUP_TIME" ref="ga8b77d090338011abc1be7f4a420e2d8f" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_ADDRESS_SETUP_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7d031a5b95ad00acf67e9bc95064998"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_ADDRESS_HOLD_TIME" ref="gae7d031a5b95ad00acf67e9bc95064998" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_ADDRESS_HOLD_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d923de775489e844913b29e77e8cca7"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_DATASETUP_TIME" ref="ga3d923de775489e844913b29e77e8cca7" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_DATASETUP_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;(((TIME) &gt; 0) &amp;&amp; ((TIME) &lt;= 0xFF))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ec626f30679a18af91bf48c52d9260d"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_TURNAROUND_TIME" ref="ga9ec626f30679a18af91bf48c52d9260d" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_TURNAROUND_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e5321b02ea049fd076ba705acd06b5f"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_CLK_DIV" ref="ga9e5321b02ea049fd076ba705acd06b5f" args="(DIV)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_CLK_DIV</b>(DIV)&nbsp;&nbsp;&nbsp;((DIV) &lt;= 0xF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ab8659a9631d8bb4f57d8be8580155c"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_DATA_LATENCY" ref="ga1ab8659a9631d8bb4f57d8be8580155c" args="(LATENCY)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_DATA_LATENCY</b>(LATENCY)&nbsp;&nbsp;&nbsp;((LATENCY) &lt;= 0xF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0f299b51c12257311694c4a8f5c00c3"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_AccessMode_A" ref="gae0f299b51c12257311694c4a8f5c00c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_AccessMode_A</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d6ce7481eb5e0e86fda727c646e4109"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_AccessMode_B" ref="ga2d6ce7481eb5e0e86fda727c646e4109" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_AccessMode_B</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83ffa035cf2e95c957b67a2e8b879e86"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_AccessMode_C" ref="ga83ffa035cf2e95c957b67a2e8b879e86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_AccessMode_C</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c632e7ebeb0c0ab4919bb60b8714c7b"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_AccessMode_D" ref="ga7c632e7ebeb0c0ab4919bb60b8714c7b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_AccessMode_D</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_ACCESS_MODE</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a31f05576e66546fbbcdb06ff67da7d"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Waitfeature_Disable" ref="ga8a31f05576e66546fbbcdb06ff67da7d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Waitfeature_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3113366130dfbf6d116f1afb94af1726"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_Waitfeature_Enable" ref="ga3113366130dfbf6d116f1afb94af1726" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_Waitfeature_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_WAIT_FEATURE</b>(FEATURE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a3264c0718f5023fd106abea7ef806d"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ECC_Disable" ref="ga9a3264c0718f5023fd106abea7ef806d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ECC_Disable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d940243830695412d4c98228bb5b763"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ECC_Enable" ref="ga9d940243830695412d4c98228bb5b763" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ECC_Enable</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_ECC_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa1661267b44e6728fa64aca79de54b3"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ECCPageSize_256Bytes" ref="gaaa1661267b44e6728fa64aca79de54b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ECCPageSize_256Bytes</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb4da17c28dde89e38ff4ed40497f6b5"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ECCPageSize_512Bytes" ref="gacb4da17c28dde89e38ff4ed40497f6b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ECCPageSize_512Bytes</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8137931c96b63ec7e6f80a8c7391433f"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ECCPageSize_1024Bytes" ref="ga8137931c96b63ec7e6f80a8c7391433f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ECCPageSize_1024Bytes</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8f3ae95becd59e71a976b97ded904b8"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ECCPageSize_2048Bytes" ref="gab8f3ae95becd59e71a976b97ded904b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ECCPageSize_2048Bytes</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00060000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec2e9e434685a1756bd171699248f65a"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ECCPageSize_4096Bytes" ref="gaec2e9e434685a1756bd171699248f65a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ECCPageSize_4096Bytes</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6877a99ddf02e7aa95cf04896ce731d"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_ECCPageSize_8192Bytes" ref="gab6877a99ddf02e7aa95cf04896ce731d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_ECCPageSize_8192Bytes</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000A0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_ECCPAGE_SIZE</b>(SIZE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga324848d0d9c0d2aad7ab70873b4a15e9"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_TCLR_TIME" ref="ga324848d0d9c0d2aad7ab70873b4a15e9" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_TCLR_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b9e0f64c44ab68afca90cd28dedd8e3"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_TAR_TIME" ref="ga5b9e0f64c44ab68afca90cd28dedd8e3" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_TAR_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f2fbb8f6ec492cc241a49c468e0d98d"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_SETUP_TIME" ref="ga4f2fbb8f6ec492cc241a49c468e0d98d" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_SETUP_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c0efc48afb916ceff32868940f81613"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_WAIT_TIME" ref="ga5c0efc48afb916ceff32868940f81613" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_WAIT_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2abc8eb967495f2a2bafec8162d6385"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_HOLD_TIME" ref="gab2abc8eb967495f2a2bafec8162d6385" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_HOLD_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb6295e8cc1a524f060c5e780f868033"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_HIZ_TIME" ref="gaeb6295e8cc1a524f060c5e780f868033" args="(TIME)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_HIZ_TIME</b>(TIME)&nbsp;&nbsp;&nbsp;((TIME) &lt;= 0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac483854bd6f90d8c7899a597a0c0ab1a"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_IT_RisingEdge" ref="gac483854bd6f90d8c7899a597a0c0ab1a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_IT_RisingEdge</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59b5839854074008fb36fa86ec50a0c7"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_IT_Level" ref="ga59b5839854074008fb36fa86ec50a0c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_IT_Level</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e4b9589c9981c900b5f2e84581a9693"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_IT_FallingEdge" ref="ga8e4b9589c9981c900b5f2e84581a9693" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_IT_FallingEdge</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40a38f097a75f27a700e626905fa9a38"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_IT" ref="ga40a38f097a75f27a700e626905fa9a38" args="(IT)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_IT</b>(IT)&nbsp;&nbsp;&nbsp;((((IT) &amp; (uint32_t)0xFFFFFFC7) == 0x00000000) &amp;&amp; ((IT) != 0x00000000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_GET_IT</b>(IT)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5aadbd5d9f1b6a25bcc1fc6f3bf4c9cc"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_FLAG_RisingEdge" ref="ga5aadbd5d9f1b6a25bcc1fc6f3bf4c9cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_FLAG_RisingEdge</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25868d35780998a52190c424ebb3823f"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_FLAG_Level" ref="ga25868d35780998a52190c424ebb3823f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_FLAG_Level</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaaa85bce06ed962874686ad7af0f0cb7"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_FLAG_FallingEdge" ref="gaaaa85bce06ed962874686ad7af0f0cb7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_FLAG_FallingEdge</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8da2bd0b9d11877aaebaba0c77e8b0cc"></a><!-- doxytag: member="stm32f10x_fsmc.h::FSMC_FLAG_FEMPT" ref="ga8da2bd0b9d11877aaebaba0c77e8b0cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FSMC_FLAG_FEMPT</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_GET_FLAG</b>(FLAG)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1114bf56b54e726831b38fc8c5daa14e"></a><!-- doxytag: member="stm32f10x_fsmc.h::IS_FSMC_CLEAR_FLAG" ref="ga1114bf56b54e726831b38fc8c5daa14e" args="(FLAG)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_FSMC_CLEAR_FLAG</b>(FLAG)&nbsp;&nbsp;&nbsp;((((FLAG) &amp; (uint32_t)0xFFFFFFF8) == 0x00000000) &amp;&amp; ((FLAG) != 0x00000000))</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values.  <a href="group___f_s_m_c___exported___functions.html#gaab3e6648e8a584e73785361ac960eded"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the FSMC NAND Banks registers to their default reset values.  <a href="group___f_s_m_c___exported___functions.html#gafb749503293474a68555961bd8f120e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the FSMC PCCARD Bank registers to their default reset values.  <a href="group___f_s_m_c___exported___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a> (<a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct.  <a href="group___f_s_m_c___exported___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a> (<a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct.  <a href="group___f_s_m_c___exported___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a> (<a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct.  <a href="group___f_s_m_c___exported___functions.html#gacee1351363e7700a296faa1734a910aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a> (<a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each FSMC_NORSRAMInitStruct member with its default value.  <a href="group___f_s_m_c___exported___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a> (<a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each FSMC_NANDInitStruct member with its default value.  <a href="group___f_s_m_c___exported___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a> (<a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each FSMC_PCCARDInitStruct member with its default value.  <a href="group___f_s_m_c___exported___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified NOR/SRAM Memory Bank.  <a href="group___f_s_m_c___exported___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified NAND Memory Bank.  <a href="group___f_s_m_c___exported___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a> (FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the PCCARD Memory Bank.  <a href="group___f_s_m_c___exported___functions.html#ga2d410151ceb3428c6a1bf374a0472cde"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the FSMC NAND ECC feature.  <a href="group___f_s_m_c___exported___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a> (uint32_t FSMC_Bank)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the error correction code register value.  <a href="group___f_s_m_c___exported___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified FSMC interrupts.  <a href="group___f_s_m_c___exported___functions.html#ga217027ae3cd213b9076b6a1be197064c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FlagStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified FSMC flag is set or not.  <a href="group___f_s_m_c___exported___functions.html#gae00355115b078f483f0771057bb849c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the FSMC’s pending flags.  <a href="group___f_s_m_c___exported___functions.html#ga697618f2de0ad9a8a82461ddbebd5264"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ITStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified FSMC interrupt has occurred or not.  <a href="group___f_s_m_c___exported___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the FSMC’s interrupt pending bits.  <a href="group___f_s_m_c___exported___functions.html#gad9387e7674b8a376256a3378649e004e"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file contains all the functions prototypes for the FSMC firmware library. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>V3.3.0 </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>04/16/2010 </dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:57 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
