
28_Event_Groups.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008044  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08008184  08008184  00018184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080083fc  080083fc  000183fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008404  08008404  00018404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008408  08008408  00018408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000004  0800840c  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001e18  20000078  08008480  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001e90  08008480  00021e90  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00026028  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004976  00000000  00000000  000460d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000022d0  00000000  00000000  0004aa48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002128  00000000  00000000  0004cd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00006001  00000000  00000000  0004ee40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020c0d  00000000  00000000  00054e41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ef899  00000000  00000000  00075a4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001652e7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009bbc  00000000  00000000  00165338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000078 	.word	0x20000078
 800015c:	00000000 	.word	0x00000000
 8000160:	0800816c 	.word	0x0800816c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000007c 	.word	0x2000007c
 800017c:	0800816c 	.word	0x0800816c

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b974 	b.w	8000520 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	4604      	mov	r4, r0
 8000258:	468e      	mov	lr, r1
 800025a:	2b00      	cmp	r3, #0
 800025c:	d14d      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025e:	428a      	cmp	r2, r1
 8000260:	4694      	mov	ip, r2
 8000262:	d969      	bls.n	8000338 <__udivmoddi4+0xe8>
 8000264:	fab2 f282 	clz	r2, r2
 8000268:	b152      	cbz	r2, 8000280 <__udivmoddi4+0x30>
 800026a:	fa01 f302 	lsl.w	r3, r1, r2
 800026e:	f1c2 0120 	rsb	r1, r2, #32
 8000272:	fa20 f101 	lsr.w	r1, r0, r1
 8000276:	fa0c fc02 	lsl.w	ip, ip, r2
 800027a:	ea41 0e03 	orr.w	lr, r1, r3
 800027e:	4094      	lsls	r4, r2
 8000280:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000284:	0c21      	lsrs	r1, r4, #16
 8000286:	fbbe f6f8 	udiv	r6, lr, r8
 800028a:	fa1f f78c 	uxth.w	r7, ip
 800028e:	fb08 e316 	mls	r3, r8, r6, lr
 8000292:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000296:	fb06 f107 	mul.w	r1, r6, r7
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002a6:	f080 811f 	bcs.w	80004e8 <__udivmoddi4+0x298>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 811c 	bls.w	80004e8 <__udivmoddi4+0x298>
 80002b0:	3e02      	subs	r6, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a5b      	subs	r3, r3, r1
 80002b6:	b2a4      	uxth	r4, r4
 80002b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002bc:	fb08 3310 	mls	r3, r8, r0, r3
 80002c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c4:	fb00 f707 	mul.w	r7, r0, r7
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	d90a      	bls.n	80002e2 <__udivmoddi4+0x92>
 80002cc:	eb1c 0404 	adds.w	r4, ip, r4
 80002d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002d4:	f080 810a 	bcs.w	80004ec <__udivmoddi4+0x29c>
 80002d8:	42a7      	cmp	r7, r4
 80002da:	f240 8107 	bls.w	80004ec <__udivmoddi4+0x29c>
 80002de:	4464      	add	r4, ip
 80002e0:	3802      	subs	r0, #2
 80002e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002e6:	1be4      	subs	r4, r4, r7
 80002e8:	2600      	movs	r6, #0
 80002ea:	b11d      	cbz	r5, 80002f4 <__udivmoddi4+0xa4>
 80002ec:	40d4      	lsrs	r4, r2
 80002ee:	2300      	movs	r3, #0
 80002f0:	e9c5 4300 	strd	r4, r3, [r5]
 80002f4:	4631      	mov	r1, r6
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0xc2>
 80002fe:	2d00      	cmp	r5, #0
 8000300:	f000 80ef 	beq.w	80004e2 <__udivmoddi4+0x292>
 8000304:	2600      	movs	r6, #0
 8000306:	e9c5 0100 	strd	r0, r1, [r5]
 800030a:	4630      	mov	r0, r6
 800030c:	4631      	mov	r1, r6
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f683 	clz	r6, r3
 8000316:	2e00      	cmp	r6, #0
 8000318:	d14a      	bne.n	80003b0 <__udivmoddi4+0x160>
 800031a:	428b      	cmp	r3, r1
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd4>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80f9 	bhi.w	8000516 <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb61 0303 	sbc.w	r3, r1, r3
 800032a:	2001      	movs	r0, #1
 800032c:	469e      	mov	lr, r3
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e0      	beq.n	80002f4 <__udivmoddi4+0xa4>
 8000332:	e9c5 4e00 	strd	r4, lr, [r5]
 8000336:	e7dd      	b.n	80002f4 <__udivmoddi4+0xa4>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xec>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 8092 	bne.w	800046a <__udivmoddi4+0x21a>
 8000346:	eba1 010c 	sub.w	r1, r1, ip
 800034a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800034e:	fa1f fe8c 	uxth.w	lr, ip
 8000352:	2601      	movs	r6, #1
 8000354:	0c20      	lsrs	r0, r4, #16
 8000356:	fbb1 f3f7 	udiv	r3, r1, r7
 800035a:	fb07 1113 	mls	r1, r7, r3, r1
 800035e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000362:	fb0e f003 	mul.w	r0, lr, r3
 8000366:	4288      	cmp	r0, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x12c>
 800036a:	eb1c 0101 	adds.w	r1, ip, r1
 800036e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x12a>
 8000374:	4288      	cmp	r0, r1
 8000376:	f200 80cb 	bhi.w	8000510 <__udivmoddi4+0x2c0>
 800037a:	4643      	mov	r3, r8
 800037c:	1a09      	subs	r1, r1, r0
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb1 f0f7 	udiv	r0, r1, r7
 8000384:	fb07 1110 	mls	r1, r7, r0, r1
 8000388:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800038c:	fb0e fe00 	mul.w	lr, lr, r0
 8000390:	45a6      	cmp	lr, r4
 8000392:	d908      	bls.n	80003a6 <__udivmoddi4+0x156>
 8000394:	eb1c 0404 	adds.w	r4, ip, r4
 8000398:	f100 31ff 	add.w	r1, r0, #4294967295
 800039c:	d202      	bcs.n	80003a4 <__udivmoddi4+0x154>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f200 80bb 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003a4:	4608      	mov	r0, r1
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ae:	e79c      	b.n	80002ea <__udivmoddi4+0x9a>
 80003b0:	f1c6 0720 	rsb	r7, r6, #32
 80003b4:	40b3      	lsls	r3, r6
 80003b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa20 f407 	lsr.w	r4, r0, r7
 80003c2:	fa01 f306 	lsl.w	r3, r1, r6
 80003c6:	431c      	orrs	r4, r3
 80003c8:	40f9      	lsrs	r1, r7
 80003ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ce:	fa00 f306 	lsl.w	r3, r0, r6
 80003d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003d6:	0c20      	lsrs	r0, r4, #16
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	fb09 1118 	mls	r1, r9, r8, r1
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	fb08 f00e 	mul.w	r0, r8, lr
 80003e8:	4288      	cmp	r0, r1
 80003ea:	fa02 f206 	lsl.w	r2, r2, r6
 80003ee:	d90b      	bls.n	8000408 <__udivmoddi4+0x1b8>
 80003f0:	eb1c 0101 	adds.w	r1, ip, r1
 80003f4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f8:	f080 8088 	bcs.w	800050c <__udivmoddi4+0x2bc>
 80003fc:	4288      	cmp	r0, r1
 80003fe:	f240 8085 	bls.w	800050c <__udivmoddi4+0x2bc>
 8000402:	f1a8 0802 	sub.w	r8, r8, #2
 8000406:	4461      	add	r1, ip
 8000408:	1a09      	subs	r1, r1, r0
 800040a:	b2a4      	uxth	r4, r4
 800040c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000410:	fb09 1110 	mls	r1, r9, r0, r1
 8000414:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000418:	fb00 fe0e 	mul.w	lr, r0, lr
 800041c:	458e      	cmp	lr, r1
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x1e2>
 8000420:	eb1c 0101 	adds.w	r1, ip, r1
 8000424:	f100 34ff 	add.w	r4, r0, #4294967295
 8000428:	d26c      	bcs.n	8000504 <__udivmoddi4+0x2b4>
 800042a:	458e      	cmp	lr, r1
 800042c:	d96a      	bls.n	8000504 <__udivmoddi4+0x2b4>
 800042e:	3802      	subs	r0, #2
 8000430:	4461      	add	r1, ip
 8000432:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000436:	fba0 9402 	umull	r9, r4, r0, r2
 800043a:	eba1 010e 	sub.w	r1, r1, lr
 800043e:	42a1      	cmp	r1, r4
 8000440:	46c8      	mov	r8, r9
 8000442:	46a6      	mov	lr, r4
 8000444:	d356      	bcc.n	80004f4 <__udivmoddi4+0x2a4>
 8000446:	d053      	beq.n	80004f0 <__udivmoddi4+0x2a0>
 8000448:	b15d      	cbz	r5, 8000462 <__udivmoddi4+0x212>
 800044a:	ebb3 0208 	subs.w	r2, r3, r8
 800044e:	eb61 010e 	sbc.w	r1, r1, lr
 8000452:	fa01 f707 	lsl.w	r7, r1, r7
 8000456:	fa22 f306 	lsr.w	r3, r2, r6
 800045a:	40f1      	lsrs	r1, r6
 800045c:	431f      	orrs	r7, r3
 800045e:	e9c5 7100 	strd	r7, r1, [r5]
 8000462:	2600      	movs	r6, #0
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	f1c2 0320 	rsb	r3, r2, #32
 800046e:	40d8      	lsrs	r0, r3
 8000470:	fa0c fc02 	lsl.w	ip, ip, r2
 8000474:	fa21 f303 	lsr.w	r3, r1, r3
 8000478:	4091      	lsls	r1, r2
 800047a:	4301      	orrs	r1, r0
 800047c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000480:	fa1f fe8c 	uxth.w	lr, ip
 8000484:	fbb3 f0f7 	udiv	r0, r3, r7
 8000488:	fb07 3610 	mls	r6, r7, r0, r3
 800048c:	0c0b      	lsrs	r3, r1, #16
 800048e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000492:	fb00 f60e 	mul.w	r6, r0, lr
 8000496:	429e      	cmp	r6, r3
 8000498:	fa04 f402 	lsl.w	r4, r4, r2
 800049c:	d908      	bls.n	80004b0 <__udivmoddi4+0x260>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004a6:	d22f      	bcs.n	8000508 <__udivmoddi4+0x2b8>
 80004a8:	429e      	cmp	r6, r3
 80004aa:	d92d      	bls.n	8000508 <__udivmoddi4+0x2b8>
 80004ac:	3802      	subs	r0, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	1b9b      	subs	r3, r3, r6
 80004b2:	b289      	uxth	r1, r1
 80004b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b8:	fb07 3316 	mls	r3, r7, r6, r3
 80004bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c0:	fb06 f30e 	mul.w	r3, r6, lr
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x28a>
 80004c8:	eb1c 0101 	adds.w	r1, ip, r1
 80004cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80004d0:	d216      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004d2:	428b      	cmp	r3, r1
 80004d4:	d914      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004d6:	3e02      	subs	r6, #2
 80004d8:	4461      	add	r1, ip
 80004da:	1ac9      	subs	r1, r1, r3
 80004dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004e0:	e738      	b.n	8000354 <__udivmoddi4+0x104>
 80004e2:	462e      	mov	r6, r5
 80004e4:	4628      	mov	r0, r5
 80004e6:	e705      	b.n	80002f4 <__udivmoddi4+0xa4>
 80004e8:	4606      	mov	r6, r0
 80004ea:	e6e3      	b.n	80002b4 <__udivmoddi4+0x64>
 80004ec:	4618      	mov	r0, r3
 80004ee:	e6f8      	b.n	80002e2 <__udivmoddi4+0x92>
 80004f0:	454b      	cmp	r3, r9
 80004f2:	d2a9      	bcs.n	8000448 <__udivmoddi4+0x1f8>
 80004f4:	ebb9 0802 	subs.w	r8, r9, r2
 80004f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004fc:	3801      	subs	r0, #1
 80004fe:	e7a3      	b.n	8000448 <__udivmoddi4+0x1f8>
 8000500:	4646      	mov	r6, r8
 8000502:	e7ea      	b.n	80004da <__udivmoddi4+0x28a>
 8000504:	4620      	mov	r0, r4
 8000506:	e794      	b.n	8000432 <__udivmoddi4+0x1e2>
 8000508:	4640      	mov	r0, r8
 800050a:	e7d1      	b.n	80004b0 <__udivmoddi4+0x260>
 800050c:	46d0      	mov	r8, sl
 800050e:	e77b      	b.n	8000408 <__udivmoddi4+0x1b8>
 8000510:	3b02      	subs	r3, #2
 8000512:	4461      	add	r1, ip
 8000514:	e732      	b.n	800037c <__udivmoddi4+0x12c>
 8000516:	4630      	mov	r0, r6
 8000518:	e709      	b.n	800032e <__udivmoddi4+0xde>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e742      	b.n	80003a6 <__udivmoddi4+0x156>

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800052c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000534:	f023 0218 	bic.w	r2, r3, #24
 8000538:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4313      	orrs	r3, r2
 8000540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000550:	b480      	push	{r7}
 8000552:	b085      	sub	sp, #20
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800055c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800055e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4313      	orrs	r3, r2
 8000566:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000568:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800056c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4013      	ands	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000574:	68fb      	ldr	r3, [r7, #12]
}
 8000576:	bf00      	nop
 8000578:	3714      	adds	r7, #20
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
	...

08000584 <main>:

static void vEventBitSettingTask(void *pvParameters);
static void vEventBitReadingTask(void *pvParameters);

int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af02      	add	r7, sp, #8
  HAL_Init();
 800058a:	f000 fc9b 	bl	8000ec4 <HAL_Init>
  SystemClock_Config();
 800058e:	f000 f885 	bl	800069c <SystemClock_Config>
  MX_GPIO_Init();
 8000592:	f000 f921 	bl	80007d8 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 8000596:	f000 f8f7 	bl	8000788 <MX_USB_PCD_Init>

  LPUART1_UART_TX_Init();
 800059a:	f000 fc09 	bl	8000db0 <LPUART1_UART_TX_Init>

  printf("System Initializing... \n\r");
 800059e:	480f      	ldr	r0, [pc, #60]	; (80005dc <main+0x58>)
 80005a0:	f006 ff02 	bl	80073a8 <iprintf>

  xEventGroup = xEventGroupCreate();
 80005a4:	f003 fe9a 	bl	80042dc <xEventGroupCreate>
 80005a8:	4603      	mov	r3, r0
 80005aa:	4a0d      	ldr	r2, [pc, #52]	; (80005e0 <main+0x5c>)
 80005ac:	6013      	str	r3, [r2, #0]

  xTaskCreate(vEventBitSettingTask, "BitSetter", 100, NULL, 1, NULL);
 80005ae:	2300      	movs	r3, #0
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	2300      	movs	r3, #0
 80005b8:	2264      	movs	r2, #100	; 0x64
 80005ba:	490a      	ldr	r1, [pc, #40]	; (80005e4 <main+0x60>)
 80005bc:	480a      	ldr	r0, [pc, #40]	; (80005e8 <main+0x64>)
 80005be:	f004 fe20 	bl	8005202 <xTaskCreate>
  xTaskCreate(vEventBitReadingTask, "BitReader", 100, NULL, 1, NULL);
 80005c2:	2300      	movs	r3, #0
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2300      	movs	r3, #0
 80005cc:	2264      	movs	r2, #100	; 0x64
 80005ce:	4907      	ldr	r1, [pc, #28]	; (80005ec <main+0x68>)
 80005d0:	4807      	ldr	r0, [pc, #28]	; (80005f0 <main+0x6c>)
 80005d2:	f004 fe16 	bl	8005202 <xTaskCreate>

  vTaskStartScheduler();
 80005d6:	f004 ffa3 	bl	8005520 <vTaskStartScheduler>

  while (1)
 80005da:	e7fe      	b.n	80005da <main+0x56>
 80005dc:	08008184 	.word	0x08008184
 80005e0:	2000038c 	.word	0x2000038c
 80005e4:	080081a0 	.word	0x080081a0
 80005e8:	080005f5 	.word	0x080005f5
 80005ec:	080081ac 	.word	0x080081ac
 80005f0:	08000641 	.word	0x08000641

080005f4 <vEventBitSettingTask>:
  }
  /* USER CODE END 3 */
}

static void vEventBitSettingTask(void *pvParameters)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
	const TickType_t xDelay500ms = pdMS_TO_TICKS(500UL);
 80005fc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000600:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		vTaskDelay(xDelay500ms);
 8000602:	68f8      	ldr	r0, [r7, #12]
 8000604:	f004 ff58 	bl	80054b8 <vTaskDelay>
		printf("Bit setting -\t about to set bit 0. \r\n");
 8000608:	480a      	ldr	r0, [pc, #40]	; (8000634 <vEventBitSettingTask+0x40>)
 800060a:	f006 ff53 	bl	80074b4 <puts>
		xEventGroupSetBits(xEventGroup, TASK1_BIT);
 800060e:	4b0a      	ldr	r3, [pc, #40]	; (8000638 <vEventBitSettingTask+0x44>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2101      	movs	r1, #1
 8000614:	4618      	mov	r0, r3
 8000616:	f003 ff49 	bl	80044ac <xEventGroupSetBits>

		vTaskDelay(xDelay500ms);
 800061a:	68f8      	ldr	r0, [r7, #12]
 800061c:	f004 ff4c 	bl	80054b8 <vTaskDelay>
		printf("Bit setting -\t about to set bit 1. \r\n");
 8000620:	4806      	ldr	r0, [pc, #24]	; (800063c <vEventBitSettingTask+0x48>)
 8000622:	f006 ff47 	bl	80074b4 <puts>
		xEventGroupSetBits(xEventGroup, TASK2_BIT);
 8000626:	4b04      	ldr	r3, [pc, #16]	; (8000638 <vEventBitSettingTask+0x44>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2102      	movs	r1, #2
 800062c:	4618      	mov	r0, r3
 800062e:	f003 ff3d 	bl	80044ac <xEventGroupSetBits>
		vTaskDelay(xDelay500ms);
 8000632:	e7e6      	b.n	8000602 <vEventBitSettingTask+0xe>
 8000634:	080081b8 	.word	0x080081b8
 8000638:	2000038c 	.word	0x2000038c
 800063c:	080081e0 	.word	0x080081e0

08000640 <vEventBitReadingTask>:

  	}
}

static void vEventBitReadingTask(void *pvParameters)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b088      	sub	sp, #32
 8000644:	af02      	add	r7, sp, #8
 8000646:	6078      	str	r0, [r7, #4]
	EventBits_t xEventGroupValue;
	const EventBits_t xBitsToWaitFor = (TASK1_BIT | TASK2_BIT);
 8000648:	2303      	movs	r3, #3
 800064a:	617b      	str	r3, [r7, #20]
	const TickType_t xDelay200ms = pdMS_TO_TICKS(200UL);
 800064c:	23c8      	movs	r3, #200	; 0xc8
 800064e:	613b      	str	r3, [r7, #16]

	while(1)
	{
		xEventGroupValue = xEventGroupWaitBits(xEventGroup,				// Event group handle
 8000650:	4b0f      	ldr	r3, [pc, #60]	; (8000690 <vEventBitReadingTask+0x50>)
 8000652:	6818      	ldr	r0, [r3, #0]
 8000654:	f04f 33ff 	mov.w	r3, #4294967295
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	2300      	movs	r3, #0
 800065c:	2201      	movs	r2, #1
 800065e:	6979      	ldr	r1, [r7, #20]
 8000660:	f003 fe56 	bl	8004310 <xEventGroupWaitBits>
 8000664:	60f8      	str	r0, [r7, #12]
		                                       xBitsToWaitFor, 			// Bits that we are waiting for
		                                       pdTRUE,					// Will clear the event groups before the running
		                                       pdFALSE, 				// Wait for all bits to be true or not
		                                       portMAX_DELAY);			//

		if((xEventGroupValue & TASK1_BIT) != 0)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	f003 0301 	and.w	r3, r3, #1
 800066c:	2b00      	cmp	r3, #0
 800066e:	d002      	beq.n	8000676 <vEventBitReadingTask+0x36>
		{
			printf("BIT READING TASK : EVENT BIT 0 SET - Task 1 \r\n");
 8000670:	4808      	ldr	r0, [pc, #32]	; (8000694 <vEventBitReadingTask+0x54>)
 8000672:	f006 ff1f 	bl	80074b4 <puts>
		}
		if((xEventGroupValue & TASK2_BIT) != 0)
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	f003 0302 	and.w	r3, r3, #2
 800067c:	2b00      	cmp	r3, #0
 800067e:	d002      	beq.n	8000686 <vEventBitReadingTask+0x46>
		{
			printf("BIT READING TASK : EVENT BIT 1 SET - Task 2 \r\n");
 8000680:	4805      	ldr	r0, [pc, #20]	; (8000698 <vEventBitReadingTask+0x58>)
 8000682:	f006 ff17 	bl	80074b4 <puts>
		}
		vTaskDelay(xDelay200ms);
 8000686:	6938      	ldr	r0, [r7, #16]
 8000688:	f004 ff16 	bl	80054b8 <vTaskDelay>
		xEventGroupValue = xEventGroupWaitBits(xEventGroup,				// Event group handle
 800068c:	e7e0      	b.n	8000650 <vEventBitReadingTask+0x10>
 800068e:	bf00      	nop
 8000690:	2000038c 	.word	0x2000038c
 8000694:	08008208 	.word	0x08008208
 8000698:	08008238 	.word	0x08008238

0800069c <SystemClock_Config>:
	}
}

void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b09a      	sub	sp, #104	; 0x68
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0320 	add.w	r3, r7, #32
 80006a6:	2248      	movs	r2, #72	; 0x48
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f006 fddf 	bl	800726e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	605a      	str	r2, [r3, #4]
 80006b8:	609a      	str	r2, [r3, #8]
 80006ba:	60da      	str	r2, [r3, #12]
 80006bc:	611a      	str	r2, [r3, #16]
 80006be:	615a      	str	r2, [r3, #20]
 80006c0:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 80006c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006c6:	68db      	ldr	r3, [r3, #12]
 80006c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80006cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80006d0:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80006d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	f023 0303 	bic.w	r3, r3, #3
 80006dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80006e0:	f043 0301 	orr.w	r3, r3, #1
 80006e4:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006e6:	f001 f843 	bl	8001770 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006ea:	2000      	movs	r0, #0
 80006ec:	f7ff ff1a 	bl	8000524 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f0:	4b24      	ldr	r3, [pc, #144]	; (8000784 <SystemClock_Config+0xe8>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80006f8:	4a22      	ldr	r2, [pc, #136]	; (8000784 <SystemClock_Config+0xe8>)
 80006fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	4b20      	ldr	r3, [pc, #128]	; (8000784 <SystemClock_Config+0xe8>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000708:	603b      	str	r3, [r7, #0]
 800070a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800070c:	2327      	movs	r3, #39	; 0x27
 800070e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000710:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000714:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000716:	2301      	movs	r3, #1
 8000718:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800071a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800071e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000720:	2301      	movs	r3, #1
 8000722:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	2340      	movs	r3, #64	; 0x40
 8000726:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000728:	2300      	movs	r3, #0
 800072a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800072c:	2360      	movs	r3, #96	; 0x60
 800072e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000730:	2300      	movs	r3, #0
 8000732:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000734:	f107 0320 	add.w	r3, r7, #32
 8000738:	4618      	mov	r0, r3
 800073a:	f001 fc0b 	bl	8001f54 <HAL_RCC_OscConfig>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000744:	f000 f8b2 	bl	80008ac <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000748:	236f      	movs	r3, #111	; 0x6f
 800074a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800074c:	2302      	movs	r3, #2
 800074e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	2101      	movs	r1, #1
 8000768:	4618      	mov	r0, r3
 800076a:	f001 ff67 	bl	800263c <HAL_RCC_ClockConfig>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000774:	f000 f89a 	bl	80008ac <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000778:	f002 fd54 	bl	8003224 <HAL_RCCEx_EnableMSIPLLMode>
}
 800077c:	bf00      	nop
 800077e:	3768      	adds	r7, #104	; 0x68
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	58000400 	.word	0x58000400

08000788 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800078c:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 800078e:	4a11      	ldr	r2, [pc, #68]	; (80007d4 <MX_USB_PCD_Init+0x4c>)
 8000790:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 8000794:	2208      	movs	r2, #8
 8000796:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000798:	4b0d      	ldr	r3, [pc, #52]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 800079a:	2202      	movs	r2, #2
 800079c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800079e:	4b0c      	ldr	r3, [pc, #48]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 80007a0:	2202      	movs	r2, #2
 80007a2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80007a4:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80007aa:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80007b6:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80007bc:	4804      	ldr	r0, [pc, #16]	; (80007d0 <MX_USB_PCD_Init+0x48>)
 80007be:	f000 fe35 	bl	800142c <HAL_PCD_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 80007c8:	f000 f870 	bl	80008ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80007cc:	bf00      	nop
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000094 	.word	0x20000094
 80007d4:	40006800 	.word	0x40006800

080007d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ec:	2004      	movs	r0, #4
 80007ee:	f7ff feaf 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	2001      	movs	r0, #1
 80007f4:	f7ff feac 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f8:	2002      	movs	r0, #2
 80007fa:	f7ff fea9 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007fe:	2008      	movs	r0, #8
 8000800:	f7ff fea6 	bl	8000550 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	2123      	movs	r1, #35	; 0x23
 8000808:	481c      	ldr	r0, [pc, #112]	; (800087c <MX_GPIO_Init+0xa4>)
 800080a:	f000 fdf7 	bl	80013fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800080e:	2310      	movs	r3, #16
 8000810:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000812:	2300      	movs	r3, #0
 8000814:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	4619      	mov	r1, r3
 800081e:	4818      	ldr	r0, [pc, #96]	; (8000880 <MX_GPIO_Init+0xa8>)
 8000820:	f000 fc7c 	bl	800111c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8000824:	2323      	movs	r3, #35	; 0x23
 8000826:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000828:	2301      	movs	r3, #1
 800082a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000830:	2300      	movs	r3, #0
 8000832:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	4619      	mov	r1, r3
 8000838:	4810      	ldr	r0, [pc, #64]	; (800087c <MX_GPIO_Init+0xa4>)
 800083a:	f000 fc6f 	bl	800111c <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 800083e:	2303      	movs	r3, #3
 8000840:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	4619      	mov	r1, r3
 800084e:	480d      	ldr	r0, [pc, #52]	; (8000884 <MX_GPIO_Init+0xac>)
 8000850:	f000 fc64 	bl	800111c <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000854:	23c0      	movs	r3, #192	; 0xc0
 8000856:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000858:	2302      	movs	r3, #2
 800085a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800085c:	2301      	movs	r3, #1
 800085e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000860:	2300      	movs	r3, #0
 8000862:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000864:	2307      	movs	r3, #7
 8000866:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000868:	1d3b      	adds	r3, r7, #4
 800086a:	4619      	mov	r1, r3
 800086c:	4803      	ldr	r0, [pc, #12]	; (800087c <MX_GPIO_Init+0xa4>)
 800086e:	f000 fc55 	bl	800111c <HAL_GPIO_Init>

}
 8000872:	bf00      	nop
 8000874:	3718      	adds	r7, #24
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	48000400 	.word	0x48000400
 8000880:	48000800 	.word	0x48000800
 8000884:	48000c00 	.word	0x48000c00

08000888 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a04      	ldr	r2, [pc, #16]	; (80008a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d101      	bne.n	800089e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800089a:	f000 fb33 	bl	8000f04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40012c00 	.word	0x40012c00

080008ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b0:	b672      	cpsid	i
}
 80008b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <Error_Handler+0x8>

080008b6 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80008b6:	b480      	push	{r7}
 80008b8:	b085      	sub	sp, #20
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4313      	orrs	r3, r2
 80008cc:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4013      	ands	r3, r2
 80008d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008da:	68fb      	ldr	r3, [r7, #12]
}
 80008dc:	bf00      	nop
 80008de:	3714      	adds	r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80008f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80008f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000900:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000904:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4013      	ands	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800090c:	68fb      	ldr	r3, [r7, #12]
}
 800090e:	bf00      	nop
 8000910:	3714      	adds	r7, #20
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800091a:	b480      	push	{r7}
 800091c:	b085      	sub	sp, #20
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000922:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000926:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000928:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4313      	orrs	r3, r2
 8000930:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000936:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4013      	ands	r3, r2
 800093c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800093e:	68fb      	ldr	r3, [r7, #12]
}
 8000940:	bf00      	nop
 8000942:	3714      	adds	r7, #20
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 8000952:	463b      	mov	r3, r7
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800095a:	2200      	movs	r2, #0
 800095c:	210f      	movs	r1, #15
 800095e:	f06f 0001 	mvn.w	r0, #1
 8000962:	f000 fbb3 	bl	80010cc <HAL_NVIC_SetPriority>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8000966:	2300      	movs	r3, #0
 8000968:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 800096a:	2300      	movs	r3, #0
 800096c:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 800096e:	463b      	mov	r3, r7
 8000970:	4618      	mov	r0, r3
 8000972:	f000 ff0d 	bl	8001790 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8000976:	f000 ff4d 	bl	8001814 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
	...

08000984 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b09c      	sub	sp, #112	; 0x70
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800099c:	f107 030c 	add.w	r3, r7, #12
 80009a0:	2250      	movs	r2, #80	; 0x50
 80009a2:	2100      	movs	r1, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f006 fc62 	bl	800726e <memset>
  if(huart->Instance==LPUART1)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a16      	ldr	r2, [pc, #88]	; (8000a08 <HAL_UART_MspInit+0x84>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d124      	bne.n	80009fe <HAL_UART_MspInit+0x7a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80009b4:	2302      	movs	r3, #2
 80009b6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009bc:	f107 030c 	add.w	r3, r7, #12
 80009c0:	4618      	mov	r0, r3
 80009c2:	f002 fab9 	bl	8002f38 <HAL_RCCEx_PeriphCLKConfig>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009cc:	f7ff ff6e 	bl	80008ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80009d0:	2001      	movs	r0, #1
 80009d2:	f7ff ffa2 	bl	800091a <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	2001      	movs	r0, #1
 80009d8:	f7ff ff6d 	bl	80008b6 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009dc:	230c      	movs	r3, #12
 80009de:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e0:	2302      	movs	r3, #2
 80009e2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e8:	2300      	movs	r3, #0
 80009ea:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80009ec:	2308      	movs	r3, #8
 80009ee:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009f4:	4619      	mov	r1, r3
 80009f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009fa:	f000 fb8f 	bl	800111c <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80009fe:	bf00      	nop
 8000a00:	3770      	adds	r7, #112	; 0x70
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40008000 	.word	0x40008000

08000a0c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b09c      	sub	sp, #112	; 0x70
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a14:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a24:	f107 030c 	add.w	r3, r7, #12
 8000a28:	2250      	movs	r2, #80	; 0x50
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f006 fc1e 	bl	800726e <memset>
  if(hpcd->Instance==USB)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a1f      	ldr	r2, [pc, #124]	; (8000ab4 <HAL_PCD_MspInit+0xa8>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d136      	bne.n	8000aaa <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000a3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a40:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8000a42:	2318      	movs	r3, #24
 8000a44:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8000a46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a4a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8000a4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a50:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8000a52:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000a56:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 8000a58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a5c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000a5e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000a62:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a64:	f107 030c 	add.w	r3, r7, #12
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f002 fa65 	bl	8002f38 <HAL_RCCEx_PeriphCLKConfig>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 8000a74:	f7ff ff1a 	bl	80008ac <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a78:	2001      	movs	r0, #1
 8000a7a:	f7ff ff1c 	bl	80008b6 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a7e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a82:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a84:	2302      	movs	r3, #2
 8000a86:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000a90:	230a      	movs	r3, #10
 8000a92:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a94:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a98:	4619      	mov	r1, r3
 8000a9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a9e:	f000 fb3d 	bl	800111c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000aa2:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000aa6:	f7ff ff1f 	bl	80008e8 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000aaa:	bf00      	nop
 8000aac:	3770      	adds	r7, #112	; 0x70
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40006800 	.word	0x40006800

08000ab8 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000ac0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ac4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ac6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ad0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ad4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4013      	ands	r3, r2
 8000ada:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000adc:	68fb      	ldr	r3, [r7, #12]
}
 8000ade:	bf00      	nop
 8000ae0:	3714      	adds	r7, #20
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
	...

08000aec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08c      	sub	sp, #48	; 0x30
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000af8:	2300      	movs	r3, #0
 8000afa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000afc:	2200      	movs	r2, #0
 8000afe:	6879      	ldr	r1, [r7, #4]
 8000b00:	2019      	movs	r0, #25
 8000b02:	f000 fae3 	bl	80010cc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000b06:	2019      	movs	r0, #25
 8000b08:	f000 fafa 	bl	8001100 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b0c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000b10:	f7ff ffd2 	bl	8000ab8 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b14:	f107 0208 	add.w	r2, r7, #8
 8000b18:	f107 030c 	add.w	r3, r7, #12
 8000b1c:	4611      	mov	r1, r2
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f001 ff78 	bl	8002a14 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b24:	f001 ff60 	bl	80029e8 <HAL_RCC_GetPCLK2Freq>
 8000b28:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b2c:	4a12      	ldr	r2, [pc, #72]	; (8000b78 <HAL_InitTick+0x8c>)
 8000b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b32:	0c9b      	lsrs	r3, r3, #18
 8000b34:	3b01      	subs	r3, #1
 8000b36:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b38:	4b10      	ldr	r3, [pc, #64]	; (8000b7c <HAL_InitTick+0x90>)
 8000b3a:	4a11      	ldr	r2, [pc, #68]	; (8000b80 <HAL_InitTick+0x94>)
 8000b3c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <HAL_InitTick+0x90>)
 8000b40:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b44:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b46:	4a0d      	ldr	r2, [pc, #52]	; (8000b7c <HAL_InitTick+0x90>)
 8000b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b4a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <HAL_InitTick+0x90>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b52:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <HAL_InitTick+0x90>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000b58:	4808      	ldr	r0, [pc, #32]	; (8000b7c <HAL_InitTick+0x90>)
 8000b5a:	f002 fc7a 	bl	8003452 <HAL_TIM_Base_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d104      	bne.n	8000b6e <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000b64:	4805      	ldr	r0, [pc, #20]	; (8000b7c <HAL_InitTick+0x90>)
 8000b66:	f002 fcd5 	bl	8003514 <HAL_TIM_Base_Start_IT>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	e000      	b.n	8000b70 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3730      	adds	r7, #48	; 0x30
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	431bde83 	.word	0x431bde83
 8000b7c:	20000390 	.word	0x20000390
 8000b80:	40012c00 	.word	0x40012c00

08000b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <NMI_Handler+0x4>

08000b8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b8e:	e7fe      	b.n	8000b8e <HardFault_Handler+0x4>

08000b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <MemManage_Handler+0x4>

08000b96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b9a:	e7fe      	b.n	8000b9a <BusFault_Handler+0x4>

08000b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba0:	e7fe      	b.n	8000ba0 <UsageFault_Handler+0x4>

08000ba2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bb4:	4802      	ldr	r0, [pc, #8]	; (8000bc0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000bb6:	f002 fcfb 	bl	80035b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	20000390 	.word	0x20000390

08000bc4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	e00a      	b.n	8000bec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bd6:	f3af 8000 	nop.w
 8000bda:	4601      	mov	r1, r0
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	1c5a      	adds	r2, r3, #1
 8000be0:	60ba      	str	r2, [r7, #8]
 8000be2:	b2ca      	uxtb	r2, r1
 8000be4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	3301      	adds	r3, #1
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	697a      	ldr	r2, [r7, #20]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	dbf0      	blt.n	8000bd6 <_read+0x12>
	}

return len;
 8000bf4:	687b      	ldr	r3, [r7, #4]
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3718      	adds	r7, #24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b086      	sub	sp, #24
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	60f8      	str	r0, [r7, #12]
 8000c06:	60b9      	str	r1, [r7, #8]
 8000c08:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
 8000c0e:	e009      	b.n	8000c24 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	1c5a      	adds	r2, r3, #1
 8000c14:	60ba      	str	r2, [r7, #8]
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f000 f90f 	bl	8000e3c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	3301      	adds	r3, #1
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	697a      	ldr	r2, [r7, #20]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	dbf1      	blt.n	8000c10 <_write+0x12>
	}
	return len;
 8000c2c:	687b      	ldr	r3, [r7, #4]
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3718      	adds	r7, #24
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}

08000c36 <_close>:

int _close(int file)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
	return -1;
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr

08000c4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	b083      	sub	sp, #12
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
 8000c56:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c5e:	605a      	str	r2, [r3, #4]
	return 0;
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	370c      	adds	r7, #12
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr

08000c6e <_isatty>:

int _isatty(int file)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	b083      	sub	sp, #12
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
	return 1;
 8000c76:	2301      	movs	r3, #1
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b085      	sub	sp, #20
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
	return 0;
 8000c90:	2300      	movs	r3, #0
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3714      	adds	r7, #20
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
	...

08000ca0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca8:	4a14      	ldr	r2, [pc, #80]	; (8000cfc <_sbrk+0x5c>)
 8000caa:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <_sbrk+0x60>)
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb4:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <_sbrk+0x64>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d102      	bne.n	8000cc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cbc:	4b11      	ldr	r3, [pc, #68]	; (8000d04 <_sbrk+0x64>)
 8000cbe:	4a12      	ldr	r2, [pc, #72]	; (8000d08 <_sbrk+0x68>)
 8000cc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <_sbrk+0x64>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d207      	bcs.n	8000ce0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd0:	f006 f99c 	bl	800700c <__errno>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	220c      	movs	r2, #12
 8000cd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cda:	f04f 33ff 	mov.w	r3, #4294967295
 8000cde:	e009      	b.n	8000cf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce0:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <_sbrk+0x64>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ce6:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <_sbrk+0x64>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	4a05      	ldr	r2, [pc, #20]	; (8000d04 <_sbrk+0x64>)
 8000cf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	20030000 	.word	0x20030000
 8000d00:	00000400 	.word	0x00000400
 8000d04:	200003dc 	.word	0x200003dc
 8000d08:	20001e90 	.word	0x20001e90

08000d0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000d10:	4b24      	ldr	r3, [pc, #144]	; (8000da4 <SystemInit+0x98>)
 8000d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d16:	4a23      	ldr	r2, [pc, #140]	; (8000da4 <SystemInit+0x98>)
 8000d18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d2a:	f043 0301 	orr.w	r3, r3, #1
 8000d2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000d30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d34:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000d38:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000d3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000d44:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <SystemInit+0x9c>)
 8000d46:	4013      	ands	r3, r2
 8000d48:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000d4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d56:	f023 0305 	bic.w	r3, r3, #5
 8000d5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000d5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000d66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d6a:	f023 0301 	bic.w	r3, r3, #1
 8000d6e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d76:	4a0d      	ldr	r2, [pc, #52]	; (8000dac <SystemInit+0xa0>)
 8000d78:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d7e:	4a0b      	ldr	r2, [pc, #44]	; (8000dac <SystemInit+0xa0>)
 8000d80:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d90:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d96:	2200      	movs	r2, #0
 8000d98:	619a      	str	r2, [r3, #24]
}
 8000d9a:	bf00      	nop
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00
 8000da8:	faf6fefb 	.word	0xfaf6fefb
 8000dac:	22041000 	.word	0x22041000

08000db0 <LPUART1_UART_TX_Init>:
#include "uart.h"

UART_HandleTypeDef hlpuart1;

void LPUART1_UART_TX_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000db4:	4b13      	ldr	r3, [pc, #76]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000db6:	4a14      	ldr	r2, [pc, #80]	; (8000e08 <LPUART1_UART_TX_Init+0x58>)
 8000db8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000dba:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000dbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dc0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dc2:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000dce:	4b0d      	ldr	r3, [pc, #52]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX;
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000dd6:	2208      	movs	r2, #8
 8000dd8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dda:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000de6:	4b07      	ldr	r3, [pc, #28]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dec:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000df2:	4b04      	ldr	r3, [pc, #16]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000df8:	4802      	ldr	r0, [pc, #8]	; (8000e04 <LPUART1_UART_TX_Init+0x54>)
 8000dfa:	f002 fdc3 	bl	8003984 <HAL_UART_Init>
  {
  }
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	200003e0 	.word	0x200003e0
 8000e08:	40008000 	.word	0x40008000

08000e0c <LPUART1_write>:
  {
  }
}

int LPUART1_write(int ch)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
	while(!(LPUART1->ISR & 0x0080)){}
 8000e14:	bf00      	nop
 8000e16:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <LPUART1_write+0x2c>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d0f9      	beq.n	8000e16 <LPUART1_write+0xa>
	LPUART1->RDR = (ch & 0xFF);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a04      	ldr	r2, [pc, #16]	; (8000e38 <LPUART1_write+0x2c>)
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	6253      	str	r3, [r2, #36]	; 0x24
	return ch;
 8000e2a:	687b      	ldr	r3, [r7, #4]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	40008000 	.word	0x40008000

08000e3c <__io_putchar>:
{
	while(!(LPUART1->ISR & 0x0020)) {}
	return LPUART1->RDR;
}

int __io_putchar(int ch) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
	LPUART1_write(ch);
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff ffe1 	bl	8000e0c <LPUART1_write>
	return ch;
 8000e4a:	687b      	ldr	r3, [r7, #4]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000e54:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e56:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e58:	3304      	adds	r3, #4

08000e5a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e5a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e5c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000e5e:	d3f9      	bcc.n	8000e54 <CopyDataInit>
  bx lr
 8000e60:	4770      	bx	lr

08000e62 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000e62:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000e64:	3004      	adds	r0, #4

08000e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000e66:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000e68:	d3fb      	bcc.n	8000e62 <FillZerobss>
  bx lr
 8000e6a:	4770      	bx	lr

08000e6c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e6c:	480c      	ldr	r0, [pc, #48]	; (8000ea0 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000e6e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e70:	f7ff ff4c 	bl	8000d0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000e74:	480b      	ldr	r0, [pc, #44]	; (8000ea4 <LoopForever+0x8>)
 8000e76:	490c      	ldr	r1, [pc, #48]	; (8000ea8 <LoopForever+0xc>)
 8000e78:	4a0c      	ldr	r2, [pc, #48]	; (8000eac <LoopForever+0x10>)
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	f7ff ffed 	bl	8000e5a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000e80:	480b      	ldr	r0, [pc, #44]	; (8000eb0 <LoopForever+0x14>)
 8000e82:	490c      	ldr	r1, [pc, #48]	; (8000eb4 <LoopForever+0x18>)
 8000e84:	2300      	movs	r3, #0
 8000e86:	f7ff ffee 	bl	8000e66 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000e8a:	480b      	ldr	r0, [pc, #44]	; (8000eb8 <LoopForever+0x1c>)
 8000e8c:	490b      	ldr	r1, [pc, #44]	; (8000ebc <LoopForever+0x20>)
 8000e8e:	2300      	movs	r3, #0
 8000e90:	f7ff ffe9 	bl	8000e66 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e94:	f006 f9b6 	bl	8007204 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000e98:	f7ff fb74 	bl	8000584 <main>

08000e9c <LoopForever>:

LoopForever:
  b LoopForever
 8000e9c:	e7fe      	b.n	8000e9c <LoopForever>
 8000e9e:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000ea0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000ea4:	20000004 	.word	0x20000004
 8000ea8:	20000078 	.word	0x20000078
 8000eac:	0800840c 	.word	0x0800840c
  INIT_BSS _sbss, _ebss
 8000eb0:	20000078 	.word	0x20000078
 8000eb4:	20001e90 	.word	0x20001e90
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000eb8:	20030000 	.word	0x20030000
 8000ebc:	20030000 	.word	0x20030000

08000ec0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ec0:	e7fe      	b.n	8000ec0 <ADC1_IRQHandler>
	...

08000ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ece:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <HAL_Init+0x3c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a0b      	ldr	r2, [pc, #44]	; (8000f00 <HAL_Init+0x3c>)
 8000ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eda:	2003      	movs	r0, #3
 8000edc:	f000 f8eb 	bl	80010b6 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ee0:	200f      	movs	r0, #15
 8000ee2:	f7ff fe03 	bl	8000aec <HAL_InitTick>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d002      	beq.n	8000ef2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000eec:	2301      	movs	r3, #1
 8000eee:	71fb      	strb	r3, [r7, #7]
 8000ef0:	e001      	b.n	8000ef6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ef2:	f7ff fd2b 	bl	800094c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	58004000 	.word	0x58004000

08000f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f08:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <HAL_IncTick+0x20>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <HAL_IncTick+0x24>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4413      	add	r3, r2
 8000f14:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <HAL_IncTick+0x24>)
 8000f16:	6013      	str	r3, [r2, #0]
}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	2000000c 	.word	0x2000000c
 8000f28:	20000470 	.word	0x20000470

08000f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b03      	ldr	r3, [pc, #12]	; (8000f40 <HAL_GetTick+0x14>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	20000470 	.word	0x20000470

08000f44 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000f48:	4b03      	ldr	r3, [pc, #12]	; (8000f58 <HAL_GetTickPrio+0x14>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000008 	.word	0x20000008

08000f5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f72:	68ba      	ldr	r2, [r7, #8]
 8000f74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f78:	4013      	ands	r3, r2
 8000f7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f8e:	4a04      	ldr	r2, [pc, #16]	; (8000fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	60d3      	str	r3, [r2, #12]
}
 8000f94:	bf00      	nop
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fa8:	4b04      	ldr	r3, [pc, #16]	; (8000fbc <__NVIC_GetPriorityGrouping+0x18>)
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	0a1b      	lsrs	r3, r3, #8
 8000fae:	f003 0307 	and.w	r3, r3, #7
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	db0b      	blt.n	8000fea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	f003 021f 	and.w	r2, r3, #31
 8000fd8:	4907      	ldr	r1, [pc, #28]	; (8000ff8 <__NVIC_EnableIRQ+0x38>)
 8000fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fde:	095b      	lsrs	r3, r3, #5
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	e000e100 	.word	0xe000e100

08000ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	6039      	str	r1, [r7, #0]
 8001006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100c:	2b00      	cmp	r3, #0
 800100e:	db0a      	blt.n	8001026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	b2da      	uxtb	r2, r3
 8001014:	490c      	ldr	r1, [pc, #48]	; (8001048 <__NVIC_SetPriority+0x4c>)
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	0112      	lsls	r2, r2, #4
 800101c:	b2d2      	uxtb	r2, r2
 800101e:	440b      	add	r3, r1
 8001020:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001024:	e00a      	b.n	800103c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	b2da      	uxtb	r2, r3
 800102a:	4908      	ldr	r1, [pc, #32]	; (800104c <__NVIC_SetPriority+0x50>)
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	f003 030f 	and.w	r3, r3, #15
 8001032:	3b04      	subs	r3, #4
 8001034:	0112      	lsls	r2, r2, #4
 8001036:	b2d2      	uxtb	r2, r2
 8001038:	440b      	add	r3, r1
 800103a:	761a      	strb	r2, [r3, #24]
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000e100 	.word	0xe000e100
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001050:	b480      	push	{r7}
 8001052:	b089      	sub	sp, #36	; 0x24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f003 0307 	and.w	r3, r3, #7
 8001062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f1c3 0307 	rsb	r3, r3, #7
 800106a:	2b04      	cmp	r3, #4
 800106c:	bf28      	it	cs
 800106e:	2304      	movcs	r3, #4
 8001070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	3304      	adds	r3, #4
 8001076:	2b06      	cmp	r3, #6
 8001078:	d902      	bls.n	8001080 <NVIC_EncodePriority+0x30>
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3b03      	subs	r3, #3
 800107e:	e000      	b.n	8001082 <NVIC_EncodePriority+0x32>
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001084:	f04f 32ff 	mov.w	r2, #4294967295
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	43da      	mvns	r2, r3
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	401a      	ands	r2, r3
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001098:	f04f 31ff 	mov.w	r1, #4294967295
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	fa01 f303 	lsl.w	r3, r1, r3
 80010a2:	43d9      	mvns	r1, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a8:	4313      	orrs	r3, r2
         );
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3724      	adds	r7, #36	; 0x24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ff4c 	bl	8000f5c <__NVIC_SetPriorityGrouping>
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010da:	f7ff ff63 	bl	8000fa4 <__NVIC_GetPriorityGrouping>
 80010de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e0:	687a      	ldr	r2, [r7, #4]
 80010e2:	68b9      	ldr	r1, [r7, #8]
 80010e4:	6978      	ldr	r0, [r7, #20]
 80010e6:	f7ff ffb3 	bl	8001050 <NVIC_EncodePriority>
 80010ea:	4602      	mov	r2, r0
 80010ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f0:	4611      	mov	r1, r2
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff ff82 	bl	8000ffc <__NVIC_SetPriority>
}
 80010f8:	bf00      	nop
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800110a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff ff56 	bl	8000fc0 <__NVIC_EnableIRQ>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800111c:	b480      	push	{r7}
 800111e:	b087      	sub	sp, #28
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800112a:	e14c      	b.n	80013c6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	2101      	movs	r1, #1
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	fa01 f303 	lsl.w	r3, r1, r3
 8001138:	4013      	ands	r3, r2
 800113a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	2b00      	cmp	r3, #0
 8001140:	f000 813e 	beq.w	80013c0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 0303 	and.w	r3, r3, #3
 800114c:	2b01      	cmp	r3, #1
 800114e:	d005      	beq.n	800115c <HAL_GPIO_Init+0x40>
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f003 0303 	and.w	r3, r3, #3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d130      	bne.n	80011be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	2203      	movs	r2, #3
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	4013      	ands	r3, r2
 8001172:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	68da      	ldr	r2, [r3, #12]
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001192:	2201      	movs	r2, #1
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	091b      	lsrs	r3, r3, #4
 80011a8:	f003 0201 	and.w	r2, r3, #1
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d017      	beq.n	80011fa <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	2203      	movs	r2, #3
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43db      	mvns	r3, r3
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	4013      	ands	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	689a      	ldr	r2, [r3, #8]
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 0303 	and.w	r3, r3, #3
 8001202:	2b02      	cmp	r3, #2
 8001204:	d123      	bne.n	800124e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	08da      	lsrs	r2, r3, #3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3208      	adds	r2, #8
 800120e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001212:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	220f      	movs	r2, #15
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	4013      	ands	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	691a      	ldr	r2, [r3, #16]
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	f003 0307 	and.w	r3, r3, #7
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	08da      	lsrs	r2, r3, #3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3208      	adds	r2, #8
 8001248:	6939      	ldr	r1, [r7, #16]
 800124a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	2203      	movs	r2, #3
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	4013      	ands	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f003 0203 	and.w	r2, r3, #3
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	4313      	orrs	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800128a:	2b00      	cmp	r3, #0
 800128c:	f000 8098 	beq.w	80013c0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001290:	4a54      	ldr	r2, [pc, #336]	; (80013e4 <HAL_GPIO_Init+0x2c8>)
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	089b      	lsrs	r3, r3, #2
 8001296:	3302      	adds	r3, #2
 8001298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	f003 0303 	and.w	r3, r3, #3
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	220f      	movs	r2, #15
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	4013      	ands	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012ba:	d019      	beq.n	80012f0 <HAL_GPIO_Init+0x1d4>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a4a      	ldr	r2, [pc, #296]	; (80013e8 <HAL_GPIO_Init+0x2cc>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d013      	beq.n	80012ec <HAL_GPIO_Init+0x1d0>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a49      	ldr	r2, [pc, #292]	; (80013ec <HAL_GPIO_Init+0x2d0>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d00d      	beq.n	80012e8 <HAL_GPIO_Init+0x1cc>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4a48      	ldr	r2, [pc, #288]	; (80013f0 <HAL_GPIO_Init+0x2d4>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d007      	beq.n	80012e4 <HAL_GPIO_Init+0x1c8>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a47      	ldr	r2, [pc, #284]	; (80013f4 <HAL_GPIO_Init+0x2d8>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d101      	bne.n	80012e0 <HAL_GPIO_Init+0x1c4>
 80012dc:	2304      	movs	r3, #4
 80012de:	e008      	b.n	80012f2 <HAL_GPIO_Init+0x1d6>
 80012e0:	2307      	movs	r3, #7
 80012e2:	e006      	b.n	80012f2 <HAL_GPIO_Init+0x1d6>
 80012e4:	2303      	movs	r3, #3
 80012e6:	e004      	b.n	80012f2 <HAL_GPIO_Init+0x1d6>
 80012e8:	2302      	movs	r3, #2
 80012ea:	e002      	b.n	80012f2 <HAL_GPIO_Init+0x1d6>
 80012ec:	2301      	movs	r3, #1
 80012ee:	e000      	b.n	80012f2 <HAL_GPIO_Init+0x1d6>
 80012f0:	2300      	movs	r3, #0
 80012f2:	697a      	ldr	r2, [r7, #20]
 80012f4:	f002 0203 	and.w	r2, r2, #3
 80012f8:	0092      	lsls	r2, r2, #2
 80012fa:	4093      	lsls	r3, r2
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4313      	orrs	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001302:	4938      	ldr	r1, [pc, #224]	; (80013e4 <HAL_GPIO_Init+0x2c8>)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	3302      	adds	r3, #2
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001310:	4b39      	ldr	r3, [pc, #228]	; (80013f8 <HAL_GPIO_Init+0x2dc>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	43db      	mvns	r3, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001334:	4a30      	ldr	r2, [pc, #192]	; (80013f8 <HAL_GPIO_Init+0x2dc>)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800133a:	4b2f      	ldr	r3, [pc, #188]	; (80013f8 <HAL_GPIO_Init+0x2dc>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	43db      	mvns	r3, r3
 8001344:	693a      	ldr	r2, [r7, #16]
 8001346:	4013      	ands	r3, r2
 8001348:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	4313      	orrs	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800135e:	4a26      	ldr	r2, [pc, #152]	; (80013f8 <HAL_GPIO_Init+0x2dc>)
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001364:	4b24      	ldr	r3, [pc, #144]	; (80013f8 <HAL_GPIO_Init+0x2dc>)
 8001366:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800136a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	43db      	mvns	r3, r3
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	4013      	ands	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4313      	orrs	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800138a:	4a1b      	ldr	r2, [pc, #108]	; (80013f8 <HAL_GPIO_Init+0x2dc>)
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8001392:	4b19      	ldr	r3, [pc, #100]	; (80013f8 <HAL_GPIO_Init+0x2dc>)
 8001394:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001398:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	43db      	mvns	r3, r3
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	4013      	ands	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d003      	beq.n	80013b8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80013b0:	693a      	ldr	r2, [r7, #16]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013b8:	4a0f      	ldr	r2, [pc, #60]	; (80013f8 <HAL_GPIO_Init+0x2dc>)
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	3301      	adds	r3, #1
 80013c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	fa22 f303 	lsr.w	r3, r2, r3
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	f47f aeab 	bne.w	800112c <HAL_GPIO_Init+0x10>
  }
}
 80013d6:	bf00      	nop
 80013d8:	bf00      	nop
 80013da:	371c      	adds	r7, #28
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	40010000 	.word	0x40010000
 80013e8:	48000400 	.word	0x48000400
 80013ec:	48000800 	.word	0x48000800
 80013f0:	48000c00 	.word	0x48000c00
 80013f4:	48001000 	.word	0x48001000
 80013f8:	58000800 	.word	0x58000800

080013fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	460b      	mov	r3, r1
 8001406:	807b      	strh	r3, [r7, #2]
 8001408:	4613      	mov	r3, r2
 800140a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800140c:	787b      	ldrb	r3, [r7, #1]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001412:	887a      	ldrh	r2, [r7, #2]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001418:	e002      	b.n	8001420 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800141a:	887a      	ldrh	r2, [r7, #2]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800142c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800142e:	b08b      	sub	sp, #44	; 0x2c
 8001430:	af06      	add	r7, sp, #24
 8001432:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e0dd      	b.n	80015fa <HAL_PCD_Init+0x1ce>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 32ad 	ldrb.w	r3, [r3, #685]	; 0x2ad
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d106      	bne.n	8001458 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff fada 	bl	8000a0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2203      	movs	r2, #3
 800145c:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* DMA Not supported for FS instance, Force to Zero */
  hpcd->Init.dma_enable = 0U;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f002 feb5 	bl	80041da <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001470:	2300      	movs	r3, #0
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	e04d      	b.n	8001512 <HAL_PCD_Init+0xe6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	6879      	ldr	r1, [r7, #4]
 800147a:	1c5a      	adds	r2, r3, #1
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	440b      	add	r3, r1
 8001486:	3305      	adds	r3, #5
 8001488:	2201      	movs	r2, #1
 800148a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800148c:	7bfb      	ldrb	r3, [r7, #15]
 800148e:	6879      	ldr	r1, [r7, #4]
 8001490:	1c5a      	adds	r2, r3, #1
 8001492:	4613      	mov	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	440b      	add	r3, r1
 800149c:	3304      	adds	r3, #4
 800149e:	7bfa      	ldrb	r2, [r7, #15]
 80014a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014a2:	7bfa      	ldrb	r2, [r7, #15]
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	b298      	uxth	r0, r3
 80014a8:	6879      	ldr	r1, [r7, #4]
 80014aa:	4613      	mov	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4413      	add	r3, r2
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	440b      	add	r3, r1
 80014b4:	333a      	adds	r3, #58	; 0x3a
 80014b6:	4602      	mov	r2, r0
 80014b8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	6879      	ldr	r1, [r7, #4]
 80014be:	1c5a      	adds	r2, r3, #1
 80014c0:	4613      	mov	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4413      	add	r3, r2
 80014c6:	00db      	lsls	r3, r3, #3
 80014c8:	440b      	add	r3, r1
 80014ca:	3307      	adds	r3, #7
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014d0:	7bfa      	ldrb	r2, [r7, #15]
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	4613      	mov	r3, r2
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	4413      	add	r3, r2
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	440b      	add	r3, r1
 80014de:	333c      	adds	r3, #60	; 0x3c
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80014e4:	7bfa      	ldrb	r2, [r7, #15]
 80014e6:	6879      	ldr	r1, [r7, #4]
 80014e8:	4613      	mov	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	440b      	add	r3, r1
 80014f2:	3340      	adds	r3, #64	; 0x40
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80014f8:	7bfa      	ldrb	r2, [r7, #15]
 80014fa:	6879      	ldr	r1, [r7, #4]
 80014fc:	4613      	mov	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4413      	add	r3, r2
 8001502:	00db      	lsls	r3, r3, #3
 8001504:	440b      	add	r3, r1
 8001506:	3344      	adds	r3, #68	; 0x44
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	3301      	adds	r3, #1
 8001510:	73fb      	strb	r3, [r7, #15]
 8001512:	7bfa      	ldrb	r2, [r7, #15]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	429a      	cmp	r2, r3
 800151a:	d3ac      	bcc.n	8001476 <HAL_PCD_Init+0x4a>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800151c:	2300      	movs	r3, #0
 800151e:	73fb      	strb	r3, [r7, #15]
 8001520:	e044      	b.n	80015ac <HAL_PCD_Init+0x180>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001522:	7bfa      	ldrb	r2, [r7, #15]
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	00db      	lsls	r3, r3, #3
 800152e:	440b      	add	r3, r1
 8001530:	f203 136d 	addw	r3, r3, #365	; 0x16d
 8001534:	2200      	movs	r2, #0
 8001536:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001538:	7bfa      	ldrb	r2, [r7, #15]
 800153a:	6879      	ldr	r1, [r7, #4]
 800153c:	4613      	mov	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	440b      	add	r3, r1
 8001546:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800154a:	7bfa      	ldrb	r2, [r7, #15]
 800154c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800154e:	7bfa      	ldrb	r2, [r7, #15]
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	440b      	add	r3, r1
 800155c:	f203 136f 	addw	r3, r3, #367	; 0x16f
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001564:	7bfa      	ldrb	r2, [r7, #15]
 8001566:	6879      	ldr	r1, [r7, #4]
 8001568:	4613      	mov	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	4413      	add	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	440b      	add	r3, r1
 8001572:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800157a:	7bfa      	ldrb	r2, [r7, #15]
 800157c:	6879      	ldr	r1, [r7, #4]
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	440b      	add	r3, r1
 8001588:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001590:	7bfa      	ldrb	r2, [r7, #15]
 8001592:	6879      	ldr	r1, [r7, #4]
 8001594:	4613      	mov	r3, r2
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	440b      	add	r3, r1
 800159e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
 80015a8:	3301      	adds	r3, #1
 80015aa:	73fb      	strb	r3, [r7, #15]
 80015ac:	7bfa      	ldrb	r2, [r7, #15]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d3b5      	bcc.n	8001522 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	603b      	str	r3, [r7, #0]
 80015bc:	687e      	ldr	r6, [r7, #4]
 80015be:	466d      	mov	r5, sp
 80015c0:	f106 0410 	add.w	r4, r6, #16
 80015c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80015d0:	1d33      	adds	r3, r6, #4
 80015d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015d4:	6838      	ldr	r0, [r7, #0]
 80015d6:	f002 fe1b 	bl	8004210 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  hpcd->State = HAL_PCD_STATE_READY;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2201      	movs	r2, #1
 80015e6:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d102      	bne.n	80015f8 <HAL_PCD_Init+0x1cc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f000 f805 	bl	8001602 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3714      	adds	r7, #20
 80015fe:	46bd      	mov	sp, r7
 8001600:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001602 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001602:	b480      	push	{r7}
 8001604:	b085      	sub	sp, #20
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2201      	movs	r2, #1
 8001614:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
  hpcd->LPM_State = LPM_L0;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001626:	b29b      	uxth	r3, r3
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	b29a      	uxth	r2, r3
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800163a:	b29b      	uxth	r3, r3
 800163c:	f043 0302 	orr.w	r3, r3, #2
 8001640:	b29a      	uxth	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
	...

08001658 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001660:	4b06      	ldr	r3, [pc, #24]	; (800167c <LL_EXTI_EnableIT_0_31+0x24>)
 8001662:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001666:	4905      	ldr	r1, [pc, #20]	; (800167c <LL_EXTI_EnableIT_0_31+0x24>)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4313      	orrs	r3, r2
 800166c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	58000800 	.word	0x58000800

08001680 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001688:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <LL_EXTI_DisableIT_0_31+0x28>)
 800168a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	43db      	mvns	r3, r3
 8001692:	4905      	ldr	r1, [pc, #20]	; (80016a8 <LL_EXTI_DisableIT_0_31+0x28>)
 8001694:	4013      	ands	r3, r2
 8001696:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	58000800 	.word	0x58000800

080016ac <LL_C2_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 80016b4:	4b07      	ldr	r3, [pc, #28]	; (80016d4 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 80016b6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	43db      	mvns	r3, r3
 80016be:	4905      	ldr	r1, [pc, #20]	; (80016d4 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 80016c0:	4013      	ands	r3, r2
 80016c2:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	58000800 	.word	0x58000800

080016d8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4904      	ldr	r1, [pc, #16]	; (80016f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	600b      	str	r3, [r1, #0]

}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	58000800 	.word	0x58000800

080016fc <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	43db      	mvns	r3, r3
 800170c:	4904      	ldr	r1, [pc, #16]	; (8001720 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800170e:	4013      	ands	r3, r2
 8001710:	600b      	str	r3, [r1, #0]

}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	58000800 	.word	0x58000800

08001724 <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	4904      	ldr	r1, [pc, #16]	; (8001744 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4313      	orrs	r3, r2
 8001736:	604b      	str	r3, [r1, #4]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	58000800 	.word	0x58000800

08001748 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001750:	4b06      	ldr	r3, [pc, #24]	; (800176c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001752:	685a      	ldr	r2, [r3, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	43db      	mvns	r3, r3
 8001758:	4904      	ldr	r1, [pc, #16]	; (800176c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800175a:	4013      	ands	r3, r2
 800175c:	604b      	str	r3, [r1, #4]
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	58000800 	.word	0x58000800

08001770 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a04      	ldr	r2, [pc, #16]	; (800178c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800177a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800177e:	6013      	str	r3, [r2, #0]
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	58000400 	.word	0x58000400

08001790 <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8001798:	4b1d      	ldr	r3, [pc, #116]	; (8001810 <HAL_PWR_ConfigPVD+0x80>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f023 020e 	bic.w	r2, r3, #14
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	491a      	ldr	r1, [pc, #104]	; (8001810 <HAL_PWR_ConfigPVD+0x80>)
 80017a6:	4313      	orrs	r3, r2
 80017a8:	604b      	str	r3, [r1, #4]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  
  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 80017aa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017ae:	f7ff ff67 	bl	8001680 <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 80017b2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017b6:	f7ff ff79 	bl	80016ac <LL_C2_EXTI_DisableIT_0_31>
    
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 80017ba:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017be:	f7ff ffc3 	bl	8001748 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 80017c2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017c6:	f7ff ff99 	bl	80016fc <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 80017d6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017da:	f7ff ff3d 	bl	8001658 <LL_EXTI_EnableIT_0_31>
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d003      	beq.n	80017f2 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80017ea:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017ee:	f7ff ff73 	bl	80016d8 <LL_EXTI_EnableRisingTrig_0_31>
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d003      	beq.n	8001806 <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 80017fe:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001802:	f7ff ff8f 	bl	8001724 <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	58000400 	.word	0x58000400

08001814 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8001818:	4b05      	ldr	r3, [pc, #20]	; (8001830 <HAL_PWR_EnablePVD+0x1c>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	4a04      	ldr	r2, [pc, #16]	; (8001830 <HAL_PWR_EnablePVD+0x1c>)
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	6053      	str	r3, [r2, #4]
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	58000400 	.word	0x58000400

08001834 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001838:	4b04      	ldr	r3, [pc, #16]	; (800184c <HAL_PWREx_GetVoltageRange+0x18>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001840:	4618      	mov	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	58000400 	.word	0x58000400

08001850 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001854:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800185e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001862:	d101      	bne.n	8001868 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001864:	2301      	movs	r3, #1
 8001866:	e000      	b.n	800186a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001882:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001886:	6013      	str	r3, [r2, #0]
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001896:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018a4:	6013      	str	r3, [r2, #0]
}
 80018a6:	bf00      	nop
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80018b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80018c2:	d101      	bne.n	80018c8 <LL_RCC_HSE_IsReady+0x18>
 80018c4:	2301      	movs	r3, #1
 80018c6:	e000      	b.n	80018ca <LL_RCC_HSE_IsReady+0x1a>
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80018d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e6:	6013      	str	r3, [r2, #0]
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80018f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001904:	6013      	str	r3, [r2, #0]
}
 8001906:	bf00      	nop
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800191e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001922:	d101      	bne.n	8001928 <LL_RCC_HSI_IsReady+0x18>
 8001924:	2301      	movs	r3, #1
 8001926:	e000      	b.n	800192a <LL_RCC_HSI_IsReady+0x1a>
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800193c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	061b      	lsls	r3, r3, #24
 800194a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800194e:	4313      	orrs	r3, r2
 8001950:	604b      	str	r3, [r1, #4]
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800195e:	b480      	push	{r7}
 8001960:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001962:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001966:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800196a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001984:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001988:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800198c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001990:	f023 0301 	bic.w	r3, r3, #1
 8001994:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80019a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d101      	bne.n	80019ba <LL_RCC_HSI48_IsReady+0x18>
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <LL_RCC_HSI48_IsReady+0x1a>
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80019ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80019ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019f8:	f023 0301 	bic.w	r3, r3, #1
 80019fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a1a:	f043 0304 	orr.w	r3, r3, #4
 8001a1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a22:	bf00      	nop
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a3c:	f023 0304 	bic.w	r3, r3, #4
 8001a40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001a52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d101      	bne.n	8001a66 <LL_RCC_LSE_IsReady+0x18>
 8001a62:	2301      	movs	r3, #1
 8001a64:	e000      	b.n	8001a68 <LL_RCC_LSE_IsReady+0x1a>
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001a76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a82:	f043 0301 	orr.w	r3, r3, #1
 8001a86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001a8a:	bf00      	nop
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001aa0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001aa4:	f023 0301 	bic.w	r3, r3, #1
 8001aa8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001aba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d101      	bne.n	8001ace <LL_RCC_LSI1_IsReady+0x18>
 8001aca:	2301      	movs	r3, #1
 8001acc:	e000      	b.n	8001ad0 <LL_RCC_LSI1_IsReady+0x1a>
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr

08001ada <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001ada:	b480      	push	{r7}
 8001adc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001ade:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ae6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001aea:	f043 0304 	orr.w	r3, r3, #4
 8001aee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001af2:	bf00      	nop
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001b00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b0c:	f023 0304 	bic.w	r3, r3, #4
 8001b10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d101      	bne.n	8001b36 <LL_RCC_LSI2_IsReady+0x18>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <LL_RCC_LSI2_IsReady+0x1a>
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001b4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b52:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	021b      	lsls	r3, r3, #8
 8001b5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001b74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6013      	str	r3, [r2, #0]
}
 8001b84:	bf00      	nop
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001b92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b9c:	f023 0301 	bic.w	r3, r3, #1
 8001ba0:	6013      	str	r3, [r2, #0]
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001bb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d101      	bne.n	8001bc2 <LL_RCC_MSI_IsReady+0x16>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <LL_RCC_MSI_IsReady+0x18>
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001bd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001be0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	600b      	str	r3, [r1, #0]
}
 8001bea:	bf00      	nop
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001bfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c06:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2bb0      	cmp	r3, #176	; 0xb0
 8001c0c:	d901      	bls.n	8001c12 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001c0e:	23b0      	movs	r3, #176	; 0xb0
 8001c10:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001c12:	687b      	ldr	r3, [r7, #4]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001c28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	604b      	str	r3, [r1, #4]
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001c52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f023 0203 	bic.w	r2, r3, #3
 8001c5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	608b      	str	r3, [r1, #8]
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 030c 	and.w	r3, r3, #12
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001c92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	608b      	str	r3, [r1, #8]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cbe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001cc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001ce6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001cee:	f023 020f 	bic.w	r2, r3, #15
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	091b      	lsrs	r3, r3, #4
 8001cf6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001d14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	608b      	str	r3, [r1, #8]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001d3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	608b      	str	r3, [r1, #8]
}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8001d78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d7c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001d80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001d92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d96:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001daa:	b480      	push	{r7}
 8001dac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001dae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001dc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001dde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001de8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dec:	6013      	str	r3, [r2, #0]
}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001dfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e0a:	6013      	str	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001e1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e28:	d101      	bne.n	8001e2e <LL_RCC_PLL_IsReady+0x18>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e000      	b.n	8001e30 <LL_RCC_PLL_IsReady+0x1a>
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001e3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	0a1b      	lsrs	r3, r3, #8
 8001e46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001e58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001e70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001ea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eae:	d101      	bne.n	8001eb4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e000      	b.n	8001eb6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001ec4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ec8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ed4:	d101      	bne.n	8001eda <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr

08001ee6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001eea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eee:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001efa:	d101      	bne.n	8001f00 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001efc:	2301      	movs	r3, #1
 8001efe:	e000      	b.n	8001f02 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f1e:	d101      	bne.n	8001f24 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001f20:	2301      	movs	r3, #1
 8001f22:	e000      	b.n	8001f26 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001f34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f3e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001f42:	d101      	bne.n	8001f48 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001f44:	2301      	movs	r3, #1
 8001f46:	e000      	b.n	8001f4a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b08d      	sub	sp, #52	; 0x34
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e363      	b.n	800262e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0320 	and.w	r3, r3, #32
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	f000 808d 	beq.w	800208e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f74:	f7ff fe7d 	bl	8001c72 <LL_RCC_GetSysClkSource>
 8001f78:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f7a:	f7ff ff83 	bl	8001e84 <LL_RCC_PLL_GetMainSource>
 8001f7e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d005      	beq.n	8001f92 <HAL_RCC_OscConfig+0x3e>
 8001f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f88:	2b0c      	cmp	r3, #12
 8001f8a:	d147      	bne.n	800201c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d144      	bne.n	800201c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	69db      	ldr	r3, [r3, #28]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e347      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001fa2:	f7ff fe28 	bl	8001bf6 <LL_RCC_MSI_GetRange>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	429c      	cmp	r4, r3
 8001faa:	d914      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f000 fd61 	bl	8002a78 <RCC_SetFlashLatencyFromMSIRange>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e336      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff fe02 	bl	8001bce <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a1b      	ldr	r3, [r3, #32]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fe26 	bl	8001c20 <LL_RCC_MSI_SetCalibTrimming>
 8001fd4:	e013      	b.n	8001ffe <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff fdf7 	bl	8001bce <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff fe1b 	bl	8001c20 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 fd42 	bl	8002a78 <RCC_SetFlashLatencyFromMSIRange>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e317      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001ffe:	f000 fcc9 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 8002002:	4603      	mov	r3, r0
 8002004:	4aa4      	ldr	r2, [pc, #656]	; (8002298 <HAL_RCC_OscConfig+0x344>)
 8002006:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002008:	4ba4      	ldr	r3, [pc, #656]	; (800229c <HAL_RCC_OscConfig+0x348>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f7fe fd6d 	bl	8000aec <HAL_InitTick>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d039      	beq.n	800208c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e308      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d01e      	beq.n	8002062 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002024:	f7ff fda4 	bl	8001b70 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002028:	f7fe ff80 	bl	8000f2c <HAL_GetTick>
 800202c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002030:	f7fe ff7c 	bl	8000f2c <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e2f5      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002042:	f7ff fdb3 	bl	8001bac <LL_RCC_MSI_IsReady>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0f1      	beq.n	8002030 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff fdbc 	bl	8001bce <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fde0 	bl	8001c20 <LL_RCC_MSI_SetCalibTrimming>
 8002060:	e015      	b.n	800208e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002062:	f7ff fd94 	bl	8001b8e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002066:	f7fe ff61 	bl	8000f2c <HAL_GetTick>
 800206a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800206c:	e008      	b.n	8002080 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800206e:	f7fe ff5d 	bl	8000f2c <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b02      	cmp	r3, #2
 800207a:	d901      	bls.n	8002080 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e2d6      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002080:	f7ff fd94 	bl	8001bac <LL_RCC_MSI_IsReady>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f1      	bne.n	800206e <HAL_RCC_OscConfig+0x11a>
 800208a:	e000      	b.n	800208e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800208c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d047      	beq.n	800212a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800209a:	f7ff fdea 	bl	8001c72 <LL_RCC_GetSysClkSource>
 800209e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020a0:	f7ff fef0 	bl	8001e84 <LL_RCC_PLL_GetMainSource>
 80020a4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80020a6:	6a3b      	ldr	r3, [r7, #32]
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d005      	beq.n	80020b8 <HAL_RCC_OscConfig+0x164>
 80020ac:	6a3b      	ldr	r3, [r7, #32]
 80020ae:	2b0c      	cmp	r3, #12
 80020b0:	d108      	bne.n	80020c4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	2b03      	cmp	r3, #3
 80020b6:	d105      	bne.n	80020c4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d134      	bne.n	800212a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e2b4      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020cc:	d102      	bne.n	80020d4 <HAL_RCC_OscConfig+0x180>
 80020ce:	f7ff fbd1 	bl	8001874 <LL_RCC_HSE_Enable>
 80020d2:	e001      	b.n	80020d8 <HAL_RCC_OscConfig+0x184>
 80020d4:	f7ff fbdd 	bl	8001892 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d012      	beq.n	8002106 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e0:	f7fe ff24 	bl	8000f2c <HAL_GetTick>
 80020e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020e8:	f7fe ff20 	bl	8000f2c <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b64      	cmp	r3, #100	; 0x64
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e299      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80020fa:	f7ff fbd9 	bl	80018b0 <LL_RCC_HSE_IsReady>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f1      	beq.n	80020e8 <HAL_RCC_OscConfig+0x194>
 8002104:	e011      	b.n	800212a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002106:	f7fe ff11 	bl	8000f2c <HAL_GetTick>
 800210a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800210c:	e008      	b.n	8002120 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800210e:	f7fe ff0d 	bl	8000f2c <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b64      	cmp	r3, #100	; 0x64
 800211a:	d901      	bls.n	8002120 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e286      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002120:	f7ff fbc6 	bl	80018b0 <LL_RCC_HSE_IsReady>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1f1      	bne.n	800210e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d04c      	beq.n	80021d0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002136:	f7ff fd9c 	bl	8001c72 <LL_RCC_GetSysClkSource>
 800213a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800213c:	f7ff fea2 	bl	8001e84 <LL_RCC_PLL_GetMainSource>
 8002140:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	2b04      	cmp	r3, #4
 8002146:	d005      	beq.n	8002154 <HAL_RCC_OscConfig+0x200>
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	2b0c      	cmp	r3, #12
 800214c:	d10e      	bne.n	800216c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	2b02      	cmp	r3, #2
 8002152:	d10b      	bne.n	800216c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e266      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff fbe5 	bl	8001934 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800216a:	e031      	b.n	80021d0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d019      	beq.n	80021a8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002174:	f7ff fbae 	bl	80018d4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002178:	f7fe fed8 	bl	8000f2c <HAL_GetTick>
 800217c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002180:	f7fe fed4 	bl	8000f2c <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e24d      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002192:	f7ff fbbd 	bl	8001910 <LL_RCC_HSI_IsReady>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0f1      	beq.n	8002180 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff fbc7 	bl	8001934 <LL_RCC_HSI_SetCalibTrimming>
 80021a6:	e013      	b.n	80021d0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021a8:	f7ff fba3 	bl	80018f2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ac:	f7fe febe 	bl	8000f2c <HAL_GetTick>
 80021b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021b4:	f7fe feba 	bl	8000f2c <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e233      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80021c6:	f7ff fba3 	bl	8001910 <LL_RCC_HSI_IsReady>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1f1      	bne.n	80021b4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0308 	and.w	r3, r3, #8
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d106      	bne.n	80021ea <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80a3 	beq.w	8002330 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d076      	beq.n	80022e0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0310 	and.w	r3, r3, #16
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d046      	beq.n	800228c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80021fe:	f7ff fc5a 	bl	8001ab6 <LL_RCC_LSI1_IsReady>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d113      	bne.n	8002230 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002208:	f7ff fc33 	bl	8001a72 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800220c:	f7fe fe8e 	bl	8000f2c <HAL_GetTick>
 8002210:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002214:	f7fe fe8a 	bl	8000f2c <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e203      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002226:	f7ff fc46 	bl	8001ab6 <LL_RCC_LSI1_IsReady>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0f1      	beq.n	8002214 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002230:	f7ff fc53 	bl	8001ada <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002234:	f7fe fe7a 	bl	8000f2c <HAL_GetTick>
 8002238:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800223c:	f7fe fe76 	bl	8000f2c <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b03      	cmp	r3, #3
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e1ef      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800224e:	f7ff fc66 	bl	8001b1e <LL_RCC_LSI2_IsReady>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d0f1      	beq.n	800223c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff fc70 	bl	8001b42 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002262:	f7ff fc17 	bl	8001a94 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002266:	f7fe fe61 	bl	8000f2c <HAL_GetTick>
 800226a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800226e:	f7fe fe5d 	bl	8000f2c <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e1d6      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002280:	f7ff fc19 	bl	8001ab6 <LL_RCC_LSI1_IsReady>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f1      	bne.n	800226e <HAL_RCC_OscConfig+0x31a>
 800228a:	e051      	b.n	8002330 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800228c:	f7ff fbf1 	bl	8001a72 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002290:	f7fe fe4c 	bl	8000f2c <HAL_GetTick>
 8002294:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002296:	e00c      	b.n	80022b2 <HAL_RCC_OscConfig+0x35e>
 8002298:	20000004 	.word	0x20000004
 800229c:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80022a0:	f7fe fe44 	bl	8000f2c <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e1bd      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80022b2:	f7ff fc00 	bl	8001ab6 <LL_RCC_LSI1_IsReady>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0f1      	beq.n	80022a0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80022bc:	f7ff fc1e 	bl	8001afc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80022c2:	f7fe fe33 	bl	8000f2c <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e1ac      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80022d4:	f7ff fc23 	bl	8001b1e <LL_RCC_LSI2_IsReady>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f1      	bne.n	80022c2 <HAL_RCC_OscConfig+0x36e>
 80022de:	e027      	b.n	8002330 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80022e0:	f7ff fc0c 	bl	8001afc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e4:	f7fe fe22 	bl	8000f2c <HAL_GetTick>
 80022e8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80022ec:	f7fe fe1e 	bl	8000f2c <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b03      	cmp	r3, #3
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e197      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80022fe:	f7ff fc0e 	bl	8001b1e <LL_RCC_LSI2_IsReady>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1f1      	bne.n	80022ec <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002308:	f7ff fbc4 	bl	8001a94 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230c:	f7fe fe0e 	bl	8000f2c <HAL_GetTick>
 8002310:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002314:	f7fe fe0a 	bl	8000f2c <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e183      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002326:	f7ff fbc6 	bl	8001ab6 <LL_RCC_LSI1_IsReady>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1f1      	bne.n	8002314 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b00      	cmp	r3, #0
 800233a:	d05b      	beq.n	80023f4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800233c:	4ba7      	ldr	r3, [pc, #668]	; (80025dc <HAL_RCC_OscConfig+0x688>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002344:	2b00      	cmp	r3, #0
 8002346:	d114      	bne.n	8002372 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002348:	f7ff fa12 	bl	8001770 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800234c:	f7fe fdee 	bl	8000f2c <HAL_GetTick>
 8002350:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002354:	f7fe fdea 	bl	8000f2c <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e163      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002366:	4b9d      	ldr	r3, [pc, #628]	; (80025dc <HAL_RCC_OscConfig+0x688>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0f0      	beq.n	8002354 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d102      	bne.n	8002380 <HAL_RCC_OscConfig+0x42c>
 800237a:	f7ff fb24 	bl	80019c6 <LL_RCC_LSE_Enable>
 800237e:	e00c      	b.n	800239a <HAL_RCC_OscConfig+0x446>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b05      	cmp	r3, #5
 8002386:	d104      	bne.n	8002392 <HAL_RCC_OscConfig+0x43e>
 8002388:	f7ff fb3f 	bl	8001a0a <LL_RCC_LSE_EnableBypass>
 800238c:	f7ff fb1b 	bl	80019c6 <LL_RCC_LSE_Enable>
 8002390:	e003      	b.n	800239a <HAL_RCC_OscConfig+0x446>
 8002392:	f7ff fb29 	bl	80019e8 <LL_RCC_LSE_Disable>
 8002396:	f7ff fb49 	bl	8001a2c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d014      	beq.n	80023cc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a2:	f7fe fdc3 	bl	8000f2c <HAL_GetTick>
 80023a6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80023a8:	e00a      	b.n	80023c0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023aa:	f7fe fdbf 	bl	8000f2c <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e136      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80023c0:	f7ff fb45 	bl	8001a4e <LL_RCC_LSE_IsReady>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d0ef      	beq.n	80023aa <HAL_RCC_OscConfig+0x456>
 80023ca:	e013      	b.n	80023f4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023cc:	f7fe fdae 	bl	8000f2c <HAL_GetTick>
 80023d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80023d2:	e00a      	b.n	80023ea <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d4:	f7fe fdaa 	bl	8000f2c <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e121      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80023ea:	f7ff fb30 	bl	8001a4e <LL_RCC_LSE_IsReady>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d1ef      	bne.n	80023d4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d02c      	beq.n	800245a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002404:	2b00      	cmp	r3, #0
 8002406:	d014      	beq.n	8002432 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002408:	f7ff faa9 	bl	800195e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800240c:	f7fe fd8e 	bl	8000f2c <HAL_GetTick>
 8002410:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002412:	e008      	b.n	8002426 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002414:	f7fe fd8a 	bl	8000f2c <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e103      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002426:	f7ff fabc 	bl	80019a2 <LL_RCC_HSI48_IsReady>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0f1      	beq.n	8002414 <HAL_RCC_OscConfig+0x4c0>
 8002430:	e013      	b.n	800245a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002432:	f7ff faa5 	bl	8001980 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002436:	f7fe fd79 	bl	8000f2c <HAL_GetTick>
 800243a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800243e:	f7fe fd75 	bl	8000f2c <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e0ee      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002450:	f7ff faa7 	bl	80019a2 <LL_RCC_HSI48_IsReady>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f1      	bne.n	800243e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 80e4 	beq.w	800262c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002464:	f7ff fc05 	bl	8001c72 <LL_RCC_GetSysClkSource>
 8002468:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800246a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002476:	2b02      	cmp	r3, #2
 8002478:	f040 80b4 	bne.w	80025e4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f003 0203 	and.w	r2, r3, #3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002486:	429a      	cmp	r2, r3
 8002488:	d123      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002494:	429a      	cmp	r2, r3
 8002496:	d11c      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	0a1b      	lsrs	r3, r3, #8
 800249c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d114      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d10d      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d106      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d05d      	beq.n	800258e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	2b0c      	cmp	r3, #12
 80024d6:	d058      	beq.n	800258a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80024d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e0a1      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80024ea:	f7ff fc85 	bl	8001df8 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80024ee:	f7fe fd1d 	bl	8000f2c <HAL_GetTick>
 80024f2:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024f6:	f7fe fd19 	bl	8000f2c <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e092      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002508:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1ef      	bne.n	80024f6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002516:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	4b30      	ldr	r3, [pc, #192]	; (80025e0 <HAL_RCC_OscConfig+0x68c>)
 800251e:	4013      	ands	r3, r2
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002528:	4311      	orrs	r1, r2
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800252e:	0212      	lsls	r2, r2, #8
 8002530:	4311      	orrs	r1, r2
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002536:	4311      	orrs	r1, r2
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800253c:	4311      	orrs	r1, r2
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002542:	430a      	orrs	r2, r1
 8002544:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002548:	4313      	orrs	r3, r2
 800254a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800254c:	f7ff fc45 	bl	8001dda <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002550:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800255a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800255e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002560:	f7fe fce4 	bl	8000f2c <HAL_GetTick>
 8002564:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002568:	f7fe fce0 	bl	8000f2c <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e059      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800257a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d0ef      	beq.n	8002568 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002588:	e050      	b.n	800262c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e04f      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800258e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d147      	bne.n	800262c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800259c:	f7ff fc1d 	bl	8001dda <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025b0:	f7fe fcbc 	bl	8000f2c <HAL_GetTick>
 80025b4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b8:	f7fe fcb8 	bl	8000f2c <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e031      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0ef      	beq.n	80025b8 <HAL_RCC_OscConfig+0x664>
 80025d8:	e028      	b.n	800262c <HAL_RCC_OscConfig+0x6d8>
 80025da:	bf00      	nop
 80025dc:	58000400 	.word	0x58000400
 80025e0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	2b0c      	cmp	r3, #12
 80025e8:	d01e      	beq.n	8002628 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ea:	f7ff fc05 	bl	8001df8 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ee:	f7fe fc9d 	bl	8000f2c <HAL_GetTick>
 80025f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f6:	f7fe fc99 	bl	8000f2c <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e012      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002608:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1ef      	bne.n	80025f6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002616:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002620:	4b05      	ldr	r3, [pc, #20]	; (8002638 <HAL_RCC_OscConfig+0x6e4>)
 8002622:	4013      	ands	r3, r2
 8002624:	60cb      	str	r3, [r1, #12]
 8002626:	e001      	b.n	800262c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3734      	adds	r7, #52	; 0x34
 8002632:	46bd      	mov	sp, r7
 8002634:	bd90      	pop	{r4, r7, pc}
 8002636:	bf00      	nop
 8002638:	eefefffc 	.word	0xeefefffc

0800263c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d101      	bne.n	8002650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e12d      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002650:	4b98      	ldr	r3, [pc, #608]	; (80028b4 <HAL_RCC_ClockConfig+0x278>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0307 	and.w	r3, r3, #7
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d91b      	bls.n	8002696 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b95      	ldr	r3, [pc, #596]	; (80028b4 <HAL_RCC_ClockConfig+0x278>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f023 0207 	bic.w	r2, r3, #7
 8002666:	4993      	ldr	r1, [pc, #588]	; (80028b4 <HAL_RCC_ClockConfig+0x278>)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	4313      	orrs	r3, r2
 800266c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800266e:	f7fe fc5d 	bl	8000f2c <HAL_GetTick>
 8002672:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002674:	e008      	b.n	8002688 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002676:	f7fe fc59 	bl	8000f2c <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e111      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002688:	4b8a      	ldr	r3, [pc, #552]	; (80028b4 <HAL_RCC_ClockConfig+0x278>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	d1ef      	bne.n	8002676 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d016      	beq.n	80026d0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff faef 	bl	8001c8a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80026ac:	f7fe fc3e 	bl	8000f2c <HAL_GetTick>
 80026b0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80026b4:	f7fe fc3a 	bl	8000f2c <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e0f2      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80026c6:	f7ff fbe9 	bl	8001e9c <LL_RCC_IsActiveFlag_HPRE>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0f1      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0320 	and.w	r3, r3, #32
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d016      	beq.n	800270a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff fae6 	bl	8001cb2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80026e6:	f7fe fc21 	bl	8000f2c <HAL_GetTick>
 80026ea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80026ec:	e008      	b.n	8002700 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80026ee:	f7fe fc1d 	bl	8000f2c <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e0d5      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002700:	f7ff fbde 	bl	8001ec0 <LL_RCC_IsActiveFlag_C2HPRE>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0f1      	beq.n	80026ee <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002712:	2b00      	cmp	r3, #0
 8002714:	d016      	beq.n	8002744 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff fadf 	bl	8001cde <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002720:	f7fe fc04 	bl	8000f2c <HAL_GetTick>
 8002724:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002726:	e008      	b.n	800273a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002728:	f7fe fc00 	bl	8000f2c <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e0b8      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800273a:	f7ff fbd4 	bl	8001ee6 <LL_RCC_IsActiveFlag_SHDHPRE>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d0f1      	beq.n	8002728 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d016      	beq.n	800277e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fad9 	bl	8001d0c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800275a:	f7fe fbe7 	bl	8000f2c <HAL_GetTick>
 800275e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002760:	e008      	b.n	8002774 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002762:	f7fe fbe3 	bl	8000f2c <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d901      	bls.n	8002774 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e09b      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002774:	f7ff fbca 	bl	8001f0c <LL_RCC_IsActiveFlag_PPRE1>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d0f1      	beq.n	8002762 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0308 	and.w	r3, r3, #8
 8002786:	2b00      	cmp	r3, #0
 8002788:	d017      	beq.n	80027ba <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff facf 	bl	8001d34 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002796:	f7fe fbc9 	bl	8000f2c <HAL_GetTick>
 800279a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800279e:	f7fe fbc5 	bl	8000f2c <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e07d      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80027b0:	f7ff fbbe 	bl	8001f30 <LL_RCC_IsActiveFlag_PPRE2>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0f1      	beq.n	800279e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d043      	beq.n	800284e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d106      	bne.n	80027dc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80027ce:	f7ff f86f 	bl	80018b0 <LL_RCC_HSE_IsReady>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d11e      	bne.n	8002816 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e067      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	d106      	bne.n	80027f2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80027e4:	f7ff fb17 	bl	8001e16 <LL_RCC_PLL_IsReady>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d113      	bne.n	8002816 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e05c      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d106      	bne.n	8002808 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80027fa:	f7ff f9d7 	bl	8001bac <LL_RCC_MSI_IsReady>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d108      	bne.n	8002816 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e051      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002808:	f7ff f882 	bl	8001910 <LL_RCC_HSI_IsReady>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d101      	bne.n	8002816 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e04a      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff fa15 	bl	8001c4a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002820:	f7fe fb84 	bl	8000f2c <HAL_GetTick>
 8002824:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002826:	e00a      	b.n	800283e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002828:	f7fe fb80 	bl	8000f2c <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	f241 3288 	movw	r2, #5000	; 0x1388
 8002836:	4293      	cmp	r3, r2
 8002838:	d901      	bls.n	800283e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e036      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283e:	f7ff fa18 	bl	8001c72 <LL_RCC_GetSysClkSource>
 8002842:	4602      	mov	r2, r0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	429a      	cmp	r2, r3
 800284c:	d1ec      	bne.n	8002828 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800284e:	4b19      	ldr	r3, [pc, #100]	; (80028b4 <HAL_RCC_ClockConfig+0x278>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d21b      	bcs.n	8002894 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800285c:	4b15      	ldr	r3, [pc, #84]	; (80028b4 <HAL_RCC_ClockConfig+0x278>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f023 0207 	bic.w	r2, r3, #7
 8002864:	4913      	ldr	r1, [pc, #76]	; (80028b4 <HAL_RCC_ClockConfig+0x278>)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	4313      	orrs	r3, r2
 800286a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800286c:	f7fe fb5e 	bl	8000f2c <HAL_GetTick>
 8002870:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002872:	e008      	b.n	8002886 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002874:	f7fe fb5a 	bl	8000f2c <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e012      	b.n	80028ac <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002886:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <HAL_RCC_ClockConfig+0x278>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0307 	and.w	r3, r3, #7
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	429a      	cmp	r2, r3
 8002892:	d1ef      	bne.n	8002874 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002894:	f000 f87e 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 8002898:	4603      	mov	r3, r0
 800289a:	4a07      	ldr	r2, [pc, #28]	; (80028b8 <HAL_RCC_ClockConfig+0x27c>)
 800289c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800289e:	f7fe fb51 	bl	8000f44 <HAL_GetTickPrio>
 80028a2:	4603      	mov	r3, r0
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fe f921 	bl	8000aec <HAL_InitTick>
 80028aa:	4603      	mov	r3, r0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	58004000 	.word	0x58004000
 80028b8:	20000004 	.word	0x20000004

080028bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028bc:	b590      	push	{r4, r7, lr}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028c2:	f7ff f9d6 	bl	8001c72 <LL_RCC_GetSysClkSource>
 80028c6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10a      	bne.n	80028e4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80028ce:	f7ff f992 	bl	8001bf6 <LL_RCC_MSI_GetRange>
 80028d2:	4603      	mov	r3, r0
 80028d4:	091b      	lsrs	r3, r3, #4
 80028d6:	f003 030f 	and.w	r3, r3, #15
 80028da:	4a2b      	ldr	r2, [pc, #172]	; (8002988 <HAL_RCC_GetSysClockFreq+0xcc>)
 80028dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	e04b      	b.n	800297c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b04      	cmp	r3, #4
 80028e8:	d102      	bne.n	80028f0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028ea:	4b28      	ldr	r3, [pc, #160]	; (800298c <HAL_RCC_GetSysClockFreq+0xd0>)
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	e045      	b.n	800297c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b08      	cmp	r3, #8
 80028f4:	d10a      	bne.n	800290c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80028f6:	f7fe ffab 	bl	8001850 <LL_RCC_HSE_IsEnabledDiv2>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d102      	bne.n	8002906 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002900:	4b22      	ldr	r3, [pc, #136]	; (800298c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	e03a      	b.n	800297c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002906:	4b22      	ldr	r3, [pc, #136]	; (8002990 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	e037      	b.n	800297c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800290c:	f7ff faba 	bl	8001e84 <LL_RCC_PLL_GetMainSource>
 8002910:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	2b02      	cmp	r3, #2
 8002916:	d003      	beq.n	8002920 <HAL_RCC_GetSysClockFreq+0x64>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	2b03      	cmp	r3, #3
 800291c:	d003      	beq.n	8002926 <HAL_RCC_GetSysClockFreq+0x6a>
 800291e:	e00d      	b.n	800293c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002920:	4b1a      	ldr	r3, [pc, #104]	; (800298c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002922:	60bb      	str	r3, [r7, #8]
        break;
 8002924:	e015      	b.n	8002952 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002926:	f7fe ff93 	bl	8001850 <LL_RCC_HSE_IsEnabledDiv2>
 800292a:	4603      	mov	r3, r0
 800292c:	2b01      	cmp	r3, #1
 800292e:	d102      	bne.n	8002936 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002930:	4b16      	ldr	r3, [pc, #88]	; (800298c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002932:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002934:	e00d      	b.n	8002952 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002936:	4b16      	ldr	r3, [pc, #88]	; (8002990 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002938:	60bb      	str	r3, [r7, #8]
        break;
 800293a:	e00a      	b.n	8002952 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800293c:	f7ff f95b 	bl	8001bf6 <LL_RCC_MSI_GetRange>
 8002940:	4603      	mov	r3, r0
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	f003 030f 	and.w	r3, r3, #15
 8002948:	4a0f      	ldr	r2, [pc, #60]	; (8002988 <HAL_RCC_GetSysClockFreq+0xcc>)
 800294a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294e:	60bb      	str	r3, [r7, #8]
        break;
 8002950:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002952:	f7ff fa72 	bl	8001e3a <LL_RCC_PLL_GetN>
 8002956:	4602      	mov	r2, r0
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	fb03 f402 	mul.w	r4, r3, r2
 800295e:	f7ff fa85 	bl	8001e6c <LL_RCC_PLL_GetDivider>
 8002962:	4603      	mov	r3, r0
 8002964:	091b      	lsrs	r3, r3, #4
 8002966:	3301      	adds	r3, #1
 8002968:	fbb4 f4f3 	udiv	r4, r4, r3
 800296c:	f7ff fa72 	bl	8001e54 <LL_RCC_PLL_GetR>
 8002970:	4603      	mov	r3, r0
 8002972:	0f5b      	lsrs	r3, r3, #29
 8002974:	3301      	adds	r3, #1
 8002976:	fbb4 f3f3 	udiv	r3, r4, r3
 800297a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800297c:	68fb      	ldr	r3, [r7, #12]
}
 800297e:	4618      	mov	r0, r3
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	bd90      	pop	{r4, r7, pc}
 8002986:	bf00      	nop
 8002988:	0800830c 	.word	0x0800830c
 800298c:	00f42400 	.word	0x00f42400
 8002990:	01e84800 	.word	0x01e84800

08002994 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002994:	b598      	push	{r3, r4, r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002998:	f7ff ff90 	bl	80028bc <HAL_RCC_GetSysClockFreq>
 800299c:	4604      	mov	r4, r0
 800299e:	f7ff f9dd 	bl	8001d5c <LL_RCC_GetAHBPrescaler>
 80029a2:	4603      	mov	r3, r0
 80029a4:	091b      	lsrs	r3, r3, #4
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	4a03      	ldr	r2, [pc, #12]	; (80029b8 <HAL_RCC_GetHCLKFreq+0x24>)
 80029ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	bd98      	pop	{r3, r4, r7, pc}
 80029b8:	080082ac 	.word	0x080082ac

080029bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029bc:	b598      	push	{r3, r4, r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80029c0:	f7ff ffe8 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029c4:	4604      	mov	r4, r0
 80029c6:	f7ff f9f0 	bl	8001daa <LL_RCC_GetAPB1Prescaler>
 80029ca:	4603      	mov	r3, r0
 80029cc:	0a1b      	lsrs	r3, r3, #8
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	4a04      	ldr	r2, [pc, #16]	; (80029e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d8:	f003 031f 	and.w	r3, r3, #31
 80029dc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	bd98      	pop	{r3, r4, r7, pc}
 80029e4:	080082ec 	.word	0x080082ec

080029e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029e8:	b598      	push	{r3, r4, r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80029ec:	f7ff ffd2 	bl	8002994 <HAL_RCC_GetHCLKFreq>
 80029f0:	4604      	mov	r4, r0
 80029f2:	f7ff f9e6 	bl	8001dc2 <LL_RCC_GetAPB2Prescaler>
 80029f6:	4603      	mov	r3, r0
 80029f8:	0adb      	lsrs	r3, r3, #11
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	4a04      	ldr	r2, [pc, #16]	; (8002a10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a04:	f003 031f 	and.w	r3, r3, #31
 8002a08:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	bd98      	pop	{r3, r4, r7, pc}
 8002a10:	080082ec 	.word	0x080082ec

08002a14 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	226f      	movs	r2, #111	; 0x6f
 8002a22:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002a24:	f7ff f925 	bl	8001c72 <LL_RCC_GetSysClkSource>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002a2e:	f7ff f995 	bl	8001d5c <LL_RCC_GetAHBPrescaler>
 8002a32:	4602      	mov	r2, r0
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002a38:	f7ff f9b7 	bl	8001daa <LL_RCC_GetAPB1Prescaler>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002a42:	f7ff f9be 	bl	8001dc2 <LL_RCC_GetAPB2Prescaler>
 8002a46:	4602      	mov	r2, r0
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002a4c:	f7ff f992 	bl	8001d74 <LL_C2_RCC_GetAHBPrescaler>
 8002a50:	4602      	mov	r2, r0
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8002a56:	f7ff f99a 	bl	8001d8e <LL_RCC_GetAHB4Prescaler>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002a60:	4b04      	ldr	r3, [pc, #16]	; (8002a74 <HAL_RCC_GetClockConfig+0x60>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0207 	and.w	r2, r3, #7
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	601a      	str	r2, [r3, #0]
}
 8002a6c:	bf00      	nop
 8002a6e:	3708      	adds	r7, #8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	58004000 	.word	0x58004000

08002a78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002a78:	b590      	push	{r4, r7, lr}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2bb0      	cmp	r3, #176	; 0xb0
 8002a84:	d903      	bls.n	8002a8e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002a86:	4b15      	ldr	r3, [pc, #84]	; (8002adc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	e007      	b.n	8002a9e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	091b      	lsrs	r3, r3, #4
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	4a11      	ldr	r2, [pc, #68]	; (8002adc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002a9e:	f7ff f976 	bl	8001d8e <LL_RCC_GetAHB4Prescaler>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	091b      	lsrs	r3, r3, #4
 8002aa6:	f003 030f 	and.w	r3, r3, #15
 8002aaa:	4a0d      	ldr	r2, [pc, #52]	; (8002ae0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	4a0a      	ldr	r2, [pc, #40]	; (8002ae4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002abc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac0:	0c9c      	lsrs	r4, r3, #18
 8002ac2:	f7fe feb7 	bl	8001834 <HAL_PWREx_GetVoltageRange>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4620      	mov	r0, r4
 8002acc:	f000 f80c 	bl	8002ae8 <RCC_SetFlashLatency>
 8002ad0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd90      	pop	{r4, r7, pc}
 8002ada:	bf00      	nop
 8002adc:	0800830c 	.word	0x0800830c
 8002ae0:	080082ac 	.word	0x080082ac
 8002ae4:	431bde83 	.word	0x431bde83

08002ae8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002ae8:	b590      	push	{r4, r7, lr}
 8002aea:	b093      	sub	sp, #76	; 0x4c
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002af2:	4b37      	ldr	r3, [pc, #220]	; (8002bd0 <RCC_SetFlashLatency+0xe8>)
 8002af4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002af8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002afa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002afe:	4a35      	ldr	r2, [pc, #212]	; (8002bd4 <RCC_SetFlashLatency+0xec>)
 8002b00:	f107 031c 	add.w	r3, r7, #28
 8002b04:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002b0a:	4b33      	ldr	r3, [pc, #204]	; (8002bd8 <RCC_SetFlashLatency+0xf0>)
 8002b0c:	f107 040c 	add.w	r4, r7, #12
 8002b10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002b16:	2300      	movs	r3, #0
 8002b18:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b20:	d11a      	bne.n	8002b58 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	643b      	str	r3, [r7, #64]	; 0x40
 8002b26:	e013      	b.n	8002b50 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002b28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	3348      	adds	r3, #72	; 0x48
 8002b2e:	443b      	add	r3, r7
 8002b30:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d807      	bhi.n	8002b4a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002b3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	3348      	adds	r3, #72	; 0x48
 8002b40:	443b      	add	r3, r7
 8002b42:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002b46:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002b48:	e020      	b.n	8002b8c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002b4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	643b      	str	r3, [r7, #64]	; 0x40
 8002b50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b52:	2b03      	cmp	r3, #3
 8002b54:	d9e8      	bls.n	8002b28 <RCC_SetFlashLatency+0x40>
 8002b56:	e019      	b.n	8002b8c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b5c:	e013      	b.n	8002b86 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002b5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	3348      	adds	r3, #72	; 0x48
 8002b64:	443b      	add	r3, r7
 8002b66:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d807      	bhi.n	8002b80 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002b70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	3348      	adds	r3, #72	; 0x48
 8002b76:	443b      	add	r3, r7
 8002b78:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002b7c:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002b7e:	e005      	b.n	8002b8c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b82:	3301      	adds	r3, #1
 8002b84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d9e8      	bls.n	8002b5e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002b8c:	4b13      	ldr	r3, [pc, #76]	; (8002bdc <RCC_SetFlashLatency+0xf4>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f023 0207 	bic.w	r2, r3, #7
 8002b94:	4911      	ldr	r1, [pc, #68]	; (8002bdc <RCC_SetFlashLatency+0xf4>)
 8002b96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002b9c:	f7fe f9c6 	bl	8000f2c <HAL_GetTick>
 8002ba0:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002ba2:	e008      	b.n	8002bb6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002ba4:	f7fe f9c2 	bl	8000f2c <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e007      	b.n	8002bc6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002bb6:	4b09      	ldr	r3, [pc, #36]	; (8002bdc <RCC_SetFlashLatency+0xf4>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d1ef      	bne.n	8002ba4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	374c      	adds	r7, #76	; 0x4c
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd90      	pop	{r4, r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	08008268 	.word	0x08008268
 8002bd4:	08008278 	.word	0x08008278
 8002bd8:	08008284 	.word	0x08008284
 8002bdc:	58004000 	.word	0x58004000

08002be0 <LL_RCC_LSE_IsEnabled>:
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002be4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <LL_RCC_LSE_IsEnabled+0x18>
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e000      	b.n	8002bfa <LL_RCC_LSE_IsEnabled+0x1a>
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <LL_RCC_LSE_IsReady>:
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002c08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d101      	bne.n	8002c1c <LL_RCC_LSE_IsReady+0x18>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <LL_RCC_LSE_IsReady+0x1a>
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <LL_RCC_MSI_EnablePLLMode>:
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002c2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c36:	f043 0304 	orr.w	r3, r3, #4
 8002c3a:	6013      	str	r3, [r2, #0]
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr

08002c46 <LL_RCC_SetRFWKPClockSource>:
{
 8002c46:	b480      	push	{r7}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002c4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c56:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <LL_RCC_SetSMPSClockSource>:
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002c7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c80:	f023 0203 	bic.w	r2, r3, #3
 8002c84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <LL_RCC_SetSMPSPrescaler>:
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002ca2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002cac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <LL_RCC_SetUSARTClockSource>:
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002cca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cd2:	f023 0203 	bic.w	r2, r3, #3
 8002cd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <LL_RCC_SetLPUARTClockSource>:
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002cf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cfe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <LL_RCC_SetI2CClockSource>:
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b083      	sub	sp, #12
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d26:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	091b      	lsrs	r3, r3, #4
 8002d2e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002d32:	43db      	mvns	r3, r3
 8002d34:	401a      	ands	r2, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	011b      	lsls	r3, r3, #4
 8002d3a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002d3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d42:	4313      	orrs	r3, r2
 8002d44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <LL_RCC_SetLPTIMClockSource>:
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002d5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d60:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	0c1b      	lsrs	r3, r3, #16
 8002d68:	041b      	lsls	r3, r3, #16
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	401a      	ands	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	041b      	lsls	r3, r3, #16
 8002d72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d76:	4313      	orrs	r3, r2
 8002d78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <LL_RCC_SetSAIClockSource>:
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002d90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d98:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <LL_RCC_SetRNGClockSource>:
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002dbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002dc8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <LL_RCC_SetCLK48ClockSource>:
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002df4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <LL_RCC_SetUSBClockSource>:
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7ff ffe3 	bl	8002de0 <LL_RCC_SetCLK48ClockSource>
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <LL_RCC_SetADCClockSource>:
{
 8002e22:	b480      	push	{r7}
 8002e24:	b083      	sub	sp, #12
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002e2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e32:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e42:	bf00      	nop
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr

08002e4e <LL_RCC_SetRTCClockSource>:
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b083      	sub	sp, #12
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002e56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <LL_RCC_GetRTCClockSource>:
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002e7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <LL_RCC_ForceBackupDomainReset>:
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002e98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ea8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002eac:	bf00      	nop
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002eba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002ece:	bf00      	nop
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <LL_RCC_PLLSAI1_Enable>:
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002edc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ee6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002eea:	6013      	str	r3, [r2, #0]
}
 8002eec:	bf00      	nop
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <LL_RCC_PLLSAI1_Disable>:
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002efa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f04:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002f08:	6013      	str	r3, [r2, #0]
}
 8002f0a:	bf00      	nop
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <LL_RCC_PLLSAI1_IsReady>:
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002f18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f26:	d101      	bne.n	8002f2c <LL_RCC_PLLSAI1_IsReady+0x18>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e000      	b.n	8002f2e <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002f40:	2300      	movs	r3, #0
 8002f42:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002f44:	2300      	movs	r3, #0
 8002f46:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d034      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f58:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f5c:	d021      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002f5e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f62:	d81b      	bhi.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f64:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f68:	d01d      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002f6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f6e:	d815      	bhi.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00b      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002f74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f78:	d110      	bne.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002f7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f88:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8002f8a:	e00d      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3304      	adds	r3, #4
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 f94d 	bl	8003230 <RCCEx_PLLSAI1_ConfigNP>
 8002f96:	4603      	mov	r3, r0
 8002f98:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002f9a:	e005      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	77fb      	strb	r3, [r7, #31]
        break;
 8002fa0:	e002      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002fa2:	bf00      	nop
 8002fa4:	e000      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002fa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fa8:	7ffb      	ldrb	r3, [r7, #31]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d105      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff fee8 	bl	8002d88 <LL_RCC_SetSAIClockSource>
 8002fb8:	e001      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fba:	7ffb      	ldrb	r3, [r7, #31]
 8002fbc:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d046      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8002fca:	f7ff ff56 	bl	8002e7a <LL_RCC_GetRTCClockSource>
 8002fce:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d03c      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002fda:	f7fe fbc9 	bl	8001770 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d105      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff ff30 	bl	8002e4e <LL_RCC_SetRTCClockSource>
 8002fee:	e02e      	b.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002ff0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff8:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8002ffa:	f7ff ff4b 	bl	8002e94 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8002ffe:	f7ff ff5a 	bl	8002eb6 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300c:	4313      	orrs	r3, r2
 800300e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003010:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800301a:	f7ff fde1 	bl	8002be0 <LL_RCC_LSE_IsEnabled>
 800301e:	4603      	mov	r3, r0
 8003020:	2b01      	cmp	r3, #1
 8003022:	d114      	bne.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003024:	f7fd ff82 	bl	8000f2c <HAL_GetTick>
 8003028:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800302a:	e00b      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800302c:	f7fd ff7e 	bl	8000f2c <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	f241 3288 	movw	r2, #5000	; 0x1388
 800303a:	4293      	cmp	r3, r2
 800303c:	d902      	bls.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	77fb      	strb	r3, [r7, #31]
              break;
 8003042:	e004      	b.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003044:	f7ff fdde 	bl	8002c04 <LL_RCC_LSE_IsReady>
 8003048:	4603      	mov	r3, r0
 800304a:	2b01      	cmp	r3, #1
 800304c:	d1ee      	bne.n	800302c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800304e:	7ffb      	ldrb	r3, [r7, #31]
 8003050:	77bb      	strb	r3, [r7, #30]
 8003052:	e001      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003054:	7ffb      	ldrb	r3, [r7, #31]
 8003056:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b00      	cmp	r3, #0
 8003062:	d004      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff fe2a 	bl	8002cc2 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d004      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff fe35 	bl	8002cee <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0310 	and.w	r3, r3, #16
 800308c:	2b00      	cmp	r3, #0
 800308e:	d004      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff fe5d 	bl	8002d54 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0320 	and.w	r3, r3, #32
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d004      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff fe52 	bl	8002d54 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0304 	and.w	r3, r3, #4
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d004      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff fe2a 	bl	8002d1a <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d004      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff fe1f 	bl	8002d1a <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d022      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff fe8d 	bl	8002e0c <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030fa:	d107      	bne.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80030fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003106:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800310a:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003110:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003114:	d10b      	bne.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3304      	adds	r3, #4
 800311a:	4618      	mov	r0, r3
 800311c:	f000 f8e3 	bl	80032e6 <RCCEx_PLLSAI1_ConfigNQ>
 8003120:	4603      	mov	r3, r0
 8003122:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003124:	7ffb      	ldrb	r3, [r7, #31]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800312a:	7ffb      	ldrb	r3, [r7, #31]
 800312c:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003136:	2b00      	cmp	r3, #0
 8003138:	d02b      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003142:	d008      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003148:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800314c:	d003      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003152:	2b00      	cmp	r3, #0
 8003154:	d105      	bne.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff fe2a 	bl	8002db4 <LL_RCC_SetRNGClockSource>
 8003160:	e00a      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003166:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	2000      	movs	r0, #0
 800316e:	f7ff fe21 	bl	8002db4 <LL_RCC_SetRNGClockSource>
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f7ff fe34 	bl	8002de0 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800317c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8003180:	d107      	bne.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003182:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800318c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003190:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800319a:	2b00      	cmp	r3, #0
 800319c:	d022      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff fe3d 	bl	8002e22 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031b0:	d107      	bne.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80031b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c0:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031ca:	d10b      	bne.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3304      	adds	r3, #4
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 f8e3 	bl	800339c <RCCEx_PLLSAI1_ConfigNR>
 80031d6:	4603      	mov	r3, r0
 80031d8:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80031da:	7ffb      	ldrb	r3, [r7, #31]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80031e0:	7ffb      	ldrb	r3, [r7, #31]
 80031e2:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d004      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7ff fd26 	bl	8002c46 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d009      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff fd45 	bl	8002c9a <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff fd2c 	bl	8002c72 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800321a:	7fbb      	ldrb	r3, [r7, #30]
}
 800321c:	4618      	mov	r0, r3
 800321e:	3720      	adds	r7, #32
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8003228:	f7ff fcfe 	bl	8002c28 <LL_RCC_MSI_EnablePLLMode>
}
 800322c:	bf00      	nop
 800322e:	bd80      	pop	{r7, pc}

08003230 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003238:	2300      	movs	r3, #0
 800323a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800323c:	f7ff fe5b 	bl	8002ef6 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003240:	f7fd fe74 	bl	8000f2c <HAL_GetTick>
 8003244:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003246:	e009      	b.n	800325c <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003248:	f7fd fe70 	bl	8000f2c <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d902      	bls.n	800325c <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	73fb      	strb	r3, [r7, #15]
      break;
 800325a:	e004      	b.n	8003266 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800325c:	f7ff fe5a 	bl	8002f14 <LL_RCC_PLLSAI1_IsReady>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003266:	7bfb      	ldrb	r3, [r7, #15]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d137      	bne.n	80032dc <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800326c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	021b      	lsls	r3, r3, #8
 800327c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003280:	4313      	orrs	r3, r2
 8003282:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003296:	4313      	orrs	r3, r2
 8003298:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800329a:	f7ff fe1d 	bl	8002ed8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800329e:	f7fd fe45 	bl	8000f2c <HAL_GetTick>
 80032a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80032a4:	e009      	b.n	80032ba <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032a6:	f7fd fe41 	bl	8000f2c <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d902      	bls.n	80032ba <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	73fb      	strb	r3, [r7, #15]
        break;
 80032b8:	e004      	b.n	80032c4 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80032ba:	f7ff fe2b 	bl	8002f14 <LL_RCC_PLLSAI1_IsReady>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d1f0      	bne.n	80032a6 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80032c4:	7bfb      	ldrb	r3, [r7, #15]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d108      	bne.n	80032dc <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80032ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032d8:	4313      	orrs	r3, r2
 80032da:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80032dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b084      	sub	sp, #16
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032ee:	2300      	movs	r3, #0
 80032f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80032f2:	f7ff fe00 	bl	8002ef6 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80032f6:	f7fd fe19 	bl	8000f2c <HAL_GetTick>
 80032fa:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80032fc:	e009      	b.n	8003312 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032fe:	f7fd fe15 	bl	8000f2c <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d902      	bls.n	8003312 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	73fb      	strb	r3, [r7, #15]
      break;
 8003310:	e004      	b.n	800331c <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003312:	f7ff fdff 	bl	8002f14 <LL_RCC_PLLSAI1_IsReady>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1f0      	bne.n	80032fe <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800331c:	7bfb      	ldrb	r3, [r7, #15]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d137      	bne.n	8003392 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003322:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	021b      	lsls	r3, r3, #8
 8003332:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003336:	4313      	orrs	r3, r2
 8003338:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800333a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800334c:	4313      	orrs	r3, r2
 800334e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003350:	f7ff fdc2 	bl	8002ed8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003354:	f7fd fdea 	bl	8000f2c <HAL_GetTick>
 8003358:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800335a:	e009      	b.n	8003370 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800335c:	f7fd fde6 	bl	8000f2c <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d902      	bls.n	8003370 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	73fb      	strb	r3, [r7, #15]
        break;
 800336e:	e004      	b.n	800337a <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003370:	f7ff fdd0 	bl	8002f14 <LL_RCC_PLLSAI1_IsReady>
 8003374:	4603      	mov	r3, r0
 8003376:	2b01      	cmp	r3, #1
 8003378:	d1f0      	bne.n	800335c <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800337a:	7bfb      	ldrb	r3, [r7, #15]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d108      	bne.n	8003392 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003380:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800338e:	4313      	orrs	r3, r2
 8003390:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003392:	7bfb      	ldrb	r3, [r7, #15]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033a4:	2300      	movs	r3, #0
 80033a6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80033a8:	f7ff fda5 	bl	8002ef6 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80033ac:	f7fd fdbe 	bl	8000f2c <HAL_GetTick>
 80033b0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80033b2:	e009      	b.n	80033c8 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033b4:	f7fd fdba 	bl	8000f2c <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d902      	bls.n	80033c8 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	73fb      	strb	r3, [r7, #15]
      break;
 80033c6:	e004      	b.n	80033d2 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80033c8:	f7ff fda4 	bl	8002f14 <LL_RCC_PLLSAI1_IsReady>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1f0      	bne.n	80033b4 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d137      	bne.n	8003448 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80033d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	021b      	lsls	r3, r3, #8
 80033e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033ec:	4313      	orrs	r3, r2
 80033ee:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80033f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003402:	4313      	orrs	r3, r2
 8003404:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003406:	f7ff fd67 	bl	8002ed8 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800340a:	f7fd fd8f 	bl	8000f2c <HAL_GetTick>
 800340e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003410:	e009      	b.n	8003426 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003412:	f7fd fd8b 	bl	8000f2c <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d902      	bls.n	8003426 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	73fb      	strb	r3, [r7, #15]
        break;
 8003424:	e004      	b.n	8003430 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003426:	f7ff fd75 	bl	8002f14 <LL_RCC_PLLSAI1_IsReady>
 800342a:	4603      	mov	r3, r0
 800342c:	2b01      	cmp	r3, #1
 800342e:	d1f0      	bne.n	8003412 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003430:	7bfb      	ldrb	r3, [r7, #15]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d108      	bne.n	8003448 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800343a:	691a      	ldr	r2, [r3, #16]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003444:	4313      	orrs	r3, r2
 8003446:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003448:	7bfb      	ldrb	r3, [r7, #15]
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b082      	sub	sp, #8
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e049      	b.n	80034f8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d106      	bne.n	800347e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 f841 	bl	8003500 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3304      	adds	r3, #4
 800348e:	4619      	mov	r1, r3
 8003490:	4610      	mov	r0, r2
 8003492:	f000 f9d5 	bl	8003840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003508:	bf00      	nop
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b01      	cmp	r3, #1
 8003526:	d001      	beq.n	800352c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e036      	b.n	800359a <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2202      	movs	r2, #2
 8003530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68da      	ldr	r2, [r3, #12]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0201 	orr.w	r2, r2, #1
 8003542:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a17      	ldr	r2, [pc, #92]	; (80035a8 <HAL_TIM_Base_Start_IT+0x94>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d004      	beq.n	8003558 <HAL_TIM_Base_Start_IT+0x44>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003556:	d115      	bne.n	8003584 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	4b13      	ldr	r3, [pc, #76]	; (80035ac <HAL_TIM_Base_Start_IT+0x98>)
 8003560:	4013      	ands	r3, r2
 8003562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2b06      	cmp	r3, #6
 8003568:	d015      	beq.n	8003596 <HAL_TIM_Base_Start_IT+0x82>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003570:	d011      	beq.n	8003596 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f042 0201 	orr.w	r2, r2, #1
 8003580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003582:	e008      	b.n	8003596 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f042 0201 	orr.w	r2, r2, #1
 8003592:	601a      	str	r2, [r3, #0]
 8003594:	e000      	b.n	8003598 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003596:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3714      	adds	r7, #20
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40012c00 	.word	0x40012c00
 80035ac:	00010007 	.word	0x00010007

080035b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d122      	bne.n	800360c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d11b      	bne.n	800360c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f06f 0202 	mvn.w	r2, #2
 80035dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d003      	beq.n	80035fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f905 	bl	8003802 <HAL_TIM_IC_CaptureCallback>
 80035f8:	e005      	b.n	8003606 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 f8f7 	bl	80037ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 f908 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	f003 0304 	and.w	r3, r3, #4
 8003616:	2b04      	cmp	r3, #4
 8003618:	d122      	bne.n	8003660 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b04      	cmp	r3, #4
 8003626:	d11b      	bne.n	8003660 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f06f 0204 	mvn.w	r2, #4
 8003630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2202      	movs	r2, #2
 8003636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f8db 	bl	8003802 <HAL_TIM_IC_CaptureCallback>
 800364c:	e005      	b.n	800365a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f8cd 	bl	80037ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 f8de 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	f003 0308 	and.w	r3, r3, #8
 800366a:	2b08      	cmp	r3, #8
 800366c:	d122      	bne.n	80036b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	f003 0308 	and.w	r3, r3, #8
 8003678:	2b08      	cmp	r3, #8
 800367a:	d11b      	bne.n	80036b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f06f 0208 	mvn.w	r2, #8
 8003684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2204      	movs	r2, #4
 800368a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	2b00      	cmp	r3, #0
 8003698:	d003      	beq.n	80036a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 f8b1 	bl	8003802 <HAL_TIM_IC_CaptureCallback>
 80036a0:	e005      	b.n	80036ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 f8a3 	bl	80037ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 f8b4 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	f003 0310 	and.w	r3, r3, #16
 80036be:	2b10      	cmp	r3, #16
 80036c0:	d122      	bne.n	8003708 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	f003 0310 	and.w	r3, r3, #16
 80036cc:	2b10      	cmp	r3, #16
 80036ce:	d11b      	bne.n	8003708 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f06f 0210 	mvn.w	r2, #16
 80036d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2208      	movs	r2, #8
 80036de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d003      	beq.n	80036f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f887 	bl	8003802 <HAL_TIM_IC_CaptureCallback>
 80036f4:	e005      	b.n	8003702 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f879 	bl	80037ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f88a 	bl	8003816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	2b01      	cmp	r3, #1
 8003714:	d10e      	bne.n	8003734 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	f003 0301 	and.w	r3, r3, #1
 8003720:	2b01      	cmp	r3, #1
 8003722:	d107      	bne.n	8003734 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f06f 0201 	mvn.w	r2, #1
 800372c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7fd f8aa 	bl	8000888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800373e:	2b80      	cmp	r3, #128	; 0x80
 8003740:	d10e      	bne.n	8003760 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800374c:	2b80      	cmp	r3, #128	; 0x80
 800374e:	d107      	bne.n	8003760 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f8de 	bl	800391c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800376e:	d10e      	bne.n	800378e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800377a:	2b80      	cmp	r3, #128	; 0x80
 800377c:	d107      	bne.n	800378e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f8d1 	bl	8003930 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003798:	2b40      	cmp	r3, #64	; 0x40
 800379a:	d10e      	bne.n	80037ba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a6:	2b40      	cmp	r3, #64	; 0x40
 80037a8:	d107      	bne.n	80037ba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 f838 	bl	800382a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	f003 0320 	and.w	r3, r3, #32
 80037c4:	2b20      	cmp	r3, #32
 80037c6:	d10e      	bne.n	80037e6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f003 0320 	and.w	r3, r3, #32
 80037d2:	2b20      	cmp	r3, #32
 80037d4:	d107      	bne.n	80037e6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f06f 0220 	mvn.w	r2, #32
 80037de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f000 f891 	bl	8003908 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037e6:	bf00      	nop
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800380a:	bf00      	nop
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr

0800382a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800382a:	b480      	push	{r7}
 800382c:	b083      	sub	sp, #12
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a2a      	ldr	r2, [pc, #168]	; (80038fc <TIM_Base_SetConfig+0xbc>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d003      	beq.n	8003860 <TIM_Base_SetConfig+0x20>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800385e:	d108      	bne.n	8003872 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	4313      	orrs	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a21      	ldr	r2, [pc, #132]	; (80038fc <TIM_Base_SetConfig+0xbc>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d00b      	beq.n	8003892 <TIM_Base_SetConfig+0x52>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003880:	d007      	beq.n	8003892 <TIM_Base_SetConfig+0x52>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a1e      	ldr	r2, [pc, #120]	; (8003900 <TIM_Base_SetConfig+0xc0>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d003      	beq.n	8003892 <TIM_Base_SetConfig+0x52>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a1d      	ldr	r2, [pc, #116]	; (8003904 <TIM_Base_SetConfig+0xc4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d108      	bne.n	80038a4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003898:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	689a      	ldr	r2, [r3, #8]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a0c      	ldr	r2, [pc, #48]	; (80038fc <TIM_Base_SetConfig+0xbc>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d007      	beq.n	80038e0 <TIM_Base_SetConfig+0xa0>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a0b      	ldr	r2, [pc, #44]	; (8003900 <TIM_Base_SetConfig+0xc0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d003      	beq.n	80038e0 <TIM_Base_SetConfig+0xa0>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a0a      	ldr	r2, [pc, #40]	; (8003904 <TIM_Base_SetConfig+0xc4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d103      	bne.n	80038e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	615a      	str	r2, [r3, #20]
}
 80038ee:	bf00      	nop
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	40012c00 	.word	0x40012c00
 8003900:	40014400 	.word	0x40014400
 8003904:	40014800 	.word	0x40014800

08003908 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <LL_RCC_GetUSARTClockSource>:
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800394c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003950:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4013      	ands	r3, r2
}
 8003958:	4618      	mov	r0, r3
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <LL_RCC_GetLPUARTClockSource>:
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800396c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003970:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4013      	ands	r3, r2
}
 8003978:	4618      	mov	r0, r3
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e042      	b.n	8003a1c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800399c:	2b00      	cmp	r3, #0
 800399e:	d106      	bne.n	80039ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f7fc ffeb 	bl	8000984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2224      	movs	r2, #36	; 0x24
 80039b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0201 	bic.w	r2, r2, #1
 80039c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f82c 	bl	8003a24 <UART_SetConfig>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d101      	bne.n	80039d6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e022      	b.n	8003a1c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d002      	beq.n	80039e4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 fa46 	bl	8003e70 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689a      	ldr	r2, [r3, #8]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0201 	orr.w	r2, r2, #1
 8003a12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 facd 	bl	8003fb4 <UART_CheckIdleState>
 8003a1a:	4603      	mov	r3, r0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a28:	b08c      	sub	sp, #48	; 0x30
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	69db      	ldr	r3, [r3, #28]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	4baf      	ldr	r3, [pc, #700]	; (8003d10 <UART_SetConfig+0x2ec>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a5c:	430b      	orrs	r3, r1
 8003a5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4aa4      	ldr	r2, [pc, #656]	; (8003d14 <UART_SetConfig+0x2f0>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d004      	beq.n	8003a90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003a9a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	6812      	ldr	r2, [r2, #0]
 8003aa2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003aa4:	430b      	orrs	r3, r1
 8003aa6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aae:	f023 010f 	bic.w	r1, r3, #15
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a95      	ldr	r2, [pc, #596]	; (8003d18 <UART_SetConfig+0x2f4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d125      	bne.n	8003b14 <UART_SetConfig+0xf0>
 8003ac8:	2003      	movs	r0, #3
 8003aca:	f7ff ff3b 	bl	8003944 <LL_RCC_GetUSARTClockSource>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b03      	cmp	r3, #3
 8003ad2:	d81b      	bhi.n	8003b0c <UART_SetConfig+0xe8>
 8003ad4:	a201      	add	r2, pc, #4	; (adr r2, 8003adc <UART_SetConfig+0xb8>)
 8003ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ada:	bf00      	nop
 8003adc:	08003aed 	.word	0x08003aed
 8003ae0:	08003afd 	.word	0x08003afd
 8003ae4:	08003af5 	.word	0x08003af5
 8003ae8:	08003b05 	.word	0x08003b05
 8003aec:	2301      	movs	r3, #1
 8003aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003af2:	e042      	b.n	8003b7a <UART_SetConfig+0x156>
 8003af4:	2302      	movs	r3, #2
 8003af6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003afa:	e03e      	b.n	8003b7a <UART_SetConfig+0x156>
 8003afc:	2304      	movs	r3, #4
 8003afe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b02:	e03a      	b.n	8003b7a <UART_SetConfig+0x156>
 8003b04:	2308      	movs	r3, #8
 8003b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b0a:	e036      	b.n	8003b7a <UART_SetConfig+0x156>
 8003b0c:	2310      	movs	r3, #16
 8003b0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b12:	e032      	b.n	8003b7a <UART_SetConfig+0x156>
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a7e      	ldr	r2, [pc, #504]	; (8003d14 <UART_SetConfig+0x2f0>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d12a      	bne.n	8003b74 <UART_SetConfig+0x150>
 8003b1e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003b22:	f7ff ff1f 	bl	8003964 <LL_RCC_GetLPUARTClockSource>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b2c:	d01a      	beq.n	8003b64 <UART_SetConfig+0x140>
 8003b2e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b32:	d81b      	bhi.n	8003b6c <UART_SetConfig+0x148>
 8003b34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b38:	d00c      	beq.n	8003b54 <UART_SetConfig+0x130>
 8003b3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b3e:	d815      	bhi.n	8003b6c <UART_SetConfig+0x148>
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d003      	beq.n	8003b4c <UART_SetConfig+0x128>
 8003b44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b48:	d008      	beq.n	8003b5c <UART_SetConfig+0x138>
 8003b4a:	e00f      	b.n	8003b6c <UART_SetConfig+0x148>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b52:	e012      	b.n	8003b7a <UART_SetConfig+0x156>
 8003b54:	2302      	movs	r3, #2
 8003b56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b5a:	e00e      	b.n	8003b7a <UART_SetConfig+0x156>
 8003b5c:	2304      	movs	r3, #4
 8003b5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b62:	e00a      	b.n	8003b7a <UART_SetConfig+0x156>
 8003b64:	2308      	movs	r3, #8
 8003b66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b6a:	e006      	b.n	8003b7a <UART_SetConfig+0x156>
 8003b6c:	2310      	movs	r3, #16
 8003b6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b72:	e002      	b.n	8003b7a <UART_SetConfig+0x156>
 8003b74:	2310      	movs	r3, #16
 8003b76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a65      	ldr	r2, [pc, #404]	; (8003d14 <UART_SetConfig+0x2f0>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	f040 8097 	bne.w	8003cb4 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003b86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b8a:	2b08      	cmp	r3, #8
 8003b8c:	d823      	bhi.n	8003bd6 <UART_SetConfig+0x1b2>
 8003b8e:	a201      	add	r2, pc, #4	; (adr r2, 8003b94 <UART_SetConfig+0x170>)
 8003b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b94:	08003bb9 	.word	0x08003bb9
 8003b98:	08003bd7 	.word	0x08003bd7
 8003b9c:	08003bc1 	.word	0x08003bc1
 8003ba0:	08003bd7 	.word	0x08003bd7
 8003ba4:	08003bc7 	.word	0x08003bc7
 8003ba8:	08003bd7 	.word	0x08003bd7
 8003bac:	08003bd7 	.word	0x08003bd7
 8003bb0:	08003bd7 	.word	0x08003bd7
 8003bb4:	08003bcf 	.word	0x08003bcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bb8:	f7fe ff00 	bl	80029bc <HAL_RCC_GetPCLK1Freq>
 8003bbc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003bbe:	e010      	b.n	8003be2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bc0:	4b56      	ldr	r3, [pc, #344]	; (8003d1c <UART_SetConfig+0x2f8>)
 8003bc2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003bc4:	e00d      	b.n	8003be2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bc6:	f7fe fe79 	bl	80028bc <HAL_RCC_GetSysClockFreq>
 8003bca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003bcc:	e009      	b.n	8003be2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bd2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003bd4:	e005      	b.n	8003be2 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003be0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 812a 	beq.w	8003e3e <UART_SetConfig+0x41a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	4a4c      	ldr	r2, [pc, #304]	; (8003d20 <UART_SetConfig+0x2fc>)
 8003bf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	4613      	mov	r3, r2
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	4413      	add	r3, r2
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d305      	bcc.n	8003c1a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d903      	bls.n	8003c22 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003c20:	e10d      	b.n	8003e3e <UART_SetConfig+0x41a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c24:	2200      	movs	r2, #0
 8003c26:	60bb      	str	r3, [r7, #8]
 8003c28:	60fa      	str	r2, [r7, #12]
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2e:	4a3c      	ldr	r2, [pc, #240]	; (8003d20 <UART_SetConfig+0x2fc>)
 8003c30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	2200      	movs	r2, #0
 8003c38:	603b      	str	r3, [r7, #0]
 8003c3a:	607a      	str	r2, [r7, #4]
 8003c3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003c44:	f7fc faec 	bl	8000220 <__aeabi_uldivmod>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	4619      	mov	r1, r3
 8003c50:	f04f 0200 	mov.w	r2, #0
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	020b      	lsls	r3, r1, #8
 8003c5a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003c5e:	0202      	lsls	r2, r0, #8
 8003c60:	6979      	ldr	r1, [r7, #20]
 8003c62:	6849      	ldr	r1, [r1, #4]
 8003c64:	0849      	lsrs	r1, r1, #1
 8003c66:	2000      	movs	r0, #0
 8003c68:	460c      	mov	r4, r1
 8003c6a:	4605      	mov	r5, r0
 8003c6c:	eb12 0804 	adds.w	r8, r2, r4
 8003c70:	eb43 0905 	adc.w	r9, r3, r5
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	469a      	mov	sl, r3
 8003c7c:	4693      	mov	fp, r2
 8003c7e:	4652      	mov	r2, sl
 8003c80:	465b      	mov	r3, fp
 8003c82:	4640      	mov	r0, r8
 8003c84:	4649      	mov	r1, r9
 8003c86:	f7fc facb 	bl	8000220 <__aeabi_uldivmod>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4613      	mov	r3, r2
 8003c90:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c98:	d308      	bcc.n	8003cac <UART_SetConfig+0x288>
 8003c9a:	6a3b      	ldr	r3, [r7, #32]
 8003c9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ca0:	d204      	bcs.n	8003cac <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	6a3a      	ldr	r2, [r7, #32]
 8003ca8:	60da      	str	r2, [r3, #12]
 8003caa:	e0c8      	b.n	8003e3e <UART_SetConfig+0x41a>
        }
        else
        {
          ret = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003cb2:	e0c4      	b.n	8003e3e <UART_SetConfig+0x41a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cbc:	d16d      	bne.n	8003d9a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8003cbe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	2b07      	cmp	r3, #7
 8003cc6:	d82d      	bhi.n	8003d24 <UART_SetConfig+0x300>
 8003cc8:	a201      	add	r2, pc, #4	; (adr r2, 8003cd0 <UART_SetConfig+0x2ac>)
 8003cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cce:	bf00      	nop
 8003cd0:	08003cf1 	.word	0x08003cf1
 8003cd4:	08003cf9 	.word	0x08003cf9
 8003cd8:	08003d25 	.word	0x08003d25
 8003cdc:	08003cff 	.word	0x08003cff
 8003ce0:	08003d25 	.word	0x08003d25
 8003ce4:	08003d25 	.word	0x08003d25
 8003ce8:	08003d25 	.word	0x08003d25
 8003cec:	08003d07 	.word	0x08003d07
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cf0:	f7fe fe7a 	bl	80029e8 <HAL_RCC_GetPCLK2Freq>
 8003cf4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003cf6:	e01b      	b.n	8003d30 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cf8:	4b08      	ldr	r3, [pc, #32]	; (8003d1c <UART_SetConfig+0x2f8>)
 8003cfa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003cfc:	e018      	b.n	8003d30 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cfe:	f7fe fddd 	bl	80028bc <HAL_RCC_GetSysClockFreq>
 8003d02:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d04:	e014      	b.n	8003d30 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d0c:	e010      	b.n	8003d30 <UART_SetConfig+0x30c>
 8003d0e:	bf00      	nop
 8003d10:	cfff69f3 	.word	0xcfff69f3
 8003d14:	40008000 	.word	0x40008000
 8003d18:	40013800 	.word	0x40013800
 8003d1c:	00f42400 	.word	0x00f42400
 8003d20:	0800834c 	.word	0x0800834c
      default:
        pclk = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003d2e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 8083 	beq.w	8003e3e <UART_SetConfig+0x41a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3c:	4a4a      	ldr	r2, [pc, #296]	; (8003e68 <UART_SetConfig+0x444>)
 8003d3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d42:	461a      	mov	r2, r3
 8003d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d46:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d4a:	005a      	lsls	r2, r3, #1
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	085b      	lsrs	r3, r3, #1
 8003d52:	441a      	add	r2, r3
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d5e:	6a3b      	ldr	r3, [r7, #32]
 8003d60:	2b0f      	cmp	r3, #15
 8003d62:	d916      	bls.n	8003d92 <UART_SetConfig+0x36e>
 8003d64:	6a3b      	ldr	r3, [r7, #32]
 8003d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d6a:	d212      	bcs.n	8003d92 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d6c:	6a3b      	ldr	r3, [r7, #32]
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	f023 030f 	bic.w	r3, r3, #15
 8003d74:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d76:	6a3b      	ldr	r3, [r7, #32]
 8003d78:	085b      	lsrs	r3, r3, #1
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	f003 0307 	and.w	r3, r3, #7
 8003d80:	b29a      	uxth	r2, r3
 8003d82:	8bfb      	ldrh	r3, [r7, #30]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	8bfa      	ldrh	r2, [r7, #30]
 8003d8e:	60da      	str	r2, [r3, #12]
 8003d90:	e055      	b.n	8003e3e <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003d98:	e051      	b.n	8003e3e <UART_SetConfig+0x41a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	2b07      	cmp	r3, #7
 8003da2:	d822      	bhi.n	8003dea <UART_SetConfig+0x3c6>
 8003da4:	a201      	add	r2, pc, #4	; (adr r2, 8003dac <UART_SetConfig+0x388>)
 8003da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003daa:	bf00      	nop
 8003dac:	08003dcd 	.word	0x08003dcd
 8003db0:	08003dd5 	.word	0x08003dd5
 8003db4:	08003deb 	.word	0x08003deb
 8003db8:	08003ddb 	.word	0x08003ddb
 8003dbc:	08003deb 	.word	0x08003deb
 8003dc0:	08003deb 	.word	0x08003deb
 8003dc4:	08003deb 	.word	0x08003deb
 8003dc8:	08003de3 	.word	0x08003de3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dcc:	f7fe fe0c 	bl	80029e8 <HAL_RCC_GetPCLK2Freq>
 8003dd0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003dd2:	e010      	b.n	8003df6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dd4:	4b25      	ldr	r3, [pc, #148]	; (8003e6c <UART_SetConfig+0x448>)
 8003dd6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003dd8:	e00d      	b.n	8003df6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dda:	f7fe fd6f 	bl	80028bc <HAL_RCC_GetSysClockFreq>
 8003dde:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003de0:	e009      	b.n	8003df6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003de6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003de8:	e005      	b.n	8003df6 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8003dea:	2300      	movs	r3, #0
 8003dec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003df4:	bf00      	nop
    }

    if (pclk != 0U)
 8003df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d020      	beq.n	8003e3e <UART_SetConfig+0x41a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e00:	4a19      	ldr	r2, [pc, #100]	; (8003e68 <UART_SetConfig+0x444>)
 8003e02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e06:	461a      	mov	r2, r3
 8003e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0a:	fbb3 f2f2 	udiv	r2, r3, r2
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	085b      	lsrs	r3, r3, #1
 8003e14:	441a      	add	r2, r3
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e1e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e20:	6a3b      	ldr	r3, [r7, #32]
 8003e22:	2b0f      	cmp	r3, #15
 8003e24:	d908      	bls.n	8003e38 <UART_SetConfig+0x414>
 8003e26:	6a3b      	ldr	r3, [r7, #32]
 8003e28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e2c:	d204      	bcs.n	8003e38 <UART_SetConfig+0x414>
      {
        huart->Instance->BRR = usartdiv;
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6a3a      	ldr	r2, [r7, #32]
 8003e34:	60da      	str	r2, [r3, #12]
 8003e36:	e002      	b.n	8003e3e <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	2201      	movs	r2, #1
 8003e4a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	2200      	movs	r2, #0
 8003e52:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	2200      	movs	r2, #0
 8003e58:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003e5a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3730      	adds	r7, #48	; 0x30
 8003e62:	46bd      	mov	sp, r7
 8003e64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e68:	0800834c 	.word	0x0800834c
 8003e6c:	00f42400 	.word	0x00f42400

08003e70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00a      	beq.n	8003e9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	430a      	orrs	r2, r1
 8003e98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f04:	f003 0310 	and.w	r3, r3, #16
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f26:	f003 0320 	and.w	r3, r3, #32
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d01a      	beq.n	8003f86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f6e:	d10a      	bne.n	8003f86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00a      	beq.n	8003fa8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	430a      	orrs	r2, r1
 8003fa6:	605a      	str	r2, [r3, #4]
  }
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af02      	add	r7, sp, #8
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fc4:	f7fc ffb2 	bl	8000f2c <HAL_GetTick>
 8003fc8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0308 	and.w	r3, r3, #8
 8003fd4:	2b08      	cmp	r3, #8
 8003fd6:	d10e      	bne.n	8003ff6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fd8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f82f 	bl	800404a <UART_WaitOnFlagUntilTimeout>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d001      	beq.n	8003ff6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e025      	b.n	8004042 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0304 	and.w	r3, r3, #4
 8004000:	2b04      	cmp	r3, #4
 8004002:	d10e      	bne.n	8004022 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004004:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f819 	bl	800404a <UART_WaitOnFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e00f      	b.n	8004042 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2220      	movs	r2, #32
 8004026:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2220      	movs	r2, #32
 800402e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b09c      	sub	sp, #112	; 0x70
 800404e:	af00      	add	r7, sp, #0
 8004050:	60f8      	str	r0, [r7, #12]
 8004052:	60b9      	str	r1, [r7, #8]
 8004054:	603b      	str	r3, [r7, #0]
 8004056:	4613      	mov	r3, r2
 8004058:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800405a:	e0a9      	b.n	80041b0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800405c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800405e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004062:	f000 80a5 	beq.w	80041b0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004066:	f7fc ff61 	bl	8000f2c <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004072:	429a      	cmp	r2, r3
 8004074:	d302      	bcc.n	800407c <UART_WaitOnFlagUntilTimeout+0x32>
 8004076:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004078:	2b00      	cmp	r3, #0
 800407a:	d140      	bne.n	80040fe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004082:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004084:	e853 3f00 	ldrex	r3, [r3]
 8004088:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800408a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800408c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004090:	667b      	str	r3, [r7, #100]	; 0x64
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	461a      	mov	r2, r3
 8004098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800409a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800409c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80040a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80040a2:	e841 2300 	strex	r3, r2, [r1]
 80040a6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80040a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1e6      	bne.n	800407c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	3308      	adds	r3, #8
 80040b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040b8:	e853 3f00 	ldrex	r3, [r3]
 80040bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80040be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	663b      	str	r3, [r7, #96]	; 0x60
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	3308      	adds	r3, #8
 80040cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040ce:	64ba      	str	r2, [r7, #72]	; 0x48
 80040d0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80040d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040d6:	e841 2300 	strex	r3, r2, [r1]
 80040da:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80040dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1e5      	bne.n	80040ae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2220      	movs	r2, #32
 80040e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2220      	movs	r2, #32
 80040ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e069      	b.n	80041d2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b00      	cmp	r3, #0
 800410a:	d051      	beq.n	80041b0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004116:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800411a:	d149      	bne.n	80041b0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004124:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412e:	e853 3f00 	ldrex	r3, [r3]
 8004132:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800413a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	461a      	mov	r2, r3
 8004142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004144:	637b      	str	r3, [r7, #52]	; 0x34
 8004146:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004148:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800414a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800414c:	e841 2300 	strex	r3, r2, [r1]
 8004150:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1e6      	bne.n	8004126 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	3308      	adds	r3, #8
 800415e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	e853 3f00 	ldrex	r3, [r3]
 8004166:	613b      	str	r3, [r7, #16]
   return(result);
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	f023 0301 	bic.w	r3, r3, #1
 800416e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	3308      	adds	r3, #8
 8004176:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004178:	623a      	str	r2, [r7, #32]
 800417a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417c:	69f9      	ldr	r1, [r7, #28]
 800417e:	6a3a      	ldr	r2, [r7, #32]
 8004180:	e841 2300 	strex	r3, r2, [r1]
 8004184:	61bb      	str	r3, [r7, #24]
   return(result);
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1e5      	bne.n	8004158 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2220      	movs	r2, #32
 8004190:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2220      	movs	r2, #32
 8004198:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2220      	movs	r2, #32
 80041a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e010      	b.n	80041d2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	69da      	ldr	r2, [r3, #28]
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	4013      	ands	r3, r2
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	429a      	cmp	r2, r3
 80041be:	bf0c      	ite	eq
 80041c0:	2301      	moveq	r3, #1
 80041c2:	2300      	movne	r3, #0
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	461a      	mov	r2, r3
 80041c8:	79fb      	ldrb	r3, [r7, #7]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	f43f af46 	beq.w	800405c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3770      	adds	r7, #112	; 0x70
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80041da:	b480      	push	{r7}
 80041dc:	b085      	sub	sp, #20
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80041e2:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80041e6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	43db      	mvns	r3, r3
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	4013      	ands	r3, r2
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3714      	adds	r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004210:	b084      	sub	sp, #16
 8004212:	b480      	push	{r7}
 8004214:	b083      	sub	sp, #12
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
 800421a:	f107 0014 	add.w	r0, r7, #20
 800421e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	b004      	add	sp, #16
 8004250:	4770      	bx	lr
	...

08004254 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004258:	4b05      	ldr	r3, [pc, #20]	; (8004270 <SysTick_Handler+0x1c>)
 800425a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800425c:	f001 fe5a 	bl	8005f14 <xTaskGetSchedulerState>
 8004260:	4603      	mov	r3, r0
 8004262:	2b01      	cmp	r3, #1
 8004264:	d001      	beq.n	800426a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004266:	f002 fc57 	bl	8006b18 <xPortSysTickHandler>
  }
}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	e000e010 	.word	0xe000e010

08004274 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4a07      	ldr	r2, [pc, #28]	; (80042a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8004284:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	4a06      	ldr	r2, [pc, #24]	; (80042a4 <vApplicationGetIdleTaskMemory+0x30>)
 800428a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2280      	movs	r2, #128	; 0x80
 8004290:	601a      	str	r2, [r3, #0]
}
 8004292:	bf00      	nop
 8004294:	3714      	adds	r7, #20
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	20000474 	.word	0x20000474
 80042a4:	20000530 	.word	0x20000530

080042a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80042a8:	b480      	push	{r7}
 80042aa:	b085      	sub	sp, #20
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4a07      	ldr	r2, [pc, #28]	; (80042d4 <vApplicationGetTimerTaskMemory+0x2c>)
 80042b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	4a06      	ldr	r2, [pc, #24]	; (80042d8 <vApplicationGetTimerTaskMemory+0x30>)
 80042be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042c6:	601a      	str	r2, [r3, #0]
}
 80042c8:	bf00      	nop
 80042ca:	3714      	adds	r7, #20
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr
 80042d4:	20000730 	.word	0x20000730
 80042d8:	200007ec 	.word	0x200007ec

080042dc <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80042e2:	2020      	movs	r0, #32
 80042e4:	f002 fca8 	bl	8006c38 <pvPortMalloc>
 80042e8:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00a      	beq.n	8004306 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	3304      	adds	r3, #4
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 f983 	bl	8004606 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004306:	687b      	ldr	r3, [r7, #4]
	}
 8004308:	4618      	mov	r0, r3
 800430a:	3708      	adds	r7, #8
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b090      	sub	sp, #64	; 0x40
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
 800431c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8004322:	2300      	movs	r3, #0
 8004324:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8004326:	2300      	movs	r3, #0
 8004328:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10a      	bne.n	8004346 <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004334:	f383 8811 	msr	BASEPRI, r3
 8004338:	f3bf 8f6f 	isb	sy
 800433c:	f3bf 8f4f 	dsb	sy
 8004340:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004342:	bf00      	nop
 8004344:	e7fe      	b.n	8004344 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00a      	beq.n	8004366 <xEventGroupWaitBits+0x56>
	__asm volatile
 8004350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004354:	f383 8811 	msr	BASEPRI, r3
 8004358:	f3bf 8f6f 	isb	sy
 800435c:	f3bf 8f4f 	dsb	sy
 8004360:	61fb      	str	r3, [r7, #28]
}
 8004362:	bf00      	nop
 8004364:	e7fe      	b.n	8004364 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d10a      	bne.n	8004382 <xEventGroupWaitBits+0x72>
	__asm volatile
 800436c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004370:	f383 8811 	msr	BASEPRI, r3
 8004374:	f3bf 8f6f 	isb	sy
 8004378:	f3bf 8f4f 	dsb	sy
 800437c:	61bb      	str	r3, [r7, #24]
}
 800437e:	bf00      	nop
 8004380:	e7fe      	b.n	8004380 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004382:	f001 fdc7 	bl	8005f14 <xTaskGetSchedulerState>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d102      	bne.n	8004392 <xEventGroupWaitBits+0x82>
 800438c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <xEventGroupWaitBits+0x86>
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <xEventGroupWaitBits+0x88>
 8004396:	2300      	movs	r3, #0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10a      	bne.n	80043b2 <xEventGroupWaitBits+0xa2>
	__asm volatile
 800439c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a0:	f383 8811 	msr	BASEPRI, r3
 80043a4:	f3bf 8f6f 	isb	sy
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	617b      	str	r3, [r7, #20]
}
 80043ae:	bf00      	nop
 80043b0:	e7fe      	b.n	80043b0 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 80043b2:	f001 f925 	bl	8005600 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80043b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	68b9      	ldr	r1, [r7, #8]
 80043c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80043c2:	f000 f8fe 	bl	80045c2 <prvTestWaitCondition>
 80043c6:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80043c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00e      	beq.n	80043ec <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80043ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80043d2:	2300      	movs	r3, #0
 80043d4:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d028      	beq.n	800442e <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80043dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	43db      	mvns	r3, r3
 80043e4:	401a      	ands	r2, r3
 80043e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	e020      	b.n	800442e <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80043ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d104      	bne.n	80043fc <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80043f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f4:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80043f6:	2301      	movs	r3, #1
 80043f8:	633b      	str	r3, [r7, #48]	; 0x30
 80043fa:	e018      	b.n	800442e <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8004402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004404:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004408:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d003      	beq.n	8004418 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8004410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004412:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004416:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8004418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800441a:	1d18      	adds	r0, r3, #4
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004420:	4313      	orrs	r3, r2
 8004422:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004424:	4619      	mov	r1, r3
 8004426:	f001 fae9 	bl	80059fc <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800442a:	2300      	movs	r3, #0
 800442c:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800442e:	f001 f8f5 	bl	800561c <xTaskResumeAll>
 8004432:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8004434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004436:	2b00      	cmp	r3, #0
 8004438:	d031      	beq.n	800449e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	2b00      	cmp	r3, #0
 800443e:	d107      	bne.n	8004450 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8004440:	4b19      	ldr	r3, [pc, #100]	; (80044a8 <xEventGroupWaitBits+0x198>)
 8004442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	f3bf 8f4f 	dsb	sy
 800444c:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8004450:	f001 fdec 	bl	800602c <uxTaskResetEventItemValue>
 8004454:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8004456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d11a      	bne.n	8004496 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8004460:	f002 fac8 	bl	80069f4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8004464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	68b9      	ldr	r1, [r7, #8]
 800446e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004470:	f000 f8a7 	bl	80045c2 <prvTestWaitCondition>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d009      	beq.n	800448e <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d006      	beq.n	800448e <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	43db      	mvns	r3, r3
 8004488:	401a      	ands	r2, r3
 800448a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800448c:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800448e:	2301      	movs	r3, #1
 8004490:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8004492:	f002 fadf 	bl	8006a54 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004498:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800449c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800449e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3740      	adds	r7, #64	; 0x40
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	e000ed04 	.word	0xe000ed04

080044ac <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08e      	sub	sp, #56	; 0x38
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80044b6:	2300      	movs	r3, #0
 80044b8:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 80044be:	2300      	movs	r3, #0
 80044c0:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10a      	bne.n	80044de <xEventGroupSetBits+0x32>
	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	613b      	str	r3, [r7, #16]
}
 80044da:	bf00      	nop
 80044dc:	e7fe      	b.n	80044dc <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00a      	beq.n	80044fe <xEventGroupSetBits+0x52>
	__asm volatile
 80044e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ec:	f383 8811 	msr	BASEPRI, r3
 80044f0:	f3bf 8f6f 	isb	sy
 80044f4:	f3bf 8f4f 	dsb	sy
 80044f8:	60fb      	str	r3, [r7, #12]
}
 80044fa:	bf00      	nop
 80044fc:	e7fe      	b.n	80044fc <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80044fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004500:	3304      	adds	r3, #4
 8004502:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004506:	3308      	adds	r3, #8
 8004508:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800450a:	f001 f879 	bl	8005600 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8004514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	431a      	orrs	r2, r3
 800451c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800451e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8004520:	e03c      	b.n	800459c <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8004522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8004528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800452e:	2300      	movs	r3, #0
 8004530:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004538:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004540:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d108      	bne.n	800455e <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800454c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	4013      	ands	r3, r2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d00b      	beq.n	8004570 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8004558:	2301      	movs	r3, #1
 800455a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800455c:	e008      	b.n	8004570 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800455e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	4013      	ands	r3, r2
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	429a      	cmp	r2, r3
 800456a:	d101      	bne.n	8004570 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800456c:	2301      	movs	r3, #1
 800456e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8004570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004572:	2b00      	cmp	r3, #0
 8004574:	d010      	beq.n	8004598 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d003      	beq.n	8004588 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8004580:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	4313      	orrs	r3, r2
 8004586:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004590:	4619      	mov	r1, r3
 8004592:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004594:	f001 fafe 	bl	8005b94 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800459c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d1be      	bne.n	8004522 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80045a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045aa:	43db      	mvns	r3, r3
 80045ac:	401a      	ands	r2, r3
 80045ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b0:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80045b2:	f001 f833 	bl	800561c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80045b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b8:	681b      	ldr	r3, [r3, #0]
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3738      	adds	r7, #56	; 0x38
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80045c2:	b480      	push	{r7}
 80045c4:	b087      	sub	sp, #28
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80045ce:	2300      	movs	r3, #0
 80045d0:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d107      	bne.n	80045e8 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80045d8:	68fa      	ldr	r2, [r7, #12]
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	4013      	ands	r3, r2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80045e2:	2301      	movs	r3, #1
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	e007      	b.n	80045f8 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	4013      	ands	r3, r2
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d101      	bne.n	80045f8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80045f4:	2301      	movs	r3, #1
 80045f6:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80045f8:	697b      	ldr	r3, [r7, #20]
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	371c      	adds	r7, #28
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f103 0208 	add.w	r2, r3, #8
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f04f 32ff 	mov.w	r2, #4294967295
 800461e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f103 0208 	add.w	r2, r3, #8
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f103 0208 	add.w	r2, r3, #8
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800463a:	bf00      	nop
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr

08004646 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004646:	b480      	push	{r7}
 8004648:	b083      	sub	sp, #12
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	1c5a      	adds	r2, r3, #1
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	601a      	str	r2, [r3, #0]
}
 800469c:	bf00      	nop
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046be:	d103      	bne.n	80046c8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	691b      	ldr	r3, [r3, #16]
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	e00c      	b.n	80046e2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	3308      	adds	r3, #8
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	e002      	b.n	80046d6 <vListInsert+0x2e>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	60fb      	str	r3, [r7, #12]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d2f6      	bcs.n	80046d0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68fa      	ldr	r2, [r7, #12]
 80046f6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	601a      	str	r2, [r3, #0]
}
 800470e:	bf00      	nop
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800471a:	b480      	push	{r7}
 800471c:	b085      	sub	sp, #20
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	6892      	ldr	r2, [r2, #8]
 8004730:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6852      	ldr	r2, [r2, #4]
 800473a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	429a      	cmp	r2, r3
 8004744:	d103      	bne.n	800474e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689a      	ldr	r2, [r3, #8]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	1e5a      	subs	r2, r3, #1
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
	...

08004770 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d10a      	bne.n	800479a <xQueueGenericReset+0x2a>
	__asm volatile
 8004784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004788:	f383 8811 	msr	BASEPRI, r3
 800478c:	f3bf 8f6f 	isb	sy
 8004790:	f3bf 8f4f 	dsb	sy
 8004794:	60bb      	str	r3, [r7, #8]
}
 8004796:	bf00      	nop
 8004798:	e7fe      	b.n	8004798 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800479a:	f002 f92b 	bl	80069f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a6:	68f9      	ldr	r1, [r7, #12]
 80047a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047aa:	fb01 f303 	mul.w	r3, r1, r3
 80047ae:	441a      	add	r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ca:	3b01      	subs	r3, #1
 80047cc:	68f9      	ldr	r1, [r7, #12]
 80047ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047d0:	fb01 f303 	mul.w	r3, r1, r3
 80047d4:	441a      	add	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	22ff      	movs	r2, #255	; 0xff
 80047de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	22ff      	movs	r2, #255	; 0xff
 80047e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d114      	bne.n	800481a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d01a      	beq.n	800482e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	3310      	adds	r3, #16
 80047fc:	4618      	mov	r0, r3
 80047fe:	f001 f965 	bl	8005acc <xTaskRemoveFromEventList>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d012      	beq.n	800482e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004808:	4b0c      	ldr	r3, [pc, #48]	; (800483c <xQueueGenericReset+0xcc>)
 800480a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	f3bf 8f4f 	dsb	sy
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	e009      	b.n	800482e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	3310      	adds	r3, #16
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff fef1 	bl	8004606 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	3324      	adds	r3, #36	; 0x24
 8004828:	4618      	mov	r0, r3
 800482a:	f7ff feec 	bl	8004606 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800482e:	f002 f911 	bl	8006a54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004832:	2301      	movs	r3, #1
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	e000ed04 	.word	0xe000ed04

08004840 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004840:	b580      	push	{r7, lr}
 8004842:	b08e      	sub	sp, #56	; 0x38
 8004844:	af02      	add	r7, sp, #8
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
 800484c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10a      	bne.n	800486a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004858:	f383 8811 	msr	BASEPRI, r3
 800485c:	f3bf 8f6f 	isb	sy
 8004860:	f3bf 8f4f 	dsb	sy
 8004864:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004866:	bf00      	nop
 8004868:	e7fe      	b.n	8004868 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10a      	bne.n	8004886 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004874:	f383 8811 	msr	BASEPRI, r3
 8004878:	f3bf 8f6f 	isb	sy
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004882:	bf00      	nop
 8004884:	e7fe      	b.n	8004884 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d002      	beq.n	8004892 <xQueueGenericCreateStatic+0x52>
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <xQueueGenericCreateStatic+0x56>
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <xQueueGenericCreateStatic+0x58>
 8004896:	2300      	movs	r3, #0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10a      	bne.n	80048b2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800489c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a0:	f383 8811 	msr	BASEPRI, r3
 80048a4:	f3bf 8f6f 	isb	sy
 80048a8:	f3bf 8f4f 	dsb	sy
 80048ac:	623b      	str	r3, [r7, #32]
}
 80048ae:	bf00      	nop
 80048b0:	e7fe      	b.n	80048b0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d102      	bne.n	80048be <xQueueGenericCreateStatic+0x7e>
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <xQueueGenericCreateStatic+0x82>
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <xQueueGenericCreateStatic+0x84>
 80048c2:	2300      	movs	r3, #0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10a      	bne.n	80048de <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80048c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	61fb      	str	r3, [r7, #28]
}
 80048da:	bf00      	nop
 80048dc:	e7fe      	b.n	80048dc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80048de:	2350      	movs	r3, #80	; 0x50
 80048e0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	2b50      	cmp	r3, #80	; 0x50
 80048e6:	d00a      	beq.n	80048fe <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80048e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ec:	f383 8811 	msr	BASEPRI, r3
 80048f0:	f3bf 8f6f 	isb	sy
 80048f4:	f3bf 8f4f 	dsb	sy
 80048f8:	61bb      	str	r3, [r7, #24]
}
 80048fa:	bf00      	nop
 80048fc:	e7fe      	b.n	80048fc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80048fe:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00d      	beq.n	8004926 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800490a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004912:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004918:	9300      	str	r3, [sp, #0]
 800491a:	4613      	mov	r3, r2
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	68b9      	ldr	r1, [r7, #8]
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f000 f805 	bl	8004930 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004928:	4618      	mov	r0, r3
 800492a:	3730      	adds	r7, #48	; 0x30
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
 800493c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d103      	bne.n	800494c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	69ba      	ldr	r2, [r7, #24]
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	e002      	b.n	8004952 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800495e:	2101      	movs	r1, #1
 8004960:	69b8      	ldr	r0, [r7, #24]
 8004962:	f7ff ff05 	bl	8004770 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	78fa      	ldrb	r2, [r7, #3]
 800496a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800496e:	bf00      	nop
 8004970:	3710      	adds	r7, #16
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
	...

08004978 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08e      	sub	sp, #56	; 0x38
 800497c:	af00      	add	r7, sp, #0
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
 8004984:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004986:	2300      	movs	r3, #0
 8004988:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800498e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10a      	bne.n	80049aa <xQueueGenericSend+0x32>
	__asm volatile
 8004994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004998:	f383 8811 	msr	BASEPRI, r3
 800499c:	f3bf 8f6f 	isb	sy
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80049a6:	bf00      	nop
 80049a8:	e7fe      	b.n	80049a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d103      	bne.n	80049b8 <xQueueGenericSend+0x40>
 80049b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d101      	bne.n	80049bc <xQueueGenericSend+0x44>
 80049b8:	2301      	movs	r3, #1
 80049ba:	e000      	b.n	80049be <xQueueGenericSend+0x46>
 80049bc:	2300      	movs	r3, #0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10a      	bne.n	80049d8 <xQueueGenericSend+0x60>
	__asm volatile
 80049c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c6:	f383 8811 	msr	BASEPRI, r3
 80049ca:	f3bf 8f6f 	isb	sy
 80049ce:	f3bf 8f4f 	dsb	sy
 80049d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80049d4:	bf00      	nop
 80049d6:	e7fe      	b.n	80049d6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d103      	bne.n	80049e6 <xQueueGenericSend+0x6e>
 80049de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d101      	bne.n	80049ea <xQueueGenericSend+0x72>
 80049e6:	2301      	movs	r3, #1
 80049e8:	e000      	b.n	80049ec <xQueueGenericSend+0x74>
 80049ea:	2300      	movs	r3, #0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d10a      	bne.n	8004a06 <xQueueGenericSend+0x8e>
	__asm volatile
 80049f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f4:	f383 8811 	msr	BASEPRI, r3
 80049f8:	f3bf 8f6f 	isb	sy
 80049fc:	f3bf 8f4f 	dsb	sy
 8004a00:	623b      	str	r3, [r7, #32]
}
 8004a02:	bf00      	nop
 8004a04:	e7fe      	b.n	8004a04 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a06:	f001 fa85 	bl	8005f14 <xTaskGetSchedulerState>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d102      	bne.n	8004a16 <xQueueGenericSend+0x9e>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <xQueueGenericSend+0xa2>
 8004a16:	2301      	movs	r3, #1
 8004a18:	e000      	b.n	8004a1c <xQueueGenericSend+0xa4>
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10a      	bne.n	8004a36 <xQueueGenericSend+0xbe>
	__asm volatile
 8004a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a24:	f383 8811 	msr	BASEPRI, r3
 8004a28:	f3bf 8f6f 	isb	sy
 8004a2c:	f3bf 8f4f 	dsb	sy
 8004a30:	61fb      	str	r3, [r7, #28]
}
 8004a32:	bf00      	nop
 8004a34:	e7fe      	b.n	8004a34 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a36:	f001 ffdd 	bl	80069f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d302      	bcc.n	8004a4c <xQueueGenericSend+0xd4>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d129      	bne.n	8004aa0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a4c:	683a      	ldr	r2, [r7, #0]
 8004a4e:	68b9      	ldr	r1, [r7, #8]
 8004a50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a52:	f000 fa0b 	bl	8004e6c <prvCopyDataToQueue>
 8004a56:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d010      	beq.n	8004a82 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a62:	3324      	adds	r3, #36	; 0x24
 8004a64:	4618      	mov	r0, r3
 8004a66:	f001 f831 	bl	8005acc <xTaskRemoveFromEventList>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d013      	beq.n	8004a98 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a70:	4b3f      	ldr	r3, [pc, #252]	; (8004b70 <xQueueGenericSend+0x1f8>)
 8004a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	f3bf 8f6f 	isb	sy
 8004a80:	e00a      	b.n	8004a98 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d007      	beq.n	8004a98 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a88:	4b39      	ldr	r3, [pc, #228]	; (8004b70 <xQueueGenericSend+0x1f8>)
 8004a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a8e:	601a      	str	r2, [r3, #0]
 8004a90:	f3bf 8f4f 	dsb	sy
 8004a94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a98:	f001 ffdc 	bl	8006a54 <vPortExitCritical>
				return pdPASS;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e063      	b.n	8004b68 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d103      	bne.n	8004aae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004aa6:	f001 ffd5 	bl	8006a54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	e05c      	b.n	8004b68 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d106      	bne.n	8004ac2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ab4:	f107 0314 	add.w	r3, r7, #20
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f001 f8cd 	bl	8005c58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ac2:	f001 ffc7 	bl	8006a54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ac6:	f000 fd9b 	bl	8005600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004aca:	f001 ff93 	bl	80069f4 <vPortEnterCritical>
 8004ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ad4:	b25b      	sxtb	r3, r3
 8004ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ada:	d103      	bne.n	8004ae4 <xQueueGenericSend+0x16c>
 8004adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004aea:	b25b      	sxtb	r3, r3
 8004aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af0:	d103      	bne.n	8004afa <xQueueGenericSend+0x182>
 8004af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004afa:	f001 ffab 	bl	8006a54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004afe:	1d3a      	adds	r2, r7, #4
 8004b00:	f107 0314 	add.w	r3, r7, #20
 8004b04:	4611      	mov	r1, r2
 8004b06:	4618      	mov	r0, r3
 8004b08:	f001 f8bc 	bl	8005c84 <xTaskCheckForTimeOut>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d124      	bne.n	8004b5c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004b12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b14:	f000 faa2 	bl	800505c <prvIsQueueFull>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d018      	beq.n	8004b50 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b20:	3310      	adds	r3, #16
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	4611      	mov	r1, r2
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 ff44 	bl	80059b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004b2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b2e:	f000 fa2d 	bl	8004f8c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004b32:	f000 fd73 	bl	800561c <xTaskResumeAll>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f47f af7c 	bne.w	8004a36 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004b3e:	4b0c      	ldr	r3, [pc, #48]	; (8004b70 <xQueueGenericSend+0x1f8>)
 8004b40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	f3bf 8f4f 	dsb	sy
 8004b4a:	f3bf 8f6f 	isb	sy
 8004b4e:	e772      	b.n	8004a36 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004b50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b52:	f000 fa1b 	bl	8004f8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b56:	f000 fd61 	bl	800561c <xTaskResumeAll>
 8004b5a:	e76c      	b.n	8004a36 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004b5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b5e:	f000 fa15 	bl	8004f8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b62:	f000 fd5b 	bl	800561c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3738      	adds	r7, #56	; 0x38
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	e000ed04 	.word	0xe000ed04

08004b74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b090      	sub	sp, #64	; 0x40
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
 8004b80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d10a      	bne.n	8004ba2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b90:	f383 8811 	msr	BASEPRI, r3
 8004b94:	f3bf 8f6f 	isb	sy
 8004b98:	f3bf 8f4f 	dsb	sy
 8004b9c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b9e:	bf00      	nop
 8004ba0:	e7fe      	b.n	8004ba0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d103      	bne.n	8004bb0 <xQueueGenericSendFromISR+0x3c>
 8004ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <xQueueGenericSendFromISR+0x40>
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e000      	b.n	8004bb6 <xQueueGenericSendFromISR+0x42>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10a      	bne.n	8004bd0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bbe:	f383 8811 	msr	BASEPRI, r3
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	f3bf 8f4f 	dsb	sy
 8004bca:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004bcc:	bf00      	nop
 8004bce:	e7fe      	b.n	8004bce <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d103      	bne.n	8004bde <xQueueGenericSendFromISR+0x6a>
 8004bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d101      	bne.n	8004be2 <xQueueGenericSendFromISR+0x6e>
 8004bde:	2301      	movs	r3, #1
 8004be0:	e000      	b.n	8004be4 <xQueueGenericSendFromISR+0x70>
 8004be2:	2300      	movs	r3, #0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d10a      	bne.n	8004bfe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bec:	f383 8811 	msr	BASEPRI, r3
 8004bf0:	f3bf 8f6f 	isb	sy
 8004bf4:	f3bf 8f4f 	dsb	sy
 8004bf8:	623b      	str	r3, [r7, #32]
}
 8004bfa:	bf00      	nop
 8004bfc:	e7fe      	b.n	8004bfc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004bfe:	f001 ffdb 	bl	8006bb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c02:	f3ef 8211 	mrs	r2, BASEPRI
 8004c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	61fa      	str	r2, [r7, #28]
 8004c18:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004c1a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c1c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d302      	bcc.n	8004c30 <xQueueGenericSendFromISR+0xbc>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d12f      	bne.n	8004c90 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	68b9      	ldr	r1, [r7, #8]
 8004c44:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004c46:	f000 f911 	bl	8004e6c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004c4a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c52:	d112      	bne.n	8004c7a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d016      	beq.n	8004c8a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c5e:	3324      	adds	r3, #36	; 0x24
 8004c60:	4618      	mov	r0, r3
 8004c62:	f000 ff33 	bl	8005acc <xTaskRemoveFromEventList>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00e      	beq.n	8004c8a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00b      	beq.n	8004c8a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2201      	movs	r2, #1
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	e007      	b.n	8004c8a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c7e:	3301      	adds	r3, #1
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	b25a      	sxtb	r2, r3
 8004c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004c8e:	e001      	b.n	8004c94 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c90:	2300      	movs	r3, #0
 8004c92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c96:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c9e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3740      	adds	r7, #64	; 0x40
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
	...

08004cac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b08c      	sub	sp, #48	; 0x30
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d10a      	bne.n	8004cdc <xQueueReceive+0x30>
	__asm volatile
 8004cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cca:	f383 8811 	msr	BASEPRI, r3
 8004cce:	f3bf 8f6f 	isb	sy
 8004cd2:	f3bf 8f4f 	dsb	sy
 8004cd6:	623b      	str	r3, [r7, #32]
}
 8004cd8:	bf00      	nop
 8004cda:	e7fe      	b.n	8004cda <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d103      	bne.n	8004cea <xQueueReceive+0x3e>
 8004ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <xQueueReceive+0x42>
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <xQueueReceive+0x44>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10a      	bne.n	8004d0a <xQueueReceive+0x5e>
	__asm volatile
 8004cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf8:	f383 8811 	msr	BASEPRI, r3
 8004cfc:	f3bf 8f6f 	isb	sy
 8004d00:	f3bf 8f4f 	dsb	sy
 8004d04:	61fb      	str	r3, [r7, #28]
}
 8004d06:	bf00      	nop
 8004d08:	e7fe      	b.n	8004d08 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d0a:	f001 f903 	bl	8005f14 <xTaskGetSchedulerState>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d102      	bne.n	8004d1a <xQueueReceive+0x6e>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <xQueueReceive+0x72>
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e000      	b.n	8004d20 <xQueueReceive+0x74>
 8004d1e:	2300      	movs	r3, #0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10a      	bne.n	8004d3a <xQueueReceive+0x8e>
	__asm volatile
 8004d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	61bb      	str	r3, [r7, #24]
}
 8004d36:	bf00      	nop
 8004d38:	e7fe      	b.n	8004d38 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d3a:	f001 fe5b 	bl	80069f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d42:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d01f      	beq.n	8004d8a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004d4a:	68b9      	ldr	r1, [r7, #8]
 8004d4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d4e:	f000 f8f7 	bl	8004f40 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d54:	1e5a      	subs	r2, r3, #1
 8004d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d58:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00f      	beq.n	8004d82 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d64:	3310      	adds	r3, #16
 8004d66:	4618      	mov	r0, r3
 8004d68:	f000 feb0 	bl	8005acc <xTaskRemoveFromEventList>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d007      	beq.n	8004d82 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d72:	4b3d      	ldr	r3, [pc, #244]	; (8004e68 <xQueueReceive+0x1bc>)
 8004d74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d82:	f001 fe67 	bl	8006a54 <vPortExitCritical>
				return pdPASS;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e069      	b.n	8004e5e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d103      	bne.n	8004d98 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d90:	f001 fe60 	bl	8006a54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d94:	2300      	movs	r3, #0
 8004d96:	e062      	b.n	8004e5e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d106      	bne.n	8004dac <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d9e:	f107 0310 	add.w	r3, r7, #16
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 ff58 	bl	8005c58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004da8:	2301      	movs	r3, #1
 8004daa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004dac:	f001 fe52 	bl	8006a54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004db0:	f000 fc26 	bl	8005600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004db4:	f001 fe1e 	bl	80069f4 <vPortEnterCritical>
 8004db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004dbe:	b25b      	sxtb	r3, r3
 8004dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc4:	d103      	bne.n	8004dce <xQueueReceive+0x122>
 8004dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dd4:	b25b      	sxtb	r3, r3
 8004dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dda:	d103      	bne.n	8004de4 <xQueueReceive+0x138>
 8004ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004de4:	f001 fe36 	bl	8006a54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004de8:	1d3a      	adds	r2, r7, #4
 8004dea:	f107 0310 	add.w	r3, r7, #16
 8004dee:	4611      	mov	r1, r2
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 ff47 	bl	8005c84 <xTaskCheckForTimeOut>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d123      	bne.n	8004e44 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dfe:	f000 f917 	bl	8005030 <prvIsQueueEmpty>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d017      	beq.n	8004e38 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0a:	3324      	adds	r3, #36	; 0x24
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	4611      	mov	r1, r2
 8004e10:	4618      	mov	r0, r3
 8004e12:	f000 fdcf 	bl	80059b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e18:	f000 f8b8 	bl	8004f8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e1c:	f000 fbfe 	bl	800561c <xTaskResumeAll>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d189      	bne.n	8004d3a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004e26:	4b10      	ldr	r3, [pc, #64]	; (8004e68 <xQueueReceive+0x1bc>)
 8004e28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	f3bf 8f4f 	dsb	sy
 8004e32:	f3bf 8f6f 	isb	sy
 8004e36:	e780      	b.n	8004d3a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004e38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e3a:	f000 f8a7 	bl	8004f8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e3e:	f000 fbed 	bl	800561c <xTaskResumeAll>
 8004e42:	e77a      	b.n	8004d3a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004e44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e46:	f000 f8a1 	bl	8004f8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e4a:	f000 fbe7 	bl	800561c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e50:	f000 f8ee 	bl	8005030 <prvIsQueueEmpty>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f43f af6f 	beq.w	8004d3a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3730      	adds	r7, #48	; 0x30
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	e000ed04 	.word	0xe000ed04

08004e6c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b086      	sub	sp, #24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e80:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10d      	bne.n	8004ea6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d14d      	bne.n	8004f2e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f001 f85a 	bl	8005f50 <xTaskPriorityDisinherit>
 8004e9c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	609a      	str	r2, [r3, #8]
 8004ea4:	e043      	b.n	8004f2e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d119      	bne.n	8004ee0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6858      	ldr	r0, [r3, #4]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	68b9      	ldr	r1, [r7, #8]
 8004eb8:	f002 f9cb 	bl	8007252 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	685a      	ldr	r2, [r3, #4]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec4:	441a      	add	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d32b      	bcc.n	8004f2e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	605a      	str	r2, [r3, #4]
 8004ede:	e026      	b.n	8004f2e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	68d8      	ldr	r0, [r3, #12]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee8:	461a      	mov	r2, r3
 8004eea:	68b9      	ldr	r1, [r7, #8]
 8004eec:	f002 f9b1 	bl	8007252 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	68da      	ldr	r2, [r3, #12]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef8:	425b      	negs	r3, r3
 8004efa:	441a      	add	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	68da      	ldr	r2, [r3, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d207      	bcs.n	8004f1c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	689a      	ldr	r2, [r3, #8]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	425b      	negs	r3, r3
 8004f16:	441a      	add	r2, r3
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d105      	bne.n	8004f2e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d002      	beq.n	8004f2e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1c5a      	adds	r2, r3, #1
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004f36:	697b      	ldr	r3, [r7, #20]
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3718      	adds	r7, #24
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d018      	beq.n	8004f84 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68da      	ldr	r2, [r3, #12]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5a:	441a      	add	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	68da      	ldr	r2, [r3, #12]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d303      	bcc.n	8004f74 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	68d9      	ldr	r1, [r3, #12]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	6838      	ldr	r0, [r7, #0]
 8004f80:	f002 f967 	bl	8007252 <memcpy>
	}
}
 8004f84:	bf00      	nop
 8004f86:	3708      	adds	r7, #8
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f94:	f001 fd2e 	bl	80069f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f9e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004fa0:	e011      	b.n	8004fc6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d012      	beq.n	8004fd0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	3324      	adds	r3, #36	; 0x24
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 fd8c 	bl	8005acc <xTaskRemoveFromEventList>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d001      	beq.n	8004fbe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004fba:	f000 fec5 	bl	8005d48 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	dce9      	bgt.n	8004fa2 <prvUnlockQueue+0x16>
 8004fce:	e000      	b.n	8004fd2 <prvUnlockQueue+0x46>
					break;
 8004fd0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	22ff      	movs	r2, #255	; 0xff
 8004fd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004fda:	f001 fd3b 	bl	8006a54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004fde:	f001 fd09 	bl	80069f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fe8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fea:	e011      	b.n	8005010 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d012      	beq.n	800501a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3310      	adds	r3, #16
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f000 fd67 	bl	8005acc <xTaskRemoveFromEventList>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005004:	f000 fea0 	bl	8005d48 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005008:	7bbb      	ldrb	r3, [r7, #14]
 800500a:	3b01      	subs	r3, #1
 800500c:	b2db      	uxtb	r3, r3
 800500e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005010:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005014:	2b00      	cmp	r3, #0
 8005016:	dce9      	bgt.n	8004fec <prvUnlockQueue+0x60>
 8005018:	e000      	b.n	800501c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800501a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	22ff      	movs	r2, #255	; 0xff
 8005020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005024:	f001 fd16 	bl	8006a54 <vPortExitCritical>
}
 8005028:	bf00      	nop
 800502a:	3710      	adds	r7, #16
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005038:	f001 fcdc 	bl	80069f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005040:	2b00      	cmp	r3, #0
 8005042:	d102      	bne.n	800504a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005044:	2301      	movs	r3, #1
 8005046:	60fb      	str	r3, [r7, #12]
 8005048:	e001      	b.n	800504e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800504a:	2300      	movs	r3, #0
 800504c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800504e:	f001 fd01 	bl	8006a54 <vPortExitCritical>

	return xReturn;
 8005052:	68fb      	ldr	r3, [r7, #12]
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005064:	f001 fcc6 	bl	80069f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005070:	429a      	cmp	r2, r3
 8005072:	d102      	bne.n	800507a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005074:	2301      	movs	r3, #1
 8005076:	60fb      	str	r3, [r7, #12]
 8005078:	e001      	b.n	800507e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800507a:	2300      	movs	r3, #0
 800507c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800507e:	f001 fce9 	bl	8006a54 <vPortExitCritical>

	return xReturn;
 8005082:	68fb      	ldr	r3, [r7, #12]
}
 8005084:	4618      	mov	r0, r3
 8005086:	3710      	adds	r7, #16
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005096:	2300      	movs	r3, #0
 8005098:	60fb      	str	r3, [r7, #12]
 800509a:	e014      	b.n	80050c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800509c:	4a0f      	ldr	r2, [pc, #60]	; (80050dc <vQueueAddToRegistry+0x50>)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10b      	bne.n	80050c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80050a8:	490c      	ldr	r1, [pc, #48]	; (80050dc <vQueueAddToRegistry+0x50>)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80050b2:	4a0a      	ldr	r2, [pc, #40]	; (80050dc <vQueueAddToRegistry+0x50>)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	4413      	add	r3, r2
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80050be:	e006      	b.n	80050ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	3301      	adds	r3, #1
 80050c4:	60fb      	str	r3, [r7, #12]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2b07      	cmp	r3, #7
 80050ca:	d9e7      	bls.n	800509c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80050cc:	bf00      	nop
 80050ce:	bf00      	nop
 80050d0:	3714      	adds	r7, #20
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	20000bec 	.word	0x20000bec

080050e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80050f0:	f001 fc80 	bl	80069f4 <vPortEnterCritical>
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050fa:	b25b      	sxtb	r3, r3
 80050fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005100:	d103      	bne.n	800510a <vQueueWaitForMessageRestricted+0x2a>
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005110:	b25b      	sxtb	r3, r3
 8005112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005116:	d103      	bne.n	8005120 <vQueueWaitForMessageRestricted+0x40>
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005120:	f001 fc98 	bl	8006a54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005128:	2b00      	cmp	r3, #0
 800512a:	d106      	bne.n	800513a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	3324      	adds	r3, #36	; 0x24
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	68b9      	ldr	r1, [r7, #8]
 8005134:	4618      	mov	r0, r3
 8005136:	f000 fc9d 	bl	8005a74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800513a:	6978      	ldr	r0, [r7, #20]
 800513c:	f7ff ff26 	bl	8004f8c <prvUnlockQueue>
	}
 8005140:	bf00      	nop
 8005142:	3718      	adds	r7, #24
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005148:	b580      	push	{r7, lr}
 800514a:	b08e      	sub	sp, #56	; 0x38
 800514c:	af04      	add	r7, sp, #16
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
 8005154:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10a      	bne.n	8005172 <xTaskCreateStatic+0x2a>
	__asm volatile
 800515c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005160:	f383 8811 	msr	BASEPRI, r3
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	623b      	str	r3, [r7, #32]
}
 800516e:	bf00      	nop
 8005170:	e7fe      	b.n	8005170 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10a      	bne.n	800518e <xTaskCreateStatic+0x46>
	__asm volatile
 8005178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517c:	f383 8811 	msr	BASEPRI, r3
 8005180:	f3bf 8f6f 	isb	sy
 8005184:	f3bf 8f4f 	dsb	sy
 8005188:	61fb      	str	r3, [r7, #28]
}
 800518a:	bf00      	nop
 800518c:	e7fe      	b.n	800518c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800518e:	23bc      	movs	r3, #188	; 0xbc
 8005190:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	2bbc      	cmp	r3, #188	; 0xbc
 8005196:	d00a      	beq.n	80051ae <xTaskCreateStatic+0x66>
	__asm volatile
 8005198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519c:	f383 8811 	msr	BASEPRI, r3
 80051a0:	f3bf 8f6f 	isb	sy
 80051a4:	f3bf 8f4f 	dsb	sy
 80051a8:	61bb      	str	r3, [r7, #24]
}
 80051aa:	bf00      	nop
 80051ac:	e7fe      	b.n	80051ac <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80051ae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80051b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d01e      	beq.n	80051f4 <xTaskCreateStatic+0xac>
 80051b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d01b      	beq.n	80051f4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80051bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051be:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80051c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051c4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80051c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c8:	2202      	movs	r2, #2
 80051ca:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80051ce:	2300      	movs	r3, #0
 80051d0:	9303      	str	r3, [sp, #12]
 80051d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d4:	9302      	str	r3, [sp, #8]
 80051d6:	f107 0314 	add.w	r3, r7, #20
 80051da:	9301      	str	r3, [sp, #4]
 80051dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	68b9      	ldr	r1, [r7, #8]
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 f850 	bl	800528c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051ee:	f000 f8f3 	bl	80053d8 <prvAddNewTaskToReadyList>
 80051f2:	e001      	b.n	80051f8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80051f4:	2300      	movs	r3, #0
 80051f6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80051f8:	697b      	ldr	r3, [r7, #20]
	}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3728      	adds	r7, #40	; 0x28
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}

08005202 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005202:	b580      	push	{r7, lr}
 8005204:	b08c      	sub	sp, #48	; 0x30
 8005206:	af04      	add	r7, sp, #16
 8005208:	60f8      	str	r0, [r7, #12]
 800520a:	60b9      	str	r1, [r7, #8]
 800520c:	603b      	str	r3, [r7, #0]
 800520e:	4613      	mov	r3, r2
 8005210:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005212:	88fb      	ldrh	r3, [r7, #6]
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4618      	mov	r0, r3
 8005218:	f001 fd0e 	bl	8006c38 <pvPortMalloc>
 800521c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00e      	beq.n	8005242 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005224:	20bc      	movs	r0, #188	; 0xbc
 8005226:	f001 fd07 	bl	8006c38 <pvPortMalloc>
 800522a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	631a      	str	r2, [r3, #48]	; 0x30
 8005238:	e005      	b.n	8005246 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800523a:	6978      	ldr	r0, [r7, #20]
 800523c:	f001 fdc8 	bl	8006dd0 <vPortFree>
 8005240:	e001      	b.n	8005246 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005242:	2300      	movs	r3, #0
 8005244:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d017      	beq.n	800527c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005254:	88fa      	ldrh	r2, [r7, #6]
 8005256:	2300      	movs	r3, #0
 8005258:	9303      	str	r3, [sp, #12]
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	9302      	str	r3, [sp, #8]
 800525e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005260:	9301      	str	r3, [sp, #4]
 8005262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68b9      	ldr	r1, [r7, #8]
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f000 f80e 	bl	800528c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005270:	69f8      	ldr	r0, [r7, #28]
 8005272:	f000 f8b1 	bl	80053d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005276:	2301      	movs	r3, #1
 8005278:	61bb      	str	r3, [r7, #24]
 800527a:	e002      	b.n	8005282 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800527c:	f04f 33ff 	mov.w	r3, #4294967295
 8005280:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005282:	69bb      	ldr	r3, [r7, #24]
	}
 8005284:	4618      	mov	r0, r3
 8005286:	3720      	adds	r7, #32
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b088      	sub	sp, #32
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
 8005298:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800529a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	461a      	mov	r2, r3
 80052a4:	21a5      	movs	r1, #165	; 0xa5
 80052a6:	f001 ffe2 	bl	800726e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80052aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80052b4:	3b01      	subs	r3, #1
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	4413      	add	r3, r2
 80052ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	f023 0307 	bic.w	r3, r3, #7
 80052c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	f003 0307 	and.w	r3, r3, #7
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00a      	beq.n	80052e4 <prvInitialiseNewTask+0x58>
	__asm volatile
 80052ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d2:	f383 8811 	msr	BASEPRI, r3
 80052d6:	f3bf 8f6f 	isb	sy
 80052da:	f3bf 8f4f 	dsb	sy
 80052de:	617b      	str	r3, [r7, #20]
}
 80052e0:	bf00      	nop
 80052e2:	e7fe      	b.n	80052e2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d01f      	beq.n	800532a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052ea:	2300      	movs	r3, #0
 80052ec:	61fb      	str	r3, [r7, #28]
 80052ee:	e012      	b.n	8005316 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	4413      	add	r3, r2
 80052f6:	7819      	ldrb	r1, [r3, #0]
 80052f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	4413      	add	r3, r2
 80052fe:	3334      	adds	r3, #52	; 0x34
 8005300:	460a      	mov	r2, r1
 8005302:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005304:	68ba      	ldr	r2, [r7, #8]
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	4413      	add	r3, r2
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d006      	beq.n	800531e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	3301      	adds	r3, #1
 8005314:	61fb      	str	r3, [r7, #28]
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	2b0f      	cmp	r3, #15
 800531a:	d9e9      	bls.n	80052f0 <prvInitialiseNewTask+0x64>
 800531c:	e000      	b.n	8005320 <prvInitialiseNewTask+0x94>
			{
				break;
 800531e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005322:	2200      	movs	r2, #0
 8005324:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005328:	e003      	b.n	8005332 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800532a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532c:	2200      	movs	r2, #0
 800532e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005334:	2b37      	cmp	r3, #55	; 0x37
 8005336:	d901      	bls.n	800533c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005338:	2337      	movs	r3, #55	; 0x37
 800533a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800533c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005340:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005344:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005346:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534a:	2200      	movs	r2, #0
 800534c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800534e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005350:	3304      	adds	r3, #4
 8005352:	4618      	mov	r0, r3
 8005354:	f7ff f977 	bl	8004646 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800535a:	3318      	adds	r3, #24
 800535c:	4618      	mov	r0, r3
 800535e:	f7ff f972 	bl	8004646 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005366:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800536a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800536e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005370:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005374:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005376:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800537a:	2200      	movs	r2, #0
 800537c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005382:	2200      	movs	r2, #0
 8005384:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800538a:	3354      	adds	r3, #84	; 0x54
 800538c:	2260      	movs	r2, #96	; 0x60
 800538e:	2100      	movs	r1, #0
 8005390:	4618      	mov	r0, r3
 8005392:	f001 ff6c 	bl	800726e <memset>
 8005396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005398:	4a0c      	ldr	r2, [pc, #48]	; (80053cc <prvInitialiseNewTask+0x140>)
 800539a:	659a      	str	r2, [r3, #88]	; 0x58
 800539c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539e:	4a0c      	ldr	r2, [pc, #48]	; (80053d0 <prvInitialiseNewTask+0x144>)
 80053a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80053a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a4:	4a0b      	ldr	r2, [pc, #44]	; (80053d4 <prvInitialiseNewTask+0x148>)
 80053a6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	68f9      	ldr	r1, [r7, #12]
 80053ac:	69b8      	ldr	r0, [r7, #24]
 80053ae:	f001 f9f7 	bl	80067a0 <pxPortInitialiseStack>
 80053b2:	4602      	mov	r2, r0
 80053b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80053b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80053be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053c4:	bf00      	nop
 80053c6:	3720      	adds	r7, #32
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	08008384 	.word	0x08008384
 80053d0:	080083a4 	.word	0x080083a4
 80053d4:	08008364 	.word	0x08008364

080053d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80053e0:	f001 fb08 	bl	80069f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80053e4:	4b2d      	ldr	r3, [pc, #180]	; (800549c <prvAddNewTaskToReadyList+0xc4>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	3301      	adds	r3, #1
 80053ea:	4a2c      	ldr	r2, [pc, #176]	; (800549c <prvAddNewTaskToReadyList+0xc4>)
 80053ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80053ee:	4b2c      	ldr	r3, [pc, #176]	; (80054a0 <prvAddNewTaskToReadyList+0xc8>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d109      	bne.n	800540a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80053f6:	4a2a      	ldr	r2, [pc, #168]	; (80054a0 <prvAddNewTaskToReadyList+0xc8>)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80053fc:	4b27      	ldr	r3, [pc, #156]	; (800549c <prvAddNewTaskToReadyList+0xc4>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d110      	bne.n	8005426 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005404:	f000 fcc4 	bl	8005d90 <prvInitialiseTaskLists>
 8005408:	e00d      	b.n	8005426 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800540a:	4b26      	ldr	r3, [pc, #152]	; (80054a4 <prvAddNewTaskToReadyList+0xcc>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d109      	bne.n	8005426 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005412:	4b23      	ldr	r3, [pc, #140]	; (80054a0 <prvAddNewTaskToReadyList+0xc8>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541c:	429a      	cmp	r2, r3
 800541e:	d802      	bhi.n	8005426 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005420:	4a1f      	ldr	r2, [pc, #124]	; (80054a0 <prvAddNewTaskToReadyList+0xc8>)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005426:	4b20      	ldr	r3, [pc, #128]	; (80054a8 <prvAddNewTaskToReadyList+0xd0>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	3301      	adds	r3, #1
 800542c:	4a1e      	ldr	r2, [pc, #120]	; (80054a8 <prvAddNewTaskToReadyList+0xd0>)
 800542e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005430:	4b1d      	ldr	r3, [pc, #116]	; (80054a8 <prvAddNewTaskToReadyList+0xd0>)
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800543c:	4b1b      	ldr	r3, [pc, #108]	; (80054ac <prvAddNewTaskToReadyList+0xd4>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	429a      	cmp	r2, r3
 8005442:	d903      	bls.n	800544c <prvAddNewTaskToReadyList+0x74>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005448:	4a18      	ldr	r2, [pc, #96]	; (80054ac <prvAddNewTaskToReadyList+0xd4>)
 800544a:	6013      	str	r3, [r2, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005450:	4613      	mov	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4413      	add	r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	4a15      	ldr	r2, [pc, #84]	; (80054b0 <prvAddNewTaskToReadyList+0xd8>)
 800545a:	441a      	add	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	3304      	adds	r3, #4
 8005460:	4619      	mov	r1, r3
 8005462:	4610      	mov	r0, r2
 8005464:	f7ff f8fc 	bl	8004660 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005468:	f001 faf4 	bl	8006a54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800546c:	4b0d      	ldr	r3, [pc, #52]	; (80054a4 <prvAddNewTaskToReadyList+0xcc>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00e      	beq.n	8005492 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005474:	4b0a      	ldr	r3, [pc, #40]	; (80054a0 <prvAddNewTaskToReadyList+0xc8>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547e:	429a      	cmp	r2, r3
 8005480:	d207      	bcs.n	8005492 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005482:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <prvAddNewTaskToReadyList+0xdc>)
 8005484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005492:	bf00      	nop
 8005494:	3708      	adds	r7, #8
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	20001100 	.word	0x20001100
 80054a0:	20000c2c 	.word	0x20000c2c
 80054a4:	2000110c 	.word	0x2000110c
 80054a8:	2000111c 	.word	0x2000111c
 80054ac:	20001108 	.word	0x20001108
 80054b0:	20000c30 	.word	0x20000c30
 80054b4:	e000ed04 	.word	0xe000ed04

080054b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80054c0:	2300      	movs	r3, #0
 80054c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d017      	beq.n	80054fa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80054ca:	4b13      	ldr	r3, [pc, #76]	; (8005518 <vTaskDelay+0x60>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <vTaskDelay+0x30>
	__asm volatile
 80054d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d6:	f383 8811 	msr	BASEPRI, r3
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	60bb      	str	r3, [r7, #8]
}
 80054e4:	bf00      	nop
 80054e6:	e7fe      	b.n	80054e6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80054e8:	f000 f88a 	bl	8005600 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80054ec:	2100      	movs	r1, #0
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 fdb4 	bl	800605c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80054f4:	f000 f892 	bl	800561c <xTaskResumeAll>
 80054f8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d107      	bne.n	8005510 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005500:	4b06      	ldr	r3, [pc, #24]	; (800551c <vTaskDelay+0x64>)
 8005502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005506:	601a      	str	r2, [r3, #0]
 8005508:	f3bf 8f4f 	dsb	sy
 800550c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005510:	bf00      	nop
 8005512:	3710      	adds	r7, #16
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}
 8005518:	20001128 	.word	0x20001128
 800551c:	e000ed04 	.word	0xe000ed04

08005520 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b08a      	sub	sp, #40	; 0x28
 8005524:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005526:	2300      	movs	r3, #0
 8005528:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800552a:	2300      	movs	r3, #0
 800552c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800552e:	463a      	mov	r2, r7
 8005530:	1d39      	adds	r1, r7, #4
 8005532:	f107 0308 	add.w	r3, r7, #8
 8005536:	4618      	mov	r0, r3
 8005538:	f7fe fe9c 	bl	8004274 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800553c:	6839      	ldr	r1, [r7, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	9202      	str	r2, [sp, #8]
 8005544:	9301      	str	r3, [sp, #4]
 8005546:	2300      	movs	r3, #0
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	2300      	movs	r3, #0
 800554c:	460a      	mov	r2, r1
 800554e:	4924      	ldr	r1, [pc, #144]	; (80055e0 <vTaskStartScheduler+0xc0>)
 8005550:	4824      	ldr	r0, [pc, #144]	; (80055e4 <vTaskStartScheduler+0xc4>)
 8005552:	f7ff fdf9 	bl	8005148 <xTaskCreateStatic>
 8005556:	4603      	mov	r3, r0
 8005558:	4a23      	ldr	r2, [pc, #140]	; (80055e8 <vTaskStartScheduler+0xc8>)
 800555a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800555c:	4b22      	ldr	r3, [pc, #136]	; (80055e8 <vTaskStartScheduler+0xc8>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d002      	beq.n	800556a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005564:	2301      	movs	r3, #1
 8005566:	617b      	str	r3, [r7, #20]
 8005568:	e001      	b.n	800556e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800556a:	2300      	movs	r3, #0
 800556c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d102      	bne.n	800557a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005574:	f000 fdc6 	bl	8006104 <xTimerCreateTimerTask>
 8005578:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d11b      	bne.n	80055b8 <vTaskStartScheduler+0x98>
	__asm volatile
 8005580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005584:	f383 8811 	msr	BASEPRI, r3
 8005588:	f3bf 8f6f 	isb	sy
 800558c:	f3bf 8f4f 	dsb	sy
 8005590:	613b      	str	r3, [r7, #16]
}
 8005592:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005594:	4b15      	ldr	r3, [pc, #84]	; (80055ec <vTaskStartScheduler+0xcc>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	3354      	adds	r3, #84	; 0x54
 800559a:	4a15      	ldr	r2, [pc, #84]	; (80055f0 <vTaskStartScheduler+0xd0>)
 800559c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800559e:	4b15      	ldr	r3, [pc, #84]	; (80055f4 <vTaskStartScheduler+0xd4>)
 80055a0:	f04f 32ff 	mov.w	r2, #4294967295
 80055a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80055a6:	4b14      	ldr	r3, [pc, #80]	; (80055f8 <vTaskStartScheduler+0xd8>)
 80055a8:	2201      	movs	r2, #1
 80055aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80055ac:	4b13      	ldr	r3, [pc, #76]	; (80055fc <vTaskStartScheduler+0xdc>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80055b2:	f001 f97d 	bl	80068b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80055b6:	e00e      	b.n	80055d6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055be:	d10a      	bne.n	80055d6 <vTaskStartScheduler+0xb6>
	__asm volatile
 80055c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c4:	f383 8811 	msr	BASEPRI, r3
 80055c8:	f3bf 8f6f 	isb	sy
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	60fb      	str	r3, [r7, #12]
}
 80055d2:	bf00      	nop
 80055d4:	e7fe      	b.n	80055d4 <vTaskStartScheduler+0xb4>
}
 80055d6:	bf00      	nop
 80055d8:	3718      	adds	r7, #24
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	08008294 	.word	0x08008294
 80055e4:	08005d61 	.word	0x08005d61
 80055e8:	20001124 	.word	0x20001124
 80055ec:	20000c2c 	.word	0x20000c2c
 80055f0:	20000014 	.word	0x20000014
 80055f4:	20001120 	.word	0x20001120
 80055f8:	2000110c 	.word	0x2000110c
 80055fc:	20001104 	.word	0x20001104

08005600 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005600:	b480      	push	{r7}
 8005602:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005604:	4b04      	ldr	r3, [pc, #16]	; (8005618 <vTaskSuspendAll+0x18>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3301      	adds	r3, #1
 800560a:	4a03      	ldr	r2, [pc, #12]	; (8005618 <vTaskSuspendAll+0x18>)
 800560c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800560e:	bf00      	nop
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr
 8005618:	20001128 	.word	0x20001128

0800561c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005622:	2300      	movs	r3, #0
 8005624:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005626:	2300      	movs	r3, #0
 8005628:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800562a:	4b42      	ldr	r3, [pc, #264]	; (8005734 <xTaskResumeAll+0x118>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d10a      	bne.n	8005648 <xTaskResumeAll+0x2c>
	__asm volatile
 8005632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005636:	f383 8811 	msr	BASEPRI, r3
 800563a:	f3bf 8f6f 	isb	sy
 800563e:	f3bf 8f4f 	dsb	sy
 8005642:	603b      	str	r3, [r7, #0]
}
 8005644:	bf00      	nop
 8005646:	e7fe      	b.n	8005646 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005648:	f001 f9d4 	bl	80069f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800564c:	4b39      	ldr	r3, [pc, #228]	; (8005734 <xTaskResumeAll+0x118>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	3b01      	subs	r3, #1
 8005652:	4a38      	ldr	r2, [pc, #224]	; (8005734 <xTaskResumeAll+0x118>)
 8005654:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005656:	4b37      	ldr	r3, [pc, #220]	; (8005734 <xTaskResumeAll+0x118>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d162      	bne.n	8005724 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800565e:	4b36      	ldr	r3, [pc, #216]	; (8005738 <xTaskResumeAll+0x11c>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d05e      	beq.n	8005724 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005666:	e02f      	b.n	80056c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005668:	4b34      	ldr	r3, [pc, #208]	; (800573c <xTaskResumeAll+0x120>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	3318      	adds	r3, #24
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff f850 	bl	800471a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	3304      	adds	r3, #4
 800567e:	4618      	mov	r0, r3
 8005680:	f7ff f84b 	bl	800471a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005688:	4b2d      	ldr	r3, [pc, #180]	; (8005740 <xTaskResumeAll+0x124>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	429a      	cmp	r2, r3
 800568e:	d903      	bls.n	8005698 <xTaskResumeAll+0x7c>
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005694:	4a2a      	ldr	r2, [pc, #168]	; (8005740 <xTaskResumeAll+0x124>)
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800569c:	4613      	mov	r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4413      	add	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4a27      	ldr	r2, [pc, #156]	; (8005744 <xTaskResumeAll+0x128>)
 80056a6:	441a      	add	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	3304      	adds	r3, #4
 80056ac:	4619      	mov	r1, r3
 80056ae:	4610      	mov	r0, r2
 80056b0:	f7fe ffd6 	bl	8004660 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b8:	4b23      	ldr	r3, [pc, #140]	; (8005748 <xTaskResumeAll+0x12c>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056be:	429a      	cmp	r2, r3
 80056c0:	d302      	bcc.n	80056c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80056c2:	4b22      	ldr	r3, [pc, #136]	; (800574c <xTaskResumeAll+0x130>)
 80056c4:	2201      	movs	r2, #1
 80056c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056c8:	4b1c      	ldr	r3, [pc, #112]	; (800573c <xTaskResumeAll+0x120>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d1cb      	bne.n	8005668 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80056d6:	f000 fbfd 	bl	8005ed4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80056da:	4b1d      	ldr	r3, [pc, #116]	; (8005750 <xTaskResumeAll+0x134>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d010      	beq.n	8005708 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80056e6:	f000 f847 	bl	8005778 <xTaskIncrementTick>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d002      	beq.n	80056f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80056f0:	4b16      	ldr	r3, [pc, #88]	; (800574c <xTaskResumeAll+0x130>)
 80056f2:	2201      	movs	r2, #1
 80056f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3b01      	subs	r3, #1
 80056fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1f1      	bne.n	80056e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005702:	4b13      	ldr	r3, [pc, #76]	; (8005750 <xTaskResumeAll+0x134>)
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005708:	4b10      	ldr	r3, [pc, #64]	; (800574c <xTaskResumeAll+0x130>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d009      	beq.n	8005724 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005710:	2301      	movs	r3, #1
 8005712:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005714:	4b0f      	ldr	r3, [pc, #60]	; (8005754 <xTaskResumeAll+0x138>)
 8005716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005724:	f001 f996 	bl	8006a54 <vPortExitCritical>

	return xAlreadyYielded;
 8005728:	68bb      	ldr	r3, [r7, #8]
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	20001128 	.word	0x20001128
 8005738:	20001100 	.word	0x20001100
 800573c:	200010c0 	.word	0x200010c0
 8005740:	20001108 	.word	0x20001108
 8005744:	20000c30 	.word	0x20000c30
 8005748:	20000c2c 	.word	0x20000c2c
 800574c:	20001114 	.word	0x20001114
 8005750:	20001110 	.word	0x20001110
 8005754:	e000ed04 	.word	0xe000ed04

08005758 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800575e:	4b05      	ldr	r3, [pc, #20]	; (8005774 <xTaskGetTickCount+0x1c>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005764:	687b      	ldr	r3, [r7, #4]
}
 8005766:	4618      	mov	r0, r3
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	20001104 	.word	0x20001104

08005778 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800577e:	2300      	movs	r3, #0
 8005780:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005782:	4b4f      	ldr	r3, [pc, #316]	; (80058c0 <xTaskIncrementTick+0x148>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	f040 808f 	bne.w	80058aa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800578c:	4b4d      	ldr	r3, [pc, #308]	; (80058c4 <xTaskIncrementTick+0x14c>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	3301      	adds	r3, #1
 8005792:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005794:	4a4b      	ldr	r2, [pc, #300]	; (80058c4 <xTaskIncrementTick+0x14c>)
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d120      	bne.n	80057e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80057a0:	4b49      	ldr	r3, [pc, #292]	; (80058c8 <xTaskIncrementTick+0x150>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00a      	beq.n	80057c0 <xTaskIncrementTick+0x48>
	__asm volatile
 80057aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ae:	f383 8811 	msr	BASEPRI, r3
 80057b2:	f3bf 8f6f 	isb	sy
 80057b6:	f3bf 8f4f 	dsb	sy
 80057ba:	603b      	str	r3, [r7, #0]
}
 80057bc:	bf00      	nop
 80057be:	e7fe      	b.n	80057be <xTaskIncrementTick+0x46>
 80057c0:	4b41      	ldr	r3, [pc, #260]	; (80058c8 <xTaskIncrementTick+0x150>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	60fb      	str	r3, [r7, #12]
 80057c6:	4b41      	ldr	r3, [pc, #260]	; (80058cc <xTaskIncrementTick+0x154>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a3f      	ldr	r2, [pc, #252]	; (80058c8 <xTaskIncrementTick+0x150>)
 80057cc:	6013      	str	r3, [r2, #0]
 80057ce:	4a3f      	ldr	r2, [pc, #252]	; (80058cc <xTaskIncrementTick+0x154>)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6013      	str	r3, [r2, #0]
 80057d4:	4b3e      	ldr	r3, [pc, #248]	; (80058d0 <xTaskIncrementTick+0x158>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	3301      	adds	r3, #1
 80057da:	4a3d      	ldr	r2, [pc, #244]	; (80058d0 <xTaskIncrementTick+0x158>)
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	f000 fb79 	bl	8005ed4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80057e2:	4b3c      	ldr	r3, [pc, #240]	; (80058d4 <xTaskIncrementTick+0x15c>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d349      	bcc.n	8005880 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057ec:	4b36      	ldr	r3, [pc, #216]	; (80058c8 <xTaskIncrementTick+0x150>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d104      	bne.n	8005800 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057f6:	4b37      	ldr	r3, [pc, #220]	; (80058d4 <xTaskIncrementTick+0x15c>)
 80057f8:	f04f 32ff 	mov.w	r2, #4294967295
 80057fc:	601a      	str	r2, [r3, #0]
					break;
 80057fe:	e03f      	b.n	8005880 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005800:	4b31      	ldr	r3, [pc, #196]	; (80058c8 <xTaskIncrementTick+0x150>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	429a      	cmp	r2, r3
 8005816:	d203      	bcs.n	8005820 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005818:	4a2e      	ldr	r2, [pc, #184]	; (80058d4 <xTaskIncrementTick+0x15c>)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800581e:	e02f      	b.n	8005880 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	3304      	adds	r3, #4
 8005824:	4618      	mov	r0, r3
 8005826:	f7fe ff78 	bl	800471a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582e:	2b00      	cmp	r3, #0
 8005830:	d004      	beq.n	800583c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	3318      	adds	r3, #24
 8005836:	4618      	mov	r0, r3
 8005838:	f7fe ff6f 	bl	800471a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005840:	4b25      	ldr	r3, [pc, #148]	; (80058d8 <xTaskIncrementTick+0x160>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	429a      	cmp	r2, r3
 8005846:	d903      	bls.n	8005850 <xTaskIncrementTick+0xd8>
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800584c:	4a22      	ldr	r2, [pc, #136]	; (80058d8 <xTaskIncrementTick+0x160>)
 800584e:	6013      	str	r3, [r2, #0]
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005854:	4613      	mov	r3, r2
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	4413      	add	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4a1f      	ldr	r2, [pc, #124]	; (80058dc <xTaskIncrementTick+0x164>)
 800585e:	441a      	add	r2, r3
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	3304      	adds	r3, #4
 8005864:	4619      	mov	r1, r3
 8005866:	4610      	mov	r0, r2
 8005868:	f7fe fefa 	bl	8004660 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005870:	4b1b      	ldr	r3, [pc, #108]	; (80058e0 <xTaskIncrementTick+0x168>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005876:	429a      	cmp	r2, r3
 8005878:	d3b8      	bcc.n	80057ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800587a:	2301      	movs	r3, #1
 800587c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800587e:	e7b5      	b.n	80057ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005880:	4b17      	ldr	r3, [pc, #92]	; (80058e0 <xTaskIncrementTick+0x168>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005886:	4915      	ldr	r1, [pc, #84]	; (80058dc <xTaskIncrementTick+0x164>)
 8005888:	4613      	mov	r3, r2
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	4413      	add	r3, r2
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	440b      	add	r3, r1
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d901      	bls.n	800589c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005898:	2301      	movs	r3, #1
 800589a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800589c:	4b11      	ldr	r3, [pc, #68]	; (80058e4 <xTaskIncrementTick+0x16c>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80058a4:	2301      	movs	r3, #1
 80058a6:	617b      	str	r3, [r7, #20]
 80058a8:	e004      	b.n	80058b4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80058aa:	4b0f      	ldr	r3, [pc, #60]	; (80058e8 <xTaskIncrementTick+0x170>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	3301      	adds	r3, #1
 80058b0:	4a0d      	ldr	r2, [pc, #52]	; (80058e8 <xTaskIncrementTick+0x170>)
 80058b2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80058b4:	697b      	ldr	r3, [r7, #20]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3718      	adds	r7, #24
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	20001128 	.word	0x20001128
 80058c4:	20001104 	.word	0x20001104
 80058c8:	200010b8 	.word	0x200010b8
 80058cc:	200010bc 	.word	0x200010bc
 80058d0:	20001118 	.word	0x20001118
 80058d4:	20001120 	.word	0x20001120
 80058d8:	20001108 	.word	0x20001108
 80058dc:	20000c30 	.word	0x20000c30
 80058e0:	20000c2c 	.word	0x20000c2c
 80058e4:	20001114 	.word	0x20001114
 80058e8:	20001110 	.word	0x20001110

080058ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80058f2:	4b2a      	ldr	r3, [pc, #168]	; (800599c <vTaskSwitchContext+0xb0>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d003      	beq.n	8005902 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80058fa:	4b29      	ldr	r3, [pc, #164]	; (80059a0 <vTaskSwitchContext+0xb4>)
 80058fc:	2201      	movs	r2, #1
 80058fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005900:	e046      	b.n	8005990 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8005902:	4b27      	ldr	r3, [pc, #156]	; (80059a0 <vTaskSwitchContext+0xb4>)
 8005904:	2200      	movs	r2, #0
 8005906:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005908:	4b26      	ldr	r3, [pc, #152]	; (80059a4 <vTaskSwitchContext+0xb8>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	60fb      	str	r3, [r7, #12]
 800590e:	e010      	b.n	8005932 <vTaskSwitchContext+0x46>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10a      	bne.n	800592c <vTaskSwitchContext+0x40>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	607b      	str	r3, [r7, #4]
}
 8005928:	bf00      	nop
 800592a:	e7fe      	b.n	800592a <vTaskSwitchContext+0x3e>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	3b01      	subs	r3, #1
 8005930:	60fb      	str	r3, [r7, #12]
 8005932:	491d      	ldr	r1, [pc, #116]	; (80059a8 <vTaskSwitchContext+0xbc>)
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	440b      	add	r3, r1
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d0e4      	beq.n	8005910 <vTaskSwitchContext+0x24>
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	4613      	mov	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	4a15      	ldr	r2, [pc, #84]	; (80059a8 <vTaskSwitchContext+0xbc>)
 8005952:	4413      	add	r3, r2
 8005954:	60bb      	str	r3, [r7, #8]
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	605a      	str	r2, [r3, #4]
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	3308      	adds	r3, #8
 8005968:	429a      	cmp	r2, r3
 800596a:	d104      	bne.n	8005976 <vTaskSwitchContext+0x8a>
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	605a      	str	r2, [r3, #4]
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	4a0b      	ldr	r2, [pc, #44]	; (80059ac <vTaskSwitchContext+0xc0>)
 800597e:	6013      	str	r3, [r2, #0]
 8005980:	4a08      	ldr	r2, [pc, #32]	; (80059a4 <vTaskSwitchContext+0xb8>)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005986:	4b09      	ldr	r3, [pc, #36]	; (80059ac <vTaskSwitchContext+0xc0>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3354      	adds	r3, #84	; 0x54
 800598c:	4a08      	ldr	r2, [pc, #32]	; (80059b0 <vTaskSwitchContext+0xc4>)
 800598e:	6013      	str	r3, [r2, #0]
}
 8005990:	bf00      	nop
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	20001128 	.word	0x20001128
 80059a0:	20001114 	.word	0x20001114
 80059a4:	20001108 	.word	0x20001108
 80059a8:	20000c30 	.word	0x20000c30
 80059ac:	20000c2c 	.word	0x20000c2c
 80059b0:	20000014 	.word	0x20000014

080059b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d10a      	bne.n	80059da <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80059c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c8:	f383 8811 	msr	BASEPRI, r3
 80059cc:	f3bf 8f6f 	isb	sy
 80059d0:	f3bf 8f4f 	dsb	sy
 80059d4:	60fb      	str	r3, [r7, #12]
}
 80059d6:	bf00      	nop
 80059d8:	e7fe      	b.n	80059d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80059da:	4b07      	ldr	r3, [pc, #28]	; (80059f8 <vTaskPlaceOnEventList+0x44>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	3318      	adds	r3, #24
 80059e0:	4619      	mov	r1, r3
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7fe fe60 	bl	80046a8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80059e8:	2101      	movs	r1, #1
 80059ea:	6838      	ldr	r0, [r7, #0]
 80059ec:	f000 fb36 	bl	800605c <prvAddCurrentTaskToDelayedList>
}
 80059f0:	bf00      	nop
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	20000c2c 	.word	0x20000c2c

080059fc <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b086      	sub	sp, #24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d10a      	bne.n	8005a24 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8005a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a12:	f383 8811 	msr	BASEPRI, r3
 8005a16:	f3bf 8f6f 	isb	sy
 8005a1a:	f3bf 8f4f 	dsb	sy
 8005a1e:	617b      	str	r3, [r7, #20]
}
 8005a20:	bf00      	nop
 8005a22:	e7fe      	b.n	8005a22 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8005a24:	4b11      	ldr	r3, [pc, #68]	; (8005a6c <vTaskPlaceOnUnorderedEventList+0x70>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d10a      	bne.n	8005a42 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8005a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a30:	f383 8811 	msr	BASEPRI, r3
 8005a34:	f3bf 8f6f 	isb	sy
 8005a38:	f3bf 8f4f 	dsb	sy
 8005a3c:	613b      	str	r3, [r7, #16]
}
 8005a3e:	bf00      	nop
 8005a40:	e7fe      	b.n	8005a40 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005a42:	4b0b      	ldr	r3, [pc, #44]	; (8005a70 <vTaskPlaceOnUnorderedEventList+0x74>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005a4c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a4e:	4b08      	ldr	r3, [pc, #32]	; (8005a70 <vTaskPlaceOnUnorderedEventList+0x74>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3318      	adds	r3, #24
 8005a54:	4619      	mov	r1, r3
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f7fe fe02 	bl	8004660 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a5c:	2101      	movs	r1, #1
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 fafc 	bl	800605c <prvAddCurrentTaskToDelayedList>
}
 8005a64:	bf00      	nop
 8005a66:	3718      	adds	r7, #24
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	20001128 	.word	0x20001128
 8005a70:	20000c2c 	.word	0x20000c2c

08005a74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10a      	bne.n	8005a9c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a8a:	f383 8811 	msr	BASEPRI, r3
 8005a8e:	f3bf 8f6f 	isb	sy
 8005a92:	f3bf 8f4f 	dsb	sy
 8005a96:	617b      	str	r3, [r7, #20]
}
 8005a98:	bf00      	nop
 8005a9a:	e7fe      	b.n	8005a9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a9c:	4b0a      	ldr	r3, [pc, #40]	; (8005ac8 <vTaskPlaceOnEventListRestricted+0x54>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	3318      	adds	r3, #24
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f7fe fddb 	bl	8004660 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d002      	beq.n	8005ab6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005ab6:	6879      	ldr	r1, [r7, #4]
 8005ab8:	68b8      	ldr	r0, [r7, #8]
 8005aba:	f000 facf 	bl	800605c <prvAddCurrentTaskToDelayedList>
	}
 8005abe:	bf00      	nop
 8005ac0:	3718      	adds	r7, #24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	20000c2c 	.word	0x20000c2c

08005acc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10a      	bne.n	8005af8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae6:	f383 8811 	msr	BASEPRI, r3
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	60fb      	str	r3, [r7, #12]
}
 8005af4:	bf00      	nop
 8005af6:	e7fe      	b.n	8005af6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	3318      	adds	r3, #24
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7fe fe0c 	bl	800471a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b02:	4b1e      	ldr	r3, [pc, #120]	; (8005b7c <xTaskRemoveFromEventList+0xb0>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d11d      	bne.n	8005b46 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	3304      	adds	r3, #4
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fe fe03 	bl	800471a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b18:	4b19      	ldr	r3, [pc, #100]	; (8005b80 <xTaskRemoveFromEventList+0xb4>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d903      	bls.n	8005b28 <xTaskRemoveFromEventList+0x5c>
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b24:	4a16      	ldr	r2, [pc, #88]	; (8005b80 <xTaskRemoveFromEventList+0xb4>)
 8005b26:	6013      	str	r3, [r2, #0]
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	4413      	add	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	4a13      	ldr	r2, [pc, #76]	; (8005b84 <xTaskRemoveFromEventList+0xb8>)
 8005b36:	441a      	add	r2, r3
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	3304      	adds	r3, #4
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	4610      	mov	r0, r2
 8005b40:	f7fe fd8e 	bl	8004660 <vListInsertEnd>
 8005b44:	e005      	b.n	8005b52 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	3318      	adds	r3, #24
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	480e      	ldr	r0, [pc, #56]	; (8005b88 <xTaskRemoveFromEventList+0xbc>)
 8005b4e:	f7fe fd87 	bl	8004660 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b56:	4b0d      	ldr	r3, [pc, #52]	; (8005b8c <xTaskRemoveFromEventList+0xc0>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d905      	bls.n	8005b6c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005b60:	2301      	movs	r3, #1
 8005b62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005b64:	4b0a      	ldr	r3, [pc, #40]	; (8005b90 <xTaskRemoveFromEventList+0xc4>)
 8005b66:	2201      	movs	r2, #1
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	e001      	b.n	8005b70 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005b70:	697b      	ldr	r3, [r7, #20]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3718      	adds	r7, #24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	20001128 	.word	0x20001128
 8005b80:	20001108 	.word	0x20001108
 8005b84:	20000c30 	.word	0x20000c30
 8005b88:	200010c0 	.word	0x200010c0
 8005b8c:	20000c2c 	.word	0x20000c2c
 8005b90:	20001114 	.word	0x20001114

08005b94 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8005b9e:	4b29      	ldr	r3, [pc, #164]	; (8005c44 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d10a      	bne.n	8005bbc <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8005ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005baa:	f383 8811 	msr	BASEPRI, r3
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	f3bf 8f4f 	dsb	sy
 8005bb6:	613b      	str	r3, [r7, #16]
}
 8005bb8:	bf00      	nop
 8005bba:	e7fe      	b.n	8005bba <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10a      	bne.n	8005be8 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8005bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd6:	f383 8811 	msr	BASEPRI, r3
 8005bda:	f3bf 8f6f 	isb	sy
 8005bde:	f3bf 8f4f 	dsb	sy
 8005be2:	60fb      	str	r3, [r7, #12]
}
 8005be4:	bf00      	nop
 8005be6:	e7fe      	b.n	8005be6 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f7fe fd96 	bl	800471a <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	3304      	adds	r3, #4
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f7fe fd91 	bl	800471a <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bfc:	4b12      	ldr	r3, [pc, #72]	; (8005c48 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d903      	bls.n	8005c0c <vTaskRemoveFromUnorderedEventList+0x78>
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c08:	4a0f      	ldr	r2, [pc, #60]	; (8005c48 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8005c0a:	6013      	str	r3, [r2, #0]
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c10:	4613      	mov	r3, r2
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	4413      	add	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4a0c      	ldr	r2, [pc, #48]	; (8005c4c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8005c1a:	441a      	add	r2, r3
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	3304      	adds	r3, #4
 8005c20:	4619      	mov	r1, r3
 8005c22:	4610      	mov	r0, r2
 8005c24:	f7fe fd1c 	bl	8004660 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c2c:	4b08      	ldr	r3, [pc, #32]	; (8005c50 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d902      	bls.n	8005c3c <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8005c36:	4b07      	ldr	r3, [pc, #28]	; (8005c54 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8005c38:	2201      	movs	r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]
	}
}
 8005c3c:	bf00      	nop
 8005c3e:	3718      	adds	r7, #24
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	20001128 	.word	0x20001128
 8005c48:	20001108 	.word	0x20001108
 8005c4c:	20000c30 	.word	0x20000c30
 8005c50:	20000c2c 	.word	0x20000c2c
 8005c54:	20001114 	.word	0x20001114

08005c58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005c60:	4b06      	ldr	r3, [pc, #24]	; (8005c7c <vTaskInternalSetTimeOutState+0x24>)
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005c68:	4b05      	ldr	r3, [pc, #20]	; (8005c80 <vTaskInternalSetTimeOutState+0x28>)
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	605a      	str	r2, [r3, #4]
}
 8005c70:	bf00      	nop
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr
 8005c7c:	20001118 	.word	0x20001118
 8005c80:	20001104 	.word	0x20001104

08005c84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b088      	sub	sp, #32
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d10a      	bne.n	8005caa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c98:	f383 8811 	msr	BASEPRI, r3
 8005c9c:	f3bf 8f6f 	isb	sy
 8005ca0:	f3bf 8f4f 	dsb	sy
 8005ca4:	613b      	str	r3, [r7, #16]
}
 8005ca6:	bf00      	nop
 8005ca8:	e7fe      	b.n	8005ca8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10a      	bne.n	8005cc6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb4:	f383 8811 	msr	BASEPRI, r3
 8005cb8:	f3bf 8f6f 	isb	sy
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	60fb      	str	r3, [r7, #12]
}
 8005cc2:	bf00      	nop
 8005cc4:	e7fe      	b.n	8005cc4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005cc6:	f000 fe95 	bl	80069f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005cca:	4b1d      	ldr	r3, [pc, #116]	; (8005d40 <xTaskCheckForTimeOut+0xbc>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce2:	d102      	bne.n	8005cea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	61fb      	str	r3, [r7, #28]
 8005ce8:	e023      	b.n	8005d32 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	4b15      	ldr	r3, [pc, #84]	; (8005d44 <xTaskCheckForTimeOut+0xc0>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d007      	beq.n	8005d06 <xTaskCheckForTimeOut+0x82>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	69ba      	ldr	r2, [r7, #24]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d302      	bcc.n	8005d06 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005d00:	2301      	movs	r3, #1
 8005d02:	61fb      	str	r3, [r7, #28]
 8005d04:	e015      	b.n	8005d32 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d20b      	bcs.n	8005d28 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	1ad2      	subs	r2, r2, r3
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f7ff ff9b 	bl	8005c58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005d22:	2300      	movs	r3, #0
 8005d24:	61fb      	str	r3, [r7, #28]
 8005d26:	e004      	b.n	8005d32 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005d32:	f000 fe8f 	bl	8006a54 <vPortExitCritical>

	return xReturn;
 8005d36:	69fb      	ldr	r3, [r7, #28]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3720      	adds	r7, #32
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	20001104 	.word	0x20001104
 8005d44:	20001118 	.word	0x20001118

08005d48 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005d48:	b480      	push	{r7}
 8005d4a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005d4c:	4b03      	ldr	r3, [pc, #12]	; (8005d5c <vTaskMissedYield+0x14>)
 8005d4e:	2201      	movs	r2, #1
 8005d50:	601a      	str	r2, [r3, #0]
}
 8005d52:	bf00      	nop
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr
 8005d5c:	20001114 	.word	0x20001114

08005d60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005d68:	f000 f852 	bl	8005e10 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005d6c:	4b06      	ldr	r3, [pc, #24]	; (8005d88 <prvIdleTask+0x28>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d9f9      	bls.n	8005d68 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d74:	4b05      	ldr	r3, [pc, #20]	; (8005d8c <prvIdleTask+0x2c>)
 8005d76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	f3bf 8f4f 	dsb	sy
 8005d80:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d84:	e7f0      	b.n	8005d68 <prvIdleTask+0x8>
 8005d86:	bf00      	nop
 8005d88:	20000c30 	.word	0x20000c30
 8005d8c:	e000ed04 	.word	0xe000ed04

08005d90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d96:	2300      	movs	r3, #0
 8005d98:	607b      	str	r3, [r7, #4]
 8005d9a:	e00c      	b.n	8005db6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	4413      	add	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	4a12      	ldr	r2, [pc, #72]	; (8005df0 <prvInitialiseTaskLists+0x60>)
 8005da8:	4413      	add	r3, r2
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fe fc2b 	bl	8004606 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	3301      	adds	r3, #1
 8005db4:	607b      	str	r3, [r7, #4]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2b37      	cmp	r3, #55	; 0x37
 8005dba:	d9ef      	bls.n	8005d9c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005dbc:	480d      	ldr	r0, [pc, #52]	; (8005df4 <prvInitialiseTaskLists+0x64>)
 8005dbe:	f7fe fc22 	bl	8004606 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005dc2:	480d      	ldr	r0, [pc, #52]	; (8005df8 <prvInitialiseTaskLists+0x68>)
 8005dc4:	f7fe fc1f 	bl	8004606 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005dc8:	480c      	ldr	r0, [pc, #48]	; (8005dfc <prvInitialiseTaskLists+0x6c>)
 8005dca:	f7fe fc1c 	bl	8004606 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005dce:	480c      	ldr	r0, [pc, #48]	; (8005e00 <prvInitialiseTaskLists+0x70>)
 8005dd0:	f7fe fc19 	bl	8004606 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005dd4:	480b      	ldr	r0, [pc, #44]	; (8005e04 <prvInitialiseTaskLists+0x74>)
 8005dd6:	f7fe fc16 	bl	8004606 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005dda:	4b0b      	ldr	r3, [pc, #44]	; (8005e08 <prvInitialiseTaskLists+0x78>)
 8005ddc:	4a05      	ldr	r2, [pc, #20]	; (8005df4 <prvInitialiseTaskLists+0x64>)
 8005dde:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005de0:	4b0a      	ldr	r3, [pc, #40]	; (8005e0c <prvInitialiseTaskLists+0x7c>)
 8005de2:	4a05      	ldr	r2, [pc, #20]	; (8005df8 <prvInitialiseTaskLists+0x68>)
 8005de4:	601a      	str	r2, [r3, #0]
}
 8005de6:	bf00      	nop
 8005de8:	3708      	adds	r7, #8
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	20000c30 	.word	0x20000c30
 8005df4:	20001090 	.word	0x20001090
 8005df8:	200010a4 	.word	0x200010a4
 8005dfc:	200010c0 	.word	0x200010c0
 8005e00:	200010d4 	.word	0x200010d4
 8005e04:	200010ec 	.word	0x200010ec
 8005e08:	200010b8 	.word	0x200010b8
 8005e0c:	200010bc 	.word	0x200010bc

08005e10 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e16:	e019      	b.n	8005e4c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005e18:	f000 fdec 	bl	80069f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e1c:	4b10      	ldr	r3, [pc, #64]	; (8005e60 <prvCheckTasksWaitingTermination+0x50>)
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	3304      	adds	r3, #4
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fe fc76 	bl	800471a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005e2e:	4b0d      	ldr	r3, [pc, #52]	; (8005e64 <prvCheckTasksWaitingTermination+0x54>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	4a0b      	ldr	r2, [pc, #44]	; (8005e64 <prvCheckTasksWaitingTermination+0x54>)
 8005e36:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e38:	4b0b      	ldr	r3, [pc, #44]	; (8005e68 <prvCheckTasksWaitingTermination+0x58>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	4a0a      	ldr	r2, [pc, #40]	; (8005e68 <prvCheckTasksWaitingTermination+0x58>)
 8005e40:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005e42:	f000 fe07 	bl	8006a54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 f810 	bl	8005e6c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e4c:	4b06      	ldr	r3, [pc, #24]	; (8005e68 <prvCheckTasksWaitingTermination+0x58>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e1      	bne.n	8005e18 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005e54:	bf00      	nop
 8005e56:	bf00      	nop
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	200010d4 	.word	0x200010d4
 8005e64:	20001100 	.word	0x20001100
 8005e68:	200010e8 	.word	0x200010e8

08005e6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	3354      	adds	r3, #84	; 0x54
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f001 fb31 	bl	80074e0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d108      	bne.n	8005e9a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f000 ff9f 	bl	8006dd0 <vPortFree>
				vPortFree( pxTCB );
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 ff9c 	bl	8006dd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e98:	e018      	b.n	8005ecc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d103      	bne.n	8005eac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 ff93 	bl	8006dd0 <vPortFree>
	}
 8005eaa:	e00f      	b.n	8005ecc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d00a      	beq.n	8005ecc <prvDeleteTCB+0x60>
	__asm volatile
 8005eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eba:	f383 8811 	msr	BASEPRI, r3
 8005ebe:	f3bf 8f6f 	isb	sy
 8005ec2:	f3bf 8f4f 	dsb	sy
 8005ec6:	60fb      	str	r3, [r7, #12]
}
 8005ec8:	bf00      	nop
 8005eca:	e7fe      	b.n	8005eca <prvDeleteTCB+0x5e>
	}
 8005ecc:	bf00      	nop
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005eda:	4b0c      	ldr	r3, [pc, #48]	; (8005f0c <prvResetNextTaskUnblockTime+0x38>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d104      	bne.n	8005eee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ee4:	4b0a      	ldr	r3, [pc, #40]	; (8005f10 <prvResetNextTaskUnblockTime+0x3c>)
 8005ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005eec:	e008      	b.n	8005f00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005eee:	4b07      	ldr	r3, [pc, #28]	; (8005f0c <prvResetNextTaskUnblockTime+0x38>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	4a04      	ldr	r2, [pc, #16]	; (8005f10 <prvResetNextTaskUnblockTime+0x3c>)
 8005efe:	6013      	str	r3, [r2, #0]
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr
 8005f0c:	200010b8 	.word	0x200010b8
 8005f10:	20001120 	.word	0x20001120

08005f14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005f1a:	4b0b      	ldr	r3, [pc, #44]	; (8005f48 <xTaskGetSchedulerState+0x34>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d102      	bne.n	8005f28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005f22:	2301      	movs	r3, #1
 8005f24:	607b      	str	r3, [r7, #4]
 8005f26:	e008      	b.n	8005f3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f28:	4b08      	ldr	r3, [pc, #32]	; (8005f4c <xTaskGetSchedulerState+0x38>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d102      	bne.n	8005f36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005f30:	2302      	movs	r3, #2
 8005f32:	607b      	str	r3, [r7, #4]
 8005f34:	e001      	b.n	8005f3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005f36:	2300      	movs	r3, #0
 8005f38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005f3a:	687b      	ldr	r3, [r7, #4]
	}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	370c      	adds	r7, #12
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr
 8005f48:	2000110c 	.word	0x2000110c
 8005f4c:	20001128 	.word	0x20001128

08005f50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d056      	beq.n	8006014 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005f66:	4b2e      	ldr	r3, [pc, #184]	; (8006020 <xTaskPriorityDisinherit+0xd0>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d00a      	beq.n	8005f86 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	60fb      	str	r3, [r7, #12]
}
 8005f82:	bf00      	nop
 8005f84:	e7fe      	b.n	8005f84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10a      	bne.n	8005fa4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	60bb      	str	r3, [r7, #8]
}
 8005fa0:	bf00      	nop
 8005fa2:	e7fe      	b.n	8005fa2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fa8:	1e5a      	subs	r2, r3, #1
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d02c      	beq.n	8006014 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d128      	bne.n	8006014 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	3304      	adds	r3, #4
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fe fba7 	bl	800471a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fd8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fe4:	4b0f      	ldr	r3, [pc, #60]	; (8006024 <xTaskPriorityDisinherit+0xd4>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d903      	bls.n	8005ff4 <xTaskPriorityDisinherit+0xa4>
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff0:	4a0c      	ldr	r2, [pc, #48]	; (8006024 <xTaskPriorityDisinherit+0xd4>)
 8005ff2:	6013      	str	r3, [r2, #0]
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	4413      	add	r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4a09      	ldr	r2, [pc, #36]	; (8006028 <xTaskPriorityDisinherit+0xd8>)
 8006002:	441a      	add	r2, r3
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	3304      	adds	r3, #4
 8006008:	4619      	mov	r1, r3
 800600a:	4610      	mov	r0, r2
 800600c:	f7fe fb28 	bl	8004660 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006010:	2301      	movs	r3, #1
 8006012:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006014:	697b      	ldr	r3, [r7, #20]
	}
 8006016:	4618      	mov	r0, r3
 8006018:	3718      	adds	r7, #24
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	20000c2c 	.word	0x20000c2c
 8006024:	20001108 	.word	0x20001108
 8006028:	20000c30 	.word	0x20000c30

0800602c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006032:	4b09      	ldr	r3, [pc, #36]	; (8006058 <uxTaskResetEventItemValue+0x2c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800603a:	4b07      	ldr	r3, [pc, #28]	; (8006058 <uxTaskResetEventItemValue+0x2c>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006040:	4b05      	ldr	r3, [pc, #20]	; (8006058 <uxTaskResetEventItemValue+0x2c>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8006048:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800604a:	687b      	ldr	r3, [r7, #4]
}
 800604c:	4618      	mov	r0, r3
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr
 8006058:	20000c2c 	.word	0x20000c2c

0800605c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006066:	4b21      	ldr	r3, [pc, #132]	; (80060ec <prvAddCurrentTaskToDelayedList+0x90>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800606c:	4b20      	ldr	r3, [pc, #128]	; (80060f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	3304      	adds	r3, #4
 8006072:	4618      	mov	r0, r3
 8006074:	f7fe fb51 	bl	800471a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800607e:	d10a      	bne.n	8006096 <prvAddCurrentTaskToDelayedList+0x3a>
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d007      	beq.n	8006096 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006086:	4b1a      	ldr	r3, [pc, #104]	; (80060f0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	3304      	adds	r3, #4
 800608c:	4619      	mov	r1, r3
 800608e:	4819      	ldr	r0, [pc, #100]	; (80060f4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006090:	f7fe fae6 	bl	8004660 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006094:	e026      	b.n	80060e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4413      	add	r3, r2
 800609c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800609e:	4b14      	ldr	r3, [pc, #80]	; (80060f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68ba      	ldr	r2, [r7, #8]
 80060a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d209      	bcs.n	80060c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060ae:	4b12      	ldr	r3, [pc, #72]	; (80060f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	4b0f      	ldr	r3, [pc, #60]	; (80060f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3304      	adds	r3, #4
 80060b8:	4619      	mov	r1, r3
 80060ba:	4610      	mov	r0, r2
 80060bc:	f7fe faf4 	bl	80046a8 <vListInsert>
}
 80060c0:	e010      	b.n	80060e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060c2:	4b0e      	ldr	r3, [pc, #56]	; (80060fc <prvAddCurrentTaskToDelayedList+0xa0>)
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	4b0a      	ldr	r3, [pc, #40]	; (80060f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3304      	adds	r3, #4
 80060cc:	4619      	mov	r1, r3
 80060ce:	4610      	mov	r0, r2
 80060d0:	f7fe faea 	bl	80046a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80060d4:	4b0a      	ldr	r3, [pc, #40]	; (8006100 <prvAddCurrentTaskToDelayedList+0xa4>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d202      	bcs.n	80060e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80060de:	4a08      	ldr	r2, [pc, #32]	; (8006100 <prvAddCurrentTaskToDelayedList+0xa4>)
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	6013      	str	r3, [r2, #0]
}
 80060e4:	bf00      	nop
 80060e6:	3710      	adds	r7, #16
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	20001104 	.word	0x20001104
 80060f0:	20000c2c 	.word	0x20000c2c
 80060f4:	200010ec 	.word	0x200010ec
 80060f8:	200010bc 	.word	0x200010bc
 80060fc:	200010b8 	.word	0x200010b8
 8006100:	20001120 	.word	0x20001120

08006104 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08a      	sub	sp, #40	; 0x28
 8006108:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800610a:	2300      	movs	r3, #0
 800610c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800610e:	f000 fb07 	bl	8006720 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006112:	4b1c      	ldr	r3, [pc, #112]	; (8006184 <xTimerCreateTimerTask+0x80>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d021      	beq.n	800615e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800611a:	2300      	movs	r3, #0
 800611c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800611e:	2300      	movs	r3, #0
 8006120:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006122:	1d3a      	adds	r2, r7, #4
 8006124:	f107 0108 	add.w	r1, r7, #8
 8006128:	f107 030c 	add.w	r3, r7, #12
 800612c:	4618      	mov	r0, r3
 800612e:	f7fe f8bb 	bl	80042a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006132:	6879      	ldr	r1, [r7, #4]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	9202      	str	r2, [sp, #8]
 800613a:	9301      	str	r3, [sp, #4]
 800613c:	2302      	movs	r3, #2
 800613e:	9300      	str	r3, [sp, #0]
 8006140:	2300      	movs	r3, #0
 8006142:	460a      	mov	r2, r1
 8006144:	4910      	ldr	r1, [pc, #64]	; (8006188 <xTimerCreateTimerTask+0x84>)
 8006146:	4811      	ldr	r0, [pc, #68]	; (800618c <xTimerCreateTimerTask+0x88>)
 8006148:	f7fe fffe 	bl	8005148 <xTaskCreateStatic>
 800614c:	4603      	mov	r3, r0
 800614e:	4a10      	ldr	r2, [pc, #64]	; (8006190 <xTimerCreateTimerTask+0x8c>)
 8006150:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006152:	4b0f      	ldr	r3, [pc, #60]	; (8006190 <xTimerCreateTimerTask+0x8c>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800615a:	2301      	movs	r3, #1
 800615c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d10a      	bne.n	800617a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006168:	f383 8811 	msr	BASEPRI, r3
 800616c:	f3bf 8f6f 	isb	sy
 8006170:	f3bf 8f4f 	dsb	sy
 8006174:	613b      	str	r3, [r7, #16]
}
 8006176:	bf00      	nop
 8006178:	e7fe      	b.n	8006178 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800617a:	697b      	ldr	r3, [r7, #20]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3718      	adds	r7, #24
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	2000115c 	.word	0x2000115c
 8006188:	0800829c 	.word	0x0800829c
 800618c:	080062c9 	.word	0x080062c9
 8006190:	20001160 	.word	0x20001160

08006194 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08a      	sub	sp, #40	; 0x28
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10a      	bne.n	80061c2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	623b      	str	r3, [r7, #32]
}
 80061be:	bf00      	nop
 80061c0:	e7fe      	b.n	80061c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80061c2:	4b1a      	ldr	r3, [pc, #104]	; (800622c <xTimerGenericCommand+0x98>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d02a      	beq.n	8006220 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b05      	cmp	r3, #5
 80061da:	dc18      	bgt.n	800620e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80061dc:	f7ff fe9a 	bl	8005f14 <xTaskGetSchedulerState>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d109      	bne.n	80061fa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80061e6:	4b11      	ldr	r3, [pc, #68]	; (800622c <xTimerGenericCommand+0x98>)
 80061e8:	6818      	ldr	r0, [r3, #0]
 80061ea:	f107 0110 	add.w	r1, r7, #16
 80061ee:	2300      	movs	r3, #0
 80061f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061f2:	f7fe fbc1 	bl	8004978 <xQueueGenericSend>
 80061f6:	6278      	str	r0, [r7, #36]	; 0x24
 80061f8:	e012      	b.n	8006220 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80061fa:	4b0c      	ldr	r3, [pc, #48]	; (800622c <xTimerGenericCommand+0x98>)
 80061fc:	6818      	ldr	r0, [r3, #0]
 80061fe:	f107 0110 	add.w	r1, r7, #16
 8006202:	2300      	movs	r3, #0
 8006204:	2200      	movs	r2, #0
 8006206:	f7fe fbb7 	bl	8004978 <xQueueGenericSend>
 800620a:	6278      	str	r0, [r7, #36]	; 0x24
 800620c:	e008      	b.n	8006220 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800620e:	4b07      	ldr	r3, [pc, #28]	; (800622c <xTimerGenericCommand+0x98>)
 8006210:	6818      	ldr	r0, [r3, #0]
 8006212:	f107 0110 	add.w	r1, r7, #16
 8006216:	2300      	movs	r3, #0
 8006218:	683a      	ldr	r2, [r7, #0]
 800621a:	f7fe fcab 	bl	8004b74 <xQueueGenericSendFromISR>
 800621e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006222:	4618      	mov	r0, r3
 8006224:	3728      	adds	r7, #40	; 0x28
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop
 800622c:	2000115c 	.word	0x2000115c

08006230 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b088      	sub	sp, #32
 8006234:	af02      	add	r7, sp, #8
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800623a:	4b22      	ldr	r3, [pc, #136]	; (80062c4 <prvProcessExpiredTimer+0x94>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	3304      	adds	r3, #4
 8006248:	4618      	mov	r0, r3
 800624a:	f7fe fa66 	bl	800471a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006254:	f003 0304 	and.w	r3, r3, #4
 8006258:	2b00      	cmp	r3, #0
 800625a:	d022      	beq.n	80062a2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	699a      	ldr	r2, [r3, #24]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	18d1      	adds	r1, r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	683a      	ldr	r2, [r7, #0]
 8006268:	6978      	ldr	r0, [r7, #20]
 800626a:	f000 f8d1 	bl	8006410 <prvInsertTimerInActiveList>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d01f      	beq.n	80062b4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006274:	2300      	movs	r3, #0
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	2300      	movs	r3, #0
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	2100      	movs	r1, #0
 800627e:	6978      	ldr	r0, [r7, #20]
 8006280:	f7ff ff88 	bl	8006194 <xTimerGenericCommand>
 8006284:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d113      	bne.n	80062b4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800628c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	60fb      	str	r3, [r7, #12]
}
 800629e:	bf00      	nop
 80062a0:	e7fe      	b.n	80062a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062a8:	f023 0301 	bic.w	r3, r3, #1
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	6a1b      	ldr	r3, [r3, #32]
 80062b8:	6978      	ldr	r0, [r7, #20]
 80062ba:	4798      	blx	r3
}
 80062bc:	bf00      	nop
 80062be:	3718      	adds	r7, #24
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	20001154 	.word	0x20001154

080062c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80062d0:	f107 0308 	add.w	r3, r7, #8
 80062d4:	4618      	mov	r0, r3
 80062d6:	f000 f857 	bl	8006388 <prvGetNextExpireTime>
 80062da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	4619      	mov	r1, r3
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f000 f803 	bl	80062ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80062e6:	f000 f8d5 	bl	8006494 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80062ea:	e7f1      	b.n	80062d0 <prvTimerTask+0x8>

080062ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80062f6:	f7ff f983 	bl	8005600 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80062fa:	f107 0308 	add.w	r3, r7, #8
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 f866 	bl	80063d0 <prvSampleTimeNow>
 8006304:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d130      	bne.n	800636e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10a      	bne.n	8006328 <prvProcessTimerOrBlockTask+0x3c>
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	429a      	cmp	r2, r3
 8006318:	d806      	bhi.n	8006328 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800631a:	f7ff f97f 	bl	800561c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800631e:	68f9      	ldr	r1, [r7, #12]
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f7ff ff85 	bl	8006230 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006326:	e024      	b.n	8006372 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d008      	beq.n	8006340 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800632e:	4b13      	ldr	r3, [pc, #76]	; (800637c <prvProcessTimerOrBlockTask+0x90>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d101      	bne.n	800633c <prvProcessTimerOrBlockTask+0x50>
 8006338:	2301      	movs	r3, #1
 800633a:	e000      	b.n	800633e <prvProcessTimerOrBlockTask+0x52>
 800633c:	2300      	movs	r3, #0
 800633e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006340:	4b0f      	ldr	r3, [pc, #60]	; (8006380 <prvProcessTimerOrBlockTask+0x94>)
 8006342:	6818      	ldr	r0, [r3, #0]
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	683a      	ldr	r2, [r7, #0]
 800634c:	4619      	mov	r1, r3
 800634e:	f7fe fec7 	bl	80050e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006352:	f7ff f963 	bl	800561c <xTaskResumeAll>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d10a      	bne.n	8006372 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800635c:	4b09      	ldr	r3, [pc, #36]	; (8006384 <prvProcessTimerOrBlockTask+0x98>)
 800635e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006362:	601a      	str	r2, [r3, #0]
 8006364:	f3bf 8f4f 	dsb	sy
 8006368:	f3bf 8f6f 	isb	sy
}
 800636c:	e001      	b.n	8006372 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800636e:	f7ff f955 	bl	800561c <xTaskResumeAll>
}
 8006372:	bf00      	nop
 8006374:	3710      	adds	r7, #16
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	20001158 	.word	0x20001158
 8006380:	2000115c 	.word	0x2000115c
 8006384:	e000ed04 	.word	0xe000ed04

08006388 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006388:	b480      	push	{r7}
 800638a:	b085      	sub	sp, #20
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006390:	4b0e      	ldr	r3, [pc, #56]	; (80063cc <prvGetNextExpireTime+0x44>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <prvGetNextExpireTime+0x16>
 800639a:	2201      	movs	r2, #1
 800639c:	e000      	b.n	80063a0 <prvGetNextExpireTime+0x18>
 800639e:	2200      	movs	r2, #0
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d105      	bne.n	80063b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063ac:	4b07      	ldr	r3, [pc, #28]	; (80063cc <prvGetNextExpireTime+0x44>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	60fb      	str	r3, [r7, #12]
 80063b6:	e001      	b.n	80063bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80063b8:	2300      	movs	r3, #0
 80063ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80063bc:	68fb      	ldr	r3, [r7, #12]
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3714      	adds	r7, #20
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	20001154 	.word	0x20001154

080063d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80063d8:	f7ff f9be 	bl	8005758 <xTaskGetTickCount>
 80063dc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80063de:	4b0b      	ldr	r3, [pc, #44]	; (800640c <prvSampleTimeNow+0x3c>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d205      	bcs.n	80063f4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80063e8:	f000 f936 	bl	8006658 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	601a      	str	r2, [r3, #0]
 80063f2:	e002      	b.n	80063fa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80063fa:	4a04      	ldr	r2, [pc, #16]	; (800640c <prvSampleTimeNow+0x3c>)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006400:	68fb      	ldr	r3, [r7, #12]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	20001164 	.word	0x20001164

08006410 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b086      	sub	sp, #24
 8006414:	af00      	add	r7, sp, #0
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	607a      	str	r2, [r7, #4]
 800641c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800641e:	2300      	movs	r3, #0
 8006420:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	429a      	cmp	r2, r3
 8006434:	d812      	bhi.n	800645c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	1ad2      	subs	r2, r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	429a      	cmp	r2, r3
 8006442:	d302      	bcc.n	800644a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006444:	2301      	movs	r3, #1
 8006446:	617b      	str	r3, [r7, #20]
 8006448:	e01b      	b.n	8006482 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800644a:	4b10      	ldr	r3, [pc, #64]	; (800648c <prvInsertTimerInActiveList+0x7c>)
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	3304      	adds	r3, #4
 8006452:	4619      	mov	r1, r3
 8006454:	4610      	mov	r0, r2
 8006456:	f7fe f927 	bl	80046a8 <vListInsert>
 800645a:	e012      	b.n	8006482 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	429a      	cmp	r2, r3
 8006462:	d206      	bcs.n	8006472 <prvInsertTimerInActiveList+0x62>
 8006464:	68ba      	ldr	r2, [r7, #8]
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	429a      	cmp	r2, r3
 800646a:	d302      	bcc.n	8006472 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800646c:	2301      	movs	r3, #1
 800646e:	617b      	str	r3, [r7, #20]
 8006470:	e007      	b.n	8006482 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006472:	4b07      	ldr	r3, [pc, #28]	; (8006490 <prvInsertTimerInActiveList+0x80>)
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3304      	adds	r3, #4
 800647a:	4619      	mov	r1, r3
 800647c:	4610      	mov	r0, r2
 800647e:	f7fe f913 	bl	80046a8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006482:	697b      	ldr	r3, [r7, #20]
}
 8006484:	4618      	mov	r0, r3
 8006486:	3718      	adds	r7, #24
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	20001158 	.word	0x20001158
 8006490:	20001154 	.word	0x20001154

08006494 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b08e      	sub	sp, #56	; 0x38
 8006498:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800649a:	e0ca      	b.n	8006632 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	da18      	bge.n	80064d4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80064a2:	1d3b      	adds	r3, r7, #4
 80064a4:	3304      	adds	r3, #4
 80064a6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80064a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10a      	bne.n	80064c4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80064ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b2:	f383 8811 	msr	BASEPRI, r3
 80064b6:	f3bf 8f6f 	isb	sy
 80064ba:	f3bf 8f4f 	dsb	sy
 80064be:	61fb      	str	r3, [r7, #28]
}
 80064c0:	bf00      	nop
 80064c2:	e7fe      	b.n	80064c2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80064c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064ca:	6850      	ldr	r0, [r2, #4]
 80064cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064ce:	6892      	ldr	r2, [r2, #8]
 80064d0:	4611      	mov	r1, r2
 80064d2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	f2c0 80aa 	blt.w	8006630 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80064e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e2:	695b      	ldr	r3, [r3, #20]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d004      	beq.n	80064f2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ea:	3304      	adds	r3, #4
 80064ec:	4618      	mov	r0, r3
 80064ee:	f7fe f914 	bl	800471a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80064f2:	463b      	mov	r3, r7
 80064f4:	4618      	mov	r0, r3
 80064f6:	f7ff ff6b 	bl	80063d0 <prvSampleTimeNow>
 80064fa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b09      	cmp	r3, #9
 8006500:	f200 8097 	bhi.w	8006632 <prvProcessReceivedCommands+0x19e>
 8006504:	a201      	add	r2, pc, #4	; (adr r2, 800650c <prvProcessReceivedCommands+0x78>)
 8006506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650a:	bf00      	nop
 800650c:	08006535 	.word	0x08006535
 8006510:	08006535 	.word	0x08006535
 8006514:	08006535 	.word	0x08006535
 8006518:	080065a9 	.word	0x080065a9
 800651c:	080065bd 	.word	0x080065bd
 8006520:	08006607 	.word	0x08006607
 8006524:	08006535 	.word	0x08006535
 8006528:	08006535 	.word	0x08006535
 800652c:	080065a9 	.word	0x080065a9
 8006530:	080065bd 	.word	0x080065bd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006536:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800653a:	f043 0301 	orr.w	r3, r3, #1
 800653e:	b2da      	uxtb	r2, r3
 8006540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006542:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	18d1      	adds	r1, r2, r3
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006552:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006554:	f7ff ff5c 	bl	8006410 <prvInsertTimerInActiveList>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d069      	beq.n	8006632 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800655e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006564:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006568:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800656c:	f003 0304 	and.w	r3, r3, #4
 8006570:	2b00      	cmp	r3, #0
 8006572:	d05e      	beq.n	8006632 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	441a      	add	r2, r3
 800657c:	2300      	movs	r3, #0
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	2300      	movs	r3, #0
 8006582:	2100      	movs	r1, #0
 8006584:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006586:	f7ff fe05 	bl	8006194 <xTimerGenericCommand>
 800658a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800658c:	6a3b      	ldr	r3, [r7, #32]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d14f      	bne.n	8006632 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006596:	f383 8811 	msr	BASEPRI, r3
 800659a:	f3bf 8f6f 	isb	sy
 800659e:	f3bf 8f4f 	dsb	sy
 80065a2:	61bb      	str	r3, [r7, #24]
}
 80065a4:	bf00      	nop
 80065a6:	e7fe      	b.n	80065a6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80065a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065ae:	f023 0301 	bic.w	r3, r3, #1
 80065b2:	b2da      	uxtb	r2, r3
 80065b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80065ba:	e03a      	b.n	8006632 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80065bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065c2:	f043 0301 	orr.w	r3, r3, #1
 80065c6:	b2da      	uxtb	r2, r3
 80065c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80065ce:	68ba      	ldr	r2, [r7, #8]
 80065d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80065d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d6:	699b      	ldr	r3, [r3, #24]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10a      	bne.n	80065f2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80065dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e0:	f383 8811 	msr	BASEPRI, r3
 80065e4:	f3bf 8f6f 	isb	sy
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	617b      	str	r3, [r7, #20]
}
 80065ee:	bf00      	nop
 80065f0:	e7fe      	b.n	80065f0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80065f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f4:	699a      	ldr	r2, [r3, #24]
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	18d1      	adds	r1, r2, r3
 80065fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006600:	f7ff ff06 	bl	8006410 <prvInsertTimerInActiveList>
					break;
 8006604:	e015      	b.n	8006632 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006608:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800660c:	f003 0302 	and.w	r3, r3, #2
 8006610:	2b00      	cmp	r3, #0
 8006612:	d103      	bne.n	800661c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006614:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006616:	f000 fbdb 	bl	8006dd0 <vPortFree>
 800661a:	e00a      	b.n	8006632 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800661c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006622:	f023 0301 	bic.w	r3, r3, #1
 8006626:	b2da      	uxtb	r2, r3
 8006628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800662e:	e000      	b.n	8006632 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006630:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006632:	4b08      	ldr	r3, [pc, #32]	; (8006654 <prvProcessReceivedCommands+0x1c0>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	1d39      	adds	r1, r7, #4
 8006638:	2200      	movs	r2, #0
 800663a:	4618      	mov	r0, r3
 800663c:	f7fe fb36 	bl	8004cac <xQueueReceive>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	f47f af2a 	bne.w	800649c <prvProcessReceivedCommands+0x8>
	}
}
 8006648:	bf00      	nop
 800664a:	bf00      	nop
 800664c:	3730      	adds	r7, #48	; 0x30
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	2000115c 	.word	0x2000115c

08006658 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b088      	sub	sp, #32
 800665c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800665e:	e048      	b.n	80066f2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006660:	4b2d      	ldr	r3, [pc, #180]	; (8006718 <prvSwitchTimerLists+0xc0>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800666a:	4b2b      	ldr	r3, [pc, #172]	; (8006718 <prvSwitchTimerLists+0xc0>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	3304      	adds	r3, #4
 8006678:	4618      	mov	r0, r3
 800667a:	f7fe f84e 	bl	800471a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	2b00      	cmp	r3, #0
 8006692:	d02e      	beq.n	80066f2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	699b      	ldr	r3, [r3, #24]
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	4413      	add	r3, r2
 800669c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800669e:	68ba      	ldr	r2, [r7, #8]
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d90e      	bls.n	80066c4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	68ba      	ldr	r2, [r7, #8]
 80066aa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80066b2:	4b19      	ldr	r3, [pc, #100]	; (8006718 <prvSwitchTimerLists+0xc0>)
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	3304      	adds	r3, #4
 80066ba:	4619      	mov	r1, r3
 80066bc:	4610      	mov	r0, r2
 80066be:	f7fd fff3 	bl	80046a8 <vListInsert>
 80066c2:	e016      	b.n	80066f2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80066c4:	2300      	movs	r3, #0
 80066c6:	9300      	str	r3, [sp, #0]
 80066c8:	2300      	movs	r3, #0
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	2100      	movs	r1, #0
 80066ce:	68f8      	ldr	r0, [r7, #12]
 80066d0:	f7ff fd60 	bl	8006194 <xTimerGenericCommand>
 80066d4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10a      	bne.n	80066f2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80066dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e0:	f383 8811 	msr	BASEPRI, r3
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	603b      	str	r3, [r7, #0]
}
 80066ee:	bf00      	nop
 80066f0:	e7fe      	b.n	80066f0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066f2:	4b09      	ldr	r3, [pc, #36]	; (8006718 <prvSwitchTimerLists+0xc0>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d1b1      	bne.n	8006660 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80066fc:	4b06      	ldr	r3, [pc, #24]	; (8006718 <prvSwitchTimerLists+0xc0>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006702:	4b06      	ldr	r3, [pc, #24]	; (800671c <prvSwitchTimerLists+0xc4>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a04      	ldr	r2, [pc, #16]	; (8006718 <prvSwitchTimerLists+0xc0>)
 8006708:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800670a:	4a04      	ldr	r2, [pc, #16]	; (800671c <prvSwitchTimerLists+0xc4>)
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	6013      	str	r3, [r2, #0]
}
 8006710:	bf00      	nop
 8006712:	3718      	adds	r7, #24
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	20001154 	.word	0x20001154
 800671c:	20001158 	.word	0x20001158

08006720 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006726:	f000 f965 	bl	80069f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800672a:	4b15      	ldr	r3, [pc, #84]	; (8006780 <prvCheckForValidListAndQueue+0x60>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d120      	bne.n	8006774 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006732:	4814      	ldr	r0, [pc, #80]	; (8006784 <prvCheckForValidListAndQueue+0x64>)
 8006734:	f7fd ff67 	bl	8004606 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006738:	4813      	ldr	r0, [pc, #76]	; (8006788 <prvCheckForValidListAndQueue+0x68>)
 800673a:	f7fd ff64 	bl	8004606 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800673e:	4b13      	ldr	r3, [pc, #76]	; (800678c <prvCheckForValidListAndQueue+0x6c>)
 8006740:	4a10      	ldr	r2, [pc, #64]	; (8006784 <prvCheckForValidListAndQueue+0x64>)
 8006742:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006744:	4b12      	ldr	r3, [pc, #72]	; (8006790 <prvCheckForValidListAndQueue+0x70>)
 8006746:	4a10      	ldr	r2, [pc, #64]	; (8006788 <prvCheckForValidListAndQueue+0x68>)
 8006748:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800674a:	2300      	movs	r3, #0
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	4b11      	ldr	r3, [pc, #68]	; (8006794 <prvCheckForValidListAndQueue+0x74>)
 8006750:	4a11      	ldr	r2, [pc, #68]	; (8006798 <prvCheckForValidListAndQueue+0x78>)
 8006752:	2110      	movs	r1, #16
 8006754:	200a      	movs	r0, #10
 8006756:	f7fe f873 	bl	8004840 <xQueueGenericCreateStatic>
 800675a:	4603      	mov	r3, r0
 800675c:	4a08      	ldr	r2, [pc, #32]	; (8006780 <prvCheckForValidListAndQueue+0x60>)
 800675e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006760:	4b07      	ldr	r3, [pc, #28]	; (8006780 <prvCheckForValidListAndQueue+0x60>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d005      	beq.n	8006774 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006768:	4b05      	ldr	r3, [pc, #20]	; (8006780 <prvCheckForValidListAndQueue+0x60>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	490b      	ldr	r1, [pc, #44]	; (800679c <prvCheckForValidListAndQueue+0x7c>)
 800676e:	4618      	mov	r0, r3
 8006770:	f7fe fc8c 	bl	800508c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006774:	f000 f96e 	bl	8006a54 <vPortExitCritical>
}
 8006778:	bf00      	nop
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	2000115c 	.word	0x2000115c
 8006784:	2000112c 	.word	0x2000112c
 8006788:	20001140 	.word	0x20001140
 800678c:	20001154 	.word	0x20001154
 8006790:	20001158 	.word	0x20001158
 8006794:	20001208 	.word	0x20001208
 8006798:	20001168 	.word	0x20001168
 800679c:	080082a4 	.word	0x080082a4

080067a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80067a0:	b480      	push	{r7}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	3b04      	subs	r3, #4
 80067b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80067b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	3b04      	subs	r3, #4
 80067be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	f023 0201 	bic.w	r2, r3, #1
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	3b04      	subs	r3, #4
 80067ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80067d0:	4a0c      	ldr	r2, [pc, #48]	; (8006804 <pxPortInitialiseStack+0x64>)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	3b14      	subs	r3, #20
 80067da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	3b04      	subs	r3, #4
 80067e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f06f 0202 	mvn.w	r2, #2
 80067ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	3b20      	subs	r3, #32
 80067f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80067f6:	68fb      	ldr	r3, [r7, #12]
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3714      	adds	r7, #20
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	08006809 	.word	0x08006809

08006808 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800680e:	2300      	movs	r3, #0
 8006810:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006812:	4b12      	ldr	r3, [pc, #72]	; (800685c <prvTaskExitError+0x54>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681a:	d00a      	beq.n	8006832 <prvTaskExitError+0x2a>
	__asm volatile
 800681c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006820:	f383 8811 	msr	BASEPRI, r3
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	60fb      	str	r3, [r7, #12]
}
 800682e:	bf00      	nop
 8006830:	e7fe      	b.n	8006830 <prvTaskExitError+0x28>
	__asm volatile
 8006832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006836:	f383 8811 	msr	BASEPRI, r3
 800683a:	f3bf 8f6f 	isb	sy
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	60bb      	str	r3, [r7, #8]
}
 8006844:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006846:	bf00      	nop
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d0fc      	beq.n	8006848 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800684e:	bf00      	nop
 8006850:	bf00      	nop
 8006852:	3714      	adds	r7, #20
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr
 800685c:	20000010 	.word	0x20000010

08006860 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006860:	4b07      	ldr	r3, [pc, #28]	; (8006880 <pxCurrentTCBConst2>)
 8006862:	6819      	ldr	r1, [r3, #0]
 8006864:	6808      	ldr	r0, [r1, #0]
 8006866:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800686a:	f380 8809 	msr	PSP, r0
 800686e:	f3bf 8f6f 	isb	sy
 8006872:	f04f 0000 	mov.w	r0, #0
 8006876:	f380 8811 	msr	BASEPRI, r0
 800687a:	4770      	bx	lr
 800687c:	f3af 8000 	nop.w

08006880 <pxCurrentTCBConst2>:
 8006880:	20000c2c 	.word	0x20000c2c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop

08006888 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006888:	4808      	ldr	r0, [pc, #32]	; (80068ac <prvPortStartFirstTask+0x24>)
 800688a:	6800      	ldr	r0, [r0, #0]
 800688c:	6800      	ldr	r0, [r0, #0]
 800688e:	f380 8808 	msr	MSP, r0
 8006892:	f04f 0000 	mov.w	r0, #0
 8006896:	f380 8814 	msr	CONTROL, r0
 800689a:	b662      	cpsie	i
 800689c:	b661      	cpsie	f
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	f3bf 8f6f 	isb	sy
 80068a6:	df00      	svc	0
 80068a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80068aa:	bf00      	nop
 80068ac:	e000ed08 	.word	0xe000ed08

080068b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80068b6:	4b46      	ldr	r3, [pc, #280]	; (80069d0 <xPortStartScheduler+0x120>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a46      	ldr	r2, [pc, #280]	; (80069d4 <xPortStartScheduler+0x124>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d10a      	bne.n	80068d6 <xPortStartScheduler+0x26>
	__asm volatile
 80068c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c4:	f383 8811 	msr	BASEPRI, r3
 80068c8:	f3bf 8f6f 	isb	sy
 80068cc:	f3bf 8f4f 	dsb	sy
 80068d0:	613b      	str	r3, [r7, #16]
}
 80068d2:	bf00      	nop
 80068d4:	e7fe      	b.n	80068d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80068d6:	4b3e      	ldr	r3, [pc, #248]	; (80069d0 <xPortStartScheduler+0x120>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a3f      	ldr	r2, [pc, #252]	; (80069d8 <xPortStartScheduler+0x128>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d10a      	bne.n	80068f6 <xPortStartScheduler+0x46>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	60fb      	str	r3, [r7, #12]
}
 80068f2:	bf00      	nop
 80068f4:	e7fe      	b.n	80068f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80068f6:	4b39      	ldr	r3, [pc, #228]	; (80069dc <xPortStartScheduler+0x12c>)
 80068f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	22ff      	movs	r2, #255	; 0xff
 8006906:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	b2db      	uxtb	r3, r3
 800690e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006910:	78fb      	ldrb	r3, [r7, #3]
 8006912:	b2db      	uxtb	r3, r3
 8006914:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006918:	b2da      	uxtb	r2, r3
 800691a:	4b31      	ldr	r3, [pc, #196]	; (80069e0 <xPortStartScheduler+0x130>)
 800691c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800691e:	4b31      	ldr	r3, [pc, #196]	; (80069e4 <xPortStartScheduler+0x134>)
 8006920:	2207      	movs	r2, #7
 8006922:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006924:	e009      	b.n	800693a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006926:	4b2f      	ldr	r3, [pc, #188]	; (80069e4 <xPortStartScheduler+0x134>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	3b01      	subs	r3, #1
 800692c:	4a2d      	ldr	r2, [pc, #180]	; (80069e4 <xPortStartScheduler+0x134>)
 800692e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006930:	78fb      	ldrb	r3, [r7, #3]
 8006932:	b2db      	uxtb	r3, r3
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	b2db      	uxtb	r3, r3
 8006938:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800693a:	78fb      	ldrb	r3, [r7, #3]
 800693c:	b2db      	uxtb	r3, r3
 800693e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006942:	2b80      	cmp	r3, #128	; 0x80
 8006944:	d0ef      	beq.n	8006926 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006946:	4b27      	ldr	r3, [pc, #156]	; (80069e4 <xPortStartScheduler+0x134>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f1c3 0307 	rsb	r3, r3, #7
 800694e:	2b04      	cmp	r3, #4
 8006950:	d00a      	beq.n	8006968 <xPortStartScheduler+0xb8>
	__asm volatile
 8006952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006956:	f383 8811 	msr	BASEPRI, r3
 800695a:	f3bf 8f6f 	isb	sy
 800695e:	f3bf 8f4f 	dsb	sy
 8006962:	60bb      	str	r3, [r7, #8]
}
 8006964:	bf00      	nop
 8006966:	e7fe      	b.n	8006966 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006968:	4b1e      	ldr	r3, [pc, #120]	; (80069e4 <xPortStartScheduler+0x134>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	021b      	lsls	r3, r3, #8
 800696e:	4a1d      	ldr	r2, [pc, #116]	; (80069e4 <xPortStartScheduler+0x134>)
 8006970:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006972:	4b1c      	ldr	r3, [pc, #112]	; (80069e4 <xPortStartScheduler+0x134>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800697a:	4a1a      	ldr	r2, [pc, #104]	; (80069e4 <xPortStartScheduler+0x134>)
 800697c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	b2da      	uxtb	r2, r3
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006986:	4b18      	ldr	r3, [pc, #96]	; (80069e8 <xPortStartScheduler+0x138>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a17      	ldr	r2, [pc, #92]	; (80069e8 <xPortStartScheduler+0x138>)
 800698c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006990:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006992:	4b15      	ldr	r3, [pc, #84]	; (80069e8 <xPortStartScheduler+0x138>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a14      	ldr	r2, [pc, #80]	; (80069e8 <xPortStartScheduler+0x138>)
 8006998:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800699c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800699e:	f000 f8dd 	bl	8006b5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80069a2:	4b12      	ldr	r3, [pc, #72]	; (80069ec <xPortStartScheduler+0x13c>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80069a8:	f000 f8fc 	bl	8006ba4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80069ac:	4b10      	ldr	r3, [pc, #64]	; (80069f0 <xPortStartScheduler+0x140>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a0f      	ldr	r2, [pc, #60]	; (80069f0 <xPortStartScheduler+0x140>)
 80069b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80069b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80069b8:	f7ff ff66 	bl	8006888 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80069bc:	f7fe ff96 	bl	80058ec <vTaskSwitchContext>
	prvTaskExitError();
 80069c0:	f7ff ff22 	bl	8006808 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3718      	adds	r7, #24
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	e000ed00 	.word	0xe000ed00
 80069d4:	410fc271 	.word	0x410fc271
 80069d8:	410fc270 	.word	0x410fc270
 80069dc:	e000e400 	.word	0xe000e400
 80069e0:	20001258 	.word	0x20001258
 80069e4:	2000125c 	.word	0x2000125c
 80069e8:	e000ed20 	.word	0xe000ed20
 80069ec:	20000010 	.word	0x20000010
 80069f0:	e000ef34 	.word	0xe000ef34

080069f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80069f4:	b480      	push	{r7}
 80069f6:	b083      	sub	sp, #12
 80069f8:	af00      	add	r7, sp, #0
	__asm volatile
 80069fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069fe:	f383 8811 	msr	BASEPRI, r3
 8006a02:	f3bf 8f6f 	isb	sy
 8006a06:	f3bf 8f4f 	dsb	sy
 8006a0a:	607b      	str	r3, [r7, #4]
}
 8006a0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006a0e:	4b0f      	ldr	r3, [pc, #60]	; (8006a4c <vPortEnterCritical+0x58>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	3301      	adds	r3, #1
 8006a14:	4a0d      	ldr	r2, [pc, #52]	; (8006a4c <vPortEnterCritical+0x58>)
 8006a16:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006a18:	4b0c      	ldr	r3, [pc, #48]	; (8006a4c <vPortEnterCritical+0x58>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d10f      	bne.n	8006a40 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006a20:	4b0b      	ldr	r3, [pc, #44]	; (8006a50 <vPortEnterCritical+0x5c>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00a      	beq.n	8006a40 <vPortEnterCritical+0x4c>
	__asm volatile
 8006a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2e:	f383 8811 	msr	BASEPRI, r3
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	f3bf 8f4f 	dsb	sy
 8006a3a:	603b      	str	r3, [r7, #0]
}
 8006a3c:	bf00      	nop
 8006a3e:	e7fe      	b.n	8006a3e <vPortEnterCritical+0x4a>
	}
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr
 8006a4c:	20000010 	.word	0x20000010
 8006a50:	e000ed04 	.word	0xe000ed04

08006a54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006a5a:	4b12      	ldr	r3, [pc, #72]	; (8006aa4 <vPortExitCritical+0x50>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10a      	bne.n	8006a78 <vPortExitCritical+0x24>
	__asm volatile
 8006a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a66:	f383 8811 	msr	BASEPRI, r3
 8006a6a:	f3bf 8f6f 	isb	sy
 8006a6e:	f3bf 8f4f 	dsb	sy
 8006a72:	607b      	str	r3, [r7, #4]
}
 8006a74:	bf00      	nop
 8006a76:	e7fe      	b.n	8006a76 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006a78:	4b0a      	ldr	r3, [pc, #40]	; (8006aa4 <vPortExitCritical+0x50>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	4a09      	ldr	r2, [pc, #36]	; (8006aa4 <vPortExitCritical+0x50>)
 8006a80:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006a82:	4b08      	ldr	r3, [pc, #32]	; (8006aa4 <vPortExitCritical+0x50>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d105      	bne.n	8006a96 <vPortExitCritical+0x42>
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	f383 8811 	msr	BASEPRI, r3
}
 8006a94:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a96:	bf00      	nop
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	20000010 	.word	0x20000010
	...

08006ab0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ab0:	f3ef 8009 	mrs	r0, PSP
 8006ab4:	f3bf 8f6f 	isb	sy
 8006ab8:	4b15      	ldr	r3, [pc, #84]	; (8006b10 <pxCurrentTCBConst>)
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	f01e 0f10 	tst.w	lr, #16
 8006ac0:	bf08      	it	eq
 8006ac2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ac6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aca:	6010      	str	r0, [r2, #0]
 8006acc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006ad0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006ad4:	f380 8811 	msr	BASEPRI, r0
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	f3bf 8f6f 	isb	sy
 8006ae0:	f7fe ff04 	bl	80058ec <vTaskSwitchContext>
 8006ae4:	f04f 0000 	mov.w	r0, #0
 8006ae8:	f380 8811 	msr	BASEPRI, r0
 8006aec:	bc09      	pop	{r0, r3}
 8006aee:	6819      	ldr	r1, [r3, #0]
 8006af0:	6808      	ldr	r0, [r1, #0]
 8006af2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af6:	f01e 0f10 	tst.w	lr, #16
 8006afa:	bf08      	it	eq
 8006afc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006b00:	f380 8809 	msr	PSP, r0
 8006b04:	f3bf 8f6f 	isb	sy
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	f3af 8000 	nop.w

08006b10 <pxCurrentTCBConst>:
 8006b10:	20000c2c 	.word	0x20000c2c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006b14:	bf00      	nop
 8006b16:	bf00      	nop

08006b18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	607b      	str	r3, [r7, #4]
}
 8006b30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006b32:	f7fe fe21 	bl	8005778 <xTaskIncrementTick>
 8006b36:	4603      	mov	r3, r0
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d003      	beq.n	8006b44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006b3c:	4b06      	ldr	r3, [pc, #24]	; (8006b58 <xPortSysTickHandler+0x40>)
 8006b3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b42:	601a      	str	r2, [r3, #0]
 8006b44:	2300      	movs	r3, #0
 8006b46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	f383 8811 	msr	BASEPRI, r3
}
 8006b4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006b50:	bf00      	nop
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	e000ed04 	.word	0xe000ed04

08006b5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006b60:	4b0b      	ldr	r3, [pc, #44]	; (8006b90 <vPortSetupTimerInterrupt+0x34>)
 8006b62:	2200      	movs	r2, #0
 8006b64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006b66:	4b0b      	ldr	r3, [pc, #44]	; (8006b94 <vPortSetupTimerInterrupt+0x38>)
 8006b68:	2200      	movs	r2, #0
 8006b6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006b6c:	4b0a      	ldr	r3, [pc, #40]	; (8006b98 <vPortSetupTimerInterrupt+0x3c>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a0a      	ldr	r2, [pc, #40]	; (8006b9c <vPortSetupTimerInterrupt+0x40>)
 8006b72:	fba2 2303 	umull	r2, r3, r2, r3
 8006b76:	099b      	lsrs	r3, r3, #6
 8006b78:	4a09      	ldr	r2, [pc, #36]	; (8006ba0 <vPortSetupTimerInterrupt+0x44>)
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b7e:	4b04      	ldr	r3, [pc, #16]	; (8006b90 <vPortSetupTimerInterrupt+0x34>)
 8006b80:	2207      	movs	r2, #7
 8006b82:	601a      	str	r2, [r3, #0]
}
 8006b84:	bf00      	nop
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	e000e010 	.word	0xe000e010
 8006b94:	e000e018 	.word	0xe000e018
 8006b98:	20000004 	.word	0x20000004
 8006b9c:	10624dd3 	.word	0x10624dd3
 8006ba0:	e000e014 	.word	0xe000e014

08006ba4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006ba4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006bb4 <vPortEnableVFP+0x10>
 8006ba8:	6801      	ldr	r1, [r0, #0]
 8006baa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006bae:	6001      	str	r1, [r0, #0]
 8006bb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006bb2:	bf00      	nop
 8006bb4:	e000ed88 	.word	0xe000ed88

08006bb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006bbe:	f3ef 8305 	mrs	r3, IPSR
 8006bc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2b0f      	cmp	r3, #15
 8006bc8:	d914      	bls.n	8006bf4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006bca:	4a17      	ldr	r2, [pc, #92]	; (8006c28 <vPortValidateInterruptPriority+0x70>)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	4413      	add	r3, r2
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006bd4:	4b15      	ldr	r3, [pc, #84]	; (8006c2c <vPortValidateInterruptPriority+0x74>)
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	7afa      	ldrb	r2, [r7, #11]
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d20a      	bcs.n	8006bf4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be2:	f383 8811 	msr	BASEPRI, r3
 8006be6:	f3bf 8f6f 	isb	sy
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	607b      	str	r3, [r7, #4]
}
 8006bf0:	bf00      	nop
 8006bf2:	e7fe      	b.n	8006bf2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006bf4:	4b0e      	ldr	r3, [pc, #56]	; (8006c30 <vPortValidateInterruptPriority+0x78>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006bfc:	4b0d      	ldr	r3, [pc, #52]	; (8006c34 <vPortValidateInterruptPriority+0x7c>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d90a      	bls.n	8006c1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c08:	f383 8811 	msr	BASEPRI, r3
 8006c0c:	f3bf 8f6f 	isb	sy
 8006c10:	f3bf 8f4f 	dsb	sy
 8006c14:	603b      	str	r3, [r7, #0]
}
 8006c16:	bf00      	nop
 8006c18:	e7fe      	b.n	8006c18 <vPortValidateInterruptPriority+0x60>
	}
 8006c1a:	bf00      	nop
 8006c1c:	3714      	adds	r7, #20
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr
 8006c26:	bf00      	nop
 8006c28:	e000e3f0 	.word	0xe000e3f0
 8006c2c:	20001258 	.word	0x20001258
 8006c30:	e000ed0c 	.word	0xe000ed0c
 8006c34:	2000125c 	.word	0x2000125c

08006c38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b08a      	sub	sp, #40	; 0x28
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006c40:	2300      	movs	r3, #0
 8006c42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006c44:	f7fe fcdc 	bl	8005600 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006c48:	4b5b      	ldr	r3, [pc, #364]	; (8006db8 <pvPortMalloc+0x180>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006c50:	f000 f920 	bl	8006e94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006c54:	4b59      	ldr	r3, [pc, #356]	; (8006dbc <pvPortMalloc+0x184>)
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f040 8093 	bne.w	8006d88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d01d      	beq.n	8006ca4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006c68:	2208      	movs	r2, #8
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f003 0307 	and.w	r3, r3, #7
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d014      	beq.n	8006ca4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f023 0307 	bic.w	r3, r3, #7
 8006c80:	3308      	adds	r3, #8
 8006c82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f003 0307 	and.w	r3, r3, #7
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00a      	beq.n	8006ca4 <pvPortMalloc+0x6c>
	__asm volatile
 8006c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c92:	f383 8811 	msr	BASEPRI, r3
 8006c96:	f3bf 8f6f 	isb	sy
 8006c9a:	f3bf 8f4f 	dsb	sy
 8006c9e:	617b      	str	r3, [r7, #20]
}
 8006ca0:	bf00      	nop
 8006ca2:	e7fe      	b.n	8006ca2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d06e      	beq.n	8006d88 <pvPortMalloc+0x150>
 8006caa:	4b45      	ldr	r3, [pc, #276]	; (8006dc0 <pvPortMalloc+0x188>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d869      	bhi.n	8006d88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006cb4:	4b43      	ldr	r3, [pc, #268]	; (8006dc4 <pvPortMalloc+0x18c>)
 8006cb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006cb8:	4b42      	ldr	r3, [pc, #264]	; (8006dc4 <pvPortMalloc+0x18c>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006cbe:	e004      	b.n	8006cca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d903      	bls.n	8006cdc <pvPortMalloc+0xa4>
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d1f1      	bne.n	8006cc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006cdc:	4b36      	ldr	r3, [pc, #216]	; (8006db8 <pvPortMalloc+0x180>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d050      	beq.n	8006d88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006ce6:	6a3b      	ldr	r3, [r7, #32]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2208      	movs	r2, #8
 8006cec:	4413      	add	r3, r2
 8006cee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	6a3b      	ldr	r3, [r7, #32]
 8006cf6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	1ad2      	subs	r2, r2, r3
 8006d00:	2308      	movs	r3, #8
 8006d02:	005b      	lsls	r3, r3, #1
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d91f      	bls.n	8006d48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	f003 0307 	and.w	r3, r3, #7
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00a      	beq.n	8006d30 <pvPortMalloc+0xf8>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	613b      	str	r3, [r7, #16]
}
 8006d2c:	bf00      	nop
 8006d2e:	e7fe      	b.n	8006d2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d32:	685a      	ldr	r2, [r3, #4]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	1ad2      	subs	r2, r2, r3
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d42:	69b8      	ldr	r0, [r7, #24]
 8006d44:	f000 f908 	bl	8006f58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d48:	4b1d      	ldr	r3, [pc, #116]	; (8006dc0 <pvPortMalloc+0x188>)
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	4a1b      	ldr	r2, [pc, #108]	; (8006dc0 <pvPortMalloc+0x188>)
 8006d54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006d56:	4b1a      	ldr	r3, [pc, #104]	; (8006dc0 <pvPortMalloc+0x188>)
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	4b1b      	ldr	r3, [pc, #108]	; (8006dc8 <pvPortMalloc+0x190>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d203      	bcs.n	8006d6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d62:	4b17      	ldr	r3, [pc, #92]	; (8006dc0 <pvPortMalloc+0x188>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a18      	ldr	r2, [pc, #96]	; (8006dc8 <pvPortMalloc+0x190>)
 8006d68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6c:	685a      	ldr	r2, [r3, #4]
 8006d6e:	4b13      	ldr	r3, [pc, #76]	; (8006dbc <pvPortMalloc+0x184>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	431a      	orrs	r2, r3
 8006d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d7e:	4b13      	ldr	r3, [pc, #76]	; (8006dcc <pvPortMalloc+0x194>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	3301      	adds	r3, #1
 8006d84:	4a11      	ldr	r2, [pc, #68]	; (8006dcc <pvPortMalloc+0x194>)
 8006d86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d88:	f7fe fc48 	bl	800561c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	f003 0307 	and.w	r3, r3, #7
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d00a      	beq.n	8006dac <pvPortMalloc+0x174>
	__asm volatile
 8006d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d9a:	f383 8811 	msr	BASEPRI, r3
 8006d9e:	f3bf 8f6f 	isb	sy
 8006da2:	f3bf 8f4f 	dsb	sy
 8006da6:	60fb      	str	r3, [r7, #12]
}
 8006da8:	bf00      	nop
 8006daa:	e7fe      	b.n	8006daa <pvPortMalloc+0x172>
	return pvReturn;
 8006dac:	69fb      	ldr	r3, [r7, #28]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3728      	adds	r7, #40	; 0x28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	20001e68 	.word	0x20001e68
 8006dbc:	20001e7c 	.word	0x20001e7c
 8006dc0:	20001e6c 	.word	0x20001e6c
 8006dc4:	20001e60 	.word	0x20001e60
 8006dc8:	20001e70 	.word	0x20001e70
 8006dcc:	20001e74 	.word	0x20001e74

08006dd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b086      	sub	sp, #24
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d04d      	beq.n	8006e7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006de2:	2308      	movs	r3, #8
 8006de4:	425b      	negs	r3, r3
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	4413      	add	r3, r2
 8006dea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	685a      	ldr	r2, [r3, #4]
 8006df4:	4b24      	ldr	r3, [pc, #144]	; (8006e88 <vPortFree+0xb8>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4013      	ands	r3, r2
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d10a      	bne.n	8006e14 <vPortFree+0x44>
	__asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	60fb      	str	r3, [r7, #12]
}
 8006e10:	bf00      	nop
 8006e12:	e7fe      	b.n	8006e12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00a      	beq.n	8006e32 <vPortFree+0x62>
	__asm volatile
 8006e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e20:	f383 8811 	msr	BASEPRI, r3
 8006e24:	f3bf 8f6f 	isb	sy
 8006e28:	f3bf 8f4f 	dsb	sy
 8006e2c:	60bb      	str	r3, [r7, #8]
}
 8006e2e:	bf00      	nop
 8006e30:	e7fe      	b.n	8006e30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	685a      	ldr	r2, [r3, #4]
 8006e36:	4b14      	ldr	r3, [pc, #80]	; (8006e88 <vPortFree+0xb8>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4013      	ands	r3, r2
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d01e      	beq.n	8006e7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d11a      	bne.n	8006e7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	685a      	ldr	r2, [r3, #4]
 8006e4c:	4b0e      	ldr	r3, [pc, #56]	; (8006e88 <vPortFree+0xb8>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	43db      	mvns	r3, r3
 8006e52:	401a      	ands	r2, r3
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e58:	f7fe fbd2 	bl	8005600 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	685a      	ldr	r2, [r3, #4]
 8006e60:	4b0a      	ldr	r3, [pc, #40]	; (8006e8c <vPortFree+0xbc>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4413      	add	r3, r2
 8006e66:	4a09      	ldr	r2, [pc, #36]	; (8006e8c <vPortFree+0xbc>)
 8006e68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e6a:	6938      	ldr	r0, [r7, #16]
 8006e6c:	f000 f874 	bl	8006f58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e70:	4b07      	ldr	r3, [pc, #28]	; (8006e90 <vPortFree+0xc0>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3301      	adds	r3, #1
 8006e76:	4a06      	ldr	r2, [pc, #24]	; (8006e90 <vPortFree+0xc0>)
 8006e78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e7a:	f7fe fbcf 	bl	800561c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e7e:	bf00      	nop
 8006e80:	3718      	adds	r7, #24
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	20001e7c 	.word	0x20001e7c
 8006e8c:	20001e6c 	.word	0x20001e6c
 8006e90:	20001e78 	.word	0x20001e78

08006e94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e9a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006e9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ea0:	4b27      	ldr	r3, [pc, #156]	; (8006f40 <prvHeapInit+0xac>)
 8006ea2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f003 0307 	and.w	r3, r3, #7
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00c      	beq.n	8006ec8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	3307      	adds	r3, #7
 8006eb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0307 	bic.w	r3, r3, #7
 8006eba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ebc:	68ba      	ldr	r2, [r7, #8]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	1ad3      	subs	r3, r2, r3
 8006ec2:	4a1f      	ldr	r2, [pc, #124]	; (8006f40 <prvHeapInit+0xac>)
 8006ec4:	4413      	add	r3, r2
 8006ec6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ecc:	4a1d      	ldr	r2, [pc, #116]	; (8006f44 <prvHeapInit+0xb0>)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006ed2:	4b1c      	ldr	r3, [pc, #112]	; (8006f44 <prvHeapInit+0xb0>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68ba      	ldr	r2, [r7, #8]
 8006edc:	4413      	add	r3, r2
 8006ede:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	1a9b      	subs	r3, r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f023 0307 	bic.w	r3, r3, #7
 8006eee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	4a15      	ldr	r2, [pc, #84]	; (8006f48 <prvHeapInit+0xb4>)
 8006ef4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ef6:	4b14      	ldr	r3, [pc, #80]	; (8006f48 <prvHeapInit+0xb4>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	2200      	movs	r2, #0
 8006efc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006efe:	4b12      	ldr	r3, [pc, #72]	; (8006f48 <prvHeapInit+0xb4>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	2200      	movs	r2, #0
 8006f04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	1ad2      	subs	r2, r2, r3
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f14:	4b0c      	ldr	r3, [pc, #48]	; (8006f48 <prvHeapInit+0xb4>)
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	4a0a      	ldr	r2, [pc, #40]	; (8006f4c <prvHeapInit+0xb8>)
 8006f22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	4a09      	ldr	r2, [pc, #36]	; (8006f50 <prvHeapInit+0xbc>)
 8006f2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006f2c:	4b09      	ldr	r3, [pc, #36]	; (8006f54 <prvHeapInit+0xc0>)
 8006f2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006f32:	601a      	str	r2, [r3, #0]
}
 8006f34:	bf00      	nop
 8006f36:	3714      	adds	r7, #20
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr
 8006f40:	20001260 	.word	0x20001260
 8006f44:	20001e60 	.word	0x20001e60
 8006f48:	20001e68 	.word	0x20001e68
 8006f4c:	20001e70 	.word	0x20001e70
 8006f50:	20001e6c 	.word	0x20001e6c
 8006f54:	20001e7c 	.word	0x20001e7c

08006f58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f60:	4b28      	ldr	r3, [pc, #160]	; (8007004 <prvInsertBlockIntoFreeList+0xac>)
 8006f62:	60fb      	str	r3, [r7, #12]
 8006f64:	e002      	b.n	8006f6c <prvInsertBlockIntoFreeList+0x14>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	60fb      	str	r3, [r7, #12]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d8f7      	bhi.n	8006f66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	68ba      	ldr	r2, [r7, #8]
 8006f80:	4413      	add	r3, r2
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d108      	bne.n	8006f9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	685a      	ldr	r2, [r3, #4]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	441a      	add	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	68ba      	ldr	r2, [r7, #8]
 8006fa4:	441a      	add	r2, r3
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d118      	bne.n	8006fe0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	4b15      	ldr	r3, [pc, #84]	; (8007008 <prvInsertBlockIntoFreeList+0xb0>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d00d      	beq.n	8006fd6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	685a      	ldr	r2, [r3, #4]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	441a      	add	r2, r3
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	601a      	str	r2, [r3, #0]
 8006fd4:	e008      	b.n	8006fe8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006fd6:	4b0c      	ldr	r3, [pc, #48]	; (8007008 <prvInsertBlockIntoFreeList+0xb0>)
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	601a      	str	r2, [r3, #0]
 8006fde:	e003      	b.n	8006fe8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d002      	beq.n	8006ff6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ff6:	bf00      	nop
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	20001e60 	.word	0x20001e60
 8007008:	20001e68 	.word	0x20001e68

0800700c <__errno>:
 800700c:	4b01      	ldr	r3, [pc, #4]	; (8007014 <__errno+0x8>)
 800700e:	6818      	ldr	r0, [r3, #0]
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	20000014 	.word	0x20000014

08007018 <std>:
 8007018:	2300      	movs	r3, #0
 800701a:	b510      	push	{r4, lr}
 800701c:	4604      	mov	r4, r0
 800701e:	e9c0 3300 	strd	r3, r3, [r0]
 8007022:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007026:	6083      	str	r3, [r0, #8]
 8007028:	8181      	strh	r1, [r0, #12]
 800702a:	6643      	str	r3, [r0, #100]	; 0x64
 800702c:	81c2      	strh	r2, [r0, #14]
 800702e:	6183      	str	r3, [r0, #24]
 8007030:	4619      	mov	r1, r3
 8007032:	2208      	movs	r2, #8
 8007034:	305c      	adds	r0, #92	; 0x5c
 8007036:	f000 f91a 	bl	800726e <memset>
 800703a:	4b05      	ldr	r3, [pc, #20]	; (8007050 <std+0x38>)
 800703c:	6263      	str	r3, [r4, #36]	; 0x24
 800703e:	4b05      	ldr	r3, [pc, #20]	; (8007054 <std+0x3c>)
 8007040:	62a3      	str	r3, [r4, #40]	; 0x28
 8007042:	4b05      	ldr	r3, [pc, #20]	; (8007058 <std+0x40>)
 8007044:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007046:	4b05      	ldr	r3, [pc, #20]	; (800705c <std+0x44>)
 8007048:	6224      	str	r4, [r4, #32]
 800704a:	6323      	str	r3, [r4, #48]	; 0x30
 800704c:	bd10      	pop	{r4, pc}
 800704e:	bf00      	nop
 8007050:	080075b9 	.word	0x080075b9
 8007054:	080075db 	.word	0x080075db
 8007058:	08007613 	.word	0x08007613
 800705c:	08007637 	.word	0x08007637

08007060 <_cleanup_r>:
 8007060:	4901      	ldr	r1, [pc, #4]	; (8007068 <_cleanup_r+0x8>)
 8007062:	f000 b8af 	b.w	80071c4 <_fwalk_reent>
 8007066:	bf00      	nop
 8007068:	08007911 	.word	0x08007911

0800706c <__sfmoreglue>:
 800706c:	b570      	push	{r4, r5, r6, lr}
 800706e:	2268      	movs	r2, #104	; 0x68
 8007070:	1e4d      	subs	r5, r1, #1
 8007072:	4355      	muls	r5, r2
 8007074:	460e      	mov	r6, r1
 8007076:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800707a:	f000 f921 	bl	80072c0 <_malloc_r>
 800707e:	4604      	mov	r4, r0
 8007080:	b140      	cbz	r0, 8007094 <__sfmoreglue+0x28>
 8007082:	2100      	movs	r1, #0
 8007084:	e9c0 1600 	strd	r1, r6, [r0]
 8007088:	300c      	adds	r0, #12
 800708a:	60a0      	str	r0, [r4, #8]
 800708c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007090:	f000 f8ed 	bl	800726e <memset>
 8007094:	4620      	mov	r0, r4
 8007096:	bd70      	pop	{r4, r5, r6, pc}

08007098 <__sfp_lock_acquire>:
 8007098:	4801      	ldr	r0, [pc, #4]	; (80070a0 <__sfp_lock_acquire+0x8>)
 800709a:	f000 b8d8 	b.w	800724e <__retarget_lock_acquire_recursive>
 800709e:	bf00      	nop
 80070a0:	20001e81 	.word	0x20001e81

080070a4 <__sfp_lock_release>:
 80070a4:	4801      	ldr	r0, [pc, #4]	; (80070ac <__sfp_lock_release+0x8>)
 80070a6:	f000 b8d3 	b.w	8007250 <__retarget_lock_release_recursive>
 80070aa:	bf00      	nop
 80070ac:	20001e81 	.word	0x20001e81

080070b0 <__sinit_lock_acquire>:
 80070b0:	4801      	ldr	r0, [pc, #4]	; (80070b8 <__sinit_lock_acquire+0x8>)
 80070b2:	f000 b8cc 	b.w	800724e <__retarget_lock_acquire_recursive>
 80070b6:	bf00      	nop
 80070b8:	20001e82 	.word	0x20001e82

080070bc <__sinit_lock_release>:
 80070bc:	4801      	ldr	r0, [pc, #4]	; (80070c4 <__sinit_lock_release+0x8>)
 80070be:	f000 b8c7 	b.w	8007250 <__retarget_lock_release_recursive>
 80070c2:	bf00      	nop
 80070c4:	20001e82 	.word	0x20001e82

080070c8 <__sinit>:
 80070c8:	b510      	push	{r4, lr}
 80070ca:	4604      	mov	r4, r0
 80070cc:	f7ff fff0 	bl	80070b0 <__sinit_lock_acquire>
 80070d0:	69a3      	ldr	r3, [r4, #24]
 80070d2:	b11b      	cbz	r3, 80070dc <__sinit+0x14>
 80070d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d8:	f7ff bff0 	b.w	80070bc <__sinit_lock_release>
 80070dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80070e0:	6523      	str	r3, [r4, #80]	; 0x50
 80070e2:	4b13      	ldr	r3, [pc, #76]	; (8007130 <__sinit+0x68>)
 80070e4:	4a13      	ldr	r2, [pc, #76]	; (8007134 <__sinit+0x6c>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80070ea:	42a3      	cmp	r3, r4
 80070ec:	bf04      	itt	eq
 80070ee:	2301      	moveq	r3, #1
 80070f0:	61a3      	streq	r3, [r4, #24]
 80070f2:	4620      	mov	r0, r4
 80070f4:	f000 f820 	bl	8007138 <__sfp>
 80070f8:	6060      	str	r0, [r4, #4]
 80070fa:	4620      	mov	r0, r4
 80070fc:	f000 f81c 	bl	8007138 <__sfp>
 8007100:	60a0      	str	r0, [r4, #8]
 8007102:	4620      	mov	r0, r4
 8007104:	f000 f818 	bl	8007138 <__sfp>
 8007108:	2200      	movs	r2, #0
 800710a:	60e0      	str	r0, [r4, #12]
 800710c:	2104      	movs	r1, #4
 800710e:	6860      	ldr	r0, [r4, #4]
 8007110:	f7ff ff82 	bl	8007018 <std>
 8007114:	68a0      	ldr	r0, [r4, #8]
 8007116:	2201      	movs	r2, #1
 8007118:	2109      	movs	r1, #9
 800711a:	f7ff ff7d 	bl	8007018 <std>
 800711e:	68e0      	ldr	r0, [r4, #12]
 8007120:	2202      	movs	r2, #2
 8007122:	2112      	movs	r1, #18
 8007124:	f7ff ff78 	bl	8007018 <std>
 8007128:	2301      	movs	r3, #1
 800712a:	61a3      	str	r3, [r4, #24]
 800712c:	e7d2      	b.n	80070d4 <__sinit+0xc>
 800712e:	bf00      	nop
 8007130:	080083c4 	.word	0x080083c4
 8007134:	08007061 	.word	0x08007061

08007138 <__sfp>:
 8007138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713a:	4607      	mov	r7, r0
 800713c:	f7ff ffac 	bl	8007098 <__sfp_lock_acquire>
 8007140:	4b1e      	ldr	r3, [pc, #120]	; (80071bc <__sfp+0x84>)
 8007142:	681e      	ldr	r6, [r3, #0]
 8007144:	69b3      	ldr	r3, [r6, #24]
 8007146:	b913      	cbnz	r3, 800714e <__sfp+0x16>
 8007148:	4630      	mov	r0, r6
 800714a:	f7ff ffbd 	bl	80070c8 <__sinit>
 800714e:	3648      	adds	r6, #72	; 0x48
 8007150:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007154:	3b01      	subs	r3, #1
 8007156:	d503      	bpl.n	8007160 <__sfp+0x28>
 8007158:	6833      	ldr	r3, [r6, #0]
 800715a:	b30b      	cbz	r3, 80071a0 <__sfp+0x68>
 800715c:	6836      	ldr	r6, [r6, #0]
 800715e:	e7f7      	b.n	8007150 <__sfp+0x18>
 8007160:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007164:	b9d5      	cbnz	r5, 800719c <__sfp+0x64>
 8007166:	4b16      	ldr	r3, [pc, #88]	; (80071c0 <__sfp+0x88>)
 8007168:	60e3      	str	r3, [r4, #12]
 800716a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800716e:	6665      	str	r5, [r4, #100]	; 0x64
 8007170:	f000 f86c 	bl	800724c <__retarget_lock_init_recursive>
 8007174:	f7ff ff96 	bl	80070a4 <__sfp_lock_release>
 8007178:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800717c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007180:	6025      	str	r5, [r4, #0]
 8007182:	61a5      	str	r5, [r4, #24]
 8007184:	2208      	movs	r2, #8
 8007186:	4629      	mov	r1, r5
 8007188:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800718c:	f000 f86f 	bl	800726e <memset>
 8007190:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007194:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007198:	4620      	mov	r0, r4
 800719a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800719c:	3468      	adds	r4, #104	; 0x68
 800719e:	e7d9      	b.n	8007154 <__sfp+0x1c>
 80071a0:	2104      	movs	r1, #4
 80071a2:	4638      	mov	r0, r7
 80071a4:	f7ff ff62 	bl	800706c <__sfmoreglue>
 80071a8:	4604      	mov	r4, r0
 80071aa:	6030      	str	r0, [r6, #0]
 80071ac:	2800      	cmp	r0, #0
 80071ae:	d1d5      	bne.n	800715c <__sfp+0x24>
 80071b0:	f7ff ff78 	bl	80070a4 <__sfp_lock_release>
 80071b4:	230c      	movs	r3, #12
 80071b6:	603b      	str	r3, [r7, #0]
 80071b8:	e7ee      	b.n	8007198 <__sfp+0x60>
 80071ba:	bf00      	nop
 80071bc:	080083c4 	.word	0x080083c4
 80071c0:	ffff0001 	.word	0xffff0001

080071c4 <_fwalk_reent>:
 80071c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071c8:	4606      	mov	r6, r0
 80071ca:	4688      	mov	r8, r1
 80071cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80071d0:	2700      	movs	r7, #0
 80071d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071d6:	f1b9 0901 	subs.w	r9, r9, #1
 80071da:	d505      	bpl.n	80071e8 <_fwalk_reent+0x24>
 80071dc:	6824      	ldr	r4, [r4, #0]
 80071de:	2c00      	cmp	r4, #0
 80071e0:	d1f7      	bne.n	80071d2 <_fwalk_reent+0xe>
 80071e2:	4638      	mov	r0, r7
 80071e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071e8:	89ab      	ldrh	r3, [r5, #12]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d907      	bls.n	80071fe <_fwalk_reent+0x3a>
 80071ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071f2:	3301      	adds	r3, #1
 80071f4:	d003      	beq.n	80071fe <_fwalk_reent+0x3a>
 80071f6:	4629      	mov	r1, r5
 80071f8:	4630      	mov	r0, r6
 80071fa:	47c0      	blx	r8
 80071fc:	4307      	orrs	r7, r0
 80071fe:	3568      	adds	r5, #104	; 0x68
 8007200:	e7e9      	b.n	80071d6 <_fwalk_reent+0x12>
	...

08007204 <__libc_init_array>:
 8007204:	b570      	push	{r4, r5, r6, lr}
 8007206:	4d0d      	ldr	r5, [pc, #52]	; (800723c <__libc_init_array+0x38>)
 8007208:	4c0d      	ldr	r4, [pc, #52]	; (8007240 <__libc_init_array+0x3c>)
 800720a:	1b64      	subs	r4, r4, r5
 800720c:	10a4      	asrs	r4, r4, #2
 800720e:	2600      	movs	r6, #0
 8007210:	42a6      	cmp	r6, r4
 8007212:	d109      	bne.n	8007228 <__libc_init_array+0x24>
 8007214:	4d0b      	ldr	r5, [pc, #44]	; (8007244 <__libc_init_array+0x40>)
 8007216:	4c0c      	ldr	r4, [pc, #48]	; (8007248 <__libc_init_array+0x44>)
 8007218:	f000 ffa8 	bl	800816c <_init>
 800721c:	1b64      	subs	r4, r4, r5
 800721e:	10a4      	asrs	r4, r4, #2
 8007220:	2600      	movs	r6, #0
 8007222:	42a6      	cmp	r6, r4
 8007224:	d105      	bne.n	8007232 <__libc_init_array+0x2e>
 8007226:	bd70      	pop	{r4, r5, r6, pc}
 8007228:	f855 3b04 	ldr.w	r3, [r5], #4
 800722c:	4798      	blx	r3
 800722e:	3601      	adds	r6, #1
 8007230:	e7ee      	b.n	8007210 <__libc_init_array+0xc>
 8007232:	f855 3b04 	ldr.w	r3, [r5], #4
 8007236:	4798      	blx	r3
 8007238:	3601      	adds	r6, #1
 800723a:	e7f2      	b.n	8007222 <__libc_init_array+0x1e>
 800723c:	08008404 	.word	0x08008404
 8007240:	08008404 	.word	0x08008404
 8007244:	08008404 	.word	0x08008404
 8007248:	08008408 	.word	0x08008408

0800724c <__retarget_lock_init_recursive>:
 800724c:	4770      	bx	lr

0800724e <__retarget_lock_acquire_recursive>:
 800724e:	4770      	bx	lr

08007250 <__retarget_lock_release_recursive>:
 8007250:	4770      	bx	lr

08007252 <memcpy>:
 8007252:	440a      	add	r2, r1
 8007254:	4291      	cmp	r1, r2
 8007256:	f100 33ff 	add.w	r3, r0, #4294967295
 800725a:	d100      	bne.n	800725e <memcpy+0xc>
 800725c:	4770      	bx	lr
 800725e:	b510      	push	{r4, lr}
 8007260:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007264:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007268:	4291      	cmp	r1, r2
 800726a:	d1f9      	bne.n	8007260 <memcpy+0xe>
 800726c:	bd10      	pop	{r4, pc}

0800726e <memset>:
 800726e:	4402      	add	r2, r0
 8007270:	4603      	mov	r3, r0
 8007272:	4293      	cmp	r3, r2
 8007274:	d100      	bne.n	8007278 <memset+0xa>
 8007276:	4770      	bx	lr
 8007278:	f803 1b01 	strb.w	r1, [r3], #1
 800727c:	e7f9      	b.n	8007272 <memset+0x4>
	...

08007280 <sbrk_aligned>:
 8007280:	b570      	push	{r4, r5, r6, lr}
 8007282:	4e0e      	ldr	r6, [pc, #56]	; (80072bc <sbrk_aligned+0x3c>)
 8007284:	460c      	mov	r4, r1
 8007286:	6831      	ldr	r1, [r6, #0]
 8007288:	4605      	mov	r5, r0
 800728a:	b911      	cbnz	r1, 8007292 <sbrk_aligned+0x12>
 800728c:	f000 f984 	bl	8007598 <_sbrk_r>
 8007290:	6030      	str	r0, [r6, #0]
 8007292:	4621      	mov	r1, r4
 8007294:	4628      	mov	r0, r5
 8007296:	f000 f97f 	bl	8007598 <_sbrk_r>
 800729a:	1c43      	adds	r3, r0, #1
 800729c:	d00a      	beq.n	80072b4 <sbrk_aligned+0x34>
 800729e:	1cc4      	adds	r4, r0, #3
 80072a0:	f024 0403 	bic.w	r4, r4, #3
 80072a4:	42a0      	cmp	r0, r4
 80072a6:	d007      	beq.n	80072b8 <sbrk_aligned+0x38>
 80072a8:	1a21      	subs	r1, r4, r0
 80072aa:	4628      	mov	r0, r5
 80072ac:	f000 f974 	bl	8007598 <_sbrk_r>
 80072b0:	3001      	adds	r0, #1
 80072b2:	d101      	bne.n	80072b8 <sbrk_aligned+0x38>
 80072b4:	f04f 34ff 	mov.w	r4, #4294967295
 80072b8:	4620      	mov	r0, r4
 80072ba:	bd70      	pop	{r4, r5, r6, pc}
 80072bc:	20001e88 	.word	0x20001e88

080072c0 <_malloc_r>:
 80072c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072c4:	1ccd      	adds	r5, r1, #3
 80072c6:	f025 0503 	bic.w	r5, r5, #3
 80072ca:	3508      	adds	r5, #8
 80072cc:	2d0c      	cmp	r5, #12
 80072ce:	bf38      	it	cc
 80072d0:	250c      	movcc	r5, #12
 80072d2:	2d00      	cmp	r5, #0
 80072d4:	4607      	mov	r7, r0
 80072d6:	db01      	blt.n	80072dc <_malloc_r+0x1c>
 80072d8:	42a9      	cmp	r1, r5
 80072da:	d905      	bls.n	80072e8 <_malloc_r+0x28>
 80072dc:	230c      	movs	r3, #12
 80072de:	603b      	str	r3, [r7, #0]
 80072e0:	2600      	movs	r6, #0
 80072e2:	4630      	mov	r0, r6
 80072e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072e8:	4e2e      	ldr	r6, [pc, #184]	; (80073a4 <_malloc_r+0xe4>)
 80072ea:	f000 fbc5 	bl	8007a78 <__malloc_lock>
 80072ee:	6833      	ldr	r3, [r6, #0]
 80072f0:	461c      	mov	r4, r3
 80072f2:	bb34      	cbnz	r4, 8007342 <_malloc_r+0x82>
 80072f4:	4629      	mov	r1, r5
 80072f6:	4638      	mov	r0, r7
 80072f8:	f7ff ffc2 	bl	8007280 <sbrk_aligned>
 80072fc:	1c43      	adds	r3, r0, #1
 80072fe:	4604      	mov	r4, r0
 8007300:	d14d      	bne.n	800739e <_malloc_r+0xde>
 8007302:	6834      	ldr	r4, [r6, #0]
 8007304:	4626      	mov	r6, r4
 8007306:	2e00      	cmp	r6, #0
 8007308:	d140      	bne.n	800738c <_malloc_r+0xcc>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	4631      	mov	r1, r6
 800730e:	4638      	mov	r0, r7
 8007310:	eb04 0803 	add.w	r8, r4, r3
 8007314:	f000 f940 	bl	8007598 <_sbrk_r>
 8007318:	4580      	cmp	r8, r0
 800731a:	d13a      	bne.n	8007392 <_malloc_r+0xd2>
 800731c:	6821      	ldr	r1, [r4, #0]
 800731e:	3503      	adds	r5, #3
 8007320:	1a6d      	subs	r5, r5, r1
 8007322:	f025 0503 	bic.w	r5, r5, #3
 8007326:	3508      	adds	r5, #8
 8007328:	2d0c      	cmp	r5, #12
 800732a:	bf38      	it	cc
 800732c:	250c      	movcc	r5, #12
 800732e:	4629      	mov	r1, r5
 8007330:	4638      	mov	r0, r7
 8007332:	f7ff ffa5 	bl	8007280 <sbrk_aligned>
 8007336:	3001      	adds	r0, #1
 8007338:	d02b      	beq.n	8007392 <_malloc_r+0xd2>
 800733a:	6823      	ldr	r3, [r4, #0]
 800733c:	442b      	add	r3, r5
 800733e:	6023      	str	r3, [r4, #0]
 8007340:	e00e      	b.n	8007360 <_malloc_r+0xa0>
 8007342:	6822      	ldr	r2, [r4, #0]
 8007344:	1b52      	subs	r2, r2, r5
 8007346:	d41e      	bmi.n	8007386 <_malloc_r+0xc6>
 8007348:	2a0b      	cmp	r2, #11
 800734a:	d916      	bls.n	800737a <_malloc_r+0xba>
 800734c:	1961      	adds	r1, r4, r5
 800734e:	42a3      	cmp	r3, r4
 8007350:	6025      	str	r5, [r4, #0]
 8007352:	bf18      	it	ne
 8007354:	6059      	strne	r1, [r3, #4]
 8007356:	6863      	ldr	r3, [r4, #4]
 8007358:	bf08      	it	eq
 800735a:	6031      	streq	r1, [r6, #0]
 800735c:	5162      	str	r2, [r4, r5]
 800735e:	604b      	str	r3, [r1, #4]
 8007360:	4638      	mov	r0, r7
 8007362:	f104 060b 	add.w	r6, r4, #11
 8007366:	f000 fb8d 	bl	8007a84 <__malloc_unlock>
 800736a:	f026 0607 	bic.w	r6, r6, #7
 800736e:	1d23      	adds	r3, r4, #4
 8007370:	1af2      	subs	r2, r6, r3
 8007372:	d0b6      	beq.n	80072e2 <_malloc_r+0x22>
 8007374:	1b9b      	subs	r3, r3, r6
 8007376:	50a3      	str	r3, [r4, r2]
 8007378:	e7b3      	b.n	80072e2 <_malloc_r+0x22>
 800737a:	6862      	ldr	r2, [r4, #4]
 800737c:	42a3      	cmp	r3, r4
 800737e:	bf0c      	ite	eq
 8007380:	6032      	streq	r2, [r6, #0]
 8007382:	605a      	strne	r2, [r3, #4]
 8007384:	e7ec      	b.n	8007360 <_malloc_r+0xa0>
 8007386:	4623      	mov	r3, r4
 8007388:	6864      	ldr	r4, [r4, #4]
 800738a:	e7b2      	b.n	80072f2 <_malloc_r+0x32>
 800738c:	4634      	mov	r4, r6
 800738e:	6876      	ldr	r6, [r6, #4]
 8007390:	e7b9      	b.n	8007306 <_malloc_r+0x46>
 8007392:	230c      	movs	r3, #12
 8007394:	603b      	str	r3, [r7, #0]
 8007396:	4638      	mov	r0, r7
 8007398:	f000 fb74 	bl	8007a84 <__malloc_unlock>
 800739c:	e7a1      	b.n	80072e2 <_malloc_r+0x22>
 800739e:	6025      	str	r5, [r4, #0]
 80073a0:	e7de      	b.n	8007360 <_malloc_r+0xa0>
 80073a2:	bf00      	nop
 80073a4:	20001e84 	.word	0x20001e84

080073a8 <iprintf>:
 80073a8:	b40f      	push	{r0, r1, r2, r3}
 80073aa:	4b0a      	ldr	r3, [pc, #40]	; (80073d4 <iprintf+0x2c>)
 80073ac:	b513      	push	{r0, r1, r4, lr}
 80073ae:	681c      	ldr	r4, [r3, #0]
 80073b0:	b124      	cbz	r4, 80073bc <iprintf+0x14>
 80073b2:	69a3      	ldr	r3, [r4, #24]
 80073b4:	b913      	cbnz	r3, 80073bc <iprintf+0x14>
 80073b6:	4620      	mov	r0, r4
 80073b8:	f7ff fe86 	bl	80070c8 <__sinit>
 80073bc:	ab05      	add	r3, sp, #20
 80073be:	9a04      	ldr	r2, [sp, #16]
 80073c0:	68a1      	ldr	r1, [r4, #8]
 80073c2:	9301      	str	r3, [sp, #4]
 80073c4:	4620      	mov	r0, r4
 80073c6:	f000 fbd9 	bl	8007b7c <_vfiprintf_r>
 80073ca:	b002      	add	sp, #8
 80073cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073d0:	b004      	add	sp, #16
 80073d2:	4770      	bx	lr
 80073d4:	20000014 	.word	0x20000014

080073d8 <_puts_r>:
 80073d8:	b570      	push	{r4, r5, r6, lr}
 80073da:	460e      	mov	r6, r1
 80073dc:	4605      	mov	r5, r0
 80073de:	b118      	cbz	r0, 80073e8 <_puts_r+0x10>
 80073e0:	6983      	ldr	r3, [r0, #24]
 80073e2:	b90b      	cbnz	r3, 80073e8 <_puts_r+0x10>
 80073e4:	f7ff fe70 	bl	80070c8 <__sinit>
 80073e8:	69ab      	ldr	r3, [r5, #24]
 80073ea:	68ac      	ldr	r4, [r5, #8]
 80073ec:	b913      	cbnz	r3, 80073f4 <_puts_r+0x1c>
 80073ee:	4628      	mov	r0, r5
 80073f0:	f7ff fe6a 	bl	80070c8 <__sinit>
 80073f4:	4b2c      	ldr	r3, [pc, #176]	; (80074a8 <_puts_r+0xd0>)
 80073f6:	429c      	cmp	r4, r3
 80073f8:	d120      	bne.n	800743c <_puts_r+0x64>
 80073fa:	686c      	ldr	r4, [r5, #4]
 80073fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073fe:	07db      	lsls	r3, r3, #31
 8007400:	d405      	bmi.n	800740e <_puts_r+0x36>
 8007402:	89a3      	ldrh	r3, [r4, #12]
 8007404:	0598      	lsls	r0, r3, #22
 8007406:	d402      	bmi.n	800740e <_puts_r+0x36>
 8007408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800740a:	f7ff ff20 	bl	800724e <__retarget_lock_acquire_recursive>
 800740e:	89a3      	ldrh	r3, [r4, #12]
 8007410:	0719      	lsls	r1, r3, #28
 8007412:	d51d      	bpl.n	8007450 <_puts_r+0x78>
 8007414:	6923      	ldr	r3, [r4, #16]
 8007416:	b1db      	cbz	r3, 8007450 <_puts_r+0x78>
 8007418:	3e01      	subs	r6, #1
 800741a:	68a3      	ldr	r3, [r4, #8]
 800741c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007420:	3b01      	subs	r3, #1
 8007422:	60a3      	str	r3, [r4, #8]
 8007424:	bb39      	cbnz	r1, 8007476 <_puts_r+0x9e>
 8007426:	2b00      	cmp	r3, #0
 8007428:	da38      	bge.n	800749c <_puts_r+0xc4>
 800742a:	4622      	mov	r2, r4
 800742c:	210a      	movs	r1, #10
 800742e:	4628      	mov	r0, r5
 8007430:	f000 f906 	bl	8007640 <__swbuf_r>
 8007434:	3001      	adds	r0, #1
 8007436:	d011      	beq.n	800745c <_puts_r+0x84>
 8007438:	250a      	movs	r5, #10
 800743a:	e011      	b.n	8007460 <_puts_r+0x88>
 800743c:	4b1b      	ldr	r3, [pc, #108]	; (80074ac <_puts_r+0xd4>)
 800743e:	429c      	cmp	r4, r3
 8007440:	d101      	bne.n	8007446 <_puts_r+0x6e>
 8007442:	68ac      	ldr	r4, [r5, #8]
 8007444:	e7da      	b.n	80073fc <_puts_r+0x24>
 8007446:	4b1a      	ldr	r3, [pc, #104]	; (80074b0 <_puts_r+0xd8>)
 8007448:	429c      	cmp	r4, r3
 800744a:	bf08      	it	eq
 800744c:	68ec      	ldreq	r4, [r5, #12]
 800744e:	e7d5      	b.n	80073fc <_puts_r+0x24>
 8007450:	4621      	mov	r1, r4
 8007452:	4628      	mov	r0, r5
 8007454:	f000 f958 	bl	8007708 <__swsetup_r>
 8007458:	2800      	cmp	r0, #0
 800745a:	d0dd      	beq.n	8007418 <_puts_r+0x40>
 800745c:	f04f 35ff 	mov.w	r5, #4294967295
 8007460:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007462:	07da      	lsls	r2, r3, #31
 8007464:	d405      	bmi.n	8007472 <_puts_r+0x9a>
 8007466:	89a3      	ldrh	r3, [r4, #12]
 8007468:	059b      	lsls	r3, r3, #22
 800746a:	d402      	bmi.n	8007472 <_puts_r+0x9a>
 800746c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800746e:	f7ff feef 	bl	8007250 <__retarget_lock_release_recursive>
 8007472:	4628      	mov	r0, r5
 8007474:	bd70      	pop	{r4, r5, r6, pc}
 8007476:	2b00      	cmp	r3, #0
 8007478:	da04      	bge.n	8007484 <_puts_r+0xac>
 800747a:	69a2      	ldr	r2, [r4, #24]
 800747c:	429a      	cmp	r2, r3
 800747e:	dc06      	bgt.n	800748e <_puts_r+0xb6>
 8007480:	290a      	cmp	r1, #10
 8007482:	d004      	beq.n	800748e <_puts_r+0xb6>
 8007484:	6823      	ldr	r3, [r4, #0]
 8007486:	1c5a      	adds	r2, r3, #1
 8007488:	6022      	str	r2, [r4, #0]
 800748a:	7019      	strb	r1, [r3, #0]
 800748c:	e7c5      	b.n	800741a <_puts_r+0x42>
 800748e:	4622      	mov	r2, r4
 8007490:	4628      	mov	r0, r5
 8007492:	f000 f8d5 	bl	8007640 <__swbuf_r>
 8007496:	3001      	adds	r0, #1
 8007498:	d1bf      	bne.n	800741a <_puts_r+0x42>
 800749a:	e7df      	b.n	800745c <_puts_r+0x84>
 800749c:	6823      	ldr	r3, [r4, #0]
 800749e:	250a      	movs	r5, #10
 80074a0:	1c5a      	adds	r2, r3, #1
 80074a2:	6022      	str	r2, [r4, #0]
 80074a4:	701d      	strb	r5, [r3, #0]
 80074a6:	e7db      	b.n	8007460 <_puts_r+0x88>
 80074a8:	08008384 	.word	0x08008384
 80074ac:	080083a4 	.word	0x080083a4
 80074b0:	08008364 	.word	0x08008364

080074b4 <puts>:
 80074b4:	4b02      	ldr	r3, [pc, #8]	; (80074c0 <puts+0xc>)
 80074b6:	4601      	mov	r1, r0
 80074b8:	6818      	ldr	r0, [r3, #0]
 80074ba:	f7ff bf8d 	b.w	80073d8 <_puts_r>
 80074be:	bf00      	nop
 80074c0:	20000014 	.word	0x20000014

080074c4 <cleanup_glue>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	460c      	mov	r4, r1
 80074c8:	6809      	ldr	r1, [r1, #0]
 80074ca:	4605      	mov	r5, r0
 80074cc:	b109      	cbz	r1, 80074d2 <cleanup_glue+0xe>
 80074ce:	f7ff fff9 	bl	80074c4 <cleanup_glue>
 80074d2:	4621      	mov	r1, r4
 80074d4:	4628      	mov	r0, r5
 80074d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074da:	f000 bad9 	b.w	8007a90 <_free_r>
	...

080074e0 <_reclaim_reent>:
 80074e0:	4b2c      	ldr	r3, [pc, #176]	; (8007594 <_reclaim_reent+0xb4>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4283      	cmp	r3, r0
 80074e6:	b570      	push	{r4, r5, r6, lr}
 80074e8:	4604      	mov	r4, r0
 80074ea:	d051      	beq.n	8007590 <_reclaim_reent+0xb0>
 80074ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80074ee:	b143      	cbz	r3, 8007502 <_reclaim_reent+0x22>
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d14a      	bne.n	800758c <_reclaim_reent+0xac>
 80074f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074f8:	6819      	ldr	r1, [r3, #0]
 80074fa:	b111      	cbz	r1, 8007502 <_reclaim_reent+0x22>
 80074fc:	4620      	mov	r0, r4
 80074fe:	f000 fac7 	bl	8007a90 <_free_r>
 8007502:	6961      	ldr	r1, [r4, #20]
 8007504:	b111      	cbz	r1, 800750c <_reclaim_reent+0x2c>
 8007506:	4620      	mov	r0, r4
 8007508:	f000 fac2 	bl	8007a90 <_free_r>
 800750c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800750e:	b111      	cbz	r1, 8007516 <_reclaim_reent+0x36>
 8007510:	4620      	mov	r0, r4
 8007512:	f000 fabd 	bl	8007a90 <_free_r>
 8007516:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007518:	b111      	cbz	r1, 8007520 <_reclaim_reent+0x40>
 800751a:	4620      	mov	r0, r4
 800751c:	f000 fab8 	bl	8007a90 <_free_r>
 8007520:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007522:	b111      	cbz	r1, 800752a <_reclaim_reent+0x4a>
 8007524:	4620      	mov	r0, r4
 8007526:	f000 fab3 	bl	8007a90 <_free_r>
 800752a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800752c:	b111      	cbz	r1, 8007534 <_reclaim_reent+0x54>
 800752e:	4620      	mov	r0, r4
 8007530:	f000 faae 	bl	8007a90 <_free_r>
 8007534:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007536:	b111      	cbz	r1, 800753e <_reclaim_reent+0x5e>
 8007538:	4620      	mov	r0, r4
 800753a:	f000 faa9 	bl	8007a90 <_free_r>
 800753e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007540:	b111      	cbz	r1, 8007548 <_reclaim_reent+0x68>
 8007542:	4620      	mov	r0, r4
 8007544:	f000 faa4 	bl	8007a90 <_free_r>
 8007548:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800754a:	b111      	cbz	r1, 8007552 <_reclaim_reent+0x72>
 800754c:	4620      	mov	r0, r4
 800754e:	f000 fa9f 	bl	8007a90 <_free_r>
 8007552:	69a3      	ldr	r3, [r4, #24]
 8007554:	b1e3      	cbz	r3, 8007590 <_reclaim_reent+0xb0>
 8007556:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007558:	4620      	mov	r0, r4
 800755a:	4798      	blx	r3
 800755c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800755e:	b1b9      	cbz	r1, 8007590 <_reclaim_reent+0xb0>
 8007560:	4620      	mov	r0, r4
 8007562:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007566:	f7ff bfad 	b.w	80074c4 <cleanup_glue>
 800756a:	5949      	ldr	r1, [r1, r5]
 800756c:	b941      	cbnz	r1, 8007580 <_reclaim_reent+0xa0>
 800756e:	3504      	adds	r5, #4
 8007570:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007572:	2d80      	cmp	r5, #128	; 0x80
 8007574:	68d9      	ldr	r1, [r3, #12]
 8007576:	d1f8      	bne.n	800756a <_reclaim_reent+0x8a>
 8007578:	4620      	mov	r0, r4
 800757a:	f000 fa89 	bl	8007a90 <_free_r>
 800757e:	e7ba      	b.n	80074f6 <_reclaim_reent+0x16>
 8007580:	680e      	ldr	r6, [r1, #0]
 8007582:	4620      	mov	r0, r4
 8007584:	f000 fa84 	bl	8007a90 <_free_r>
 8007588:	4631      	mov	r1, r6
 800758a:	e7ef      	b.n	800756c <_reclaim_reent+0x8c>
 800758c:	2500      	movs	r5, #0
 800758e:	e7ef      	b.n	8007570 <_reclaim_reent+0x90>
 8007590:	bd70      	pop	{r4, r5, r6, pc}
 8007592:	bf00      	nop
 8007594:	20000014 	.word	0x20000014

08007598 <_sbrk_r>:
 8007598:	b538      	push	{r3, r4, r5, lr}
 800759a:	4d06      	ldr	r5, [pc, #24]	; (80075b4 <_sbrk_r+0x1c>)
 800759c:	2300      	movs	r3, #0
 800759e:	4604      	mov	r4, r0
 80075a0:	4608      	mov	r0, r1
 80075a2:	602b      	str	r3, [r5, #0]
 80075a4:	f7f9 fb7c 	bl	8000ca0 <_sbrk>
 80075a8:	1c43      	adds	r3, r0, #1
 80075aa:	d102      	bne.n	80075b2 <_sbrk_r+0x1a>
 80075ac:	682b      	ldr	r3, [r5, #0]
 80075ae:	b103      	cbz	r3, 80075b2 <_sbrk_r+0x1a>
 80075b0:	6023      	str	r3, [r4, #0]
 80075b2:	bd38      	pop	{r3, r4, r5, pc}
 80075b4:	20001e8c 	.word	0x20001e8c

080075b8 <__sread>:
 80075b8:	b510      	push	{r4, lr}
 80075ba:	460c      	mov	r4, r1
 80075bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075c0:	f000 fda0 	bl	8008104 <_read_r>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	bfab      	itete	ge
 80075c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80075ca:	89a3      	ldrhlt	r3, [r4, #12]
 80075cc:	181b      	addge	r3, r3, r0
 80075ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075d2:	bfac      	ite	ge
 80075d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80075d6:	81a3      	strhlt	r3, [r4, #12]
 80075d8:	bd10      	pop	{r4, pc}

080075da <__swrite>:
 80075da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075de:	461f      	mov	r7, r3
 80075e0:	898b      	ldrh	r3, [r1, #12]
 80075e2:	05db      	lsls	r3, r3, #23
 80075e4:	4605      	mov	r5, r0
 80075e6:	460c      	mov	r4, r1
 80075e8:	4616      	mov	r6, r2
 80075ea:	d505      	bpl.n	80075f8 <__swrite+0x1e>
 80075ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f0:	2302      	movs	r3, #2
 80075f2:	2200      	movs	r2, #0
 80075f4:	f000 f9c8 	bl	8007988 <_lseek_r>
 80075f8:	89a3      	ldrh	r3, [r4, #12]
 80075fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007602:	81a3      	strh	r3, [r4, #12]
 8007604:	4632      	mov	r2, r6
 8007606:	463b      	mov	r3, r7
 8007608:	4628      	mov	r0, r5
 800760a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800760e:	f000 b869 	b.w	80076e4 <_write_r>

08007612 <__sseek>:
 8007612:	b510      	push	{r4, lr}
 8007614:	460c      	mov	r4, r1
 8007616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800761a:	f000 f9b5 	bl	8007988 <_lseek_r>
 800761e:	1c43      	adds	r3, r0, #1
 8007620:	89a3      	ldrh	r3, [r4, #12]
 8007622:	bf15      	itete	ne
 8007624:	6560      	strne	r0, [r4, #84]	; 0x54
 8007626:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800762a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800762e:	81a3      	strheq	r3, [r4, #12]
 8007630:	bf18      	it	ne
 8007632:	81a3      	strhne	r3, [r4, #12]
 8007634:	bd10      	pop	{r4, pc}

08007636 <__sclose>:
 8007636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800763a:	f000 b8d3 	b.w	80077e4 <_close_r>
	...

08007640 <__swbuf_r>:
 8007640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007642:	460e      	mov	r6, r1
 8007644:	4614      	mov	r4, r2
 8007646:	4605      	mov	r5, r0
 8007648:	b118      	cbz	r0, 8007652 <__swbuf_r+0x12>
 800764a:	6983      	ldr	r3, [r0, #24]
 800764c:	b90b      	cbnz	r3, 8007652 <__swbuf_r+0x12>
 800764e:	f7ff fd3b 	bl	80070c8 <__sinit>
 8007652:	4b21      	ldr	r3, [pc, #132]	; (80076d8 <__swbuf_r+0x98>)
 8007654:	429c      	cmp	r4, r3
 8007656:	d12b      	bne.n	80076b0 <__swbuf_r+0x70>
 8007658:	686c      	ldr	r4, [r5, #4]
 800765a:	69a3      	ldr	r3, [r4, #24]
 800765c:	60a3      	str	r3, [r4, #8]
 800765e:	89a3      	ldrh	r3, [r4, #12]
 8007660:	071a      	lsls	r2, r3, #28
 8007662:	d52f      	bpl.n	80076c4 <__swbuf_r+0x84>
 8007664:	6923      	ldr	r3, [r4, #16]
 8007666:	b36b      	cbz	r3, 80076c4 <__swbuf_r+0x84>
 8007668:	6923      	ldr	r3, [r4, #16]
 800766a:	6820      	ldr	r0, [r4, #0]
 800766c:	1ac0      	subs	r0, r0, r3
 800766e:	6963      	ldr	r3, [r4, #20]
 8007670:	b2f6      	uxtb	r6, r6
 8007672:	4283      	cmp	r3, r0
 8007674:	4637      	mov	r7, r6
 8007676:	dc04      	bgt.n	8007682 <__swbuf_r+0x42>
 8007678:	4621      	mov	r1, r4
 800767a:	4628      	mov	r0, r5
 800767c:	f000 f948 	bl	8007910 <_fflush_r>
 8007680:	bb30      	cbnz	r0, 80076d0 <__swbuf_r+0x90>
 8007682:	68a3      	ldr	r3, [r4, #8]
 8007684:	3b01      	subs	r3, #1
 8007686:	60a3      	str	r3, [r4, #8]
 8007688:	6823      	ldr	r3, [r4, #0]
 800768a:	1c5a      	adds	r2, r3, #1
 800768c:	6022      	str	r2, [r4, #0]
 800768e:	701e      	strb	r6, [r3, #0]
 8007690:	6963      	ldr	r3, [r4, #20]
 8007692:	3001      	adds	r0, #1
 8007694:	4283      	cmp	r3, r0
 8007696:	d004      	beq.n	80076a2 <__swbuf_r+0x62>
 8007698:	89a3      	ldrh	r3, [r4, #12]
 800769a:	07db      	lsls	r3, r3, #31
 800769c:	d506      	bpl.n	80076ac <__swbuf_r+0x6c>
 800769e:	2e0a      	cmp	r6, #10
 80076a0:	d104      	bne.n	80076ac <__swbuf_r+0x6c>
 80076a2:	4621      	mov	r1, r4
 80076a4:	4628      	mov	r0, r5
 80076a6:	f000 f933 	bl	8007910 <_fflush_r>
 80076aa:	b988      	cbnz	r0, 80076d0 <__swbuf_r+0x90>
 80076ac:	4638      	mov	r0, r7
 80076ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076b0:	4b0a      	ldr	r3, [pc, #40]	; (80076dc <__swbuf_r+0x9c>)
 80076b2:	429c      	cmp	r4, r3
 80076b4:	d101      	bne.n	80076ba <__swbuf_r+0x7a>
 80076b6:	68ac      	ldr	r4, [r5, #8]
 80076b8:	e7cf      	b.n	800765a <__swbuf_r+0x1a>
 80076ba:	4b09      	ldr	r3, [pc, #36]	; (80076e0 <__swbuf_r+0xa0>)
 80076bc:	429c      	cmp	r4, r3
 80076be:	bf08      	it	eq
 80076c0:	68ec      	ldreq	r4, [r5, #12]
 80076c2:	e7ca      	b.n	800765a <__swbuf_r+0x1a>
 80076c4:	4621      	mov	r1, r4
 80076c6:	4628      	mov	r0, r5
 80076c8:	f000 f81e 	bl	8007708 <__swsetup_r>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	d0cb      	beq.n	8007668 <__swbuf_r+0x28>
 80076d0:	f04f 37ff 	mov.w	r7, #4294967295
 80076d4:	e7ea      	b.n	80076ac <__swbuf_r+0x6c>
 80076d6:	bf00      	nop
 80076d8:	08008384 	.word	0x08008384
 80076dc:	080083a4 	.word	0x080083a4
 80076e0:	08008364 	.word	0x08008364

080076e4 <_write_r>:
 80076e4:	b538      	push	{r3, r4, r5, lr}
 80076e6:	4d07      	ldr	r5, [pc, #28]	; (8007704 <_write_r+0x20>)
 80076e8:	4604      	mov	r4, r0
 80076ea:	4608      	mov	r0, r1
 80076ec:	4611      	mov	r1, r2
 80076ee:	2200      	movs	r2, #0
 80076f0:	602a      	str	r2, [r5, #0]
 80076f2:	461a      	mov	r2, r3
 80076f4:	f7f9 fa83 	bl	8000bfe <_write>
 80076f8:	1c43      	adds	r3, r0, #1
 80076fa:	d102      	bne.n	8007702 <_write_r+0x1e>
 80076fc:	682b      	ldr	r3, [r5, #0]
 80076fe:	b103      	cbz	r3, 8007702 <_write_r+0x1e>
 8007700:	6023      	str	r3, [r4, #0]
 8007702:	bd38      	pop	{r3, r4, r5, pc}
 8007704:	20001e8c 	.word	0x20001e8c

08007708 <__swsetup_r>:
 8007708:	4b32      	ldr	r3, [pc, #200]	; (80077d4 <__swsetup_r+0xcc>)
 800770a:	b570      	push	{r4, r5, r6, lr}
 800770c:	681d      	ldr	r5, [r3, #0]
 800770e:	4606      	mov	r6, r0
 8007710:	460c      	mov	r4, r1
 8007712:	b125      	cbz	r5, 800771e <__swsetup_r+0x16>
 8007714:	69ab      	ldr	r3, [r5, #24]
 8007716:	b913      	cbnz	r3, 800771e <__swsetup_r+0x16>
 8007718:	4628      	mov	r0, r5
 800771a:	f7ff fcd5 	bl	80070c8 <__sinit>
 800771e:	4b2e      	ldr	r3, [pc, #184]	; (80077d8 <__swsetup_r+0xd0>)
 8007720:	429c      	cmp	r4, r3
 8007722:	d10f      	bne.n	8007744 <__swsetup_r+0x3c>
 8007724:	686c      	ldr	r4, [r5, #4]
 8007726:	89a3      	ldrh	r3, [r4, #12]
 8007728:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800772c:	0719      	lsls	r1, r3, #28
 800772e:	d42c      	bmi.n	800778a <__swsetup_r+0x82>
 8007730:	06dd      	lsls	r5, r3, #27
 8007732:	d411      	bmi.n	8007758 <__swsetup_r+0x50>
 8007734:	2309      	movs	r3, #9
 8007736:	6033      	str	r3, [r6, #0]
 8007738:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800773c:	81a3      	strh	r3, [r4, #12]
 800773e:	f04f 30ff 	mov.w	r0, #4294967295
 8007742:	e03e      	b.n	80077c2 <__swsetup_r+0xba>
 8007744:	4b25      	ldr	r3, [pc, #148]	; (80077dc <__swsetup_r+0xd4>)
 8007746:	429c      	cmp	r4, r3
 8007748:	d101      	bne.n	800774e <__swsetup_r+0x46>
 800774a:	68ac      	ldr	r4, [r5, #8]
 800774c:	e7eb      	b.n	8007726 <__swsetup_r+0x1e>
 800774e:	4b24      	ldr	r3, [pc, #144]	; (80077e0 <__swsetup_r+0xd8>)
 8007750:	429c      	cmp	r4, r3
 8007752:	bf08      	it	eq
 8007754:	68ec      	ldreq	r4, [r5, #12]
 8007756:	e7e6      	b.n	8007726 <__swsetup_r+0x1e>
 8007758:	0758      	lsls	r0, r3, #29
 800775a:	d512      	bpl.n	8007782 <__swsetup_r+0x7a>
 800775c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800775e:	b141      	cbz	r1, 8007772 <__swsetup_r+0x6a>
 8007760:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007764:	4299      	cmp	r1, r3
 8007766:	d002      	beq.n	800776e <__swsetup_r+0x66>
 8007768:	4630      	mov	r0, r6
 800776a:	f000 f991 	bl	8007a90 <_free_r>
 800776e:	2300      	movs	r3, #0
 8007770:	6363      	str	r3, [r4, #52]	; 0x34
 8007772:	89a3      	ldrh	r3, [r4, #12]
 8007774:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007778:	81a3      	strh	r3, [r4, #12]
 800777a:	2300      	movs	r3, #0
 800777c:	6063      	str	r3, [r4, #4]
 800777e:	6923      	ldr	r3, [r4, #16]
 8007780:	6023      	str	r3, [r4, #0]
 8007782:	89a3      	ldrh	r3, [r4, #12]
 8007784:	f043 0308 	orr.w	r3, r3, #8
 8007788:	81a3      	strh	r3, [r4, #12]
 800778a:	6923      	ldr	r3, [r4, #16]
 800778c:	b94b      	cbnz	r3, 80077a2 <__swsetup_r+0x9a>
 800778e:	89a3      	ldrh	r3, [r4, #12]
 8007790:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007798:	d003      	beq.n	80077a2 <__swsetup_r+0x9a>
 800779a:	4621      	mov	r1, r4
 800779c:	4630      	mov	r0, r6
 800779e:	f000 f92b 	bl	80079f8 <__smakebuf_r>
 80077a2:	89a0      	ldrh	r0, [r4, #12]
 80077a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80077a8:	f010 0301 	ands.w	r3, r0, #1
 80077ac:	d00a      	beq.n	80077c4 <__swsetup_r+0xbc>
 80077ae:	2300      	movs	r3, #0
 80077b0:	60a3      	str	r3, [r4, #8]
 80077b2:	6963      	ldr	r3, [r4, #20]
 80077b4:	425b      	negs	r3, r3
 80077b6:	61a3      	str	r3, [r4, #24]
 80077b8:	6923      	ldr	r3, [r4, #16]
 80077ba:	b943      	cbnz	r3, 80077ce <__swsetup_r+0xc6>
 80077bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80077c0:	d1ba      	bne.n	8007738 <__swsetup_r+0x30>
 80077c2:	bd70      	pop	{r4, r5, r6, pc}
 80077c4:	0781      	lsls	r1, r0, #30
 80077c6:	bf58      	it	pl
 80077c8:	6963      	ldrpl	r3, [r4, #20]
 80077ca:	60a3      	str	r3, [r4, #8]
 80077cc:	e7f4      	b.n	80077b8 <__swsetup_r+0xb0>
 80077ce:	2000      	movs	r0, #0
 80077d0:	e7f7      	b.n	80077c2 <__swsetup_r+0xba>
 80077d2:	bf00      	nop
 80077d4:	20000014 	.word	0x20000014
 80077d8:	08008384 	.word	0x08008384
 80077dc:	080083a4 	.word	0x080083a4
 80077e0:	08008364 	.word	0x08008364

080077e4 <_close_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4d06      	ldr	r5, [pc, #24]	; (8007800 <_close_r+0x1c>)
 80077e8:	2300      	movs	r3, #0
 80077ea:	4604      	mov	r4, r0
 80077ec:	4608      	mov	r0, r1
 80077ee:	602b      	str	r3, [r5, #0]
 80077f0:	f7f9 fa21 	bl	8000c36 <_close>
 80077f4:	1c43      	adds	r3, r0, #1
 80077f6:	d102      	bne.n	80077fe <_close_r+0x1a>
 80077f8:	682b      	ldr	r3, [r5, #0]
 80077fa:	b103      	cbz	r3, 80077fe <_close_r+0x1a>
 80077fc:	6023      	str	r3, [r4, #0]
 80077fe:	bd38      	pop	{r3, r4, r5, pc}
 8007800:	20001e8c 	.word	0x20001e8c

08007804 <__sflush_r>:
 8007804:	898a      	ldrh	r2, [r1, #12]
 8007806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800780a:	4605      	mov	r5, r0
 800780c:	0710      	lsls	r0, r2, #28
 800780e:	460c      	mov	r4, r1
 8007810:	d458      	bmi.n	80078c4 <__sflush_r+0xc0>
 8007812:	684b      	ldr	r3, [r1, #4]
 8007814:	2b00      	cmp	r3, #0
 8007816:	dc05      	bgt.n	8007824 <__sflush_r+0x20>
 8007818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800781a:	2b00      	cmp	r3, #0
 800781c:	dc02      	bgt.n	8007824 <__sflush_r+0x20>
 800781e:	2000      	movs	r0, #0
 8007820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007826:	2e00      	cmp	r6, #0
 8007828:	d0f9      	beq.n	800781e <__sflush_r+0x1a>
 800782a:	2300      	movs	r3, #0
 800782c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007830:	682f      	ldr	r7, [r5, #0]
 8007832:	602b      	str	r3, [r5, #0]
 8007834:	d032      	beq.n	800789c <__sflush_r+0x98>
 8007836:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007838:	89a3      	ldrh	r3, [r4, #12]
 800783a:	075a      	lsls	r2, r3, #29
 800783c:	d505      	bpl.n	800784a <__sflush_r+0x46>
 800783e:	6863      	ldr	r3, [r4, #4]
 8007840:	1ac0      	subs	r0, r0, r3
 8007842:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007844:	b10b      	cbz	r3, 800784a <__sflush_r+0x46>
 8007846:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007848:	1ac0      	subs	r0, r0, r3
 800784a:	2300      	movs	r3, #0
 800784c:	4602      	mov	r2, r0
 800784e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007850:	6a21      	ldr	r1, [r4, #32]
 8007852:	4628      	mov	r0, r5
 8007854:	47b0      	blx	r6
 8007856:	1c43      	adds	r3, r0, #1
 8007858:	89a3      	ldrh	r3, [r4, #12]
 800785a:	d106      	bne.n	800786a <__sflush_r+0x66>
 800785c:	6829      	ldr	r1, [r5, #0]
 800785e:	291d      	cmp	r1, #29
 8007860:	d82c      	bhi.n	80078bc <__sflush_r+0xb8>
 8007862:	4a2a      	ldr	r2, [pc, #168]	; (800790c <__sflush_r+0x108>)
 8007864:	40ca      	lsrs	r2, r1
 8007866:	07d6      	lsls	r6, r2, #31
 8007868:	d528      	bpl.n	80078bc <__sflush_r+0xb8>
 800786a:	2200      	movs	r2, #0
 800786c:	6062      	str	r2, [r4, #4]
 800786e:	04d9      	lsls	r1, r3, #19
 8007870:	6922      	ldr	r2, [r4, #16]
 8007872:	6022      	str	r2, [r4, #0]
 8007874:	d504      	bpl.n	8007880 <__sflush_r+0x7c>
 8007876:	1c42      	adds	r2, r0, #1
 8007878:	d101      	bne.n	800787e <__sflush_r+0x7a>
 800787a:	682b      	ldr	r3, [r5, #0]
 800787c:	b903      	cbnz	r3, 8007880 <__sflush_r+0x7c>
 800787e:	6560      	str	r0, [r4, #84]	; 0x54
 8007880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007882:	602f      	str	r7, [r5, #0]
 8007884:	2900      	cmp	r1, #0
 8007886:	d0ca      	beq.n	800781e <__sflush_r+0x1a>
 8007888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800788c:	4299      	cmp	r1, r3
 800788e:	d002      	beq.n	8007896 <__sflush_r+0x92>
 8007890:	4628      	mov	r0, r5
 8007892:	f000 f8fd 	bl	8007a90 <_free_r>
 8007896:	2000      	movs	r0, #0
 8007898:	6360      	str	r0, [r4, #52]	; 0x34
 800789a:	e7c1      	b.n	8007820 <__sflush_r+0x1c>
 800789c:	6a21      	ldr	r1, [r4, #32]
 800789e:	2301      	movs	r3, #1
 80078a0:	4628      	mov	r0, r5
 80078a2:	47b0      	blx	r6
 80078a4:	1c41      	adds	r1, r0, #1
 80078a6:	d1c7      	bne.n	8007838 <__sflush_r+0x34>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d0c4      	beq.n	8007838 <__sflush_r+0x34>
 80078ae:	2b1d      	cmp	r3, #29
 80078b0:	d001      	beq.n	80078b6 <__sflush_r+0xb2>
 80078b2:	2b16      	cmp	r3, #22
 80078b4:	d101      	bne.n	80078ba <__sflush_r+0xb6>
 80078b6:	602f      	str	r7, [r5, #0]
 80078b8:	e7b1      	b.n	800781e <__sflush_r+0x1a>
 80078ba:	89a3      	ldrh	r3, [r4, #12]
 80078bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078c0:	81a3      	strh	r3, [r4, #12]
 80078c2:	e7ad      	b.n	8007820 <__sflush_r+0x1c>
 80078c4:	690f      	ldr	r7, [r1, #16]
 80078c6:	2f00      	cmp	r7, #0
 80078c8:	d0a9      	beq.n	800781e <__sflush_r+0x1a>
 80078ca:	0793      	lsls	r3, r2, #30
 80078cc:	680e      	ldr	r6, [r1, #0]
 80078ce:	bf08      	it	eq
 80078d0:	694b      	ldreq	r3, [r1, #20]
 80078d2:	600f      	str	r7, [r1, #0]
 80078d4:	bf18      	it	ne
 80078d6:	2300      	movne	r3, #0
 80078d8:	eba6 0807 	sub.w	r8, r6, r7
 80078dc:	608b      	str	r3, [r1, #8]
 80078de:	f1b8 0f00 	cmp.w	r8, #0
 80078e2:	dd9c      	ble.n	800781e <__sflush_r+0x1a>
 80078e4:	6a21      	ldr	r1, [r4, #32]
 80078e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80078e8:	4643      	mov	r3, r8
 80078ea:	463a      	mov	r2, r7
 80078ec:	4628      	mov	r0, r5
 80078ee:	47b0      	blx	r6
 80078f0:	2800      	cmp	r0, #0
 80078f2:	dc06      	bgt.n	8007902 <__sflush_r+0xfe>
 80078f4:	89a3      	ldrh	r3, [r4, #12]
 80078f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078fa:	81a3      	strh	r3, [r4, #12]
 80078fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007900:	e78e      	b.n	8007820 <__sflush_r+0x1c>
 8007902:	4407      	add	r7, r0
 8007904:	eba8 0800 	sub.w	r8, r8, r0
 8007908:	e7e9      	b.n	80078de <__sflush_r+0xda>
 800790a:	bf00      	nop
 800790c:	20400001 	.word	0x20400001

08007910 <_fflush_r>:
 8007910:	b538      	push	{r3, r4, r5, lr}
 8007912:	690b      	ldr	r3, [r1, #16]
 8007914:	4605      	mov	r5, r0
 8007916:	460c      	mov	r4, r1
 8007918:	b913      	cbnz	r3, 8007920 <_fflush_r+0x10>
 800791a:	2500      	movs	r5, #0
 800791c:	4628      	mov	r0, r5
 800791e:	bd38      	pop	{r3, r4, r5, pc}
 8007920:	b118      	cbz	r0, 800792a <_fflush_r+0x1a>
 8007922:	6983      	ldr	r3, [r0, #24]
 8007924:	b90b      	cbnz	r3, 800792a <_fflush_r+0x1a>
 8007926:	f7ff fbcf 	bl	80070c8 <__sinit>
 800792a:	4b14      	ldr	r3, [pc, #80]	; (800797c <_fflush_r+0x6c>)
 800792c:	429c      	cmp	r4, r3
 800792e:	d11b      	bne.n	8007968 <_fflush_r+0x58>
 8007930:	686c      	ldr	r4, [r5, #4]
 8007932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d0ef      	beq.n	800791a <_fflush_r+0xa>
 800793a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800793c:	07d0      	lsls	r0, r2, #31
 800793e:	d404      	bmi.n	800794a <_fflush_r+0x3a>
 8007940:	0599      	lsls	r1, r3, #22
 8007942:	d402      	bmi.n	800794a <_fflush_r+0x3a>
 8007944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007946:	f7ff fc82 	bl	800724e <__retarget_lock_acquire_recursive>
 800794a:	4628      	mov	r0, r5
 800794c:	4621      	mov	r1, r4
 800794e:	f7ff ff59 	bl	8007804 <__sflush_r>
 8007952:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007954:	07da      	lsls	r2, r3, #31
 8007956:	4605      	mov	r5, r0
 8007958:	d4e0      	bmi.n	800791c <_fflush_r+0xc>
 800795a:	89a3      	ldrh	r3, [r4, #12]
 800795c:	059b      	lsls	r3, r3, #22
 800795e:	d4dd      	bmi.n	800791c <_fflush_r+0xc>
 8007960:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007962:	f7ff fc75 	bl	8007250 <__retarget_lock_release_recursive>
 8007966:	e7d9      	b.n	800791c <_fflush_r+0xc>
 8007968:	4b05      	ldr	r3, [pc, #20]	; (8007980 <_fflush_r+0x70>)
 800796a:	429c      	cmp	r4, r3
 800796c:	d101      	bne.n	8007972 <_fflush_r+0x62>
 800796e:	68ac      	ldr	r4, [r5, #8]
 8007970:	e7df      	b.n	8007932 <_fflush_r+0x22>
 8007972:	4b04      	ldr	r3, [pc, #16]	; (8007984 <_fflush_r+0x74>)
 8007974:	429c      	cmp	r4, r3
 8007976:	bf08      	it	eq
 8007978:	68ec      	ldreq	r4, [r5, #12]
 800797a:	e7da      	b.n	8007932 <_fflush_r+0x22>
 800797c:	08008384 	.word	0x08008384
 8007980:	080083a4 	.word	0x080083a4
 8007984:	08008364 	.word	0x08008364

08007988 <_lseek_r>:
 8007988:	b538      	push	{r3, r4, r5, lr}
 800798a:	4d07      	ldr	r5, [pc, #28]	; (80079a8 <_lseek_r+0x20>)
 800798c:	4604      	mov	r4, r0
 800798e:	4608      	mov	r0, r1
 8007990:	4611      	mov	r1, r2
 8007992:	2200      	movs	r2, #0
 8007994:	602a      	str	r2, [r5, #0]
 8007996:	461a      	mov	r2, r3
 8007998:	f7f9 f974 	bl	8000c84 <_lseek>
 800799c:	1c43      	adds	r3, r0, #1
 800799e:	d102      	bne.n	80079a6 <_lseek_r+0x1e>
 80079a0:	682b      	ldr	r3, [r5, #0]
 80079a2:	b103      	cbz	r3, 80079a6 <_lseek_r+0x1e>
 80079a4:	6023      	str	r3, [r4, #0]
 80079a6:	bd38      	pop	{r3, r4, r5, pc}
 80079a8:	20001e8c 	.word	0x20001e8c

080079ac <__swhatbuf_r>:
 80079ac:	b570      	push	{r4, r5, r6, lr}
 80079ae:	460e      	mov	r6, r1
 80079b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079b4:	2900      	cmp	r1, #0
 80079b6:	b096      	sub	sp, #88	; 0x58
 80079b8:	4614      	mov	r4, r2
 80079ba:	461d      	mov	r5, r3
 80079bc:	da08      	bge.n	80079d0 <__swhatbuf_r+0x24>
 80079be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	602a      	str	r2, [r5, #0]
 80079c6:	061a      	lsls	r2, r3, #24
 80079c8:	d410      	bmi.n	80079ec <__swhatbuf_r+0x40>
 80079ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079ce:	e00e      	b.n	80079ee <__swhatbuf_r+0x42>
 80079d0:	466a      	mov	r2, sp
 80079d2:	f000 fba9 	bl	8008128 <_fstat_r>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	dbf1      	blt.n	80079be <__swhatbuf_r+0x12>
 80079da:	9a01      	ldr	r2, [sp, #4]
 80079dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80079e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80079e4:	425a      	negs	r2, r3
 80079e6:	415a      	adcs	r2, r3
 80079e8:	602a      	str	r2, [r5, #0]
 80079ea:	e7ee      	b.n	80079ca <__swhatbuf_r+0x1e>
 80079ec:	2340      	movs	r3, #64	; 0x40
 80079ee:	2000      	movs	r0, #0
 80079f0:	6023      	str	r3, [r4, #0]
 80079f2:	b016      	add	sp, #88	; 0x58
 80079f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080079f8 <__smakebuf_r>:
 80079f8:	898b      	ldrh	r3, [r1, #12]
 80079fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079fc:	079d      	lsls	r5, r3, #30
 80079fe:	4606      	mov	r6, r0
 8007a00:	460c      	mov	r4, r1
 8007a02:	d507      	bpl.n	8007a14 <__smakebuf_r+0x1c>
 8007a04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a08:	6023      	str	r3, [r4, #0]
 8007a0a:	6123      	str	r3, [r4, #16]
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	6163      	str	r3, [r4, #20]
 8007a10:	b002      	add	sp, #8
 8007a12:	bd70      	pop	{r4, r5, r6, pc}
 8007a14:	ab01      	add	r3, sp, #4
 8007a16:	466a      	mov	r2, sp
 8007a18:	f7ff ffc8 	bl	80079ac <__swhatbuf_r>
 8007a1c:	9900      	ldr	r1, [sp, #0]
 8007a1e:	4605      	mov	r5, r0
 8007a20:	4630      	mov	r0, r6
 8007a22:	f7ff fc4d 	bl	80072c0 <_malloc_r>
 8007a26:	b948      	cbnz	r0, 8007a3c <__smakebuf_r+0x44>
 8007a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a2c:	059a      	lsls	r2, r3, #22
 8007a2e:	d4ef      	bmi.n	8007a10 <__smakebuf_r+0x18>
 8007a30:	f023 0303 	bic.w	r3, r3, #3
 8007a34:	f043 0302 	orr.w	r3, r3, #2
 8007a38:	81a3      	strh	r3, [r4, #12]
 8007a3a:	e7e3      	b.n	8007a04 <__smakebuf_r+0xc>
 8007a3c:	4b0d      	ldr	r3, [pc, #52]	; (8007a74 <__smakebuf_r+0x7c>)
 8007a3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007a40:	89a3      	ldrh	r3, [r4, #12]
 8007a42:	6020      	str	r0, [r4, #0]
 8007a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a48:	81a3      	strh	r3, [r4, #12]
 8007a4a:	9b00      	ldr	r3, [sp, #0]
 8007a4c:	6163      	str	r3, [r4, #20]
 8007a4e:	9b01      	ldr	r3, [sp, #4]
 8007a50:	6120      	str	r0, [r4, #16]
 8007a52:	b15b      	cbz	r3, 8007a6c <__smakebuf_r+0x74>
 8007a54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a58:	4630      	mov	r0, r6
 8007a5a:	f000 fb77 	bl	800814c <_isatty_r>
 8007a5e:	b128      	cbz	r0, 8007a6c <__smakebuf_r+0x74>
 8007a60:	89a3      	ldrh	r3, [r4, #12]
 8007a62:	f023 0303 	bic.w	r3, r3, #3
 8007a66:	f043 0301 	orr.w	r3, r3, #1
 8007a6a:	81a3      	strh	r3, [r4, #12]
 8007a6c:	89a0      	ldrh	r0, [r4, #12]
 8007a6e:	4305      	orrs	r5, r0
 8007a70:	81a5      	strh	r5, [r4, #12]
 8007a72:	e7cd      	b.n	8007a10 <__smakebuf_r+0x18>
 8007a74:	08007061 	.word	0x08007061

08007a78 <__malloc_lock>:
 8007a78:	4801      	ldr	r0, [pc, #4]	; (8007a80 <__malloc_lock+0x8>)
 8007a7a:	f7ff bbe8 	b.w	800724e <__retarget_lock_acquire_recursive>
 8007a7e:	bf00      	nop
 8007a80:	20001e80 	.word	0x20001e80

08007a84 <__malloc_unlock>:
 8007a84:	4801      	ldr	r0, [pc, #4]	; (8007a8c <__malloc_unlock+0x8>)
 8007a86:	f7ff bbe3 	b.w	8007250 <__retarget_lock_release_recursive>
 8007a8a:	bf00      	nop
 8007a8c:	20001e80 	.word	0x20001e80

08007a90 <_free_r>:
 8007a90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a92:	2900      	cmp	r1, #0
 8007a94:	d044      	beq.n	8007b20 <_free_r+0x90>
 8007a96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a9a:	9001      	str	r0, [sp, #4]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f1a1 0404 	sub.w	r4, r1, #4
 8007aa2:	bfb8      	it	lt
 8007aa4:	18e4      	addlt	r4, r4, r3
 8007aa6:	f7ff ffe7 	bl	8007a78 <__malloc_lock>
 8007aaa:	4a1e      	ldr	r2, [pc, #120]	; (8007b24 <_free_r+0x94>)
 8007aac:	9801      	ldr	r0, [sp, #4]
 8007aae:	6813      	ldr	r3, [r2, #0]
 8007ab0:	b933      	cbnz	r3, 8007ac0 <_free_r+0x30>
 8007ab2:	6063      	str	r3, [r4, #4]
 8007ab4:	6014      	str	r4, [r2, #0]
 8007ab6:	b003      	add	sp, #12
 8007ab8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007abc:	f7ff bfe2 	b.w	8007a84 <__malloc_unlock>
 8007ac0:	42a3      	cmp	r3, r4
 8007ac2:	d908      	bls.n	8007ad6 <_free_r+0x46>
 8007ac4:	6825      	ldr	r5, [r4, #0]
 8007ac6:	1961      	adds	r1, r4, r5
 8007ac8:	428b      	cmp	r3, r1
 8007aca:	bf01      	itttt	eq
 8007acc:	6819      	ldreq	r1, [r3, #0]
 8007ace:	685b      	ldreq	r3, [r3, #4]
 8007ad0:	1949      	addeq	r1, r1, r5
 8007ad2:	6021      	streq	r1, [r4, #0]
 8007ad4:	e7ed      	b.n	8007ab2 <_free_r+0x22>
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	b10b      	cbz	r3, 8007ae0 <_free_r+0x50>
 8007adc:	42a3      	cmp	r3, r4
 8007ade:	d9fa      	bls.n	8007ad6 <_free_r+0x46>
 8007ae0:	6811      	ldr	r1, [r2, #0]
 8007ae2:	1855      	adds	r5, r2, r1
 8007ae4:	42a5      	cmp	r5, r4
 8007ae6:	d10b      	bne.n	8007b00 <_free_r+0x70>
 8007ae8:	6824      	ldr	r4, [r4, #0]
 8007aea:	4421      	add	r1, r4
 8007aec:	1854      	adds	r4, r2, r1
 8007aee:	42a3      	cmp	r3, r4
 8007af0:	6011      	str	r1, [r2, #0]
 8007af2:	d1e0      	bne.n	8007ab6 <_free_r+0x26>
 8007af4:	681c      	ldr	r4, [r3, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	6053      	str	r3, [r2, #4]
 8007afa:	4421      	add	r1, r4
 8007afc:	6011      	str	r1, [r2, #0]
 8007afe:	e7da      	b.n	8007ab6 <_free_r+0x26>
 8007b00:	d902      	bls.n	8007b08 <_free_r+0x78>
 8007b02:	230c      	movs	r3, #12
 8007b04:	6003      	str	r3, [r0, #0]
 8007b06:	e7d6      	b.n	8007ab6 <_free_r+0x26>
 8007b08:	6825      	ldr	r5, [r4, #0]
 8007b0a:	1961      	adds	r1, r4, r5
 8007b0c:	428b      	cmp	r3, r1
 8007b0e:	bf04      	itt	eq
 8007b10:	6819      	ldreq	r1, [r3, #0]
 8007b12:	685b      	ldreq	r3, [r3, #4]
 8007b14:	6063      	str	r3, [r4, #4]
 8007b16:	bf04      	itt	eq
 8007b18:	1949      	addeq	r1, r1, r5
 8007b1a:	6021      	streq	r1, [r4, #0]
 8007b1c:	6054      	str	r4, [r2, #4]
 8007b1e:	e7ca      	b.n	8007ab6 <_free_r+0x26>
 8007b20:	b003      	add	sp, #12
 8007b22:	bd30      	pop	{r4, r5, pc}
 8007b24:	20001e84 	.word	0x20001e84

08007b28 <__sfputc_r>:
 8007b28:	6893      	ldr	r3, [r2, #8]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	b410      	push	{r4}
 8007b30:	6093      	str	r3, [r2, #8]
 8007b32:	da08      	bge.n	8007b46 <__sfputc_r+0x1e>
 8007b34:	6994      	ldr	r4, [r2, #24]
 8007b36:	42a3      	cmp	r3, r4
 8007b38:	db01      	blt.n	8007b3e <__sfputc_r+0x16>
 8007b3a:	290a      	cmp	r1, #10
 8007b3c:	d103      	bne.n	8007b46 <__sfputc_r+0x1e>
 8007b3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b42:	f7ff bd7d 	b.w	8007640 <__swbuf_r>
 8007b46:	6813      	ldr	r3, [r2, #0]
 8007b48:	1c58      	adds	r0, r3, #1
 8007b4a:	6010      	str	r0, [r2, #0]
 8007b4c:	7019      	strb	r1, [r3, #0]
 8007b4e:	4608      	mov	r0, r1
 8007b50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b54:	4770      	bx	lr

08007b56 <__sfputs_r>:
 8007b56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b58:	4606      	mov	r6, r0
 8007b5a:	460f      	mov	r7, r1
 8007b5c:	4614      	mov	r4, r2
 8007b5e:	18d5      	adds	r5, r2, r3
 8007b60:	42ac      	cmp	r4, r5
 8007b62:	d101      	bne.n	8007b68 <__sfputs_r+0x12>
 8007b64:	2000      	movs	r0, #0
 8007b66:	e007      	b.n	8007b78 <__sfputs_r+0x22>
 8007b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b6c:	463a      	mov	r2, r7
 8007b6e:	4630      	mov	r0, r6
 8007b70:	f7ff ffda 	bl	8007b28 <__sfputc_r>
 8007b74:	1c43      	adds	r3, r0, #1
 8007b76:	d1f3      	bne.n	8007b60 <__sfputs_r+0xa>
 8007b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b7c <_vfiprintf_r>:
 8007b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b80:	460d      	mov	r5, r1
 8007b82:	b09d      	sub	sp, #116	; 0x74
 8007b84:	4614      	mov	r4, r2
 8007b86:	4698      	mov	r8, r3
 8007b88:	4606      	mov	r6, r0
 8007b8a:	b118      	cbz	r0, 8007b94 <_vfiprintf_r+0x18>
 8007b8c:	6983      	ldr	r3, [r0, #24]
 8007b8e:	b90b      	cbnz	r3, 8007b94 <_vfiprintf_r+0x18>
 8007b90:	f7ff fa9a 	bl	80070c8 <__sinit>
 8007b94:	4b89      	ldr	r3, [pc, #548]	; (8007dbc <_vfiprintf_r+0x240>)
 8007b96:	429d      	cmp	r5, r3
 8007b98:	d11b      	bne.n	8007bd2 <_vfiprintf_r+0x56>
 8007b9a:	6875      	ldr	r5, [r6, #4]
 8007b9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b9e:	07d9      	lsls	r1, r3, #31
 8007ba0:	d405      	bmi.n	8007bae <_vfiprintf_r+0x32>
 8007ba2:	89ab      	ldrh	r3, [r5, #12]
 8007ba4:	059a      	lsls	r2, r3, #22
 8007ba6:	d402      	bmi.n	8007bae <_vfiprintf_r+0x32>
 8007ba8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007baa:	f7ff fb50 	bl	800724e <__retarget_lock_acquire_recursive>
 8007bae:	89ab      	ldrh	r3, [r5, #12]
 8007bb0:	071b      	lsls	r3, r3, #28
 8007bb2:	d501      	bpl.n	8007bb8 <_vfiprintf_r+0x3c>
 8007bb4:	692b      	ldr	r3, [r5, #16]
 8007bb6:	b9eb      	cbnz	r3, 8007bf4 <_vfiprintf_r+0x78>
 8007bb8:	4629      	mov	r1, r5
 8007bba:	4630      	mov	r0, r6
 8007bbc:	f7ff fda4 	bl	8007708 <__swsetup_r>
 8007bc0:	b1c0      	cbz	r0, 8007bf4 <_vfiprintf_r+0x78>
 8007bc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bc4:	07dc      	lsls	r4, r3, #31
 8007bc6:	d50e      	bpl.n	8007be6 <_vfiprintf_r+0x6a>
 8007bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bcc:	b01d      	add	sp, #116	; 0x74
 8007bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bd2:	4b7b      	ldr	r3, [pc, #492]	; (8007dc0 <_vfiprintf_r+0x244>)
 8007bd4:	429d      	cmp	r5, r3
 8007bd6:	d101      	bne.n	8007bdc <_vfiprintf_r+0x60>
 8007bd8:	68b5      	ldr	r5, [r6, #8]
 8007bda:	e7df      	b.n	8007b9c <_vfiprintf_r+0x20>
 8007bdc:	4b79      	ldr	r3, [pc, #484]	; (8007dc4 <_vfiprintf_r+0x248>)
 8007bde:	429d      	cmp	r5, r3
 8007be0:	bf08      	it	eq
 8007be2:	68f5      	ldreq	r5, [r6, #12]
 8007be4:	e7da      	b.n	8007b9c <_vfiprintf_r+0x20>
 8007be6:	89ab      	ldrh	r3, [r5, #12]
 8007be8:	0598      	lsls	r0, r3, #22
 8007bea:	d4ed      	bmi.n	8007bc8 <_vfiprintf_r+0x4c>
 8007bec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bee:	f7ff fb2f 	bl	8007250 <__retarget_lock_release_recursive>
 8007bf2:	e7e9      	b.n	8007bc8 <_vfiprintf_r+0x4c>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	9309      	str	r3, [sp, #36]	; 0x24
 8007bf8:	2320      	movs	r3, #32
 8007bfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bfe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c02:	2330      	movs	r3, #48	; 0x30
 8007c04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007dc8 <_vfiprintf_r+0x24c>
 8007c08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c0c:	f04f 0901 	mov.w	r9, #1
 8007c10:	4623      	mov	r3, r4
 8007c12:	469a      	mov	sl, r3
 8007c14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c18:	b10a      	cbz	r2, 8007c1e <_vfiprintf_r+0xa2>
 8007c1a:	2a25      	cmp	r2, #37	; 0x25
 8007c1c:	d1f9      	bne.n	8007c12 <_vfiprintf_r+0x96>
 8007c1e:	ebba 0b04 	subs.w	fp, sl, r4
 8007c22:	d00b      	beq.n	8007c3c <_vfiprintf_r+0xc0>
 8007c24:	465b      	mov	r3, fp
 8007c26:	4622      	mov	r2, r4
 8007c28:	4629      	mov	r1, r5
 8007c2a:	4630      	mov	r0, r6
 8007c2c:	f7ff ff93 	bl	8007b56 <__sfputs_r>
 8007c30:	3001      	adds	r0, #1
 8007c32:	f000 80aa 	beq.w	8007d8a <_vfiprintf_r+0x20e>
 8007c36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c38:	445a      	add	r2, fp
 8007c3a:	9209      	str	r2, [sp, #36]	; 0x24
 8007c3c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	f000 80a2 	beq.w	8007d8a <_vfiprintf_r+0x20e>
 8007c46:	2300      	movs	r3, #0
 8007c48:	f04f 32ff 	mov.w	r2, #4294967295
 8007c4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c50:	f10a 0a01 	add.w	sl, sl, #1
 8007c54:	9304      	str	r3, [sp, #16]
 8007c56:	9307      	str	r3, [sp, #28]
 8007c58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c5c:	931a      	str	r3, [sp, #104]	; 0x68
 8007c5e:	4654      	mov	r4, sl
 8007c60:	2205      	movs	r2, #5
 8007c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c66:	4858      	ldr	r0, [pc, #352]	; (8007dc8 <_vfiprintf_r+0x24c>)
 8007c68:	f7f8 fa8a 	bl	8000180 <memchr>
 8007c6c:	9a04      	ldr	r2, [sp, #16]
 8007c6e:	b9d8      	cbnz	r0, 8007ca8 <_vfiprintf_r+0x12c>
 8007c70:	06d1      	lsls	r1, r2, #27
 8007c72:	bf44      	itt	mi
 8007c74:	2320      	movmi	r3, #32
 8007c76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c7a:	0713      	lsls	r3, r2, #28
 8007c7c:	bf44      	itt	mi
 8007c7e:	232b      	movmi	r3, #43	; 0x2b
 8007c80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c84:	f89a 3000 	ldrb.w	r3, [sl]
 8007c88:	2b2a      	cmp	r3, #42	; 0x2a
 8007c8a:	d015      	beq.n	8007cb8 <_vfiprintf_r+0x13c>
 8007c8c:	9a07      	ldr	r2, [sp, #28]
 8007c8e:	4654      	mov	r4, sl
 8007c90:	2000      	movs	r0, #0
 8007c92:	f04f 0c0a 	mov.w	ip, #10
 8007c96:	4621      	mov	r1, r4
 8007c98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c9c:	3b30      	subs	r3, #48	; 0x30
 8007c9e:	2b09      	cmp	r3, #9
 8007ca0:	d94e      	bls.n	8007d40 <_vfiprintf_r+0x1c4>
 8007ca2:	b1b0      	cbz	r0, 8007cd2 <_vfiprintf_r+0x156>
 8007ca4:	9207      	str	r2, [sp, #28]
 8007ca6:	e014      	b.n	8007cd2 <_vfiprintf_r+0x156>
 8007ca8:	eba0 0308 	sub.w	r3, r0, r8
 8007cac:	fa09 f303 	lsl.w	r3, r9, r3
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	9304      	str	r3, [sp, #16]
 8007cb4:	46a2      	mov	sl, r4
 8007cb6:	e7d2      	b.n	8007c5e <_vfiprintf_r+0xe2>
 8007cb8:	9b03      	ldr	r3, [sp, #12]
 8007cba:	1d19      	adds	r1, r3, #4
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	9103      	str	r1, [sp, #12]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	bfbb      	ittet	lt
 8007cc4:	425b      	neglt	r3, r3
 8007cc6:	f042 0202 	orrlt.w	r2, r2, #2
 8007cca:	9307      	strge	r3, [sp, #28]
 8007ccc:	9307      	strlt	r3, [sp, #28]
 8007cce:	bfb8      	it	lt
 8007cd0:	9204      	strlt	r2, [sp, #16]
 8007cd2:	7823      	ldrb	r3, [r4, #0]
 8007cd4:	2b2e      	cmp	r3, #46	; 0x2e
 8007cd6:	d10c      	bne.n	8007cf2 <_vfiprintf_r+0x176>
 8007cd8:	7863      	ldrb	r3, [r4, #1]
 8007cda:	2b2a      	cmp	r3, #42	; 0x2a
 8007cdc:	d135      	bne.n	8007d4a <_vfiprintf_r+0x1ce>
 8007cde:	9b03      	ldr	r3, [sp, #12]
 8007ce0:	1d1a      	adds	r2, r3, #4
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	9203      	str	r2, [sp, #12]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	bfb8      	it	lt
 8007cea:	f04f 33ff 	movlt.w	r3, #4294967295
 8007cee:	3402      	adds	r4, #2
 8007cf0:	9305      	str	r3, [sp, #20]
 8007cf2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007dd8 <_vfiprintf_r+0x25c>
 8007cf6:	7821      	ldrb	r1, [r4, #0]
 8007cf8:	2203      	movs	r2, #3
 8007cfa:	4650      	mov	r0, sl
 8007cfc:	f7f8 fa40 	bl	8000180 <memchr>
 8007d00:	b140      	cbz	r0, 8007d14 <_vfiprintf_r+0x198>
 8007d02:	2340      	movs	r3, #64	; 0x40
 8007d04:	eba0 000a 	sub.w	r0, r0, sl
 8007d08:	fa03 f000 	lsl.w	r0, r3, r0
 8007d0c:	9b04      	ldr	r3, [sp, #16]
 8007d0e:	4303      	orrs	r3, r0
 8007d10:	3401      	adds	r4, #1
 8007d12:	9304      	str	r3, [sp, #16]
 8007d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d18:	482c      	ldr	r0, [pc, #176]	; (8007dcc <_vfiprintf_r+0x250>)
 8007d1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d1e:	2206      	movs	r2, #6
 8007d20:	f7f8 fa2e 	bl	8000180 <memchr>
 8007d24:	2800      	cmp	r0, #0
 8007d26:	d03f      	beq.n	8007da8 <_vfiprintf_r+0x22c>
 8007d28:	4b29      	ldr	r3, [pc, #164]	; (8007dd0 <_vfiprintf_r+0x254>)
 8007d2a:	bb1b      	cbnz	r3, 8007d74 <_vfiprintf_r+0x1f8>
 8007d2c:	9b03      	ldr	r3, [sp, #12]
 8007d2e:	3307      	adds	r3, #7
 8007d30:	f023 0307 	bic.w	r3, r3, #7
 8007d34:	3308      	adds	r3, #8
 8007d36:	9303      	str	r3, [sp, #12]
 8007d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d3a:	443b      	add	r3, r7
 8007d3c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d3e:	e767      	b.n	8007c10 <_vfiprintf_r+0x94>
 8007d40:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d44:	460c      	mov	r4, r1
 8007d46:	2001      	movs	r0, #1
 8007d48:	e7a5      	b.n	8007c96 <_vfiprintf_r+0x11a>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	3401      	adds	r4, #1
 8007d4e:	9305      	str	r3, [sp, #20]
 8007d50:	4619      	mov	r1, r3
 8007d52:	f04f 0c0a 	mov.w	ip, #10
 8007d56:	4620      	mov	r0, r4
 8007d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d5c:	3a30      	subs	r2, #48	; 0x30
 8007d5e:	2a09      	cmp	r2, #9
 8007d60:	d903      	bls.n	8007d6a <_vfiprintf_r+0x1ee>
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d0c5      	beq.n	8007cf2 <_vfiprintf_r+0x176>
 8007d66:	9105      	str	r1, [sp, #20]
 8007d68:	e7c3      	b.n	8007cf2 <_vfiprintf_r+0x176>
 8007d6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d6e:	4604      	mov	r4, r0
 8007d70:	2301      	movs	r3, #1
 8007d72:	e7f0      	b.n	8007d56 <_vfiprintf_r+0x1da>
 8007d74:	ab03      	add	r3, sp, #12
 8007d76:	9300      	str	r3, [sp, #0]
 8007d78:	462a      	mov	r2, r5
 8007d7a:	4b16      	ldr	r3, [pc, #88]	; (8007dd4 <_vfiprintf_r+0x258>)
 8007d7c:	a904      	add	r1, sp, #16
 8007d7e:	4630      	mov	r0, r6
 8007d80:	f3af 8000 	nop.w
 8007d84:	4607      	mov	r7, r0
 8007d86:	1c78      	adds	r0, r7, #1
 8007d88:	d1d6      	bne.n	8007d38 <_vfiprintf_r+0x1bc>
 8007d8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d8c:	07d9      	lsls	r1, r3, #31
 8007d8e:	d405      	bmi.n	8007d9c <_vfiprintf_r+0x220>
 8007d90:	89ab      	ldrh	r3, [r5, #12]
 8007d92:	059a      	lsls	r2, r3, #22
 8007d94:	d402      	bmi.n	8007d9c <_vfiprintf_r+0x220>
 8007d96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d98:	f7ff fa5a 	bl	8007250 <__retarget_lock_release_recursive>
 8007d9c:	89ab      	ldrh	r3, [r5, #12]
 8007d9e:	065b      	lsls	r3, r3, #25
 8007da0:	f53f af12 	bmi.w	8007bc8 <_vfiprintf_r+0x4c>
 8007da4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007da6:	e711      	b.n	8007bcc <_vfiprintf_r+0x50>
 8007da8:	ab03      	add	r3, sp, #12
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	462a      	mov	r2, r5
 8007dae:	4b09      	ldr	r3, [pc, #36]	; (8007dd4 <_vfiprintf_r+0x258>)
 8007db0:	a904      	add	r1, sp, #16
 8007db2:	4630      	mov	r0, r6
 8007db4:	f000 f880 	bl	8007eb8 <_printf_i>
 8007db8:	e7e4      	b.n	8007d84 <_vfiprintf_r+0x208>
 8007dba:	bf00      	nop
 8007dbc:	08008384 	.word	0x08008384
 8007dc0:	080083a4 	.word	0x080083a4
 8007dc4:	08008364 	.word	0x08008364
 8007dc8:	080083c8 	.word	0x080083c8
 8007dcc:	080083d2 	.word	0x080083d2
 8007dd0:	00000000 	.word	0x00000000
 8007dd4:	08007b57 	.word	0x08007b57
 8007dd8:	080083ce 	.word	0x080083ce

08007ddc <_printf_common>:
 8007ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de0:	4616      	mov	r6, r2
 8007de2:	4699      	mov	r9, r3
 8007de4:	688a      	ldr	r2, [r1, #8]
 8007de6:	690b      	ldr	r3, [r1, #16]
 8007de8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007dec:	4293      	cmp	r3, r2
 8007dee:	bfb8      	it	lt
 8007df0:	4613      	movlt	r3, r2
 8007df2:	6033      	str	r3, [r6, #0]
 8007df4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007df8:	4607      	mov	r7, r0
 8007dfa:	460c      	mov	r4, r1
 8007dfc:	b10a      	cbz	r2, 8007e02 <_printf_common+0x26>
 8007dfe:	3301      	adds	r3, #1
 8007e00:	6033      	str	r3, [r6, #0]
 8007e02:	6823      	ldr	r3, [r4, #0]
 8007e04:	0699      	lsls	r1, r3, #26
 8007e06:	bf42      	ittt	mi
 8007e08:	6833      	ldrmi	r3, [r6, #0]
 8007e0a:	3302      	addmi	r3, #2
 8007e0c:	6033      	strmi	r3, [r6, #0]
 8007e0e:	6825      	ldr	r5, [r4, #0]
 8007e10:	f015 0506 	ands.w	r5, r5, #6
 8007e14:	d106      	bne.n	8007e24 <_printf_common+0x48>
 8007e16:	f104 0a19 	add.w	sl, r4, #25
 8007e1a:	68e3      	ldr	r3, [r4, #12]
 8007e1c:	6832      	ldr	r2, [r6, #0]
 8007e1e:	1a9b      	subs	r3, r3, r2
 8007e20:	42ab      	cmp	r3, r5
 8007e22:	dc26      	bgt.n	8007e72 <_printf_common+0x96>
 8007e24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e28:	1e13      	subs	r3, r2, #0
 8007e2a:	6822      	ldr	r2, [r4, #0]
 8007e2c:	bf18      	it	ne
 8007e2e:	2301      	movne	r3, #1
 8007e30:	0692      	lsls	r2, r2, #26
 8007e32:	d42b      	bmi.n	8007e8c <_printf_common+0xb0>
 8007e34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e38:	4649      	mov	r1, r9
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	47c0      	blx	r8
 8007e3e:	3001      	adds	r0, #1
 8007e40:	d01e      	beq.n	8007e80 <_printf_common+0xa4>
 8007e42:	6823      	ldr	r3, [r4, #0]
 8007e44:	68e5      	ldr	r5, [r4, #12]
 8007e46:	6832      	ldr	r2, [r6, #0]
 8007e48:	f003 0306 	and.w	r3, r3, #6
 8007e4c:	2b04      	cmp	r3, #4
 8007e4e:	bf08      	it	eq
 8007e50:	1aad      	subeq	r5, r5, r2
 8007e52:	68a3      	ldr	r3, [r4, #8]
 8007e54:	6922      	ldr	r2, [r4, #16]
 8007e56:	bf0c      	ite	eq
 8007e58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e5c:	2500      	movne	r5, #0
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	bfc4      	itt	gt
 8007e62:	1a9b      	subgt	r3, r3, r2
 8007e64:	18ed      	addgt	r5, r5, r3
 8007e66:	2600      	movs	r6, #0
 8007e68:	341a      	adds	r4, #26
 8007e6a:	42b5      	cmp	r5, r6
 8007e6c:	d11a      	bne.n	8007ea4 <_printf_common+0xc8>
 8007e6e:	2000      	movs	r0, #0
 8007e70:	e008      	b.n	8007e84 <_printf_common+0xa8>
 8007e72:	2301      	movs	r3, #1
 8007e74:	4652      	mov	r2, sl
 8007e76:	4649      	mov	r1, r9
 8007e78:	4638      	mov	r0, r7
 8007e7a:	47c0      	blx	r8
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	d103      	bne.n	8007e88 <_printf_common+0xac>
 8007e80:	f04f 30ff 	mov.w	r0, #4294967295
 8007e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e88:	3501      	adds	r5, #1
 8007e8a:	e7c6      	b.n	8007e1a <_printf_common+0x3e>
 8007e8c:	18e1      	adds	r1, r4, r3
 8007e8e:	1c5a      	adds	r2, r3, #1
 8007e90:	2030      	movs	r0, #48	; 0x30
 8007e92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e96:	4422      	add	r2, r4
 8007e98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ea0:	3302      	adds	r3, #2
 8007ea2:	e7c7      	b.n	8007e34 <_printf_common+0x58>
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	4622      	mov	r2, r4
 8007ea8:	4649      	mov	r1, r9
 8007eaa:	4638      	mov	r0, r7
 8007eac:	47c0      	blx	r8
 8007eae:	3001      	adds	r0, #1
 8007eb0:	d0e6      	beq.n	8007e80 <_printf_common+0xa4>
 8007eb2:	3601      	adds	r6, #1
 8007eb4:	e7d9      	b.n	8007e6a <_printf_common+0x8e>
	...

08007eb8 <_printf_i>:
 8007eb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ebc:	7e0f      	ldrb	r7, [r1, #24]
 8007ebe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ec0:	2f78      	cmp	r7, #120	; 0x78
 8007ec2:	4691      	mov	r9, r2
 8007ec4:	4680      	mov	r8, r0
 8007ec6:	460c      	mov	r4, r1
 8007ec8:	469a      	mov	sl, r3
 8007eca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007ece:	d807      	bhi.n	8007ee0 <_printf_i+0x28>
 8007ed0:	2f62      	cmp	r7, #98	; 0x62
 8007ed2:	d80a      	bhi.n	8007eea <_printf_i+0x32>
 8007ed4:	2f00      	cmp	r7, #0
 8007ed6:	f000 80d8 	beq.w	800808a <_printf_i+0x1d2>
 8007eda:	2f58      	cmp	r7, #88	; 0x58
 8007edc:	f000 80a3 	beq.w	8008026 <_printf_i+0x16e>
 8007ee0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ee4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ee8:	e03a      	b.n	8007f60 <_printf_i+0xa8>
 8007eea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007eee:	2b15      	cmp	r3, #21
 8007ef0:	d8f6      	bhi.n	8007ee0 <_printf_i+0x28>
 8007ef2:	a101      	add	r1, pc, #4	; (adr r1, 8007ef8 <_printf_i+0x40>)
 8007ef4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ef8:	08007f51 	.word	0x08007f51
 8007efc:	08007f65 	.word	0x08007f65
 8007f00:	08007ee1 	.word	0x08007ee1
 8007f04:	08007ee1 	.word	0x08007ee1
 8007f08:	08007ee1 	.word	0x08007ee1
 8007f0c:	08007ee1 	.word	0x08007ee1
 8007f10:	08007f65 	.word	0x08007f65
 8007f14:	08007ee1 	.word	0x08007ee1
 8007f18:	08007ee1 	.word	0x08007ee1
 8007f1c:	08007ee1 	.word	0x08007ee1
 8007f20:	08007ee1 	.word	0x08007ee1
 8007f24:	08008071 	.word	0x08008071
 8007f28:	08007f95 	.word	0x08007f95
 8007f2c:	08008053 	.word	0x08008053
 8007f30:	08007ee1 	.word	0x08007ee1
 8007f34:	08007ee1 	.word	0x08007ee1
 8007f38:	08008093 	.word	0x08008093
 8007f3c:	08007ee1 	.word	0x08007ee1
 8007f40:	08007f95 	.word	0x08007f95
 8007f44:	08007ee1 	.word	0x08007ee1
 8007f48:	08007ee1 	.word	0x08007ee1
 8007f4c:	0800805b 	.word	0x0800805b
 8007f50:	682b      	ldr	r3, [r5, #0]
 8007f52:	1d1a      	adds	r2, r3, #4
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	602a      	str	r2, [r5, #0]
 8007f58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f60:	2301      	movs	r3, #1
 8007f62:	e0a3      	b.n	80080ac <_printf_i+0x1f4>
 8007f64:	6820      	ldr	r0, [r4, #0]
 8007f66:	6829      	ldr	r1, [r5, #0]
 8007f68:	0606      	lsls	r6, r0, #24
 8007f6a:	f101 0304 	add.w	r3, r1, #4
 8007f6e:	d50a      	bpl.n	8007f86 <_printf_i+0xce>
 8007f70:	680e      	ldr	r6, [r1, #0]
 8007f72:	602b      	str	r3, [r5, #0]
 8007f74:	2e00      	cmp	r6, #0
 8007f76:	da03      	bge.n	8007f80 <_printf_i+0xc8>
 8007f78:	232d      	movs	r3, #45	; 0x2d
 8007f7a:	4276      	negs	r6, r6
 8007f7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f80:	485e      	ldr	r0, [pc, #376]	; (80080fc <_printf_i+0x244>)
 8007f82:	230a      	movs	r3, #10
 8007f84:	e019      	b.n	8007fba <_printf_i+0x102>
 8007f86:	680e      	ldr	r6, [r1, #0]
 8007f88:	602b      	str	r3, [r5, #0]
 8007f8a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f8e:	bf18      	it	ne
 8007f90:	b236      	sxthne	r6, r6
 8007f92:	e7ef      	b.n	8007f74 <_printf_i+0xbc>
 8007f94:	682b      	ldr	r3, [r5, #0]
 8007f96:	6820      	ldr	r0, [r4, #0]
 8007f98:	1d19      	adds	r1, r3, #4
 8007f9a:	6029      	str	r1, [r5, #0]
 8007f9c:	0601      	lsls	r1, r0, #24
 8007f9e:	d501      	bpl.n	8007fa4 <_printf_i+0xec>
 8007fa0:	681e      	ldr	r6, [r3, #0]
 8007fa2:	e002      	b.n	8007faa <_printf_i+0xf2>
 8007fa4:	0646      	lsls	r6, r0, #25
 8007fa6:	d5fb      	bpl.n	8007fa0 <_printf_i+0xe8>
 8007fa8:	881e      	ldrh	r6, [r3, #0]
 8007faa:	4854      	ldr	r0, [pc, #336]	; (80080fc <_printf_i+0x244>)
 8007fac:	2f6f      	cmp	r7, #111	; 0x6f
 8007fae:	bf0c      	ite	eq
 8007fb0:	2308      	moveq	r3, #8
 8007fb2:	230a      	movne	r3, #10
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007fba:	6865      	ldr	r5, [r4, #4]
 8007fbc:	60a5      	str	r5, [r4, #8]
 8007fbe:	2d00      	cmp	r5, #0
 8007fc0:	bfa2      	ittt	ge
 8007fc2:	6821      	ldrge	r1, [r4, #0]
 8007fc4:	f021 0104 	bicge.w	r1, r1, #4
 8007fc8:	6021      	strge	r1, [r4, #0]
 8007fca:	b90e      	cbnz	r6, 8007fd0 <_printf_i+0x118>
 8007fcc:	2d00      	cmp	r5, #0
 8007fce:	d04d      	beq.n	800806c <_printf_i+0x1b4>
 8007fd0:	4615      	mov	r5, r2
 8007fd2:	fbb6 f1f3 	udiv	r1, r6, r3
 8007fd6:	fb03 6711 	mls	r7, r3, r1, r6
 8007fda:	5dc7      	ldrb	r7, [r0, r7]
 8007fdc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007fe0:	4637      	mov	r7, r6
 8007fe2:	42bb      	cmp	r3, r7
 8007fe4:	460e      	mov	r6, r1
 8007fe6:	d9f4      	bls.n	8007fd2 <_printf_i+0x11a>
 8007fe8:	2b08      	cmp	r3, #8
 8007fea:	d10b      	bne.n	8008004 <_printf_i+0x14c>
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	07de      	lsls	r6, r3, #31
 8007ff0:	d508      	bpl.n	8008004 <_printf_i+0x14c>
 8007ff2:	6923      	ldr	r3, [r4, #16]
 8007ff4:	6861      	ldr	r1, [r4, #4]
 8007ff6:	4299      	cmp	r1, r3
 8007ff8:	bfde      	ittt	le
 8007ffa:	2330      	movle	r3, #48	; 0x30
 8007ffc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008000:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008004:	1b52      	subs	r2, r2, r5
 8008006:	6122      	str	r2, [r4, #16]
 8008008:	f8cd a000 	str.w	sl, [sp]
 800800c:	464b      	mov	r3, r9
 800800e:	aa03      	add	r2, sp, #12
 8008010:	4621      	mov	r1, r4
 8008012:	4640      	mov	r0, r8
 8008014:	f7ff fee2 	bl	8007ddc <_printf_common>
 8008018:	3001      	adds	r0, #1
 800801a:	d14c      	bne.n	80080b6 <_printf_i+0x1fe>
 800801c:	f04f 30ff 	mov.w	r0, #4294967295
 8008020:	b004      	add	sp, #16
 8008022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008026:	4835      	ldr	r0, [pc, #212]	; (80080fc <_printf_i+0x244>)
 8008028:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800802c:	6829      	ldr	r1, [r5, #0]
 800802e:	6823      	ldr	r3, [r4, #0]
 8008030:	f851 6b04 	ldr.w	r6, [r1], #4
 8008034:	6029      	str	r1, [r5, #0]
 8008036:	061d      	lsls	r5, r3, #24
 8008038:	d514      	bpl.n	8008064 <_printf_i+0x1ac>
 800803a:	07df      	lsls	r7, r3, #31
 800803c:	bf44      	itt	mi
 800803e:	f043 0320 	orrmi.w	r3, r3, #32
 8008042:	6023      	strmi	r3, [r4, #0]
 8008044:	b91e      	cbnz	r6, 800804e <_printf_i+0x196>
 8008046:	6823      	ldr	r3, [r4, #0]
 8008048:	f023 0320 	bic.w	r3, r3, #32
 800804c:	6023      	str	r3, [r4, #0]
 800804e:	2310      	movs	r3, #16
 8008050:	e7b0      	b.n	8007fb4 <_printf_i+0xfc>
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	f043 0320 	orr.w	r3, r3, #32
 8008058:	6023      	str	r3, [r4, #0]
 800805a:	2378      	movs	r3, #120	; 0x78
 800805c:	4828      	ldr	r0, [pc, #160]	; (8008100 <_printf_i+0x248>)
 800805e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008062:	e7e3      	b.n	800802c <_printf_i+0x174>
 8008064:	0659      	lsls	r1, r3, #25
 8008066:	bf48      	it	mi
 8008068:	b2b6      	uxthmi	r6, r6
 800806a:	e7e6      	b.n	800803a <_printf_i+0x182>
 800806c:	4615      	mov	r5, r2
 800806e:	e7bb      	b.n	8007fe8 <_printf_i+0x130>
 8008070:	682b      	ldr	r3, [r5, #0]
 8008072:	6826      	ldr	r6, [r4, #0]
 8008074:	6961      	ldr	r1, [r4, #20]
 8008076:	1d18      	adds	r0, r3, #4
 8008078:	6028      	str	r0, [r5, #0]
 800807a:	0635      	lsls	r5, r6, #24
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	d501      	bpl.n	8008084 <_printf_i+0x1cc>
 8008080:	6019      	str	r1, [r3, #0]
 8008082:	e002      	b.n	800808a <_printf_i+0x1d2>
 8008084:	0670      	lsls	r0, r6, #25
 8008086:	d5fb      	bpl.n	8008080 <_printf_i+0x1c8>
 8008088:	8019      	strh	r1, [r3, #0]
 800808a:	2300      	movs	r3, #0
 800808c:	6123      	str	r3, [r4, #16]
 800808e:	4615      	mov	r5, r2
 8008090:	e7ba      	b.n	8008008 <_printf_i+0x150>
 8008092:	682b      	ldr	r3, [r5, #0]
 8008094:	1d1a      	adds	r2, r3, #4
 8008096:	602a      	str	r2, [r5, #0]
 8008098:	681d      	ldr	r5, [r3, #0]
 800809a:	6862      	ldr	r2, [r4, #4]
 800809c:	2100      	movs	r1, #0
 800809e:	4628      	mov	r0, r5
 80080a0:	f7f8 f86e 	bl	8000180 <memchr>
 80080a4:	b108      	cbz	r0, 80080aa <_printf_i+0x1f2>
 80080a6:	1b40      	subs	r0, r0, r5
 80080a8:	6060      	str	r0, [r4, #4]
 80080aa:	6863      	ldr	r3, [r4, #4]
 80080ac:	6123      	str	r3, [r4, #16]
 80080ae:	2300      	movs	r3, #0
 80080b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080b4:	e7a8      	b.n	8008008 <_printf_i+0x150>
 80080b6:	6923      	ldr	r3, [r4, #16]
 80080b8:	462a      	mov	r2, r5
 80080ba:	4649      	mov	r1, r9
 80080bc:	4640      	mov	r0, r8
 80080be:	47d0      	blx	sl
 80080c0:	3001      	adds	r0, #1
 80080c2:	d0ab      	beq.n	800801c <_printf_i+0x164>
 80080c4:	6823      	ldr	r3, [r4, #0]
 80080c6:	079b      	lsls	r3, r3, #30
 80080c8:	d413      	bmi.n	80080f2 <_printf_i+0x23a>
 80080ca:	68e0      	ldr	r0, [r4, #12]
 80080cc:	9b03      	ldr	r3, [sp, #12]
 80080ce:	4298      	cmp	r0, r3
 80080d0:	bfb8      	it	lt
 80080d2:	4618      	movlt	r0, r3
 80080d4:	e7a4      	b.n	8008020 <_printf_i+0x168>
 80080d6:	2301      	movs	r3, #1
 80080d8:	4632      	mov	r2, r6
 80080da:	4649      	mov	r1, r9
 80080dc:	4640      	mov	r0, r8
 80080de:	47d0      	blx	sl
 80080e0:	3001      	adds	r0, #1
 80080e2:	d09b      	beq.n	800801c <_printf_i+0x164>
 80080e4:	3501      	adds	r5, #1
 80080e6:	68e3      	ldr	r3, [r4, #12]
 80080e8:	9903      	ldr	r1, [sp, #12]
 80080ea:	1a5b      	subs	r3, r3, r1
 80080ec:	42ab      	cmp	r3, r5
 80080ee:	dcf2      	bgt.n	80080d6 <_printf_i+0x21e>
 80080f0:	e7eb      	b.n	80080ca <_printf_i+0x212>
 80080f2:	2500      	movs	r5, #0
 80080f4:	f104 0619 	add.w	r6, r4, #25
 80080f8:	e7f5      	b.n	80080e6 <_printf_i+0x22e>
 80080fa:	bf00      	nop
 80080fc:	080083d9 	.word	0x080083d9
 8008100:	080083ea 	.word	0x080083ea

08008104 <_read_r>:
 8008104:	b538      	push	{r3, r4, r5, lr}
 8008106:	4d07      	ldr	r5, [pc, #28]	; (8008124 <_read_r+0x20>)
 8008108:	4604      	mov	r4, r0
 800810a:	4608      	mov	r0, r1
 800810c:	4611      	mov	r1, r2
 800810e:	2200      	movs	r2, #0
 8008110:	602a      	str	r2, [r5, #0]
 8008112:	461a      	mov	r2, r3
 8008114:	f7f8 fd56 	bl	8000bc4 <_read>
 8008118:	1c43      	adds	r3, r0, #1
 800811a:	d102      	bne.n	8008122 <_read_r+0x1e>
 800811c:	682b      	ldr	r3, [r5, #0]
 800811e:	b103      	cbz	r3, 8008122 <_read_r+0x1e>
 8008120:	6023      	str	r3, [r4, #0]
 8008122:	bd38      	pop	{r3, r4, r5, pc}
 8008124:	20001e8c 	.word	0x20001e8c

08008128 <_fstat_r>:
 8008128:	b538      	push	{r3, r4, r5, lr}
 800812a:	4d07      	ldr	r5, [pc, #28]	; (8008148 <_fstat_r+0x20>)
 800812c:	2300      	movs	r3, #0
 800812e:	4604      	mov	r4, r0
 8008130:	4608      	mov	r0, r1
 8008132:	4611      	mov	r1, r2
 8008134:	602b      	str	r3, [r5, #0]
 8008136:	f7f8 fd8a 	bl	8000c4e <_fstat>
 800813a:	1c43      	adds	r3, r0, #1
 800813c:	d102      	bne.n	8008144 <_fstat_r+0x1c>
 800813e:	682b      	ldr	r3, [r5, #0]
 8008140:	b103      	cbz	r3, 8008144 <_fstat_r+0x1c>
 8008142:	6023      	str	r3, [r4, #0]
 8008144:	bd38      	pop	{r3, r4, r5, pc}
 8008146:	bf00      	nop
 8008148:	20001e8c 	.word	0x20001e8c

0800814c <_isatty_r>:
 800814c:	b538      	push	{r3, r4, r5, lr}
 800814e:	4d06      	ldr	r5, [pc, #24]	; (8008168 <_isatty_r+0x1c>)
 8008150:	2300      	movs	r3, #0
 8008152:	4604      	mov	r4, r0
 8008154:	4608      	mov	r0, r1
 8008156:	602b      	str	r3, [r5, #0]
 8008158:	f7f8 fd89 	bl	8000c6e <_isatty>
 800815c:	1c43      	adds	r3, r0, #1
 800815e:	d102      	bne.n	8008166 <_isatty_r+0x1a>
 8008160:	682b      	ldr	r3, [r5, #0]
 8008162:	b103      	cbz	r3, 8008166 <_isatty_r+0x1a>
 8008164:	6023      	str	r3, [r4, #0]
 8008166:	bd38      	pop	{r3, r4, r5, pc}
 8008168:	20001e8c 	.word	0x20001e8c

0800816c <_init>:
 800816c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800816e:	bf00      	nop
 8008170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008172:	bc08      	pop	{r3}
 8008174:	469e      	mov	lr, r3
 8008176:	4770      	bx	lr

08008178 <_fini>:
 8008178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817a:	bf00      	nop
 800817c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800817e:	bc08      	pop	{r3}
 8008180:	469e      	mov	lr, r3
 8008182:	4770      	bx	lr
