
BootloaderApplication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08004400  08004400  00004400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010c4  0800450c  0800450c  0000450c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080055d0  080055d0  000055d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055f4  080055f4  0001000c  2**0
                  CONTENTS
  4 .ARM          00000000  080055f4  080055f4  0001000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080055f4  080055f4  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055f4  080055f4  000055f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055f8  080055f8  000055f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080055fc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08005608  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08005608  0001002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002a3a  00000000  00000000  00010078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000df5  00000000  00000000  00012ab2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000003d0  00000000  00000000  000138a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002b8  00000000  00000000  00013c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000158f7  00000000  00000000  00013f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004942  00000000  00000000  00029827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007bb17  00000000  00000000  0002e169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000d2c  00000000  00000000  000a9c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000aa9ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800450c <__do_global_dtors_aux>:
 800450c:	b510      	push	{r4, lr}
 800450e:	4c05      	ldr	r4, [pc, #20]	; (8004524 <__do_global_dtors_aux+0x18>)
 8004510:	7823      	ldrb	r3, [r4, #0]
 8004512:	b933      	cbnz	r3, 8004522 <__do_global_dtors_aux+0x16>
 8004514:	4b04      	ldr	r3, [pc, #16]	; (8004528 <__do_global_dtors_aux+0x1c>)
 8004516:	b113      	cbz	r3, 800451e <__do_global_dtors_aux+0x12>
 8004518:	4804      	ldr	r0, [pc, #16]	; (800452c <__do_global_dtors_aux+0x20>)
 800451a:	f3af 8000 	nop.w
 800451e:	2301      	movs	r3, #1
 8004520:	7023      	strb	r3, [r4, #0]
 8004522:	bd10      	pop	{r4, pc}
 8004524:	2000000c 	.word	0x2000000c
 8004528:	00000000 	.word	0x00000000
 800452c:	080055b8 	.word	0x080055b8

08004530 <frame_dummy>:
 8004530:	b508      	push	{r3, lr}
 8004532:	4b03      	ldr	r3, [pc, #12]	; (8004540 <frame_dummy+0x10>)
 8004534:	b11b      	cbz	r3, 800453e <frame_dummy+0xe>
 8004536:	4903      	ldr	r1, [pc, #12]	; (8004544 <frame_dummy+0x14>)
 8004538:	4803      	ldr	r0, [pc, #12]	; (8004548 <frame_dummy+0x18>)
 800453a:	f3af 8000 	nop.w
 800453e:	bd08      	pop	{r3, pc}
 8004540:	00000000 	.word	0x00000000
 8004544:	20000010 	.word	0x20000010
 8004548:	080055b8 	.word	0x080055b8

0800454c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004550:	f000 f922 	bl	8004798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004554:	f000 f818 	bl	8004588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004558:	f000 f85c 	bl	8004614 <MX_GPIO_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //HAL_UART_Transmit(&huart2, Message, sizeof(Message),HAL_MAX_DELAY);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 800455c:	2201      	movs	r2, #1
 800455e:	2101      	movs	r1, #1
 8004560:	4808      	ldr	r0, [pc, #32]	; (8004584 <main+0x38>)
 8004562:	f000 fc07 	bl	8004d74 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8004566:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800456a:	f000 f977 	bl	800485c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800456e:	2200      	movs	r2, #0
 8004570:	2101      	movs	r1, #1
 8004572:	4804      	ldr	r0, [pc, #16]	; (8004584 <main+0x38>)
 8004574:	f000 fbfe 	bl	8004d74 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8004578:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800457c:	f000 f96e 	bl	800485c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8004580:	e7ec      	b.n	800455c <main+0x10>
 8004582:	bf00      	nop
 8004584:	40010800 	.word	0x40010800

08004588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b090      	sub	sp, #64	; 0x40
 800458c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800458e:	f107 0318 	add.w	r3, r7, #24
 8004592:	2228      	movs	r2, #40	; 0x28
 8004594:	2100      	movs	r1, #0
 8004596:	4618      	mov	r0, r3
 8004598:	f000 ffe2 	bl	8005560 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800459c:	1d3b      	adds	r3, r7, #4
 800459e:	2200      	movs	r2, #0
 80045a0:	601a      	str	r2, [r3, #0]
 80045a2:	605a      	str	r2, [r3, #4]
 80045a4:	609a      	str	r2, [r3, #8]
 80045a6:	60da      	str	r2, [r3, #12]
 80045a8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80045aa:	2301      	movs	r3, #1
 80045ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80045ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80045b4:	2300      	movs	r3, #0
 80045b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045b8:	2301      	movs	r3, #1
 80045ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045bc:	2302      	movs	r3, #2
 80045be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80045c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80045c6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80045ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045cc:	f107 0318 	add.w	r3, r7, #24
 80045d0:	4618      	mov	r0, r3
 80045d2:	f000 fbe7 	bl	8004da4 <HAL_RCC_OscConfig>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80045dc:	f000 f858 	bl	8004690 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045e0:	230f      	movs	r3, #15
 80045e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045e4:	2302      	movs	r3, #2
 80045e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045e8:	2300      	movs	r3, #0
 80045ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80045ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80045f2:	2300      	movs	r3, #0
 80045f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80045f6:	1d3b      	adds	r3, r7, #4
 80045f8:	2102      	movs	r1, #2
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fe54 	bl	80052a8 <HAL_RCC_ClockConfig>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8004606:	f000 f843 	bl	8004690 <Error_Handler>
  }
}
 800460a:	bf00      	nop
 800460c:	3740      	adds	r7, #64	; 0x40
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800461a:	f107 0308 	add.w	r3, r7, #8
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	605a      	str	r2, [r3, #4]
 8004624:	609a      	str	r2, [r3, #8]
 8004626:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004628:	4b17      	ldr	r3, [pc, #92]	; (8004688 <MX_GPIO_Init+0x74>)
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	4a16      	ldr	r2, [pc, #88]	; (8004688 <MX_GPIO_Init+0x74>)
 800462e:	f043 0320 	orr.w	r3, r3, #32
 8004632:	6193      	str	r3, [r2, #24]
 8004634:	4b14      	ldr	r3, [pc, #80]	; (8004688 <MX_GPIO_Init+0x74>)
 8004636:	699b      	ldr	r3, [r3, #24]
 8004638:	f003 0320 	and.w	r3, r3, #32
 800463c:	607b      	str	r3, [r7, #4]
 800463e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004640:	4b11      	ldr	r3, [pc, #68]	; (8004688 <MX_GPIO_Init+0x74>)
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	4a10      	ldr	r2, [pc, #64]	; (8004688 <MX_GPIO_Init+0x74>)
 8004646:	f043 0304 	orr.w	r3, r3, #4
 800464a:	6193      	str	r3, [r2, #24]
 800464c:	4b0e      	ldr	r3, [pc, #56]	; (8004688 <MX_GPIO_Init+0x74>)
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	603b      	str	r3, [r7, #0]
 8004656:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8004658:	2200      	movs	r2, #0
 800465a:	2101      	movs	r1, #1
 800465c:	480b      	ldr	r0, [pc, #44]	; (800468c <MX_GPIO_Init+0x78>)
 800465e:	f000 fb89 	bl	8004d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004662:	2301      	movs	r3, #1
 8004664:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004666:	2301      	movs	r3, #1
 8004668:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466a:	2300      	movs	r3, #0
 800466c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466e:	2302      	movs	r3, #2
 8004670:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004672:	f107 0308 	add.w	r3, r7, #8
 8004676:	4619      	mov	r1, r3
 8004678:	4804      	ldr	r0, [pc, #16]	; (800468c <MX_GPIO_Init+0x78>)
 800467a:	f000 f9f7 	bl	8004a6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800467e:	bf00      	nop
 8004680:	3718      	adds	r7, #24
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	40021000 	.word	0x40021000
 800468c:	40010800 	.word	0x40010800

08004690 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004694:	b672      	cpsid	i
}
 8004696:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004698:	e7fe      	b.n	8004698 <Error_Handler+0x8>
	...

0800469c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80046a2:	4b0e      	ldr	r3, [pc, #56]	; (80046dc <HAL_MspInit+0x40>)
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	4a0d      	ldr	r2, [pc, #52]	; (80046dc <HAL_MspInit+0x40>)
 80046a8:	f043 0301 	orr.w	r3, r3, #1
 80046ac:	6193      	str	r3, [r2, #24]
 80046ae:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <HAL_MspInit+0x40>)
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	607b      	str	r3, [r7, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046ba:	4b08      	ldr	r3, [pc, #32]	; (80046dc <HAL_MspInit+0x40>)
 80046bc:	69db      	ldr	r3, [r3, #28]
 80046be:	4a07      	ldr	r2, [pc, #28]	; (80046dc <HAL_MspInit+0x40>)
 80046c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046c4:	61d3      	str	r3, [r2, #28]
 80046c6:	4b05      	ldr	r3, [pc, #20]	; (80046dc <HAL_MspInit+0x40>)
 80046c8:	69db      	ldr	r3, [r3, #28]
 80046ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ce:	603b      	str	r3, [r7, #0]
 80046d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046d2:	bf00      	nop
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bc80      	pop	{r7}
 80046da:	4770      	bx	lr
 80046dc:	40021000 	.word	0x40021000

080046e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80046e4:	e7fe      	b.n	80046e4 <NMI_Handler+0x4>

080046e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80046e6:	b480      	push	{r7}
 80046e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046ea:	e7fe      	b.n	80046ea <HardFault_Handler+0x4>

080046ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80046f0:	e7fe      	b.n	80046f0 <MemManage_Handler+0x4>

080046f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80046f2:	b480      	push	{r7}
 80046f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80046f6:	e7fe      	b.n	80046f6 <BusFault_Handler+0x4>

080046f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80046fc:	e7fe      	b.n	80046fc <UsageFault_Handler+0x4>

080046fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80046fe:	b480      	push	{r7}
 8004700:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004702:	bf00      	nop
 8004704:	46bd      	mov	sp, r7
 8004706:	bc80      	pop	{r7}
 8004708:	4770      	bx	lr

0800470a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800470a:	b480      	push	{r7}
 800470c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800470e:	bf00      	nop
 8004710:	46bd      	mov	sp, r7
 8004712:	bc80      	pop	{r7}
 8004714:	4770      	bx	lr

08004716 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004716:	b480      	push	{r7}
 8004718:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800471a:	bf00      	nop
 800471c:	46bd      	mov	sp, r7
 800471e:	bc80      	pop	{r7}
 8004720:	4770      	bx	lr

08004722 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004726:	f000 f87d 	bl	8004824 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800472a:	bf00      	nop
 800472c:	bd80      	pop	{r7, pc}
	...

08004730 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | 0x4400; /* Vector Table Relocation in Internal FLASH. */
 8004734:	4b03      	ldr	r3, [pc, #12]	; (8004744 <SystemInit+0x14>)
 8004736:	4a04      	ldr	r2, [pc, #16]	; (8004748 <SystemInit+0x18>)
 8004738:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800473a:	bf00      	nop
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	e000ed00 	.word	0xe000ed00
 8004748:	08004400 	.word	0x08004400

0800474c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800474c:	f7ff fff0 	bl	8004730 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004750:	480b      	ldr	r0, [pc, #44]	; (8004780 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004752:	490c      	ldr	r1, [pc, #48]	; (8004784 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004754:	4a0c      	ldr	r2, [pc, #48]	; (8004788 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004756:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004758:	e002      	b.n	8004760 <LoopCopyDataInit>

0800475a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800475a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800475c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800475e:	3304      	adds	r3, #4

08004760 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004760:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004762:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004764:	d3f9      	bcc.n	800475a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004766:	4a09      	ldr	r2, [pc, #36]	; (800478c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004768:	4c09      	ldr	r4, [pc, #36]	; (8004790 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800476a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800476c:	e001      	b.n	8004772 <LoopFillZerobss>

0800476e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800476e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004770:	3204      	adds	r2, #4

08004772 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004772:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004774:	d3fb      	bcc.n	800476e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004776:	f000 fefb 	bl	8005570 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800477a:	f7ff fee7 	bl	800454c <main>
  bx lr
 800477e:	4770      	bx	lr
  ldr r0, =_sdata
 8004780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004784:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8004788:	080055fc 	.word	0x080055fc
  ldr r2, =_sbss
 800478c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8004790:	2000002c 	.word	0x2000002c

08004794 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004794:	e7fe      	b.n	8004794 <ADC1_2_IRQHandler>
	...

08004798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800479c:	4b08      	ldr	r3, [pc, #32]	; (80047c0 <HAL_Init+0x28>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a07      	ldr	r2, [pc, #28]	; (80047c0 <HAL_Init+0x28>)
 80047a2:	f043 0310 	orr.w	r3, r3, #16
 80047a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047a8:	2003      	movs	r0, #3
 80047aa:	f000 f92b 	bl	8004a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80047ae:	200f      	movs	r0, #15
 80047b0:	f000 f808 	bl	80047c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047b4:	f7ff ff72 	bl	800469c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40022000 	.word	0x40022000

080047c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80047cc:	4b12      	ldr	r3, [pc, #72]	; (8004818 <HAL_InitTick+0x54>)
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	4b12      	ldr	r3, [pc, #72]	; (800481c <HAL_InitTick+0x58>)
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	4619      	mov	r1, r3
 80047d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047da:	fbb3 f3f1 	udiv	r3, r3, r1
 80047de:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 f935 	bl	8004a52 <HAL_SYSTICK_Config>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e00e      	b.n	8004810 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b0f      	cmp	r3, #15
 80047f6:	d80a      	bhi.n	800480e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047f8:	2200      	movs	r2, #0
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004800:	f000 f90b 	bl	8004a1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004804:	4a06      	ldr	r2, [pc, #24]	; (8004820 <HAL_InitTick+0x5c>)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800480a:	2300      	movs	r3, #0
 800480c:	e000      	b.n	8004810 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
}
 8004810:	4618      	mov	r0, r3
 8004812:	3708      	adds	r7, #8
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	20000000 	.word	0x20000000
 800481c:	20000008 	.word	0x20000008
 8004820:	20000004 	.word	0x20000004

08004824 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004828:	4b05      	ldr	r3, [pc, #20]	; (8004840 <HAL_IncTick+0x1c>)
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	461a      	mov	r2, r3
 800482e:	4b05      	ldr	r3, [pc, #20]	; (8004844 <HAL_IncTick+0x20>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4413      	add	r3, r2
 8004834:	4a03      	ldr	r2, [pc, #12]	; (8004844 <HAL_IncTick+0x20>)
 8004836:	6013      	str	r3, [r2, #0]
}
 8004838:	bf00      	nop
 800483a:	46bd      	mov	sp, r7
 800483c:	bc80      	pop	{r7}
 800483e:	4770      	bx	lr
 8004840:	20000008 	.word	0x20000008
 8004844:	20000028 	.word	0x20000028

08004848 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
  return uwTick;
 800484c:	4b02      	ldr	r3, [pc, #8]	; (8004858 <HAL_GetTick+0x10>)
 800484e:	681b      	ldr	r3, [r3, #0]
}
 8004850:	4618      	mov	r0, r3
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr
 8004858:	20000028 	.word	0x20000028

0800485c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004864:	f7ff fff0 	bl	8004848 <HAL_GetTick>
 8004868:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004874:	d005      	beq.n	8004882 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004876:	4b0a      	ldr	r3, [pc, #40]	; (80048a0 <HAL_Delay+0x44>)
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	4413      	add	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004882:	bf00      	nop
 8004884:	f7ff ffe0 	bl	8004848 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	429a      	cmp	r2, r3
 8004892:	d8f7      	bhi.n	8004884 <HAL_Delay+0x28>
  {
  }
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	20000008 	.word	0x20000008

080048a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f003 0307 	and.w	r3, r3, #7
 80048b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048b4:	4b0c      	ldr	r3, [pc, #48]	; (80048e8 <__NVIC_SetPriorityGrouping+0x44>)
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048ba:	68ba      	ldr	r2, [r7, #8]
 80048bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048c0:	4013      	ands	r3, r2
 80048c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048d6:	4a04      	ldr	r2, [pc, #16]	; (80048e8 <__NVIC_SetPriorityGrouping+0x44>)
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	60d3      	str	r3, [r2, #12]
}
 80048dc:	bf00      	nop
 80048de:	3714      	adds	r7, #20
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bc80      	pop	{r7}
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	e000ed00 	.word	0xe000ed00

080048ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048f0:	4b04      	ldr	r3, [pc, #16]	; (8004904 <__NVIC_GetPriorityGrouping+0x18>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	0a1b      	lsrs	r3, r3, #8
 80048f6:	f003 0307 	and.w	r3, r3, #7
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	e000ed00 	.word	0xe000ed00

08004908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	4603      	mov	r3, r0
 8004910:	6039      	str	r1, [r7, #0]
 8004912:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004918:	2b00      	cmp	r3, #0
 800491a:	db0a      	blt.n	8004932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	b2da      	uxtb	r2, r3
 8004920:	490c      	ldr	r1, [pc, #48]	; (8004954 <__NVIC_SetPriority+0x4c>)
 8004922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004926:	0112      	lsls	r2, r2, #4
 8004928:	b2d2      	uxtb	r2, r2
 800492a:	440b      	add	r3, r1
 800492c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004930:	e00a      	b.n	8004948 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	b2da      	uxtb	r2, r3
 8004936:	4908      	ldr	r1, [pc, #32]	; (8004958 <__NVIC_SetPriority+0x50>)
 8004938:	79fb      	ldrb	r3, [r7, #7]
 800493a:	f003 030f 	and.w	r3, r3, #15
 800493e:	3b04      	subs	r3, #4
 8004940:	0112      	lsls	r2, r2, #4
 8004942:	b2d2      	uxtb	r2, r2
 8004944:	440b      	add	r3, r1
 8004946:	761a      	strb	r2, [r3, #24]
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	e000e100 	.word	0xe000e100
 8004958:	e000ed00 	.word	0xe000ed00

0800495c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800495c:	b480      	push	{r7}
 800495e:	b089      	sub	sp, #36	; 0x24
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f003 0307 	and.w	r3, r3, #7
 800496e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	f1c3 0307 	rsb	r3, r3, #7
 8004976:	2b04      	cmp	r3, #4
 8004978:	bf28      	it	cs
 800497a:	2304      	movcs	r3, #4
 800497c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	3304      	adds	r3, #4
 8004982:	2b06      	cmp	r3, #6
 8004984:	d902      	bls.n	800498c <NVIC_EncodePriority+0x30>
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	3b03      	subs	r3, #3
 800498a:	e000      	b.n	800498e <NVIC_EncodePriority+0x32>
 800498c:	2300      	movs	r3, #0
 800498e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004990:	f04f 32ff 	mov.w	r2, #4294967295
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	fa02 f303 	lsl.w	r3, r2, r3
 800499a:	43da      	mvns	r2, r3
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	401a      	ands	r2, r3
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049a4:	f04f 31ff 	mov.w	r1, #4294967295
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	fa01 f303 	lsl.w	r3, r1, r3
 80049ae:	43d9      	mvns	r1, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049b4:	4313      	orrs	r3, r2
         );
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3724      	adds	r7, #36	; 0x24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bc80      	pop	{r7}
 80049be:	4770      	bx	lr

080049c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	3b01      	subs	r3, #1
 80049cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049d0:	d301      	bcc.n	80049d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049d2:	2301      	movs	r3, #1
 80049d4:	e00f      	b.n	80049f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049d6:	4a0a      	ldr	r2, [pc, #40]	; (8004a00 <SysTick_Config+0x40>)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	3b01      	subs	r3, #1
 80049dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049de:	210f      	movs	r1, #15
 80049e0:	f04f 30ff 	mov.w	r0, #4294967295
 80049e4:	f7ff ff90 	bl	8004908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049e8:	4b05      	ldr	r3, [pc, #20]	; (8004a00 <SysTick_Config+0x40>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049ee:	4b04      	ldr	r3, [pc, #16]	; (8004a00 <SysTick_Config+0x40>)
 80049f0:	2207      	movs	r2, #7
 80049f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	e000e010 	.word	0xe000e010

08004a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff ff49 	bl	80048a4 <__NVIC_SetPriorityGrouping>
}
 8004a12:	bf00      	nop
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a1a:	b580      	push	{r7, lr}
 8004a1c:	b086      	sub	sp, #24
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	4603      	mov	r3, r0
 8004a22:	60b9      	str	r1, [r7, #8]
 8004a24:	607a      	str	r2, [r7, #4]
 8004a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a2c:	f7ff ff5e 	bl	80048ec <__NVIC_GetPriorityGrouping>
 8004a30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	68b9      	ldr	r1, [r7, #8]
 8004a36:	6978      	ldr	r0, [r7, #20]
 8004a38:	f7ff ff90 	bl	800495c <NVIC_EncodePriority>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a42:	4611      	mov	r1, r2
 8004a44:	4618      	mov	r0, r3
 8004a46:	f7ff ff5f 	bl	8004908 <__NVIC_SetPriority>
}
 8004a4a:	bf00      	nop
 8004a4c:	3718      	adds	r7, #24
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b082      	sub	sp, #8
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7ff ffb0 	bl	80049c0 <SysTick_Config>
 8004a60:	4603      	mov	r3, r0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
	...

08004a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b08b      	sub	sp, #44	; 0x2c
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a76:	2300      	movs	r3, #0
 8004a78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a7e:	e169      	b.n	8004d54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004a80:	2201      	movs	r2, #1
 8004a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a84:	fa02 f303 	lsl.w	r3, r2, r3
 8004a88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	69fa      	ldr	r2, [r7, #28]
 8004a90:	4013      	ands	r3, r2
 8004a92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	f040 8158 	bne.w	8004d4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	4a9a      	ldr	r2, [pc, #616]	; (8004d0c <HAL_GPIO_Init+0x2a0>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d05e      	beq.n	8004b66 <HAL_GPIO_Init+0xfa>
 8004aa8:	4a98      	ldr	r2, [pc, #608]	; (8004d0c <HAL_GPIO_Init+0x2a0>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d875      	bhi.n	8004b9a <HAL_GPIO_Init+0x12e>
 8004aae:	4a98      	ldr	r2, [pc, #608]	; (8004d10 <HAL_GPIO_Init+0x2a4>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d058      	beq.n	8004b66 <HAL_GPIO_Init+0xfa>
 8004ab4:	4a96      	ldr	r2, [pc, #600]	; (8004d10 <HAL_GPIO_Init+0x2a4>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d86f      	bhi.n	8004b9a <HAL_GPIO_Init+0x12e>
 8004aba:	4a96      	ldr	r2, [pc, #600]	; (8004d14 <HAL_GPIO_Init+0x2a8>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d052      	beq.n	8004b66 <HAL_GPIO_Init+0xfa>
 8004ac0:	4a94      	ldr	r2, [pc, #592]	; (8004d14 <HAL_GPIO_Init+0x2a8>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d869      	bhi.n	8004b9a <HAL_GPIO_Init+0x12e>
 8004ac6:	4a94      	ldr	r2, [pc, #592]	; (8004d18 <HAL_GPIO_Init+0x2ac>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d04c      	beq.n	8004b66 <HAL_GPIO_Init+0xfa>
 8004acc:	4a92      	ldr	r2, [pc, #584]	; (8004d18 <HAL_GPIO_Init+0x2ac>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d863      	bhi.n	8004b9a <HAL_GPIO_Init+0x12e>
 8004ad2:	4a92      	ldr	r2, [pc, #584]	; (8004d1c <HAL_GPIO_Init+0x2b0>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d046      	beq.n	8004b66 <HAL_GPIO_Init+0xfa>
 8004ad8:	4a90      	ldr	r2, [pc, #576]	; (8004d1c <HAL_GPIO_Init+0x2b0>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d85d      	bhi.n	8004b9a <HAL_GPIO_Init+0x12e>
 8004ade:	2b12      	cmp	r3, #18
 8004ae0:	d82a      	bhi.n	8004b38 <HAL_GPIO_Init+0xcc>
 8004ae2:	2b12      	cmp	r3, #18
 8004ae4:	d859      	bhi.n	8004b9a <HAL_GPIO_Init+0x12e>
 8004ae6:	a201      	add	r2, pc, #4	; (adr r2, 8004aec <HAL_GPIO_Init+0x80>)
 8004ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aec:	08004b67 	.word	0x08004b67
 8004af0:	08004b41 	.word	0x08004b41
 8004af4:	08004b53 	.word	0x08004b53
 8004af8:	08004b95 	.word	0x08004b95
 8004afc:	08004b9b 	.word	0x08004b9b
 8004b00:	08004b9b 	.word	0x08004b9b
 8004b04:	08004b9b 	.word	0x08004b9b
 8004b08:	08004b9b 	.word	0x08004b9b
 8004b0c:	08004b9b 	.word	0x08004b9b
 8004b10:	08004b9b 	.word	0x08004b9b
 8004b14:	08004b9b 	.word	0x08004b9b
 8004b18:	08004b9b 	.word	0x08004b9b
 8004b1c:	08004b9b 	.word	0x08004b9b
 8004b20:	08004b9b 	.word	0x08004b9b
 8004b24:	08004b9b 	.word	0x08004b9b
 8004b28:	08004b9b 	.word	0x08004b9b
 8004b2c:	08004b9b 	.word	0x08004b9b
 8004b30:	08004b49 	.word	0x08004b49
 8004b34:	08004b5d 	.word	0x08004b5d
 8004b38:	4a79      	ldr	r2, [pc, #484]	; (8004d20 <HAL_GPIO_Init+0x2b4>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d013      	beq.n	8004b66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004b3e:	e02c      	b.n	8004b9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	623b      	str	r3, [r7, #32]
          break;
 8004b46:	e029      	b.n	8004b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	623b      	str	r3, [r7, #32]
          break;
 8004b50:	e024      	b.n	8004b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	3308      	adds	r3, #8
 8004b58:	623b      	str	r3, [r7, #32]
          break;
 8004b5a:	e01f      	b.n	8004b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	330c      	adds	r3, #12
 8004b62:	623b      	str	r3, [r7, #32]
          break;
 8004b64:	e01a      	b.n	8004b9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d102      	bne.n	8004b74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004b6e:	2304      	movs	r3, #4
 8004b70:	623b      	str	r3, [r7, #32]
          break;
 8004b72:	e013      	b.n	8004b9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d105      	bne.n	8004b88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b7c:	2308      	movs	r3, #8
 8004b7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	611a      	str	r2, [r3, #16]
          break;
 8004b86:	e009      	b.n	8004b9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b88:	2308      	movs	r3, #8
 8004b8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	69fa      	ldr	r2, [r7, #28]
 8004b90:	615a      	str	r2, [r3, #20]
          break;
 8004b92:	e003      	b.n	8004b9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004b94:	2300      	movs	r3, #0
 8004b96:	623b      	str	r3, [r7, #32]
          break;
 8004b98:	e000      	b.n	8004b9c <HAL_GPIO_Init+0x130>
          break;
 8004b9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	2bff      	cmp	r3, #255	; 0xff
 8004ba0:	d801      	bhi.n	8004ba6 <HAL_GPIO_Init+0x13a>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	e001      	b.n	8004baa <HAL_GPIO_Init+0x13e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	3304      	adds	r3, #4
 8004baa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	2bff      	cmp	r3, #255	; 0xff
 8004bb0:	d802      	bhi.n	8004bb8 <HAL_GPIO_Init+0x14c>
 8004bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	e002      	b.n	8004bbe <HAL_GPIO_Init+0x152>
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bba:	3b08      	subs	r3, #8
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	210f      	movs	r1, #15
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bcc:	43db      	mvns	r3, r3
 8004bce:	401a      	ands	r2, r3
 8004bd0:	6a39      	ldr	r1, [r7, #32]
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f000 80b1 	beq.w	8004d4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004bec:	4b4d      	ldr	r3, [pc, #308]	; (8004d24 <HAL_GPIO_Init+0x2b8>)
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	4a4c      	ldr	r2, [pc, #304]	; (8004d24 <HAL_GPIO_Init+0x2b8>)
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	6193      	str	r3, [r2, #24]
 8004bf8:	4b4a      	ldr	r3, [pc, #296]	; (8004d24 <HAL_GPIO_Init+0x2b8>)
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	60bb      	str	r3, [r7, #8]
 8004c02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004c04:	4a48      	ldr	r2, [pc, #288]	; (8004d28 <HAL_GPIO_Init+0x2bc>)
 8004c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c08:	089b      	lsrs	r3, r3, #2
 8004c0a:	3302      	adds	r3, #2
 8004c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c14:	f003 0303 	and.w	r3, r3, #3
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	220f      	movs	r2, #15
 8004c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c20:	43db      	mvns	r3, r3
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4013      	ands	r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a40      	ldr	r2, [pc, #256]	; (8004d2c <HAL_GPIO_Init+0x2c0>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d013      	beq.n	8004c58 <HAL_GPIO_Init+0x1ec>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a3f      	ldr	r2, [pc, #252]	; (8004d30 <HAL_GPIO_Init+0x2c4>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00d      	beq.n	8004c54 <HAL_GPIO_Init+0x1e8>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a3e      	ldr	r2, [pc, #248]	; (8004d34 <HAL_GPIO_Init+0x2c8>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d007      	beq.n	8004c50 <HAL_GPIO_Init+0x1e4>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a3d      	ldr	r2, [pc, #244]	; (8004d38 <HAL_GPIO_Init+0x2cc>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d101      	bne.n	8004c4c <HAL_GPIO_Init+0x1e0>
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e006      	b.n	8004c5a <HAL_GPIO_Init+0x1ee>
 8004c4c:	2304      	movs	r3, #4
 8004c4e:	e004      	b.n	8004c5a <HAL_GPIO_Init+0x1ee>
 8004c50:	2302      	movs	r3, #2
 8004c52:	e002      	b.n	8004c5a <HAL_GPIO_Init+0x1ee>
 8004c54:	2301      	movs	r3, #1
 8004c56:	e000      	b.n	8004c5a <HAL_GPIO_Init+0x1ee>
 8004c58:	2300      	movs	r3, #0
 8004c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c5c:	f002 0203 	and.w	r2, r2, #3
 8004c60:	0092      	lsls	r2, r2, #2
 8004c62:	4093      	lsls	r3, r2
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004c6a:	492f      	ldr	r1, [pc, #188]	; (8004d28 <HAL_GPIO_Init+0x2bc>)
 8004c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6e:	089b      	lsrs	r3, r3, #2
 8004c70:	3302      	adds	r3, #2
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d006      	beq.n	8004c92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004c84:	4b2d      	ldr	r3, [pc, #180]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	492c      	ldr	r1, [pc, #176]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	608b      	str	r3, [r1, #8]
 8004c90:	e006      	b.n	8004ca0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004c92:	4b2a      	ldr	r3, [pc, #168]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004c94:	689a      	ldr	r2, [r3, #8]
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	43db      	mvns	r3, r3
 8004c9a:	4928      	ldr	r1, [pc, #160]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d006      	beq.n	8004cba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004cac:	4b23      	ldr	r3, [pc, #140]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004cae:	68da      	ldr	r2, [r3, #12]
 8004cb0:	4922      	ldr	r1, [pc, #136]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60cb      	str	r3, [r1, #12]
 8004cb8:	e006      	b.n	8004cc8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004cba:	4b20      	ldr	r3, [pc, #128]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004cbc:	68da      	ldr	r2, [r3, #12]
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	43db      	mvns	r3, r3
 8004cc2:	491e      	ldr	r1, [pc, #120]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d006      	beq.n	8004ce2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004cd4:	4b19      	ldr	r3, [pc, #100]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	4918      	ldr	r1, [pc, #96]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	604b      	str	r3, [r1, #4]
 8004ce0:	e006      	b.n	8004cf0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004ce2:	4b16      	ldr	r3, [pc, #88]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004ce4:	685a      	ldr	r2, [r3, #4]
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	43db      	mvns	r3, r3
 8004cea:	4914      	ldr	r1, [pc, #80]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004cec:	4013      	ands	r3, r2
 8004cee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d021      	beq.n	8004d40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004cfc:	4b0f      	ldr	r3, [pc, #60]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	490e      	ldr	r1, [pc, #56]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004d02:	69bb      	ldr	r3, [r7, #24]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	600b      	str	r3, [r1, #0]
 8004d08:	e021      	b.n	8004d4e <HAL_GPIO_Init+0x2e2>
 8004d0a:	bf00      	nop
 8004d0c:	10320000 	.word	0x10320000
 8004d10:	10310000 	.word	0x10310000
 8004d14:	10220000 	.word	0x10220000
 8004d18:	10210000 	.word	0x10210000
 8004d1c:	10120000 	.word	0x10120000
 8004d20:	10110000 	.word	0x10110000
 8004d24:	40021000 	.word	0x40021000
 8004d28:	40010000 	.word	0x40010000
 8004d2c:	40010800 	.word	0x40010800
 8004d30:	40010c00 	.word	0x40010c00
 8004d34:	40011000 	.word	0x40011000
 8004d38:	40011400 	.word	0x40011400
 8004d3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004d40:	4b0b      	ldr	r3, [pc, #44]	; (8004d70 <HAL_GPIO_Init+0x304>)
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	43db      	mvns	r3, r3
 8004d48:	4909      	ldr	r1, [pc, #36]	; (8004d70 <HAL_GPIO_Init+0x304>)
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	3301      	adds	r3, #1
 8004d52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f47f ae8e 	bne.w	8004a80 <HAL_GPIO_Init+0x14>
  }
}
 8004d64:	bf00      	nop
 8004d66:	bf00      	nop
 8004d68:	372c      	adds	r7, #44	; 0x2c
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bc80      	pop	{r7}
 8004d6e:	4770      	bx	lr
 8004d70:	40010400 	.word	0x40010400

08004d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	807b      	strh	r3, [r7, #2]
 8004d80:	4613      	mov	r3, r2
 8004d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d84:	787b      	ldrb	r3, [r7, #1]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d003      	beq.n	8004d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d8a:	887a      	ldrh	r2, [r7, #2]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004d90:	e003      	b.n	8004d9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004d92:	887b      	ldrh	r3, [r7, #2]
 8004d94:	041a      	lsls	r2, r3, #16
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	611a      	str	r2, [r3, #16]
}
 8004d9a:	bf00      	nop
 8004d9c:	370c      	adds	r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bc80      	pop	{r7}
 8004da2:	4770      	bx	lr

08004da4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b086      	sub	sp, #24
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e272      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	f000 8087 	beq.w	8004ed2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004dc4:	4b92      	ldr	r3, [pc, #584]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f003 030c 	and.w	r3, r3, #12
 8004dcc:	2b04      	cmp	r3, #4
 8004dce:	d00c      	beq.n	8004dea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004dd0:	4b8f      	ldr	r3, [pc, #572]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f003 030c 	and.w	r3, r3, #12
 8004dd8:	2b08      	cmp	r3, #8
 8004dda:	d112      	bne.n	8004e02 <HAL_RCC_OscConfig+0x5e>
 8004ddc:	4b8c      	ldr	r3, [pc, #560]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004de8:	d10b      	bne.n	8004e02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dea:	4b89      	ldr	r3, [pc, #548]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d06c      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x12c>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d168      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e24c      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e0a:	d106      	bne.n	8004e1a <HAL_RCC_OscConfig+0x76>
 8004e0c:	4b80      	ldr	r3, [pc, #512]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a7f      	ldr	r2, [pc, #508]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	e02e      	b.n	8004e78 <HAL_RCC_OscConfig+0xd4>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10c      	bne.n	8004e3c <HAL_RCC_OscConfig+0x98>
 8004e22:	4b7b      	ldr	r3, [pc, #492]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a7a      	ldr	r2, [pc, #488]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e2c:	6013      	str	r3, [r2, #0]
 8004e2e:	4b78      	ldr	r3, [pc, #480]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a77      	ldr	r2, [pc, #476]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e38:	6013      	str	r3, [r2, #0]
 8004e3a:	e01d      	b.n	8004e78 <HAL_RCC_OscConfig+0xd4>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e44:	d10c      	bne.n	8004e60 <HAL_RCC_OscConfig+0xbc>
 8004e46:	4b72      	ldr	r3, [pc, #456]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a71      	ldr	r2, [pc, #452]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	4b6f      	ldr	r3, [pc, #444]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a6e      	ldr	r2, [pc, #440]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	e00b      	b.n	8004e78 <HAL_RCC_OscConfig+0xd4>
 8004e60:	4b6b      	ldr	r3, [pc, #428]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a6a      	ldr	r2, [pc, #424]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e6a:	6013      	str	r3, [r2, #0]
 8004e6c:	4b68      	ldr	r3, [pc, #416]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a67      	ldr	r2, [pc, #412]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d013      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e80:	f7ff fce2 	bl	8004848 <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e86:	e008      	b.n	8004e9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e88:	f7ff fcde 	bl	8004848 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b64      	cmp	r3, #100	; 0x64
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e200      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e9a:	4b5d      	ldr	r3, [pc, #372]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCC_OscConfig+0xe4>
 8004ea6:	e014      	b.n	8004ed2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea8:	f7ff fcce 	bl	8004848 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004eb0:	f7ff fcca 	bl	8004848 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b64      	cmp	r3, #100	; 0x64
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e1ec      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ec2:	4b53      	ldr	r3, [pc, #332]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x10c>
 8004ece:	e000      	b.n	8004ed2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d063      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ede:	4b4c      	ldr	r3, [pc, #304]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f003 030c 	and.w	r3, r3, #12
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00b      	beq.n	8004f02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004eea:	4b49      	ldr	r3, [pc, #292]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f003 030c 	and.w	r3, r3, #12
 8004ef2:	2b08      	cmp	r3, #8
 8004ef4:	d11c      	bne.n	8004f30 <HAL_RCC_OscConfig+0x18c>
 8004ef6:	4b46      	ldr	r3, [pc, #280]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d116      	bne.n	8004f30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f02:	4b43      	ldr	r3, [pc, #268]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0302 	and.w	r3, r3, #2
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d005      	beq.n	8004f1a <HAL_RCC_OscConfig+0x176>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d001      	beq.n	8004f1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e1c0      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f1a:	4b3d      	ldr	r3, [pc, #244]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	00db      	lsls	r3, r3, #3
 8004f28:	4939      	ldr	r1, [pc, #228]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f2e:	e03a      	b.n	8004fa6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d020      	beq.n	8004f7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f38:	4b36      	ldr	r3, [pc, #216]	; (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f3e:	f7ff fc83 	bl	8004848 <HAL_GetTick>
 8004f42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f44:	e008      	b.n	8004f58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f46:	f7ff fc7f 	bl	8004848 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d901      	bls.n	8004f58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e1a1      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f58:	4b2d      	ldr	r3, [pc, #180]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0302 	and.w	r3, r3, #2
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0f0      	beq.n	8004f46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f64:	4b2a      	ldr	r3, [pc, #168]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	00db      	lsls	r3, r3, #3
 8004f72:	4927      	ldr	r1, [pc, #156]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	600b      	str	r3, [r1, #0]
 8004f78:	e015      	b.n	8004fa6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f7a:	4b26      	ldr	r3, [pc, #152]	; (8005014 <HAL_RCC_OscConfig+0x270>)
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f80:	f7ff fc62 	bl	8004848 <HAL_GetTick>
 8004f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f86:	e008      	b.n	8004f9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f88:	f7ff fc5e 	bl	8004848 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e180      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f9a:	4b1d      	ldr	r3, [pc, #116]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1f0      	bne.n	8004f88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d03a      	beq.n	8005028 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d019      	beq.n	8004fee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fba:	4b17      	ldr	r3, [pc, #92]	; (8005018 <HAL_RCC_OscConfig+0x274>)
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fc0:	f7ff fc42 	bl	8004848 <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fc6:	e008      	b.n	8004fda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fc8:	f7ff fc3e 	bl	8004848 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e160      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fda:	4b0d      	ldr	r3, [pc, #52]	; (8005010 <HAL_RCC_OscConfig+0x26c>)
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d0f0      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004fe6:	2001      	movs	r0, #1
 8004fe8:	f000 fa9c 	bl	8005524 <RCC_Delay>
 8004fec:	e01c      	b.n	8005028 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fee:	4b0a      	ldr	r3, [pc, #40]	; (8005018 <HAL_RCC_OscConfig+0x274>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ff4:	f7ff fc28 	bl	8004848 <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ffa:	e00f      	b.n	800501c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ffc:	f7ff fc24 	bl	8004848 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b02      	cmp	r3, #2
 8005008:	d908      	bls.n	800501c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e146      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
 800500e:	bf00      	nop
 8005010:	40021000 	.word	0x40021000
 8005014:	42420000 	.word	0x42420000
 8005018:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800501c:	4b92      	ldr	r3, [pc, #584]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1e9      	bne.n	8004ffc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0304 	and.w	r3, r3, #4
 8005030:	2b00      	cmp	r3, #0
 8005032:	f000 80a6 	beq.w	8005182 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005036:	2300      	movs	r3, #0
 8005038:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800503a:	4b8b      	ldr	r3, [pc, #556]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10d      	bne.n	8005062 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005046:	4b88      	ldr	r3, [pc, #544]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	4a87      	ldr	r2, [pc, #540]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 800504c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005050:	61d3      	str	r3, [r2, #28]
 8005052:	4b85      	ldr	r3, [pc, #532]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800505a:	60bb      	str	r3, [r7, #8]
 800505c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800505e:	2301      	movs	r3, #1
 8005060:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005062:	4b82      	ldr	r3, [pc, #520]	; (800526c <HAL_RCC_OscConfig+0x4c8>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800506a:	2b00      	cmp	r3, #0
 800506c:	d118      	bne.n	80050a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800506e:	4b7f      	ldr	r3, [pc, #508]	; (800526c <HAL_RCC_OscConfig+0x4c8>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a7e      	ldr	r2, [pc, #504]	; (800526c <HAL_RCC_OscConfig+0x4c8>)
 8005074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005078:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800507a:	f7ff fbe5 	bl	8004848 <HAL_GetTick>
 800507e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005080:	e008      	b.n	8005094 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005082:	f7ff fbe1 	bl	8004848 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b64      	cmp	r3, #100	; 0x64
 800508e:	d901      	bls.n	8005094 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e103      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005094:	4b75      	ldr	r3, [pc, #468]	; (800526c <HAL_RCC_OscConfig+0x4c8>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800509c:	2b00      	cmp	r3, #0
 800509e:	d0f0      	beq.n	8005082 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d106      	bne.n	80050b6 <HAL_RCC_OscConfig+0x312>
 80050a8:	4b6f      	ldr	r3, [pc, #444]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	4a6e      	ldr	r2, [pc, #440]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	6213      	str	r3, [r2, #32]
 80050b4:	e02d      	b.n	8005112 <HAL_RCC_OscConfig+0x36e>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10c      	bne.n	80050d8 <HAL_RCC_OscConfig+0x334>
 80050be:	4b6a      	ldr	r3, [pc, #424]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050c0:	6a1b      	ldr	r3, [r3, #32]
 80050c2:	4a69      	ldr	r2, [pc, #420]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050c4:	f023 0301 	bic.w	r3, r3, #1
 80050c8:	6213      	str	r3, [r2, #32]
 80050ca:	4b67      	ldr	r3, [pc, #412]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	4a66      	ldr	r2, [pc, #408]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050d0:	f023 0304 	bic.w	r3, r3, #4
 80050d4:	6213      	str	r3, [r2, #32]
 80050d6:	e01c      	b.n	8005112 <HAL_RCC_OscConfig+0x36e>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	2b05      	cmp	r3, #5
 80050de:	d10c      	bne.n	80050fa <HAL_RCC_OscConfig+0x356>
 80050e0:	4b61      	ldr	r3, [pc, #388]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	4a60      	ldr	r2, [pc, #384]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050e6:	f043 0304 	orr.w	r3, r3, #4
 80050ea:	6213      	str	r3, [r2, #32]
 80050ec:	4b5e      	ldr	r3, [pc, #376]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	4a5d      	ldr	r2, [pc, #372]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050f2:	f043 0301 	orr.w	r3, r3, #1
 80050f6:	6213      	str	r3, [r2, #32]
 80050f8:	e00b      	b.n	8005112 <HAL_RCC_OscConfig+0x36e>
 80050fa:	4b5b      	ldr	r3, [pc, #364]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	4a5a      	ldr	r2, [pc, #360]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 8005100:	f023 0301 	bic.w	r3, r3, #1
 8005104:	6213      	str	r3, [r2, #32]
 8005106:	4b58      	ldr	r3, [pc, #352]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	4a57      	ldr	r2, [pc, #348]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 800510c:	f023 0304 	bic.w	r3, r3, #4
 8005110:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d015      	beq.n	8005146 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800511a:	f7ff fb95 	bl	8004848 <HAL_GetTick>
 800511e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005120:	e00a      	b.n	8005138 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005122:	f7ff fb91 	bl	8004848 <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005130:	4293      	cmp	r3, r2
 8005132:	d901      	bls.n	8005138 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e0b1      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005138:	4b4b      	ldr	r3, [pc, #300]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	2b00      	cmp	r3, #0
 8005142:	d0ee      	beq.n	8005122 <HAL_RCC_OscConfig+0x37e>
 8005144:	e014      	b.n	8005170 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005146:	f7ff fb7f 	bl	8004848 <HAL_GetTick>
 800514a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800514c:	e00a      	b.n	8005164 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800514e:	f7ff fb7b 	bl	8004848 <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	f241 3288 	movw	r2, #5000	; 0x1388
 800515c:	4293      	cmp	r3, r2
 800515e:	d901      	bls.n	8005164 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e09b      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005164:	4b40      	ldr	r3, [pc, #256]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 8005166:	6a1b      	ldr	r3, [r3, #32]
 8005168:	f003 0302 	and.w	r3, r3, #2
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1ee      	bne.n	800514e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005170:	7dfb      	ldrb	r3, [r7, #23]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d105      	bne.n	8005182 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005176:	4b3c      	ldr	r3, [pc, #240]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	4a3b      	ldr	r2, [pc, #236]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 800517c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005180:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	2b00      	cmp	r3, #0
 8005188:	f000 8087 	beq.w	800529a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800518c:	4b36      	ldr	r3, [pc, #216]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	f003 030c 	and.w	r3, r3, #12
 8005194:	2b08      	cmp	r3, #8
 8005196:	d061      	beq.n	800525c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	2b02      	cmp	r3, #2
 800519e:	d146      	bne.n	800522e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051a0:	4b33      	ldr	r3, [pc, #204]	; (8005270 <HAL_RCC_OscConfig+0x4cc>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a6:	f7ff fb4f 	bl	8004848 <HAL_GetTick>
 80051aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051ac:	e008      	b.n	80051c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ae:	f7ff fb4b 	bl	8004848 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d901      	bls.n	80051c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e06d      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051c0:	4b29      	ldr	r3, [pc, #164]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1f0      	bne.n	80051ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051d4:	d108      	bne.n	80051e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80051d6:	4b24      	ldr	r3, [pc, #144]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	4921      	ldr	r1, [pc, #132]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051e8:	4b1f      	ldr	r3, [pc, #124]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a19      	ldr	r1, [r3, #32]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	430b      	orrs	r3, r1
 80051fa:	491b      	ldr	r1, [pc, #108]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005200:	4b1b      	ldr	r3, [pc, #108]	; (8005270 <HAL_RCC_OscConfig+0x4cc>)
 8005202:	2201      	movs	r2, #1
 8005204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005206:	f7ff fb1f 	bl	8004848 <HAL_GetTick>
 800520a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800520c:	e008      	b.n	8005220 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800520e:	f7ff fb1b 	bl	8004848 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d901      	bls.n	8005220 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e03d      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005220:	4b11      	ldr	r3, [pc, #68]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0f0      	beq.n	800520e <HAL_RCC_OscConfig+0x46a>
 800522c:	e035      	b.n	800529a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800522e:	4b10      	ldr	r3, [pc, #64]	; (8005270 <HAL_RCC_OscConfig+0x4cc>)
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005234:	f7ff fb08 	bl	8004848 <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800523c:	f7ff fb04 	bl	8004848 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e026      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800524e:	4b06      	ldr	r3, [pc, #24]	; (8005268 <HAL_RCC_OscConfig+0x4c4>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f0      	bne.n	800523c <HAL_RCC_OscConfig+0x498>
 800525a:	e01e      	b.n	800529a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	69db      	ldr	r3, [r3, #28]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d107      	bne.n	8005274 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e019      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
 8005268:	40021000 	.word	0x40021000
 800526c:	40007000 	.word	0x40007000
 8005270:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005274:	4b0b      	ldr	r3, [pc, #44]	; (80052a4 <HAL_RCC_OscConfig+0x500>)
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a1b      	ldr	r3, [r3, #32]
 8005284:	429a      	cmp	r2, r3
 8005286:	d106      	bne.n	8005296 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005292:	429a      	cmp	r2, r3
 8005294:	d001      	beq.n	800529a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e000      	b.n	800529c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	3718      	adds	r7, #24
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	40021000 	.word	0x40021000

080052a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e0d0      	b.n	800545e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052bc:	4b6a      	ldr	r3, [pc, #424]	; (8005468 <HAL_RCC_ClockConfig+0x1c0>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0307 	and.w	r3, r3, #7
 80052c4:	683a      	ldr	r2, [r7, #0]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d910      	bls.n	80052ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ca:	4b67      	ldr	r3, [pc, #412]	; (8005468 <HAL_RCC_ClockConfig+0x1c0>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f023 0207 	bic.w	r2, r3, #7
 80052d2:	4965      	ldr	r1, [pc, #404]	; (8005468 <HAL_RCC_ClockConfig+0x1c0>)
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052da:	4b63      	ldr	r3, [pc, #396]	; (8005468 <HAL_RCC_ClockConfig+0x1c0>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0307 	and.w	r3, r3, #7
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d001      	beq.n	80052ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e0b8      	b.n	800545e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0302 	and.w	r3, r3, #2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d020      	beq.n	800533a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0304 	and.w	r3, r3, #4
 8005300:	2b00      	cmp	r3, #0
 8005302:	d005      	beq.n	8005310 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005304:	4b59      	ldr	r3, [pc, #356]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	4a58      	ldr	r2, [pc, #352]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 800530a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800530e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0308 	and.w	r3, r3, #8
 8005318:	2b00      	cmp	r3, #0
 800531a:	d005      	beq.n	8005328 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800531c:	4b53      	ldr	r3, [pc, #332]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	4a52      	ldr	r2, [pc, #328]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005322:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005326:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005328:	4b50      	ldr	r3, [pc, #320]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	494d      	ldr	r1, [pc, #308]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005336:	4313      	orrs	r3, r2
 8005338:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0301 	and.w	r3, r3, #1
 8005342:	2b00      	cmp	r3, #0
 8005344:	d040      	beq.n	80053c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d107      	bne.n	800535e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800534e:	4b47      	ldr	r3, [pc, #284]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d115      	bne.n	8005386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e07f      	b.n	800545e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2b02      	cmp	r3, #2
 8005364:	d107      	bne.n	8005376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005366:	4b41      	ldr	r3, [pc, #260]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d109      	bne.n	8005386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e073      	b.n	800545e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005376:	4b3d      	ldr	r3, [pc, #244]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e06b      	b.n	800545e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005386:	4b39      	ldr	r3, [pc, #228]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f023 0203 	bic.w	r2, r3, #3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	4936      	ldr	r1, [pc, #216]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005394:	4313      	orrs	r3, r2
 8005396:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005398:	f7ff fa56 	bl	8004848 <HAL_GetTick>
 800539c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800539e:	e00a      	b.n	80053b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053a0:	f7ff fa52 	bl	8004848 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e053      	b.n	800545e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053b6:	4b2d      	ldr	r3, [pc, #180]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f003 020c 	and.w	r2, r3, #12
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d1eb      	bne.n	80053a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053c8:	4b27      	ldr	r3, [pc, #156]	; (8005468 <HAL_RCC_ClockConfig+0x1c0>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0307 	and.w	r3, r3, #7
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d210      	bcs.n	80053f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053d6:	4b24      	ldr	r3, [pc, #144]	; (8005468 <HAL_RCC_ClockConfig+0x1c0>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f023 0207 	bic.w	r2, r3, #7
 80053de:	4922      	ldr	r1, [pc, #136]	; (8005468 <HAL_RCC_ClockConfig+0x1c0>)
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053e6:	4b20      	ldr	r3, [pc, #128]	; (8005468 <HAL_RCC_ClockConfig+0x1c0>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0307 	and.w	r3, r3, #7
 80053ee:	683a      	ldr	r2, [r7, #0]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d001      	beq.n	80053f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e032      	b.n	800545e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0304 	and.w	r3, r3, #4
 8005400:	2b00      	cmp	r3, #0
 8005402:	d008      	beq.n	8005416 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005404:	4b19      	ldr	r3, [pc, #100]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	4916      	ldr	r1, [pc, #88]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005412:	4313      	orrs	r3, r2
 8005414:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0308 	and.w	r3, r3, #8
 800541e:	2b00      	cmp	r3, #0
 8005420:	d009      	beq.n	8005436 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005422:	4b12      	ldr	r3, [pc, #72]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	00db      	lsls	r3, r3, #3
 8005430:	490e      	ldr	r1, [pc, #56]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 8005432:	4313      	orrs	r3, r2
 8005434:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005436:	f000 f821 	bl	800547c <HAL_RCC_GetSysClockFreq>
 800543a:	4602      	mov	r2, r0
 800543c:	4b0b      	ldr	r3, [pc, #44]	; (800546c <HAL_RCC_ClockConfig+0x1c4>)
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	091b      	lsrs	r3, r3, #4
 8005442:	f003 030f 	and.w	r3, r3, #15
 8005446:	490a      	ldr	r1, [pc, #40]	; (8005470 <HAL_RCC_ClockConfig+0x1c8>)
 8005448:	5ccb      	ldrb	r3, [r1, r3]
 800544a:	fa22 f303 	lsr.w	r3, r2, r3
 800544e:	4a09      	ldr	r2, [pc, #36]	; (8005474 <HAL_RCC_ClockConfig+0x1cc>)
 8005450:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005452:	4b09      	ldr	r3, [pc, #36]	; (8005478 <HAL_RCC_ClockConfig+0x1d0>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4618      	mov	r0, r3
 8005458:	f7ff f9b4 	bl	80047c4 <HAL_InitTick>

  return HAL_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3710      	adds	r7, #16
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	40022000 	.word	0x40022000
 800546c:	40021000 	.word	0x40021000
 8005470:	080055d0 	.word	0x080055d0
 8005474:	20000000 	.word	0x20000000
 8005478:	20000004 	.word	0x20000004

0800547c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005482:	2300      	movs	r3, #0
 8005484:	60fb      	str	r3, [r7, #12]
 8005486:	2300      	movs	r3, #0
 8005488:	60bb      	str	r3, [r7, #8]
 800548a:	2300      	movs	r3, #0
 800548c:	617b      	str	r3, [r7, #20]
 800548e:	2300      	movs	r3, #0
 8005490:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005492:	2300      	movs	r3, #0
 8005494:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005496:	4b1e      	ldr	r3, [pc, #120]	; (8005510 <HAL_RCC_GetSysClockFreq+0x94>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f003 030c 	and.w	r3, r3, #12
 80054a2:	2b04      	cmp	r3, #4
 80054a4:	d002      	beq.n	80054ac <HAL_RCC_GetSysClockFreq+0x30>
 80054a6:	2b08      	cmp	r3, #8
 80054a8:	d003      	beq.n	80054b2 <HAL_RCC_GetSysClockFreq+0x36>
 80054aa:	e027      	b.n	80054fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80054ac:	4b19      	ldr	r3, [pc, #100]	; (8005514 <HAL_RCC_GetSysClockFreq+0x98>)
 80054ae:	613b      	str	r3, [r7, #16]
      break;
 80054b0:	e027      	b.n	8005502 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	0c9b      	lsrs	r3, r3, #18
 80054b6:	f003 030f 	and.w	r3, r3, #15
 80054ba:	4a17      	ldr	r2, [pc, #92]	; (8005518 <HAL_RCC_GetSysClockFreq+0x9c>)
 80054bc:	5cd3      	ldrb	r3, [r2, r3]
 80054be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d010      	beq.n	80054ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80054ca:	4b11      	ldr	r3, [pc, #68]	; (8005510 <HAL_RCC_GetSysClockFreq+0x94>)
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	0c5b      	lsrs	r3, r3, #17
 80054d0:	f003 0301 	and.w	r3, r3, #1
 80054d4:	4a11      	ldr	r2, [pc, #68]	; (800551c <HAL_RCC_GetSysClockFreq+0xa0>)
 80054d6:	5cd3      	ldrb	r3, [r2, r3]
 80054d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a0d      	ldr	r2, [pc, #52]	; (8005514 <HAL_RCC_GetSysClockFreq+0x98>)
 80054de:	fb03 f202 	mul.w	r2, r3, r2
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e8:	617b      	str	r3, [r7, #20]
 80054ea:	e004      	b.n	80054f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a0c      	ldr	r2, [pc, #48]	; (8005520 <HAL_RCC_GetSysClockFreq+0xa4>)
 80054f0:	fb02 f303 	mul.w	r3, r2, r3
 80054f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	613b      	str	r3, [r7, #16]
      break;
 80054fa:	e002      	b.n	8005502 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80054fc:	4b05      	ldr	r3, [pc, #20]	; (8005514 <HAL_RCC_GetSysClockFreq+0x98>)
 80054fe:	613b      	str	r3, [r7, #16]
      break;
 8005500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005502:	693b      	ldr	r3, [r7, #16]
}
 8005504:	4618      	mov	r0, r3
 8005506:	371c      	adds	r7, #28
 8005508:	46bd      	mov	sp, r7
 800550a:	bc80      	pop	{r7}
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	40021000 	.word	0x40021000
 8005514:	007a1200 	.word	0x007a1200
 8005518:	080055e0 	.word	0x080055e0
 800551c:	080055f0 	.word	0x080055f0
 8005520:	003d0900 	.word	0x003d0900

08005524 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800552c:	4b0a      	ldr	r3, [pc, #40]	; (8005558 <RCC_Delay+0x34>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a0a      	ldr	r2, [pc, #40]	; (800555c <RCC_Delay+0x38>)
 8005532:	fba2 2303 	umull	r2, r3, r2, r3
 8005536:	0a5b      	lsrs	r3, r3, #9
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	fb02 f303 	mul.w	r3, r2, r3
 800553e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005540:	bf00      	nop
  }
  while (Delay --);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	1e5a      	subs	r2, r3, #1
 8005546:	60fa      	str	r2, [r7, #12]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1f9      	bne.n	8005540 <RCC_Delay+0x1c>
}
 800554c:	bf00      	nop
 800554e:	bf00      	nop
 8005550:	3714      	adds	r7, #20
 8005552:	46bd      	mov	sp, r7
 8005554:	bc80      	pop	{r7}
 8005556:	4770      	bx	lr
 8005558:	20000000 	.word	0x20000000
 800555c:	10624dd3 	.word	0x10624dd3

08005560 <memset>:
 8005560:	4603      	mov	r3, r0
 8005562:	4402      	add	r2, r0
 8005564:	4293      	cmp	r3, r2
 8005566:	d100      	bne.n	800556a <memset+0xa>
 8005568:	4770      	bx	lr
 800556a:	f803 1b01 	strb.w	r1, [r3], #1
 800556e:	e7f9      	b.n	8005564 <memset+0x4>

08005570 <__libc_init_array>:
 8005570:	b570      	push	{r4, r5, r6, lr}
 8005572:	2600      	movs	r6, #0
 8005574:	4d0c      	ldr	r5, [pc, #48]	; (80055a8 <__libc_init_array+0x38>)
 8005576:	4c0d      	ldr	r4, [pc, #52]	; (80055ac <__libc_init_array+0x3c>)
 8005578:	1b64      	subs	r4, r4, r5
 800557a:	10a4      	asrs	r4, r4, #2
 800557c:	42a6      	cmp	r6, r4
 800557e:	d109      	bne.n	8005594 <__libc_init_array+0x24>
 8005580:	f000 f81a 	bl	80055b8 <_init>
 8005584:	2600      	movs	r6, #0
 8005586:	4d0a      	ldr	r5, [pc, #40]	; (80055b0 <__libc_init_array+0x40>)
 8005588:	4c0a      	ldr	r4, [pc, #40]	; (80055b4 <__libc_init_array+0x44>)
 800558a:	1b64      	subs	r4, r4, r5
 800558c:	10a4      	asrs	r4, r4, #2
 800558e:	42a6      	cmp	r6, r4
 8005590:	d105      	bne.n	800559e <__libc_init_array+0x2e>
 8005592:	bd70      	pop	{r4, r5, r6, pc}
 8005594:	f855 3b04 	ldr.w	r3, [r5], #4
 8005598:	4798      	blx	r3
 800559a:	3601      	adds	r6, #1
 800559c:	e7ee      	b.n	800557c <__libc_init_array+0xc>
 800559e:	f855 3b04 	ldr.w	r3, [r5], #4
 80055a2:	4798      	blx	r3
 80055a4:	3601      	adds	r6, #1
 80055a6:	e7f2      	b.n	800558e <__libc_init_array+0x1e>
 80055a8:	080055f4 	.word	0x080055f4
 80055ac:	080055f4 	.word	0x080055f4
 80055b0:	080055f4 	.word	0x080055f4
 80055b4:	080055f8 	.word	0x080055f8

080055b8 <_init>:
 80055b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ba:	bf00      	nop
 80055bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055be:	bc08      	pop	{r3}
 80055c0:	469e      	mov	lr, r3
 80055c2:	4770      	bx	lr

080055c4 <_fini>:
 80055c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055c6:	bf00      	nop
 80055c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ca:	bc08      	pop	{r3}
 80055cc:	469e      	mov	lr, r3
 80055ce:	4770      	bx	lr
