
STM32F031K6FanControler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a20  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002ae0  08002ae0  00003ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b10  08002b10  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002b10  08002b10  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002b10  08002b10  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b10  08002b10  00003b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b14  08002b14  00003b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002b18  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  2000000c  08002b24  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  08002b24  00004104  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008dd8  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019d9  00000000  00000000  0000ce0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  0000e7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000812  00000000  00000000  0000f248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fc85  00000000  00000000  0000fa5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bdf3  00000000  00000000  0001f6df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00061d2f  00000000  00000000  0002b4d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008d201  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002524  00000000  00000000  0008d244  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0008f768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002ac8 	.word	0x08002ac8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002ac8 	.word	0x08002ac8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fb1a 	bl	800085c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f820 	bl	800026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f960 	bl	80004f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000230:	f000 f940 	bl	80004b4 <MX_DMA_Init>
  MX_ADC_Init();
 8000234:	f000 f86a 	bl	800030c <MX_ADC_Init>
  MX_TIM3_Init();
 8000238:	f000 f8d0 	bl	80003dc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800023c:	4b08      	ldr	r3, [pc, #32]	@ (8000260 <main+0x40>)
 800023e:	2100      	movs	r1, #0
 8000240:	0018      	movs	r0, r3
 8000242:	f001 ffc3 	bl	80021cc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000246:	4b06      	ldr	r3, [pc, #24]	@ (8000260 <main+0x40>)
 8000248:	2104      	movs	r1, #4
 800024a:	0018      	movs	r0, r3
 800024c:	f001 ffbe 	bl	80021cc <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc, ADC_ValBuffer, 2);
 8000250:	4904      	ldr	r1, [pc, #16]	@ (8000264 <main+0x44>)
 8000252:	4b05      	ldr	r3, [pc, #20]	@ (8000268 <main+0x48>)
 8000254:	2202      	movs	r2, #2
 8000256:	0018      	movs	r0, r3
 8000258:	f000 fca4 	bl	8000ba4 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800025c:	46c0      	nop			@ (mov r8, r8)
 800025e:	e7fd      	b.n	800025c <main+0x3c>
 8000260:	200000ac 	.word	0x200000ac
 8000264:	200000f4 	.word	0x200000f4
 8000268:	20000028 	.word	0x20000028

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b590      	push	{r4, r7, lr}
 800026e:	b091      	sub	sp, #68	@ 0x44
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	2410      	movs	r4, #16
 8000274:	193b      	adds	r3, r7, r4
 8000276:	0018      	movs	r0, r3
 8000278:	2330      	movs	r3, #48	@ 0x30
 800027a:	001a      	movs	r2, r3
 800027c:	2100      	movs	r1, #0
 800027e:	f002 fbf7 	bl	8002a70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000282:	003b      	movs	r3, r7
 8000284:	0018      	movs	r0, r3
 8000286:	2310      	movs	r3, #16
 8000288:	001a      	movs	r2, r3
 800028a:	2100      	movs	r1, #0
 800028c:	f002 fbf0 	bl	8002a70 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000290:	0021      	movs	r1, r4
 8000292:	187b      	adds	r3, r7, r1
 8000294:	2212      	movs	r2, #18
 8000296:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000298:	187b      	adds	r3, r7, r1
 800029a:	2201      	movs	r2, #1
 800029c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	2201      	movs	r2, #1
 80002a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a4:	187b      	adds	r3, r7, r1
 80002a6:	2210      	movs	r2, #16
 80002a8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	2210      	movs	r2, #16
 80002ae:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2202      	movs	r2, #2
 80002b4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2200      	movs	r2, #0
 80002ba:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	22a0      	movs	r2, #160	@ 0xa0
 80002c0:	0392      	lsls	r2, r2, #14
 80002c2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	2200      	movs	r2, #0
 80002c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ca:	187b      	adds	r3, r7, r1
 80002cc:	0018      	movs	r0, r3
 80002ce:	f001 faef 	bl	80018b0 <HAL_RCC_OscConfig>
 80002d2:	1e03      	subs	r3, r0, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002d6:	f000 f969 	bl	80005ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002da:	003b      	movs	r3, r7
 80002dc:	2207      	movs	r2, #7
 80002de:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e0:	003b      	movs	r3, r7
 80002e2:	2202      	movs	r2, #2
 80002e4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e6:	003b      	movs	r3, r7
 80002e8:	2200      	movs	r2, #0
 80002ea:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ec:	003b      	movs	r3, r7
 80002ee:	2200      	movs	r2, #0
 80002f0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002f2:	003b      	movs	r3, r7
 80002f4:	2101      	movs	r1, #1
 80002f6:	0018      	movs	r0, r3
 80002f8:	f001 fdf4 	bl	8001ee4 <HAL_RCC_ClockConfig>
 80002fc:	1e03      	subs	r3, r0, #0
 80002fe:	d001      	beq.n	8000304 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000300:	f000 f954 	bl	80005ac <Error_Handler>
  }
}
 8000304:	46c0      	nop			@ (mov r8, r8)
 8000306:	46bd      	mov	sp, r7
 8000308:	b011      	add	sp, #68	@ 0x44
 800030a:	bd90      	pop	{r4, r7, pc}

0800030c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b084      	sub	sp, #16
 8000310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	0018      	movs	r0, r3
 8000316:	230c      	movs	r3, #12
 8000318:	001a      	movs	r2, r3
 800031a:	2100      	movs	r1, #0
 800031c:	f002 fba8 	bl	8002a70 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000320:	4b2c      	ldr	r3, [pc, #176]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000322:	4a2d      	ldr	r2, [pc, #180]	@ (80003d8 <MX_ADC_Init+0xcc>)
 8000324:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000326:	4b2b      	ldr	r3, [pc, #172]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000328:	2200      	movs	r2, #0
 800032a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800032c:	4b29      	ldr	r3, [pc, #164]	@ (80003d4 <MX_ADC_Init+0xc8>)
 800032e:	2200      	movs	r2, #0
 8000330:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000332:	4b28      	ldr	r3, [pc, #160]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000334:	2200      	movs	r2, #0
 8000336:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000338:	4b26      	ldr	r3, [pc, #152]	@ (80003d4 <MX_ADC_Init+0xc8>)
 800033a:	2201      	movs	r2, #1
 800033c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800033e:	4b25      	ldr	r3, [pc, #148]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000340:	2204      	movs	r2, #4
 8000342:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000344:	4b23      	ldr	r3, [pc, #140]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000346:	2200      	movs	r2, #0
 8000348:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800034a:	4b22      	ldr	r3, [pc, #136]	@ (80003d4 <MX_ADC_Init+0xc8>)
 800034c:	2200      	movs	r2, #0
 800034e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000350:	4b20      	ldr	r3, [pc, #128]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000352:	2201      	movs	r2, #1
 8000354:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000356:	4b1f      	ldr	r3, [pc, #124]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000358:	2200      	movs	r2, #0
 800035a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800035c:	4b1d      	ldr	r3, [pc, #116]	@ (80003d4 <MX_ADC_Init+0xc8>)
 800035e:	22c2      	movs	r2, #194	@ 0xc2
 8000360:	32ff      	adds	r2, #255	@ 0xff
 8000362:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000364:	4b1b      	ldr	r3, [pc, #108]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000366:	2200      	movs	r2, #0
 8000368:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800036a:	4b1a      	ldr	r3, [pc, #104]	@ (80003d4 <MX_ADC_Init+0xc8>)
 800036c:	2224      	movs	r2, #36	@ 0x24
 800036e:	2101      	movs	r1, #1
 8000370:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000372:	4b18      	ldr	r3, [pc, #96]	@ (80003d4 <MX_ADC_Init+0xc8>)
 8000374:	2201      	movs	r2, #1
 8000376:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000378:	4b16      	ldr	r3, [pc, #88]	@ (80003d4 <MX_ADC_Init+0xc8>)
 800037a:	0018      	movs	r0, r3
 800037c:	f000 fad2 	bl	8000924 <HAL_ADC_Init>
 8000380:	1e03      	subs	r3, r0, #0
 8000382:	d001      	beq.n	8000388 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000384:	f000 f912 	bl	80005ac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000388:	1d3b      	adds	r3, r7, #4
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800038e:	1d3b      	adds	r3, r7, #4
 8000390:	2280      	movs	r2, #128	@ 0x80
 8000392:	0152      	lsls	r2, r2, #5
 8000394:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	2280      	movs	r2, #128	@ 0x80
 800039a:	0552      	lsls	r2, r2, #21
 800039c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800039e:	1d3a      	adds	r2, r7, #4
 80003a0:	4b0c      	ldr	r3, [pc, #48]	@ (80003d4 <MX_ADC_Init+0xc8>)
 80003a2:	0011      	movs	r1, r2
 80003a4:	0018      	movs	r0, r3
 80003a6:	f000 fc8f 	bl	8000cc8 <HAL_ADC_ConfigChannel>
 80003aa:	1e03      	subs	r3, r0, #0
 80003ac:	d001      	beq.n	80003b2 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80003ae:	f000 f8fd 	bl	80005ac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	2201      	movs	r2, #1
 80003b6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003b8:	1d3a      	adds	r2, r7, #4
 80003ba:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <MX_ADC_Init+0xc8>)
 80003bc:	0011      	movs	r1, r2
 80003be:	0018      	movs	r0, r3
 80003c0:	f000 fc82 	bl	8000cc8 <HAL_ADC_ConfigChannel>
 80003c4:	1e03      	subs	r3, r0, #0
 80003c6:	d001      	beq.n	80003cc <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 80003c8:	f000 f8f0 	bl	80005ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80003cc:	46c0      	nop			@ (mov r8, r8)
 80003ce:	46bd      	mov	sp, r7
 80003d0:	b004      	add	sp, #16
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20000028 	.word	0x20000028
 80003d8:	40012400 	.word	0x40012400

080003dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b08a      	sub	sp, #40	@ 0x28
 80003e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003e2:	2320      	movs	r3, #32
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	0018      	movs	r0, r3
 80003e8:	2308      	movs	r3, #8
 80003ea:	001a      	movs	r2, r3
 80003ec:	2100      	movs	r1, #0
 80003ee:	f002 fb3f 	bl	8002a70 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	0018      	movs	r0, r3
 80003f6:	231c      	movs	r3, #28
 80003f8:	001a      	movs	r2, r3
 80003fa:	2100      	movs	r1, #0
 80003fc:	f002 fb38 	bl	8002a70 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000400:	4b29      	ldr	r3, [pc, #164]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000402:	4a2a      	ldr	r2, [pc, #168]	@ (80004ac <MX_TIM3_Init+0xd0>)
 8000404:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000406:	4b28      	ldr	r3, [pc, #160]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000408:	2200      	movs	r2, #0
 800040a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800040c:	4b26      	ldr	r3, [pc, #152]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 800040e:	2200      	movs	r2, #0
 8000410:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1919;
 8000412:	4b25      	ldr	r3, [pc, #148]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000414:	4a26      	ldr	r2, [pc, #152]	@ (80004b0 <MX_TIM3_Init+0xd4>)
 8000416:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000418:	4b23      	ldr	r3, [pc, #140]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 800041a:	2200      	movs	r2, #0
 800041c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800041e:	4b22      	ldr	r3, [pc, #136]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000420:	2280      	movs	r2, #128	@ 0x80
 8000422:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000424:	4b20      	ldr	r3, [pc, #128]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000426:	0018      	movs	r0, r3
 8000428:	f001 fe80 	bl	800212c <HAL_TIM_PWM_Init>
 800042c:	1e03      	subs	r3, r0, #0
 800042e:	d001      	beq.n	8000434 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000430:	f000 f8bc 	bl	80005ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000434:	2120      	movs	r1, #32
 8000436:	187b      	adds	r3, r7, r1
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800043c:	187b      	adds	r3, r7, r1
 800043e:	2200      	movs	r2, #0
 8000440:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000442:	187a      	adds	r2, r7, r1
 8000444:	4b18      	ldr	r3, [pc, #96]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000446:	0011      	movs	r1, r2
 8000448:	0018      	movs	r0, r3
 800044a:	f002 fab9 	bl	80029c0 <HAL_TIMEx_MasterConfigSynchronization>
 800044e:	1e03      	subs	r3, r0, #0
 8000450:	d001      	beq.n	8000456 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8000452:	f000 f8ab 	bl	80005ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	2260      	movs	r2, #96	@ 0x60
 800045a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	2200      	movs	r2, #0
 8000460:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	2200      	movs	r2, #0
 800046c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800046e:	1d39      	adds	r1, r7, #4
 8000470:	4b0d      	ldr	r3, [pc, #52]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000472:	2200      	movs	r2, #0
 8000474:	0018      	movs	r0, r3
 8000476:	f001 ff55 	bl	8002324 <HAL_TIM_PWM_ConfigChannel>
 800047a:	1e03      	subs	r3, r0, #0
 800047c:	d001      	beq.n	8000482 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 800047e:	f000 f895 	bl	80005ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000482:	1d39      	adds	r1, r7, #4
 8000484:	4b08      	ldr	r3, [pc, #32]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000486:	2204      	movs	r2, #4
 8000488:	0018      	movs	r0, r3
 800048a:	f001 ff4b 	bl	8002324 <HAL_TIM_PWM_ConfigChannel>
 800048e:	1e03      	subs	r3, r0, #0
 8000490:	d001      	beq.n	8000496 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000492:	f000 f88b 	bl	80005ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000496:	4b04      	ldr	r3, [pc, #16]	@ (80004a8 <MX_TIM3_Init+0xcc>)
 8000498:	0018      	movs	r0, r3
 800049a:	f000 f949 	bl	8000730 <HAL_TIM_MspPostInit>

}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	46bd      	mov	sp, r7
 80004a2:	b00a      	add	sp, #40	@ 0x28
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	200000ac 	.word	0x200000ac
 80004ac:	40000400 	.word	0x40000400
 80004b0:	0000077f 	.word	0x0000077f

080004b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004ba:	4b0c      	ldr	r3, [pc, #48]	@ (80004ec <MX_DMA_Init+0x38>)
 80004bc:	695a      	ldr	r2, [r3, #20]
 80004be:	4b0b      	ldr	r3, [pc, #44]	@ (80004ec <MX_DMA_Init+0x38>)
 80004c0:	2101      	movs	r1, #1
 80004c2:	430a      	orrs	r2, r1
 80004c4:	615a      	str	r2, [r3, #20]
 80004c6:	4b09      	ldr	r3, [pc, #36]	@ (80004ec <MX_DMA_Init+0x38>)
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	2201      	movs	r2, #1
 80004cc:	4013      	ands	r3, r2
 80004ce:	607b      	str	r3, [r7, #4]
 80004d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80004d2:	2200      	movs	r2, #0
 80004d4:	2100      	movs	r1, #0
 80004d6:	200a      	movs	r0, #10
 80004d8:	f000 feb8 	bl	800124c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80004dc:	200a      	movs	r0, #10
 80004de:	f000 feca 	bl	8001276 <HAL_NVIC_EnableIRQ>

}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b002      	add	sp, #8
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	46c0      	nop			@ (mov r8, r8)
 80004ec:	40021000 	.word	0x40021000

080004f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f6:	4b10      	ldr	r3, [pc, #64]	@ (8000538 <MX_GPIO_Init+0x48>)
 80004f8:	695a      	ldr	r2, [r3, #20]
 80004fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000538 <MX_GPIO_Init+0x48>)
 80004fc:	2180      	movs	r1, #128	@ 0x80
 80004fe:	0289      	lsls	r1, r1, #10
 8000500:	430a      	orrs	r2, r1
 8000502:	615a      	str	r2, [r3, #20]
 8000504:	4b0c      	ldr	r3, [pc, #48]	@ (8000538 <MX_GPIO_Init+0x48>)
 8000506:	695a      	ldr	r2, [r3, #20]
 8000508:	2380      	movs	r3, #128	@ 0x80
 800050a:	029b      	lsls	r3, r3, #10
 800050c:	4013      	ands	r3, r2
 800050e:	607b      	str	r3, [r7, #4]
 8000510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000512:	4b09      	ldr	r3, [pc, #36]	@ (8000538 <MX_GPIO_Init+0x48>)
 8000514:	695a      	ldr	r2, [r3, #20]
 8000516:	4b08      	ldr	r3, [pc, #32]	@ (8000538 <MX_GPIO_Init+0x48>)
 8000518:	2180      	movs	r1, #128	@ 0x80
 800051a:	02c9      	lsls	r1, r1, #11
 800051c:	430a      	orrs	r2, r1
 800051e:	615a      	str	r2, [r3, #20]
 8000520:	4b05      	ldr	r3, [pc, #20]	@ (8000538 <MX_GPIO_Init+0x48>)
 8000522:	695a      	ldr	r2, [r3, #20]
 8000524:	2380      	movs	r3, #128	@ 0x80
 8000526:	02db      	lsls	r3, r3, #11
 8000528:	4013      	ands	r3, r2
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	b002      	add	sp, #8
 8000534:	bd80      	pop	{r7, pc}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	40021000 	.word	0x40021000

0800053c <map>:

/* USER CODE BEGIN 4 */

long map(int32_t x, int32_t inMin, int32_t inMax, int32_t outMin, int32_t outMax)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b086      	sub	sp, #24
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
 8000548:	603b      	str	r3, [r7, #0]
	int32_t inputSpan = inMax - inMin;
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	1ad3      	subs	r3, r2, r3
 8000550:	617b      	str	r3, [r7, #20]
	return inputSpan;
 8000552:	697b      	ldr	r3, [r7, #20]
}
 8000554:	0018      	movs	r0, r3
 8000556:	46bd      	mov	sp, r7
 8000558:	b006      	add	sp, #24
 800055a:	bd80      	pop	{r7, pc}

0800055c <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b086      	sub	sp, #24
 8000560:	af02      	add	r7, sp, #8
 8000562:	6078      	str	r0, [r7, #4]
	int32_t pwm_value = map(PWM_Setpoint, 0, 100, 0, 4030);
 8000564:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8000566:	6818      	ldr	r0, [r3, #0]
 8000568:	4b0d      	ldr	r3, [pc, #52]	@ (80005a0 <HAL_ADC_ConvHalfCpltCallback+0x44>)
 800056a:	9300      	str	r3, [sp, #0]
 800056c:	2300      	movs	r3, #0
 800056e:	2264      	movs	r2, #100	@ 0x64
 8000570:	2100      	movs	r1, #0
 8000572:	f7ff ffe3 	bl	800053c <map>
 8000576:	0003      	movs	r3, r0
 8000578:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (ADC_ValBuffer[0] << 4));
 800057a:	4b0a      	ldr	r3, [pc, #40]	@ (80005a4 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 800057c:	681a      	ldr	r2, [r3, #0]
 800057e:	4b0a      	ldr	r3, [pc, #40]	@ (80005a8 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	0112      	lsls	r2, r2, #4
 8000584:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, (ADC_ValBuffer[1] << 4));
 8000586:	4b07      	ldr	r3, [pc, #28]	@ (80005a4 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 8000588:	685a      	ldr	r2, [r3, #4]
 800058a:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	0112      	lsls	r2, r2, #4
 8000590:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	b004      	add	sp, #16
 8000598:	bd80      	pop	{r7, pc}
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	200000fc 	.word	0x200000fc
 80005a0:	00000fbe 	.word	0x00000fbe
 80005a4:	200000f4 	.word	0x200000f4
 80005a8:	200000ac 	.word	0x200000ac

080005ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b0:	b672      	cpsid	i
}
 80005b2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b4:	46c0      	nop			@ (mov r8, r8)
 80005b6:	e7fd      	b.n	80005b4 <Error_Handler+0x8>

080005b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005be:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <HAL_MspInit+0x44>)
 80005c0:	699a      	ldr	r2, [r3, #24]
 80005c2:	4b0e      	ldr	r3, [pc, #56]	@ (80005fc <HAL_MspInit+0x44>)
 80005c4:	2101      	movs	r1, #1
 80005c6:	430a      	orrs	r2, r1
 80005c8:	619a      	str	r2, [r3, #24]
 80005ca:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <HAL_MspInit+0x44>)
 80005cc:	699b      	ldr	r3, [r3, #24]
 80005ce:	2201      	movs	r2, #1
 80005d0:	4013      	ands	r3, r2
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d6:	4b09      	ldr	r3, [pc, #36]	@ (80005fc <HAL_MspInit+0x44>)
 80005d8:	69da      	ldr	r2, [r3, #28]
 80005da:	4b08      	ldr	r3, [pc, #32]	@ (80005fc <HAL_MspInit+0x44>)
 80005dc:	2180      	movs	r1, #128	@ 0x80
 80005de:	0549      	lsls	r1, r1, #21
 80005e0:	430a      	orrs	r2, r1
 80005e2:	61da      	str	r2, [r3, #28]
 80005e4:	4b05      	ldr	r3, [pc, #20]	@ (80005fc <HAL_MspInit+0x44>)
 80005e6:	69da      	ldr	r2, [r3, #28]
 80005e8:	2380      	movs	r3, #128	@ 0x80
 80005ea:	055b      	lsls	r3, r3, #21
 80005ec:	4013      	ands	r3, r2
 80005ee:	603b      	str	r3, [r7, #0]
 80005f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005f2:	46c0      	nop			@ (mov r8, r8)
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b002      	add	sp, #8
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	46c0      	nop			@ (mov r8, r8)
 80005fc:	40021000 	.word	0x40021000

08000600 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000600:	b590      	push	{r4, r7, lr}
 8000602:	b08b      	sub	sp, #44	@ 0x2c
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000608:	2414      	movs	r4, #20
 800060a:	193b      	adds	r3, r7, r4
 800060c:	0018      	movs	r0, r3
 800060e:	2314      	movs	r3, #20
 8000610:	001a      	movs	r2, r3
 8000612:	2100      	movs	r1, #0
 8000614:	f002 fa2c 	bl	8002a70 <memset>
  if(hadc->Instance==ADC1)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a30      	ldr	r2, [pc, #192]	@ (80006e0 <HAL_ADC_MspInit+0xe0>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d15a      	bne.n	80006d8 <HAL_ADC_MspInit+0xd8>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000622:	4b30      	ldr	r3, [pc, #192]	@ (80006e4 <HAL_ADC_MspInit+0xe4>)
 8000624:	699a      	ldr	r2, [r3, #24]
 8000626:	4b2f      	ldr	r3, [pc, #188]	@ (80006e4 <HAL_ADC_MspInit+0xe4>)
 8000628:	2180      	movs	r1, #128	@ 0x80
 800062a:	0089      	lsls	r1, r1, #2
 800062c:	430a      	orrs	r2, r1
 800062e:	619a      	str	r2, [r3, #24]
 8000630:	4b2c      	ldr	r3, [pc, #176]	@ (80006e4 <HAL_ADC_MspInit+0xe4>)
 8000632:	699a      	ldr	r2, [r3, #24]
 8000634:	2380      	movs	r3, #128	@ 0x80
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	4013      	ands	r3, r2
 800063a:	613b      	str	r3, [r7, #16]
 800063c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800063e:	4b29      	ldr	r3, [pc, #164]	@ (80006e4 <HAL_ADC_MspInit+0xe4>)
 8000640:	695a      	ldr	r2, [r3, #20]
 8000642:	4b28      	ldr	r3, [pc, #160]	@ (80006e4 <HAL_ADC_MspInit+0xe4>)
 8000644:	2180      	movs	r1, #128	@ 0x80
 8000646:	0289      	lsls	r1, r1, #10
 8000648:	430a      	orrs	r2, r1
 800064a:	615a      	str	r2, [r3, #20]
 800064c:	4b25      	ldr	r3, [pc, #148]	@ (80006e4 <HAL_ADC_MspInit+0xe4>)
 800064e:	695a      	ldr	r2, [r3, #20]
 8000650:	2380      	movs	r3, #128	@ 0x80
 8000652:	029b      	lsls	r3, r3, #10
 8000654:	4013      	ands	r3, r2
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800065a:	193b      	adds	r3, r7, r4
 800065c:	2203      	movs	r2, #3
 800065e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000660:	193b      	adds	r3, r7, r4
 8000662:	2203      	movs	r2, #3
 8000664:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000666:	193b      	adds	r3, r7, r4
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066c:	193a      	adds	r2, r7, r4
 800066e:	2390      	movs	r3, #144	@ 0x90
 8000670:	05db      	lsls	r3, r3, #23
 8000672:	0011      	movs	r1, r2
 8000674:	0018      	movs	r0, r3
 8000676:	f000 ffb3 	bl	80015e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel2;
 800067a:	4b1b      	ldr	r3, [pc, #108]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 800067c:	4a1b      	ldr	r2, [pc, #108]	@ (80006ec <HAL_ADC_MspInit+0xec>)
 800067e:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000680:	4b19      	ldr	r3, [pc, #100]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 8000682:	2200      	movs	r2, #0
 8000684:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000686:	4b18      	ldr	r3, [pc, #96]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800068c:	4b16      	ldr	r3, [pc, #88]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 800068e:	2280      	movs	r2, #128	@ 0x80
 8000690:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000692:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 8000694:	2280      	movs	r2, #128	@ 0x80
 8000696:	0092      	lsls	r2, r2, #2
 8000698:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800069a:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 800069c:	2280      	movs	r2, #128	@ 0x80
 800069e:	0112      	lsls	r2, r2, #4
 80006a0:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 80006a4:	2220      	movs	r2, #32
 80006a6:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80006ae:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 80006b0:	0018      	movs	r0, r3
 80006b2:	f000 fdfd 	bl	80012b0 <HAL_DMA_Init>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 80006ba:	f7ff ff77 	bl	80005ac <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_ADC_DMA_CH2);
 80006be:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <HAL_ADC_MspInit+0xf0>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	4b0b      	ldr	r3, [pc, #44]	@ (80006f0 <HAL_ADC_MspInit+0xf0>)
 80006c4:	2180      	movs	r1, #128	@ 0x80
 80006c6:	0049      	lsls	r1, r1, #1
 80006c8:	430a      	orrs	r2, r1
 80006ca:	601a      	str	r2, [r3, #0]

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4a06      	ldr	r2, [pc, #24]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 80006d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80006d2:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <HAL_ADC_MspInit+0xe8>)
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80006d8:	46c0      	nop			@ (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	b00b      	add	sp, #44	@ 0x2c
 80006de:	bd90      	pop	{r4, r7, pc}
 80006e0:	40012400 	.word	0x40012400
 80006e4:	40021000 	.word	0x40021000
 80006e8:	20000068 	.word	0x20000068
 80006ec:	4002001c 	.word	0x4002001c
 80006f0:	40010000 	.word	0x40010000

080006f4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a09      	ldr	r2, [pc, #36]	@ (8000728 <HAL_TIM_PWM_MspInit+0x34>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d10b      	bne.n	800071e <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000706:	4b09      	ldr	r3, [pc, #36]	@ (800072c <HAL_TIM_PWM_MspInit+0x38>)
 8000708:	69da      	ldr	r2, [r3, #28]
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <HAL_TIM_PWM_MspInit+0x38>)
 800070c:	2102      	movs	r1, #2
 800070e:	430a      	orrs	r2, r1
 8000710:	61da      	str	r2, [r3, #28]
 8000712:	4b06      	ldr	r3, [pc, #24]	@ (800072c <HAL_TIM_PWM_MspInit+0x38>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	2202      	movs	r2, #2
 8000718:	4013      	ands	r3, r2
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b004      	add	sp, #16
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	40000400 	.word	0x40000400
 800072c:	40021000 	.word	0x40021000

08000730 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b089      	sub	sp, #36	@ 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000738:	240c      	movs	r4, #12
 800073a:	193b      	adds	r3, r7, r4
 800073c:	0018      	movs	r0, r3
 800073e:	2314      	movs	r3, #20
 8000740:	001a      	movs	r2, r3
 8000742:	2100      	movs	r1, #0
 8000744:	f002 f994 	bl	8002a70 <memset>
  if(htim->Instance==TIM3)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a15      	ldr	r2, [pc, #84]	@ (80007a4 <HAL_TIM_MspPostInit+0x74>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d123      	bne.n	800079a <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	4b15      	ldr	r3, [pc, #84]	@ (80007a8 <HAL_TIM_MspPostInit+0x78>)
 8000754:	695a      	ldr	r2, [r3, #20]
 8000756:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <HAL_TIM_MspPostInit+0x78>)
 8000758:	2180      	movs	r1, #128	@ 0x80
 800075a:	02c9      	lsls	r1, r1, #11
 800075c:	430a      	orrs	r2, r1
 800075e:	615a      	str	r2, [r3, #20]
 8000760:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <HAL_TIM_MspPostInit+0x78>)
 8000762:	695a      	ldr	r2, [r3, #20]
 8000764:	2380      	movs	r3, #128	@ 0x80
 8000766:	02db      	lsls	r3, r3, #11
 8000768:	4013      	ands	r3, r2
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800076e:	0021      	movs	r1, r4
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2230      	movs	r2, #48	@ 0x30
 8000774:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000776:	187b      	adds	r3, r7, r1
 8000778:	2202      	movs	r2, #2
 800077a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2200      	movs	r2, #0
 8000786:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000788:	187b      	adds	r3, r7, r1
 800078a:	2201      	movs	r2, #1
 800078c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078e:	187b      	adds	r3, r7, r1
 8000790:	4a06      	ldr	r2, [pc, #24]	@ (80007ac <HAL_TIM_MspPostInit+0x7c>)
 8000792:	0019      	movs	r1, r3
 8000794:	0010      	movs	r0, r2
 8000796:	f000 ff23 	bl	80015e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800079a:	46c0      	nop			@ (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b009      	add	sp, #36	@ 0x24
 80007a0:	bd90      	pop	{r4, r7, pc}
 80007a2:	46c0      	nop			@ (mov r8, r8)
 80007a4:	40000400 	.word	0x40000400
 80007a8:	40021000 	.word	0x40021000
 80007ac:	48000400 	.word	0x48000400

080007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007b4:	46c0      	nop			@ (mov r8, r8)
 80007b6:	e7fd      	b.n	80007b4 <NMI_Handler+0x4>

080007b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007bc:	46c0      	nop			@ (mov r8, r8)
 80007be:	e7fd      	b.n	80007bc <HardFault_Handler+0x4>

080007c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007c4:	46c0      	nop			@ (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ce:	46c0      	nop			@ (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007d8:	f000 f888 	bl	80008ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80007e8:	4b03      	ldr	r3, [pc, #12]	@ (80007f8 <DMA1_Channel2_3_IRQHandler+0x14>)
 80007ea:	0018      	movs	r0, r3
 80007ec:	f000 fe0e 	bl	800140c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80007f0:	46c0      	nop			@ (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	20000068 	.word	0x20000068

080007fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000800:	46c0      	nop			@ (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000808:	480d      	ldr	r0, [pc, #52]	@ (8000840 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800080a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800080c:	f7ff fff6 	bl	80007fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000810:	480c      	ldr	r0, [pc, #48]	@ (8000844 <LoopForever+0x6>)
  ldr r1, =_edata
 8000812:	490d      	ldr	r1, [pc, #52]	@ (8000848 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000814:	4a0d      	ldr	r2, [pc, #52]	@ (800084c <LoopForever+0xe>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000818:	e002      	b.n	8000820 <LoopCopyDataInit>

0800081a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800081c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081e:	3304      	adds	r3, #4

08000820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000824:	d3f9      	bcc.n	800081a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000826:	4a0a      	ldr	r2, [pc, #40]	@ (8000850 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000828:	4c0a      	ldr	r4, [pc, #40]	@ (8000854 <LoopForever+0x16>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800082c:	e001      	b.n	8000832 <LoopFillZerobss>

0800082e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000830:	3204      	adds	r2, #4

08000832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000834:	d3fb      	bcc.n	800082e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000836:	f002 f923 	bl	8002a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800083a:	f7ff fcf1 	bl	8000220 <main>

0800083e <LoopForever>:

LoopForever:
    b LoopForever
 800083e:	e7fe      	b.n	800083e <LoopForever>
  ldr   r0, =_estack
 8000840:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000844:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000848:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800084c:	08002b18 	.word	0x08002b18
  ldr r2, =_sbss
 8000850:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000854:	20000104 	.word	0x20000104

08000858 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000858:	e7fe      	b.n	8000858 <ADC1_IRQHandler>
	...

0800085c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000860:	4b07      	ldr	r3, [pc, #28]	@ (8000880 <HAL_Init+0x24>)
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <HAL_Init+0x24>)
 8000866:	2110      	movs	r1, #16
 8000868:	430a      	orrs	r2, r1
 800086a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800086c:	2003      	movs	r0, #3
 800086e:	f000 f809 	bl	8000884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000872:	f7ff fea1 	bl	80005b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000876:	2300      	movs	r3, #0
}
 8000878:	0018      	movs	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			@ (mov r8, r8)
 8000880:	40022000 	.word	0x40022000

08000884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000884:	b590      	push	{r4, r7, lr}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800088c:	4b14      	ldr	r3, [pc, #80]	@ (80008e0 <HAL_InitTick+0x5c>)
 800088e:	681c      	ldr	r4, [r3, #0]
 8000890:	4b14      	ldr	r3, [pc, #80]	@ (80008e4 <HAL_InitTick+0x60>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	0019      	movs	r1, r3
 8000896:	23fa      	movs	r3, #250	@ 0xfa
 8000898:	0098      	lsls	r0, r3, #2
 800089a:	f7ff fc35 	bl	8000108 <__udivsi3>
 800089e:	0003      	movs	r3, r0
 80008a0:	0019      	movs	r1, r3
 80008a2:	0020      	movs	r0, r4
 80008a4:	f7ff fc30 	bl	8000108 <__udivsi3>
 80008a8:	0003      	movs	r3, r0
 80008aa:	0018      	movs	r0, r3
 80008ac:	f000 fcf3 	bl	8001296 <HAL_SYSTICK_Config>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008b4:	2301      	movs	r3, #1
 80008b6:	e00f      	b.n	80008d8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2b03      	cmp	r3, #3
 80008bc:	d80b      	bhi.n	80008d6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008be:	6879      	ldr	r1, [r7, #4]
 80008c0:	2301      	movs	r3, #1
 80008c2:	425b      	negs	r3, r3
 80008c4:	2200      	movs	r2, #0
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 fcc0 	bl	800124c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <HAL_InitTick+0x64>)
 80008ce:	687a      	ldr	r2, [r7, #4]
 80008d0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80008d2:	2300      	movs	r3, #0
 80008d4:	e000      	b.n	80008d8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
}
 80008d8:	0018      	movs	r0, r3
 80008da:	46bd      	mov	sp, r7
 80008dc:	b003      	add	sp, #12
 80008de:	bd90      	pop	{r4, r7, pc}
 80008e0:	20000000 	.word	0x20000000
 80008e4:	20000008 	.word	0x20000008
 80008e8:	20000004 	.word	0x20000004

080008ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008f0:	4b05      	ldr	r3, [pc, #20]	@ (8000908 <HAL_IncTick+0x1c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	001a      	movs	r2, r3
 80008f6:	4b05      	ldr	r3, [pc, #20]	@ (800090c <HAL_IncTick+0x20>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	18d2      	adds	r2, r2, r3
 80008fc:	4b03      	ldr	r3, [pc, #12]	@ (800090c <HAL_IncTick+0x20>)
 80008fe:	601a      	str	r2, [r3, #0]
}
 8000900:	46c0      	nop			@ (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	20000008 	.word	0x20000008
 800090c:	20000100 	.word	0x20000100

08000910 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  return uwTick;
 8000914:	4b02      	ldr	r3, [pc, #8]	@ (8000920 <HAL_GetTick+0x10>)
 8000916:	681b      	ldr	r3, [r3, #0]
}
 8000918:	0018      	movs	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	20000100 	.word	0x20000100

08000924 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800092c:	230f      	movs	r3, #15
 800092e:	18fb      	adds	r3, r7, r3
 8000930:	2200      	movs	r2, #0
 8000932:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d101      	bne.n	8000942 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800093e:	2301      	movs	r3, #1
 8000940:	e125      	b.n	8000b8e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000946:	2b00      	cmp	r3, #0
 8000948:	d10a      	bne.n	8000960 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2200      	movs	r2, #0
 800094e:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2234      	movs	r2, #52	@ 0x34
 8000954:	2100      	movs	r1, #0
 8000956:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	0018      	movs	r0, r3
 800095c:	f7ff fe50 	bl	8000600 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000964:	2210      	movs	r2, #16
 8000966:	4013      	ands	r3, r2
 8000968:	d000      	beq.n	800096c <HAL_ADC_Init+0x48>
 800096a:	e103      	b.n	8000b74 <HAL_ADC_Init+0x250>
 800096c:	230f      	movs	r3, #15
 800096e:	18fb      	adds	r3, r7, r3
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d000      	beq.n	8000978 <HAL_ADC_Init+0x54>
 8000976:	e0fd      	b.n	8000b74 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	2204      	movs	r2, #4
 8000980:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000982:	d000      	beq.n	8000986 <HAL_ADC_Init+0x62>
 8000984:	e0f6      	b.n	8000b74 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800098a:	4a83      	ldr	r2, [pc, #524]	@ (8000b98 <HAL_ADC_Init+0x274>)
 800098c:	4013      	ands	r3, r2
 800098e:	2202      	movs	r2, #2
 8000990:	431a      	orrs	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	2203      	movs	r2, #3
 800099e:	4013      	ands	r3, r2
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d112      	bne.n	80009ca <HAL_ADC_Init+0xa6>
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	2201      	movs	r2, #1
 80009ac:	4013      	ands	r3, r2
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d009      	beq.n	80009c6 <HAL_ADC_Init+0xa2>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	68da      	ldr	r2, [r3, #12]
 80009b8:	2380      	movs	r3, #128	@ 0x80
 80009ba:	021b      	lsls	r3, r3, #8
 80009bc:	401a      	ands	r2, r3
 80009be:	2380      	movs	r3, #128	@ 0x80
 80009c0:	021b      	lsls	r3, r3, #8
 80009c2:	429a      	cmp	r2, r3
 80009c4:	d101      	bne.n	80009ca <HAL_ADC_Init+0xa6>
 80009c6:	2301      	movs	r3, #1
 80009c8:	e000      	b.n	80009cc <HAL_ADC_Init+0xa8>
 80009ca:	2300      	movs	r3, #0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d116      	bne.n	80009fe <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	68db      	ldr	r3, [r3, #12]
 80009d6:	2218      	movs	r2, #24
 80009d8:	4393      	bics	r3, r2
 80009da:	0019      	movs	r1, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	689a      	ldr	r2, [r3, #8]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	430a      	orrs	r2, r1
 80009e6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	691b      	ldr	r3, [r3, #16]
 80009ee:	009b      	lsls	r3, r3, #2
 80009f0:	0899      	lsrs	r1, r3, #2
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	685a      	ldr	r2, [r3, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	430a      	orrs	r2, r1
 80009fc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	68da      	ldr	r2, [r3, #12]
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4964      	ldr	r1, [pc, #400]	@ (8000b9c <HAL_ADC_Init+0x278>)
 8000a0a:	400a      	ands	r2, r1
 8000a0c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	7e1b      	ldrb	r3, [r3, #24]
 8000a12:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	7e5b      	ldrb	r3, [r3, #25]
 8000a18:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a1a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	7e9b      	ldrb	r3, [r3, #26]
 8000a20:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000a22:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d002      	beq.n	8000a32 <HAL_ADC_Init+0x10e>
 8000a2c:	2380      	movs	r3, #128	@ 0x80
 8000a2e:	015b      	lsls	r3, r3, #5
 8000a30:	e000      	b.n	8000a34 <HAL_ADC_Init+0x110>
 8000a32:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000a34:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000a3a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	691b      	ldr	r3, [r3, #16]
 8000a40:	2b02      	cmp	r3, #2
 8000a42:	d101      	bne.n	8000a48 <HAL_ADC_Init+0x124>
 8000a44:	2304      	movs	r3, #4
 8000a46:	e000      	b.n	8000a4a <HAL_ADC_Init+0x126>
 8000a48:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000a4a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2124      	movs	r1, #36	@ 0x24
 8000a50:	5c5b      	ldrb	r3, [r3, r1]
 8000a52:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000a54:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a56:	68ba      	ldr	r2, [r7, #8]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	7edb      	ldrb	r3, [r3, #27]
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d115      	bne.n	8000a90 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	7e9b      	ldrb	r3, [r3, #26]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d105      	bne.n	8000a78 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	2280      	movs	r2, #128	@ 0x80
 8000a70:	0252      	lsls	r2, r2, #9
 8000a72:	4313      	orrs	r3, r2
 8000a74:	60bb      	str	r3, [r7, #8]
 8000a76:	e00b      	b.n	8000a90 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a7c:	2220      	movs	r2, #32
 8000a7e:	431a      	orrs	r2, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a88:	2201      	movs	r2, #1
 8000a8a:	431a      	orrs	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	69da      	ldr	r2, [r3, #28]
 8000a94:	23c2      	movs	r3, #194	@ 0xc2
 8000a96:	33ff      	adds	r3, #255	@ 0xff
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d007      	beq.n	8000aac <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	68ba      	ldr	r2, [r7, #8]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	68d9      	ldr	r1, [r3, #12]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	68ba      	ldr	r2, [r7, #8]
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ac0:	2380      	movs	r3, #128	@ 0x80
 8000ac2:	055b      	lsls	r3, r3, #21
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d01b      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d017      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	d013      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000adc:	2b03      	cmp	r3, #3
 8000ade:	d00f      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ae4:	2b04      	cmp	r3, #4
 8000ae6:	d00b      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aec:	2b05      	cmp	r3, #5
 8000aee:	d007      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000af4:	2b06      	cmp	r3, #6
 8000af6:	d003      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000afc:	2b07      	cmp	r3, #7
 8000afe:	d112      	bne.n	8000b26 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	695a      	ldr	r2, [r3, #20]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2107      	movs	r1, #7
 8000b0c:	438a      	bics	r2, r1
 8000b0e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	6959      	ldr	r1, [r3, #20]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b1a:	2207      	movs	r2, #7
 8000b1c:	401a      	ands	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	430a      	orrs	r2, r1
 8000b24:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ba0 <HAL_ADC_Init+0x27c>)
 8000b2e:	4013      	ands	r3, r2
 8000b30:	68ba      	ldr	r2, [r7, #8]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d10b      	bne.n	8000b4e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b40:	2203      	movs	r2, #3
 8000b42:	4393      	bics	r3, r2
 8000b44:	2201      	movs	r2, #1
 8000b46:	431a      	orrs	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000b4c:	e01c      	b.n	8000b88 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b52:	2212      	movs	r2, #18
 8000b54:	4393      	bics	r3, r2
 8000b56:	2210      	movs	r2, #16
 8000b58:	431a      	orrs	r2, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b62:	2201      	movs	r2, #1
 8000b64:	431a      	orrs	r2, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	2201      	movs	r2, #1
 8000b70:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000b72:	e009      	b.n	8000b88 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b78:	2210      	movs	r2, #16
 8000b7a:	431a      	orrs	r2, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000b80:	230f      	movs	r3, #15
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	2201      	movs	r2, #1
 8000b86:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b88:	230f      	movs	r3, #15
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	781b      	ldrb	r3, [r3, #0]
}
 8000b8e:	0018      	movs	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b004      	add	sp, #16
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			@ (mov r8, r8)
 8000b98:	fffffefd 	.word	0xfffffefd
 8000b9c:	fffe0219 	.word	0xfffe0219
 8000ba0:	833fffe7 	.word	0x833fffe7

08000ba4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000ba4:	b590      	push	{r4, r7, lr}
 8000ba6:	b087      	sub	sp, #28
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bb0:	2317      	movs	r3, #23
 8000bb2:	18fb      	adds	r3, r7, r3
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	2204      	movs	r2, #4
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	d15e      	bne.n	8000c82 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2234      	movs	r2, #52	@ 0x34
 8000bc8:	5c9b      	ldrb	r3, [r3, r2]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d101      	bne.n	8000bd2 <HAL_ADC_Start_DMA+0x2e>
 8000bce:	2302      	movs	r3, #2
 8000bd0:	e05e      	b.n	8000c90 <HAL_ADC_Start_DMA+0xec>
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	2234      	movs	r2, #52	@ 0x34
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	7e5b      	ldrb	r3, [r3, #25]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d007      	beq.n	8000bf2 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000be2:	2317      	movs	r3, #23
 8000be4:	18fc      	adds	r4, r7, r3
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	0018      	movs	r0, r3
 8000bea:	f000 f97b 	bl	8000ee4 <ADC_Enable>
 8000bee:	0003      	movs	r3, r0
 8000bf0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000bf2:	2317      	movs	r3, #23
 8000bf4:	18fb      	adds	r3, r7, r3
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d146      	bne.n	8000c8a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c00:	4a25      	ldr	r2, [pc, #148]	@ (8000c98 <HAL_ADC_Start_DMA+0xf4>)
 8000c02:	4013      	ands	r3, r2
 8000c04:	2280      	movs	r2, #128	@ 0x80
 8000c06:	0052      	lsls	r2, r2, #1
 8000c08:	431a      	orrs	r2, r3
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	2200      	movs	r2, #0
 8000c12:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2234      	movs	r2, #52	@ 0x34
 8000c18:	2100      	movs	r1, #0
 8000c1a:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c20:	4a1e      	ldr	r2, [pc, #120]	@ (8000c9c <HAL_ADC_Start_DMA+0xf8>)
 8000c22:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c28:	4a1d      	ldr	r2, [pc, #116]	@ (8000ca0 <HAL_ADC_Start_DMA+0xfc>)
 8000c2a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c30:	4a1c      	ldr	r2, [pc, #112]	@ (8000ca4 <HAL_ADC_Start_DMA+0x100>)
 8000c32:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	221c      	movs	r2, #28
 8000c3a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	685a      	ldr	r2, [r3, #4]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2110      	movs	r1, #16
 8000c48:	430a      	orrs	r2, r1
 8000c4a:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	68da      	ldr	r2, [r3, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	2101      	movs	r1, #1
 8000c58:	430a      	orrs	r2, r1
 8000c5a:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	3340      	adds	r3, #64	@ 0x40
 8000c66:	0019      	movs	r1, r3
 8000c68:	68ba      	ldr	r2, [r7, #8]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	f000 fb68 	bl	8001340 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	689a      	ldr	r2, [r3, #8]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2104      	movs	r1, #4
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	e003      	b.n	8000c8a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000c82:	2317      	movs	r3, #23
 8000c84:	18fb      	adds	r3, r7, r3
 8000c86:	2202      	movs	r2, #2
 8000c88:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000c8a:	2317      	movs	r3, #23
 8000c8c:	18fb      	adds	r3, r7, r3
 8000c8e:	781b      	ldrb	r3, [r3, #0]
}
 8000c90:	0018      	movs	r0, r3
 8000c92:	46bd      	mov	sp, r7
 8000c94:	b007      	add	sp, #28
 8000c96:	bd90      	pop	{r4, r7, pc}
 8000c98:	fffff0fe 	.word	0xfffff0fe
 8000c9c:	08000fed 	.word	0x08000fed
 8000ca0:	080010a1 	.word	0x080010a1
 8000ca4:	080010bf 	.word	0x080010bf

08000ca8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000cb0:	46c0      	nop			@ (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	b002      	add	sp, #8
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000cc0:	46c0      	nop			@ (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b002      	add	sp, #8
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cd2:	230f      	movs	r3, #15
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ce2:	2380      	movs	r3, #128	@ 0x80
 8000ce4:	055b      	lsls	r3, r3, #21
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d011      	beq.n	8000d0e <HAL_ADC_ConfigChannel+0x46>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d00d      	beq.n	8000d0e <HAL_ADC_ConfigChannel+0x46>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d009      	beq.n	8000d0e <HAL_ADC_ConfigChannel+0x46>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cfe:	2b03      	cmp	r3, #3
 8000d00:	d005      	beq.n	8000d0e <HAL_ADC_ConfigChannel+0x46>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d06:	2b04      	cmp	r3, #4
 8000d08:	d001      	beq.n	8000d0e <HAL_ADC_ConfigChannel+0x46>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2234      	movs	r2, #52	@ 0x34
 8000d12:	5c9b      	ldrb	r3, [r3, r2]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d101      	bne.n	8000d1c <HAL_ADC_ConfigChannel+0x54>
 8000d18:	2302      	movs	r3, #2
 8000d1a:	e0d0      	b.n	8000ebe <HAL_ADC_ConfigChannel+0x1f6>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2234      	movs	r2, #52	@ 0x34
 8000d20:	2101      	movs	r1, #1
 8000d22:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	2204      	movs	r2, #4
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	d000      	beq.n	8000d32 <HAL_ADC_ConfigChannel+0x6a>
 8000d30:	e0b4      	b.n	8000e9c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	4a64      	ldr	r2, [pc, #400]	@ (8000ec8 <HAL_ADC_ConfigChannel+0x200>)
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d100      	bne.n	8000d3e <HAL_ADC_ConfigChannel+0x76>
 8000d3c:	e082      	b.n	8000e44 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2201      	movs	r2, #1
 8000d4a:	409a      	lsls	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	430a      	orrs	r2, r1
 8000d52:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d58:	2380      	movs	r3, #128	@ 0x80
 8000d5a:	055b      	lsls	r3, r3, #21
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d037      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d033      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d02f      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d74:	2b03      	cmp	r3, #3
 8000d76:	d02b      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d7c:	2b04      	cmp	r3, #4
 8000d7e:	d027      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d84:	2b05      	cmp	r3, #5
 8000d86:	d023      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d8c:	2b06      	cmp	r3, #6
 8000d8e:	d01f      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d94:	2b07      	cmp	r3, #7
 8000d96:	d01b      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	689a      	ldr	r2, [r3, #8]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	2107      	movs	r1, #7
 8000da4:	400b      	ands	r3, r1
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d012      	beq.n	8000dd0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	695a      	ldr	r2, [r3, #20]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2107      	movs	r1, #7
 8000db6:	438a      	bics	r2, r1
 8000db8:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	6959      	ldr	r1, [r3, #20]
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	2207      	movs	r2, #7
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b10      	cmp	r3, #16
 8000dd6:	d007      	beq.n	8000de8 <HAL_ADC_ConfigChannel+0x120>
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b11      	cmp	r3, #17
 8000dde:	d003      	beq.n	8000de8 <HAL_ADC_ConfigChannel+0x120>
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b12      	cmp	r3, #18
 8000de6:	d163      	bne.n	8000eb0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000de8:	4b38      	ldr	r3, [pc, #224]	@ (8000ecc <HAL_ADC_ConfigChannel+0x204>)
 8000dea:	6819      	ldr	r1, [r3, #0]
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2b10      	cmp	r3, #16
 8000df2:	d009      	beq.n	8000e08 <HAL_ADC_ConfigChannel+0x140>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b11      	cmp	r3, #17
 8000dfa:	d102      	bne.n	8000e02 <HAL_ADC_ConfigChannel+0x13a>
 8000dfc:	2380      	movs	r3, #128	@ 0x80
 8000dfe:	03db      	lsls	r3, r3, #15
 8000e00:	e004      	b.n	8000e0c <HAL_ADC_ConfigChannel+0x144>
 8000e02:	2380      	movs	r3, #128	@ 0x80
 8000e04:	045b      	lsls	r3, r3, #17
 8000e06:	e001      	b.n	8000e0c <HAL_ADC_ConfigChannel+0x144>
 8000e08:	2380      	movs	r3, #128	@ 0x80
 8000e0a:	041b      	lsls	r3, r3, #16
 8000e0c:	4a2f      	ldr	r2, [pc, #188]	@ (8000ecc <HAL_ADC_ConfigChannel+0x204>)
 8000e0e:	430b      	orrs	r3, r1
 8000e10:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2b10      	cmp	r3, #16
 8000e18:	d14a      	bne.n	8000eb0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ed0 <HAL_ADC_ConfigChannel+0x208>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	492d      	ldr	r1, [pc, #180]	@ (8000ed4 <HAL_ADC_ConfigChannel+0x20c>)
 8000e20:	0018      	movs	r0, r3
 8000e22:	f7ff f971 	bl	8000108 <__udivsi3>
 8000e26:	0003      	movs	r3, r0
 8000e28:	001a      	movs	r2, r3
 8000e2a:	0013      	movs	r3, r2
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	189b      	adds	r3, r3, r2
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e34:	e002      	b.n	8000e3c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	3b01      	subs	r3, #1
 8000e3a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d1f9      	bne.n	8000e36 <HAL_ADC_ConfigChannel+0x16e>
 8000e42:	e035      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2101      	movs	r1, #1
 8000e50:	4099      	lsls	r1, r3
 8000e52:	000b      	movs	r3, r1
 8000e54:	43d9      	mvns	r1, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	400a      	ands	r2, r1
 8000e5c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2b10      	cmp	r3, #16
 8000e64:	d007      	beq.n	8000e76 <HAL_ADC_ConfigChannel+0x1ae>
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b11      	cmp	r3, #17
 8000e6c:	d003      	beq.n	8000e76 <HAL_ADC_ConfigChannel+0x1ae>
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2b12      	cmp	r3, #18
 8000e74:	d11c      	bne.n	8000eb0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <HAL_ADC_ConfigChannel+0x204>)
 8000e78:	6819      	ldr	r1, [r3, #0]
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b10      	cmp	r3, #16
 8000e80:	d007      	beq.n	8000e92 <HAL_ADC_ConfigChannel+0x1ca>
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2b11      	cmp	r3, #17
 8000e88:	d101      	bne.n	8000e8e <HAL_ADC_ConfigChannel+0x1c6>
 8000e8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <HAL_ADC_ConfigChannel+0x210>)
 8000e8c:	e002      	b.n	8000e94 <HAL_ADC_ConfigChannel+0x1cc>
 8000e8e:	4b13      	ldr	r3, [pc, #76]	@ (8000edc <HAL_ADC_ConfigChannel+0x214>)
 8000e90:	e000      	b.n	8000e94 <HAL_ADC_ConfigChannel+0x1cc>
 8000e92:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <HAL_ADC_ConfigChannel+0x218>)
 8000e94:	4a0d      	ldr	r2, [pc, #52]	@ (8000ecc <HAL_ADC_ConfigChannel+0x204>)
 8000e96:	400b      	ands	r3, r1
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	e009      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ea0:	2220      	movs	r2, #32
 8000ea2:	431a      	orrs	r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	18fb      	adds	r3, r7, r3
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2234      	movs	r2, #52	@ 0x34
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000eb8:	230f      	movs	r3, #15
 8000eba:	18fb      	adds	r3, r7, r3
 8000ebc:	781b      	ldrb	r3, [r3, #0]
}
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b004      	add	sp, #16
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	00001001 	.word	0x00001001
 8000ecc:	40012708 	.word	0x40012708
 8000ed0:	20000000 	.word	0x20000000
 8000ed4:	000f4240 	.word	0x000f4240
 8000ed8:	ffbfffff 	.word	0xffbfffff
 8000edc:	feffffff 	.word	0xfeffffff
 8000ee0:	ff7fffff 	.word	0xff7fffff

08000ee4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000eec:	2300      	movs	r3, #0
 8000eee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	2203      	movs	r2, #3
 8000efc:	4013      	ands	r3, r2
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d112      	bne.n	8000f28 <ADC_Enable+0x44>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d009      	beq.n	8000f24 <ADC_Enable+0x40>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	68da      	ldr	r2, [r3, #12]
 8000f16:	2380      	movs	r3, #128	@ 0x80
 8000f18:	021b      	lsls	r3, r3, #8
 8000f1a:	401a      	ands	r2, r3
 8000f1c:	2380      	movs	r3, #128	@ 0x80
 8000f1e:	021b      	lsls	r3, r3, #8
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d101      	bne.n	8000f28 <ADC_Enable+0x44>
 8000f24:	2301      	movs	r3, #1
 8000f26:	e000      	b.n	8000f2a <ADC_Enable+0x46>
 8000f28:	2300      	movs	r3, #0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d152      	bne.n	8000fd4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	4a2a      	ldr	r2, [pc, #168]	@ (8000fe0 <ADC_Enable+0xfc>)
 8000f36:	4013      	ands	r3, r2
 8000f38:	d00d      	beq.n	8000f56 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f3e:	2210      	movs	r2, #16
 8000f40:	431a      	orrs	r2, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e03f      	b.n	8000fd6 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2101      	movs	r1, #1
 8000f62:	430a      	orrs	r2, r1
 8000f64:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f66:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe4 <ADC_Enable+0x100>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	491f      	ldr	r1, [pc, #124]	@ (8000fe8 <ADC_Enable+0x104>)
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f7ff f8cb 	bl	8000108 <__udivsi3>
 8000f72:	0003      	movs	r3, r0
 8000f74:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000f76:	e002      	b.n	8000f7e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d1f9      	bne.n	8000f78 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f84:	f7ff fcc4 	bl	8000910 <HAL_GetTick>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000f8c:	e01b      	b.n	8000fc6 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000f8e:	f7ff fcbf 	bl	8000910 <HAL_GetTick>
 8000f92:	0002      	movs	r2, r0
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d914      	bls.n	8000fc6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d00d      	beq.n	8000fc6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fae:	2210      	movs	r2, #16
 8000fb0:	431a      	orrs	r2, r3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fba:	2201      	movs	r2, #1
 8000fbc:	431a      	orrs	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e007      	b.n	8000fd6 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4013      	ands	r3, r2
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d1dc      	bne.n	8000f8e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b004      	add	sp, #16
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	80000017 	.word	0x80000017
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	000f4240 	.word	0x000f4240

08000fec <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ffe:	2250      	movs	r2, #80	@ 0x50
 8001000:	4013      	ands	r3, r2
 8001002:	d140      	bne.n	8001086 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001008:	2280      	movs	r2, #128	@ 0x80
 800100a:	0092      	lsls	r2, r2, #2
 800100c:	431a      	orrs	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	68da      	ldr	r2, [r3, #12]
 8001018:	23c0      	movs	r3, #192	@ 0xc0
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	4013      	ands	r3, r2
 800101e:	d12d      	bne.n	800107c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001024:	2b00      	cmp	r3, #0
 8001026:	d129      	bne.n	800107c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2208      	movs	r2, #8
 8001030:	4013      	ands	r3, r2
 8001032:	2b08      	cmp	r3, #8
 8001034:	d122      	bne.n	800107c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	2204      	movs	r2, #4
 800103e:	4013      	ands	r3, r2
 8001040:	d110      	bne.n	8001064 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	210c      	movs	r1, #12
 800104e:	438a      	bics	r2, r1
 8001050:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001056:	4a11      	ldr	r2, [pc, #68]	@ (800109c <ADC_DMAConvCplt+0xb0>)
 8001058:	4013      	ands	r3, r2
 800105a:	2201      	movs	r2, #1
 800105c:	431a      	orrs	r2, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	639a      	str	r2, [r3, #56]	@ 0x38
 8001062:	e00b      	b.n	800107c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001068:	2220      	movs	r2, #32
 800106a:	431a      	orrs	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	639a      	str	r2, [r3, #56]	@ 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001074:	2201      	movs	r2, #1
 8001076:	431a      	orrs	r2, r3
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	0018      	movs	r0, r3
 8001080:	f7ff fe12 	bl	8000ca8 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001084:	e005      	b.n	8001092 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	0010      	movs	r0, r2
 8001090:	4798      	blx	r3
}
 8001092:	46c0      	nop			@ (mov r8, r8)
 8001094:	46bd      	mov	sp, r7
 8001096:	b004      	add	sp, #16
 8001098:	bd80      	pop	{r7, pc}
 800109a:	46c0      	nop			@ (mov r8, r8)
 800109c:	fffffefe 	.word	0xfffffefe

080010a0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ac:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	0018      	movs	r0, r3
 80010b2:	f7ff fa53 	bl	800055c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80010b6:	46c0      	nop			@ (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b004      	add	sp, #16
 80010bc:	bd80      	pop	{r7, pc}

080010be <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b084      	sub	sp, #16
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ca:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010d0:	2240      	movs	r2, #64	@ 0x40
 80010d2:	431a      	orrs	r2, r3
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010dc:	2204      	movs	r2, #4
 80010de:	431a      	orrs	r2, r3
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	0018      	movs	r0, r3
 80010e8:	f7ff fde6 	bl	8000cb8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80010ec:	46c0      	nop			@ (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	b004      	add	sp, #16
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	0002      	movs	r2, r0
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001100:	1dfb      	adds	r3, r7, #7
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b7f      	cmp	r3, #127	@ 0x7f
 8001106:	d809      	bhi.n	800111c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001108:	1dfb      	adds	r3, r7, #7
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	001a      	movs	r2, r3
 800110e:	231f      	movs	r3, #31
 8001110:	401a      	ands	r2, r3
 8001112:	4b04      	ldr	r3, [pc, #16]	@ (8001124 <__NVIC_EnableIRQ+0x30>)
 8001114:	2101      	movs	r1, #1
 8001116:	4091      	lsls	r1, r2
 8001118:	000a      	movs	r2, r1
 800111a:	601a      	str	r2, [r3, #0]
  }
}
 800111c:	46c0      	nop			@ (mov r8, r8)
 800111e:	46bd      	mov	sp, r7
 8001120:	b002      	add	sp, #8
 8001122:	bd80      	pop	{r7, pc}
 8001124:	e000e100 	.word	0xe000e100

08001128 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001128:	b590      	push	{r4, r7, lr}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	0002      	movs	r2, r0
 8001130:	6039      	str	r1, [r7, #0]
 8001132:	1dfb      	adds	r3, r7, #7
 8001134:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001136:	1dfb      	adds	r3, r7, #7
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b7f      	cmp	r3, #127	@ 0x7f
 800113c:	d828      	bhi.n	8001190 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800113e:	4a2f      	ldr	r2, [pc, #188]	@ (80011fc <__NVIC_SetPriority+0xd4>)
 8001140:	1dfb      	adds	r3, r7, #7
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	b25b      	sxtb	r3, r3
 8001146:	089b      	lsrs	r3, r3, #2
 8001148:	33c0      	adds	r3, #192	@ 0xc0
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	589b      	ldr	r3, [r3, r2]
 800114e:	1dfa      	adds	r2, r7, #7
 8001150:	7812      	ldrb	r2, [r2, #0]
 8001152:	0011      	movs	r1, r2
 8001154:	2203      	movs	r2, #3
 8001156:	400a      	ands	r2, r1
 8001158:	00d2      	lsls	r2, r2, #3
 800115a:	21ff      	movs	r1, #255	@ 0xff
 800115c:	4091      	lsls	r1, r2
 800115e:	000a      	movs	r2, r1
 8001160:	43d2      	mvns	r2, r2
 8001162:	401a      	ands	r2, r3
 8001164:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	019b      	lsls	r3, r3, #6
 800116a:	22ff      	movs	r2, #255	@ 0xff
 800116c:	401a      	ands	r2, r3
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	0018      	movs	r0, r3
 8001174:	2303      	movs	r3, #3
 8001176:	4003      	ands	r3, r0
 8001178:	00db      	lsls	r3, r3, #3
 800117a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800117c:	481f      	ldr	r0, [pc, #124]	@ (80011fc <__NVIC_SetPriority+0xd4>)
 800117e:	1dfb      	adds	r3, r7, #7
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	b25b      	sxtb	r3, r3
 8001184:	089b      	lsrs	r3, r3, #2
 8001186:	430a      	orrs	r2, r1
 8001188:	33c0      	adds	r3, #192	@ 0xc0
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800118e:	e031      	b.n	80011f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001190:	4a1b      	ldr	r2, [pc, #108]	@ (8001200 <__NVIC_SetPriority+0xd8>)
 8001192:	1dfb      	adds	r3, r7, #7
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	0019      	movs	r1, r3
 8001198:	230f      	movs	r3, #15
 800119a:	400b      	ands	r3, r1
 800119c:	3b08      	subs	r3, #8
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	3306      	adds	r3, #6
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	18d3      	adds	r3, r2, r3
 80011a6:	3304      	adds	r3, #4
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	1dfa      	adds	r2, r7, #7
 80011ac:	7812      	ldrb	r2, [r2, #0]
 80011ae:	0011      	movs	r1, r2
 80011b0:	2203      	movs	r2, #3
 80011b2:	400a      	ands	r2, r1
 80011b4:	00d2      	lsls	r2, r2, #3
 80011b6:	21ff      	movs	r1, #255	@ 0xff
 80011b8:	4091      	lsls	r1, r2
 80011ba:	000a      	movs	r2, r1
 80011bc:	43d2      	mvns	r2, r2
 80011be:	401a      	ands	r2, r3
 80011c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	019b      	lsls	r3, r3, #6
 80011c6:	22ff      	movs	r2, #255	@ 0xff
 80011c8:	401a      	ands	r2, r3
 80011ca:	1dfb      	adds	r3, r7, #7
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	0018      	movs	r0, r3
 80011d0:	2303      	movs	r3, #3
 80011d2:	4003      	ands	r3, r0
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011d8:	4809      	ldr	r0, [pc, #36]	@ (8001200 <__NVIC_SetPriority+0xd8>)
 80011da:	1dfb      	adds	r3, r7, #7
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	001c      	movs	r4, r3
 80011e0:	230f      	movs	r3, #15
 80011e2:	4023      	ands	r3, r4
 80011e4:	3b08      	subs	r3, #8
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	430a      	orrs	r2, r1
 80011ea:	3306      	adds	r3, #6
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	18c3      	adds	r3, r0, r3
 80011f0:	3304      	adds	r3, #4
 80011f2:	601a      	str	r2, [r3, #0]
}
 80011f4:	46c0      	nop			@ (mov r8, r8)
 80011f6:	46bd      	mov	sp, r7
 80011f8:	b003      	add	sp, #12
 80011fa:	bd90      	pop	{r4, r7, pc}
 80011fc:	e000e100 	.word	0xe000e100
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	1e5a      	subs	r2, r3, #1
 8001210:	2380      	movs	r3, #128	@ 0x80
 8001212:	045b      	lsls	r3, r3, #17
 8001214:	429a      	cmp	r2, r3
 8001216:	d301      	bcc.n	800121c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001218:	2301      	movs	r3, #1
 800121a:	e010      	b.n	800123e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800121c:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <SysTick_Config+0x44>)
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	3a01      	subs	r2, #1
 8001222:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001224:	2301      	movs	r3, #1
 8001226:	425b      	negs	r3, r3
 8001228:	2103      	movs	r1, #3
 800122a:	0018      	movs	r0, r3
 800122c:	f7ff ff7c 	bl	8001128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001230:	4b05      	ldr	r3, [pc, #20]	@ (8001248 <SysTick_Config+0x44>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001236:	4b04      	ldr	r3, [pc, #16]	@ (8001248 <SysTick_Config+0x44>)
 8001238:	2207      	movs	r2, #7
 800123a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800123c:	2300      	movs	r3, #0
}
 800123e:	0018      	movs	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	b002      	add	sp, #8
 8001244:	bd80      	pop	{r7, pc}
 8001246:	46c0      	nop			@ (mov r8, r8)
 8001248:	e000e010 	.word	0xe000e010

0800124c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	60b9      	str	r1, [r7, #8]
 8001254:	607a      	str	r2, [r7, #4]
 8001256:	210f      	movs	r1, #15
 8001258:	187b      	adds	r3, r7, r1
 800125a:	1c02      	adds	r2, r0, #0
 800125c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	187b      	adds	r3, r7, r1
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	b25b      	sxtb	r3, r3
 8001266:	0011      	movs	r1, r2
 8001268:	0018      	movs	r0, r3
 800126a:	f7ff ff5d 	bl	8001128 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800126e:	46c0      	nop			@ (mov r8, r8)
 8001270:	46bd      	mov	sp, r7
 8001272:	b004      	add	sp, #16
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	0002      	movs	r2, r0
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001282:	1dfb      	adds	r3, r7, #7
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	b25b      	sxtb	r3, r3
 8001288:	0018      	movs	r0, r3
 800128a:	f7ff ff33 	bl	80010f4 <__NVIC_EnableIRQ>
}
 800128e:	46c0      	nop			@ (mov r8, r8)
 8001290:	46bd      	mov	sp, r7
 8001292:	b002      	add	sp, #8
 8001294:	bd80      	pop	{r7, pc}

08001296 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	0018      	movs	r0, r3
 80012a2:	f7ff ffaf 	bl	8001204 <SysTick_Config>
 80012a6:	0003      	movs	r3, r0
}
 80012a8:	0018      	movs	r0, r3
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b002      	add	sp, #8
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d101      	bne.n	80012c6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e036      	b.n	8001334 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2221      	movs	r2, #33	@ 0x21
 80012ca:	2102      	movs	r1, #2
 80012cc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4a18      	ldr	r2, [pc, #96]	@ (800133c <HAL_DMA_Init+0x8c>)
 80012da:	4013      	ands	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80012e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	69db      	ldr	r3, [r3, #28]
 8001304:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	4313      	orrs	r3, r2
 800130a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	68fa      	ldr	r2, [r7, #12]
 8001312:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	0018      	movs	r0, r3
 8001318:	f000 f946 	bl	80015a8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2221      	movs	r2, #33	@ 0x21
 8001326:	2101      	movs	r1, #1
 8001328:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2220      	movs	r2, #32
 800132e:	2100      	movs	r1, #0
 8001330:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001332:	2300      	movs	r3, #0
}
 8001334:	0018      	movs	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	b004      	add	sp, #16
 800133a:	bd80      	pop	{r7, pc}
 800133c:	ffffc00f 	.word	0xffffc00f

08001340 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
 800134c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800134e:	2317      	movs	r3, #23
 8001350:	18fb      	adds	r3, r7, r3
 8001352:	2200      	movs	r2, #0
 8001354:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2220      	movs	r2, #32
 800135a:	5c9b      	ldrb	r3, [r3, r2]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d101      	bne.n	8001364 <HAL_DMA_Start_IT+0x24>
 8001360:	2302      	movs	r3, #2
 8001362:	e04f      	b.n	8001404 <HAL_DMA_Start_IT+0xc4>
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2220      	movs	r2, #32
 8001368:	2101      	movs	r1, #1
 800136a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2221      	movs	r2, #33	@ 0x21
 8001370:	5c9b      	ldrb	r3, [r3, r2]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	2b01      	cmp	r3, #1
 8001376:	d13a      	bne.n	80013ee <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	2221      	movs	r2, #33	@ 0x21
 800137c:	2102      	movs	r1, #2
 800137e:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2200      	movs	r2, #0
 8001384:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2101      	movs	r1, #1
 8001392:	438a      	bics	r2, r1
 8001394:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	68b9      	ldr	r1, [r7, #8]
 800139c:	68f8      	ldr	r0, [r7, #12]
 800139e:	f000 f8d7 	bl	8001550 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d008      	beq.n	80013bc <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	210e      	movs	r1, #14
 80013b6:	430a      	orrs	r2, r1
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	e00f      	b.n	80013dc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	210a      	movs	r1, #10
 80013c8:	430a      	orrs	r2, r1
 80013ca:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2104      	movs	r1, #4
 80013d8:	438a      	bics	r2, r1
 80013da:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2101      	movs	r1, #1
 80013e8:	430a      	orrs	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	e007      	b.n	80013fe <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2220      	movs	r2, #32
 80013f2:	2100      	movs	r1, #0
 80013f4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80013f6:	2317      	movs	r3, #23
 80013f8:	18fb      	adds	r3, r7, r3
 80013fa:	2202      	movs	r2, #2
 80013fc:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80013fe:	2317      	movs	r3, #23
 8001400:	18fb      	adds	r3, r7, r3
 8001402:	781b      	ldrb	r3, [r3, #0]
}
 8001404:	0018      	movs	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	b006      	add	sp, #24
 800140a:	bd80      	pop	{r7, pc}

0800140c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	2204      	movs	r2, #4
 800142a:	409a      	lsls	r2, r3
 800142c:	0013      	movs	r3, r2
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	4013      	ands	r3, r2
 8001432:	d024      	beq.n	800147e <HAL_DMA_IRQHandler+0x72>
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	2204      	movs	r2, #4
 8001438:	4013      	ands	r3, r2
 800143a:	d020      	beq.n	800147e <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2220      	movs	r2, #32
 8001444:	4013      	ands	r3, r2
 8001446:	d107      	bne.n	8001458 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2104      	movs	r1, #4
 8001454:	438a      	bics	r2, r1
 8001456:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001460:	2104      	movs	r1, #4
 8001462:	4091      	lsls	r1, r2
 8001464:	000a      	movs	r2, r1
 8001466:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800146c:	2b00      	cmp	r3, #0
 800146e:	d100      	bne.n	8001472 <HAL_DMA_IRQHandler+0x66>
 8001470:	e06a      	b.n	8001548 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	0010      	movs	r0, r2
 800147a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800147c:	e064      	b.n	8001548 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001482:	2202      	movs	r2, #2
 8001484:	409a      	lsls	r2, r3
 8001486:	0013      	movs	r3, r2
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4013      	ands	r3, r2
 800148c:	d02b      	beq.n	80014e6 <HAL_DMA_IRQHandler+0xda>
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	2202      	movs	r2, #2
 8001492:	4013      	ands	r3, r2
 8001494:	d027      	beq.n	80014e6 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2220      	movs	r2, #32
 800149e:	4013      	ands	r3, r2
 80014a0:	d10b      	bne.n	80014ba <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	210a      	movs	r1, #10
 80014ae:	438a      	bics	r2, r1
 80014b0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2221      	movs	r2, #33	@ 0x21
 80014b6:	2101      	movs	r1, #1
 80014b8:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014c2:	2102      	movs	r1, #2
 80014c4:	4091      	lsls	r1, r2
 80014c6:	000a      	movs	r2, r1
 80014c8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2220      	movs	r2, #32
 80014ce:	2100      	movs	r1, #0
 80014d0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d036      	beq.n	8001548 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	0010      	movs	r0, r2
 80014e2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80014e4:	e030      	b.n	8001548 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	2208      	movs	r2, #8
 80014ec:	409a      	lsls	r2, r3
 80014ee:	0013      	movs	r3, r2
 80014f0:	68fa      	ldr	r2, [r7, #12]
 80014f2:	4013      	ands	r3, r2
 80014f4:	d028      	beq.n	8001548 <HAL_DMA_IRQHandler+0x13c>
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	2208      	movs	r2, #8
 80014fa:	4013      	ands	r3, r2
 80014fc:	d024      	beq.n	8001548 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	210e      	movs	r1, #14
 800150a:	438a      	bics	r2, r1
 800150c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001516:	2101      	movs	r1, #1
 8001518:	4091      	lsls	r1, r2
 800151a:	000a      	movs	r2, r1
 800151c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2201      	movs	r2, #1
 8001522:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2221      	movs	r2, #33	@ 0x21
 8001528:	2101      	movs	r1, #1
 800152a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2220      	movs	r2, #32
 8001530:	2100      	movs	r1, #0
 8001532:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001538:	2b00      	cmp	r3, #0
 800153a:	d005      	beq.n	8001548 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	0010      	movs	r0, r2
 8001544:	4798      	blx	r3
    }
  }
}
 8001546:	e7ff      	b.n	8001548 <HAL_DMA_IRQHandler+0x13c>
 8001548:	46c0      	nop			@ (mov r8, r8)
 800154a:	46bd      	mov	sp, r7
 800154c:	b004      	add	sp, #16
 800154e:	bd80      	pop	{r7, pc}

08001550 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
 800155c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001566:	2101      	movs	r1, #1
 8001568:	4091      	lsls	r1, r2
 800156a:	000a      	movs	r2, r1
 800156c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	683a      	ldr	r2, [r7, #0]
 8001574:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	2b10      	cmp	r3, #16
 800157c:	d108      	bne.n	8001590 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800158e:	e007      	b.n	80015a0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68ba      	ldr	r2, [r7, #8]
 8001596:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	60da      	str	r2, [r3, #12]
}
 80015a0:	46c0      	nop			@ (mov r8, r8)
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b004      	add	sp, #16
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a08      	ldr	r2, [pc, #32]	@ (80015d8 <DMA_CalcBaseAndBitshift+0x30>)
 80015b6:	4694      	mov	ip, r2
 80015b8:	4463      	add	r3, ip
 80015ba:	2114      	movs	r1, #20
 80015bc:	0018      	movs	r0, r3
 80015be:	f7fe fda3 	bl	8000108 <__udivsi3>
 80015c2:	0003      	movs	r3, r0
 80015c4:	009a      	lsls	r2, r3, #2
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a03      	ldr	r2, [pc, #12]	@ (80015dc <DMA_CalcBaseAndBitshift+0x34>)
 80015ce:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 80015d0:	46c0      	nop			@ (mov r8, r8)
 80015d2:	46bd      	mov	sp, r7
 80015d4:	b002      	add	sp, #8
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	bffdfff8 	.word	0xbffdfff8
 80015dc:	40020000 	.word	0x40020000

080015e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ee:	e149      	b.n	8001884 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2101      	movs	r1, #1
 80015f6:	697a      	ldr	r2, [r7, #20]
 80015f8:	4091      	lsls	r1, r2
 80015fa:	000a      	movs	r2, r1
 80015fc:	4013      	ands	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d100      	bne.n	8001608 <HAL_GPIO_Init+0x28>
 8001606:	e13a      	b.n	800187e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	2203      	movs	r2, #3
 800160e:	4013      	ands	r3, r2
 8001610:	2b01      	cmp	r3, #1
 8001612:	d005      	beq.n	8001620 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	2203      	movs	r2, #3
 800161a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800161c:	2b02      	cmp	r3, #2
 800161e:	d130      	bne.n	8001682 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	409a      	lsls	r2, r3
 800162e:	0013      	movs	r3, r2
 8001630:	43da      	mvns	r2, r3
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	4013      	ands	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68da      	ldr	r2, [r3, #12]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	409a      	lsls	r2, r3
 8001642:	0013      	movs	r3, r2
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001656:	2201      	movs	r2, #1
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	409a      	lsls	r2, r3
 800165c:	0013      	movs	r3, r2
 800165e:	43da      	mvns	r2, r3
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	091b      	lsrs	r3, r3, #4
 800166c:	2201      	movs	r2, #1
 800166e:	401a      	ands	r2, r3
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	409a      	lsls	r2, r3
 8001674:	0013      	movs	r3, r2
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	4313      	orrs	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2203      	movs	r2, #3
 8001688:	4013      	ands	r3, r2
 800168a:	2b03      	cmp	r3, #3
 800168c:	d017      	beq.n	80016be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	2203      	movs	r2, #3
 800169a:	409a      	lsls	r2, r3
 800169c:	0013      	movs	r3, r2
 800169e:	43da      	mvns	r2, r3
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	4013      	ands	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	689a      	ldr	r2, [r3, #8]
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	409a      	lsls	r2, r3
 80016b0:	0013      	movs	r3, r2
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2203      	movs	r2, #3
 80016c4:	4013      	ands	r3, r2
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d123      	bne.n	8001712 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	08da      	lsrs	r2, r3, #3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3208      	adds	r2, #8
 80016d2:	0092      	lsls	r2, r2, #2
 80016d4:	58d3      	ldr	r3, [r2, r3]
 80016d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	2207      	movs	r2, #7
 80016dc:	4013      	ands	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	220f      	movs	r2, #15
 80016e2:	409a      	lsls	r2, r3
 80016e4:	0013      	movs	r3, r2
 80016e6:	43da      	mvns	r2, r3
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	4013      	ands	r3, r2
 80016ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	691a      	ldr	r2, [r3, #16]
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	2107      	movs	r1, #7
 80016f6:	400b      	ands	r3, r1
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	409a      	lsls	r2, r3
 80016fc:	0013      	movs	r3, r2
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	08da      	lsrs	r2, r3, #3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3208      	adds	r2, #8
 800170c:	0092      	lsls	r2, r2, #2
 800170e:	6939      	ldr	r1, [r7, #16]
 8001710:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	2203      	movs	r2, #3
 800171e:	409a      	lsls	r2, r3
 8001720:	0013      	movs	r3, r2
 8001722:	43da      	mvns	r2, r3
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	4013      	ands	r3, r2
 8001728:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	2203      	movs	r2, #3
 8001730:	401a      	ands	r2, r3
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	409a      	lsls	r2, r3
 8001738:	0013      	movs	r3, r2
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	4313      	orrs	r3, r2
 800173e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685a      	ldr	r2, [r3, #4]
 800174a:	23c0      	movs	r3, #192	@ 0xc0
 800174c:	029b      	lsls	r3, r3, #10
 800174e:	4013      	ands	r3, r2
 8001750:	d100      	bne.n	8001754 <HAL_GPIO_Init+0x174>
 8001752:	e094      	b.n	800187e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001754:	4b51      	ldr	r3, [pc, #324]	@ (800189c <HAL_GPIO_Init+0x2bc>)
 8001756:	699a      	ldr	r2, [r3, #24]
 8001758:	4b50      	ldr	r3, [pc, #320]	@ (800189c <HAL_GPIO_Init+0x2bc>)
 800175a:	2101      	movs	r1, #1
 800175c:	430a      	orrs	r2, r1
 800175e:	619a      	str	r2, [r3, #24]
 8001760:	4b4e      	ldr	r3, [pc, #312]	@ (800189c <HAL_GPIO_Init+0x2bc>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	2201      	movs	r2, #1
 8001766:	4013      	ands	r3, r2
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800176c:	4a4c      	ldr	r2, [pc, #304]	@ (80018a0 <HAL_GPIO_Init+0x2c0>)
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	089b      	lsrs	r3, r3, #2
 8001772:	3302      	adds	r3, #2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	589b      	ldr	r3, [r3, r2]
 8001778:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	2203      	movs	r2, #3
 800177e:	4013      	ands	r3, r2
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	220f      	movs	r2, #15
 8001784:	409a      	lsls	r2, r3
 8001786:	0013      	movs	r3, r2
 8001788:	43da      	mvns	r2, r3
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4013      	ands	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	2390      	movs	r3, #144	@ 0x90
 8001794:	05db      	lsls	r3, r3, #23
 8001796:	429a      	cmp	r2, r3
 8001798:	d00d      	beq.n	80017b6 <HAL_GPIO_Init+0x1d6>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a41      	ldr	r2, [pc, #260]	@ (80018a4 <HAL_GPIO_Init+0x2c4>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d007      	beq.n	80017b2 <HAL_GPIO_Init+0x1d2>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a40      	ldr	r2, [pc, #256]	@ (80018a8 <HAL_GPIO_Init+0x2c8>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d101      	bne.n	80017ae <HAL_GPIO_Init+0x1ce>
 80017aa:	2302      	movs	r3, #2
 80017ac:	e004      	b.n	80017b8 <HAL_GPIO_Init+0x1d8>
 80017ae:	2305      	movs	r3, #5
 80017b0:	e002      	b.n	80017b8 <HAL_GPIO_Init+0x1d8>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e000      	b.n	80017b8 <HAL_GPIO_Init+0x1d8>
 80017b6:	2300      	movs	r3, #0
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	2103      	movs	r1, #3
 80017bc:	400a      	ands	r2, r1
 80017be:	0092      	lsls	r2, r2, #2
 80017c0:	4093      	lsls	r3, r2
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017c8:	4935      	ldr	r1, [pc, #212]	@ (80018a0 <HAL_GPIO_Init+0x2c0>)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	089b      	lsrs	r3, r3, #2
 80017ce:	3302      	adds	r3, #2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017d6:	4b35      	ldr	r3, [pc, #212]	@ (80018ac <HAL_GPIO_Init+0x2cc>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	43da      	mvns	r2, r3
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	4013      	ands	r3, r2
 80017e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685a      	ldr	r2, [r3, #4]
 80017ea:	2380      	movs	r3, #128	@ 0x80
 80017ec:	035b      	lsls	r3, r3, #13
 80017ee:	4013      	ands	r3, r2
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80017fa:	4b2c      	ldr	r3, [pc, #176]	@ (80018ac <HAL_GPIO_Init+0x2cc>)
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001800:	4b2a      	ldr	r3, [pc, #168]	@ (80018ac <HAL_GPIO_Init+0x2cc>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	43da      	mvns	r2, r3
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	4013      	ands	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685a      	ldr	r2, [r3, #4]
 8001814:	2380      	movs	r3, #128	@ 0x80
 8001816:	039b      	lsls	r3, r3, #14
 8001818:	4013      	ands	r3, r2
 800181a:	d003      	beq.n	8001824 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	4313      	orrs	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001824:	4b21      	ldr	r3, [pc, #132]	@ (80018ac <HAL_GPIO_Init+0x2cc>)
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800182a:	4b20      	ldr	r3, [pc, #128]	@ (80018ac <HAL_GPIO_Init+0x2cc>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	43da      	mvns	r2, r3
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4013      	ands	r3, r2
 8001838:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	2380      	movs	r3, #128	@ 0x80
 8001840:	029b      	lsls	r3, r3, #10
 8001842:	4013      	ands	r3, r2
 8001844:	d003      	beq.n	800184e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	4313      	orrs	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800184e:	4b17      	ldr	r3, [pc, #92]	@ (80018ac <HAL_GPIO_Init+0x2cc>)
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001854:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <HAL_GPIO_Init+0x2cc>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	43da      	mvns	r2, r3
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	4013      	ands	r3, r2
 8001862:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685a      	ldr	r2, [r3, #4]
 8001868:	2380      	movs	r3, #128	@ 0x80
 800186a:	025b      	lsls	r3, r3, #9
 800186c:	4013      	ands	r3, r2
 800186e:	d003      	beq.n	8001878 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001870:	693a      	ldr	r2, [r7, #16]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <HAL_GPIO_Init+0x2cc>)
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	3301      	adds	r3, #1
 8001882:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	40da      	lsrs	r2, r3
 800188c:	1e13      	subs	r3, r2, #0
 800188e:	d000      	beq.n	8001892 <HAL_GPIO_Init+0x2b2>
 8001890:	e6ae      	b.n	80015f0 <HAL_GPIO_Init+0x10>
  } 
}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	46c0      	nop			@ (mov r8, r8)
 8001896:	46bd      	mov	sp, r7
 8001898:	b006      	add	sp, #24
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40021000 	.word	0x40021000
 80018a0:	40010000 	.word	0x40010000
 80018a4:	48000400 	.word	0x48000400
 80018a8:	48000800 	.word	0x48000800
 80018ac:	40010400 	.word	0x40010400

080018b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b088      	sub	sp, #32
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e301      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2201      	movs	r2, #1
 80018c8:	4013      	ands	r3, r2
 80018ca:	d100      	bne.n	80018ce <HAL_RCC_OscConfig+0x1e>
 80018cc:	e08d      	b.n	80019ea <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80018ce:	4bc3      	ldr	r3, [pc, #780]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	220c      	movs	r2, #12
 80018d4:	4013      	ands	r3, r2
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d00e      	beq.n	80018f8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018da:	4bc0      	ldr	r3, [pc, #768]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	220c      	movs	r2, #12
 80018e0:	4013      	ands	r3, r2
 80018e2:	2b08      	cmp	r3, #8
 80018e4:	d116      	bne.n	8001914 <HAL_RCC_OscConfig+0x64>
 80018e6:	4bbd      	ldr	r3, [pc, #756]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	2380      	movs	r3, #128	@ 0x80
 80018ec:	025b      	lsls	r3, r3, #9
 80018ee:	401a      	ands	r2, r3
 80018f0:	2380      	movs	r3, #128	@ 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d10d      	bne.n	8001914 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f8:	4bb8      	ldr	r3, [pc, #736]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	2380      	movs	r3, #128	@ 0x80
 80018fe:	029b      	lsls	r3, r3, #10
 8001900:	4013      	ands	r3, r2
 8001902:	d100      	bne.n	8001906 <HAL_RCC_OscConfig+0x56>
 8001904:	e070      	b.n	80019e8 <HAL_RCC_OscConfig+0x138>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d000      	beq.n	8001910 <HAL_RCC_OscConfig+0x60>
 800190e:	e06b      	b.n	80019e8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e2d8      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d107      	bne.n	800192c <HAL_RCC_OscConfig+0x7c>
 800191c:	4baf      	ldr	r3, [pc, #700]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	4bae      	ldr	r3, [pc, #696]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001922:	2180      	movs	r1, #128	@ 0x80
 8001924:	0249      	lsls	r1, r1, #9
 8001926:	430a      	orrs	r2, r1
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	e02f      	b.n	800198c <HAL_RCC_OscConfig+0xdc>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d10c      	bne.n	800194e <HAL_RCC_OscConfig+0x9e>
 8001934:	4ba9      	ldr	r3, [pc, #676]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4ba8      	ldr	r3, [pc, #672]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 800193a:	49a9      	ldr	r1, [pc, #676]	@ (8001be0 <HAL_RCC_OscConfig+0x330>)
 800193c:	400a      	ands	r2, r1
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	4ba6      	ldr	r3, [pc, #664]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	4ba5      	ldr	r3, [pc, #660]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001946:	49a7      	ldr	r1, [pc, #668]	@ (8001be4 <HAL_RCC_OscConfig+0x334>)
 8001948:	400a      	ands	r2, r1
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	e01e      	b.n	800198c <HAL_RCC_OscConfig+0xdc>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2b05      	cmp	r3, #5
 8001954:	d10e      	bne.n	8001974 <HAL_RCC_OscConfig+0xc4>
 8001956:	4ba1      	ldr	r3, [pc, #644]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4ba0      	ldr	r3, [pc, #640]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 800195c:	2180      	movs	r1, #128	@ 0x80
 800195e:	02c9      	lsls	r1, r1, #11
 8001960:	430a      	orrs	r2, r1
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	4b9d      	ldr	r3, [pc, #628]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4b9c      	ldr	r3, [pc, #624]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 800196a:	2180      	movs	r1, #128	@ 0x80
 800196c:	0249      	lsls	r1, r1, #9
 800196e:	430a      	orrs	r2, r1
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	e00b      	b.n	800198c <HAL_RCC_OscConfig+0xdc>
 8001974:	4b99      	ldr	r3, [pc, #612]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	4b98      	ldr	r3, [pc, #608]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 800197a:	4999      	ldr	r1, [pc, #612]	@ (8001be0 <HAL_RCC_OscConfig+0x330>)
 800197c:	400a      	ands	r2, r1
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	4b96      	ldr	r3, [pc, #600]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	4b95      	ldr	r3, [pc, #596]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001986:	4997      	ldr	r1, [pc, #604]	@ (8001be4 <HAL_RCC_OscConfig+0x334>)
 8001988:	400a      	ands	r2, r1
 800198a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d014      	beq.n	80019be <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001994:	f7fe ffbc 	bl	8000910 <HAL_GetTick>
 8001998:	0003      	movs	r3, r0
 800199a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800199e:	f7fe ffb7 	bl	8000910 <HAL_GetTick>
 80019a2:	0002      	movs	r2, r0
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b64      	cmp	r3, #100	@ 0x64
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e28a      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019b0:	4b8a      	ldr	r3, [pc, #552]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	2380      	movs	r3, #128	@ 0x80
 80019b6:	029b      	lsls	r3, r3, #10
 80019b8:	4013      	ands	r3, r2
 80019ba:	d0f0      	beq.n	800199e <HAL_RCC_OscConfig+0xee>
 80019bc:	e015      	b.n	80019ea <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019be:	f7fe ffa7 	bl	8000910 <HAL_GetTick>
 80019c2:	0003      	movs	r3, r0
 80019c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019c8:	f7fe ffa2 	bl	8000910 <HAL_GetTick>
 80019cc:	0002      	movs	r2, r0
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b64      	cmp	r3, #100	@ 0x64
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e275      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019da:	4b80      	ldr	r3, [pc, #512]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	2380      	movs	r3, #128	@ 0x80
 80019e0:	029b      	lsls	r3, r3, #10
 80019e2:	4013      	ands	r3, r2
 80019e4:	d1f0      	bne.n	80019c8 <HAL_RCC_OscConfig+0x118>
 80019e6:	e000      	b.n	80019ea <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019e8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2202      	movs	r2, #2
 80019f0:	4013      	ands	r3, r2
 80019f2:	d100      	bne.n	80019f6 <HAL_RCC_OscConfig+0x146>
 80019f4:	e069      	b.n	8001aca <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80019f6:	4b79      	ldr	r3, [pc, #484]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	220c      	movs	r2, #12
 80019fc:	4013      	ands	r3, r2
 80019fe:	d00b      	beq.n	8001a18 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a00:	4b76      	ldr	r3, [pc, #472]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	220c      	movs	r2, #12
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d11c      	bne.n	8001a46 <HAL_RCC_OscConfig+0x196>
 8001a0c:	4b73      	ldr	r3, [pc, #460]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	685a      	ldr	r2, [r3, #4]
 8001a10:	2380      	movs	r3, #128	@ 0x80
 8001a12:	025b      	lsls	r3, r3, #9
 8001a14:	4013      	ands	r3, r2
 8001a16:	d116      	bne.n	8001a46 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a18:	4b70      	ldr	r3, [pc, #448]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2202      	movs	r2, #2
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d005      	beq.n	8001a2e <HAL_RCC_OscConfig+0x17e>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d001      	beq.n	8001a2e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e24b      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a2e:	4b6b      	ldr	r3, [pc, #428]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	22f8      	movs	r2, #248	@ 0xf8
 8001a34:	4393      	bics	r3, r2
 8001a36:	0019      	movs	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	691b      	ldr	r3, [r3, #16]
 8001a3c:	00da      	lsls	r2, r3, #3
 8001a3e:	4b67      	ldr	r3, [pc, #412]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a40:	430a      	orrs	r2, r1
 8001a42:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a44:	e041      	b.n	8001aca <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d024      	beq.n	8001a98 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a4e:	4b63      	ldr	r3, [pc, #396]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	4b62      	ldr	r3, [pc, #392]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a54:	2101      	movs	r1, #1
 8001a56:	430a      	orrs	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5a:	f7fe ff59 	bl	8000910 <HAL_GetTick>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a64:	f7fe ff54 	bl	8000910 <HAL_GetTick>
 8001a68:	0002      	movs	r2, r0
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e227      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a76:	4b59      	ldr	r3, [pc, #356]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d0f1      	beq.n	8001a64 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a80:	4b56      	ldr	r3, [pc, #344]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	22f8      	movs	r2, #248	@ 0xf8
 8001a86:	4393      	bics	r3, r2
 8001a88:	0019      	movs	r1, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	00da      	lsls	r2, r3, #3
 8001a90:	4b52      	ldr	r3, [pc, #328]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a92:	430a      	orrs	r2, r1
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	e018      	b.n	8001aca <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a98:	4b50      	ldr	r3, [pc, #320]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4b4f      	ldr	r3, [pc, #316]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	438a      	bics	r2, r1
 8001aa2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa4:	f7fe ff34 	bl	8000910 <HAL_GetTick>
 8001aa8:	0003      	movs	r3, r0
 8001aaa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001aae:	f7fe ff2f 	bl	8000910 <HAL_GetTick>
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e202      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac0:	4b46      	ldr	r3, [pc, #280]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d1f1      	bne.n	8001aae <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2208      	movs	r2, #8
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	d036      	beq.n	8001b42 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69db      	ldr	r3, [r3, #28]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d019      	beq.n	8001b10 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001adc:	4b3f      	ldr	r3, [pc, #252]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001ade:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ae0:	4b3e      	ldr	r3, [pc, #248]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae8:	f7fe ff12 	bl	8000910 <HAL_GetTick>
 8001aec:	0003      	movs	r3, r0
 8001aee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001af2:	f7fe ff0d 	bl	8000910 <HAL_GetTick>
 8001af6:	0002      	movs	r2, r0
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e1e0      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b04:	4b35      	ldr	r3, [pc, #212]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b08:	2202      	movs	r2, #2
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d0f1      	beq.n	8001af2 <HAL_RCC_OscConfig+0x242>
 8001b0e:	e018      	b.n	8001b42 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b10:	4b32      	ldr	r3, [pc, #200]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001b12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b14:	4b31      	ldr	r3, [pc, #196]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001b16:	2101      	movs	r1, #1
 8001b18:	438a      	bics	r2, r1
 8001b1a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b1c:	f7fe fef8 	bl	8000910 <HAL_GetTick>
 8001b20:	0003      	movs	r3, r0
 8001b22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b24:	e008      	b.n	8001b38 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b26:	f7fe fef3 	bl	8000910 <HAL_GetTick>
 8001b2a:	0002      	movs	r2, r0
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e1c6      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b38:	4b28      	ldr	r3, [pc, #160]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d1f1      	bne.n	8001b26 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2204      	movs	r2, #4
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d100      	bne.n	8001b4e <HAL_RCC_OscConfig+0x29e>
 8001b4c:	e0b4      	b.n	8001cb8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b4e:	201f      	movs	r0, #31
 8001b50:	183b      	adds	r3, r7, r0
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b56:	4b21      	ldr	r3, [pc, #132]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001b58:	69da      	ldr	r2, [r3, #28]
 8001b5a:	2380      	movs	r3, #128	@ 0x80
 8001b5c:	055b      	lsls	r3, r3, #21
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d110      	bne.n	8001b84 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b62:	4b1e      	ldr	r3, [pc, #120]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001b64:	69da      	ldr	r2, [r3, #28]
 8001b66:	4b1d      	ldr	r3, [pc, #116]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001b68:	2180      	movs	r1, #128	@ 0x80
 8001b6a:	0549      	lsls	r1, r1, #21
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	61da      	str	r2, [r3, #28]
 8001b70:	4b1a      	ldr	r3, [pc, #104]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001b72:	69da      	ldr	r2, [r3, #28]
 8001b74:	2380      	movs	r3, #128	@ 0x80
 8001b76:	055b      	lsls	r3, r3, #21
 8001b78:	4013      	ands	r3, r2
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001b7e:	183b      	adds	r3, r7, r0
 8001b80:	2201      	movs	r2, #1
 8001b82:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b84:	4b18      	ldr	r3, [pc, #96]	@ (8001be8 <HAL_RCC_OscConfig+0x338>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	2380      	movs	r3, #128	@ 0x80
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d11a      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b90:	4b15      	ldr	r3, [pc, #84]	@ (8001be8 <HAL_RCC_OscConfig+0x338>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	4b14      	ldr	r3, [pc, #80]	@ (8001be8 <HAL_RCC_OscConfig+0x338>)
 8001b96:	2180      	movs	r1, #128	@ 0x80
 8001b98:	0049      	lsls	r1, r1, #1
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9e:	f7fe feb7 	bl	8000910 <HAL_GetTick>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba8:	f7fe feb2 	bl	8000910 <HAL_GetTick>
 8001bac:	0002      	movs	r2, r0
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	@ 0x64
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e185      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <HAL_RCC_OscConfig+0x338>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	2380      	movs	r3, #128	@ 0x80
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d0f0      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d10e      	bne.n	8001bec <HAL_RCC_OscConfig+0x33c>
 8001bce:	4b03      	ldr	r3, [pc, #12]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001bd0:	6a1a      	ldr	r2, [r3, #32]
 8001bd2:	4b02      	ldr	r3, [pc, #8]	@ (8001bdc <HAL_RCC_OscConfig+0x32c>)
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	621a      	str	r2, [r3, #32]
 8001bda:	e035      	b.n	8001c48 <HAL_RCC_OscConfig+0x398>
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	fffeffff 	.word	0xfffeffff
 8001be4:	fffbffff 	.word	0xfffbffff
 8001be8:	40007000 	.word	0x40007000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d10c      	bne.n	8001c0e <HAL_RCC_OscConfig+0x35e>
 8001bf4:	4bb6      	ldr	r3, [pc, #728]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001bf6:	6a1a      	ldr	r2, [r3, #32]
 8001bf8:	4bb5      	ldr	r3, [pc, #724]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	438a      	bics	r2, r1
 8001bfe:	621a      	str	r2, [r3, #32]
 8001c00:	4bb3      	ldr	r3, [pc, #716]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c02:	6a1a      	ldr	r2, [r3, #32]
 8001c04:	4bb2      	ldr	r3, [pc, #712]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c06:	2104      	movs	r1, #4
 8001c08:	438a      	bics	r2, r1
 8001c0a:	621a      	str	r2, [r3, #32]
 8001c0c:	e01c      	b.n	8001c48 <HAL_RCC_OscConfig+0x398>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	2b05      	cmp	r3, #5
 8001c14:	d10c      	bne.n	8001c30 <HAL_RCC_OscConfig+0x380>
 8001c16:	4bae      	ldr	r3, [pc, #696]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c18:	6a1a      	ldr	r2, [r3, #32]
 8001c1a:	4bad      	ldr	r3, [pc, #692]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c1c:	2104      	movs	r1, #4
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	621a      	str	r2, [r3, #32]
 8001c22:	4bab      	ldr	r3, [pc, #684]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c24:	6a1a      	ldr	r2, [r3, #32]
 8001c26:	4baa      	ldr	r3, [pc, #680]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c28:	2101      	movs	r1, #1
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	621a      	str	r2, [r3, #32]
 8001c2e:	e00b      	b.n	8001c48 <HAL_RCC_OscConfig+0x398>
 8001c30:	4ba7      	ldr	r3, [pc, #668]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c32:	6a1a      	ldr	r2, [r3, #32]
 8001c34:	4ba6      	ldr	r3, [pc, #664]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c36:	2101      	movs	r1, #1
 8001c38:	438a      	bics	r2, r1
 8001c3a:	621a      	str	r2, [r3, #32]
 8001c3c:	4ba4      	ldr	r3, [pc, #656]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c3e:	6a1a      	ldr	r2, [r3, #32]
 8001c40:	4ba3      	ldr	r3, [pc, #652]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c42:	2104      	movs	r1, #4
 8001c44:	438a      	bics	r2, r1
 8001c46:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d014      	beq.n	8001c7a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c50:	f7fe fe5e 	bl	8000910 <HAL_GetTick>
 8001c54:	0003      	movs	r3, r0
 8001c56:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c58:	e009      	b.n	8001c6e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c5a:	f7fe fe59 	bl	8000910 <HAL_GetTick>
 8001c5e:	0002      	movs	r2, r0
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	4a9b      	ldr	r2, [pc, #620]	@ (8001ed4 <HAL_RCC_OscConfig+0x624>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e12b      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c6e:	4b98      	ldr	r3, [pc, #608]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	2202      	movs	r2, #2
 8001c74:	4013      	ands	r3, r2
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCC_OscConfig+0x3aa>
 8001c78:	e013      	b.n	8001ca2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7a:	f7fe fe49 	bl	8000910 <HAL_GetTick>
 8001c7e:	0003      	movs	r3, r0
 8001c80:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c82:	e009      	b.n	8001c98 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c84:	f7fe fe44 	bl	8000910 <HAL_GetTick>
 8001c88:	0002      	movs	r2, r0
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	4a91      	ldr	r2, [pc, #580]	@ (8001ed4 <HAL_RCC_OscConfig+0x624>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e116      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c98:	4b8d      	ldr	r3, [pc, #564]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d1f0      	bne.n	8001c84 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ca2:	231f      	movs	r3, #31
 8001ca4:	18fb      	adds	r3, r7, r3
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d105      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cac:	4b88      	ldr	r3, [pc, #544]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001cae:	69da      	ldr	r2, [r3, #28]
 8001cb0:	4b87      	ldr	r3, [pc, #540]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001cb2:	4989      	ldr	r1, [pc, #548]	@ (8001ed8 <HAL_RCC_OscConfig+0x628>)
 8001cb4:	400a      	ands	r2, r1
 8001cb6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2210      	movs	r2, #16
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d063      	beq.n	8001d8a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d12a      	bne.n	8001d20 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001cca:	4b81      	ldr	r3, [pc, #516]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001ccc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cce:	4b80      	ldr	r3, [pc, #512]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001cd0:	2104      	movs	r1, #4
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001cd6:	4b7e      	ldr	r3, [pc, #504]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001cd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cda:	4b7d      	ldr	r3, [pc, #500]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001cdc:	2101      	movs	r1, #1
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce2:	f7fe fe15 	bl	8000910 <HAL_GetTick>
 8001ce6:	0003      	movs	r3, r0
 8001ce8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001cec:	f7fe fe10 	bl	8000910 <HAL_GetTick>
 8001cf0:	0002      	movs	r2, r0
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e0e3      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001cfe:	4b74      	ldr	r3, [pc, #464]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d02:	2202      	movs	r2, #2
 8001d04:	4013      	ands	r3, r2
 8001d06:	d0f1      	beq.n	8001cec <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001d08:	4b71      	ldr	r3, [pc, #452]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d0c:	22f8      	movs	r2, #248	@ 0xf8
 8001d0e:	4393      	bics	r3, r2
 8001d10:	0019      	movs	r1, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	699b      	ldr	r3, [r3, #24]
 8001d16:	00da      	lsls	r2, r3, #3
 8001d18:	4b6d      	ldr	r3, [pc, #436]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d1e:	e034      	b.n	8001d8a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	3305      	adds	r3, #5
 8001d26:	d111      	bne.n	8001d4c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001d28:	4b69      	ldr	r3, [pc, #420]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d2c:	4b68      	ldr	r3, [pc, #416]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d2e:	2104      	movs	r1, #4
 8001d30:	438a      	bics	r2, r1
 8001d32:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001d34:	4b66      	ldr	r3, [pc, #408]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d38:	22f8      	movs	r2, #248	@ 0xf8
 8001d3a:	4393      	bics	r3, r2
 8001d3c:	0019      	movs	r1, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	00da      	lsls	r2, r3, #3
 8001d44:	4b62      	ldr	r3, [pc, #392]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d46:	430a      	orrs	r2, r1
 8001d48:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d4a:	e01e      	b.n	8001d8a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001d4c:	4b60      	ldr	r3, [pc, #384]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d50:	4b5f      	ldr	r3, [pc, #380]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d52:	2104      	movs	r1, #4
 8001d54:	430a      	orrs	r2, r1
 8001d56:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001d58:	4b5d      	ldr	r3, [pc, #372]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d5c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d5e:	2101      	movs	r1, #1
 8001d60:	438a      	bics	r2, r1
 8001d62:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d64:	f7fe fdd4 	bl	8000910 <HAL_GetTick>
 8001d68:	0003      	movs	r3, r0
 8001d6a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001d6e:	f7fe fdcf 	bl	8000910 <HAL_GetTick>
 8001d72:	0002      	movs	r2, r0
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e0a2      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001d80:	4b53      	ldr	r3, [pc, #332]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d84:	2202      	movs	r2, #2
 8001d86:	4013      	ands	r3, r2
 8001d88:	d1f1      	bne.n	8001d6e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d100      	bne.n	8001d94 <HAL_RCC_OscConfig+0x4e4>
 8001d92:	e097      	b.n	8001ec4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d94:	4b4e      	ldr	r3, [pc, #312]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	220c      	movs	r2, #12
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d100      	bne.n	8001da2 <HAL_RCC_OscConfig+0x4f2>
 8001da0:	e06b      	b.n	8001e7a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d14c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001daa:	4b49      	ldr	r3, [pc, #292]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	4b48      	ldr	r3, [pc, #288]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001db0:	494a      	ldr	r1, [pc, #296]	@ (8001edc <HAL_RCC_OscConfig+0x62c>)
 8001db2:	400a      	ands	r2, r1
 8001db4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db6:	f7fe fdab 	bl	8000910 <HAL_GetTick>
 8001dba:	0003      	movs	r3, r0
 8001dbc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dc0:	f7fe fda6 	bl	8000910 <HAL_GetTick>
 8001dc4:	0002      	movs	r2, r0
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e079      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	2380      	movs	r3, #128	@ 0x80
 8001dd8:	049b      	lsls	r3, r3, #18
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d1f0      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dde:	4b3c      	ldr	r3, [pc, #240]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de2:	220f      	movs	r2, #15
 8001de4:	4393      	bics	r3, r2
 8001de6:	0019      	movs	r1, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dec:	4b38      	ldr	r3, [pc, #224]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001dee:	430a      	orrs	r2, r1
 8001df0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001df2:	4b37      	ldr	r3, [pc, #220]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	4a3a      	ldr	r2, [pc, #232]	@ (8001ee0 <HAL_RCC_OscConfig+0x630>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	0019      	movs	r1, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e04:	431a      	orrs	r2, r3
 8001e06:	4b32      	ldr	r3, [pc, #200]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e0c:	4b30      	ldr	r3, [pc, #192]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e12:	2180      	movs	r1, #128	@ 0x80
 8001e14:	0449      	lsls	r1, r1, #17
 8001e16:	430a      	orrs	r2, r1
 8001e18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1a:	f7fe fd79 	bl	8000910 <HAL_GetTick>
 8001e1e:	0003      	movs	r3, r0
 8001e20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e24:	f7fe fd74 	bl	8000910 <HAL_GetTick>
 8001e28:	0002      	movs	r2, r0
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e047      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e36:	4b26      	ldr	r3, [pc, #152]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	2380      	movs	r3, #128	@ 0x80
 8001e3c:	049b      	lsls	r3, r3, #18
 8001e3e:	4013      	ands	r3, r2
 8001e40:	d0f0      	beq.n	8001e24 <HAL_RCC_OscConfig+0x574>
 8001e42:	e03f      	b.n	8001ec4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e44:	4b22      	ldr	r3, [pc, #136]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b21      	ldr	r3, [pc, #132]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e4a:	4924      	ldr	r1, [pc, #144]	@ (8001edc <HAL_RCC_OscConfig+0x62c>)
 8001e4c:	400a      	ands	r2, r1
 8001e4e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e50:	f7fe fd5e 	bl	8000910 <HAL_GetTick>
 8001e54:	0003      	movs	r3, r0
 8001e56:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e58:	e008      	b.n	8001e6c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e5a:	f7fe fd59 	bl	8000910 <HAL_GetTick>
 8001e5e:	0002      	movs	r2, r0
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e02c      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e6c:	4b18      	ldr	r3, [pc, #96]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	2380      	movs	r3, #128	@ 0x80
 8001e72:	049b      	lsls	r3, r3, #18
 8001e74:	4013      	ands	r3, r2
 8001e76:	d1f0      	bne.n	8001e5a <HAL_RCC_OscConfig+0x5aa>
 8001e78:	e024      	b.n	8001ec4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d101      	bne.n	8001e86 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e01f      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001e86:	4b12      	ldr	r3, [pc, #72]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001e8c:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <HAL_RCC_OscConfig+0x620>)
 8001e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e90:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e92:	697a      	ldr	r2, [r7, #20]
 8001e94:	2380      	movs	r3, #128	@ 0x80
 8001e96:	025b      	lsls	r3, r3, #9
 8001e98:	401a      	ands	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d10e      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	220f      	movs	r2, #15
 8001ea6:	401a      	ands	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d107      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	23f0      	movs	r3, #240	@ 0xf0
 8001eb4:	039b      	lsls	r3, r3, #14
 8001eb6:	401a      	ands	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d001      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e000      	b.n	8001ec6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	b008      	add	sp, #32
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	46c0      	nop			@ (mov r8, r8)
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	00001388 	.word	0x00001388
 8001ed8:	efffffff 	.word	0xefffffff
 8001edc:	feffffff 	.word	0xfeffffff
 8001ee0:	ffc2ffff 	.word	0xffc2ffff

08001ee4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e0b3      	b.n	8002060 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ef8:	4b5b      	ldr	r3, [pc, #364]	@ (8002068 <HAL_RCC_ClockConfig+0x184>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2201      	movs	r2, #1
 8001efe:	4013      	ands	r3, r2
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d911      	bls.n	8001f2a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f06:	4b58      	ldr	r3, [pc, #352]	@ (8002068 <HAL_RCC_ClockConfig+0x184>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	4393      	bics	r3, r2
 8001f0e:	0019      	movs	r1, r3
 8001f10:	4b55      	ldr	r3, [pc, #340]	@ (8002068 <HAL_RCC_ClockConfig+0x184>)
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f18:	4b53      	ldr	r3, [pc, #332]	@ (8002068 <HAL_RCC_ClockConfig+0x184>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	4013      	ands	r3, r2
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d001      	beq.n	8001f2a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e09a      	b.n	8002060 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	4013      	ands	r3, r2
 8001f32:	d015      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2204      	movs	r2, #4
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d006      	beq.n	8001f4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f3e:	4b4b      	ldr	r3, [pc, #300]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	4b4a      	ldr	r3, [pc, #296]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001f44:	21e0      	movs	r1, #224	@ 0xe0
 8001f46:	00c9      	lsls	r1, r1, #3
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f4c:	4b47      	ldr	r3, [pc, #284]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	22f0      	movs	r2, #240	@ 0xf0
 8001f52:	4393      	bics	r3, r2
 8001f54:	0019      	movs	r1, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689a      	ldr	r2, [r3, #8]
 8001f5a:	4b44      	ldr	r3, [pc, #272]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2201      	movs	r2, #1
 8001f66:	4013      	ands	r3, r2
 8001f68:	d040      	beq.n	8001fec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d107      	bne.n	8001f82 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f72:	4b3e      	ldr	r3, [pc, #248]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	2380      	movs	r3, #128	@ 0x80
 8001f78:	029b      	lsls	r3, r3, #10
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d114      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e06e      	b.n	8002060 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d107      	bne.n	8001f9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8a:	4b38      	ldr	r3, [pc, #224]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	2380      	movs	r3, #128	@ 0x80
 8001f90:	049b      	lsls	r3, r3, #18
 8001f92:	4013      	ands	r3, r2
 8001f94:	d108      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e062      	b.n	8002060 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f9a:	4b34      	ldr	r3, [pc, #208]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d101      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e05b      	b.n	8002060 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fa8:	4b30      	ldr	r3, [pc, #192]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	2203      	movs	r2, #3
 8001fae:	4393      	bics	r3, r2
 8001fb0:	0019      	movs	r1, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	4b2d      	ldr	r3, [pc, #180]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fbc:	f7fe fca8 	bl	8000910 <HAL_GetTick>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fc4:	e009      	b.n	8001fda <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc6:	f7fe fca3 	bl	8000910 <HAL_GetTick>
 8001fca:	0002      	movs	r2, r0
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	4a27      	ldr	r2, [pc, #156]	@ (8002070 <HAL_RCC_ClockConfig+0x18c>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e042      	b.n	8002060 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fda:	4b24      	ldr	r3, [pc, #144]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	220c      	movs	r2, #12
 8001fe0:	401a      	ands	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d1ec      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fec:	4b1e      	ldr	r3, [pc, #120]	@ (8002068 <HAL_RCC_ClockConfig+0x184>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d211      	bcs.n	800201e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8002068 <HAL_RCC_ClockConfig+0x184>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2201      	movs	r2, #1
 8002000:	4393      	bics	r3, r2
 8002002:	0019      	movs	r1, r3
 8002004:	4b18      	ldr	r3, [pc, #96]	@ (8002068 <HAL_RCC_ClockConfig+0x184>)
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800200c:	4b16      	ldr	r3, [pc, #88]	@ (8002068 <HAL_RCC_ClockConfig+0x184>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2201      	movs	r2, #1
 8002012:	4013      	ands	r3, r2
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	429a      	cmp	r2, r3
 8002018:	d001      	beq.n	800201e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e020      	b.n	8002060 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2204      	movs	r2, #4
 8002024:	4013      	ands	r3, r2
 8002026:	d009      	beq.n	800203c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002028:	4b10      	ldr	r3, [pc, #64]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	4a11      	ldr	r2, [pc, #68]	@ (8002074 <HAL_RCC_ClockConfig+0x190>)
 800202e:	4013      	ands	r3, r2
 8002030:	0019      	movs	r1, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68da      	ldr	r2, [r3, #12]
 8002036:	4b0d      	ldr	r3, [pc, #52]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8002038:	430a      	orrs	r2, r1
 800203a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800203c:	f000 f820 	bl	8002080 <HAL_RCC_GetSysClockFreq>
 8002040:	0001      	movs	r1, r0
 8002042:	4b0a      	ldr	r3, [pc, #40]	@ (800206c <HAL_RCC_ClockConfig+0x188>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	091b      	lsrs	r3, r3, #4
 8002048:	220f      	movs	r2, #15
 800204a:	4013      	ands	r3, r2
 800204c:	4a0a      	ldr	r2, [pc, #40]	@ (8002078 <HAL_RCC_ClockConfig+0x194>)
 800204e:	5cd3      	ldrb	r3, [r2, r3]
 8002050:	000a      	movs	r2, r1
 8002052:	40da      	lsrs	r2, r3
 8002054:	4b09      	ldr	r3, [pc, #36]	@ (800207c <HAL_RCC_ClockConfig+0x198>)
 8002056:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002058:	2003      	movs	r0, #3
 800205a:	f7fe fc13 	bl	8000884 <HAL_InitTick>
  
  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	b004      	add	sp, #16
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40022000 	.word	0x40022000
 800206c:	40021000 	.word	0x40021000
 8002070:	00001388 	.word	0x00001388
 8002074:	fffff8ff 	.word	0xfffff8ff
 8002078:	08002ae0 	.word	0x08002ae0
 800207c:	20000000 	.word	0x20000000

08002080 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	2300      	movs	r3, #0
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002096:	2300      	movs	r3, #0
 8002098:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800209a:	4b20      	ldr	r3, [pc, #128]	@ (800211c <HAL_RCC_GetSysClockFreq+0x9c>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	220c      	movs	r2, #12
 80020a4:	4013      	ands	r3, r2
 80020a6:	2b04      	cmp	r3, #4
 80020a8:	d002      	beq.n	80020b0 <HAL_RCC_GetSysClockFreq+0x30>
 80020aa:	2b08      	cmp	r3, #8
 80020ac:	d003      	beq.n	80020b6 <HAL_RCC_GetSysClockFreq+0x36>
 80020ae:	e02c      	b.n	800210a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002120 <HAL_RCC_GetSysClockFreq+0xa0>)
 80020b2:	613b      	str	r3, [r7, #16]
      break;
 80020b4:	e02c      	b.n	8002110 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	0c9b      	lsrs	r3, r3, #18
 80020ba:	220f      	movs	r2, #15
 80020bc:	4013      	ands	r3, r2
 80020be:	4a19      	ldr	r2, [pc, #100]	@ (8002124 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020c0:	5cd3      	ldrb	r3, [r2, r3]
 80020c2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80020c4:	4b15      	ldr	r3, [pc, #84]	@ (800211c <HAL_RCC_GetSysClockFreq+0x9c>)
 80020c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c8:	220f      	movs	r2, #15
 80020ca:	4013      	ands	r3, r2
 80020cc:	4a16      	ldr	r2, [pc, #88]	@ (8002128 <HAL_RCC_GetSysClockFreq+0xa8>)
 80020ce:	5cd3      	ldrb	r3, [r2, r3]
 80020d0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	2380      	movs	r3, #128	@ 0x80
 80020d6:	025b      	lsls	r3, r3, #9
 80020d8:	4013      	ands	r3, r2
 80020da:	d009      	beq.n	80020f0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020dc:	68b9      	ldr	r1, [r7, #8]
 80020de:	4810      	ldr	r0, [pc, #64]	@ (8002120 <HAL_RCC_GetSysClockFreq+0xa0>)
 80020e0:	f7fe f812 	bl	8000108 <__udivsi3>
 80020e4:	0003      	movs	r3, r0
 80020e6:	001a      	movs	r2, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4353      	muls	r3, r2
 80020ec:	617b      	str	r3, [r7, #20]
 80020ee:	e009      	b.n	8002104 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80020f0:	6879      	ldr	r1, [r7, #4]
 80020f2:	000a      	movs	r2, r1
 80020f4:	0152      	lsls	r2, r2, #5
 80020f6:	1a52      	subs	r2, r2, r1
 80020f8:	0193      	lsls	r3, r2, #6
 80020fa:	1a9b      	subs	r3, r3, r2
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	185b      	adds	r3, r3, r1
 8002100:	021b      	lsls	r3, r3, #8
 8002102:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	613b      	str	r3, [r7, #16]
      break;
 8002108:	e002      	b.n	8002110 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800210a:	4b05      	ldr	r3, [pc, #20]	@ (8002120 <HAL_RCC_GetSysClockFreq+0xa0>)
 800210c:	613b      	str	r3, [r7, #16]
      break;
 800210e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002110:	693b      	ldr	r3, [r7, #16]
}
 8002112:	0018      	movs	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	b006      	add	sp, #24
 8002118:	bd80      	pop	{r7, pc}
 800211a:	46c0      	nop			@ (mov r8, r8)
 800211c:	40021000 	.word	0x40021000
 8002120:	007a1200 	.word	0x007a1200
 8002124:	08002af0 	.word	0x08002af0
 8002128:	08002b00 	.word	0x08002b00

0800212c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e042      	b.n	80021c4 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	223d      	movs	r2, #61	@ 0x3d
 8002142:	5c9b      	ldrb	r3, [r3, r2]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b00      	cmp	r3, #0
 8002148:	d107      	bne.n	800215a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	223c      	movs	r2, #60	@ 0x3c
 800214e:	2100      	movs	r1, #0
 8002150:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	0018      	movs	r0, r3
 8002156:	f7fe facd 	bl	80006f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	223d      	movs	r2, #61	@ 0x3d
 800215e:	2102      	movs	r1, #2
 8002160:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	3304      	adds	r3, #4
 800216a:	0019      	movs	r1, r3
 800216c:	0010      	movs	r0, r2
 800216e:	f000 f99f 	bl	80024b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2246      	movs	r2, #70	@ 0x46
 8002176:	2101      	movs	r1, #1
 8002178:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	223e      	movs	r2, #62	@ 0x3e
 800217e:	2101      	movs	r1, #1
 8002180:	5499      	strb	r1, [r3, r2]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	223f      	movs	r2, #63	@ 0x3f
 8002186:	2101      	movs	r1, #1
 8002188:	5499      	strb	r1, [r3, r2]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2240      	movs	r2, #64	@ 0x40
 800218e:	2101      	movs	r1, #1
 8002190:	5499      	strb	r1, [r3, r2]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2241      	movs	r2, #65	@ 0x41
 8002196:	2101      	movs	r1, #1
 8002198:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2242      	movs	r2, #66	@ 0x42
 800219e:	2101      	movs	r1, #1
 80021a0:	5499      	strb	r1, [r3, r2]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2243      	movs	r2, #67	@ 0x43
 80021a6:	2101      	movs	r1, #1
 80021a8:	5499      	strb	r1, [r3, r2]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2244      	movs	r2, #68	@ 0x44
 80021ae:	2101      	movs	r1, #1
 80021b0:	5499      	strb	r1, [r3, r2]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2245      	movs	r2, #69	@ 0x45
 80021b6:	2101      	movs	r1, #1
 80021b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	223d      	movs	r2, #61	@ 0x3d
 80021be:	2101      	movs	r1, #1
 80021c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	0018      	movs	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	b002      	add	sp, #8
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d108      	bne.n	80021ee <HAL_TIM_PWM_Start+0x22>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	223e      	movs	r2, #62	@ 0x3e
 80021e0:	5c9b      	ldrb	r3, [r3, r2]
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	3b01      	subs	r3, #1
 80021e6:	1e5a      	subs	r2, r3, #1
 80021e8:	4193      	sbcs	r3, r2
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	e01f      	b.n	800222e <HAL_TIM_PWM_Start+0x62>
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	2b04      	cmp	r3, #4
 80021f2:	d108      	bne.n	8002206 <HAL_TIM_PWM_Start+0x3a>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	223f      	movs	r2, #63	@ 0x3f
 80021f8:	5c9b      	ldrb	r3, [r3, r2]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	3b01      	subs	r3, #1
 80021fe:	1e5a      	subs	r2, r3, #1
 8002200:	4193      	sbcs	r3, r2
 8002202:	b2db      	uxtb	r3, r3
 8002204:	e013      	b.n	800222e <HAL_TIM_PWM_Start+0x62>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	2b08      	cmp	r3, #8
 800220a:	d108      	bne.n	800221e <HAL_TIM_PWM_Start+0x52>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2240      	movs	r2, #64	@ 0x40
 8002210:	5c9b      	ldrb	r3, [r3, r2]
 8002212:	b2db      	uxtb	r3, r3
 8002214:	3b01      	subs	r3, #1
 8002216:	1e5a      	subs	r2, r3, #1
 8002218:	4193      	sbcs	r3, r2
 800221a:	b2db      	uxtb	r3, r3
 800221c:	e007      	b.n	800222e <HAL_TIM_PWM_Start+0x62>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2241      	movs	r2, #65	@ 0x41
 8002222:	5c9b      	ldrb	r3, [r3, r2]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	3b01      	subs	r3, #1
 8002228:	1e5a      	subs	r2, r3, #1
 800222a:	4193      	sbcs	r3, r2
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e06a      	b.n	800230c <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d104      	bne.n	8002246 <HAL_TIM_PWM_Start+0x7a>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	223e      	movs	r2, #62	@ 0x3e
 8002240:	2102      	movs	r1, #2
 8002242:	5499      	strb	r1, [r3, r2]
 8002244:	e013      	b.n	800226e <HAL_TIM_PWM_Start+0xa2>
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	2b04      	cmp	r3, #4
 800224a:	d104      	bne.n	8002256 <HAL_TIM_PWM_Start+0x8a>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	223f      	movs	r2, #63	@ 0x3f
 8002250:	2102      	movs	r1, #2
 8002252:	5499      	strb	r1, [r3, r2]
 8002254:	e00b      	b.n	800226e <HAL_TIM_PWM_Start+0xa2>
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	2b08      	cmp	r3, #8
 800225a:	d104      	bne.n	8002266 <HAL_TIM_PWM_Start+0x9a>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2240      	movs	r2, #64	@ 0x40
 8002260:	2102      	movs	r1, #2
 8002262:	5499      	strb	r1, [r3, r2]
 8002264:	e003      	b.n	800226e <HAL_TIM_PWM_Start+0xa2>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2241      	movs	r2, #65	@ 0x41
 800226a:	2102      	movs	r1, #2
 800226c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6839      	ldr	r1, [r7, #0]
 8002274:	2201      	movs	r2, #1
 8002276:	0018      	movs	r0, r3
 8002278:	f000 fb7e 	bl	8002978 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a24      	ldr	r2, [pc, #144]	@ (8002314 <HAL_TIM_PWM_Start+0x148>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d009      	beq.n	800229a <HAL_TIM_PWM_Start+0xce>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a23      	ldr	r2, [pc, #140]	@ (8002318 <HAL_TIM_PWM_Start+0x14c>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d004      	beq.n	800229a <HAL_TIM_PWM_Start+0xce>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a21      	ldr	r2, [pc, #132]	@ (800231c <HAL_TIM_PWM_Start+0x150>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d101      	bne.n	800229e <HAL_TIM_PWM_Start+0xd2>
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <HAL_TIM_PWM_Start+0xd4>
 800229e:	2300      	movs	r3, #0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d008      	beq.n	80022b6 <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2180      	movs	r1, #128	@ 0x80
 80022b0:	0209      	lsls	r1, r1, #8
 80022b2:	430a      	orrs	r2, r1
 80022b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a16      	ldr	r2, [pc, #88]	@ (8002314 <HAL_TIM_PWM_Start+0x148>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d00a      	beq.n	80022d6 <HAL_TIM_PWM_Start+0x10a>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	2380      	movs	r3, #128	@ 0x80
 80022c6:	05db      	lsls	r3, r3, #23
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d004      	beq.n	80022d6 <HAL_TIM_PWM_Start+0x10a>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a13      	ldr	r2, [pc, #76]	@ (8002320 <HAL_TIM_PWM_Start+0x154>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d111      	bne.n	80022fa <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	2207      	movs	r2, #7
 80022de:	4013      	ands	r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b06      	cmp	r3, #6
 80022e6:	d010      	beq.n	800230a <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2101      	movs	r1, #1
 80022f4:	430a      	orrs	r2, r1
 80022f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022f8:	e007      	b.n	800230a <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2101      	movs	r1, #1
 8002306:	430a      	orrs	r2, r1
 8002308:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	0018      	movs	r0, r3
 800230e:	46bd      	mov	sp, r7
 8002310:	b004      	add	sp, #16
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40012c00 	.word	0x40012c00
 8002318:	40014400 	.word	0x40014400
 800231c:	40014800 	.word	0x40014800
 8002320:	40000400 	.word	0x40000400

08002324 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002330:	2317      	movs	r3, #23
 8002332:	18fb      	adds	r3, r7, r3
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	223c      	movs	r2, #60	@ 0x3c
 800233c:	5c9b      	ldrb	r3, [r3, r2]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d101      	bne.n	8002346 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002342:	2302      	movs	r3, #2
 8002344:	e0ad      	b.n	80024a2 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	223c      	movs	r2, #60	@ 0x3c
 800234a:	2101      	movs	r1, #1
 800234c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b0c      	cmp	r3, #12
 8002352:	d100      	bne.n	8002356 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002354:	e076      	b.n	8002444 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b0c      	cmp	r3, #12
 800235a:	d900      	bls.n	800235e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800235c:	e095      	b.n	800248a <HAL_TIM_PWM_ConfigChannel+0x166>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b08      	cmp	r3, #8
 8002362:	d04e      	beq.n	8002402 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b08      	cmp	r3, #8
 8002368:	d900      	bls.n	800236c <HAL_TIM_PWM_ConfigChannel+0x48>
 800236a:	e08e      	b.n	800248a <HAL_TIM_PWM_ConfigChannel+0x166>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d003      	beq.n	800237a <HAL_TIM_PWM_ConfigChannel+0x56>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2b04      	cmp	r3, #4
 8002376:	d021      	beq.n	80023bc <HAL_TIM_PWM_ConfigChannel+0x98>
 8002378:	e087      	b.n	800248a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	0011      	movs	r1, r2
 8002382:	0018      	movs	r0, r3
 8002384:	f000 f918 	bl	80025b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	699a      	ldr	r2, [r3, #24]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2108      	movs	r1, #8
 8002394:	430a      	orrs	r2, r1
 8002396:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	699a      	ldr	r2, [r3, #24]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2104      	movs	r1, #4
 80023a4:	438a      	bics	r2, r1
 80023a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6999      	ldr	r1, [r3, #24]
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	691a      	ldr	r2, [r3, #16]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	619a      	str	r2, [r3, #24]
      break;
 80023ba:	e06b      	b.n	8002494 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	0011      	movs	r1, r2
 80023c4:	0018      	movs	r0, r3
 80023c6:	f000 f975 	bl	80026b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	699a      	ldr	r2, [r3, #24]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2180      	movs	r1, #128	@ 0x80
 80023d6:	0109      	lsls	r1, r1, #4
 80023d8:	430a      	orrs	r2, r1
 80023da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	699a      	ldr	r2, [r3, #24]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4931      	ldr	r1, [pc, #196]	@ (80024ac <HAL_TIM_PWM_ConfigChannel+0x188>)
 80023e8:	400a      	ands	r2, r1
 80023ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6999      	ldr	r1, [r3, #24]
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	021a      	lsls	r2, r3, #8
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	619a      	str	r2, [r3, #24]
      break;
 8002400:	e048      	b.n	8002494 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	0011      	movs	r1, r2
 800240a:	0018      	movs	r0, r3
 800240c:	f000 f9d0 	bl	80027b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	69da      	ldr	r2, [r3, #28]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2108      	movs	r1, #8
 800241c:	430a      	orrs	r2, r1
 800241e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	69da      	ldr	r2, [r3, #28]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2104      	movs	r1, #4
 800242c:	438a      	bics	r2, r1
 800242e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	69d9      	ldr	r1, [r3, #28]
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	691a      	ldr	r2, [r3, #16]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	61da      	str	r2, [r3, #28]
      break;
 8002442:	e027      	b.n	8002494 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	0011      	movs	r1, r2
 800244c:	0018      	movs	r0, r3
 800244e:	f000 fa2f 	bl	80028b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	69da      	ldr	r2, [r3, #28]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2180      	movs	r1, #128	@ 0x80
 800245e:	0109      	lsls	r1, r1, #4
 8002460:	430a      	orrs	r2, r1
 8002462:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	69da      	ldr	r2, [r3, #28]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	490f      	ldr	r1, [pc, #60]	@ (80024ac <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002470:	400a      	ands	r2, r1
 8002472:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	69d9      	ldr	r1, [r3, #28]
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	021a      	lsls	r2, r3, #8
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	61da      	str	r2, [r3, #28]
      break;
 8002488:	e004      	b.n	8002494 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800248a:	2317      	movs	r3, #23
 800248c:	18fb      	adds	r3, r7, r3
 800248e:	2201      	movs	r2, #1
 8002490:	701a      	strb	r2, [r3, #0]
      break;
 8002492:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	223c      	movs	r2, #60	@ 0x3c
 8002498:	2100      	movs	r1, #0
 800249a:	5499      	strb	r1, [r3, r2]

  return status;
 800249c:	2317      	movs	r3, #23
 800249e:	18fb      	adds	r3, r7, r3
 80024a0:	781b      	ldrb	r3, [r3, #0]
}
 80024a2:	0018      	movs	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	b006      	add	sp, #24
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	46c0      	nop			@ (mov r8, r8)
 80024ac:	fffffbff 	.word	0xfffffbff

080024b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a37      	ldr	r2, [pc, #220]	@ (80025a0 <TIM_Base_SetConfig+0xf0>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d008      	beq.n	80024da <TIM_Base_SetConfig+0x2a>
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	2380      	movs	r3, #128	@ 0x80
 80024cc:	05db      	lsls	r3, r3, #23
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d003      	beq.n	80024da <TIM_Base_SetConfig+0x2a>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a33      	ldr	r2, [pc, #204]	@ (80025a4 <TIM_Base_SetConfig+0xf4>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d108      	bne.n	80024ec <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2270      	movs	r2, #112	@ 0x70
 80024de:	4393      	bics	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a2c      	ldr	r2, [pc, #176]	@ (80025a0 <TIM_Base_SetConfig+0xf0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d014      	beq.n	800251e <TIM_Base_SetConfig+0x6e>
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	2380      	movs	r3, #128	@ 0x80
 80024f8:	05db      	lsls	r3, r3, #23
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d00f      	beq.n	800251e <TIM_Base_SetConfig+0x6e>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a28      	ldr	r2, [pc, #160]	@ (80025a4 <TIM_Base_SetConfig+0xf4>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d00b      	beq.n	800251e <TIM_Base_SetConfig+0x6e>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a27      	ldr	r2, [pc, #156]	@ (80025a8 <TIM_Base_SetConfig+0xf8>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d007      	beq.n	800251e <TIM_Base_SetConfig+0x6e>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a26      	ldr	r2, [pc, #152]	@ (80025ac <TIM_Base_SetConfig+0xfc>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d003      	beq.n	800251e <TIM_Base_SetConfig+0x6e>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a25      	ldr	r2, [pc, #148]	@ (80025b0 <TIM_Base_SetConfig+0x100>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d108      	bne.n	8002530 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	4a24      	ldr	r2, [pc, #144]	@ (80025b4 <TIM_Base_SetConfig+0x104>)
 8002522:	4013      	ands	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	4313      	orrs	r3, r2
 800252e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2280      	movs	r2, #128	@ 0x80
 8002534:	4393      	bics	r3, r2
 8002536:	001a      	movs	r2, r3
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	4313      	orrs	r3, r2
 800253e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a11      	ldr	r2, [pc, #68]	@ (80025a0 <TIM_Base_SetConfig+0xf0>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d007      	beq.n	800256e <TIM_Base_SetConfig+0xbe>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a12      	ldr	r2, [pc, #72]	@ (80025ac <TIM_Base_SetConfig+0xfc>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d003      	beq.n	800256e <TIM_Base_SetConfig+0xbe>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a11      	ldr	r2, [pc, #68]	@ (80025b0 <TIM_Base_SetConfig+0x100>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d103      	bne.n	8002576 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	691a      	ldr	r2, [r3, #16]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	2201      	movs	r2, #1
 8002582:	4013      	ands	r3, r2
 8002584:	2b01      	cmp	r3, #1
 8002586:	d106      	bne.n	8002596 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	2201      	movs	r2, #1
 800258e:	4393      	bics	r3, r2
 8002590:	001a      	movs	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	611a      	str	r2, [r3, #16]
  }
}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	46bd      	mov	sp, r7
 800259a:	b004      	add	sp, #16
 800259c:	bd80      	pop	{r7, pc}
 800259e:	46c0      	nop			@ (mov r8, r8)
 80025a0:	40012c00 	.word	0x40012c00
 80025a4:	40000400 	.word	0x40000400
 80025a8:	40002000 	.word	0x40002000
 80025ac:	40014400 	.word	0x40014400
 80025b0:	40014800 	.word	0x40014800
 80025b4:	fffffcff 	.word	0xfffffcff

080025b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	2201      	movs	r2, #1
 80025ce:	4393      	bics	r3, r2
 80025d0:	001a      	movs	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2270      	movs	r2, #112	@ 0x70
 80025e6:	4393      	bics	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2203      	movs	r2, #3
 80025ee:	4393      	bics	r3, r2
 80025f0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	2202      	movs	r2, #2
 8002600:	4393      	bics	r3, r2
 8002602:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	4313      	orrs	r3, r2
 800260c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a23      	ldr	r2, [pc, #140]	@ (80026a0 <TIM_OC1_SetConfig+0xe8>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d007      	beq.n	8002626 <TIM_OC1_SetConfig+0x6e>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a22      	ldr	r2, [pc, #136]	@ (80026a4 <TIM_OC1_SetConfig+0xec>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d003      	beq.n	8002626 <TIM_OC1_SetConfig+0x6e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a21      	ldr	r2, [pc, #132]	@ (80026a8 <TIM_OC1_SetConfig+0xf0>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d10c      	bne.n	8002640 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2208      	movs	r2, #8
 800262a:	4393      	bics	r3, r2
 800262c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4313      	orrs	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2204      	movs	r2, #4
 800263c:	4393      	bics	r3, r2
 800263e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a17      	ldr	r2, [pc, #92]	@ (80026a0 <TIM_OC1_SetConfig+0xe8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d007      	beq.n	8002658 <TIM_OC1_SetConfig+0xa0>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a16      	ldr	r2, [pc, #88]	@ (80026a4 <TIM_OC1_SetConfig+0xec>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d003      	beq.n	8002658 <TIM_OC1_SetConfig+0xa0>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a15      	ldr	r2, [pc, #84]	@ (80026a8 <TIM_OC1_SetConfig+0xf0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d111      	bne.n	800267c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	4a14      	ldr	r2, [pc, #80]	@ (80026ac <TIM_OC1_SetConfig+0xf4>)
 800265c:	4013      	ands	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	4a13      	ldr	r2, [pc, #76]	@ (80026b0 <TIM_OC1_SetConfig+0xf8>)
 8002664:	4013      	ands	r3, r2
 8002666:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	695b      	ldr	r3, [r3, #20]
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4313      	orrs	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	621a      	str	r2, [r3, #32]
}
 8002696:	46c0      	nop			@ (mov r8, r8)
 8002698:	46bd      	mov	sp, r7
 800269a:	b006      	add	sp, #24
 800269c:	bd80      	pop	{r7, pc}
 800269e:	46c0      	nop			@ (mov r8, r8)
 80026a0:	40012c00 	.word	0x40012c00
 80026a4:	40014400 	.word	0x40014400
 80026a8:	40014800 	.word	0x40014800
 80026ac:	fffffeff 	.word	0xfffffeff
 80026b0:	fffffdff 	.word	0xfffffdff

080026b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	2210      	movs	r2, #16
 80026ca:	4393      	bics	r3, r2
 80026cc:	001a      	movs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4a2c      	ldr	r2, [pc, #176]	@ (8002794 <TIM_OC2_SetConfig+0xe0>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	4a2b      	ldr	r2, [pc, #172]	@ (8002798 <TIM_OC2_SetConfig+0xe4>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	021b      	lsls	r3, r3, #8
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	2220      	movs	r2, #32
 80026fe:	4393      	bics	r3, r2
 8002700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	4313      	orrs	r3, r2
 800270c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a22      	ldr	r2, [pc, #136]	@ (800279c <TIM_OC2_SetConfig+0xe8>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d10d      	bne.n	8002732 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	2280      	movs	r2, #128	@ 0x80
 800271a:	4393      	bics	r3, r2
 800271c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	4313      	orrs	r3, r2
 8002728:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2240      	movs	r2, #64	@ 0x40
 800272e:	4393      	bics	r3, r2
 8002730:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a19      	ldr	r2, [pc, #100]	@ (800279c <TIM_OC2_SetConfig+0xe8>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d007      	beq.n	800274a <TIM_OC2_SetConfig+0x96>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a18      	ldr	r2, [pc, #96]	@ (80027a0 <TIM_OC2_SetConfig+0xec>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d003      	beq.n	800274a <TIM_OC2_SetConfig+0x96>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a17      	ldr	r2, [pc, #92]	@ (80027a4 <TIM_OC2_SetConfig+0xf0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d113      	bne.n	8002772 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	4a16      	ldr	r2, [pc, #88]	@ (80027a8 <TIM_OC2_SetConfig+0xf4>)
 800274e:	4013      	ands	r3, r2
 8002750:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	4a15      	ldr	r2, [pc, #84]	@ (80027ac <TIM_OC2_SetConfig+0xf8>)
 8002756:	4013      	ands	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	4313      	orrs	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4313      	orrs	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	621a      	str	r2, [r3, #32]
}
 800278c:	46c0      	nop			@ (mov r8, r8)
 800278e:	46bd      	mov	sp, r7
 8002790:	b006      	add	sp, #24
 8002792:	bd80      	pop	{r7, pc}
 8002794:	ffff8fff 	.word	0xffff8fff
 8002798:	fffffcff 	.word	0xfffffcff
 800279c:	40012c00 	.word	0x40012c00
 80027a0:	40014400 	.word	0x40014400
 80027a4:	40014800 	.word	0x40014800
 80027a8:	fffffbff 	.word	0xfffffbff
 80027ac:	fffff7ff 	.word	0xfffff7ff

080027b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	4a31      	ldr	r2, [pc, #196]	@ (800288c <TIM_OC3_SetConfig+0xdc>)
 80027c6:	401a      	ands	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2270      	movs	r2, #112	@ 0x70
 80027dc:	4393      	bics	r3, r2
 80027de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2203      	movs	r2, #3
 80027e4:	4393      	bics	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	4a26      	ldr	r2, [pc, #152]	@ (8002890 <TIM_OC3_SetConfig+0xe0>)
 80027f6:	4013      	ands	r3, r2
 80027f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	021b      	lsls	r3, r3, #8
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	4313      	orrs	r3, r2
 8002804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a22      	ldr	r2, [pc, #136]	@ (8002894 <TIM_OC3_SetConfig+0xe4>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d10d      	bne.n	800282a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	4a21      	ldr	r2, [pc, #132]	@ (8002898 <TIM_OC3_SetConfig+0xe8>)
 8002812:	4013      	ands	r3, r2
 8002814:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	021b      	lsls	r3, r3, #8
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	4313      	orrs	r3, r2
 8002820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	4a1d      	ldr	r2, [pc, #116]	@ (800289c <TIM_OC3_SetConfig+0xec>)
 8002826:	4013      	ands	r3, r2
 8002828:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a19      	ldr	r2, [pc, #100]	@ (8002894 <TIM_OC3_SetConfig+0xe4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d007      	beq.n	8002842 <TIM_OC3_SetConfig+0x92>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a1a      	ldr	r2, [pc, #104]	@ (80028a0 <TIM_OC3_SetConfig+0xf0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d003      	beq.n	8002842 <TIM_OC3_SetConfig+0x92>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a19      	ldr	r2, [pc, #100]	@ (80028a4 <TIM_OC3_SetConfig+0xf4>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d113      	bne.n	800286a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	4a18      	ldr	r2, [pc, #96]	@ (80028a8 <TIM_OC3_SetConfig+0xf8>)
 8002846:	4013      	ands	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	4a17      	ldr	r2, [pc, #92]	@ (80028ac <TIM_OC3_SetConfig+0xfc>)
 800284e:	4013      	ands	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4313      	orrs	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	4313      	orrs	r3, r2
 8002868:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	621a      	str	r2, [r3, #32]
}
 8002884:	46c0      	nop			@ (mov r8, r8)
 8002886:	46bd      	mov	sp, r7
 8002888:	b006      	add	sp, #24
 800288a:	bd80      	pop	{r7, pc}
 800288c:	fffffeff 	.word	0xfffffeff
 8002890:	fffffdff 	.word	0xfffffdff
 8002894:	40012c00 	.word	0x40012c00
 8002898:	fffff7ff 	.word	0xfffff7ff
 800289c:	fffffbff 	.word	0xfffffbff
 80028a0:	40014400 	.word	0x40014400
 80028a4:	40014800 	.word	0x40014800
 80028a8:	ffffefff 	.word	0xffffefff
 80028ac:	ffffdfff 	.word	0xffffdfff

080028b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	4a24      	ldr	r2, [pc, #144]	@ (8002958 <TIM_OC4_SetConfig+0xa8>)
 80028c6:	401a      	ands	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4a20      	ldr	r2, [pc, #128]	@ (800295c <TIM_OC4_SetConfig+0xac>)
 80028dc:	4013      	ands	r3, r2
 80028de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	4a1f      	ldr	r2, [pc, #124]	@ (8002960 <TIM_OC4_SetConfig+0xb0>)
 80028e4:	4013      	ands	r3, r2
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	021b      	lsls	r3, r3, #8
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	4a1b      	ldr	r2, [pc, #108]	@ (8002964 <TIM_OC4_SetConfig+0xb4>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	031b      	lsls	r3, r3, #12
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a17      	ldr	r2, [pc, #92]	@ (8002968 <TIM_OC4_SetConfig+0xb8>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d007      	beq.n	8002920 <TIM_OC4_SetConfig+0x70>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a16      	ldr	r2, [pc, #88]	@ (800296c <TIM_OC4_SetConfig+0xbc>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d003      	beq.n	8002920 <TIM_OC4_SetConfig+0x70>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a15      	ldr	r2, [pc, #84]	@ (8002970 <TIM_OC4_SetConfig+0xc0>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d109      	bne.n	8002934 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	4a14      	ldr	r2, [pc, #80]	@ (8002974 <TIM_OC4_SetConfig+0xc4>)
 8002924:	4013      	ands	r3, r2
 8002926:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	019b      	lsls	r3, r3, #6
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	4313      	orrs	r3, r2
 8002932:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	621a      	str	r2, [r3, #32]
}
 800294e:	46c0      	nop			@ (mov r8, r8)
 8002950:	46bd      	mov	sp, r7
 8002952:	b006      	add	sp, #24
 8002954:	bd80      	pop	{r7, pc}
 8002956:	46c0      	nop			@ (mov r8, r8)
 8002958:	ffffefff 	.word	0xffffefff
 800295c:	ffff8fff 	.word	0xffff8fff
 8002960:	fffffcff 	.word	0xfffffcff
 8002964:	ffffdfff 	.word	0xffffdfff
 8002968:	40012c00 	.word	0x40012c00
 800296c:	40014400 	.word	0x40014400
 8002970:	40014800 	.word	0x40014800
 8002974:	ffffbfff 	.word	0xffffbfff

08002978 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	221f      	movs	r2, #31
 8002988:	4013      	ands	r3, r2
 800298a:	2201      	movs	r2, #1
 800298c:	409a      	lsls	r2, r3
 800298e:	0013      	movs	r3, r2
 8002990:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	43d2      	mvns	r2, r2
 800299a:	401a      	ands	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a1a      	ldr	r2, [r3, #32]
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	211f      	movs	r1, #31
 80029a8:	400b      	ands	r3, r1
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	4099      	lsls	r1, r3
 80029ae:	000b      	movs	r3, r1
 80029b0:	431a      	orrs	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	621a      	str	r2, [r3, #32]
}
 80029b6:	46c0      	nop			@ (mov r8, r8)
 80029b8:	46bd      	mov	sp, r7
 80029ba:	b006      	add	sp, #24
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	223c      	movs	r2, #60	@ 0x3c
 80029ce:	5c9b      	ldrb	r3, [r3, r2]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d101      	bne.n	80029d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029d4:	2302      	movs	r3, #2
 80029d6:	e042      	b.n	8002a5e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	223c      	movs	r2, #60	@ 0x3c
 80029dc:	2101      	movs	r1, #1
 80029de:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	223d      	movs	r2, #61	@ 0x3d
 80029e4:	2102      	movs	r1, #2
 80029e6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2270      	movs	r2, #112	@ 0x70
 80029fc:	4393      	bics	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a14      	ldr	r2, [pc, #80]	@ (8002a68 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d00a      	beq.n	8002a32 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	2380      	movs	r3, #128	@ 0x80
 8002a22:	05db      	lsls	r3, r3, #23
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d004      	beq.n	8002a32 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a0f      	ldr	r2, [pc, #60]	@ (8002a6c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d10c      	bne.n	8002a4c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2280      	movs	r2, #128	@ 0x80
 8002a36:	4393      	bics	r3, r2
 8002a38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	223d      	movs	r2, #61	@ 0x3d
 8002a50:	2101      	movs	r1, #1
 8002a52:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	223c      	movs	r2, #60	@ 0x3c
 8002a58:	2100      	movs	r1, #0
 8002a5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	0018      	movs	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b004      	add	sp, #16
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	46c0      	nop			@ (mov r8, r8)
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40000400 	.word	0x40000400

08002a70 <memset>:
 8002a70:	0003      	movs	r3, r0
 8002a72:	1882      	adds	r2, r0, r2
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d100      	bne.n	8002a7a <memset+0xa>
 8002a78:	4770      	bx	lr
 8002a7a:	7019      	strb	r1, [r3, #0]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	e7f9      	b.n	8002a74 <memset+0x4>

08002a80 <__libc_init_array>:
 8002a80:	b570      	push	{r4, r5, r6, lr}
 8002a82:	2600      	movs	r6, #0
 8002a84:	4c0c      	ldr	r4, [pc, #48]	@ (8002ab8 <__libc_init_array+0x38>)
 8002a86:	4d0d      	ldr	r5, [pc, #52]	@ (8002abc <__libc_init_array+0x3c>)
 8002a88:	1b64      	subs	r4, r4, r5
 8002a8a:	10a4      	asrs	r4, r4, #2
 8002a8c:	42a6      	cmp	r6, r4
 8002a8e:	d109      	bne.n	8002aa4 <__libc_init_array+0x24>
 8002a90:	2600      	movs	r6, #0
 8002a92:	f000 f819 	bl	8002ac8 <_init>
 8002a96:	4c0a      	ldr	r4, [pc, #40]	@ (8002ac0 <__libc_init_array+0x40>)
 8002a98:	4d0a      	ldr	r5, [pc, #40]	@ (8002ac4 <__libc_init_array+0x44>)
 8002a9a:	1b64      	subs	r4, r4, r5
 8002a9c:	10a4      	asrs	r4, r4, #2
 8002a9e:	42a6      	cmp	r6, r4
 8002aa0:	d105      	bne.n	8002aae <__libc_init_array+0x2e>
 8002aa2:	bd70      	pop	{r4, r5, r6, pc}
 8002aa4:	00b3      	lsls	r3, r6, #2
 8002aa6:	58eb      	ldr	r3, [r5, r3]
 8002aa8:	4798      	blx	r3
 8002aaa:	3601      	adds	r6, #1
 8002aac:	e7ee      	b.n	8002a8c <__libc_init_array+0xc>
 8002aae:	00b3      	lsls	r3, r6, #2
 8002ab0:	58eb      	ldr	r3, [r5, r3]
 8002ab2:	4798      	blx	r3
 8002ab4:	3601      	adds	r6, #1
 8002ab6:	e7f2      	b.n	8002a9e <__libc_init_array+0x1e>
 8002ab8:	08002b10 	.word	0x08002b10
 8002abc:	08002b10 	.word	0x08002b10
 8002ac0:	08002b14 	.word	0x08002b14
 8002ac4:	08002b10 	.word	0x08002b10

08002ac8 <_init>:
 8002ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aca:	46c0      	nop			@ (mov r8, r8)
 8002acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ace:	bc08      	pop	{r3}
 8002ad0:	469e      	mov	lr, r3
 8002ad2:	4770      	bx	lr

08002ad4 <_fini>:
 8002ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad6:	46c0      	nop			@ (mov r8, r8)
 8002ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ada:	bc08      	pop	{r3}
 8002adc:	469e      	mov	lr, r3
 8002ade:	4770      	bx	lr
