INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhhph/Developer/EECS151/fpga-labs-fa23-fiddleyowl/lab1/src/z1top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z1top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhhph/Developer/EECS151/fpga-labs-fa23-fiddleyowl/lab1-vivado/lab1-vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
