{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682097217884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682097217892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 13:13:37 2023 " "Processing started: Fri Apr 21 13:13:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682097217892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097217892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097217894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682097218663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682097218663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week3/deliverable7/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week3/deliverable7/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "../../Final Project/Week3/Deliverable7/decoder7seg.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/decoder7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238389 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../../Final Project/Week3/Deliverable7/decoder7seg.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/decoder7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week2/deliverable4/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week2/deliverable4/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-default_arch " "Found design unit 1: controller-default_arch" {  } { { "../../Final Project/Week2/Deliverable4/controller.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week2/Deliverable4/controller.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238394 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../Final Project/Week2/Deliverable4/controller.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week2/Deliverable4/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week3/deliverable7/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week3/deliverable7/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238398 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/mem_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/mem_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_logic-default_arch " "Found design unit 1: mem_logic-default_arch" {  } { { "../../Final Project/Week1/Deliverable2/mem_logic.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/mem_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238404 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_logic " "Found entity 1: mem_logic" {  } { { "../../Final Project/Week1/Deliverable2/mem_logic.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/mem_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-default_arch " "Found design unit 1: memory-default_arch" {  } { { "../../Final Project/Week1/Deliverable2/memory.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238416 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../Final Project/Week1/Deliverable2/memory.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable1/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable1/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Found design unit 1: alu-BHV" {  } { { "../../Final Project/Week1/Deliverable1/alu.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238475 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../Final Project/Week1/Deliverable1/alu.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-default_arch " "Found design unit 1: zero_extend-default_arch" {  } { { "../../Final Project/Week1/Deliverable3/zero_extend.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/zero_extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238479 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../../Final Project/Week1/Deliverable3/zero_extend.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/zero_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-default_arch " "Found design unit 1: sign_extend-default_arch" {  } { { "../../Final Project/Week1/Deliverable3/sign_extend.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238483 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../../Final Project/Week1/Deliverable3/sign_extend.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft2-default_arch " "Found design unit 1: shiftleft2-default_arch" {  } { { "../../Final Project/Week1/Deliverable3/shiftleft2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/shiftleft2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238490 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2 " "Found entity 1: shiftleft2" {  } { { "../../Final Project/Week1/Deliverable3/shiftleft2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/shiftleft2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/registerfile.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-sync_read_during_write " "Found design unit 1: register_file-sync_read_during_write" {  } { { "../../Final Project/Week1/Deliverable3/registerfile.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/registerfile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 register_file-sync_read " "Found design unit 2: register_file-sync_read" {  } { { "../../Final Project/Week1/Deliverable3/registerfile.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/registerfile.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238494 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../Final Project/Week1/Deliverable3/registerfile.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/registerfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-default_arch " "Found design unit 1: reg-default_arch" {  } { { "../../Final Project/Week1/Deliverable3/reg.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238497 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../Final Project/Week1/Deliverable3/reg.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-STR1 " "Found design unit 1: mux4x1-STR1" {  } { { "../../Final Project/Week1/Deliverable3/mux4x1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux4x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238502 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "../../Final Project/Week1/Deliverable3/mux4x1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-default_arch " "Found design unit 1: mux3x1-default_arch" {  } { { "../../Final Project/Week1/Deliverable3/mux3x1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux3x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238506 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "../../Final Project/Week1/Deliverable3/mux3x1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-default_arch " "Found design unit 1: mux2x1-default_arch" {  } { { "../../Final Project/Week1/Deliverable3/mux2x1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238510 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../../Final Project/Week1/Deliverable3/mux2x1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-str " "Found design unit 1: datapath-str" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238513 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concat-default_arch " "Found design unit 1: concat-default_arch" {  } { { "../../Final Project/Week1/Deliverable3/concat.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/concat.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238516 ""} { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../../Final Project/Week1/Deliverable3/concat.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/concat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-BHV " "Found design unit 1: alu_control-BHV" {  } { { "../../Final Project/Week1/Deliverable3/alucontrol.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/alucontrol.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238521 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../../Final Project/Week1/Deliverable3/alucontrol.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/alucontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../../Final Project/Week1/Deliverable2/ram.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238523 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../../Final Project/Week1/Deliverable2/ram.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_testcase1-SYN " "Found design unit 1: ram_testcase1-SYN" {  } { { "../../Final Project/Week1/Deliverable2/ram_testcase1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238526 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_testcase1 " "Found entity 1: ram_testcase1" {  } { { "../../Final Project/Week1/Deliverable2/ram_testcase1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_testcase2-SYN " "Found design unit 1: ram_testcase2-SYN" {  } { { "../../Final Project/Week1/Deliverable2/ram_testcase2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238529 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_testcase2 " "Found entity 1: ram_testcase2" {  } { { "../../Final Project/Week1/Deliverable2/ram_testcase2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_testcase4-SYN " "Found design unit 1: ram_testcase4-SYN" {  } { { "../../Final Project/Week1/Deliverable2/ram_testcase4.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase4.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238531 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_testcase4 " "Found entity 1: ram_testcase4" {  } { { "../../Final Project/Week1/Deliverable2/ram_testcase4.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_testcase7-SYN " "Found design unit 1: ram_testcase7-SYN" {  } { { "../../Final Project/Week1/Deliverable2/ram_testcase7.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase7.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238533 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_testcase7 " "Found entity 1: ram_testcase7" {  } { { "../../Final Project/Week1/Deliverable2/ram_testcase7.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase7.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_gcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_gcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_gcd-SYN " "Found design unit 1: ram_gcd-SYN" {  } { { "../../Final Project/Week1/Deliverable2/ram_gcd.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238539 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_gcd " "Found entity 1: ram_gcd" {  } { { "../../Final Project/Week1/Deliverable2/ram_gcd.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/bubble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/bubble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bubble-SYN " "Found design unit 1: bubble-SYN" {  } { { "../../Final Project/Week1/Deliverable2/bubble.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/bubble.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238542 ""} { "Info" "ISGN_ENTITY_NAME" "1 bubble " "Found entity 1: bubble" {  } { { "../../Final Project/Week1/Deliverable2/bubble.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/bubble.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097238542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097238542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682097238946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:U_CONTROLLER " "Elaborating entity \"controller\" for hierarchy \"controller:U_CONTROLLER\"" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "U_CONTROLLER" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097238976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:U_DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:U_DATAPATH\"" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "U_DATAPATH" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097238981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regA_data datapath.vhd(42) " "Verilog HDL or VHDL warning at datapath.vhd(42): object \"regA_data\" assigned a value but never read" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682097238983 "|top_level|datapath:U_DATAPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:U_DATAPATH\|reg:U_DATA_REG_PC " "Elaborating entity \"reg\" for hierarchy \"datapath:U_DATAPATH\|reg:U_DATA_REG_PC\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_DATA_REG_PC" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:U_DATAPATH\|mux2x1:U_MUX1 " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:U_DATAPATH\|mux2x1:U_MUX1\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_MUX1" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:U_DATAPATH\|memory:U_MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_MEMORY" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_logic datapath:U_DATAPATH\|memory:U_MEMORY\|mem_logic:U_MEM_LOGIC " "Elaborating entity \"mem_logic\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|mem_logic:U_MEM_LOGIC\"" {  } { { "../../Final Project/Week1/Deliverable2/memory.vhd" "U_MEM_LOGIC" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_gcd datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM " "Elaborating entity \"ram_gcd\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\"" {  } { { "../../Final Project/Week1/Deliverable2/memory.vhd" "U_RAM" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Final Project/Week1/Deliverable2/ram_gcd.vhd" "altsyncram_component" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Final Project/Week1/Deliverable2/ram_gcd.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Final Project/Week1/Deliverable2/GCD_Assembly.mif " "Parameter \"init_file\" = \"../../Final Project/Week1/Deliverable2/GCD_Assembly.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097239205 ""}  } { { "../../Final Project/Week1/Deliverable2/ram_gcd.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682097239205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0bv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0bv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0bv3 " "Found entity 1: altsyncram_0bv3" {  } { { "db/altsyncram_0bv3.tdf" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/altsyncram_0bv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097239274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097239274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0bv3 datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\|altsyncram:altsyncram_component\|altsyncram_0bv3:auto_generated " "Elaborating entity \"altsyncram_0bv3\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|ram_gcd:U_RAM\|altsyncram:altsyncram_component\|altsyncram_0bv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:U_DATAPATH\|memory:U_MEMORY\|reg:U_MUX_EN " "Elaborating entity \"reg\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|reg:U_MUX_EN\"" {  } { { "../../Final Project/Week1/Deliverable2/memory.vhd" "U_MUX_EN" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 datapath:U_DATAPATH\|memory:U_MEMORY\|mux3x1:U_MUX0 " "Elaborating entity \"mux3x1\" for hierarchy \"datapath:U_DATAPATH\|memory:U_MEMORY\|mux3x1:U_MUX0\"" {  } { { "../../Final Project/Week1/Deliverable2/memory.vhd" "U_MUX0" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend datapath:U_DATAPATH\|zero_extend:U_ZERO_EX " "Elaborating entity \"zero_extend\" for hierarchy \"datapath:U_DATAPATH\|zero_extend:U_ZERO_EX\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_ZERO_EX" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:U_DATAPATH\|mux2x1:U_MUX2 " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:U_DATAPATH\|mux2x1:U_MUX2\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_MUX2" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:U_DATAPATH\|register_file:U_REGFILE " "Elaborating entity \"register_file\" for hierarchy \"datapath:U_DATAPATH\|register_file:U_REGFILE\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_REGFILE" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:U_DATAPATH\|sign_extend:U_SIGN_EX " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:U_DATAPATH\|sign_extend:U_SIGN_EX\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_SIGN_EX" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2 datapath:U_DATAPATH\|shiftleft2:U_SHL2_BOT " "Elaborating entity \"shiftleft2\" for hierarchy \"datapath:U_DATAPATH\|shiftleft2:U_SHL2_BOT\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_SHL2_BOT" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 datapath:U_DATAPATH\|mux4x1:U_MUX5 " "Elaborating entity \"mux4x1\" for hierarchy \"datapath:U_DATAPATH\|mux4x1:U_MUX5\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_MUX5" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:U_DATAPATH\|alu:UUT " "Elaborating entity \"alu\" for hierarchy \"datapath:U_DATAPATH\|alu:UUT\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "UUT" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2 datapath:U_DATAPATH\|shiftleft2:U_SHL2_TOP " "Elaborating entity \"shiftleft2\" for hierarchy \"datapath:U_DATAPATH\|shiftleft2:U_SHL2_TOP\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_SHL2_TOP" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat datapath:U_DATAPATH\|concat:U_CONCAT " "Elaborating entity \"concat\" for hierarchy \"datapath:U_DATAPATH\|concat:U_CONCAT\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_CONCAT" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control datapath:U_DATAPATH\|alu_control:U_ALU_CONTROL " "Elaborating entity \"alu_control\" for hierarchy \"datapath:U_DATAPATH\|alu_control:U_ALU_CONTROL\"" {  } { { "../../Final Project/Week1/Deliverable3/datapath.vhd" "U_ALU_CONTROL" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "U_LED5" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097239343 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:U_DATAPATH\|alu:UUT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:U_DATAPATH\|alu:UUT\|Mult0\"" {  } { { "../../Final Project/Week1/Deliverable1/alu.vhd" "Mult0" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682097242551 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:U_DATAPATH\|alu:UUT\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:U_DATAPATH\|alu:UUT\|Mult1\"" {  } { { "../../Final Project/Week1/Deliverable1/alu.vhd" "Mult1" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682097242551 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682097242551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_DATAPATH\|alu:UUT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:U_DATAPATH\|alu:UUT\|lpm_mult:Mult0\"" {  } { { "../../Final Project/Week1/Deliverable1/alu.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097242602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_DATAPATH\|alu:UUT\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:U_DATAPATH\|alu:UUT\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242602 ""}  } { { "../../Final Project/Week1/Deliverable1/alu.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682097242602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097242658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097242658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:U_DATAPATH\|alu:UUT\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"datapath:U_DATAPATH\|alu:UUT\|lpm_mult:Mult1\"" {  } { { "../../Final Project/Week1/Deliverable1/alu.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097242667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:U_DATAPATH\|alu:UUT\|lpm_mult:Mult1 " "Instantiated megafunction \"datapath:U_DATAPATH\|alu:UUT\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682097242667 ""}  } { { "../../Final Project/Week1/Deliverable1/alu.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682097242667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/mult_tns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682097242729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097242729 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1682097243491 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1682097243491 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682097245831 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682097245831 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682097245831 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682097245831 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4_dp VCC " "Pin \"led4_dp\" is stuck at VCC" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682097245831 "|top_level|led4_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "../../Final Project/Week3/Deliverable7/top_level.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682097245831 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682097245831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682097246046 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682097253938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682097254542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682097254542 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4402 " "Implemented 4402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682097255205 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682097255205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4293 " "Implemented 4293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682097255205 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682097255205 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682097255205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682097255205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682097255278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 13:14:15 2023 " "Processing ended: Fri Apr 21 13:14:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682097255278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682097255278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682097255278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682097255278 ""}
