

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s'
================================================================
* Date:           Fri May 30 21:43:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_bias_to_activations_loop1  |       10|       10|         5|          3|          1|     3|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:105]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%activations2_2 = alloca i32 1"   --->   Operation 9 'alloca' 'activations2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%activations12_2 = alloca i32 1"   --->   Operation 10 'alloca' 'activations12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%activations_2 = alloca i32 1"   --->   Operation 11 'alloca' 'activations_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%activations2_0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations2_0"   --->   Operation 13 'read' 'activations2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%activations12_0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations12_0"   --->   Operation 14 'read' 'activations12_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%activations_0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations_0"   --->   Operation 15 'read' 'activations_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations_0_read, i64 %activations_2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations12_0_read, i64 %activations12_2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations2_0_read, i64 %activations2_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln46 = store i2 0, i2 %i" [data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:105]   --->   Operation 19 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_25 = load i2 %i" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105]   --->   Operation 21 'load' 'i_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.43ns)   --->   "%icmp_ln48 = icmp_eq  i2 %i_25, i2 3" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105]   --->   Operation 22 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.43ns)   --->   "%add_ln48 = add i2 %i_25, i2 1" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105]   --->   Operation 24 'add' 'add_ln48' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.i.split, void %add_bias_to_activations.exit.exitStub" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105]   --->   Operation 25 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i2 %i_25" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105]   --->   Operation 26 'zext' 'zext_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln48" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 27 'getelementptr' 'biases3_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 28 'load' 'biases3_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 29 [1/1] (0.66ns)   --->   "%switch_ln50 = switch i2 %i_25, void %branch2, i2 0, void %for.inc.i.split.for.inc.i.split5_crit_edge, i2 1, void %for.inc.i.split.for.inc.i.split5_crit_edge5" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 29 'switch' 'switch_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.66>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln46 = store i2 %add_ln48, i2 %i" [data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:105]   --->   Operation 30 'store' 'store_ln46' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc.i" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105]   --->   Operation 31 'br' 'br_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%activations2_2_load_1 = load i64 %activations2_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 32 'load' 'activations2_2_load_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%activations12_2_load_1 = load i64 %activations12_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 33 'load' 'activations12_2_load_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%activations_2_load_1 = load i64 %activations_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 34 'load' 'activations_2_load_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.41ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations_2_load_1, i64 %activations12_2_load_1, i64 %activations2_2_load_1, i2 %i_25" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 35 'mux' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 36 'load' 'biases3_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i64 %biases3_load" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 37 'bitcast' 'bitcast_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 38 [4/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 38 'dadd' 'add_i' <Predicate = (!icmp_ln48)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%activations2_2_load = load i64 %activations2_2"   --->   Operation 50 'load' 'activations2_2_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%activations12_2_load = load i64 %activations12_2"   --->   Operation 51 'load' 'activations12_2_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%activations_2_load = load i64 %activations_2"   --->   Operation 52 'load' 'activations_2_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations_2_out, i64 %activations_2_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations12_2_out, i64 %activations12_2_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations2_2_out, i64 %activations2_2_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 39 [3/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 39 'dadd' 'add_i' <Predicate = (!icmp_ln48)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 40 [2/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 40 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:46->data/benchmarks/backprop/backprop.c:105]   --->   Operation 41 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105]   --->   Operation 42 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 43 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln50 = store i64 %add_i, i64 %activations12_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 44 'store' 'store_ln50' <Predicate = (i_25 == 1)> <Delay = 0.38>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.i.split5" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 45 'br' 'br_ln50' <Predicate = (i_25 == 1)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln50 = store i64 %add_i, i64 %activations_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 46 'store' 'store_ln50' <Predicate = (i_25 == 0)> <Delay = 0.38>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.i.split5" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 47 'br' 'br_ln50' <Predicate = (i_25 == 0)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln50 = store i64 %add_i, i64 %activations2_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 48 'store' 'store_ln50' <Predicate = (i_25 != 0 & i_25 != 1)> <Delay = 0.38>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.i.split5" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105]   --->   Operation 49 'br' 'br_ln50' <Predicate = (i_25 != 0 & i_25 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ activations_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations12_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activations_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ activations12_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ activations2_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000]
activations2_2         (alloca           ) [ 011111]
activations12_2        (alloca           ) [ 011111]
activations_2          (alloca           ) [ 011111]
specinterface_ln0      (specinterface    ) [ 000000]
activations2_0_read    (read             ) [ 000000]
activations12_0_read   (read             ) [ 000000]
activations_0_read     (read             ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln46             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i_25                   (load             ) [ 011111]
icmp_ln48              (icmp             ) [ 011100]
speclooptripcount_ln0  (speclooptripcount) [ 000000]
add_ln48               (add              ) [ 000000]
br_ln48                (br               ) [ 000000]
zext_ln48              (zext             ) [ 000000]
biases3_addr           (getelementptr    ) [ 001000]
switch_ln50            (switch           ) [ 000000]
store_ln46             (store            ) [ 000000]
br_ln48                (br               ) [ 000000]
activations2_2_load_1  (load             ) [ 000000]
activations12_2_load_1 (load             ) [ 000000]
activations_2_load_1   (load             ) [ 000000]
tmp                    (mux              ) [ 011111]
biases3_load           (load             ) [ 000000]
bitcast_ln50           (bitcast          ) [ 011111]
specpipeline_ln46      (specpipeline     ) [ 000000]
specloopname_ln48      (specloopname     ) [ 000000]
add_i                  (dadd             ) [ 000000]
store_ln50             (store            ) [ 000000]
br_ln50                (br               ) [ 000000]
store_ln50             (store            ) [ 000000]
br_ln50                (br               ) [ 000000]
store_ln50             (store            ) [ 000000]
br_ln50                (br               ) [ 000000]
activations2_2_load    (load             ) [ 000000]
activations12_2_load   (load             ) [ 000000]
activations_2_load     (load             ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
write_ln0              (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="activations_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="activations12_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations12_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activations2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations2_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="biases3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activations_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activations12_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations12_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activations2_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations2_2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="activations2_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations2_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="activations12_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations12_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="activations_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="activations2_0_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations2_0_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="activations12_0_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations12_0_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="activations_0_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations_0_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln0_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="0" index="2" bw="64" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="biases3_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases3_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="biases3_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln46_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_25_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_25/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln48_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln48_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln48_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln46_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="2" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="activations2_2_load_1_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations2_2_load_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="activations12_2_load_1_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations12_2_load_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="activations_2_load_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations_2_load_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="64" slack="0"/>
<pin id="180" dir="0" index="3" bw="64" slack="0"/>
<pin id="181" dir="0" index="4" bw="2" slack="1"/>
<pin id="182" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bitcast_ln50_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln50_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="4"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln50_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="4"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln50_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="4"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="activations2_2_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations2_2_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="activations12_2_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations12_2_load/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="activations_2_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations_2_load/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="227" class="1005" name="activations2_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations2_2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="activations12_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations12_2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="activations_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_25_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln48_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="260" class="1005" name="biases3_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="1"/>
<pin id="262" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="biases3_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="270" class="1005" name="bitcast_ln50_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="78" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="72" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="66" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="142" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="166"><net_src comp="151" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="173" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="170" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="167" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="187"><net_src comp="176" pin="5"/><net_sink comp="118" pin=0"/></net>

<net id="191"><net_src comp="112" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="197"><net_src comp="118" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="118" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="118" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="223"><net_src comp="50" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="230"><net_src comp="54" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="238"><net_src comp="58" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="246"><net_src comp="62" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="254"><net_src comp="142" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="259"><net_src comp="145" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="105" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="268"><net_src comp="176" pin="5"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="273"><net_src comp="188" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activations_2_out | {2 }
	Port: activations12_2_out | {2 }
	Port: activations2_2_out | {2 }
 - Input state : 
	Port: matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ : activations_0 | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ : activations12_0 | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ : activations2_0 | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_ : biases3 | {1 2 }
  - Chain level:
	State 1
		store_ln46 : 1
		i_25 : 1
		icmp_ln48 : 2
		add_ln48 : 2
		br_ln48 : 3
		zext_ln48 : 2
		biases3_addr : 3
		biases3_load : 4
		switch_ln50 : 2
		store_ln46 : 3
	State 2
		tmp : 1
		bitcast_ln50 : 1
		add_i : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
	State 4
	State 5
		store_ln50 : 1
		store_ln50 : 1
		store_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   dadd   |            grp_fu_118           |    3    |   430   |   708   |
|----------|---------------------------------|---------|---------|---------|
|    mux   |            tmp_fu_176           |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln48_fu_145        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln48_fu_151         |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |  activations2_0_read_read_fu_66 |    0    |    0    |    0    |
|   read   | activations12_0_read_read_fu_72 |    0    |    0    |    0    |
|          |  activations_0_read_read_fu_78  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_84      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_91      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_98      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |         zext_ln48_fu_157        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |   430   |   740   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|activations12_2_reg_235|   64   |
| activations2_2_reg_227|   64   |
| activations_2_reg_243 |   64   |
|  biases3_addr_reg_260 |    2   |
|  bitcast_ln50_reg_270 |   64   |
|      i_25_reg_251     |    2   |
|       i_reg_220       |    2   |
|   icmp_ln48_reg_256   |    1   |
|      tmp_reg_265      |   64   |
+-----------------------+--------+
|         Total         |   327  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_118    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_118    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   260  ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   430  |   740  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   757  |   767  |
+-----------+--------+--------+--------+--------+
