

================================================================
== Vitis HLS Report for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Tue May 28 19:29:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        EsperimentiVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    226|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|     19|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     19|    262|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln29_fu_150_p2   |         +|   0|  0|   13|           4|           1|
    |sub_ln29_fu_172_p2   |         -|   0|  0|   14|           5|           6|
    |icmp_ln29_fu_144_p2  |      icmp|   0|  0|   13|           4|           5|
    |lshr_ln29_fu_182_p2  |      lshr|   0|  0|  182|          64|          64|
    |or_ln29_fu_208_p2    |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  226|          79|          79|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |i_fu_64                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_64                  |  4|   0|    4|          0|
    |or_ln29_reg_263          |  1|   0|    1|          0|
    |tmp_2_reg_268            |  1|   0|    1|          0|
    |trunc_ln29_6_reg_255     |  8|   0|    8|          0|
    |trunc_ln29_reg_251       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   19|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1|  return value|
|c_3_address0  |  out|    3|   ap_memory|                                           c_3|         array|
|c_3_ce0       |  out|    1|   ap_memory|                                           c_3|         array|
|c_3_we0       |  out|    1|   ap_memory|                                           c_3|         array|
|c_3_d0        |  out|    8|   ap_memory|                                           c_3|         array|
|c_2_address0  |  out|    3|   ap_memory|                                           c_2|         array|
|c_2_ce0       |  out|    1|   ap_memory|                                           c_2|         array|
|c_2_we0       |  out|    1|   ap_memory|                                           c_2|         array|
|c_2_d0        |  out|    8|   ap_memory|                                           c_2|         array|
|c_1_address0  |  out|    3|   ap_memory|                                           c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                           c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                                           c_1|         array|
|c_1_d0        |  out|    8|   ap_memory|                                           c_1|         array|
|c_0_address0  |  out|    3|   ap_memory|                                           c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                           c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                                           c_0|         array|
|c_0_d0        |  out|    8|   ap_memory|                                           c_0|         array|
|s_0_26        |   in|   64|     ap_none|                                        s_0_26|        scalar|
|idx53         |   in|    4|     ap_none|                                         idx53|        scalar|
+--------------+-----+-----+------------+----------------------------------------------+--------------+

