# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../RISC-V Processor 2.srcs/sources_1/new/axi_signals.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/axi_master_interface.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/barrel_shifter_left_8.vhd" \
"../../../../RISC-V Processor 2.srcs/sources_1/new/axi_slave_interface.vhd" \

vhdl xil_defaultlib  \
"../../../../RISC-V Processor 2.srcs/sources_1/new/axi_interconnect.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../RISC-V Processor 2.srcs/sim_1/new/axi_bus_tb.vhd" \

# Do not sort compile order
nosort
