

================================================================
== Vitis HLS Report for 'merge_header_meta'
================================================================
* Date:           Sat Mar 18 14:39:05 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.426 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       37|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|      220|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      220|       87|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |and_ln719_fu_269_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_155                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_157                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_195                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op66_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_330_nbreadreq_fu_108_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_94_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1080_fu_263_p2             |      icmp|   0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          18|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |rxEng_headerMetaFifo_blk_n  |   9|          2|    1|          2|
    |rxEng_metaDataFifo_blk_n    |   9|          2|    1|          2|
    |rxEng_metaDataFifo_din      |  14|          3|  108|        324|
    |rxEng_winScaleFifo_blk_n    |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  50|         11|  112|        332|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln719_reg_402        |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |meta_ackNumb_V           |  32|   0|   32|          0|
    |meta_ack_V               |   1|   0|    1|          0|
    |meta_dataOffset_V        |   4|   0|    4|          0|
    |meta_fin_V               |   1|   0|    1|          0|
    |meta_length_V            |  16|   0|   16|          0|
    |meta_rst_V               |   1|   0|    1|          0|
    |meta_seqNumb_V           |  32|   0|   32|          0|
    |meta_syn_V               |   1|   0|    1|          0|
    |meta_winSize_V           |  16|   0|   16|          0|
    |state_V_2                |   1|   0|    1|          0|
    |state_V_2_load_reg_374   |   1|   0|    1|          0|
    |tmp_293_reg_382          |   1|   0|    1|          0|
    |tmp_294_reg_387          |   1|   0|    1|          0|
    |tmp_295_reg_392          |   1|   0|    1|          0|
    |tmp_i_330_reg_416        |   1|   0|    1|          0|
    |tmp_i_reg_378            |   1|   0|    1|          0|
    |tmp_reg_420              |   4|   0|    4|          0|
    |tmp_s_reg_406            |  17|   0|   17|          0|
    |trunc_ln144_55_reg_397   |   4|   0|    4|          0|
    |trunc_ln173_reg_411      |  80|   0|   80|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 220|   0|  220|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|     merge_header_meta|  return value|
|rxEng_headerMetaFifo_dout     |   in|  160|     ap_fifo|  rxEng_headerMetaFifo|       pointer|
|rxEng_headerMetaFifo_empty_n  |   in|    1|     ap_fifo|  rxEng_headerMetaFifo|       pointer|
|rxEng_headerMetaFifo_read     |  out|    1|     ap_fifo|  rxEng_headerMetaFifo|       pointer|
|rxEng_winScaleFifo_dout       |   in|    4|     ap_fifo|    rxEng_winScaleFifo|       pointer|
|rxEng_winScaleFifo_empty_n    |   in|    1|     ap_fifo|    rxEng_winScaleFifo|       pointer|
|rxEng_winScaleFifo_read       |  out|    1|     ap_fifo|    rxEng_winScaleFifo|       pointer|
|rxEng_metaDataFifo_din        |  out|  108|     ap_fifo|    rxEng_metaDataFifo|       pointer|
|rxEng_metaDataFifo_full_n     |   in|    1|     ap_fifo|    rxEng_metaDataFifo|       pointer|
|rxEng_metaDataFifo_write      |  out|    1|     ap_fifo|    rxEng_metaDataFifo|       pointer|
+------------------------------+-----+-----+------------+----------------------+--------------+

