{
    "DESIGN_NAME": "sigma_delta_counter",
    "VERILOG_FILES": "dir::*.sv",
    "CLOCK_TREE_SYNTH": false,
	"CLOCK_PERIOD": 20,
    "CLOCK_PORT": "clk",
	"PNR_SDC_FILE": "dir::sigma_delta_counter.sdc",
    "SIGNOFF_SDC_FILE": "dir::sigma_delta_counter.sdc",
    "PL_RANDOM_GLB_PLACEMENT": true,
    "FP_SIZING": "relative",
    "DIE_AREA": "0 0 34.5 57.12",
    "PL_TARGET_DENSITY": 0.75,
    "FP_PDN_AUTO_ADJUST": false,
    "FP_PDN_VPITCH": 25,
    "FP_PDN_HPITCH": 25,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "DIODE_INSERTION_STRATEGY": 3
}
