
out.elf:     file format elf32-tradlittlemips


Disassembly of section .reset:

bd007000 <_reset>:
bd007000:	0f401c02 	jal	bd007008 <_startup>
bd007004:	00000000 	nop

bd007008 <_startup>:
bd007008:	401a6000 	mfc0	k0,c0_status
bd00700c:	7f5a04c0 	ext	k0,k0,0x13,0x1
bd007010:	13400005 	beqz	k0,bd007028 <_no_nmi>
bd007014:	00000000 	nop
bd007018:	3c1a9d00 	lui	k0,0x9d00
bd00701c:	275a7d40 	addiu	k0,k0,32064
bd007020:	03400008 	jr	k0
bd007024:	00000000 	nop

bd007028 <_no_nmi>:
bd007028:	3c1da001 	lui	sp,0xa001
bd00702c:	27bdfff8 	addiu	sp,sp,-8
bd007030:	3c1ca000 	lui	gp,0xa000
bd007034:	279c7ff0 	addiu	gp,gp,32752
bd007038:	3c089d00 	lui	t0,0x9d00
bd00703c:	25087d7c 	addiu	t0,t0,32124
bd007040:	0100f809 	jalr	t0
bd007044:	00000000 	nop
bd007048:	3c089d00 	lui	t0,0x9d00
bd00704c:	25087b40 	addiu	t0,t0,31552
bd007050:	0100f809 	jalr	t0
bd007054:	00000000 	nop
bd007058:	3c090000 	lui	t1,0x0
bd00705c:	25290000 	addiu	t1,t1,0
bd007060:	11200010 	beqz	t1,bd0070a4 <_ramfunc_done>
bd007064:	00000000 	nop
bd007068:	3c090001 	lui	t1,0x1
bd00706c:	25290000 	addiu	t1,t1,0
bd007070:	3c0abf88 	lui	t2,0xbf88
bd007074:	254a2010 	addiu	t2,t2,8208
bd007078:	ad490000 	sw	t1,0(t2)
bd00707c:	3c090001 	lui	t1,0x1
bd007080:	25290000 	addiu	t1,t1,0
bd007084:	3c0abf88 	lui	t2,0xbf88
bd007088:	254a2020 	addiu	t2,t2,8224
bd00708c:	ad490000 	sw	t1,0(t2)
bd007090:	3c090001 	lui	t1,0x1
bd007094:	25290000 	addiu	t1,t1,0
bd007098:	3c0abf88 	lui	t2,0xbf88
bd00709c:	254a2030 	addiu	t2,t2,8240
bd0070a0:	ad490000 	sw	t1,0(t2)

bd0070a4 <_ramfunc_done>:
bd0070a4:	40804800 	mtc0	zero,c0_count
bd0070a8:	240affff 	li	t2,-1
bd0070ac:	408a5800 	mtc0	t2,c0_compare
bd0070b0:	3c080040 	lui	t0,0x40
bd0070b4:	400a6000 	mfc0	t2,c0_status
bd0070b8:	010a5025 	or	t2,t0,t2
bd0070bc:	408a6000 	mtc0	t2,c0_status
bd0070c0:	3c099d00 	lui	t1,0x9d00
bd0070c4:	25296000 	addiu	t1,t1,24576
bd0070c8:	000000c0 	ehb
bd0070cc:	40897801 	mtc0	t1,c0_ebase
bd0070d0:	3c090000 	lui	t1,0x0
bd0070d4:	25290001 	addiu	t1,t1,1
bd0070d8:	240a0000 	li	t2,0
bd0070dc:	7d2a4944 	ins	t2,t1,0x5,0x5
bd0070e0:	408a6001 	mtc0	t2,c0_intctl
bd0070e4:	3c090080 	lui	t1,0x80
bd0070e8:	40896800 	mtc0	t1,c0_cause
bd0070ec:	40088000 	mfc0	t0,c0_config
bd0070f0:	7d090580 	ext	t1,t0,0x16,0x1
bd0070f4:	00094c40 	sll	t1,t1,0x11
bd0070f8:	40086000 	mfc0	t0,c0_status
bd0070fc:	3c010058 	lui	at,0x58
bd007100:	01014024 	and	t0,t0,at
bd007104:	01284025 	or	t0,t1,t0
bd007108:	40886000 	mtc0	t0,c0_status
bd00710c:	000000c0 	ehb
bd007110:	3c089d00 	lui	t0,0x9d00
bd007114:	25087d84 	addiu	t0,t0,32132
bd007118:	0100f809 	jalr	t0
bd00711c:	00000000 	nop
bd007120:	40086000 	mfc0	t0,c0_status
bd007124:	3c01ffbf 	lui	at,0xffbf
bd007128:	3421ffff 	ori	at,at,0xffff
bd00712c:	01014024 	and	t0,t0,at
bd007130:	40886000 	mtc0	t0,c0_status
bd007134:	30840000 	andi	a0,a0,0x0
bd007138:	30a50000 	andi	a1,a1,0x0
bd00713c:	3c089d00 	lui	t0,0x9d00
bd007140:	25087bb4 	addiu	t0,t0,31668
bd007144:	01000008 	jr	t0
bd007148:	00000000 	nop

Disassembly of section .bev_excpt:

bfc07380 <_bev_exception>:
bfc07380:	3c1a9d00 	lui	k0,0x9d00
bfc07384:	275a7c08 	addiu	k0,k0,31752
bfc07388:	03400008 	jr	k0
bfc0738c:	00000000 	nop

Disassembly of section .app_excpt:

9d006180 <_gen_exception>:
9d006180:	3c1a9d00 	lui	k0,0x9d00
9d006184:	275a7a5c 	addiu	k0,k0,31324
9d006188:	03400008 	jr	k0
9d00618c:	00000000 	nop

Disassembly of section .vector_0:

9d006200 <__vector_dispatch_0>:
9d006200:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006204:	00000000 	nop

Disassembly of section .vector_1:

9d006220 <__vector_dispatch_1>:
9d006220:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006224:	00000000 	nop

Disassembly of section .vector_2:

9d006240 <__vector_dispatch_2>:
9d006240:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006244:	00000000 	nop

Disassembly of section .vector_3:

9d006260 <__vector_dispatch_3>:
9d006260:	0b401e0b 	j	9d00782c <Ext0ISR>
9d006264:	00000000 	nop

Disassembly of section .vector_4:

9d006280 <__vector_dispatch_4>:
9d006280:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006284:	00000000 	nop

Disassembly of section .vector_5:

9d0062a0 <__vector_dispatch_5>:
9d0062a0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0062a4:	00000000 	nop

Disassembly of section .vector_6:

9d0062c0 <__vector_dispatch_6>:
9d0062c0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0062c4:	00000000 	nop

Disassembly of section .vector_7:

9d0062e0 <__vector_dispatch_7>:
9d0062e0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0062e4:	00000000 	nop

Disassembly of section .vector_8:

9d006300 <__vector_dispatch_8>:
9d006300:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006304:	00000000 	nop

Disassembly of section .vector_9:

9d006320 <__vector_dispatch_9>:
9d006320:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006324:	00000000 	nop

Disassembly of section .vector_10:

9d006340 <__vector_dispatch_10>:
9d006340:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006344:	00000000 	nop

Disassembly of section .vector_11:

9d006360 <__vector_dispatch_11>:
9d006360:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006364:	00000000 	nop

Disassembly of section .vector_12:

9d006380 <__vector_dispatch_12>:
9d006380:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006384:	00000000 	nop

Disassembly of section .vector_13:

9d0063a0 <__vector_dispatch_13>:
9d0063a0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0063a4:	00000000 	nop

Disassembly of section .vector_14:

9d0063c0 <__vector_dispatch_14>:
9d0063c0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0063c4:	00000000 	nop

Disassembly of section .vector_15:

9d0063e0 <__vector_dispatch_15>:
9d0063e0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0063e4:	00000000 	nop

Disassembly of section .vector_16:

9d006400 <__vector_dispatch_16>:
9d006400:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006404:	00000000 	nop

Disassembly of section .vector_17:

9d006420 <__vector_dispatch_17>:
9d006420:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006424:	00000000 	nop

Disassembly of section .vector_18:

9d006440 <__vector_dispatch_18>:
9d006440:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006444:	00000000 	nop

Disassembly of section .vector_19:

9d006460 <__vector_dispatch_19>:
9d006460:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006464:	00000000 	nop

Disassembly of section .vector_20:

9d006480 <__vector_dispatch_20>:
9d006480:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006484:	00000000 	nop

Disassembly of section .vector_21:

9d0064a0 <__vector_dispatch_21>:
9d0064a0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0064a4:	00000000 	nop

Disassembly of section .vector_22:

9d0064c0 <__vector_dispatch_22>:
9d0064c0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0064c4:	00000000 	nop

Disassembly of section .vector_23:

9d0064e0 <__vector_dispatch_23>:
9d0064e0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0064e4:	00000000 	nop

Disassembly of section .vector_24:

9d006500 <__vector_dispatch_24>:
9d006500:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006504:	00000000 	nop

Disassembly of section .vector_25:

9d006520 <__vector_dispatch_25>:
9d006520:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006524:	00000000 	nop

Disassembly of section .vector_26:

9d006540 <__vector_dispatch_26>:
9d006540:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006544:	00000000 	nop

Disassembly of section .vector_27:

9d006560 <__vector_dispatch_27>:
9d006560:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006564:	00000000 	nop

Disassembly of section .vector_28:

9d006580 <__vector_dispatch_28>:
9d006580:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006584:	00000000 	nop

Disassembly of section .vector_29:

9d0065a0 <__vector_dispatch_29>:
9d0065a0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0065a4:	00000000 	nop

Disassembly of section .vector_30:

9d0065c0 <__vector_dispatch_30>:
9d0065c0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0065c4:	00000000 	nop

Disassembly of section .vector_31:

9d0065e0 <__vector_dispatch_31>:
9d0065e0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0065e4:	00000000 	nop

Disassembly of section .vector_32:

9d006600 <__vector_dispatch_32>:
9d006600:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006604:	00000000 	nop

Disassembly of section .vector_33:

9d006620 <__vector_dispatch_33>:
9d006620:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006624:	00000000 	nop

Disassembly of section .vector_34:

9d006640 <__vector_dispatch_34>:
9d006640:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006644:	00000000 	nop

Disassembly of section .vector_35:

9d006660 <__vector_dispatch_35>:
9d006660:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006664:	00000000 	nop

Disassembly of section .vector_36:

9d006680 <__vector_dispatch_36>:
9d006680:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006684:	00000000 	nop

Disassembly of section .vector_37:

9d0066a0 <__vector_dispatch_37>:
9d0066a0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0066a4:	00000000 	nop

Disassembly of section .vector_38:

9d0066c0 <__vector_dispatch_38>:
9d0066c0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0066c4:	00000000 	nop

Disassembly of section .vector_39:

9d0066e0 <__vector_dispatch_39>:
9d0066e0:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d0066e4:	00000000 	nop

Disassembly of section .vector_40:

9d006700 <__vector_dispatch_40>:
9d006700:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006704:	00000000 	nop

Disassembly of section .vector_41:

9d006720 <__vector_dispatch_41>:
9d006720:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006724:	00000000 	nop

Disassembly of section .vector_42:

9d006740 <__vector_dispatch_42>:
9d006740:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006744:	00000000 	nop

Disassembly of section .vector_43:

9d006760 <__vector_dispatch_43>:
9d006760:	0b401f26 	j	9d007c98 <_DefaultInterrupt>
9d006764:	00000000 	nop

Disassembly of section ._debug_exception:

bfc00480 <__DbgExecReturn>:
bfc00480:	409bf800 	mtc0	k1,c0_desave
bfc00484:	000000c0 	ehb
bfc00488:	3c1b9d00 	lui	k1,0x9d00
bfc0048c:	277b7ce0 	addiu	k1,k1,31968
bfc00490:	13600002 	beqz	k1,bfc0049c <__DbgExecReturn+0x1c>
bfc00494:	00000000 	nop
bfc00498:	409bc000 	mtc0	k1,c0_depc
bfc0049c:	401bf800 	mfc0	k1,c0_desave
bfc004a0:	000000c0 	ehb
bfc004a4:	4200001f 	deret
bfc004a8:	00000000 	nop

Disassembly of section .text:

9d007490 <NU32DIP_Startup>:
#include "nu32dip.h"

void NU32DIP_Startup() {
9d007490:	27bdfff8 	addiu	sp,sp,-8
9d007494:	afbf0004 	sw	ra,4(sp)
9d007498:	afbe0000 	sw	s8,0(sp)
9d00749c:	03a0f025 	move	s8,sp
    __builtin_disable_interrupts(); // disable interrupts while initializing things
9d0074a0:	41626000 	di	v0
9d0074a4:	000000c0 	ehb
9d0074a8:	00000000 	nop

    // set the CP0 CONFIG register to indicate that kseg0 is cacheable (0x3)
    __builtin_mtc0(_CP0_CONFIG, _CP0_CONFIG_SELECT, 0xa4210583);
9d0074ac:	3c02a421 	lui	v0,0xa421
9d0074b0:	34420583 	ori	v0,v0,0x583
9d0074b4:	40828000 	mtc0	v0,c0_config
9d0074b8:	000000c0 	ehb

    // 0 data RAM access wait states
    BMXCONbits.BMXWSDRM = 0x0;
9d0074bc:	3c03bf88 	lui	v1,0xbf88
9d0074c0:	8c622000 	lw	v0,8192(v1)
9d0074c4:	7c023184 	ins	v0,zero,0x6,0x1
9d0074c8:	ac622000 	sw	v0,8192(v1)

    // enable multi vector interrupts
    INTCONbits.MVEC = 0x1;
9d0074cc:	3c03bf88 	lui	v1,0xbf88
9d0074d0:	8c621000 	lw	v0,4096(v1)
9d0074d4:	24040001 	li	a0,1
9d0074d8:	7c826304 	ins	v0,a0,0xc,0x1
9d0074dc:	ac621000 	sw	v0,4096(v1)

    // disable JTAG to get pins back
    DDPCONbits.JTAGEN = 0;
9d0074e0:	3c03bf81 	lui	v1,0xbf81
9d0074e4:	9462f200 	lhu	v0,-3584(v1)
9d0074e8:	7c0218c4 	ins	v0,zero,0x3,0x1
9d0074ec:	a462f200 	sh	v0,-3584(v1)

    // do your TRIS and LAT commands here
    TRISBCLR = 0b110000; // B4 and B5 LEDs
9d0074f0:	3c02bf88 	lui	v0,0xbf88
9d0074f4:	24030030 	li	v1,48
9d0074f8:	ac436114 	sw	v1,24852(v0)
    TRISASET = 0b010000; // A4 user button
9d0074fc:	3c02bf88 	lui	v0,0xbf88
9d007500:	24030010 	li	v1,16
9d007504:	ac436018 	sw	v1,24600(v0)
    //NU32_LED1 = 1; // LED1 is off
    NU32DIP_YELLOW = 1;
9d007508:	3c03bf88 	lui	v1,0xbf88
9d00750c:	94626130 	lhu	v0,24880(v1)
9d007510:	24040001 	li	a0,1
9d007514:	7c822944 	ins	v0,a0,0x5,0x1
9d007518:	a4626130 	sh	v0,24880(v1)
    //NU32_LED2 = 0; // LED2 is on
    NU32DIP_GREEN = 0;
9d00751c:	3c03bf88 	lui	v1,0xbf88
9d007520:	94626130 	lhu	v0,24880(v1)
9d007524:	7c022104 	ins	v0,zero,0x4,0x1
9d007528:	a4626130 	sh	v0,24880(v1)

    //UART1 pins
    U1RXRbits.U1RXR = 0b0000; // Set A2 to U1RX
9d00752c:	3c03bf81 	lui	v1,0xbf81
9d007530:	9062fa50 	lbu	v0,-1456(v1)
9d007534:	7c021804 	ins	v0,zero,0x0,0x4
9d007538:	a062fa50 	sb	v0,-1456(v1)
    RPB3Rbits.RPB3R = 0b0001; // Set B3 to U1TX
9d00753c:	3c03bf81 	lui	v1,0xbf81
9d007540:	9062fb38 	lbu	v0,-1224(v1)
9d007544:	24040001 	li	a0,1
9d007548:	7c821804 	ins	v0,a0,0x0,0x4
9d00754c:	a062fb38 	sb	v0,-1224(v1)

    // turn on UART1 without an interrupt
    U1MODEbits.BRGH = 0; // set baud to NU32_DESIRED_BAUD
9d007550:	3c03bf80 	lui	v1,0xbf80
9d007554:	94626000 	lhu	v0,24576(v1)
9d007558:	7c0218c4 	ins	v0,zero,0x3,0x1
9d00755c:	a4626000 	sh	v0,24576(v1)
    U1BRG = ((NU32DIP_SYS_FREQ / NU32DIP_DESIRED_BAUD) / 16) - 1;
9d007560:	3c02bf80 	lui	v0,0xbf80
9d007564:	2403000c 	li	v1,12
9d007568:	ac436040 	sw	v1,24640(v0)

    // 8 bit, no parity bit, and 1 stop bit (8N1 setup)
    U1MODEbits.PDSEL = 0;
9d00756c:	3c03bf80 	lui	v1,0xbf80
9d007570:	94626000 	lhu	v0,24576(v1)
9d007574:	7c021044 	ins	v0,zero,0x1,0x2
9d007578:	a4626000 	sh	v0,24576(v1)
    U1MODEbits.STSEL = 0;
9d00757c:	3c03bf80 	lui	v1,0xbf80
9d007580:	94626000 	lhu	v0,24576(v1)
9d007584:	7c020004 	ins	v0,zero,0x0,0x1
9d007588:	a4626000 	sh	v0,24576(v1)

    // configure TX & RX pins as output & input pins
    U1STAbits.UTXEN = 1;
9d00758c:	3c03bf80 	lui	v1,0xbf80
9d007590:	8c626010 	lw	v0,24592(v1)
9d007594:	24040001 	li	a0,1
9d007598:	7c825284 	ins	v0,a0,0xa,0x1
9d00759c:	ac626010 	sw	v0,24592(v1)
    U1STAbits.URXEN = 1;
9d0075a0:	3c03bf80 	lui	v1,0xbf80
9d0075a4:	8c626010 	lw	v0,24592(v1)
9d0075a8:	24040001 	li	a0,1
9d0075ac:	7c826304 	ins	v0,a0,0xc,0x1
9d0075b0:	ac626010 	sw	v0,24592(v1)
    // configure without hardware flow control
    U1MODEbits.UEN = 0;
9d0075b4:	3c03bf80 	lui	v1,0xbf80
9d0075b8:	94626000 	lhu	v0,24576(v1)
9d0075bc:	7c024a04 	ins	v0,zero,0x8,0x2
9d0075c0:	a4626000 	sh	v0,24576(v1)

    // enable the uart
    U1MODEbits.ON = 1;
9d0075c4:	3c03bf80 	lui	v1,0xbf80
9d0075c8:	94626000 	lhu	v0,24576(v1)
9d0075cc:	24040001 	li	a0,1
9d0075d0:	7c827bc4 	ins	v0,a0,0xf,0x1
9d0075d4:	a4626000 	sh	v0,24576(v1)

    __builtin_enable_interrupts();
9d0075d8:	41626020 	ei	v0
}
9d0075dc:	00000000 	nop
9d0075e0:	03c0e825 	move	sp,s8
9d0075e4:	8fbf0004 	lw	ra,4(sp)
9d0075e8:	8fbe0000 	lw	s8,0(sp)
9d0075ec:	27bd0008 	addiu	sp,sp,8
9d0075f0:	03e00008 	jr	ra
9d0075f4:	00000000 	nop

9d0075f8 <NU32DIP_ReadUART1>:

// Read from UART1
// block other functions until you get a '\r' or '\n'
// send the pointer to your char array and the number of elements in the array

void NU32DIP_ReadUART1(char * message, int maxLength) {
9d0075f8:	27bdffe8 	addiu	sp,sp,-24
9d0075fc:	afbe0014 	sw	s8,20(sp)
9d007600:	03a0f025 	move	s8,sp
9d007604:	afc40018 	sw	a0,24(s8)
9d007608:	afc5001c 	sw	a1,28(s8)
    char data = 0;
9d00760c:	a3c00008 	sb	zero,8(s8)
    int complete = 0, num_bytes = 0;
9d007610:	afc00000 	sw	zero,0(s8)
9d007614:	afc00004 	sw	zero,4(s8)
    // loop until you get a '\r' or '\n'
    while (!complete) {
9d007618:	10000024 	b	9d0076ac <NU32DIP_ReadUART1+0xb4>
9d00761c:	00000000 	nop
        if (U1STAbits.URXDA) { // if data is available
9d007620:	3c02bf80 	lui	v0,0xbf80
9d007624:	8c426010 	lw	v0,24592(v0)
9d007628:	7c420000 	ext	v0,v0,0x0,0x1
9d00762c:	304200ff 	andi	v0,v0,0xff
9d007630:	1040001e 	beqz	v0,9d0076ac <NU32DIP_ReadUART1+0xb4>
9d007634:	00000000 	nop
            data = U1RXREG; // read the data
9d007638:	3c02bf80 	lui	v0,0xbf80
9d00763c:	8c426030 	lw	v0,24624(v0)
9d007640:	a3c20008 	sb	v0,8(s8)
            if ((data == '\n') || (data == '\r')) {
9d007644:	83c30008 	lb	v1,8(s8)
9d007648:	2402000a 	li	v0,10
9d00764c:	10620005 	beq	v1,v0,9d007664 <NU32DIP_ReadUART1+0x6c>
9d007650:	00000000 	nop
9d007654:	83c30008 	lb	v1,8(s8)
9d007658:	2402000d 	li	v0,13
9d00765c:	14620005 	bne	v1,v0,9d007674 <NU32DIP_ReadUART1+0x7c>
9d007660:	00000000 	nop
                complete = 1;
9d007664:	24020001 	li	v0,1
9d007668:	afc20000 	sw	v0,0(s8)
9d00766c:	1000000f 	b	9d0076ac <NU32DIP_ReadUART1+0xb4>
9d007670:	00000000 	nop
            } else {
                message[num_bytes] = data;
9d007674:	8fc20004 	lw	v0,4(s8)
9d007678:	8fc30018 	lw	v1,24(s8)
9d00767c:	00621021 	addu	v0,v1,v0
9d007680:	93c30008 	lbu	v1,8(s8)
9d007684:	a0430000 	sb	v1,0(v0)
                ++num_bytes;
9d007688:	8fc20004 	lw	v0,4(s8)
9d00768c:	24420001 	addiu	v0,v0,1
9d007690:	afc20004 	sw	v0,4(s8)
                // roll over if the array is too small
                if (num_bytes >= maxLength) {
9d007694:	8fc30004 	lw	v1,4(s8)
9d007698:	8fc2001c 	lw	v0,28(s8)
9d00769c:	0062102a 	slt	v0,v1,v0
9d0076a0:	14400002 	bnez	v0,9d0076ac <NU32DIP_ReadUART1+0xb4>
9d0076a4:	00000000 	nop
                    num_bytes = 0;
9d0076a8:	afc00004 	sw	zero,4(s8)
    while (!complete) {
9d0076ac:	8fc20000 	lw	v0,0(s8)
9d0076b0:	1040ffdb 	beqz	v0,9d007620 <NU32DIP_ReadUART1+0x28>
9d0076b4:	00000000 	nop
                }
            }
        }
    }
    // end the string
    message[num_bytes] = '\0';
9d0076b8:	8fc20004 	lw	v0,4(s8)
9d0076bc:	8fc30018 	lw	v1,24(s8)
9d0076c0:	00621021 	addu	v0,v1,v0
9d0076c4:	a0400000 	sb	zero,0(v0)
}
9d0076c8:	00000000 	nop
9d0076cc:	03c0e825 	move	sp,s8
9d0076d0:	8fbe0014 	lw	s8,20(sp)
9d0076d4:	27bd0018 	addiu	sp,sp,24
9d0076d8:	03e00008 	jr	ra
9d0076dc:	00000000 	nop

9d0076e0 <NU32DIP_WriteUART1>:

// Write a character array using UART1

void NU32DIP_WriteUART1(const char * string) {
9d0076e0:	27bdfff8 	addiu	sp,sp,-8
9d0076e4:	afbe0004 	sw	s8,4(sp)
9d0076e8:	03a0f025 	move	s8,sp
9d0076ec:	afc40008 	sw	a0,8(s8)
    while (*string != '\0') {
9d0076f0:	10000010 	b	9d007734 <NU32DIP_WriteUART1+0x54>
9d0076f4:	00000000 	nop
        while (U1STAbits.UTXBF) {
9d0076f8:	00000000 	nop
9d0076fc:	3c02bf80 	lui	v0,0xbf80
9d007700:	8c426010 	lw	v0,24592(v0)
9d007704:	7c420240 	ext	v0,v0,0x9,0x1
9d007708:	304200ff 	andi	v0,v0,0xff
9d00770c:	1440fffb 	bnez	v0,9d0076fc <NU32DIP_WriteUART1+0x1c>
9d007710:	00000000 	nop
            ; // wait until tx buffer isn't full
        }
        U1TXREG = *string;
9d007714:	8fc20008 	lw	v0,8(s8)
9d007718:	80420000 	lb	v0,0(v0)
9d00771c:	00401825 	move	v1,v0
9d007720:	3c02bf80 	lui	v0,0xbf80
9d007724:	ac436020 	sw	v1,24608(v0)
        ++string;
9d007728:	8fc20008 	lw	v0,8(s8)
9d00772c:	24420001 	addiu	v0,v0,1
9d007730:	afc20008 	sw	v0,8(s8)
    while (*string != '\0') {
9d007734:	8fc20008 	lw	v0,8(s8)
9d007738:	80420000 	lb	v0,0(v0)
9d00773c:	1440ffee 	bnez	v0,9d0076f8 <NU32DIP_WriteUART1+0x18>
9d007740:	00000000 	nop
    }
}
9d007744:	00000000 	nop
9d007748:	03c0e825 	move	sp,s8
9d00774c:	8fbe0004 	lw	s8,4(sp)
9d007750:	27bd0008 	addiu	sp,sp,8
9d007754:	03e00008 	jr	ra
9d007758:	00000000 	nop

9d00775c <NU32DIP_Delay>:

void NU32DIP_Delay(int ms){
9d00775c:	27bdffe8 	addiu	sp,sp,-24
9d007760:	afbf0014 	sw	ra,20(sp)
9d007764:	afbe0010 	sw	s8,16(sp)
9d007768:	03a0f025 	move	s8,sp
9d00776c:	afc40018 	sw	a0,24(s8)
    NU32DIP_DelayMicroseconds(ms*1000);
9d007770:	8fc30018 	lw	v1,24(s8)
9d007774:	00601025 	move	v0,v1
9d007778:	00021140 	sll	v0,v0,0x5
9d00777c:	00431023 	subu	v0,v0,v1
9d007780:	00021080 	sll	v0,v0,0x2
9d007784:	00431021 	addu	v0,v0,v1
9d007788:	000210c0 	sll	v0,v0,0x3
9d00778c:	00402025 	move	a0,v0
9d007790:	0f401ded 	jal	9d0077b4 <NU32DIP_DelayMicroseconds>
9d007794:	00000000 	nop
}
9d007798:	00000000 	nop
9d00779c:	03c0e825 	move	sp,s8
9d0077a0:	8fbf0014 	lw	ra,20(sp)
9d0077a4:	8fbe0010 	lw	s8,16(sp)
9d0077a8:	27bd0018 	addiu	sp,sp,24
9d0077ac:	03e00008 	jr	ra
9d0077b0:	00000000 	nop

9d0077b4 <NU32DIP_DelayMicroseconds>:
void NU32DIP_DelayMicroseconds(int us){
9d0077b4:	27bdfff0 	addiu	sp,sp,-16
9d0077b8:	afbf000c 	sw	ra,12(sp)
9d0077bc:	afbe0008 	sw	s8,8(sp)
9d0077c0:	03a0f025 	move	s8,sp
9d0077c4:	afc40010 	sw	a0,16(s8)
    long numCycles = (NU32DIP_SYS_FREQ/(2000000))*us; // divide by 2 for every other clock cycle, divide by 1000000 for 1 us
9d0077c8:	8fc30010 	lw	v1,16(s8)
9d0077cc:	00601025 	move	v0,v1
9d0077d0:	00021040 	sll	v0,v0,0x1
9d0077d4:	00431021 	addu	v0,v0,v1
9d0077d8:	000210c0 	sll	v0,v0,0x3
9d0077dc:	afc20000 	sw	v0,0(s8)
    _CP0_SET_COUNT(0);
9d0077e0:	00001025 	move	v0,zero
9d0077e4:	40824800 	mtc0	v0,c0_count
9d0077e8:	000000c0 	ehb
    while(_CP0_GET_COUNT() < numCycles){};
9d0077ec:	00000000 	nop
9d0077f0:	40034800 	mfc0	v1,c0_count
9d0077f4:	8fc20000 	lw	v0,0(s8)
9d0077f8:	0062102b 	sltu	v0,v1,v0
9d0077fc:	1440fffc 	bnez	v0,9d0077f0 <NU32DIP_DelayMicroseconds+0x3c>
9d007800:	00000000 	nop
    _CP0_SET_COUNT(0);
9d007804:	00001025 	move	v0,zero
9d007808:	40824800 	mtc0	v0,c0_count
9d00780c:	000000c0 	ehb
9d007810:	00000000 	nop
9d007814:	03c0e825 	move	sp,s8
9d007818:	8fbf000c 	lw	ra,12(sp)
9d00781c:	8fbe0008 	lw	s8,8(sp)
9d007820:	27bd0010 	addiu	sp,sp,16
9d007824:	03e00008 	jr	ra
9d007828:	00000000 	nop

9d00782c <Ext0ISR>:
#include "nu32dip.h"          // constants, funcs for startup and UART

void __ISR(_EXTERNAL_0_VECTOR, IPL2SOFT) Ext0ISR(void) { // step 1: the ISR
9d00782c:	415de800 	rdpgpr	sp,sp
9d007830:	401a7000 	mfc0	k0,c0_epc
9d007834:	401b6000 	mfc0	k1,c0_status
9d007838:	27bdff88 	addiu	sp,sp,-120
9d00783c:	afba0074 	sw	k0,116(sp)
9d007840:	401a6002 	mfc0	k0,c0_srsctl
9d007844:	afbb0070 	sw	k1,112(sp)
9d007848:	afba006c 	sw	k0,108(sp)
9d00784c:	7c1b7844 	ins	k1,zero,0x1,0xf
9d007850:	377b0800 	ori	k1,k1,0x800
9d007854:	409b6000 	mtc0	k1,c0_status
9d007858:	afbf005c 	sw	ra,92(sp)
9d00785c:	afbe0058 	sw	s8,88(sp)
9d007860:	afb90054 	sw	t9,84(sp)
9d007864:	afb80050 	sw	t8,80(sp)
9d007868:	afaf004c 	sw	t7,76(sp)
9d00786c:	afae0048 	sw	t6,72(sp)
9d007870:	afad0044 	sw	t5,68(sp)
9d007874:	afac0040 	sw	t4,64(sp)
9d007878:	afab003c 	sw	t3,60(sp)
9d00787c:	afaa0038 	sw	t2,56(sp)
9d007880:	afa90034 	sw	t1,52(sp)
9d007884:	afa80030 	sw	t0,48(sp)
9d007888:	afa7002c 	sw	a3,44(sp)
9d00788c:	afa60028 	sw	a2,40(sp)
9d007890:	afa50024 	sw	a1,36(sp)
9d007894:	afa40020 	sw	a0,32(sp)
9d007898:	afa3001c 	sw	v1,28(sp)
9d00789c:	afa20018 	sw	v0,24(sp)
9d0078a0:	afa10014 	sw	at,20(sp)
9d0078a4:	00001012 	mflo	v0
9d0078a8:	afa20064 	sw	v0,100(sp)
9d0078ac:	00001810 	mfhi	v1
9d0078b0:	afa30060 	sw	v1,96(sp)
9d0078b4:	03a0f025 	move	s8,sp

  NU32DIP_Delay(10); // wait 200 ms (nothing lower worked)
9d0078b8:	2404000a 	li	a0,10
9d0078bc:	0f401dd7 	jal	9d00775c <NU32DIP_Delay>
9d0078c0:	00000000 	nop
  if(NU32DIP_USER == 0){
9d0078c4:	3c02bf88 	lui	v0,0xbf88
9d0078c8:	8c426020 	lw	v0,24608(v0)
9d0078cc:	7c420100 	ext	v0,v0,0x4,0x1
9d0078d0:	304200ff 	andi	v0,v0,0xff
9d0078d4:	14400016 	bnez	v0,9d007930 <Ext0ISR+0x104>
9d0078d8:	00000000 	nop

    NU32DIP_GREEN = 0;                  // LED1 and LED2 on
9d0078dc:	3c03bf88 	lui	v1,0xbf88
9d0078e0:	94626130 	lhu	v0,24880(v1)
9d0078e4:	7c022104 	ins	v0,zero,0x4,0x1
9d0078e8:	a4626130 	sh	v0,24880(v1)
    NU32DIP_YELLOW = 0;
9d0078ec:	3c03bf88 	lui	v1,0xbf88
9d0078f0:	94626130 	lhu	v0,24880(v1)
9d0078f4:	7c022944 	ins	v0,zero,0x5,0x1
9d0078f8:	a4626130 	sh	v0,24880(v1)

    NU32DIP_Delay(250);
9d0078fc:	240400fa 	li	a0,250
9d007900:	0f401dd7 	jal	9d00775c <NU32DIP_Delay>
9d007904:	00000000 	nop
    
    NU32DIP_GREEN = 1;                  // LED1 and LED2 off
9d007908:	3c03bf88 	lui	v1,0xbf88
9d00790c:	94626130 	lhu	v0,24880(v1)
9d007910:	24040001 	li	a0,1
9d007914:	7c822104 	ins	v0,a0,0x4,0x1
9d007918:	a4626130 	sh	v0,24880(v1)
    NU32DIP_YELLOW = 1;
9d00791c:	3c03bf88 	lui	v1,0xbf88
9d007920:	94626130 	lhu	v0,24880(v1)
9d007924:	24040001 	li	a0,1
9d007928:	7c822944 	ins	v0,a0,0x5,0x1
9d00792c:	a4626130 	sh	v0,24880(v1)
  }
  IFS0bits.INT0IF = 0;            // clear interrupt flag IFS0<3>
9d007930:	3c03bf88 	lui	v1,0xbf88
9d007934:	8c621030 	lw	v0,4144(v1)
9d007938:	7c0218c4 	ins	v0,zero,0x3,0x1
9d00793c:	ac621030 	sw	v0,4144(v1)
}
9d007940:	00000000 	nop
9d007944:	03c0e825 	move	sp,s8
9d007948:	8fa20064 	lw	v0,100(sp)
9d00794c:	00400013 	mtlo	v0
9d007950:	8fa30060 	lw	v1,96(sp)
9d007954:	00600011 	mthi	v1
9d007958:	8fbf005c 	lw	ra,92(sp)
9d00795c:	8fbe0058 	lw	s8,88(sp)
9d007960:	8fb90054 	lw	t9,84(sp)
9d007964:	8fb80050 	lw	t8,80(sp)
9d007968:	8faf004c 	lw	t7,76(sp)
9d00796c:	8fae0048 	lw	t6,72(sp)
9d007970:	8fad0044 	lw	t5,68(sp)
9d007974:	8fac0040 	lw	t4,64(sp)
9d007978:	8fab003c 	lw	t3,60(sp)
9d00797c:	8faa0038 	lw	t2,56(sp)
9d007980:	8fa90034 	lw	t1,52(sp)
9d007984:	8fa80030 	lw	t0,48(sp)
9d007988:	8fa7002c 	lw	a3,44(sp)
9d00798c:	8fa60028 	lw	a2,40(sp)
9d007990:	8fa50024 	lw	a1,36(sp)
9d007994:	8fa40020 	lw	a0,32(sp)
9d007998:	8fa3001c 	lw	v1,28(sp)
9d00799c:	8fa20018 	lw	v0,24(sp)
9d0079a0:	8fa10014 	lw	at,20(sp)
9d0079a4:	41606000 	di
9d0079a8:	000000c0 	ehb
9d0079ac:	8fba0074 	lw	k0,116(sp)
9d0079b0:	8fbb0070 	lw	k1,112(sp)
9d0079b4:	409a7000 	mtc0	k0,c0_epc
9d0079b8:	8fba006c 	lw	k0,108(sp)
9d0079bc:	27bd0078 	addiu	sp,sp,120
9d0079c0:	409a6002 	mtc0	k0,c0_srsctl
9d0079c4:	41dde800 	wrpgpr	sp,sp
9d0079c8:	409b6000 	mtc0	k1,c0_status
9d0079cc:	42000018 	eret

9d0079d0 <main>:

int main(void) {
9d0079d0:	27bdffe8 	addiu	sp,sp,-24
9d0079d4:	afbf0014 	sw	ra,20(sp)
9d0079d8:	afbe0010 	sw	s8,16(sp)
9d0079dc:	03a0f025 	move	s8,sp
  NU32DIP_Startup(); // cache on, min flash wait, interrupts on, LED/button init, UART init
9d0079e0:	0f401d24 	jal	9d007490 <NU32DIP_Startup>
9d0079e4:	00000000 	nop
  __builtin_disable_interrupts(); // step 2: disable interrupts
9d0079e8:	41626000 	di	v0
9d0079ec:	000000c0 	ehb
9d0079f0:	00000000 	nop
  INTCONbits.INT0EP = 0;          // step 3: INT0 triggers on falling edge
9d0079f4:	3c03bf88 	lui	v1,0xbf88
9d0079f8:	8c621000 	lw	v0,4096(v1)
9d0079fc:	7c020004 	ins	v0,zero,0x0,0x1
9d007a00:	ac621000 	sw	v0,4096(v1)
  IPC0bits.INT0IP = 2;            // step 4: interrupt priority 2
9d007a04:	3c03bf88 	lui	v1,0xbf88
9d007a08:	8c621090 	lw	v0,4240(v1)
9d007a0c:	24040002 	li	a0,2
9d007a10:	7c82e684 	ins	v0,a0,0x1a,0x3
9d007a14:	ac621090 	sw	v0,4240(v1)
  IPC0bits.INT0IS = 1;            // step 4: interrupt priority 1
9d007a18:	3c03bf88 	lui	v1,0xbf88
9d007a1c:	8c621090 	lw	v0,4240(v1)
9d007a20:	24040001 	li	a0,1
9d007a24:	7c82ce04 	ins	v0,a0,0x18,0x2
9d007a28:	ac621090 	sw	v0,4240(v1)
  IFS0bits.INT0IF = 0;            // step 5: clear the int flag
9d007a2c:	3c03bf88 	lui	v1,0xbf88
9d007a30:	8c621030 	lw	v0,4144(v1)
9d007a34:	7c0218c4 	ins	v0,zero,0x3,0x1
9d007a38:	ac621030 	sw	v0,4144(v1)
  IEC0bits.INT0IE = 1;            // step 6: enable INT0 by setting IEC0<3>
9d007a3c:	3c03bf88 	lui	v1,0xbf88
9d007a40:	8c621060 	lw	v0,4192(v1)
9d007a44:	24040001 	li	a0,1
9d007a48:	7c8218c4 	ins	v0,a0,0x3,0x1
9d007a4c:	ac621060 	sw	v0,4192(v1)
  __builtin_enable_interrupts();  // step 7: enable interrupts
9d007a50:	41626020 	ei	v0
                                  // Connect RD7 (USER button) to INT0 (RD0)
  while(1) {
9d007a54:	1000ffff 	b	9d007a54 <main+0x84>
9d007a58:	00000000 	nop

Disassembly of section .text.general_exception:

9d007a5c <_general_exception_context>:
9d007a5c:	27bdffa8 	addiu	sp,sp,-88
9d007a60:	afa10004 	sw	at,4(sp)
9d007a64:	afa20008 	sw	v0,8(sp)
9d007a68:	afa3000c 	sw	v1,12(sp)
9d007a6c:	afa40010 	sw	a0,16(sp)
9d007a70:	afa50014 	sw	a1,20(sp)
9d007a74:	afa60018 	sw	a2,24(sp)
9d007a78:	afa7001c 	sw	a3,28(sp)
9d007a7c:	afa80020 	sw	t0,32(sp)
9d007a80:	afa90024 	sw	t1,36(sp)
9d007a84:	afaa0028 	sw	t2,40(sp)
9d007a88:	afab002c 	sw	t3,44(sp)
9d007a8c:	afac0030 	sw	t4,48(sp)
9d007a90:	afad0034 	sw	t5,52(sp)
9d007a94:	afae0038 	sw	t6,56(sp)
9d007a98:	afaf003c 	sw	t7,60(sp)
9d007a9c:	afb80040 	sw	t8,64(sp)
9d007aa0:	afb90044 	sw	t9,68(sp)
9d007aa4:	afbf0048 	sw	ra,72(sp)
9d007aa8:	00004012 	mflo	t0
9d007aac:	afa8004c 	sw	t0,76(sp)
9d007ab0:	00004010 	mfhi	t0
9d007ab4:	afa80050 	sw	t0,80(sp)
9d007ab8:	3c1a9d00 	lui	k0,0x9d00
9d007abc:	275a7c50 	addiu	k0,k0,31824
9d007ac0:	00000000 	nop
9d007ac4:	40046800 	mfc0	a0,c0_cause
9d007ac8:	40056000 	mfc0	a1,c0_status
9d007acc:	0340f809 	jalr	k0
9d007ad0:	00000000 	nop
9d007ad4:	8fa80050 	lw	t0,80(sp)
9d007ad8:	01000011 	mthi	t0
9d007adc:	8fa8004c 	lw	t0,76(sp)
9d007ae0:	01000013 	mtlo	t0
9d007ae4:	8fa10004 	lw	at,4(sp)
9d007ae8:	8fa20008 	lw	v0,8(sp)
9d007aec:	8fa3000c 	lw	v1,12(sp)
9d007af0:	8fa40010 	lw	a0,16(sp)
9d007af4:	8fa50014 	lw	a1,20(sp)
9d007af8:	8fa60018 	lw	a2,24(sp)
9d007afc:	8fa7001c 	lw	a3,28(sp)
9d007b00:	8fa80020 	lw	t0,32(sp)
9d007b04:	8fa90024 	lw	t1,36(sp)
9d007b08:	8faa0028 	lw	t2,40(sp)
9d007b0c:	8fab002c 	lw	t3,44(sp)
9d007b10:	8fac0030 	lw	t4,48(sp)
9d007b14:	8fad0034 	lw	t5,52(sp)
9d007b18:	8fae0038 	lw	t6,56(sp)
9d007b1c:	8faf003c 	lw	t7,60(sp)
9d007b20:	8fb80040 	lw	t8,64(sp)
9d007b24:	8fb90044 	lw	t9,68(sp)
9d007b28:	8fbf0048 	lw	ra,72(sp)
9d007b2c:	27bd0058 	addiu	sp,sp,88
9d007b30:	000000c0 	ehb
9d007b34:	42000018 	eret

Disassembly of section .text:

9d007b38 <__dinit_clear>:
9d007b38:	03e00008 	jr	ra
9d007b3c:	00000000 	nop

9d007b40 <__pic32_data_init>:
9d007b40:	03e01825 	move	v1,ra

9d007b44 <_dinit_init>:
9d007b44:	3c049d00 	lui	a0,0x9d00
9d007b48:	24847d6c 	addiu	a0,a0,32108
9d007b4c:	10800016 	beqz	a0,9d007ba8 <_dinit_init+0x64>
9d007b50:	00000000 	nop
9d007b54:	8c850000 	lw	a1,0(a0)
9d007b58:	10a00013 	beqz	a1,9d007ba8 <_dinit_init+0x64>
9d007b5c:	24840004 	addiu	a0,a0,4
9d007b60:	8c860000 	lw	a2,0(a0)
9d007b64:	24840004 	addiu	a0,a0,4
9d007b68:	848b0000 	lh	t3,0(a0)
9d007b6c:	24840004 	addiu	a0,a0,4
9d007b70:	3c0c9d00 	lui	t4,0x9d00
9d007b74:	258c7d58 	addiu	t4,t4,32088
9d007b78:	000b5880 	sll	t3,t3,0x2
9d007b7c:	016c6021 	addu	t4,t3,t4
9d007b80:	8d8c0000 	lw	t4,0(t4)
9d007b84:	0180f809 	jalr	t4
9d007b88:	00000000 	nop
9d007b8c:	00402025 	move	a0,v0
9d007b90:	24840003 	addiu	a0,a0,3
9d007b94:	2406fffc 	li	a2,-4
9d007b98:	00c42024 	and	a0,a2,a0
9d007b9c:	8c850000 	lw	a1,0(a0)
9d007ba0:	14a0ffec 	bnez	a1,9d007b54 <_dinit_init+0x10>
9d007ba4:	00000000 	nop
9d007ba8:	0060f825 	move	ra,v1
9d007bac:	03e00008 	jr	ra
9d007bb0:	00000000 	nop

Disassembly of section .text.main_entry:

9d007bb4 <_main_entry>:
9d007bb4:	3c040000 	lui	a0,0x0
9d007bb8:	27bdffe8 	addiu	sp,sp,-24
9d007bbc:	24840000 	addiu	a0,a0,0
9d007bc0:	10800003 	beqz	a0,9d007bd0 <_main_entry+0x1c>
9d007bc4:	afbf0014 	sw	ra,20(sp)
9d007bc8:	0080f809 	jalr	a0
9d007bcc:	00000000 	nop
9d007bd0:	30840000 	andi	a0,a0,0x0
9d007bd4:	30a50000 	andi	a1,a1,0x0
9d007bd8:	3c089d00 	lui	t0,0x9d00
9d007bdc:	250879d0 	addiu	t0,t0,31184
9d007be0:	0100f809 	jalr	t0
9d007be4:	00000000 	nop

9d007be8 <__crt0_exit>:
9d007be8:	3c020000 24420000 10400003 00000000     ...<..B$..@.....
9d007bf8:	0040f809 00000000 1000fff9 00000000     ..@.............

Disassembly of section .text._bootstrap_exception_handler:

9d007c08 <_bootstrap_exception_handler>:
9d007c08:	3c020000 	lui	v0,0x0
9d007c0c:	24420000 	addiu	v0,v0,0
9d007c10:	10400005 	beqz	v0,9d007c28 <_bootstrap_exception_handler+0x20>
9d007c14:	3c020000 	lui	v0,0x0
9d007c18:	24420000 	addiu	v0,v0,0
9d007c1c:	10400003 	beqz	v0,9d007c2c <_bootstrap_exception_handler+0x24>
9d007c20:	3c029d00 	lui	v0,0x9d00
9d007c24:	7000003f 	sdbbp
9d007c28:	3c029d00 	lui	v0,0x9d00
9d007c2c:	24427ce0 	addiu	v0,v0,31968
9d007c30:	10400005 	beqz	v0,9d007c48 <_bootstrap_exception_handler+0x40>
9d007c34:	00000000 	nop
9d007c38:	27bdffe8 	addiu	sp,sp,-24
9d007c3c:	afbf0014 	sw	ra,20(sp)
9d007c40:	0040f809 	jalr	v0
9d007c44:	00000000 	nop
9d007c48:	1000ffff 	b	9d007c48 <_bootstrap_exception_handler+0x40>
9d007c4c:	00000000 	nop

Disassembly of section .text._general_exception_handler:

9d007c50 <_general_exception_handler>:
9d007c50:	3c020000 	lui	v0,0x0
9d007c54:	24420000 	addiu	v0,v0,0
9d007c58:	10400005 	beqz	v0,9d007c70 <_general_exception_handler+0x20>
9d007c5c:	3c020000 	lui	v0,0x0
9d007c60:	24420000 	addiu	v0,v0,0
9d007c64:	10400003 	beqz	v0,9d007c74 <_general_exception_handler+0x24>
9d007c68:	3c029d00 	lui	v0,0x9d00
9d007c6c:	7000003f 	sdbbp
9d007c70:	3c029d00 	lui	v0,0x9d00
9d007c74:	24427ce0 	addiu	v0,v0,31968
9d007c78:	10400005 	beqz	v0,9d007c90 <_general_exception_handler+0x40>
9d007c7c:	00000000 	nop
9d007c80:	27bdffe8 	addiu	sp,sp,-24
9d007c84:	afbf0014 	sw	ra,20(sp)
9d007c88:	0040f809 	jalr	v0
9d007c8c:	00000000 	nop
9d007c90:	1000ffff 	b	9d007c90 <_general_exception_handler+0x40>
9d007c94:	00000000 	nop

Disassembly of section .vector_default:

9d007c98 <_DefaultInterrupt>:
9d007c98:	3c020000 	lui	v0,0x0
9d007c9c:	24420000 	addiu	v0,v0,0
9d007ca0:	10400007 	beqz	v0,9d007cc0 <_DefaultInterrupt+0x28>
9d007ca4:	3c020000 	lui	v0,0x0
9d007ca8:	24420000 	addiu	v0,v0,0
9d007cac:	50400005 	beqzl	v0,9d007cc4 <_DefaultInterrupt+0x2c>
9d007cb0:	3c029d00 	lui	v0,0x9d00
9d007cb4:	7000003f 	sdbbp
9d007cb8:	03e00008 	jr	ra
9d007cbc:	00000000 	nop
9d007cc0:	3c029d00 	lui	v0,0x9d00
9d007cc4:	24427ce0 	addiu	v0,v0,31968
9d007cc8:	10400003 	beqz	v0,9d007cd8 <_DefaultInterrupt+0x40>
9d007ccc:	00000000 	nop
9d007cd0:	0040f809 	jalr	v0
9d007cd4:	00000000 	nop
9d007cd8:	03e00008 	jr	ra
9d007cdc:	00000000 	nop

Disassembly of section .text:

9d007ce0 <__pic32_software_reset>:
9d007ce0:	41606000 	di
9d007ce4:	000000c0 	ehb
9d007ce8:	3c03aa99 	lui	v1,0xaa99
9d007cec:	3c02bf81 	lui	v0,0xbf81
9d007cf0:	24636655 	addiu	v1,v1,26197
9d007cf4:	ac40f230 	sw	zero,-3536(v0)
9d007cf8:	ac43f230 	sw	v1,-3536(v0)
9d007cfc:	3c035566 	lui	v1,0x5566
9d007d00:	346399aa 	ori	v1,v1,0x99aa
9d007d04:	ac43f230 	sw	v1,-3536(v0)
9d007d08:	3c02bf81 	lui	v0,0xbf81
9d007d0c:	24030001 	li	v1,1
9d007d10:	ac43f618 	sw	v1,-2536(v0)
9d007d14:	3c02bf81 	lui	v0,0xbf81
9d007d18:	8c42f610 	lw	v0,-2544(v0)
9d007d1c:	0b401f3a 	j	9d007ce8 <__pic32_software_reset+0x8>
9d007d20:	00000000 	nop

Disassembly of section .text:

9d007d40 <_nmi_handler>:
9d007d40:	401a6000 	mfc0	k0,c0_status
9d007d44:	3c1bffbf 	lui	k1,0xffbf
9d007d48:	377bffff 	ori	k1,k1,0xffff
9d007d4c:	035bd024 	and	k0,k0,k1
9d007d50:	409a6000 	mtc0	k0,c0_status
9d007d54:	42000018 	eret

Disassembly of section .rodata:

9d007d58 <_dinit_func_table>:
9d007d58:	9d007b38 9d007b38 9d007b38 9d007b38     8{..8{..8{..8{..
9d007d68:	9d007b38                                8{..

Disassembly of section .dinit:

9d007d6c <.dinit>:
9d007d6c:	00000000 	nop
9d007d70:	66666666 	0x66666666
9d007d74:	66666666 	0x66666666
9d007d78:	66666666 	0x66666666

Disassembly of section .text._on_reset:

9d007d7c <_on_reset>:
9d007d7c:	03e00008 	jr	ra
9d007d80:	00000000 	nop

Disassembly of section .text._on_bootstrap:

9d007d84 <_on_bootstrap>:
9d007d84:	03e00008 	jr	ra
9d007d88:	00000000 	nop
