// Seed: 3405488879
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    output wire id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input uwire id_16,
    input uwire id_17,
    output wor id_18,
    output tri1 id_19,
    input tri id_20,
    output wand id_21,
    input supply1 id_22,
    input wand id_23,
    output wire id_24,
    output wand id_25
);
  wire id_27;
  assign id_3 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3
);
  wire id_5, id_6;
  wire id_7;
  module_0(
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0
  );
endmodule
