strict digraph "" {
	node [label="\N"];
	"245:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d489c54d0>",
		clk_sens=True,
		fillcolor=gold,
		label="245:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['acc', 'cnt', 'paccx', 'lfsrx']"];
	"246:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d489c5a90>",
		fillcolor=springgreen,
		label="246:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"245:AL" -> "246:IF"	 [cond="[]",
		lineno=None];
	"Leaf_245:AL"	 [def_var="['lfsr']",
		label="Leaf_245:AL"];
	"247:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5450>",
		fillcolor=firebrick,
		label="247:NS
lfsr[sel] <= { lfsrx[21:0], ~(lfsrx[22] ^ lfsrx[17]) };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"246:IF" -> "247:NS"	 [cond="['cnt', 'paccx', 'acc']",
		label="((cnt < 8'd4) && (paccx[2] != acc[18]))",
		lineno=246];
	"247:NS" -> "Leaf_245:AL"	 [cond="[]",
		lineno=None];
}
