#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 19 12:13:12 2019
# Process ID: 5754
# Current directory: /home/omochan/3A/cpujikken/core
# Command line: vivado
# Log file: /home/omochan/3A/cpujikken/core/vivado.log
# Journal file: /home/omochan/3A/cpujikken/core/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/omochan/project_2/project_2.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci]
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
launch_simulation
open_wave_config /home/omochan/project_2/test_cpu_behav.wcfg
source test_cpu.tcl
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/in/in.coe}] [get_ips INST_BRAM]
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
restart
run all
current_wave_config {test_cpu_behav.wcfg}
add_wave {{/test_cpu/u1/_execute/_ALU/u2/rdata}} {{/test_cpu/u1/_execute/_ALU/u2/rdata_ready}} {{/test_cpu/u1/_execute/_ALU/u2/ferr}} {{/test_cpu/u1/_execute/_ALU/u2/rxd}} {{/test_cpu/u1/_execute/_ALU/u2/clk}} {{/test_cpu/u1/_execute/_ALU/u2/rstn}} {{/test_cpu/u1/_execute/_ALU/u2/sync_reg}} {{/test_cpu/u1/_execute/_ALU/u2/counter}} {{/test_cpu/u1/_execute/_ALU/u2/status}} {{/test_cpu/u1/_execute/_ALU/u2/next}} {{/test_cpu/u1/_execute/_ALU/u2/fin_stop_bit}} {{/test_cpu/u1/_execute/_ALU/u2/start_read}} {{/test_cpu/u1/_execute/_ALU/u2/rst_ctr}} {{/test_cpu/u1/_execute/_ALU/u2/update}} 
relaunch_sim
restart
run all
relaunch_sim
restart
run all
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/in/in.coe}] [get_ips INST_BRAM]
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci]
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
launch_simulation
open_wave_config /home/omochan/project_2/test_cpu_behav.wcfg
source test_cpu.tcl
restart
run all
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/in/in.coe}] [get_ips INST_BRAM]
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
restart
run all
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/ASM/src/minrt.coe}] [get_ips INST_BRAM]
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/ASM/src/minrt16.coe}] [get_ips INST_BRAM]
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/ASM/src/minrt.coe}] [get_ips INST_BRAM]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/omochan/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_0
relaunch_sim
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/minrt/minrt.coe}] [get_ips INST_BRAM]
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
relaunch_sim
restart
run all
current_wave_config {test_cpu_behav.wcfg}
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
relaunch_sim
current_wave_config {test_cpu_behav.wcfg}
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
current_wave_config {test_cpu_behav.wcfg}
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
current_wave_config {test_cpu_behav.wcfg}
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
close_sim
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci]
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
launch_simulation
open_wave_config /home/omochan/project_2/test_cpu_behav.wcfg
source test_cpu.tcl
current_wave_config {}
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
relaunch_sim
restart
run all
relaunch_sim
restart
run all
