# hardhik_riscv

## Labs for combinational circuits

### Inverter

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/9aca40b3-54af-4428-ab89-588d1993bdd1)

### Adder

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/513179a8-9f8e-45c0-895e-7dcda67170ea)

### mux

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/52c954b2-e19b-4d73-a601-382ab78427d8)

## Labs for sequential circuits


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/e1c1f6a7-cded-42df-bb7d-36c4e4a79cde)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/c5d261a2-ed9a-48d0-96a5-a53b4b3a008e)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/ba0491d1-137a-43a6-9cc2-2e1b9d295080)



#### Fibonacci  Series 

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/0afe3a21-63c9-430f-af99-975a1749d704)

## Labs for Pipelined 

### Pythogorous theorm

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/3d3a4ba2-353b-437b-b3b9-5885177c04b9)

#### with pipeline

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/49b2c040-da2f-4fc2-9be1-af6dfd7852c8)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/d09fa262-6f21-447b-ae43-e4e6b14d7a7d)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/3ef6b1ae-26e5-46be-ad7c-9ef98f1d99ac)


### Counter and Calculator in a Pipeline


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/b80a1164-ca5f-40a1-a370-94986111449f)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/e01d5062-3b5c-423a-aa61-f4dd905acff1)


### 2-cycle calculator

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/43f6c642-1a07-480d-917c-e348afc55088)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/e515d387-ff2b-4542-a04f-9a3f0f193fb9)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/40b38bfb-fd2b-4083-b4bf-907e71de7596)


## VALIDITY

### LABS

#### Distance accumulator

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/eef905d9-4be8-4fcb-8872-926f8ac0cfd1)


#### 2-cycle calculator with validity

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/4b1d6ac8-c971-441b-9b97-12d12c22cf86)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/0f936356-8995-41f1-a730-08d1b2b3326e)

#### calculator with single memory

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/b24562df-08b2-475c-b1c9-2a7426f9c8db)


## DAY 4

### Program Counter

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/49937dc3-a6bf-4613-a95f-36246ea11f3a)


### Instructon Fetch

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/d8bafca9-cdff-40ec-9e3e-f04c4c04764d)


### Instruction Decode

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/47520a74-a5f5-4949-80a3-33c7879b1964)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/c718233a-c518-4711-bb10-a6ae9427500e)


### Instruction Decode with validity

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/7eba5a01-d334-45e6-962d-83c567f94709)

### RISCV control logic

#### Register file

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/6dcaedad-c247-4599-9fd3-c5699030932a)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/aab36bf3-3920-482b-a186-41c7c46d7e65)


#### ALU

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/6a8a817e-09ab-47d2-bcc0-42de45ce39b9)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/ce77956a-c5ed-4d81-bbdd-8dbd1fd8ad17)

#### Register file write


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/11ba3cd2-c922-41ea-927a-a0eccd2e95eb)


#### Branch Instructions

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/1b5d09ab-f2f4-41e1-ba36-9a2c74cf2888)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/dc6366d2-2567-453f-8c21-e2e0b6b3b8e4)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/e2fe1a3b-9813-4127-9a12-4118e2bfe71b)


#### Testbench

## DAY 5

### 3 cycle RISCV

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/df5c56d5-618a-43cc-a012-6da698389e7c)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/49862ec6-4a64-4812-82ba-f3449964c067)

#### Dealing with invalid cycles


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/5d461753-44cd-457b-af7a-e0c748624f7d)


#### Modify 3-cycle RISCV to Distributive logic


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/dd0e2cf5-15c3-4d32-8a3c-0f08a833a47b)


### Solutions to Pipeline Hazards

#### Register File Bypass


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/9dc8a450-5e4f-43cd-a401-7ed4115d11dc)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/cba45d8c-cc13-45ad-81aa-f2072295849d)


#### To correct branch target path

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/99c09f11-6e8e-4aa9-b433-fa4acea8f2ba)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/da0c50ef-59ea-43e9-8480-0de4b3ea6239)


### Complete Inatruction Decode


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/e3bc2fa2-d476-4975-ab82-2b13b44706a1)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/4da530bd-9fad-487f-a95f-f76a7d3f76e3)


### Complete ALU

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/fbdd2af9-b531-4e07-95c1-7b09171347a3)


![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/b3eade22-20eb-4b01-900b-46d60e1dcaee)






