vendor_name = ModelSim
source_file = 1, C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/Somador 16 Bits V2/Adder1Bit.vhd
source_file = 1, C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/Somador 16 Bits V2/Adder2Bits.vhd
source_file = 1, C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/Somador 16 Bits V2/Adder16Bits.vhd
source_file = 1, c:/joshua/quartus-lite-18.0.0.614-windows/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/joshua/quartus-lite-18.0.0.614-windows/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/joshua/quartus-lite-18.0.0.614-windows/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/joshua/quartus-lite-18.0.0.614-windows/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/Somador 16 Bits V2/db/16BitsAdderV2.cbx.xml
design_name = Adder2Bits
instance = comp, \S[0]~output\, S[0]~output, Adder2Bits, 1
instance = comp, \S[1]~output\, S[1]~output, Adder2Bits, 1
instance = comp, \Cout~output\, Cout~output, Adder2Bits, 1
instance = comp, \B[0]~input\, B[0]~input, Adder2Bits, 1
instance = comp, \A[0]~input\, A[0]~input, Adder2Bits, 1
instance = comp, \Cin~input\, Cin~input, Adder2Bits, 1
instance = comp, \AdderBit0|S~0\, AdderBit0|S~0, Adder2Bits, 1
instance = comp, \A[1]~input\, A[1]~input, Adder2Bits, 1
instance = comp, \B[1]~input\, B[1]~input, Adder2Bits, 1
instance = comp, \AdderBit1|S~0\, AdderBit1|S~0, Adder2Bits, 1
instance = comp, \AdderBit1|Cout~0\, AdderBit1|Cout~0, Adder2Bits, 1
