Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Nov 27 12:35:43 2020
| Host         : lenovo-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file ALU_led_control_sets_placed.rpt
| Design       : ALU_led
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+------------------+------------------+----------------+
|   Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+------------------+------------------+----------------+
|  clkin_IBUF_BUFG |               |                  |                1 |              3 |
|  u1/clkout       |               |                  |                1 |              3 |
|  clkin_IBUF_BUFG |               | u1/clk_temp_1    |                8 |             31 |
+------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


