INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
