Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,LSRAM 18K,PLLs and CCCs,Chip Globals,MSS,10/100/1000 Ethernet,RCOSC_50MHZ,XTLOSC
CommsFPGA_CCC_0/Primitives,0,0,0,0,0,0,0,1,2,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/Primitives,15,5,0,0,0,0,0,0,1,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Primitives,111,97,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,13,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Primitives,10,13,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Primitives,107,97,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,13,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Primitives,10,13,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Primitives,111,97,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,13,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Primitives,10,13,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Primitives,112,97,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,13,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Primitives,10,13,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Primitives,107,96,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/Primitives,0,24,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,13,0,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Primitives,11,12,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,36,36,0,0,1,0,0,0,0,0,0
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/Primitives,27,16,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/Primitives,14,28,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Primitives,45,49,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/Primitives,193,123,0,0,0,0,0,0,1,0,0,0,0
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/Primitives,13,16,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/Primitives,47,12,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/Primitives,121,86,0,0,0,0,0,0,1,0,0,0,0
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Primitives,46,49,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Primitives,85,77,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/Primitives,13,16,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/Primitives,21,45,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Primitives,417,290,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/Primitives,24,17,0,0,0,0,0,0,2,0,0,0,0
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/Primitives,31,18,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/Primitives,31,18,0,0,0,0,0,0,0,0,0,0,0
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/Primitives,31,18,0,0,0,0,0,0,0,0,0,0,0
CoreAPB3_0/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
ID_RES_0/Primitives,0,0,0,0,4,0,0,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,39,0,0,0,3,0,0,0,0
m2s010_som_sb_0/CAM_SPI_1_CLK/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
m2s010_som_sb_0/CAM_SPI_1_SS0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
m2s010_som_sb_0/CCC_0/Primitives,0,0,0,0,0,0,0,1,1,0,0,0,0
m2s010_som_sb_0/CORECONFIGP_0/Primitives,61,74,0,0,0,0,0,0,0,0,0,0,0
m2s010_som_sb_0/CORERESETP_0/Primitives,31,50,0,0,0,0,0,0,2,0,0,0,0
m2s010_som_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,1,0,0,1,1
m2s010_som_sb_0/GPIO_1/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
m2s010_som_sb_0/GPIO_6/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
m2s010_som_sb_0/GPIO_7/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
m2s010_som_sb_0/OTH_SPI_1_SS0/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
m2s010_som_sb_0/Primitives,2,0,0,0,2,0,0,0,0,0,0,0,0
m2s010_som_sb_0/m2s010_som_sb_MSS_0/Primitives,0,0,0,0,70,1,0,0,2,1,0,0,0
