<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p490" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_490{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_490{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_490{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_490{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_490{left:154px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t6_490{left:69px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_490{left:69px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t8_490{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_490{left:69px;bottom:958px;letter-spacing:0.16px;}
#ta_490{left:150px;bottom:958px;letter-spacing:0.2px;word-spacing:-0.03px;}
#tb_490{left:69px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_490{left:69px;bottom:917px;letter-spacing:-0.13px;}
#td_490{left:69px;bottom:892px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#te_490{left:69px;bottom:875px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tf_490{left:69px;bottom:859px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tg_490{left:69px;bottom:790px;letter-spacing:0.16px;}
#th_490{left:150px;bottom:790px;letter-spacing:0.2px;word-spacing:0.01px;}
#ti_490{left:69px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_490{left:69px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_490{left:69px;bottom:722px;}
#tl_490{left:95px;bottom:726px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tm_490{left:69px;bottom:699px;}
#tn_490{left:95px;bottom:703px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#to_490{left:95px;bottom:686px;letter-spacing:-0.29px;word-spacing:-0.37px;}
#tp_490{left:69px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_490{left:69px;bottom:645px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tr_490{left:69px;bottom:628px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_490{left:69px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_490{left:69px;bottom:577px;}
#tu_490{left:95px;bottom:580px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tv_490{left:69px;bottom:554px;}
#tw_490{left:95px;bottom:558px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tx_490{left:69px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_490{left:69px;bottom:507px;}
#tz_490{left:95px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_490{left:95px;bottom:493px;letter-spacing:-0.12px;}
#t11_490{left:69px;bottom:467px;}
#t12_490{left:95px;bottom:470px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_490{left:69px;bottom:402px;letter-spacing:0.16px;}
#t14_490{left:150px;bottom:402px;letter-spacing:0.19px;word-spacing:-0.02px;}
#t15_490{left:149px;bottom:376px;letter-spacing:0.2px;word-spacing:0.03px;}
#t16_490{left:69px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t17_490{left:69px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t18_490{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_490{left:69px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_490{left:69px;bottom:276px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#t1b_490{left:69px;bottom:260px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#t1c_490{left:69px;bottom:235px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t1d_490{left:69px;bottom:218px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1e_490{left:69px;bottom:192px;}
#t1f_490{left:95px;bottom:195px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t1g_490{left:95px;bottom:179px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#t1h_490{left:95px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1i_490{left:95px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_490{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_490{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_490{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_490{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_490{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_490{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts490" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg490Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg490" style="-webkit-user-select: none;"><object width="935" height="1210" data="490/490.svg" type="image/svg+xml" id="pdf490" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_490" class="t s1_490">14-6 </span><span id="t2_490" class="t s1_490">Vol. 3A </span>
<span id="t3_490" class="t s2_490">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_490" class="t s3_490">14.1.5.1 </span><span id="t5_490" class="t s3_490">Numeric Error flag and IGNNE# </span>
<span id="t6_490" class="t s4_490">SSE extensions ignore the NE flag in control register CR0 (that is, they treat it as if it were always set) and the </span>
<span id="t7_490" class="t s4_490">IGNNE# pin. When an unmasked SIMD floating-point exception is detected, it is always reported by generating a </span>
<span id="t8_490" class="t s4_490">SIMD floating-point exception (#XM). </span>
<span id="t9_490" class="t s5_490">14.2 </span><span id="ta_490" class="t s5_490">EMULATION OF SSE EXTENSIONS </span>
<span id="tb_490" class="t s4_490">The Intel 64 and IA-32 architectures do not support emulation of the SSE instructions, as they do for x87 FPU </span>
<span id="tc_490" class="t s4_490">instructions. </span>
<span id="td_490" class="t s4_490">The EM flag in control register CR0 (provided to invoke emulation of x87 FPU instructions) cannot be used to invoke </span>
<span id="te_490" class="t s4_490">emulation of SSE instructions. If an SSE instruction is executed when CR0.EM = 1, an invalid opcode exception </span>
<span id="tf_490" class="t s4_490">(#UD) is generated. See Table 14-1. </span>
<span id="tg_490" class="t s5_490">14.3 </span><span id="th_490" class="t s5_490">SAVING AND RESTORING SSE STATE </span>
<span id="ti_490" class="t s4_490">The SSE state consists of the state of the XMM and MXCSR registers. Intel recommends the following method for </span>
<span id="tj_490" class="t s4_490">saving and restoring this state: </span>
<span id="tk_490" class="t s6_490">• </span><span id="tl_490" class="t s4_490">Execute the FXSAVE instruction to save the state of the XMM and MXCSR registers to memory. </span>
<span id="tm_490" class="t s6_490">• </span><span id="tn_490" class="t s4_490">Execute the FXRSTOR instruction to restore the state of the XMM and MXCSR registers from the image saved in </span>
<span id="to_490" class="t s4_490">memory earlier. </span>
<span id="tp_490" class="t s4_490">This save and restore method is required for all operating systems. XSAVE feature set can also be used to </span>
<span id="tq_490" class="t s4_490">save/restore SSE state. See Section 14.5, “The XSAVE Feature Set and Processor Extended State Management,” </span>
<span id="tr_490" class="t s4_490">for using the XSAVE feature set to save/restore SSE state. </span>
<span id="ts_490" class="t s4_490">In some cases, applications may choose to save only the XMM and MXCSR registers in the following manner: </span>
<span id="tt_490" class="t s6_490">• </span><span id="tu_490" class="t s4_490">Execute MOVDQ instructions to save the contents of the XMM registers to memory. </span>
<span id="tv_490" class="t s6_490">• </span><span id="tw_490" class="t s4_490">Execute a STMXCSR instruction to save the state of the MXCSR register to memory. </span>
<span id="tx_490" class="t s4_490">Such applications must restore the XMM and MXCSR registers as follows: </span>
<span id="ty_490" class="t s6_490">• </span><span id="tz_490" class="t s4_490">Execute MOVDQ instructions to load the saved contents of the XMM registers from memory into the XMM </span>
<span id="t10_490" class="t s4_490">registers. </span>
<span id="t11_490" class="t s6_490">• </span><span id="t12_490" class="t s4_490">Execute a LDMXCSR instruction to restore the state of the MXCSR register from memory. </span>
<span id="t13_490" class="t s5_490">14.4 </span><span id="t14_490" class="t s5_490">DESIGNING OS FACILITIES FOR SAVING X87 FPU, SSE, AND EXTENDED </span>
<span id="t15_490" class="t s5_490">STATES ON TASK OR CONTEXT SWITCHES </span>
<span id="t16_490" class="t s4_490">The x87 FPU and SSE state consist of the state of the x87 FPU, XMM, and MXCSR registers. The FXSAVE and </span>
<span id="t17_490" class="t s4_490">FXRSTOR instructions provide a fast method for saving and restoring this state. The XSAVE feature set can also be </span>
<span id="t18_490" class="t s4_490">used to save FP and SSE state along with other extended states (see Section 14.5). </span>
<span id="t19_490" class="t s4_490">Older operating systems may use FSAVE/FNSAVE and FRSTOR to save the x87 FPU state. These facilities can be </span>
<span id="t1a_490" class="t s4_490">extended to save and restore SSE state by substituting FXSAVE and FXRSTOR or the XSAVE feature set in place of </span>
<span id="t1b_490" class="t s4_490">FSAVE/FNSAVE and FRSTOR. </span>
<span id="t1c_490" class="t s4_490">If task or context switching facilities are written from scratch, any of several approaches may be taken for using the </span>
<span id="t1d_490" class="t s4_490">FXSAVE and FXRSTOR instructions or the XSAVE feature set to save and restore x87 FPU and SSE state: </span>
<span id="t1e_490" class="t s6_490">• </span><span id="t1f_490" class="t s4_490">The operating system can require applications that are intended to be run as tasks take responsibility for saving </span>
<span id="t1g_490" class="t s4_490">the states prior to a task suspension during a task switch and for restoring the states when the task is resumed. </span>
<span id="t1h_490" class="t s4_490">This approach is appropriate for cooperative multitasking operating systems, where the application has control </span>
<span id="t1i_490" class="t s4_490">over (or is able to determine) when a task switch is about to occur and can save state prior to the task switch. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
