vendor_name = ModelSim
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/port_OR/LogicOR.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/port_OR/db/LogicOR.cbx.xml
design_name = LogicOR
instance = comp, \out1~output\, out1~output, LogicOR, 1
instance = comp, \in1~input\, in1~input, LogicOR, 1
instance = comp, \in2~input\, in2~input, LogicOR, 1
instance = comp, \out1~0\, out1~0, LogicOR, 1
