
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Feb  5 07:30:48 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fnmadd.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fnmadd_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)

inst_37583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7f8000; valaddr_reg:x12; val_offset:112686*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112686*FLEN/8, x13, x9, x10)

inst_37584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb003fff; valaddr_reg:x12; val_offset:112689*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112689*FLEN/8, x13, x9, x10)

inst_37585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fc000; valaddr_reg:x12; val_offset:112692*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112692*FLEN/8, x13, x9, x10)

inst_37586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb001fff; valaddr_reg:x12; val_offset:112695*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112695*FLEN/8, x13, x9, x10)

inst_37587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fe000; valaddr_reg:x12; val_offset:112698*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112698*FLEN/8, x13, x9, x10)

inst_37588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000fff; valaddr_reg:x12; val_offset:112701*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112701*FLEN/8, x13, x9, x10)

inst_37589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ff000; valaddr_reg:x12; val_offset:112704*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112704*FLEN/8, x13, x9, x10)

inst_37590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0007ff; valaddr_reg:x12; val_offset:112707*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112707*FLEN/8, x13, x9, x10)

inst_37591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ff800; valaddr_reg:x12; val_offset:112710*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112710*FLEN/8, x13, x9, x10)

inst_37592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0003ff; valaddr_reg:x12; val_offset:112713*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112713*FLEN/8, x13, x9, x10)

inst_37593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffc00; valaddr_reg:x12; val_offset:112716*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112716*FLEN/8, x13, x9, x10)

inst_37594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0001ff; valaddr_reg:x12; val_offset:112719*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112719*FLEN/8, x13, x9, x10)

inst_37595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffe00; valaddr_reg:x12; val_offset:112722*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112722*FLEN/8, x13, x9, x10)

inst_37596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0000ff; valaddr_reg:x12; val_offset:112725*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112725*FLEN/8, x13, x9, x10)

inst_37597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fff00; valaddr_reg:x12; val_offset:112728*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112728*FLEN/8, x13, x9, x10)

inst_37598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00007f; valaddr_reg:x12; val_offset:112731*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112731*FLEN/8, x13, x9, x10)

inst_37599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fff80; valaddr_reg:x12; val_offset:112734*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112734*FLEN/8, x13, x9, x10)

inst_37600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00003f; valaddr_reg:x12; val_offset:112737*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112737*FLEN/8, x13, x9, x10)

inst_37601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fffc0; valaddr_reg:x12; val_offset:112740*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112740*FLEN/8, x13, x9, x10)

inst_37602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00001f; valaddr_reg:x12; val_offset:112743*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112743*FLEN/8, x13, x9, x10)

inst_37603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fffe0; valaddr_reg:x12; val_offset:112746*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112746*FLEN/8, x13, x9, x10)

inst_37604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00000f; valaddr_reg:x12; val_offset:112749*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112749*FLEN/8, x13, x9, x10)

inst_37605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffff0; valaddr_reg:x12; val_offset:112752*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112752*FLEN/8, x13, x9, x10)

inst_37606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000007; valaddr_reg:x12; val_offset:112755*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112755*FLEN/8, x13, x9, x10)

inst_37607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffff8; valaddr_reg:x12; val_offset:112758*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112758*FLEN/8, x13, x9, x10)

inst_37608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000003; valaddr_reg:x12; val_offset:112761*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112761*FLEN/8, x13, x9, x10)

inst_37609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffffc; valaddr_reg:x12; val_offset:112764*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112764*FLEN/8, x13, x9, x10)

inst_37610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000001; valaddr_reg:x12; val_offset:112767*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112767*FLEN/8, x13, x9, x10)

inst_37611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffffe; valaddr_reg:x12; val_offset:112770*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112770*FLEN/8, x13, x9, x10)

inst_37612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:112773*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112773*FLEN/8, x13, x9, x10)

inst_37613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff000007; valaddr_reg:x12; val_offset:112776*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112776*FLEN/8, x13, x9, x10)

inst_37614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:112779*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112779*FLEN/8, x13, x9, x10)

inst_37615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff000003; valaddr_reg:x12; val_offset:112782*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112782*FLEN/8, x13, x9, x10)

inst_37616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:112785*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112785*FLEN/8, x13, x9, x10)

inst_37617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff000001; valaddr_reg:x12; val_offset:112788*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112788*FLEN/8, x13, x9, x10)

inst_37618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:112791*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112791*FLEN/8, x13, x9, x10)

inst_37619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:112794*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112794*FLEN/8, x13, x9, x10)

inst_37620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff199999; valaddr_reg:x12; val_offset:112797*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112797*FLEN/8, x13, x9, x10)

inst_37621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff666666; valaddr_reg:x12; val_offset:112800*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112800*FLEN/8, x13, x9, x10)

inst_37622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:112803*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112803*FLEN/8, x13, x9, x10)

inst_37623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff444444; valaddr_reg:x12; val_offset:112806*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112806*FLEN/8, x13, x9, x10)

inst_37624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff249249; valaddr_reg:x12; val_offset:112809*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112809*FLEN/8, x13, x9, x10)

inst_37625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:112812*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112812*FLEN/8, x13, x9, x10)

inst_37626:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff333333; valaddr_reg:x12; val_offset:112815*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112815*FLEN/8, x13, x9, x10)

inst_37627:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:112818*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112818*FLEN/8, x13, x9, x10)

inst_37628:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffffff; valaddr_reg:x12; val_offset:112821*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112821*FLEN/8, x13, x9, x10)

inst_37629:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800000; valaddr_reg:x12; val_offset:112824*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112824*FLEN/8, x13, x9, x10)

inst_37630:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbbfffff; valaddr_reg:x12; val_offset:112827*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112827*FLEN/8, x13, x9, x10)

inst_37631:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbc00000; valaddr_reg:x12; val_offset:112830*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112830*FLEN/8, x13, x9, x10)

inst_37632:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb9fffff; valaddr_reg:x12; val_offset:112833*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112833*FLEN/8, x13, x9, x10)

inst_37633:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbe00000; valaddr_reg:x12; val_offset:112836*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112836*FLEN/8, x13, x9, x10)

inst_37634:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8fffff; valaddr_reg:x12; val_offset:112839*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112839*FLEN/8, x13, x9, x10)

inst_37635:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbf00000; valaddr_reg:x12; val_offset:112842*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112842*FLEN/8, x13, x9, x10)

inst_37636:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb87ffff; valaddr_reg:x12; val_offset:112845*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112845*FLEN/8, x13, x9, x10)

inst_37637:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbf80000; valaddr_reg:x12; val_offset:112848*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112848*FLEN/8, x13, x9, x10)

inst_37638:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb83ffff; valaddr_reg:x12; val_offset:112851*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112851*FLEN/8, x13, x9, x10)

inst_37639:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfc0000; valaddr_reg:x12; val_offset:112854*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112854*FLEN/8, x13, x9, x10)

inst_37640:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb81ffff; valaddr_reg:x12; val_offset:112857*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112857*FLEN/8, x13, x9, x10)

inst_37641:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfe0000; valaddr_reg:x12; val_offset:112860*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112860*FLEN/8, x13, x9, x10)

inst_37642:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80ffff; valaddr_reg:x12; val_offset:112863*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112863*FLEN/8, x13, x9, x10)

inst_37643:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbff0000; valaddr_reg:x12; val_offset:112866*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112866*FLEN/8, x13, x9, x10)

inst_37644:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb807fff; valaddr_reg:x12; val_offset:112869*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112869*FLEN/8, x13, x9, x10)

inst_37645:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbff8000; valaddr_reg:x12; val_offset:112872*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112872*FLEN/8, x13, x9, x10)

inst_37646:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb803fff; valaddr_reg:x12; val_offset:112875*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112875*FLEN/8, x13, x9, x10)

inst_37647:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffc000; valaddr_reg:x12; val_offset:112878*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112878*FLEN/8, x13, x9, x10)

inst_37648:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb801fff; valaddr_reg:x12; val_offset:112881*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112881*FLEN/8, x13, x9, x10)

inst_37649:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffe000; valaddr_reg:x12; val_offset:112884*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112884*FLEN/8, x13, x9, x10)

inst_37650:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800fff; valaddr_reg:x12; val_offset:112887*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112887*FLEN/8, x13, x9, x10)

inst_37651:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfff000; valaddr_reg:x12; val_offset:112890*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112890*FLEN/8, x13, x9, x10)

inst_37652:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8007ff; valaddr_reg:x12; val_offset:112893*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112893*FLEN/8, x13, x9, x10)

inst_37653:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfff800; valaddr_reg:x12; val_offset:112896*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112896*FLEN/8, x13, x9, x10)

inst_37654:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8003ff; valaddr_reg:x12; val_offset:112899*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112899*FLEN/8, x13, x9, x10)

inst_37655:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffc00; valaddr_reg:x12; val_offset:112902*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112902*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_294)
inst_37656:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8001ff; valaddr_reg:x12; val_offset:112905*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112905*FLEN/8, x13, x9, x10)

inst_37657:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffe00; valaddr_reg:x12; val_offset:112908*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112908*FLEN/8, x13, x9, x10)

inst_37658:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb8000ff; valaddr_reg:x12; val_offset:112911*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112911*FLEN/8, x13, x9, x10)

inst_37659:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffff00; valaddr_reg:x12; val_offset:112914*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112914*FLEN/8, x13, x9, x10)

inst_37660:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80007f; valaddr_reg:x12; val_offset:112917*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112917*FLEN/8, x13, x9, x10)

inst_37661:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffff80; valaddr_reg:x12; val_offset:112920*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112920*FLEN/8, x13, x9, x10)

inst_37662:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80003f; valaddr_reg:x12; val_offset:112923*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112923*FLEN/8, x13, x9, x10)

inst_37663:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffffc0; valaddr_reg:x12; val_offset:112926*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112926*FLEN/8, x13, x9, x10)

inst_37664:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80001f; valaddr_reg:x12; val_offset:112929*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112929*FLEN/8, x13, x9, x10)

inst_37665:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbffffe0; valaddr_reg:x12; val_offset:112932*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112932*FLEN/8, x13, x9, x10)

inst_37666:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb80000f; valaddr_reg:x12; val_offset:112935*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112935*FLEN/8, x13, x9, x10)

inst_37667:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffff0; valaddr_reg:x12; val_offset:112938*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112938*FLEN/8, x13, x9, x10)

inst_37668:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800007; valaddr_reg:x12; val_offset:112941*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112941*FLEN/8, x13, x9, x10)

inst_37669:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffff8; valaddr_reg:x12; val_offset:112944*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112944*FLEN/8, x13, x9, x10)

inst_37670:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800003; valaddr_reg:x12; val_offset:112947*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112947*FLEN/8, x13, x9, x10)

inst_37671:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffffc; valaddr_reg:x12; val_offset:112950*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112950*FLEN/8, x13, x9, x10)

inst_37672:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfb800001; valaddr_reg:x12; val_offset:112953*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112953*FLEN/8, x13, x9, x10)

inst_37673:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xfbfffffe; valaddr_reg:x12; val_offset:112956*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112956*FLEN/8, x13, x9, x10)

inst_37674:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:112959*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112959*FLEN/8, x13, x9, x10)

inst_37675:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff000007; valaddr_reg:x12; val_offset:112962*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112962*FLEN/8, x13, x9, x10)

inst_37676:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:112965*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112965*FLEN/8, x13, x9, x10)

inst_37677:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff000003; valaddr_reg:x12; val_offset:112968*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112968*FLEN/8, x13, x9, x10)

inst_37678:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:112971*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112971*FLEN/8, x13, x9, x10)

inst_37679:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff000001; valaddr_reg:x12; val_offset:112974*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112974*FLEN/8, x13, x9, x10)

inst_37680:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:112977*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112977*FLEN/8, x13, x9, x10)

inst_37681:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:112980*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112980*FLEN/8, x13, x9, x10)

inst_37682:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff199999; valaddr_reg:x12; val_offset:112983*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112983*FLEN/8, x13, x9, x10)

inst_37683:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff666666; valaddr_reg:x12; val_offset:112986*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112986*FLEN/8, x13, x9, x10)

inst_37684:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:112989*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112989*FLEN/8, x13, x9, x10)

inst_37685:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff444444; valaddr_reg:x12; val_offset:112992*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112992*FLEN/8, x13, x9, x10)

inst_37686:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff249249; valaddr_reg:x12; val_offset:112995*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112995*FLEN/8, x13, x9, x10)

inst_37687:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:112998*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 112998*FLEN/8, x13, x9, x10)

inst_37688:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff333333; valaddr_reg:x12; val_offset:113001*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113001*FLEN/8, x13, x9, x10)

inst_37689:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x79a7ac and fs2 == 1 and fe2 == 0x82 and fm2 == 0x0340cd and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7df9a7ac; op2val:0xc10340cd;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:113004*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113004*FLEN/8, x13, x9, x10)

inst_37690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7fffff; valaddr_reg:x12; val_offset:113007*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113007*FLEN/8, x13, x9, x10)

inst_37691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc000000; valaddr_reg:x12; val_offset:113010*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113010*FLEN/8, x13, x9, x10)

inst_37692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc3fffff; valaddr_reg:x12; val_offset:113013*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113013*FLEN/8, x13, x9, x10)

inst_37693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc400000; valaddr_reg:x12; val_offset:113016*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113016*FLEN/8, x13, x9, x10)

inst_37694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc1fffff; valaddr_reg:x12; val_offset:113019*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113019*FLEN/8, x13, x9, x10)

inst_37695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc600000; valaddr_reg:x12; val_offset:113022*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113022*FLEN/8, x13, x9, x10)

inst_37696:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc0fffff; valaddr_reg:x12; val_offset:113025*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113025*FLEN/8, x13, x9, x10)

inst_37697:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc700000; valaddr_reg:x12; val_offset:113028*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113028*FLEN/8, x13, x9, x10)

inst_37698:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc07ffff; valaddr_reg:x12; val_offset:113031*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113031*FLEN/8, x13, x9, x10)

inst_37699:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc780000; valaddr_reg:x12; val_offset:113034*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113034*FLEN/8, x13, x9, x10)

inst_37700:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc03ffff; valaddr_reg:x12; val_offset:113037*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113037*FLEN/8, x13, x9, x10)

inst_37701:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7c0000; valaddr_reg:x12; val_offset:113040*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113040*FLEN/8, x13, x9, x10)

inst_37702:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc01ffff; valaddr_reg:x12; val_offset:113043*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113043*FLEN/8, x13, x9, x10)

inst_37703:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7e0000; valaddr_reg:x12; val_offset:113046*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113046*FLEN/8, x13, x9, x10)

inst_37704:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc00ffff; valaddr_reg:x12; val_offset:113049*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113049*FLEN/8, x13, x9, x10)

inst_37705:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7f0000; valaddr_reg:x12; val_offset:113052*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113052*FLEN/8, x13, x9, x10)

inst_37706:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc007fff; valaddr_reg:x12; val_offset:113055*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113055*FLEN/8, x13, x9, x10)

inst_37707:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7f8000; valaddr_reg:x12; val_offset:113058*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113058*FLEN/8, x13, x9, x10)

inst_37708:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc003fff; valaddr_reg:x12; val_offset:113061*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113061*FLEN/8, x13, x9, x10)

inst_37709:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7fc000; valaddr_reg:x12; val_offset:113064*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113064*FLEN/8, x13, x9, x10)

inst_37710:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc001fff; valaddr_reg:x12; val_offset:113067*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113067*FLEN/8, x13, x9, x10)

inst_37711:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7fe000; valaddr_reg:x12; val_offset:113070*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113070*FLEN/8, x13, x9, x10)

inst_37712:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc000fff; valaddr_reg:x12; val_offset:113073*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113073*FLEN/8, x13, x9, x10)

inst_37713:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7ff000; valaddr_reg:x12; val_offset:113076*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113076*FLEN/8, x13, x9, x10)

inst_37714:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc0007ff; valaddr_reg:x12; val_offset:113079*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113079*FLEN/8, x13, x9, x10)

inst_37715:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7ff800; valaddr_reg:x12; val_offset:113082*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113082*FLEN/8, x13, x9, x10)

inst_37716:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc0003ff; valaddr_reg:x12; val_offset:113085*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113085*FLEN/8, x13, x9, x10)

inst_37717:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7ffc00; valaddr_reg:x12; val_offset:113088*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113088*FLEN/8, x13, x9, x10)

inst_37718:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc0001ff; valaddr_reg:x12; val_offset:113091*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113091*FLEN/8, x13, x9, x10)

inst_37719:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7ffe00; valaddr_reg:x12; val_offset:113094*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113094*FLEN/8, x13, x9, x10)

inst_37720:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc0000ff; valaddr_reg:x12; val_offset:113097*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113097*FLEN/8, x13, x9, x10)

inst_37721:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7fff00; valaddr_reg:x12; val_offset:113100*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113100*FLEN/8, x13, x9, x10)

inst_37722:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc00007f; valaddr_reg:x12; val_offset:113103*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113103*FLEN/8, x13, x9, x10)

inst_37723:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7fff80; valaddr_reg:x12; val_offset:113106*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113106*FLEN/8, x13, x9, x10)

inst_37724:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc00003f; valaddr_reg:x12; val_offset:113109*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113109*FLEN/8, x13, x9, x10)

inst_37725:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7fffc0; valaddr_reg:x12; val_offset:113112*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113112*FLEN/8, x13, x9, x10)

inst_37726:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc00001f; valaddr_reg:x12; val_offset:113115*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113115*FLEN/8, x13, x9, x10)

inst_37727:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7fffe0; valaddr_reg:x12; val_offset:113118*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113118*FLEN/8, x13, x9, x10)

inst_37728:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc00000f; valaddr_reg:x12; val_offset:113121*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113121*FLEN/8, x13, x9, x10)

inst_37729:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7ffff0; valaddr_reg:x12; val_offset:113124*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113124*FLEN/8, x13, x9, x10)

inst_37730:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc000007; valaddr_reg:x12; val_offset:113127*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113127*FLEN/8, x13, x9, x10)

inst_37731:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7ffff8; valaddr_reg:x12; val_offset:113130*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113130*FLEN/8, x13, x9, x10)

inst_37732:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc000003; valaddr_reg:x12; val_offset:113133*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113133*FLEN/8, x13, x9, x10)

inst_37733:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7ffffc; valaddr_reg:x12; val_offset:113136*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113136*FLEN/8, x13, x9, x10)

inst_37734:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc000001; valaddr_reg:x12; val_offset:113139*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113139*FLEN/8, x13, x9, x10)

inst_37735:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xf8 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xfc7ffffe; valaddr_reg:x12; val_offset:113142*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113142*FLEN/8, x13, x9, x10)

inst_37736:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:113145*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113145*FLEN/8, x13, x9, x10)

inst_37737:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff000007; valaddr_reg:x12; val_offset:113148*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113148*FLEN/8, x13, x9, x10)

inst_37738:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:113151*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113151*FLEN/8, x13, x9, x10)

inst_37739:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff000003; valaddr_reg:x12; val_offset:113154*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113154*FLEN/8, x13, x9, x10)

inst_37740:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:113157*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113157*FLEN/8, x13, x9, x10)

inst_37741:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff000001; valaddr_reg:x12; val_offset:113160*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113160*FLEN/8, x13, x9, x10)

inst_37742:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:113163*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113163*FLEN/8, x13, x9, x10)

inst_37743:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:113166*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113166*FLEN/8, x13, x9, x10)

inst_37744:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff199999; valaddr_reg:x12; val_offset:113169*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113169*FLEN/8, x13, x9, x10)

inst_37745:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff666666; valaddr_reg:x12; val_offset:113172*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113172*FLEN/8, x13, x9, x10)

inst_37746:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:113175*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113175*FLEN/8, x13, x9, x10)

inst_37747:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff444444; valaddr_reg:x12; val_offset:113178*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113178*FLEN/8, x13, x9, x10)

inst_37748:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff249249; valaddr_reg:x12; val_offset:113181*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113181*FLEN/8, x13, x9, x10)

inst_37749:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:113184*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113184*FLEN/8, x13, x9, x10)

inst_37750:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff333333; valaddr_reg:x12; val_offset:113187*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113187*FLEN/8, x13, x9, x10)

inst_37751:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x157706 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x5b3c40 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f157706; op2val:0xbfdb3c40;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:113190*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113190*FLEN/8, x13, x9, x10)

inst_37752:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcffffff; valaddr_reg:x12; val_offset:113193*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113193*FLEN/8, x13, x9, x10)

inst_37753:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc800000; valaddr_reg:x12; val_offset:113196*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113196*FLEN/8, x13, x9, x10)

inst_37754:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcbfffff; valaddr_reg:x12; val_offset:113199*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113199*FLEN/8, x13, x9, x10)

inst_37755:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcc00000; valaddr_reg:x12; val_offset:113202*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113202*FLEN/8, x13, x9, x10)

inst_37756:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc9fffff; valaddr_reg:x12; val_offset:113205*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113205*FLEN/8, x13, x9, x10)

inst_37757:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfce00000; valaddr_reg:x12; val_offset:113208*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113208*FLEN/8, x13, x9, x10)

inst_37758:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc8fffff; valaddr_reg:x12; val_offset:113211*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113211*FLEN/8, x13, x9, x10)

inst_37759:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcf00000; valaddr_reg:x12; val_offset:113214*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113214*FLEN/8, x13, x9, x10)

inst_37760:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc87ffff; valaddr_reg:x12; val_offset:113217*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113217*FLEN/8, x13, x9, x10)

inst_37761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcf80000; valaddr_reg:x12; val_offset:113220*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113220*FLEN/8, x13, x9, x10)

inst_37762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc83ffff; valaddr_reg:x12; val_offset:113223*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113223*FLEN/8, x13, x9, x10)

inst_37763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfc0000; valaddr_reg:x12; val_offset:113226*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113226*FLEN/8, x13, x9, x10)

inst_37764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc81ffff; valaddr_reg:x12; val_offset:113229*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113229*FLEN/8, x13, x9, x10)

inst_37765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfe0000; valaddr_reg:x12; val_offset:113232*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113232*FLEN/8, x13, x9, x10)

inst_37766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc80ffff; valaddr_reg:x12; val_offset:113235*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113235*FLEN/8, x13, x9, x10)

inst_37767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcff0000; valaddr_reg:x12; val_offset:113238*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113238*FLEN/8, x13, x9, x10)

inst_37768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc807fff; valaddr_reg:x12; val_offset:113241*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113241*FLEN/8, x13, x9, x10)

inst_37769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcff8000; valaddr_reg:x12; val_offset:113244*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113244*FLEN/8, x13, x9, x10)

inst_37770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc803fff; valaddr_reg:x12; val_offset:113247*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113247*FLEN/8, x13, x9, x10)

inst_37771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcffc000; valaddr_reg:x12; val_offset:113250*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113250*FLEN/8, x13, x9, x10)

inst_37772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc801fff; valaddr_reg:x12; val_offset:113253*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113253*FLEN/8, x13, x9, x10)

inst_37773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcffe000; valaddr_reg:x12; val_offset:113256*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113256*FLEN/8, x13, x9, x10)

inst_37774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc800fff; valaddr_reg:x12; val_offset:113259*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113259*FLEN/8, x13, x9, x10)

inst_37775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfff000; valaddr_reg:x12; val_offset:113262*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113262*FLEN/8, x13, x9, x10)

inst_37776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc8007ff; valaddr_reg:x12; val_offset:113265*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113265*FLEN/8, x13, x9, x10)

inst_37777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfff800; valaddr_reg:x12; val_offset:113268*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113268*FLEN/8, x13, x9, x10)

inst_37778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc8003ff; valaddr_reg:x12; val_offset:113271*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113271*FLEN/8, x13, x9, x10)

inst_37779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfffc00; valaddr_reg:x12; val_offset:113274*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113274*FLEN/8, x13, x9, x10)

inst_37780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc8001ff; valaddr_reg:x12; val_offset:113277*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113277*FLEN/8, x13, x9, x10)

inst_37781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfffe00; valaddr_reg:x12; val_offset:113280*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113280*FLEN/8, x13, x9, x10)

inst_37782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc8000ff; valaddr_reg:x12; val_offset:113283*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113283*FLEN/8, x13, x9, x10)

inst_37783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcffff00; valaddr_reg:x12; val_offset:113286*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113286*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_295)
inst_37784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc80007f; valaddr_reg:x12; val_offset:113289*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113289*FLEN/8, x13, x9, x10)

inst_37785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcffff80; valaddr_reg:x12; val_offset:113292*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113292*FLEN/8, x13, x9, x10)

inst_37786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc80003f; valaddr_reg:x12; val_offset:113295*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113295*FLEN/8, x13, x9, x10)

inst_37787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcffffc0; valaddr_reg:x12; val_offset:113298*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113298*FLEN/8, x13, x9, x10)

inst_37788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc80001f; valaddr_reg:x12; val_offset:113301*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113301*FLEN/8, x13, x9, x10)

inst_37789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcffffe0; valaddr_reg:x12; val_offset:113304*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113304*FLEN/8, x13, x9, x10)

inst_37790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc80000f; valaddr_reg:x12; val_offset:113307*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113307*FLEN/8, x13, x9, x10)

inst_37791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfffff0; valaddr_reg:x12; val_offset:113310*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113310*FLEN/8, x13, x9, x10)

inst_37792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc800007; valaddr_reg:x12; val_offset:113313*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113313*FLEN/8, x13, x9, x10)

inst_37793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfffff8; valaddr_reg:x12; val_offset:113316*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113316*FLEN/8, x13, x9, x10)

inst_37794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc800003; valaddr_reg:x12; val_offset:113319*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113319*FLEN/8, x13, x9, x10)

inst_37795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfffffc; valaddr_reg:x12; val_offset:113322*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113322*FLEN/8, x13, x9, x10)

inst_37796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfc800001; valaddr_reg:x12; val_offset:113325*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113325*FLEN/8, x13, x9, x10)

inst_37797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xf9 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xfcfffffe; valaddr_reg:x12; val_offset:113328*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113328*FLEN/8, x13, x9, x10)

inst_37798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:113331*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113331*FLEN/8, x13, x9, x10)

inst_37799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff000007; valaddr_reg:x12; val_offset:113334*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113334*FLEN/8, x13, x9, x10)

inst_37800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:113337*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113337*FLEN/8, x13, x9, x10)

inst_37801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff000003; valaddr_reg:x12; val_offset:113340*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113340*FLEN/8, x13, x9, x10)

inst_37802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:113343*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113343*FLEN/8, x13, x9, x10)

inst_37803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff000001; valaddr_reg:x12; val_offset:113346*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113346*FLEN/8, x13, x9, x10)

inst_37804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:113349*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113349*FLEN/8, x13, x9, x10)

inst_37805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:113352*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113352*FLEN/8, x13, x9, x10)

inst_37806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff199999; valaddr_reg:x12; val_offset:113355*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113355*FLEN/8, x13, x9, x10)

inst_37807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff666666; valaddr_reg:x12; val_offset:113358*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113358*FLEN/8, x13, x9, x10)

inst_37808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:113361*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113361*FLEN/8, x13, x9, x10)

inst_37809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff444444; valaddr_reg:x12; val_offset:113364*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113364*FLEN/8, x13, x9, x10)

inst_37810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff249249; valaddr_reg:x12; val_offset:113367*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113367*FLEN/8, x13, x9, x10)

inst_37811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:113370*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113370*FLEN/8, x13, x9, x10)

inst_37812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff333333; valaddr_reg:x12; val_offset:113373*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113373*FLEN/8, x13, x9, x10)

inst_37813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2b9f81 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x3eee16 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f2b9f81; op2val:0xbfbeee16;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:113376*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113376*FLEN/8, x13, x9, x10)

inst_37814:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fffff; valaddr_reg:x12; val_offset:113379*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113379*FLEN/8, x13, x9, x10)

inst_37815:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd000000; valaddr_reg:x12; val_offset:113382*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113382*FLEN/8, x13, x9, x10)

inst_37816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd3fffff; valaddr_reg:x12; val_offset:113385*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113385*FLEN/8, x13, x9, x10)

inst_37817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd400000; valaddr_reg:x12; val_offset:113388*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113388*FLEN/8, x13, x9, x10)

inst_37818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd1fffff; valaddr_reg:x12; val_offset:113391*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113391*FLEN/8, x13, x9, x10)

inst_37819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd600000; valaddr_reg:x12; val_offset:113394*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113394*FLEN/8, x13, x9, x10)

inst_37820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd0fffff; valaddr_reg:x12; val_offset:113397*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113397*FLEN/8, x13, x9, x10)

inst_37821:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd700000; valaddr_reg:x12; val_offset:113400*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113400*FLEN/8, x13, x9, x10)

inst_37822:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd07ffff; valaddr_reg:x12; val_offset:113403*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113403*FLEN/8, x13, x9, x10)

inst_37823:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd780000; valaddr_reg:x12; val_offset:113406*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113406*FLEN/8, x13, x9, x10)

inst_37824:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd03ffff; valaddr_reg:x12; val_offset:113409*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113409*FLEN/8, x13, x9, x10)

inst_37825:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7c0000; valaddr_reg:x12; val_offset:113412*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113412*FLEN/8, x13, x9, x10)

inst_37826:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd01ffff; valaddr_reg:x12; val_offset:113415*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113415*FLEN/8, x13, x9, x10)

inst_37827:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7e0000; valaddr_reg:x12; val_offset:113418*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113418*FLEN/8, x13, x9, x10)

inst_37828:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd00ffff; valaddr_reg:x12; val_offset:113421*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113421*FLEN/8, x13, x9, x10)

inst_37829:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7f0000; valaddr_reg:x12; val_offset:113424*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113424*FLEN/8, x13, x9, x10)

inst_37830:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd007fff; valaddr_reg:x12; val_offset:113427*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113427*FLEN/8, x13, x9, x10)

inst_37831:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7f8000; valaddr_reg:x12; val_offset:113430*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113430*FLEN/8, x13, x9, x10)

inst_37832:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd003fff; valaddr_reg:x12; val_offset:113433*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113433*FLEN/8, x13, x9, x10)

inst_37833:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fc000; valaddr_reg:x12; val_offset:113436*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113436*FLEN/8, x13, x9, x10)

inst_37834:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd001fff; valaddr_reg:x12; val_offset:113439*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113439*FLEN/8, x13, x9, x10)

inst_37835:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fe000; valaddr_reg:x12; val_offset:113442*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113442*FLEN/8, x13, x9, x10)

inst_37836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd000fff; valaddr_reg:x12; val_offset:113445*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113445*FLEN/8, x13, x9, x10)

inst_37837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ff000; valaddr_reg:x12; val_offset:113448*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113448*FLEN/8, x13, x9, x10)

inst_37838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd0007ff; valaddr_reg:x12; val_offset:113451*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113451*FLEN/8, x13, x9, x10)

inst_37839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ff800; valaddr_reg:x12; val_offset:113454*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113454*FLEN/8, x13, x9, x10)

inst_37840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd0003ff; valaddr_reg:x12; val_offset:113457*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113457*FLEN/8, x13, x9, x10)

inst_37841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffc00; valaddr_reg:x12; val_offset:113460*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113460*FLEN/8, x13, x9, x10)

inst_37842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd0001ff; valaddr_reg:x12; val_offset:113463*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113463*FLEN/8, x13, x9, x10)

inst_37843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffe00; valaddr_reg:x12; val_offset:113466*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113466*FLEN/8, x13, x9, x10)

inst_37844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd0000ff; valaddr_reg:x12; val_offset:113469*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113469*FLEN/8, x13, x9, x10)

inst_37845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fff00; valaddr_reg:x12; val_offset:113472*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113472*FLEN/8, x13, x9, x10)

inst_37846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd00007f; valaddr_reg:x12; val_offset:113475*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113475*FLEN/8, x13, x9, x10)

inst_37847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fff80; valaddr_reg:x12; val_offset:113478*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113478*FLEN/8, x13, x9, x10)

inst_37848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd00003f; valaddr_reg:x12; val_offset:113481*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113481*FLEN/8, x13, x9, x10)

inst_37849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fffc0; valaddr_reg:x12; val_offset:113484*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113484*FLEN/8, x13, x9, x10)

inst_37850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd00001f; valaddr_reg:x12; val_offset:113487*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113487*FLEN/8, x13, x9, x10)

inst_37851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7fffe0; valaddr_reg:x12; val_offset:113490*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113490*FLEN/8, x13, x9, x10)

inst_37852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd00000f; valaddr_reg:x12; val_offset:113493*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113493*FLEN/8, x13, x9, x10)

inst_37853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffff0; valaddr_reg:x12; val_offset:113496*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113496*FLEN/8, x13, x9, x10)

inst_37854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd000007; valaddr_reg:x12; val_offset:113499*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113499*FLEN/8, x13, x9, x10)

inst_37855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffff8; valaddr_reg:x12; val_offset:113502*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113502*FLEN/8, x13, x9, x10)

inst_37856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd000003; valaddr_reg:x12; val_offset:113505*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113505*FLEN/8, x13, x9, x10)

inst_37857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffffc; valaddr_reg:x12; val_offset:113508*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113508*FLEN/8, x13, x9, x10)

inst_37858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd000001; valaddr_reg:x12; val_offset:113511*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113511*FLEN/8, x13, x9, x10)

inst_37859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfa and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xfd7ffffe; valaddr_reg:x12; val_offset:113514*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113514*FLEN/8, x13, x9, x10)

inst_37860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:113517*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113517*FLEN/8, x13, x9, x10)

inst_37861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff000007; valaddr_reg:x12; val_offset:113520*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113520*FLEN/8, x13, x9, x10)

inst_37862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:113523*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113523*FLEN/8, x13, x9, x10)

inst_37863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff000003; valaddr_reg:x12; val_offset:113526*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113526*FLEN/8, x13, x9, x10)

inst_37864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:113529*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113529*FLEN/8, x13, x9, x10)

inst_37865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff000001; valaddr_reg:x12; val_offset:113532*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113532*FLEN/8, x13, x9, x10)

inst_37866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:113535*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113535*FLEN/8, x13, x9, x10)

inst_37867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:113538*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113538*FLEN/8, x13, x9, x10)

inst_37868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff199999; valaddr_reg:x12; val_offset:113541*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113541*FLEN/8, x13, x9, x10)

inst_37869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff666666; valaddr_reg:x12; val_offset:113544*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113544*FLEN/8, x13, x9, x10)

inst_37870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:113547*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113547*FLEN/8, x13, x9, x10)

inst_37871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff444444; valaddr_reg:x12; val_offset:113550*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113550*FLEN/8, x13, x9, x10)

inst_37872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff249249; valaddr_reg:x12; val_offset:113553*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113553*FLEN/8, x13, x9, x10)

inst_37873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:113556*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113556*FLEN/8, x13, x9, x10)

inst_37874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff333333; valaddr_reg:x12; val_offset:113559*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113559*FLEN/8, x13, x9, x10)

inst_37875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2938bd and fs2 == 1 and fe2 == 0x80 and fm2 == 0x41a3b7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ea938bd; op2val:0xc041a3b7;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:113562*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113562*FLEN/8, x13, x9, x10)

inst_37876:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffffff; valaddr_reg:x12; val_offset:113565*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113565*FLEN/8, x13, x9, x10)

inst_37877:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800000; valaddr_reg:x12; val_offset:113568*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113568*FLEN/8, x13, x9, x10)

inst_37878:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdbfffff; valaddr_reg:x12; val_offset:113571*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113571*FLEN/8, x13, x9, x10)

inst_37879:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdc00000; valaddr_reg:x12; val_offset:113574*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113574*FLEN/8, x13, x9, x10)

inst_37880:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd9fffff; valaddr_reg:x12; val_offset:113577*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113577*FLEN/8, x13, x9, x10)

inst_37881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfde00000; valaddr_reg:x12; val_offset:113580*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113580*FLEN/8, x13, x9, x10)

inst_37882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8fffff; valaddr_reg:x12; val_offset:113583*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113583*FLEN/8, x13, x9, x10)

inst_37883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdf00000; valaddr_reg:x12; val_offset:113586*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113586*FLEN/8, x13, x9, x10)

inst_37884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd87ffff; valaddr_reg:x12; val_offset:113589*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113589*FLEN/8, x13, x9, x10)

inst_37885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdf80000; valaddr_reg:x12; val_offset:113592*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113592*FLEN/8, x13, x9, x10)

inst_37886:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd83ffff; valaddr_reg:x12; val_offset:113595*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113595*FLEN/8, x13, x9, x10)

inst_37887:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfc0000; valaddr_reg:x12; val_offset:113598*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113598*FLEN/8, x13, x9, x10)

inst_37888:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd81ffff; valaddr_reg:x12; val_offset:113601*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113601*FLEN/8, x13, x9, x10)

inst_37889:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfe0000; valaddr_reg:x12; val_offset:113604*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113604*FLEN/8, x13, x9, x10)

inst_37890:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80ffff; valaddr_reg:x12; val_offset:113607*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113607*FLEN/8, x13, x9, x10)

inst_37891:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdff0000; valaddr_reg:x12; val_offset:113610*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113610*FLEN/8, x13, x9, x10)

inst_37892:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd807fff; valaddr_reg:x12; val_offset:113613*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113613*FLEN/8, x13, x9, x10)

inst_37893:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdff8000; valaddr_reg:x12; val_offset:113616*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113616*FLEN/8, x13, x9, x10)

inst_37894:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd803fff; valaddr_reg:x12; val_offset:113619*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113619*FLEN/8, x13, x9, x10)

inst_37895:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffc000; valaddr_reg:x12; val_offset:113622*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113622*FLEN/8, x13, x9, x10)

inst_37896:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd801fff; valaddr_reg:x12; val_offset:113625*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113625*FLEN/8, x13, x9, x10)

inst_37897:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffe000; valaddr_reg:x12; val_offset:113628*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113628*FLEN/8, x13, x9, x10)

inst_37898:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800fff; valaddr_reg:x12; val_offset:113631*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113631*FLEN/8, x13, x9, x10)

inst_37899:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfff000; valaddr_reg:x12; val_offset:113634*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113634*FLEN/8, x13, x9, x10)

inst_37900:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8007ff; valaddr_reg:x12; val_offset:113637*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113637*FLEN/8, x13, x9, x10)

inst_37901:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfff800; valaddr_reg:x12; val_offset:113640*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113640*FLEN/8, x13, x9, x10)

inst_37902:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8003ff; valaddr_reg:x12; val_offset:113643*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113643*FLEN/8, x13, x9, x10)

inst_37903:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffc00; valaddr_reg:x12; val_offset:113646*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113646*FLEN/8, x13, x9, x10)

inst_37904:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8001ff; valaddr_reg:x12; val_offset:113649*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113649*FLEN/8, x13, x9, x10)

inst_37905:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffe00; valaddr_reg:x12; val_offset:113652*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113652*FLEN/8, x13, x9, x10)

inst_37906:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8000ff; valaddr_reg:x12; val_offset:113655*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113655*FLEN/8, x13, x9, x10)

inst_37907:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffff00; valaddr_reg:x12; val_offset:113658*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113658*FLEN/8, x13, x9, x10)

inst_37908:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80007f; valaddr_reg:x12; val_offset:113661*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113661*FLEN/8, x13, x9, x10)

inst_37909:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffff80; valaddr_reg:x12; val_offset:113664*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113664*FLEN/8, x13, x9, x10)

inst_37910:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80003f; valaddr_reg:x12; val_offset:113667*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113667*FLEN/8, x13, x9, x10)

inst_37911:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffffc0; valaddr_reg:x12; val_offset:113670*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113670*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_296)
inst_37912:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80001f; valaddr_reg:x12; val_offset:113673*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113673*FLEN/8, x13, x9, x10)

inst_37913:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffffe0; valaddr_reg:x12; val_offset:113676*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113676*FLEN/8, x13, x9, x10)

inst_37914:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80000f; valaddr_reg:x12; val_offset:113679*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113679*FLEN/8, x13, x9, x10)

inst_37915:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffff0; valaddr_reg:x12; val_offset:113682*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113682*FLEN/8, x13, x9, x10)

inst_37916:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800007; valaddr_reg:x12; val_offset:113685*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113685*FLEN/8, x13, x9, x10)

inst_37917:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffff8; valaddr_reg:x12; val_offset:113688*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113688*FLEN/8, x13, x9, x10)

inst_37918:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800003; valaddr_reg:x12; val_offset:113691*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113691*FLEN/8, x13, x9, x10)

inst_37919:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffffc; valaddr_reg:x12; val_offset:113694*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113694*FLEN/8, x13, x9, x10)

inst_37920:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800001; valaddr_reg:x12; val_offset:113697*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113697*FLEN/8, x13, x9, x10)

inst_37921:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffffe; valaddr_reg:x12; val_offset:113700*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113700*FLEN/8, x13, x9, x10)

inst_37922:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:113703*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113703*FLEN/8, x13, x9, x10)

inst_37923:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff000007; valaddr_reg:x12; val_offset:113706*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113706*FLEN/8, x13, x9, x10)

inst_37924:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:113709*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113709*FLEN/8, x13, x9, x10)

inst_37925:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff000003; valaddr_reg:x12; val_offset:113712*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113712*FLEN/8, x13, x9, x10)

inst_37926:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:113715*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113715*FLEN/8, x13, x9, x10)

inst_37927:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff000001; valaddr_reg:x12; val_offset:113718*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113718*FLEN/8, x13, x9, x10)

inst_37928:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:113721*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113721*FLEN/8, x13, x9, x10)

inst_37929:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:113724*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113724*FLEN/8, x13, x9, x10)

inst_37930:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff199999; valaddr_reg:x12; val_offset:113727*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113727*FLEN/8, x13, x9, x10)

inst_37931:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff666666; valaddr_reg:x12; val_offset:113730*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113730*FLEN/8, x13, x9, x10)

inst_37932:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:113733*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113733*FLEN/8, x13, x9, x10)

inst_37933:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff444444; valaddr_reg:x12; val_offset:113736*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113736*FLEN/8, x13, x9, x10)

inst_37934:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff249249; valaddr_reg:x12; val_offset:113739*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113739*FLEN/8, x13, x9, x10)

inst_37935:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:113742*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113742*FLEN/8, x13, x9, x10)

inst_37936:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff333333; valaddr_reg:x12; val_offset:113745*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113745*FLEN/8, x13, x9, x10)

inst_37937:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:113748*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113748*FLEN/8, x13, x9, x10)

inst_37938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fffff; valaddr_reg:x12; val_offset:113751*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113751*FLEN/8, x13, x9, x10)

inst_37939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000000; valaddr_reg:x12; val_offset:113754*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113754*FLEN/8, x13, x9, x10)

inst_37940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe3fffff; valaddr_reg:x12; val_offset:113757*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113757*FLEN/8, x13, x9, x10)

inst_37941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe400000; valaddr_reg:x12; val_offset:113760*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113760*FLEN/8, x13, x9, x10)

inst_37942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe1fffff; valaddr_reg:x12; val_offset:113763*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113763*FLEN/8, x13, x9, x10)

inst_37943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe600000; valaddr_reg:x12; val_offset:113766*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113766*FLEN/8, x13, x9, x10)

inst_37944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0fffff; valaddr_reg:x12; val_offset:113769*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113769*FLEN/8, x13, x9, x10)

inst_37945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe700000; valaddr_reg:x12; val_offset:113772*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113772*FLEN/8, x13, x9, x10)

inst_37946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe07ffff; valaddr_reg:x12; val_offset:113775*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113775*FLEN/8, x13, x9, x10)

inst_37947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe780000; valaddr_reg:x12; val_offset:113778*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113778*FLEN/8, x13, x9, x10)

inst_37948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe03ffff; valaddr_reg:x12; val_offset:113781*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113781*FLEN/8, x13, x9, x10)

inst_37949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7c0000; valaddr_reg:x12; val_offset:113784*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113784*FLEN/8, x13, x9, x10)

inst_37950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe01ffff; valaddr_reg:x12; val_offset:113787*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113787*FLEN/8, x13, x9, x10)

inst_37951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7e0000; valaddr_reg:x12; val_offset:113790*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113790*FLEN/8, x13, x9, x10)

inst_37952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00ffff; valaddr_reg:x12; val_offset:113793*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113793*FLEN/8, x13, x9, x10)

inst_37953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7f0000; valaddr_reg:x12; val_offset:113796*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113796*FLEN/8, x13, x9, x10)

inst_37954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe007fff; valaddr_reg:x12; val_offset:113799*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113799*FLEN/8, x13, x9, x10)

inst_37955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7f8000; valaddr_reg:x12; val_offset:113802*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113802*FLEN/8, x13, x9, x10)

inst_37956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe003fff; valaddr_reg:x12; val_offset:113805*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113805*FLEN/8, x13, x9, x10)

inst_37957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fc000; valaddr_reg:x12; val_offset:113808*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113808*FLEN/8, x13, x9, x10)

inst_37958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe001fff; valaddr_reg:x12; val_offset:113811*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113811*FLEN/8, x13, x9, x10)

inst_37959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fe000; valaddr_reg:x12; val_offset:113814*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113814*FLEN/8, x13, x9, x10)

inst_37960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000fff; valaddr_reg:x12; val_offset:113817*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113817*FLEN/8, x13, x9, x10)

inst_37961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ff000; valaddr_reg:x12; val_offset:113820*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113820*FLEN/8, x13, x9, x10)

inst_37962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0007ff; valaddr_reg:x12; val_offset:113823*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113823*FLEN/8, x13, x9, x10)

inst_37963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ff800; valaddr_reg:x12; val_offset:113826*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113826*FLEN/8, x13, x9, x10)

inst_37964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0003ff; valaddr_reg:x12; val_offset:113829*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113829*FLEN/8, x13, x9, x10)

inst_37965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffc00; valaddr_reg:x12; val_offset:113832*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113832*FLEN/8, x13, x9, x10)

inst_37966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0001ff; valaddr_reg:x12; val_offset:113835*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113835*FLEN/8, x13, x9, x10)

inst_37967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffe00; valaddr_reg:x12; val_offset:113838*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113838*FLEN/8, x13, x9, x10)

inst_37968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe0000ff; valaddr_reg:x12; val_offset:113841*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113841*FLEN/8, x13, x9, x10)

inst_37969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fff00; valaddr_reg:x12; val_offset:113844*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113844*FLEN/8, x13, x9, x10)

inst_37970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00007f; valaddr_reg:x12; val_offset:113847*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113847*FLEN/8, x13, x9, x10)

inst_37971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fff80; valaddr_reg:x12; val_offset:113850*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113850*FLEN/8, x13, x9, x10)

inst_37972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00003f; valaddr_reg:x12; val_offset:113853*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113853*FLEN/8, x13, x9, x10)

inst_37973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fffc0; valaddr_reg:x12; val_offset:113856*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113856*FLEN/8, x13, x9, x10)

inst_37974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00001f; valaddr_reg:x12; val_offset:113859*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113859*FLEN/8, x13, x9, x10)

inst_37975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7fffe0; valaddr_reg:x12; val_offset:113862*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113862*FLEN/8, x13, x9, x10)

inst_37976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe00000f; valaddr_reg:x12; val_offset:113865*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113865*FLEN/8, x13, x9, x10)

inst_37977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffff0; valaddr_reg:x12; val_offset:113868*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113868*FLEN/8, x13, x9, x10)

inst_37978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000007; valaddr_reg:x12; val_offset:113871*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113871*FLEN/8, x13, x9, x10)

inst_37979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffff8; valaddr_reg:x12; val_offset:113874*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113874*FLEN/8, x13, x9, x10)

inst_37980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000003; valaddr_reg:x12; val_offset:113877*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113877*FLEN/8, x13, x9, x10)

inst_37981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffffc; valaddr_reg:x12; val_offset:113880*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113880*FLEN/8, x13, x9, x10)

inst_37982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe000001; valaddr_reg:x12; val_offset:113883*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113883*FLEN/8, x13, x9, x10)

inst_37983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfc and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xfe7ffffe; valaddr_reg:x12; val_offset:113886*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113886*FLEN/8, x13, x9, x10)

inst_37984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:113889*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113889*FLEN/8, x13, x9, x10)

inst_37985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff000007; valaddr_reg:x12; val_offset:113892*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113892*FLEN/8, x13, x9, x10)

inst_37986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:113895*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113895*FLEN/8, x13, x9, x10)

inst_37987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff000003; valaddr_reg:x12; val_offset:113898*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113898*FLEN/8, x13, x9, x10)

inst_37988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:113901*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113901*FLEN/8, x13, x9, x10)

inst_37989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff000001; valaddr_reg:x12; val_offset:113904*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113904*FLEN/8, x13, x9, x10)

inst_37990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:113907*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113907*FLEN/8, x13, x9, x10)

inst_37991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:113910*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113910*FLEN/8, x13, x9, x10)

inst_37992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff199999; valaddr_reg:x12; val_offset:113913*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113913*FLEN/8, x13, x9, x10)

inst_37993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff666666; valaddr_reg:x12; val_offset:113916*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113916*FLEN/8, x13, x9, x10)

inst_37994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:113919*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113919*FLEN/8, x13, x9, x10)

inst_37995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff444444; valaddr_reg:x12; val_offset:113922*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113922*FLEN/8, x13, x9, x10)

inst_37996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff249249; valaddr_reg:x12; val_offset:113925*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113925*FLEN/8, x13, x9, x10)

inst_37997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:113928*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113928*FLEN/8, x13, x9, x10)

inst_37998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff333333; valaddr_reg:x12; val_offset:113931*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113931*FLEN/8, x13, x9, x10)

inst_37999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19e3ea and fs2 == 1 and fe2 == 0x80 and fm2 == 0x54ee4e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e99e3ea; op2val:0xc054ee4e;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:113934*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113934*FLEN/8, x13, x9, x10)

inst_38000:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffffff; valaddr_reg:x12; val_offset:113937*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113937*FLEN/8, x13, x9, x10)

inst_38001:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800000; valaddr_reg:x12; val_offset:113940*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113940*FLEN/8, x13, x9, x10)

inst_38002:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfebfffff; valaddr_reg:x12; val_offset:113943*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113943*FLEN/8, x13, x9, x10)

inst_38003:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfec00000; valaddr_reg:x12; val_offset:113946*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113946*FLEN/8, x13, x9, x10)

inst_38004:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe9fffff; valaddr_reg:x12; val_offset:113949*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113949*FLEN/8, x13, x9, x10)

inst_38005:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfee00000; valaddr_reg:x12; val_offset:113952*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113952*FLEN/8, x13, x9, x10)

inst_38006:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8fffff; valaddr_reg:x12; val_offset:113955*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113955*FLEN/8, x13, x9, x10)

inst_38007:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfef00000; valaddr_reg:x12; val_offset:113958*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113958*FLEN/8, x13, x9, x10)

inst_38008:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe87ffff; valaddr_reg:x12; val_offset:113961*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113961*FLEN/8, x13, x9, x10)

inst_38009:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfef80000; valaddr_reg:x12; val_offset:113964*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113964*FLEN/8, x13, x9, x10)

inst_38010:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe83ffff; valaddr_reg:x12; val_offset:113967*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113967*FLEN/8, x13, x9, x10)

inst_38011:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefc0000; valaddr_reg:x12; val_offset:113970*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113970*FLEN/8, x13, x9, x10)

inst_38012:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe81ffff; valaddr_reg:x12; val_offset:113973*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113973*FLEN/8, x13, x9, x10)

inst_38013:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefe0000; valaddr_reg:x12; val_offset:113976*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113976*FLEN/8, x13, x9, x10)

inst_38014:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80ffff; valaddr_reg:x12; val_offset:113979*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113979*FLEN/8, x13, x9, x10)

inst_38015:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeff0000; valaddr_reg:x12; val_offset:113982*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113982*FLEN/8, x13, x9, x10)

inst_38016:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe807fff; valaddr_reg:x12; val_offset:113985*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113985*FLEN/8, x13, x9, x10)

inst_38017:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeff8000; valaddr_reg:x12; val_offset:113988*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113988*FLEN/8, x13, x9, x10)

inst_38018:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe803fff; valaddr_reg:x12; val_offset:113991*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113991*FLEN/8, x13, x9, x10)

inst_38019:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffc000; valaddr_reg:x12; val_offset:113994*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113994*FLEN/8, x13, x9, x10)

inst_38020:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe801fff; valaddr_reg:x12; val_offset:113997*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 113997*FLEN/8, x13, x9, x10)

inst_38021:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffe000; valaddr_reg:x12; val_offset:114000*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114000*FLEN/8, x13, x9, x10)

inst_38022:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800fff; valaddr_reg:x12; val_offset:114003*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114003*FLEN/8, x13, x9, x10)

inst_38023:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefff000; valaddr_reg:x12; val_offset:114006*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114006*FLEN/8, x13, x9, x10)

inst_38024:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8007ff; valaddr_reg:x12; val_offset:114009*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114009*FLEN/8, x13, x9, x10)

inst_38025:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefff800; valaddr_reg:x12; val_offset:114012*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114012*FLEN/8, x13, x9, x10)

inst_38026:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8003ff; valaddr_reg:x12; val_offset:114015*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114015*FLEN/8, x13, x9, x10)

inst_38027:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffc00; valaddr_reg:x12; val_offset:114018*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114018*FLEN/8, x13, x9, x10)

inst_38028:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8001ff; valaddr_reg:x12; val_offset:114021*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114021*FLEN/8, x13, x9, x10)

inst_38029:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffe00; valaddr_reg:x12; val_offset:114024*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114024*FLEN/8, x13, x9, x10)

inst_38030:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe8000ff; valaddr_reg:x12; val_offset:114027*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114027*FLEN/8, x13, x9, x10)

inst_38031:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffff00; valaddr_reg:x12; val_offset:114030*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114030*FLEN/8, x13, x9, x10)

inst_38032:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80007f; valaddr_reg:x12; val_offset:114033*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114033*FLEN/8, x13, x9, x10)

inst_38033:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffff80; valaddr_reg:x12; val_offset:114036*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114036*FLEN/8, x13, x9, x10)

inst_38034:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80003f; valaddr_reg:x12; val_offset:114039*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114039*FLEN/8, x13, x9, x10)

inst_38035:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffffc0; valaddr_reg:x12; val_offset:114042*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114042*FLEN/8, x13, x9, x10)

inst_38036:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80001f; valaddr_reg:x12; val_offset:114045*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114045*FLEN/8, x13, x9, x10)

inst_38037:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfeffffe0; valaddr_reg:x12; val_offset:114048*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114048*FLEN/8, x13, x9, x10)

inst_38038:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe80000f; valaddr_reg:x12; val_offset:114051*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114051*FLEN/8, x13, x9, x10)

inst_38039:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffff0; valaddr_reg:x12; val_offset:114054*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114054*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_297)
inst_38040:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800007; valaddr_reg:x12; val_offset:114057*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114057*FLEN/8, x13, x9, x10)

inst_38041:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffff8; valaddr_reg:x12; val_offset:114060*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114060*FLEN/8, x13, x9, x10)

inst_38042:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800003; valaddr_reg:x12; val_offset:114063*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114063*FLEN/8, x13, x9, x10)

inst_38043:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffffc; valaddr_reg:x12; val_offset:114066*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114066*FLEN/8, x13, x9, x10)

inst_38044:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfe800001; valaddr_reg:x12; val_offset:114069*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114069*FLEN/8, x13, x9, x10)

inst_38045:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfd and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xfefffffe; valaddr_reg:x12; val_offset:114072*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114072*FLEN/8, x13, x9, x10)

inst_38046:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:114075*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114075*FLEN/8, x13, x9, x10)

inst_38047:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff000007; valaddr_reg:x12; val_offset:114078*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114078*FLEN/8, x13, x9, x10)

inst_38048:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:114081*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114081*FLEN/8, x13, x9, x10)

inst_38049:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff000003; valaddr_reg:x12; val_offset:114084*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114084*FLEN/8, x13, x9, x10)

inst_38050:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:114087*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114087*FLEN/8, x13, x9, x10)

inst_38051:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff000001; valaddr_reg:x12; val_offset:114090*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114090*FLEN/8, x13, x9, x10)

inst_38052:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:114093*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114093*FLEN/8, x13, x9, x10)

inst_38053:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:114096*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114096*FLEN/8, x13, x9, x10)

inst_38054:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff199999; valaddr_reg:x12; val_offset:114099*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114099*FLEN/8, x13, x9, x10)

inst_38055:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff666666; valaddr_reg:x12; val_offset:114102*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114102*FLEN/8, x13, x9, x10)

inst_38056:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:114105*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114105*FLEN/8, x13, x9, x10)

inst_38057:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff444444; valaddr_reg:x12; val_offset:114108*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114108*FLEN/8, x13, x9, x10)

inst_38058:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff249249; valaddr_reg:x12; val_offset:114111*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114111*FLEN/8, x13, x9, x10)

inst_38059:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:114114*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114114*FLEN/8, x13, x9, x10)

inst_38060:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff333333; valaddr_reg:x12; val_offset:114117*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114117*FLEN/8, x13, x9, x10)

inst_38061:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x31ecf1 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x382aba and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7db1ecf1; op2val:0xc1382aba;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:114120*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114120*FLEN/8, x13, x9, x10)

inst_38062:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fffff; valaddr_reg:x12; val_offset:114123*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114123*FLEN/8, x13, x9, x10)

inst_38063:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000000; valaddr_reg:x12; val_offset:114126*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114126*FLEN/8, x13, x9, x10)

inst_38064:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff3fffff; valaddr_reg:x12; val_offset:114129*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114129*FLEN/8, x13, x9, x10)

inst_38065:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff400000; valaddr_reg:x12; val_offset:114132*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114132*FLEN/8, x13, x9, x10)

inst_38066:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff1fffff; valaddr_reg:x12; val_offset:114135*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114135*FLEN/8, x13, x9, x10)

inst_38067:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff600000; valaddr_reg:x12; val_offset:114138*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114138*FLEN/8, x13, x9, x10)

inst_38068:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0fffff; valaddr_reg:x12; val_offset:114141*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114141*FLEN/8, x13, x9, x10)

inst_38069:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff700000; valaddr_reg:x12; val_offset:114144*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114144*FLEN/8, x13, x9, x10)

inst_38070:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff07ffff; valaddr_reg:x12; val_offset:114147*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114147*FLEN/8, x13, x9, x10)

inst_38071:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff780000; valaddr_reg:x12; val_offset:114150*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114150*FLEN/8, x13, x9, x10)

inst_38072:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff03ffff; valaddr_reg:x12; val_offset:114153*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114153*FLEN/8, x13, x9, x10)

inst_38073:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7c0000; valaddr_reg:x12; val_offset:114156*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114156*FLEN/8, x13, x9, x10)

inst_38074:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff01ffff; valaddr_reg:x12; val_offset:114159*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114159*FLEN/8, x13, x9, x10)

inst_38075:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7e0000; valaddr_reg:x12; val_offset:114162*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114162*FLEN/8, x13, x9, x10)

inst_38076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00ffff; valaddr_reg:x12; val_offset:114165*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114165*FLEN/8, x13, x9, x10)

inst_38077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7f0000; valaddr_reg:x12; val_offset:114168*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114168*FLEN/8, x13, x9, x10)

inst_38078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff007fff; valaddr_reg:x12; val_offset:114171*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114171*FLEN/8, x13, x9, x10)

inst_38079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7f8000; valaddr_reg:x12; val_offset:114174*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114174*FLEN/8, x13, x9, x10)

inst_38080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff003fff; valaddr_reg:x12; val_offset:114177*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114177*FLEN/8, x13, x9, x10)

inst_38081:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fc000; valaddr_reg:x12; val_offset:114180*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114180*FLEN/8, x13, x9, x10)

inst_38082:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff001fff; valaddr_reg:x12; val_offset:114183*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114183*FLEN/8, x13, x9, x10)

inst_38083:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fe000; valaddr_reg:x12; val_offset:114186*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114186*FLEN/8, x13, x9, x10)

inst_38084:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000fff; valaddr_reg:x12; val_offset:114189*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114189*FLEN/8, x13, x9, x10)

inst_38085:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ff000; valaddr_reg:x12; val_offset:114192*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114192*FLEN/8, x13, x9, x10)

inst_38086:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0007ff; valaddr_reg:x12; val_offset:114195*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114195*FLEN/8, x13, x9, x10)

inst_38087:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ff800; valaddr_reg:x12; val_offset:114198*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114198*FLEN/8, x13, x9, x10)

inst_38088:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0003ff; valaddr_reg:x12; val_offset:114201*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114201*FLEN/8, x13, x9, x10)

inst_38089:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffc00; valaddr_reg:x12; val_offset:114204*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114204*FLEN/8, x13, x9, x10)

inst_38090:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0001ff; valaddr_reg:x12; val_offset:114207*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114207*FLEN/8, x13, x9, x10)

inst_38091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffe00; valaddr_reg:x12; val_offset:114210*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114210*FLEN/8, x13, x9, x10)

inst_38092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff0000ff; valaddr_reg:x12; val_offset:114213*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114213*FLEN/8, x13, x9, x10)

inst_38093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fff00; valaddr_reg:x12; val_offset:114216*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114216*FLEN/8, x13, x9, x10)

inst_38094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00007f; valaddr_reg:x12; val_offset:114219*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114219*FLEN/8, x13, x9, x10)

inst_38095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fff80; valaddr_reg:x12; val_offset:114222*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114222*FLEN/8, x13, x9, x10)

inst_38096:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00003f; valaddr_reg:x12; val_offset:114225*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114225*FLEN/8, x13, x9, x10)

inst_38097:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fffc0; valaddr_reg:x12; val_offset:114228*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114228*FLEN/8, x13, x9, x10)

inst_38098:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00001f; valaddr_reg:x12; val_offset:114231*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114231*FLEN/8, x13, x9, x10)

inst_38099:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7fffe0; valaddr_reg:x12; val_offset:114234*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114234*FLEN/8, x13, x9, x10)

inst_38100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff00000f; valaddr_reg:x12; val_offset:114237*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114237*FLEN/8, x13, x9, x10)

inst_38101:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffff0; valaddr_reg:x12; val_offset:114240*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114240*FLEN/8, x13, x9, x10)

inst_38102:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000007; valaddr_reg:x12; val_offset:114243*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114243*FLEN/8, x13, x9, x10)

inst_38103:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffff8; valaddr_reg:x12; val_offset:114246*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114246*FLEN/8, x13, x9, x10)

inst_38104:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000003; valaddr_reg:x12; val_offset:114249*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114249*FLEN/8, x13, x9, x10)

inst_38105:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffffc; valaddr_reg:x12; val_offset:114252*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114252*FLEN/8, x13, x9, x10)

inst_38106:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff000001; valaddr_reg:x12; val_offset:114255*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114255*FLEN/8, x13, x9, x10)

inst_38107:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff7ffffe; valaddr_reg:x12; val_offset:114258*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114258*FLEN/8, x13, x9, x10)

inst_38108:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff36db6d; valaddr_reg:x12; val_offset:114261*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114261*FLEN/8, x13, x9, x10)

inst_38109:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff6db6db; valaddr_reg:x12; val_offset:114264*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114264*FLEN/8, x13, x9, x10)

inst_38110:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff199999; valaddr_reg:x12; val_offset:114267*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114267*FLEN/8, x13, x9, x10)

inst_38111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff666666; valaddr_reg:x12; val_offset:114270*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114270*FLEN/8, x13, x9, x10)

inst_38112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff3bbbbb; valaddr_reg:x12; val_offset:114273*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114273*FLEN/8, x13, x9, x10)

inst_38113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff444444; valaddr_reg:x12; val_offset:114276*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114276*FLEN/8, x13, x9, x10)

inst_38114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff249249; valaddr_reg:x12; val_offset:114279*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114279*FLEN/8, x13, x9, x10)

inst_38115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff5b6db6; valaddr_reg:x12; val_offset:114282*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114282*FLEN/8, x13, x9, x10)

inst_38116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff333333; valaddr_reg:x12; val_offset:114285*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114285*FLEN/8, x13, x9, x10)

inst_38117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1e5a70 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x4eee01 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0xffffffff and rs3_sgn_prefix == 0xffffffff  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e1e5a70; op2val:0xc0ceee01;
op3val:0xff4ccccc; valaddr_reg:x12; val_offset:114288*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114288*FLEN/8, x13, x9, x10)

inst_38118:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x7fffff; valaddr_reg:x12; val_offset:114291*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114291*FLEN/8, x13, x9, x10)

inst_38119:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x400000; valaddr_reg:x12; val_offset:114294*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114294*FLEN/8, x13, x9, x10)

inst_38120:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x3fffff; valaddr_reg:x12; val_offset:114297*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114297*FLEN/8, x13, x9, x10)

inst_38121:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x1fffff; valaddr_reg:x12; val_offset:114300*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114300*FLEN/8, x13, x9, x10)

inst_38122:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x700000; valaddr_reg:x12; val_offset:114303*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114303*FLEN/8, x13, x9, x10)

inst_38123:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0xfffff; valaddr_reg:x12; val_offset:114306*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114306*FLEN/8, x13, x9, x10)

inst_38124:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x7ffff; valaddr_reg:x12; val_offset:114309*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114309*FLEN/8, x13, x9, x10)

inst_38125:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x3ffff; valaddr_reg:x12; val_offset:114312*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114312*FLEN/8, x13, x9, x10)

inst_38126:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0xff; valaddr_reg:x12; val_offset:114315*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114315*FLEN/8, x13, x9, x10)

inst_38127:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x7f; valaddr_reg:x12; val_offset:114318*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114318*FLEN/8, x13, x9, x10)

inst_38128:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x3f; valaddr_reg:x12; val_offset:114321*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114321*FLEN/8, x13, x9, x10)

inst_38129:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4e622b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7dce622b; op2val:0x0;
op3val:0x1f; valaddr_reg:x12; val_offset:114324*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 114324*FLEN/8, x13, x9, x10)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 48*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_297:
    .fill 180*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
