Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\aa_Yzg\Helloworld\Qsys\hello.qsys --block-symbol-file --output-directory=D:\aa_Yzg\Helloworld\Qsys\hardware --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading Qsys/hello.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_rom
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hello.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: hello.nios2_qsys: Nios II Classic cores are no longer recommended for new projects
Info: hello.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: hello.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\aa_Yzg\Helloworld\Qsys\hello.qsys --synthesis=VERILOG --output-directory=D:\aa_Yzg\Helloworld\Qsys\hardware\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading Qsys/hello.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_rom
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hello.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: hello.nios2_qsys: Nios II Classic cores are no longer recommended for new projects
Info: hello.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: hello.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: hello: Generating hello "hello" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'hello_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/fpga18/quartus/bin64/perl/bin/perl.exe -I D:/fpga18/quartus/bin64/perl/lib -I D:/fpga18/quartus/sopc_builder/bin/europa -I D:/fpga18/quartus/sopc_builder/bin/perl_lib -I D:/fpga18/quartus/sopc_builder/bin -I D:/fpga18/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=hello_jtag_uart --dir=C:/Users/wsj/AppData/Local/Temp/alt9572_6402272934887842965.dir/0002_jtag_uart_gen/ --quartus_dir=D:/fpga18/quartus --verilog --config=C:/Users/wsj/AppData/Local/Temp/alt9572_6402272934887842965.dir/0002_jtag_uart_gen//hello_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'hello_jtag_uart'
Info: jtag_uart: "hello" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_qsys: Starting RTL generation for module 'hello_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec D:/fpga18/quartus/bin64/eperlcmd.exe -I D:/fpga18/quartus/bin64/perl/lib -I D:/fpga18/quartus/sopc_builder/bin/europa -I D:/fpga18/quartus/sopc_builder/bin/perl_lib -I D:/fpga18/quartus/sopc_builder/bin -I D:/fpga18/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/fpga18/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/fpga18/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/fpga18/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/fpga18/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=hello_nios2_qsys --dir=C:/Users/wsj/AppData/Local/Temp/alt9572_6402272934887842965.dir/0003_nios2_qsys_gen/ --quartus_bindir=D:/fpga18/quartus/bin64 --verilog --config=C:/Users/wsj/AppData/Local/Temp/alt9572_6402272934887842965.dir/0003_nios2_qsys_gen//hello_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2023.08.03 14:35:27 (*) Starting Nios II generation
Info: nios2_qsys: # 2023.08.03 14:35:27 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)   Plaintext license not found.
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)     Testbench
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)     Instruction decoding
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)       Instruction fields
Info: nios2_qsys: # 2023.08.03 14:35:28 (*)       Instruction decodes
Info: nios2_qsys: # 2023.08.03 14:35:29 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2023.08.03 14:35:29 (*)       Instruction controls
Info: nios2_qsys: # 2023.08.03 14:35:29 (*)     Pipeline frontend
Info: nios2_qsys: # 2023.08.03 14:35:29 (*)     Pipeline backend
Info: nios2_qsys: # 2023.08.03 14:35:30 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2023.08.03 14:35:32 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2023.08.03 14:35:33 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'hello_nios2_qsys'
Info: nios2_qsys: "hello" instantiated altera_nios2_qsys "nios2_qsys"
Info: onchip_ram: Starting RTL generation for module 'hello_onchip_ram'
Info: onchip_ram:   Generation command is [exec D:/fpga18/quartus/bin64/perl/bin/perl.exe -I D:/fpga18/quartus/bin64/perl/lib -I D:/fpga18/quartus/sopc_builder/bin/europa -I D:/fpga18/quartus/sopc_builder/bin/perl_lib -I D:/fpga18/quartus/sopc_builder/bin -I D:/fpga18/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fpga18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hello_onchip_ram --dir=C:/Users/wsj/AppData/Local/Temp/alt9572_6402272934887842965.dir/0004_onchip_ram_gen/ --quartus_dir=D:/fpga18/quartus --verilog --config=C:/Users/wsj/AppData/Local/Temp/alt9572_6402272934887842965.dir/0004_onchip_ram_gen//hello_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'hello_onchip_ram'
Info: onchip_ram: "hello" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: onchip_rom: Starting RTL generation for module 'hello_onchip_rom'
Info: onchip_rom:   Generation command is [exec D:/fpga18/quartus/bin64/perl/bin/perl.exe -I D:/fpga18/quartus/bin64/perl/lib -I D:/fpga18/quartus/sopc_builder/bin/europa -I D:/fpga18/quartus/sopc_builder/bin/perl_lib -I D:/fpga18/quartus/sopc_builder/bin -I D:/fpga18/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fpga18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hello_onchip_rom --dir=C:/Users/wsj/AppData/Local/Temp/alt9572_6402272934887842965.dir/0005_onchip_rom_gen/ --quartus_dir=D:/fpga18/quartus --verilog --config=C:/Users/wsj/AppData/Local/Temp/alt9572_6402272934887842965.dir/0005_onchip_rom_gen//hello_onchip_rom_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_rom: Done RTL generation for module 'hello_onchip_rom'
Info: onchip_rom: "hello" instantiated altera_avalon_onchip_memory2 "onchip_rom"
Info: sysid_qsys: "hello" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hello" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "hello" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "hello" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_qsys_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_data_master_limiter"
Info: Reusing file D:/aa_Yzg/Helloworld/Qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/aa_Yzg/Helloworld/Qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/aa_Yzg/Helloworld/Qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/aa_Yzg/Helloworld/Qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hello: Done "hello" with 29 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
