Analysis & Synthesis report for ov5640_vga
Sat Oct 29 19:25:25 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov5640_ethernet|reg_config:reg_config_inst|config_step
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component
 17. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated
 18. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p
 19. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p
 20. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram
 21. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp
 22. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp
 23. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 24. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13
 25. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:ws_brp
 26. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:ws_bwp
 27. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 28. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16
 29. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component
 31. Parameter Settings for User Entity Instance: udp:udp_inst|ipsend:ipsend_inst
 32. Parameter Settings for User Entity Instance: udp:udp_inst|crc:crc_inst
 33. Parameter Settings for User Entity Instance: udp:udp_inst|iprecieve:iprecieve_inst
 34. altpll Parameter Settings by Entity Instance
 35. dcfifo Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "udp:udp_inst|iprecieve:iprecieve_inst"
 37. Port Connectivity Checks: "udp:udp_inst|crc:crc_inst"
 38. Port Connectivity Checks: "udp:udp_inst|ipsend:ipsend_inst"
 39. Port Connectivity Checks: "udp:udp_inst"
 40. Port Connectivity Checks: "cmos1_fifo:cmos1_fifo_inst"
 41. Port Connectivity Checks: "camera_capture:camera_capture_inst"
 42. Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"
 43. Port Connectivity Checks: "pll:pll_inst"
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 29 19:25:25 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; ov5640_vga                                ;
; Top-level Entity Name              ; ov5640_ethernet                           ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 1,007                                     ;
;     Total combinational functions  ; 911                                       ;
;     Dedicated logic registers      ; 367                                       ;
; Total registers                    ; 367                                       ;
; Total pins                         ; 49                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 16,384                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                                      ; ov5640_ethernet    ; ov5640_vga         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-3 processors         ; < 0.1%      ;
;     4 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; rtl/ov5640_ethernet.v            ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v     ;         ;
; rtl/ethernet/udp.v               ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v        ;         ;
; rtl/ethernet/ipsend.v            ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v     ;         ;
; rtl/ethernet/iprecieve.v         ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/iprecieve.v  ;         ;
; rtl/ethernet/crc.v               ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/crc.v        ;         ;
; rtl/reg_config.v                 ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v          ;         ;
; rtl/power_on_delay.v             ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/power_on_delay.v      ;         ;
; rtl/i2c_com.v                    ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v             ;         ;
; rtl/camera_capture.v             ; yes             ; User Verilog HDL File        ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/camera_capture.v      ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v                     ;         ;
; cmos1_fifo.v                     ; yes             ; User Wizard-Generated File   ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                         ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                              ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                            ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                               ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                       ;         ;
; db/dcfifo_hrl1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf        ;         ;
; db/a_gray2bin_8ib.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_gray2bin_8ib.tdf     ;         ;
; db/a_graycounter_777.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_777.tdf  ;         ;
; db/a_graycounter_3lc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_3lc.tdf  ;         ;
; db/altsyncram_ij31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/altsyncram_ij31.tdf    ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_qe9.tdf        ;         ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_sld.tdf ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_re9.tdf        ;         ;
; db/alt_synch_pipe_tld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_tld.tdf ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_se9.tdf        ;         ;
; db/cmpr_p76.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/cmpr_p76.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,007 ;
;                                             ;       ;
; Total combinational functions               ; 911   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 628   ;
;     -- 3 input functions                    ; 100   ;
;     -- <=2 input functions                  ; 183   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 787   ;
;     -- arithmetic mode                      ; 124   ;
;                                             ;       ;
; Total registers                             ; 367   ;
;     -- Dedicated logic registers            ; 367   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 49    ;
; Total memory bits                           ; 16384 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 216   ;
; Total fan-out                               ; 4707  ;
; Average fan-out                             ; 3.39  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640_ethernet                              ; 911 (0)           ; 367 (0)      ; 16384       ; 0            ; 0       ; 0         ; 49   ; 0            ; |ov5640_ethernet                                                                                                                                ;              ;
;    |camera_capture:camera_capture_inst|       ; 12 (12)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|camera_capture:camera_capture_inst                                                                                             ;              ;
;    |cmos1_fifo:cmos1_fifo_inst|               ; 102 (0)           ; 138 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst                                                                                                     ;              ;
;       |dcfifo:dcfifo_component|               ; 102 (0)           ; 138 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component                                                                             ;              ;
;          |dcfifo_hrl1:auto_generated|         ; 102 (16)          ; 138 (36)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated                                                  ;              ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ;              ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ;              ;
;             |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ;              ;
;             |a_graycounter_777:rdptr_g1p|     ; 28 (28)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p                      ;              ;
;             |alt_synch_pipe_sld:rs_dgwp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp                       ;              ;
;                |dffpipe_re9:dffpipe13|        ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13 ;              ;
;             |alt_synch_pipe_tld:ws_dgrp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp                       ;              ;
;                |dffpipe_se9:dffpipe16|        ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16 ;              ;
;             |altsyncram_ij31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram                         ;              ;
;             |cmpr_p76:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|cmpr_p76:rdempty_eq_comp                         ;              ;
;             |cmpr_p76:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|cmpr_p76:wrfull_eq_comp                          ;              ;
;             |dffpipe_qe9:rs_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp                               ;              ;
;             |dffpipe_qe9:rs_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp                               ;              ;
;    |pll:pll_inst|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|pll:pll_inst                                                                                                                   ;              ;
;       |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|pll:pll_inst|altpll:altpll_component                                                                                           ;              ;
;          |pll_altpll:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                 ;              ;
;    |power_on_delay:power_on_delay_inst|       ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|power_on_delay:power_on_delay_inst                                                                                             ;              ;
;    |reg_config:reg_config_inst|               ; 467 (429)         ; 63 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|reg_config:reg_config_inst                                                                                                     ;              ;
;       |i2c_com:u1|                            ; 38 (38)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|reg_config:reg_config_inst|i2c_com:u1                                                                                          ;              ;
;    |udp:udp_inst|                             ; 306 (0)           ; 133 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|udp:udp_inst                                                                                                                   ;              ;
;       |crc:crc_inst|                          ; 47 (47)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|udp:udp_inst|crc:crc_inst                                                                                                      ;              ;
;       |ipsend:ipsend_inst|                    ; 259 (259)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst                                                                                                ;              ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------------------------------------------------------------------+
; Altera ; FIFO         ; 12.1    ; N/A          ; N/A          ; |ov5640_ethernet|cmos1_fifo:cmos1_fifo_inst ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v ;
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |ov5640_ethernet|pll:pll_inst               ; E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |ov5640_ethernet|reg_config:reg_config_inst|config_step ;
+----------------+----------------+----------------+----------------------+
; Name           ; config_step.00 ; config_step.10 ; config_step.01       ;
+----------------+----------------+----------------+----------------------+
; config_step.00 ; 0              ; 0              ; 0                    ;
; config_step.01 ; 1              ; 0              ; 1                    ;
; config_step.10 ; 1              ; 1              ; 0                    ;
+----------------+----------------+----------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                                                                ; Reason for Removal                                           ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][31]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][30]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][29]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][28]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][27]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][15]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][14]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][13]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][12]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][11]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][10]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][9]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][8]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][7]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][6]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][5]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][4]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][3]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][2]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][1]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][0]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][31]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][30]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][29]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][28]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][27]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][26]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][25]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][24]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][23]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][22]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][21]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][20]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][19]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][18]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][17]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][16]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][15]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][14]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][13]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][12]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][11]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][10]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][9]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][8]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][7]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][6]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][5]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][4]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][3]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][2]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][1]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[0][0]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][16]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][17]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][18]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][19]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][20]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][21]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][22]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][23]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][24]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][25]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][26]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][27]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][28]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][29]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][30]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][31]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][0]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][1]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][2]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][3]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][4]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][5]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][6]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][7]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][8]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][9]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][10]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][11]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][12]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][13]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][14]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][15]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][16]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][17]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][18]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][19]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][20]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][21]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][22]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][23]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][24]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][25]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][26]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][27]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][28]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][29]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][30]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][31]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][0]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][1]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][2]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][3]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][4]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][5]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][6]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][7]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][8]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][9]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][10]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][11]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][12]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][13]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][14]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][15]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][16]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][17]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][18]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][19]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][20]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][21]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][22]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][23]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][24]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][25]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][26]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][27]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][28]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][29]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][30]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][31]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][0]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][1]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][2]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][3]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][4]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][5]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][6]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][7]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][8]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][9]                                                              ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][10]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][11]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][12]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][13]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][14]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][15]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][16]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][17]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][18]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][19]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][20]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][21]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][22]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][23]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][24]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][25]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][26]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][27]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][28]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][29]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][30]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[5][31]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][0]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][1]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][2]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][3]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][4]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][5]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][6]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][7]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][8]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][9]                                                              ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][10]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][11]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][12]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][13]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][14]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][15]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][16]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][17]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][18]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][19]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][20]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][21]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][22]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][23]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][24]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][25]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][26]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][27]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][28]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][29]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][30]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[6][31]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[20..31]                                                        ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[20..31]                                                        ; Stuck at GND due to stuck port data_in                       ;
; reg_config:reg_config_inst|i2c_data[31]                                                                      ; Stuck at GND due to stuck port data_in                       ;
; reg_config:reg_config_inst|i2c_data[27..30]                                                                  ; Stuck at VCC due to stuck port data_in                       ;
; reg_config:reg_config_inst|i2c_data[23..26]                                                                  ; Stuck at GND due to stuck port data_in                       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[11] ; Lost fanout                                                  ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[11] ; Lost fanout                                                  ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer[21..31]                                                         ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[19]                                                            ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[18,19]                                                         ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer[20]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[18]                                                            ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[17]                                                            ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer[19]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[0]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[1,2]                                                           ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[3,4]                                                           ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[5,6]                                                           ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[7]                                                             ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[8]                                                             ; Stuck at VCC due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[9..16]                                                         ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[17]                                                            ; Stuck at VCC due to stuck port data_in                       ;
; power_on_delay:power_on_delay_inst|cnt1[0..18]                                                               ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer[18]                                                             ; Merged with udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16,17]                                                          ; Lost fanout                                                  ;
; udp:udp_inst|ipsend:ipsend_inst|tx_state[3]                                                                  ; Stuck at GND due to stuck port data_in                       ;
; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[16]                                                            ; Lost fanout                                                  ;
; Total Number of Removed Registers = 292                                                                      ;                                                              ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+---------------------------------------------------+---------------------------+----------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register             ;
+---------------------------------------------------+---------------------------+----------------------------------------------------+
; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[20] ; Stuck at GND              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[23],  ;
;                                                   ; due to stuck port data_in ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[24],  ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[25],  ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[26],  ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[27],  ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[28],  ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[29],  ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[30],  ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[31]   ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][16]  ; Stuck at VCC              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[18], ;
;                                                   ; due to stuck port data_in ; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[15], ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[16], ;
;                                                   ;                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[17]  ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][31]  ; Stuck at GND              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[18], ;
;                                                   ; due to stuck port data_in ; udp:udp_inst|ipsend:ipsend_inst|check_buffer0[17]  ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[3][16]  ; Stuck at GND              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[14]  ;
;                                                   ; due to stuck port data_in ;                                                    ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][0]   ; Stuck at VCC              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[13]  ;
;                                                   ; due to stuck port data_in ;                                                    ;
; udp:udp_inst|ipsend:ipsend_inst|ip_header[4][16]  ; Stuck at GND              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer1[12]  ;
;                                                   ; due to stuck port data_in ;                                                    ;
+---------------------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 367   ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 210   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 213   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2]                                                                   ; 13      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3]                                                                   ; 15      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4]                                                                   ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5]                                                                   ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1]                                                                   ; 12      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0]                                                                   ; 13      ;
; reg_config:reg_config_inst|i2c_com:u1|sclk                                                                           ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                    ; 5       ;
; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                    ; 5       ;
; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                    ; 6       ;
; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                    ; 5       ;
; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                    ; 6       ;
; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                    ; 6       ;
; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                    ; 6       ;
; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                    ; 7       ;
; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                    ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                     ; 2       ;
; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                     ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0 ; 8       ;
; reg_config:reg_config_inst|i2c_com:u1|reg_sdat                                                                       ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0 ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6    ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 44                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_ethernet|power_on_delay:power_on_delay_inst|cnt2[9]          ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12] ;
; 20:1               ; 16 bits   ; 208 LEs       ; 16 LEs               ; 192 LEs                ; Yes        ; |ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst|ip_header[2][11]    ;
; 25:1               ; 5 bits    ; 80 LEs        ; 5 LEs                ; 75 LEs                 ; Yes        ; |ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst|j[0]                ;
; 25:1               ; 5 bits    ; 80 LEs        ; 5 LEs                ; 75 LEs                 ; Yes        ; |ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst|i[4]                ;
; 31:1               ; 2 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst|tx_state[2]         ;
; 41:1               ; 2 bits    ; 54 LEs        ; 38 LEs               ; 16 LEs                 ; Yes        ; |ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst|dataout[4]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_ethernet|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ov5640_ethernet|reg_config:reg_config_inst|config_step              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 12                    ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 12                    ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                   ;
+-------------------------+--------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8            ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                         ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                ;
; USE_EAB                 ; ON           ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_hrl1  ; Untyped                                                ;
+-------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:udp_inst|ipsend:ipsend_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                     ;
; start          ; 0001  ; Unsigned Binary                                     ;
; make           ; 0010  ; Unsigned Binary                                     ;
; send55         ; 0011  ; Unsigned Binary                                     ;
; sendmac        ; 0100  ; Unsigned Binary                                     ;
; sendheader     ; 0101  ; Unsigned Binary                                     ;
; senddata       ; 0110  ; Unsigned Binary                                     ;
; sendcrc        ; 0111  ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:udp_inst|crc:crc_inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; Tp             ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:udp_inst|iprecieve:iprecieve_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                           ;
; six_55         ; 0001  ; Unsigned Binary                                           ;
; spd_d5         ; 0010  ; Unsigned Binary                                           ;
; rx_mac         ; 0011  ; Unsigned Binary                                           ;
; rx_IP_Protocol ; 0100  ; Unsigned Binary                                           ;
; rx_IP_layer    ; 0101  ; Unsigned Binary                                           ;
; rx_UDP_layer   ; 0110  ; Unsigned Binary                                           ;
; rx_data        ; 0111  ; Unsigned Binary                                           ;
; rx_finish      ; 1000  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                    ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 1                                                  ;
; Entity Instance            ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 2048                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
+----------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:udp_inst|iprecieve:iprecieve_inst"                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; board_mac       ; Output ; Info     ; Explicitly unconnected                                                              ;
; pc_mac          ; Output ; Info     ; Explicitly unconnected                                                              ;
; IP_Prtcl        ; Output ; Info     ; Explicitly unconnected                                                              ;
; IP_layer        ; Output ; Info     ; Explicitly unconnected                                                              ;
; pc_IP           ; Output ; Info     ; Explicitly unconnected                                                              ;
; board_IP        ; Output ; Info     ; Explicitly unconnected                                                              ;
; UDP_layer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_o          ; Output ; Info     ; Explicitly unconnected                                                              ;
; valid_ip_P      ; Output ; Info     ; Explicitly unconnected                                                              ;
; rx_total_length ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_o_valid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_state        ; Output ; Info     ; Explicitly unconnected                                                              ;
; rx_data_length  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_wr_addr     ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_receive    ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:udp_inst|crc:crc_inst"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; CrcNext ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "udp:udp_inst|ipsend:ipsend_inst" ;
+----------+--------+----------+------------------------------+
; Port     ; Type   ; Severity ; Details                      ;
+----------+--------+----------+------------------------------+
; tx_state ; Output ; Info     ; Explicitly unconnected       ;
+----------+--------+----------+------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "udp:udp_inst"                  ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; tx_total_length[4..2]   ; Input ; Info     ; Stuck at VCC ;
; tx_total_length[15..11] ; Input ; Info     ; Stuck at GND ;
; tx_total_length[9..5]   ; Input ; Info     ; Stuck at GND ;
; tx_total_length[1..0]   ; Input ; Info     ; Stuck at GND ;
; tx_total_length[10]     ; Input ; Info     ; Stuck at VCC ;
; tx_data_length[15..11]  ; Input ; Info     ; Stuck at GND ;
; tx_data_length[9..4]    ; Input ; Info     ; Stuck at GND ;
; tx_data_length[2..0]    ; Input ; Info     ; Stuck at GND ;
; tx_data_length[10]      ; Input ; Info     ; Stuck at VCC ;
; tx_data_length[3]       ; Input ; Info     ; Stuck at VCC ;
+-------------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos1_fifo:cmos1_fifo_inst"                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_capture:camera_capture_inst"                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; camera_h_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Oct 29 19:25:15 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_ethernet -c ov5640_vga
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640_ethernet.v
    Info (12023): Found entity 1: ov5640_ethernet
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ethernet/udp.v
    Info (12023): Found entity 1: udp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ethernet/ipsend.v
    Info (12023): Found entity 1: ipsend
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ethernet/iprecieve.v
    Info (12023): Found entity 1: iprecieve
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ethernet/crc.v
    Info (12023): Found entity 1: crc
Info (12021): Found 1 design units, including 1 entities, in source file rtl/reg_config.v
    Info (12023): Found entity 1: reg_config
Warning (10229): Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits
Info (12021): Found 1 design units, including 1 entities, in source file rtl/power_on_delay.v
    Info (12023): Found entity 1: power_on_delay
Info (12021): Found 1 design units, including 1 entities, in source file rtl/key.v
    Info (12023): Found entity 1: key
Info (12021): Found 1 design units, including 1 entities, in source file rtl/i2c_com.v
    Info (12023): Found entity 1: i2c_com
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_capture.v
    Info (12023): Found entity 1: camera_capture
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file cmos1_fifo.v
    Info (12023): Found entity 1: cmos1_fifo
Warning (10236): Verilog HDL Implicit Net warning at ov5640_ethernet.v(67): created implicit net for "camera_clk"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(26): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(29): created implicit net for "tr_end"
Info (12127): Elaborating entity "ov5640_ethernet" for the top level hierarchy
Warning (10034): Output port "led" at ov5640_ethernet.v(8) has no driver
Warning (10034): Output port "e_mdc" at ov5640_ethernet.v(25) has no driver
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "power_on_delay" for hierarchy "power_on_delay:power_on_delay_inst"
Info (12128): Elaborating entity "reg_config" for hierarchy "reg_config:reg_config_inst"
Info (12128): Elaborating entity "i2c_com" for hierarchy "reg_config:reg_config_inst|i2c_com:u1"
Warning (10230): Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "camera_capture" for hierarchy "camera_capture:camera_capture_inst"
Info (12128): Elaborating entity "cmos1_fifo" for hierarchy "cmos1_fifo:cmos1_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hrl1.tdf
    Info (12023): Found entity 1: dcfifo_hrl1
Info (12128): Elaborating entity "dcfifo_hrl1" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ij31.tdf
    Info (12023): Found entity 1: altsyncram_ij31
Info (12128): Elaborating entity "altsyncram_ij31" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|cmpr_p76:rdempty_eq_comp"
Info (12128): Elaborating entity "udp" for hierarchy "udp:udp_inst"
Info (12128): Elaborating entity "ipsend" for hierarchy "udp:udp_inst|ipsend:ipsend_inst"
Warning (10230): Verilog HDL assignment warning at ipsend.v(138): truncated value with size 32 to match size of target (5)
Warning (10030): Net "preamble.data_a" at ipsend.v(32) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "preamble.waddr_a" at ipsend.v(32) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mac_addr.data_a" at ipsend.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mac_addr.waddr_a" at ipsend.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "preamble.we_a" at ipsend.v(32) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mac_addr.we_a" at ipsend.v(33) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "crc" for hierarchy "udp:udp_inst|crc:crc_inst"
Info (12128): Elaborating entity "iprecieve" for hierarchy "udp:udp_inst|iprecieve:iprecieve_inst"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "udp:udp_inst|ipsend:ipsend_inst|preamble" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "udp:udp_inst|ipsend:ipsend_inst|mac_addr" is uninferred due to inappropriate RAM size
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/ov5640_ethernet.ram1_ipsend_dcf860f0.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "e_mdio" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at GND
    Warning (13410): Pin "led[1]" is stuck at GND
    Warning (13410): Pin "led[2]" is stuck at GND
    Warning (13410): Pin "led[3]" is stuck at GND
    Warning (13410): Pin "e_reset" is stuck at VCC
    Warning (13410): Pin "e_mdc" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1"
    Warning (15610): No output dependent on input pin "e_rxdv"
    Warning (15610): No output dependent on input pin "e_rxer"
    Warning (15610): No output dependent on input pin "e_rxd[0]"
    Warning (15610): No output dependent on input pin "e_rxd[1]"
    Warning (15610): No output dependent on input pin "e_rxd[2]"
    Warning (15610): No output dependent on input pin "e_rxd[3]"
    Warning (15610): No output dependent on input pin "e_rxd[4]"
    Warning (15610): No output dependent on input pin "e_rxd[5]"
    Warning (15610): No output dependent on input pin "e_rxd[6]"
    Warning (15610): No output dependent on input pin "e_rxd[7]"
    Warning (15610): No output dependent on input pin "e_txc"
Info (21057): Implemented 1074 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 21 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1016 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 464 megabytes
    Info: Processing ended: Sat Oct 29 19:25:25 2016
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


