$date
	Tue Aug  5 09:26:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_carry_lookahead_adder_4bit $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 4 ( G [3:0] $end
$var wire 4 ) P [3:0] $end
$var wire 4 * Sum [3:0] $end
$var wire 4 + C [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b10 !
b10 *
b10 +
b1 (
b1 $
b1 '
b1 #
b1 &
#20
b110 !
b110 *
b10 (
b1 )
b111 +
1%
b10 $
b10 '
b11 #
b11 &
#30
b1010 !
b1010 *
b101 (
b0 )
b1010 +
0%
b101 $
b101 '
b101 #
b101 &
#40
1"
b1 !
b1 *
b1 (
b1110 )
b1111 +
1%
b1 $
b1 '
b1111 #
b1111 &
#50
0"
b1111 !
b1111 *
b0 (
b1111 )
b0 +
0%
b101 $
b101 '
b1010 #
b1010 &
#60
