#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 28 09:31:01 2019
# Process ID: 5900
# Current directory: D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj
# Command line: vivado.exe -mode batch -notrace -source vivado_create_prj.tcl
# Log file: D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_create_prj.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Installations/Xilinx/Vivado/2018.2/data/ip'.
INFO: [BD_TCL-3] Currently there is no design <system_top> in project, so creating one...
Wrote  : <D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [BD_TCL-4] Making design <system_top> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "system_top".
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:processing_system7:5.5  .
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 479.949 ; gain = 154.195
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <system_top> may result in errors during validation.
Wrote  : <D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab2/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [Common 17-206] Exiting Vivado at Tue May 28 09:31:28 2019...
