# vsim -cvgperinstance -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit -assert -directive -cvg -codeAll mem_cov3;do exclusions.do;run -all; exit" -wlf wave_file3.wlf -l test3.log -sv_seed random work.top "+UVM_TESTNAME=TC3" 
# Start time: 13:41:44 on Apr 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../test/uart_vtest_lib.sv(143): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: ../test/uart_vtest_lib.sv(177): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: ../tb/uart_top.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'DUV1'.  Expected 20, found 13.
# ** Warning: ../tb/uart_top.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'baud_o'.
# ** Warning: ../tb/uart_top.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'dcd_pad_i'.
# ** Warning: ../tb/uart_top.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'ri_pad_i'.
# ** Warning: ../tb/uart_top.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'dsr_pad_i'.
# ** Warning: ../tb/uart_top.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'dtr_pad_o'.
# ** Warning: ../tb/uart_top.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'cts_pad_i'.
# ** Warning: ../tb/uart_top.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'rts_pad_o'.
# ** Warning: ../tb/uart_top.sv(17): (vopt-2685) [TFMPC] - Too few port connections for 'DUV2'.  Expected 20, found 13.
# ** Warning: ../tb/uart_top.sv(17): (vopt-2718) [TFMPC] - Missing connection for port 'baud_o'.
# ** Warning: ../tb/uart_top.sv(17): (vopt-2718) [TFMPC] - Missing connection for port 'dcd_pad_i'.
# ** Warning: ../tb/uart_top.sv(17): (vopt-2718) [TFMPC] - Missing connection for port 'ri_pad_i'.
# ** Warning: ../tb/uart_top.sv(17): (vopt-2718) [TFMPC] - Missing connection for port 'dsr_pad_i'.
# ** Warning: ../tb/uart_top.sv(17): (vopt-2718) [TFMPC] - Missing connection for port 'dtr_pad_o'.
# ** Warning: ../tb/uart_top.sv(17): (vopt-2718) [TFMPC] - Missing connection for port 'cts_pad_i'.
# ** Warning: ../tb/uart_top.sv(17): (vopt-2718) [TFMPC] - Missing connection for port 'rts_pad_o'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=19.
# //  Questa Sim
# //  Version 2022.1 linux Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.wb_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uart_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.wb_if(fast__2)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading /home/cad/eda/Questa-sim/questasim/uvm-1.1d/linux/uvm_dpi.so
# Sv_Seed = 174571682
#  log -r /* 
# coverage save -onexit -assert -directive -cvg -codeAll mem_cov3
# do exclusions.do
# Cannot open macro file: exclusions.do
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# (top.DUV1) UART INFO: Data bus width is 8. No Debug interface.
# 
# (top.DUV1) UART INFO: Has baudrate output
# 
# (top.DUV2) UART INFO: Data bus width is 8. No Debug interface.
# 
# (top.DUV2) UART INFO: Has baudrate output
# 
# UVM_INFO @ 0: reporter [RNTST] Running test TC3...
# UVM_INFO ../wb_agt/uart_agt.sv(22) @ 0: uvm_test_top.envh.agt_top.uart_agt[0] [uart_agt] agent is active
# UVM_INFO ../wb_agt/uart_agt.sv(22) @ 0: uvm_test_top.envh.agt_top.uart_agt[1] [uart_agt] agent is active
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 55000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     'd3        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b0        
#   LCR                integral  8     'b10000000 
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b0        
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 95000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     'd1        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b0        
#   LCR                integral  8     'b10000000 
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b0        
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 110000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     'd3        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b0        
#   LCR                integral  8     'b10000000 
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b0        
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 135000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     'd0        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b0        
#   LCR                integral  8     'b10000000 
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b110110   
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 175000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     'd3        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b0        
#   LCR                integral  8     'b11011    
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b110110   
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 190000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     'd1        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b0        
#   LCR                integral  8     'b10000000 
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b0        
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 215000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     'd2        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b11011    
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b110110   
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 255000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     'd1        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b100      
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b11011    
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b110110   
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 270000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     'd0        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b0        
#   LCR                integral  8     'b10000000 
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b11011    
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 295000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     'd0        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   THR[0]             integral  8     'b111      
#   IER                integral  8     'b100      
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b11011    
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b110110   
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 350000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     'd3        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b0        
#   LCR                integral  8     'b1011     
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b11011    
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 430000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     'd2        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b0        
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b1011     
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b11011    
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 510000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     'd1        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   IER                integral  8     'b100      
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b1011     
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b11011    
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 590000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     'd0        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     1          
#   Wishbone Data_out  integral  8     'd0        
#   THR[0]             integral  8     'b1111     
#   IER                integral  8     'b100      
#   IIR                integral  8     'b0        
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b1011     
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b11011    
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 92730000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     'd2        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     'd0        
#   Wishbone Data_out  integral  8     'd0        
#   THR[0]             integral  8     'b1111     
#   IER                integral  8     'b100      
#   IIR                integral  8     'b11000001 
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b1011     
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b11011    
# ------------------------------------------------
# 
# The Value of IIR is 11000110
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 92830000: uvm_test_top.envh.agt_top.uart_agt[1].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1065      
#   Wishbone Addr      integral  3     5          
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     'd0        
#   Wishbone Data_out  integral  8     'd0        
#   THR[0]             integral  8     'b1111     
#   IER                integral  8     'b100      
#   IIR                integral  8     'b11000001 
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b1011     
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b11011    
# ------------------------------------------------
# 
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 93075000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     'd2        
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     'd0        
#   Wishbone Data_out  integral  8     'd0        
#   THR[0]             integral  8     'b111      
#   IER                integral  8     'b100      
#   IIR                integral  8     'b11000001 
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b11011    
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b110110   
# ------------------------------------------------
# 
# The Value of IIR is 11000110
# UVM_INFO ../wb_agt/uart_monitor.sv(90) @ 93125000: uvm_test_top.envh.agt_top.uart_agt[0].monh [MONITOR] Printing from monitor /n ------------------------------------------------
# Name                 Type      Size  Value      
# ------------------------------------------------
# xtn                  uart_xtn  -     @1071      
#   Wishbone Addr      integral  3     5          
#   Wishbone Data      integral  8     'b0xxxxxxxx
#   Wishbone Write     integral  1     'd0        
#   Wishbone Data_out  integral  8     'd0        
#   THR[0]             integral  8     'b111      
#   IER                integral  8     'b100      
#   IIR                integral  8     'b11000001 
#   FCR                integral  8     'b110      
#   LCR                integral  8     'b11011    
#   LSR                integral  8     'b0        
#   DLR_1              integral  8     'b0        
#   DLR_2              integral  8     'b110110   
# ------------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 93125000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# THE VALUES SENT BY UART1: '{7}
# 
# THE VALUES SENT BY UART2: '{15}
# 
# THE VALUES RECEIVED BY UART1: '{}
# 
# THE VALUES RECEIVED BY UART2 : '{}
# 
# LCR:1011
# IER:100
# IIR:11000001
# LSR:0
# NO PARITY ERROR
# UVM_INFO @ 93125000: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 TC3                         -     @476 
#   envh                       uart_env                    -     @497 
#     agt_top                  uart_agt_top                -     @505 
#       uart_agt[0]            uart_agt                    -     @629 
#         drvh                 uart_driver                 -     @774 
#           rsp_port           uvm_analysis_port           -     @789 
#           seq_item_port      uvm_seq_item_pull_port      -     @781 
#         monh                 uart_monitor                -     @650 
#           monitor_port       uvm_analysis_port           -     @657 
#         sqrh                 uart_sequencer              -     @665 
#           rsp_export         uvm_analysis_export         -     @672 
#           seq_item_export    uvm_seq_item_pull_imp       -     @766 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#       uart_agt[1]            uart_agt                    -     @640 
#         drvh                 uart_driver                 -     @930 
#           rsp_port           uvm_analysis_port           -     @945 
#           seq_item_port      uvm_seq_item_pull_port      -     @937 
#         monh                 uart_monitor                -     @806 
#           monitor_port       uvm_analysis_port           -     @813 
#         sqrh                 uart_sequencer              -     @821 
#           rsp_export         uvm_analysis_export         -     @828 
#           seq_item_export    uvm_seq_item_pull_imp       -     @922 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     sb                       uart_scoreboard             -     @621 
#       fifo_h[0]              uvm_tlm_analysis_fifo #(T)  -     @961 
#         analysis_export      uvm_analysis_imp            -     @1000
#         get_ap               uvm_analysis_port           -     @992 
#         get_peek_export      uvm_get_peek_imp            -     @976 
#         put_ap               uvm_analysis_port           -     @984 
#         put_export           uvm_put_imp                 -     @968 
#       fifo_h[1]              uvm_tlm_analysis_fifo #(T)  -     @1008
#         analysis_export      uvm_analysis_imp            -     @1047
#         get_ap               uvm_analysis_port           -     @1039
#         get_peek_export      uvm_get_peek_imp            -     @1023
#         put_ap               uvm_analysis_port           -     @1031
#         put_export           uvm_put_imp                 -     @1015
#     vsqrh                    virtual_sequencer           -     @512 
#       rsp_export             uvm_analysis_export         -     @519 
#       seq_item_export        uvm_seq_item_pull_imp       -     @613 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   25
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]    18
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [uart_agt]     2
# ** Note: $finish    : /home/cad/eda/Questa-sim/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 93125 ns  Iteration: 67  Instance: /top
# Saving coverage database on exit...
# End time: 13:41:48 on Apr 09,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 19
