s1(07May2018:22:22:52):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s2(07May2018:22:22:56):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s3(07May2018:22:26:01):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s4(07May2018:22:26:03):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s5(07May2018:22:27:02):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s6(07May2018:22:27:31):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s7(07May2018:22:29:11):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s8(07May2018:22:32:36):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s9(07May2018:22:34:14):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s10(07May2018:22:34:55):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s11(07May2018:22:35:54):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s12(07May2018:22:38:06):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s13(07May2018:22:38:21):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s14(07May2018:22:39:59):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s15(07May2018:22:40:56):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s16(07May2018:22:42:35):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s17(07May2018:22:42:53):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s18(07May2018:22:54:49):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s19(07May2018:22:56:18):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s20(07May2018:23:01:32):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s21(07May2018:23:02:55):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s22(07May2018:23:06:10):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s23(07May2018:23:36:01):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s24(07May2018:23:50:10):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s25(07May2018:23:58:34):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s26(08May2018:00:03:25):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s27(08May2018:00:03:42):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s28(08May2018:00:04:21):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s29(08May2018:00:57:16):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s30(08May2018:01:15:08):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s31(08May2018:01:16:27):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s32(08May2018:01:16:45):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s33(08May2018:12:30:44):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s34(08May2018:12:45:05):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s35(08May2018:12:50:19):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s36(08May2018:12:52:55):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s37(08May2018:12:58:14):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s38(08May2018:13:30:01):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s39(08May2018:13:30:28):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s40(08May2018:14:13:04):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s41(08May2018:14:13:54):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s42(08May2018:14:15:35):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s43(08May2018:14:20:46):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s44(08May2018:14:54:30):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s45(08May2018:15:07:12):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s46(08May2018:15:10:44):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s47(08May2018:15:11:33):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s48(08May2018:15:11:55):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s49(08May2018:15:20:39):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s50(08May2018:15:23:54):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s51(08May2018:15:24:14):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s52(08May2018:15:30:08):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s53(08May2018:15:33:06):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s54(08May2018:16:12:01):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s55(08May2018:17:29:19):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s56(08May2018:17:30:04):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s57(08May2018:17:30:54):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s58(08May2018:17:40:51):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s59(08May2018:20:17:39):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s60(09May2018:14:25:18):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s61(09May2018:15:16:45):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s62(09May2018:17:26:54):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s63(09May2018:23:24:08):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s64(09May2018:23:25:21):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s65(09May2018:23:25:24):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s66(09May2018:23:33:00):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s67(09May2018:23:46:01):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s68(09May2018:23:48:02):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s69(09May2018:23:48:53):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s70(09May2018:23:52:29):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s71(09May2018:23:53:46):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s72(09May2018:23:54:08):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s73(10May2018:00:58:10):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s74(10May2018:01:00:09):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s75(10May2018:01:00:11):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s76(10May2018:01:00:29):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s77(10May2018:01:01:16):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s78(10May2018:01:02:18):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s79(10May2018:01:02:49):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s80(10May2018:01:02:53):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s81(10May2018:01:03:19):  ncverilog +access+r DSDHW3_tb.v 2.v HSs18n_128x32.v 
s82(10May2018:01:04:47):  ncverilog +access+r DSDHW3_tb.v DSDHW3.v HSs18n_128x32.v 
s83(10May2018:01:07:17):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s84(10May2018:01:07:57):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s85(10May2018:01:08:36):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s86(10May2018:01:11:12):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s87(10May2018:01:11:36):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s88(10May2018:01:18:38):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s89(10May2018:01:20:30):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s90(10May2018:01:20:46):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s91(10May2018:01:21:03):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s92(10May2018:01:21:18):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s93(10May2018:01:21:30):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s94(10May2018:01:21:46):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s95(10May2018:01:22:01):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s96(10May2018:01:23:00):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s97(10May2018:01:23:15):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s98(10May2018:01:23:31):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s99(10May2018:01:23:50):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s100(10May2018:01:32:21):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s101(10May2018:01:32:43):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s102(10May2018:01:32:57):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s103(10May2018:01:33:14):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s104(10May2018:01:33:33):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s105(10May2018:01:33:46):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s106(10May2018:01:34:06):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s107(10May2018:01:34:31):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s108(10May2018:01:34:54):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s109(10May2018:01:35:08):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s110(10May2018:01:35:22):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s111(10May2018:01:35:38):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s112(10May2018:01:36:02):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s113(10May2018:01:36:24):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s114(10May2018:01:40:37):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s115(10May2018:01:43:18):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s116(10May2018:01:43:31):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s117(10May2018:01:43:47):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s118(10May2018:01:44:05):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s119(10May2018:01:44:19):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s120(10May2018:01:44:33):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s121(10May2018:01:44:46):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s122(10May2018:01:44:55):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s123(10May2018:01:45:06):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s124(10May2018:01:47:36):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s125(10May2018:01:49:15):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s126(10May2018:01:49:51):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s127(10May2018:01:50:09):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s128(10May2018:01:50:26):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s129(10May2018:01:50:42):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s130(10May2018:01:50:59):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s131(10May2018:01:51:11):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s132(10May2018:01:51:29):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s133(10May2018:01:51:52):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s134(10May2018:01:52:26):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s135(10May2018:01:52:45):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s136(10May2018:01:53:08):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s137(10May2018:01:53:23):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s138(10May2018:01:53:33):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s139(10May2018:01:53:56):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s140(10May2018:01:54:20):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s141(10May2018:01:54:56):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s142(10May2018:14:30:33):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s143(10May2018:14:36:25):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s144(10May2018:19:21:47):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s145(10May2018:19:22:15):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s146(10May2018:19:22:45):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s147(10May2018:19:25:12):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s148(10May2018:19:27:36):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s149(10May2018:19:29:38):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s150(10May2018:19:30:08):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
s151(10May2018:19:30:30):  ncverilog +access+r DSDHW3_tb_gate.v DSDHW3.vg HSs18n_128x32.v tsmc13.v 
