Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 02:34:45 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file l3_wrapper_timing_summary_routed.rpt -pb l3_wrapper_timing_summary_routed.pb -rpx l3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : l3_wrapper
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                 3756        
TIMING-18  Warning   Missing input or output delay             57          
XDCH-2     Warning   Same min and max delay values on IO port  112         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22620.246        0.000                      0                 3660        0.060        0.000                      0                 3660    11337.599        0.000                       0                  3207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk             22620.246        0.000                      0                 3660        0.060        0.000                      0                 3660    11337.599        0.000                       0                  3207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack    22620.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[0]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_153
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[10]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_143
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[11]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_142
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[12]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_141
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[13]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_140
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[14]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_139
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[15]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_138
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[16]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_137
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[17]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_136
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    

Slack (MET) :             22620.246ns  (required time - arrival time)
  Source:                 x_in_0[3]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1H2/accumulator_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        56.794ns  (logic 50.536ns (88.982%)  route 6.257ns (11.018%))
  Logic Levels:           40  (CARRY4=5 DSP48E1=32 IBUF=1 LUT2=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 22680.262 - 22676.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T17                                               0.000     2.000 r  x_in_0[3] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     2.787 r  x_in_0_IBUF[3]_inst/O
                         net (fo=4, routed)           3.224     6.012    H0H1/delay_line_reg[0][15]_0[3]
    SLICE_X19Y60         LUT2 (Prop_lut2_I0_O)        0.053     6.065 r  H0H1/delay_line[0][3]_i_2__0/O
                         net (fo=1, routed)           0.000     6.065    H0H1/delay_line[0][3]_i_2__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.298 r  H0H1/delay_line_reg[0][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.298    H0H1/delay_line_reg[0][3]_i_1__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.356 r  H0H1/delay_line_reg[0][7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.356    H0H1/delay_line_reg[0][7]_i_1__0_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.576 r  H0H1/delay_line_reg[0][11]_i_1__0/O[1]
                         net (fo=4, routed)           0.902     7.478    H0H1H2/A[9]
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  H0H1H2/delay_line[0][11]_i_4__1/O
                         net (fo=1, routed)           0.000     7.630    H0H1H2/delay_line[0][11]_i_4__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.954 r  H0H1H2/delay_line_reg[0][11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.954    H0H1H2/delay_line_reg[0][11]_i_1__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     8.141 r  H0H1H2/delay_line_reg[0][15]_i_1__1/O[3]
                         net (fo=16, routed)          2.032    10.173    H0H1H2/delay_line_reg[0][15]_i_1__1_n_4
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    13.683 r  H0H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    13.683    H0H1H2/accumulator0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    15.135 r  H0H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    15.135    H0H1H2/accumulator0__0_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.587 r  H0H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    16.636    H0H1H2/accumulator0__1_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    18.088 r  H0H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    18.088    H0H1H2/accumulator0__2_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.540 r  H0H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    19.540    H0H1H2/accumulator0__3_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.992 r  H0H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    20.992    H0H1H2/accumulator0__4_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    22.444 r  H0H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    22.444    H0H1H2/accumulator0__5_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.896 r  H0H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    23.896    H0H1H2/accumulator0__6_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    25.348 r  H0H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    25.348    H0H1H2/accumulator0__7_n_106
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.800 r  H0H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    26.800    H0H1H2/accumulator0__8_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    28.252 r  H0H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    28.252    H0H1H2/accumulator0__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.704 r  H0H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    29.704    H0H1H2/accumulator0__10_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    31.156 r  H0H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    31.156    H0H1H2/accumulator0__11_n_106
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.608 r  H0H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    32.608    H0H1H2/accumulator0__12_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    34.060 r  H0H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    34.060    H0H1H2/accumulator0__13_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.512 r  H0H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    35.512    H0H1H2/accumulator0__14_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.964 r  H0H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    36.964    H0H1H2/accumulator0__15_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    38.416 r  H0H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    38.416    H0H1H2/accumulator0__16_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.868 r  H0H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    39.868    H0H1H2/accumulator0__17_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    41.320 r  H0H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    41.320    H0H1H2/accumulator0__18_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.772 r  H0H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    42.772    H0H1H2/accumulator0__19_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    44.224 r  H0H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    44.224    H0H1H2/accumulator0__20_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.676 r  H0H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    45.726    H0H1H2/accumulator0__21_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    47.178 r  H0H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    47.178    H0H1H2/accumulator0__22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.630 r  H0H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    48.630    H0H1H2/accumulator0__23_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    50.082 r  H0H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    50.082    H0H1H2/accumulator0__24_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.534 r  H0H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    51.534    H0H1H2/accumulator0__25_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.986 r  H0H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    52.986    H0H1H2/accumulator0__26_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    54.438 r  H0H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    54.438    H0H1H2/accumulator0__27_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    55.890 r  H0H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    55.890    H0H1H2/accumulator0__28_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    57.342 r  H0H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    57.342    H0H1H2/accumulator0__29_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.452    58.794 r  H0H1H2/accumulator0__30/PCOUT[18]
                         net (fo=1, routed)           0.000    58.794    H0H1H2/accumulator0__30_n_135
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
    P23                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769 22676.770 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040 22678.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113 22678.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.340 22680.262    H0H1H2/clk_IBUF_BUFG
    DSP48_X2Y39          DSP48E1                                      r  H0H1H2/accumulator_reg/CLK
                         clock pessimism              0.000 22680.262    
                         clock uncertainty           -0.035 22680.227    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.187 22679.039    H0H1H2/accumulator_reg
  -------------------------------------------------------------------
                         required time                      22679.039    
                         arrival time                         -58.794    
  -------------------------------------------------------------------
                         slack                              22620.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 x_in_1[6]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.912ns (32.315%)  route 1.910ns (67.685%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R22                                               0.000     2.000 r  x_in_1[6] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[6]
    R22                  IBUF (Prop_ibuf_I_O)         0.763     2.763 r  x_in_1_IBUF[6]_inst/O
                         net (fo=5, routed)           1.910     4.673    H0H1/delay_line_reg[0][15]_1[6]
    SLICE_X19Y61         LUT2 (Prop_lut2_I1_O)        0.042     4.715 r  H0H1/delay_line[0][7]_i_3__0/O
                         net (fo=1, routed)           0.000     4.715    H0H1/delay_line[0][7]_i_3__0_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     4.822 r  H0H1/delay_line_reg[0][7]_i_1__0/O[2]
                         net (fo=4, routed)           0.000     4.822    H0H1/A[6]
    SLICE_X19Y61         FDCE                                         r  H0H1/delay_line_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.397     4.502    H0H1/clk_IBUF_BUFG
    SLICE_X19Y61         FDCE                                         r  H0H1/delay_line_reg[0][6]/C
                         clock pessimism              0.000     4.502    
                         clock uncertainty            0.035     4.537    
    SLICE_X19Y61         FDCE (Hold_fdce_C_D)         0.225     4.762    H0H1/delay_line_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -4.762    
                         arrival time                           4.822    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 H1/delay_line_reg[15][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_line_reg[16][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.834%)  route 0.118ns (54.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.618     1.616    H1/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  H1/delay_line_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.100     1.716 r  H1/delay_line_reg[15][2]/Q
                         net (fo=2, routed)           0.118     1.834    H1/delay_line_reg_n_0_[15][2]
    SLICE_X11Y148        FDCE                                         r  H1/delay_line_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.743     2.058    H1/clk_IBUF_BUFG
    SLICE_X11Y148        FDCE                                         r  H1/delay_line_reg[16][2]/C
                         clock pessimism             -0.325     1.733    
    SLICE_X11Y148        FDCE (Hold_fdce_C_D)         0.040     1.773    H1/delay_line_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 H0H1/delay_line_reg[6][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[7][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (36.004%)  route 0.210ns (63.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.536     1.534    H0H1/clk_IBUF_BUFG
    SLICE_X20Y101        FDCE                                         r  H0H1/delay_line_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDCE (Prop_fdce_C_Q)         0.118     1.652 r  H0H1/delay_line_reg[6][8]/Q
                         net (fo=2, routed)           0.210     1.862    H0H1/delay_line_reg_n_0_[6][8]
    SLICE_X20Y97         FDCE                                         r  H0H1/delay_line_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.750     2.065    H0H1/clk_IBUF_BUFG
    SLICE_X20Y97         FDCE                                         r  H0H1/delay_line_reg[7][8]/C
                         clock pessimism             -0.317     1.748    
    SLICE_X20Y97         FDCE (Hold_fdce_C_D)         0.037     1.785    H0H1/delay_line_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 H0H1/delay_line_reg[6][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[7][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.659%)  route 0.237ns (70.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.536     1.534    H0H1/clk_IBUF_BUFG
    SLICE_X19Y103        FDCE                                         r  H0H1/delay_line_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDCE (Prop_fdce_C_Q)         0.100     1.634 r  H0H1/delay_line_reg[6][12]/Q
                         net (fo=2, routed)           0.237     1.871    H0H1/delay_line_reg_n_0_[6][12]
    SLICE_X19Y98         FDCE                                         r  H0H1/delay_line_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.751     2.066    H0H1/clk_IBUF_BUFG
    SLICE_X19Y98         FDCE                                         r  H0H1/delay_line_reg[7][12]/C
                         clock pessimism             -0.317     1.749    
    SLICE_X19Y98         FDCE (Hold_fdce_C_D)         0.038     1.787    H0H1/delay_line_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 H0H1/delay_line_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.659%)  route 0.237ns (70.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.537     1.535    H0H1/clk_IBUF_BUFG
    SLICE_X19Y101        FDCE                                         r  H0H1/delay_line_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y101        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  H0H1/delay_line_reg[6][5]/Q
                         net (fo=2, routed)           0.237     1.872    H0H1/delay_line_reg_n_0_[6][5]
    SLICE_X19Y96         FDCE                                         r  H0H1/delay_line_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.750     2.065    H0H1/clk_IBUF_BUFG
    SLICE_X19Y96         FDCE                                         r  H0H1/delay_line_reg[7][5]/C
                         clock pessimism             -0.317     1.748    
    SLICE_X19Y96         FDCE (Hold_fdce_C_D)         0.040     1.788    H0H1/delay_line_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 H0H1/delay_line_reg[5][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[6][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.704%)  route 0.237ns (70.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.537     1.535    H0H1/clk_IBUF_BUFG
    SLICE_X19Y102        FDCE                                         r  H0H1/delay_line_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  H0H1/delay_line_reg[5][10]/Q
                         net (fo=2, routed)           0.237     1.872    H0H1/delay_line_reg_n_0_[5][10]
    SLICE_X18Y98         FDCE                                         r  H0H1/delay_line_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.751     2.066    H0H1/clk_IBUF_BUFG
    SLICE_X18Y98         FDCE                                         r  H0H1/delay_line_reg[6][10]/C
                         clock pessimism             -0.317     1.749    
    SLICE_X18Y98         FDCE (Hold_fdce_C_D)         0.037     1.786    H0H1/delay_line_reg[6][10]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 H0H1/delay_line_reg[5][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[6][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.485%)  route 0.224ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.536     1.534    H0H1/clk_IBUF_BUFG
    SLICE_X20Y101        FDCE                                         r  H0H1/delay_line_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDCE (Prop_fdce_C_Q)         0.118     1.652 r  H0H1/delay_line_reg[5][6]/Q
                         net (fo=2, routed)           0.224     1.876    H0H1/delay_line_reg_n_0_[5][6]
    SLICE_X21Y98         FDCE                                         r  H0H1/delay_line_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.750     2.065    H0H1/clk_IBUF_BUFG
    SLICE_X21Y98         FDCE                                         r  H0H1/delay_line_reg[6][6]/C
                         clock pessimism             -0.317     1.748    
    SLICE_X21Y98         FDCE (Hold_fdce_C_D)         0.040     1.788    H0H1/delay_line_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 x_in_0[15]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.902ns (31.665%)  route 1.947ns (68.335%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T23                                               0.000     2.000 r  x_in_0[15] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[15]
    T23                  IBUF (Prop_ibuf_I_O)         0.753     2.753 r  x_in_0_IBUF[15]_inst/O
                         net (fo=17, routed)          1.947     4.700    H0H1/delay_line_reg[0][15]_0[15]
    SLICE_X19Y63         LUT2 (Prop_lut2_I0_O)        0.042     4.742 r  H0H1/delay_line[0][15]_i_2__0/O
                         net (fo=1, routed)           0.000     4.742    H0H1/delay_line[0][15]_i_2__0_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     4.849 r  H0H1/delay_line_reg[0][15]_i_1__0/O[3]
                         net (fo=17, routed)          0.000     4.849    H0H1/A[15]
    SLICE_X19Y63         FDCE                                         r  H0H1/delay_line_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.395     4.500    H0H1/clk_IBUF_BUFG
    SLICE_X19Y63         FDCE                                         r  H0H1/delay_line_reg[0][15]/C
                         clock pessimism              0.000     4.500    
                         clock uncertainty            0.035     4.535    
    SLICE_X19Y63         FDCE (Hold_fdce_C_D)         0.225     4.760    H0H1/delay_line_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -4.760    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 x_in_1[2]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.895ns (31.331%)  route 1.963ns (68.669%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T20                                               0.000     2.000 r  x_in_1[2] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[2]
    T20                  IBUF (Prop_ibuf_I_O)         0.746     2.746 r  x_in_1_IBUF[2]_inst/O
                         net (fo=5, routed)           1.963     4.709    H0H1/delay_line_reg[0][15]_1[2]
    SLICE_X19Y60         LUT2 (Prop_lut2_I1_O)        0.042     4.751 r  H0H1/delay_line[0][3]_i_3__0/O
                         net (fo=1, routed)           0.000     4.751    H0H1/delay_line[0][3]_i_3__0_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     4.858 r  H0H1/delay_line_reg[0][3]_i_1__0/O[2]
                         net (fo=4, routed)           0.000     4.858    H0H1/A[2]
    SLICE_X19Y60         FDCE                                         r  H0H1/delay_line_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.398     4.503    H0H1/clk_IBUF_BUFG
    SLICE_X19Y60         FDCE                                         r  H0H1/delay_line_reg[0][2]/C
                         clock pessimism              0.000     4.503    
                         clock uncertainty            0.035     4.538    
    SLICE_X19Y60         FDCE (Hold_fdce_C_D)         0.225     4.763    H0H1/delay_line_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -4.763    
                         arrival time                           4.858    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 H0H1/delay_line_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_line_reg[7][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.314%)  route 0.241ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.537     1.535    H0H1/clk_IBUF_BUFG
    SLICE_X19Y100        FDCE                                         r  H0H1/delay_line_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  H0H1/delay_line_reg[6][3]/Q
                         net (fo=2, routed)           0.241     1.876    H0H1/delay_line_reg_n_0_[6][3]
    SLICE_X19Y95         FDCE                                         r  H0H1/delay_line_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.750     2.065    H0H1/clk_IBUF_BUFG
    SLICE_X19Y95         FDCE                                         r  H0H1/delay_line_reg[7][3]/C
                         clock pessimism             -0.317     1.748    
    SLICE_X19Y95         FDCE (Hold_fdce_C_D)         0.032     1.780    H0H1/delay_line_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y33    H0/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y45    H0H1/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X2Y39    H0H1H2/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y75    H1/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y79    H1H2/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X2Y79    H2/accumulator_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.600         22676.000   22674.400  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X11Y55   H0/delay_line_reg[12][15]/C
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X11Y41   H0/delay_line_reg[17][4]/C
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X11Y41   H0/delay_line_reg[17][5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X11Y37   H0/delay_line_reg[19][9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X11Y55   H0/delay_line_reg[12][15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X11Y13   H0/delay_line_reg[29][15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X18Y61   H0H1/delay_line_reg[22][5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X18Y61   H0H1/delay_line_reg[22][6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X19Y107  H0H1/delay_line_reg[2][9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X19Y95   H0H1/delay_line_reg[8][3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X11Y55   H0/delay_line_reg[12][15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X11Y41   H0/delay_line_reg[17][4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X11Y41   H0/delay_line_reg[17][4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y137   h1h2_h2_delay_block_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X4Y137   h1h2_h2_delay_block_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y139   h1h2_h2_delay_block_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y139   h1h2_h2_delay_block_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y139   h1h2_h2_delay_block_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y139   h1h2_h2_delay_block_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y140   h1h2_h2_delay_block_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y140   h1h2_h2_delay_block_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y140   h1h2_h2_delay_block_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y140   h1h2_h2_delay_block_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.615ns  (logic 4.777ns (37.871%)  route 7.838ns (62.129%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.272 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.272    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.330 r  H1/y_out_2_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    H1/y_out_2_OBUF[35]_inst_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.543 r  H1/y_out_2_OBUF[39]_inst_i_1/O[1]
                         net (fo=1, routed)           2.252    14.795    y_out_2_OBUF[37]
    H11                  OBUF (Prop_obuf_I_O)         2.566    17.361 r  y_out_2_OBUF[37]_inst/O
                         net (fo=0)                   0.000    17.361    y_out_2[37]
    H11                                                               r  y_out_2[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 4.743ns (37.759%)  route 7.818ns (62.241%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.272 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.272    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.330 r  H1/y_out_2_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    H1/y_out_2_OBUF[35]_inst_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.469 r  H1/y_out_2_OBUF[39]_inst_i_1/O[0]
                         net (fo=1, routed)           2.232    14.701    y_out_2_OBUF[36]
    F9                   OBUF (Prop_obuf_I_O)         2.606    17.307 r  y_out_2_OBUF[36]_inst/O
                         net (fo=0)                   0.000    17.307    y_out_2[36]
    F9                                                                r  y_out_2[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.501ns  (logic 4.709ns (37.669%)  route 7.792ns (62.331%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.272 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.272    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.451 r  H1/y_out_2_OBUF[35]_inst_i_1/O[3]
                         net (fo=1, routed)           2.206    14.658    y_out_2_OBUF[35]
    F8                   OBUF (Prop_obuf_I_O)         2.590    17.248 r  y_out_2_OBUF[35]_inst/O
                         net (fo=0)                   0.000    17.248    y_out_2[35]
    F8                                                                r  y_out_2[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.483ns  (logic 4.692ns (37.586%)  route 7.791ns (62.414%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.272 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.272    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.330 r  H1/y_out_2_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    H1/y_out_2_OBUF[35]_inst_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.509 r  H1/y_out_2_OBUF[39]_inst_i_1/O[3]
                         net (fo=1, routed)           2.205    14.714    y_out_2_OBUF[39]
    G14                  OBUF (Prop_obuf_I_O)         2.515    17.229 r  y_out_2_OBUF[39]_inst/O
                         net (fo=0)                   0.000    17.229    y_out_2[39]
    G14                                                               r  y_out_2[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.335ns  (logic 4.698ns (38.091%)  route 7.636ns (61.909%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.427 r  H1/y_out_2_OBUF[31]_inst_i_1/O[1]
                         net (fo=1, routed)           2.050    14.478    y_out_2_OBUF[29]
    B9                   OBUF (Prop_obuf_I_O)         2.603    17.081 r  y_out_2_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.081    y_out_2[29]
    B9                                                                r  y_out_2[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.326ns  (logic 4.687ns (38.022%)  route 7.640ns (61.978%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.272 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.272    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.411 r  H1/y_out_2_OBUF[35]_inst_i_1/O[0]
                         net (fo=1, routed)           2.054    14.465    y_out_2_OBUF[32]
    A9                   OBUF (Prop_obuf_I_O)         2.608    17.073 r  y_out_2_OBUF[32]_inst/O
                         net (fo=0)                   0.000    17.073    y_out_2[32]
    A9                                                                r  y_out_2[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.286ns  (logic 4.653ns (37.875%)  route 7.633ns (62.125%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.393 r  H1/y_out_2_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, routed)           2.047    14.440    y_out_2_OBUF[31]
    A8                   OBUF (Prop_obuf_I_O)         2.592    17.032 r  y_out_2_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.032    y_out_2[31]
    A8                                                                r  y_out_2[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.260ns  (logic 4.753ns (38.773%)  route 7.506ns (61.227%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.272 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.272    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.485 r  H1/y_out_2_OBUF[35]_inst_i_1/O[1]
                         net (fo=1, routed)           1.921    14.406    y_out_2_OBUF[33]
    D8                   OBUF (Prop_obuf_I_O)         2.600    17.006 r  y_out_2_OBUF[33]_inst/O
                         net (fo=0)                   0.000    17.006    y_out_2[33]
    D8                                                                r  y_out_2[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.259ns  (logic 4.597ns (37.496%)  route 7.662ns (62.504%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.353 r  H1/y_out_2_OBUF[31]_inst_i_1/O[0]
                         net (fo=1, routed)           2.077    14.430    y_out_2_OBUF[28]
    G11                  OBUF (Prop_obuf_I_O)         2.576    17.005 r  y_out_2_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.005    y_out_2[28]
    G11                                                               r  y_out_2[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.248ns  (logic 4.691ns (38.300%)  route 7.557ns (61.700%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.641     4.746    H1/clk_IBUF_BUFG
    DSP48_X0Y75          DSP48E1                                      r  H1/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y75          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.129 r  H1/accumulator_reg/P[24]
                         net (fo=5, routed)           2.827     7.957    H0H1/y_out_2_OBUF[19]_inst_i_9_0[1]
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.053     8.010 r  H0H1/y_out_2_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     8.010    H0H1/y_out_2_OBUF[7]_inst_i_28_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.334 r  H0H1/y_out_2_OBUF[7]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.334    H0H1/y_out_2_OBUF[7]_inst_i_17_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.392 r  H0H1/y_out_2_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.392    H0H1/y_out_2_OBUF[11]_inst_i_23_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.605 f  H0H1/y_out_2_OBUF[19]_inst_i_16/O[1]
                         net (fo=3, routed)           1.460    10.064    H1/y_out_10[9]
    SLICE_X4Y145         LUT3 (Prop_lut3_I1_O)        0.163    10.227 r  H1/y_out_2_OBUF[15]_inst_i_16/O
                         net (fo=4, routed)           0.723    10.951    H1H2/y_out_2_OBUF[15]_inst_i_1_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.170    11.121 r  H1H2/y_out_2_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.575    11.695    H1H2/y_out_2_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.053    11.748 r  H1H2/y_out_2_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000    11.748    H1H2/y_out_2_OBUF[11]_inst_i_6_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.981 r  H1H2/y_out_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    H1H2/y_out_2_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.039 r  H1H2/y_out_2_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.039    H1H2/y_out_2_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.097 r  H1H2/y_out_2_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.097    H1/CO[0]
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.155 r  H1/y_out_2_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.155    H1/y_out_2_OBUF[23]_inst_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.213 r  H1/y_out_2_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.214    H1/y_out_2_OBUF[27]_inst_i_1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.272 r  H1/y_out_2_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.272    H1/y_out_2_OBUF[31]_inst_i_1_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.330 r  H1/y_out_2_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    H1/y_out_2_OBUF[35]_inst_i_1_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    12.466 r  H1/y_out_2_OBUF[39]_inst_i_1/O[2]
                         net (fo=1, routed)           1.971    14.437    y_out_2_OBUF[38]
    H12                  OBUF (Prop_obuf_I_O)         2.557    16.994 r  y_out_2_OBUF[38]_inst/O
                         net (fo=0)                   0.000    16.994    y_out_2[38]
    H12                                                               r  y_out_2[38] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.476ns (54.145%)  route 1.250ns (45.855%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.720 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.399     3.119    y_out_2_OBUF[0]
    J14                  OBUF (Prop_obuf_I_O)         1.286     4.405 r  y_out_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.405    y_out_2[0]
    J14                                                               r  y_out_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.585ns (54.351%)  route 1.332ns (45.649%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.747 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.480     3.227    y_out_2_OBUF[1]
    A12                  OBUF (Prop_obuf_I_O)         1.368     4.595 r  y_out_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.595    y_out_2[1]
    A12                                                               r  y_out_2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.615ns (55.020%)  route 1.320ns (44.980%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     2.782 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.469     3.251    y_out_2_OBUF[2]
    A13                  OBUF (Prop_obuf_I_O)         1.363     4.614 r  y_out_2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.614    y_out_2[2]
    A13                                                               r  y_out_2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.671ns (55.944%)  route 1.316ns (44.056%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.779 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.779    H1H2/CO[0]
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.804 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.804    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.845 r  H1H2/y_out_2_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, routed)           0.465     3.309    y_out_2_OBUF[8]
    B14                  OBUF (Prop_obuf_I_O)         1.356     4.665 r  y_out_2_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.665    y_out_2[8]
    B14                                                               r  y_out_2[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.999ns  (logic 1.627ns (54.241%)  route 1.373ns (45.759%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.130     2.795 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.521     3.316    y_out_2_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.362     4.678 r  y_out_2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.678    y_out_2[3]
    A15                                                               r  y_out_2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.675ns (55.512%)  route 1.342ns (44.488%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.779 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.779    H1H2/CO[0]
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.804 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.804    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.857 r  H1H2/y_out_2_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           0.491     3.348    y_out_2_OBUF[10]
    B12                  OBUF (Prop_obuf_I_O)         1.348     4.696 r  y_out_2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.696    y_out_2[10]
    B12                                                               r  y_out_2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.019ns  (logic 1.647ns (54.554%)  route 1.372ns (45.446%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.779 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.779    H1H2/CO[0]
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.820 r  H1H2/y_out_2_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.521     3.340    y_out_2_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         1.357     4.697 r  y_out_2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.697    y_out_2[4]
    B15                                                               r  y_out_2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.554ns (51.319%)  route 1.475ns (48.681%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[37])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[37]
                         net (fo=5, routed)           0.796     2.581    H1H2/accumulator_reg_0[14]
    SLICE_X0Y147         LUT3 (Prop_lut3_I0_O)        0.028     2.609 r  H1H2/y_out_2_OBUF[19]_inst_i_14/O
                         net (fo=3, routed)           0.137     2.746    H1H2/y_out_2_OBUF[19]_inst_i_14_n_0
    SLICE_X1Y146         LUT6 (Prop_lut6_I4_O)        0.028     2.774 r  H1H2/y_out_2_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.774    H1H2/y_out_2_OBUF[15]_inst_i_6_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.823 r  H1H2/y_out_2_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           0.542     3.365    y_out_2_OBUF[15]
    D13                  OBUF (Prop_obuf_I_O)         1.342     4.707 r  y_out_2_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.707    y_out_2[15]
    D13                                                               r  y_out_2[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.676ns (55.243%)  route 1.358ns (44.757%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.779 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.779    H1H2/CO[0]
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.066     2.845 r  H1H2/y_out_2_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           0.507     3.351    y_out_2_OBUF[7]
    A14                  OBUF (Prop_obuf_I_O)         1.361     4.713 r  y_out_2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.713    y_out_2[7]
    A14                                                               r  y_out_2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1H2/accumulator_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_2[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.048ns  (logic 1.686ns (55.317%)  route 1.362ns (44.683%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.680     1.678    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.107     1.785 r  H1H2/accumulator_reg/P[23]
                         net (fo=6, routed)           0.851     2.637    H1/y_out_2_OBUF[19]_inst_i_7[0]
    SLICE_X1Y143         LUT4 (Prop_lut4_I2_O)        0.028     2.665 r  H1/y_out_2_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.665    H0H1H2/S[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.779 r  H0H1H2/y_out_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.779    H1H2/CO[0]
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.804 r  H1H2/y_out_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.804    H1H2/y_out_2_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     2.866 r  H1H2/y_out_2_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           0.510     3.376    y_out_2_OBUF[9]
    B11                  OBUF (Prop_obuf_I_O)         1.350     4.726 r  y_out_2_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.726    y_out_2[9]
    B11                                                               r  y_out_2[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3398 Endpoints
Min Delay          3398 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[0]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_153
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[10]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_143
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[11]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_142
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[12]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_141
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[13]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_140
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[14]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_139
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[15]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_138
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[16]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_137
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[17]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_136
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK

Slack:                    inf
  Source:                 x_in_2[6]
                            (input port)
  Destination:            H1H2/accumulator_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        55.430ns  (logic 49.908ns (90.037%)  route 5.522ns (9.963%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=32 IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  x_in_2[6] (IN)
                         net (fo=0)                   0.000     0.000    x_in_2[6]
    M26                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  x_in_2_IBUF[6]_inst/O
                         net (fo=4, routed)           4.540     5.404    H1H2/accumulator0_1[6]
    SLICE_X20Y120        LUT2 (Prop_lut2_I1_O)        0.053     5.457 r  H1H2/delay_line[0][7]_i_3/O
                         net (fo=1, routed)           0.000     5.457    H1H2/delay_line[0][7]_i_3_n_0
    SLICE_X20Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     5.676 r  H1H2/delay_line_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.676    H1H2/delay_line_reg[0][7]_i_1_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.736 r  H1H2/delay_line_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    H1H2/delay_line_reg[0][11]_i_1_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.925 r  H1H2/delay_line_reg[0][15]_i_1/O[3]
                         net (fo=16, routed)          0.883     6.809    H1H2/delay_line_reg[0][15]_i_1_n_4
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      3.510    10.319 r  H1H2/accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.000    10.319    H1H2/accumulator0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    11.771 r  H1H2/accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.000    11.771    H1H2/accumulator0__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.223 r  H1H2/accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.050    13.272    H1H2/accumulator0__1_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.724 r  H1H2/accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.000    14.724    H1H2/accumulator0__2_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    16.176 r  H1H2/accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.000    16.176    H1H2/accumulator0__3_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    17.628 r  H1H2/accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.000    17.628    H1H2/accumulator0__4_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    19.080 r  H1H2/accumulator0__5/PCOUT[47]
                         net (fo=1, routed)           0.000    19.080    H1H2/accumulator0__5_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    20.532 r  H1H2/accumulator0__6/PCOUT[47]
                         net (fo=1, routed)           0.000    20.532    H1H2/accumulator0__6_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    21.984 r  H1H2/accumulator0__7/PCOUT[47]
                         net (fo=1, routed)           0.000    21.984    H1H2/accumulator0__7_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    23.436 r  H1H2/accumulator0__8/PCOUT[47]
                         net (fo=1, routed)           0.000    23.436    H1H2/accumulator0__8_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    24.888 r  H1H2/accumulator0__9/PCOUT[47]
                         net (fo=1, routed)           0.000    24.888    H1H2/accumulator0__9_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    26.340 r  H1H2/accumulator0__10/PCOUT[47]
                         net (fo=1, routed)           0.000    26.340    H1H2/accumulator0__10_n_106
    DSP48_X1Y59          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    27.792 r  H1H2/accumulator0__11/PCOUT[47]
                         net (fo=1, routed)           0.000    27.792    H1H2/accumulator0__11_n_106
    DSP48_X1Y60          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    29.244 r  H1H2/accumulator0__12/PCOUT[47]
                         net (fo=1, routed)           0.000    29.244    H1H2/accumulator0__12_n_106
    DSP48_X1Y61          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    30.696 r  H1H2/accumulator0__13/PCOUT[47]
                         net (fo=1, routed)           0.000    30.696    H1H2/accumulator0__13_n_106
    DSP48_X1Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    32.148 r  H1H2/accumulator0__14/PCOUT[47]
                         net (fo=1, routed)           0.000    32.148    H1H2/accumulator0__14_n_106
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    33.600 r  H1H2/accumulator0__15/PCOUT[47]
                         net (fo=1, routed)           0.000    33.600    H1H2/accumulator0__15_n_106
    DSP48_X1Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    35.052 r  H1H2/accumulator0__16/PCOUT[47]
                         net (fo=1, routed)           0.000    35.052    H1H2/accumulator0__16_n_106
    DSP48_X1Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    36.504 r  H1H2/accumulator0__17/PCOUT[47]
                         net (fo=1, routed)           0.000    36.504    H1H2/accumulator0__17_n_106
    DSP48_X1Y66          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    37.956 r  H1H2/accumulator0__18/PCOUT[47]
                         net (fo=1, routed)           0.000    37.956    H1H2/accumulator0__18_n_106
    DSP48_X1Y67          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    39.408 r  H1H2/accumulator0__19/PCOUT[47]
                         net (fo=1, routed)           0.000    39.408    H1H2/accumulator0__19_n_106
    DSP48_X1Y68          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    40.860 r  H1H2/accumulator0__20/PCOUT[47]
                         net (fo=1, routed)           0.000    40.860    H1H2/accumulator0__20_n_106
    DSP48_X1Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    42.312 r  H1H2/accumulator0__21/PCOUT[47]
                         net (fo=1, routed)           0.050    42.362    H1H2/accumulator0__21_n_106
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    43.814 r  H1H2/accumulator0__22/PCOUT[47]
                         net (fo=1, routed)           0.000    43.814    H1H2/accumulator0__22_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    45.266 r  H1H2/accumulator0__23/PCOUT[47]
                         net (fo=1, routed)           0.000    45.266    H1H2/accumulator0__23_n_106
    DSP48_X1Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    46.718 r  H1H2/accumulator0__24/PCOUT[47]
                         net (fo=1, routed)           0.000    46.718    H1H2/accumulator0__24_n_106
    DSP48_X1Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    48.170 r  H1H2/accumulator0__25/PCOUT[47]
                         net (fo=1, routed)           0.000    48.170    H1H2/accumulator0__25_n_106
    DSP48_X1Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    49.622 r  H1H2/accumulator0__26/PCOUT[47]
                         net (fo=1, routed)           0.000    49.622    H1H2/accumulator0__26_n_106
    DSP48_X1Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    51.074 r  H1H2/accumulator0__27/PCOUT[47]
                         net (fo=1, routed)           0.000    51.074    H1H2/accumulator0__27_n_106
    DSP48_X1Y76          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    52.526 r  H1H2/accumulator0__28/PCOUT[47]
                         net (fo=1, routed)           0.000    52.526    H1H2/accumulator0__28_n_106
    DSP48_X1Y77          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    53.978 r  H1H2/accumulator0__29/PCOUT[47]
                         net (fo=1, routed)           0.000    53.978    H1H2/accumulator0__29_n_106
    DSP48_X1Y78          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.452    55.430 r  H1H2/accumulator0__30/PCOUT[18]
                         net (fo=1, routed)           0.000    55.430    H1H2/accumulator0__30_n_135
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.473     4.395    H1H2/clk_IBUF_BUFG
    DSP48_X1Y79          DSP48E1                                      r  H1H2/accumulator_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[14][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.054ns (9.490%)  route 0.516ns (90.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.516     0.570    H0/rst_IBUF
    SLICE_X10Y49         FDCE                                         f  H0/delay_line_reg[14][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  H0/delay_line_reg[14][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[14][13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.054ns (9.490%)  route 0.516ns (90.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.516     0.570    H0/rst_IBUF
    SLICE_X11Y49         FDCE                                         f  H0/delay_line_reg[14][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  H0/delay_line_reg[14][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[14][14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.054ns (9.490%)  route 0.516ns (90.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.516     0.570    H0/rst_IBUF
    SLICE_X11Y49         FDCE                                         f  H0/delay_line_reg[14][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  H0/delay_line_reg[14][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[14][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.054ns (9.490%)  route 0.516ns (90.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.516     0.570    H0/rst_IBUF
    SLICE_X11Y49         FDCE                                         f  H0/delay_line_reg[14][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  H0/delay_line_reg[14][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[14][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.054ns (9.490%)  route 0.516ns (90.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.516     0.570    H0/rst_IBUF
    SLICE_X11Y49         FDCE                                         f  H0/delay_line_reg[14][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  H0/delay_line_reg[14][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[14][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.054ns (8.708%)  route 0.567ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.567     0.621    H0/rst_IBUF
    SLICE_X10Y48         FDCE                                         f  H0/delay_line_reg[14][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  H0/delay_line_reg[14][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[15][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.054ns (8.708%)  route 0.567ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.567     0.621    H0/rst_IBUF
    SLICE_X11Y48         FDCE                                         f  H0/delay_line_reg[15][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  H0/delay_line_reg[15][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[15][13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.054ns (8.708%)  route 0.567ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.567     0.621    H0/rst_IBUF
    SLICE_X11Y48         FDCE                                         f  H0/delay_line_reg[15][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  H0/delay_line_reg[15][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[15][14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.054ns (8.708%)  route 0.567ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.567     0.621    H0/rst_IBUF
    SLICE_X11Y48         FDCE                                         f  H0/delay_line_reg[15][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  H0/delay_line_reg[15][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_line_reg[15][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.054ns (8.708%)  route 0.567ns (91.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N16                  IBUF (Prop_ibuf_I_O)         0.054     0.054 f  rst_IBUF_inst/O
                         net (fo=3206, routed)        0.567     0.621    H0/rst_IBUF
    SLICE_X11Y48         FDCE                                         f  H0/delay_line_reg[15][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.824     2.139    H0/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  H0/delay_line_reg[15][15]/C





