// Seed: 642230925
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    output wand id_2,
    input  wand id_3
);
  wire  id_5 = -1'b0;
  tri   module_0 = (id_0 == id_3) ? -1 : ~id_5 == id_3;
  uwire id_6 = -1'h0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_19 = 32'd14,
    parameter id_30 = 32'd71,
    parameter id_34 = 32'd71,
    parameter id_39 = 32'd18,
    parameter id_6  = 32'd96
) (
    input wire id_0,
    input wire id_1,
    input uwire id_2,
    output tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output wand _id_6,
    input uwire id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    input tri1 id_14,
    output supply0 id_15,
    output uwire id_16,
    input uwire id_17,
    input supply1 id_18,
    output tri _id_19,
    output supply1 id_20,
    input wand id_21,
    input wire id_22,
    input supply1 id_23,
    output supply1 id_24,
    output tri1 id_25,
    input supply1 id_26,
    input wor id_27,
    output tri1 id_28,
    input tri1 id_29,
    output wand _id_30,
    input tri id_31,
    input wand id_32,
    output wand id_33,
    input uwire _id_34,
    input wand id_35
);
  logic [id_19  ==  id_30 : ""] id_37;
  ;
  localparam id_38 = 1;
  parameter id_39 = id_38;
  assign id_24 = 1;
  wire id_40 = id_27;
  logic [id_34 : id_39] id_41;
  logic [-1 : id_6] id_42 = 1;
  wire id_43;
  ;
  logic id_44;
  ;
  module_0 modCall_1 (
      id_8,
      id_15,
      id_28,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
