See https://github.com/alexforencich/verilog-pcie/issues/4
