{
  "module_name": "Kconfig",
  "hash_id": "67eed6aca956e4001b051bc6f4ddd275c410c69753d7358dbd339a9d78568fb5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/dwc3/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\n\nconfig USB_DWC3\n\ttristate \"DesignWare USB3 DRD Core Support\"\n\tdepends on (USB || USB_GADGET) && HAS_DMA\n\tdepends on (EXTCON || EXTCON=n)\n\tselect USB_XHCI_PLATFORM if USB_XHCI_HCD\n\tselect USB_ROLE_SWITCH if USB_DWC3_DUAL_ROLE\n\thelp\n\t  Say Y or M here if your system has a Dual Role SuperSpeed\n\t  USB controller based on the DesignWare USB3 IP Core.\n\n\t  If you choose to build this driver as a dynamically linked\n\t  module, the module will be called dwc3.ko.\n\nif USB_DWC3\n\nconfig USB_DWC3_ULPI\n\tbool \"Register ULPI PHY Interface\"\n\tdepends on USB_ULPI_BUS=y || USB_ULPI_BUS=USB_DWC3\n\thelp\n\t  Select this if you have ULPI type PHY attached to your DWC3\n\t  controller.\n\nchoice\n\tbool \"DWC3 Mode Selection\"\n\tdefault USB_DWC3_DUAL_ROLE if (USB && USB_GADGET)\n\tdefault USB_DWC3_HOST if (USB && !USB_GADGET)\n\tdefault USB_DWC3_GADGET if (!USB && USB_GADGET)\n\nconfig USB_DWC3_HOST\n\tbool \"Host only mode\"\n\tdepends on USB=y || USB=USB_DWC3\n\thelp\n\t  Select this when you want to use DWC3 in host mode only,\n\t  thereby the gadget feature will be regressed.\n\nconfig USB_DWC3_GADGET\n\tbool \"Gadget only mode\"\n\tdepends on USB_GADGET=y || USB_GADGET=USB_DWC3\n\thelp\n\t  Select this when you want to use DWC3 in gadget mode only,\n\t  thereby the host feature will be regressed.\n\nconfig USB_DWC3_DUAL_ROLE\n\tbool \"Dual Role mode\"\n\tdepends on ((USB=y || USB=USB_DWC3) && (USB_GADGET=y || USB_GADGET=USB_DWC3))\n\thelp\n\t  This is the default mode of working of DWC3 controller where\n\t  both host and gadget features are enabled.\n\nendchoice\n\ncomment \"Platform Glue Driver Support\"\n\nconfig USB_DWC3_OMAP\n\ttristate \"Texas Instruments OMAP5 and similar Platforms\"\n\tdepends on ARCH_OMAP2PLUS || COMPILE_TEST\n\tdepends on EXTCON || !EXTCON\n\tdepends on OF\n\tdefault USB_DWC3\n\thelp\n\t  Some platforms from Texas Instruments like OMAP5, DRA7xxx and\n\t  AM437x use this IP for USB2/3 functionality.\n\n\t  Say 'Y' or 'M' here if you have one such device\n\nconfig USB_DWC3_EXYNOS\n\ttristate \"Samsung Exynos SoC Platform\"\n\tdepends on (ARCH_EXYNOS || COMPILE_TEST) && OF\n\tdefault USB_DWC3\n\thelp\n\t  Recent Samsung Exynos SoCs (Exynos5250, Exynos5410, Exynos542x,\n\t  Exynos5800, Exynos5433, Exynos7) ship with one DesignWare Core USB3\n\t  IP inside, say 'Y' or 'M' if you have one such device.\n\nconfig USB_DWC3_PCI\n\ttristate \"PCIe-based Platforms\"\n\tdepends on USB_PCI && ACPI\n\tdefault USB_DWC3\n\thelp\n\t  If you're using the DesignWare Core IP with a PCIe (but not HAPS\n\t  platform), please say 'Y' or 'M' here.\n\nconfig USB_DWC3_HAPS\n\ttristate \"Synopsys PCIe-based HAPS Platforms\"\n\tdepends on USB_PCI\n\tdefault USB_DWC3\n\thelp\n\t  If you're using the DesignWare Core IP with a Synopsys PCIe HAPS\n\t  platform, please say 'Y' or 'M' here.\n\nconfig USB_DWC3_KEYSTONE\n\ttristate \"Texas Instruments Keystone2/AM654 Platforms\"\n\tdepends on ARCH_KEYSTONE || ARCH_K3 || COMPILE_TEST\n\tdefault USB_DWC3\n\thelp\n\t  Support of USB2/3 functionality in TI Keystone2 and AM654 platforms.\n\t  Say 'Y' or 'M' here if you have one such device\n\nconfig USB_DWC3_MESON_G12A\n\ttristate \"Amlogic Meson G12A Platforms\"\n\tdepends on OF && COMMON_CLK\n\tdepends on ARCH_MESON || COMPILE_TEST\n\tdefault USB_DWC3\n\tselect USB_ROLE_SWITCH\n\tselect REGMAP_MMIO\n\thelp\n\t  Support USB2/3 functionality in Amlogic G12A platforms.\n\t  Say 'Y' or 'M' if you have one such device.\n\nconfig USB_DWC3_OF_SIMPLE\n\ttristate \"Generic OF Simple Glue Layer\"\n\tdepends on OF && COMMON_CLK\n\tdefault USB_DWC3\n\thelp\n\t  Support USB2/3 functionality in simple SoC integrations.\n\t  Currently supports Xilinx and Qualcomm DWC USB3 IP.\n\t  Say 'Y' or 'M' if you have one such device.\n\nconfig USB_DWC3_ST\n\ttristate \"STMicroelectronics Platforms\"\n\tdepends on (ARCH_STI || COMPILE_TEST) && OF\n\tdefault USB_DWC3\n\thelp\n\t  STMicroelectronics SoCs with one DesignWare Core USB3 IP\n\t  inside (i.e. STiH407).\n\t  Say 'Y' or 'M' if you have one such device.\n\nconfig USB_DWC3_QCOM\n\ttristate \"Qualcomm Platform\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on EXTCON || !EXTCON\n\tdepends on (OF || ACPI)\n\tdefault USB_DWC3\n\thelp\n\t  Some Qualcomm SoCs use DesignWare Core IP for USB2/3\n\t  functionality.\n\t  This driver also handles Qscratch wrapper which is needed\n\t  for peripheral mode support.\n\t  Say 'Y' or 'M' if you have one such device.\n\nconfig USB_DWC3_IMX8MP\n\ttristate \"NXP iMX8MP Platform\"\n\tdepends on OF && COMMON_CLK\n\tdepends on (ARCH_MXC && ARM64) || COMPILE_TEST\n\tdefault USB_DWC3\n\thelp\n\t  NXP iMX8M Plus SoC use DesignWare Core IP for USB2/3\n\t  functionality.\n\t  Say 'Y' or 'M' if you have one such device.\n\nconfig USB_DWC3_XILINX\n\ttristate \"Xilinx Platforms\"\n\tdepends on (ARCH_ZYNQMP || COMPILE_TEST) && OF\n\tdefault USB_DWC3\n\thelp\n\t  Support Xilinx SoCs with DesignWare Core USB3 IP.\n\t  This driver handles ZynqMP SoC operations.\n\t  Say 'Y' or 'M' if you have one such device.\n\nconfig USB_DWC3_AM62\n\ttristate \"Texas Instruments AM62 Platforms\"\n\tdepends on ARCH_K3 || COMPILE_TEST\n\tdefault USB_DWC3\n\thelp\n\t  Support TI's AM62 platforms with DesignWare Core USB3 IP.\n\t  The Designware Core USB3 IP is programmed to operate in\n\t  in USB 2.0 mode only.\n\t  Say 'Y' or 'M' here if you have one such device\n\nconfig USB_DWC3_OCTEON\n\ttristate \"Cavium Octeon Platforms\"\n\tdepends on CAVIUM_OCTEON_SOC || COMPILE_TEST\n\tdefault USB_DWC3\n\thelp\n\t  Support Cavium Octeon platforms with DesignWare Core USB3 IP.\n\t  Only the host mode is currently supported.\n\t  Say 'Y' or 'M' here if you have one such device.\n\nendif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}