
---------- Begin Simulation Statistics ----------
final_tick                                22013139375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    430                       # Simulator instruction rate (inst/s)
host_mem_usage                               10111868                       # Number of bytes of host memory used
host_op_rate                                      442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32195.75                       # Real time elapsed on the host
host_tick_rate                                 341817                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13851252                       # Number of instructions simulated
sim_ops                                      14217881                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011005                       # Number of seconds simulated
sim_ticks                                 11005055000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.227180                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   44885                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                63914                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                991                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4951                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             53546                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9153                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11395                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2242                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99354                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17692                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1292                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      537372                       # Number of instructions committed
system.cpu.committedOps                        607088                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.500024                       # CPI: cycles per instruction
system.cpu.discardedOps                         14505                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             294816                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            141704                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            73452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1625859                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.222221                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      991                       # number of quiesce instructions executed
system.cpu.numCycles                          2418187                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       991                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  341705     56.29%     56.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2365      0.39%     56.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 153965     25.36%     82.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                109053     17.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   607088                       # Class of committed instruction
system.cpu.quiesceCycles                     15189901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          792328                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              465139                       # Transaction distribution
system.membus.trans_dist::ReadResp             466027                       # Transaction distribution
system.membus.trans_dist::WriteReq             273245                       # Transaction distribution
system.membus.trans_dist::WriteResp            273245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          555                       # Transaction distribution
system.membus.trans_dist::CleanEvict              387                       # Transaction distribution
system.membus.trans_dist::ReadExReq               306                       # Transaction distribution
system.membus.trans_dist::ReadExResp              307                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            243                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           645                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1457178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1457178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1480099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        94848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21950                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       126382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46771486                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            740220                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005574                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  740197    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              740220                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1998550585                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19740875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              515109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3809250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16238690                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2873450290                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1219500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       947856                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       947856                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9926                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15598                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2904064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2912256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2977056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15598                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46465024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46596096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47405166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5089751000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          3298290                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          727                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4104667970                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2570640000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5955082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4466311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10421393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5955082                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4466311                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10421393                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5955082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10421393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4466311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20842785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4466311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10421393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14887704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4466311                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1535658                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6001969                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4466311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14887704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1535658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20889673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       464141                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       464141                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       264448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       264448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1457178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       903143                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       903143    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       903143                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2167712835                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2585147000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    504352954                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17865245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11910163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    534128362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17865245                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      5970711                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     23835955                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    522218199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     23835955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11910163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    557964317                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47644672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29753344                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47382528                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8241152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       929792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5337088                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5955082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2804843411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1518545796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4329344288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1601916937                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2703607024                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4305523961                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5955082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4406760348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4222152820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8634868249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     17680602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1488770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     19169373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7443852                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5955082                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     13398933                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     25124454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7443852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     32568306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     23081757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5955082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     29036838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5955082                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11910163                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     17865245                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     29036838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11910163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5955082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     46902083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          243                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          268                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1413169                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       145388                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1558556                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1413169                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1413169                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1413169                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       145388                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1558556                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29764208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16960192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              465068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          555                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             265003                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5955082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        15629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2691696861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1535658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5390977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2704594207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3227608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17865245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1488770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1518545796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1541127418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3227608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5955082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     17880874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1488770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4210242657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1535658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5390977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4245721625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358989000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          405                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          405                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              834346                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             282377                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      465067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     265003                       # Number of write requests accepted
system.mem_ctrls.readBursts                    465067                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   265003                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16574                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15168166870                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2325155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27375230620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32617.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58867.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       636                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   433784                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246691                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                465066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               265003                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.430917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.175251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.738385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1191      2.40%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          729      1.47%      5.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          753      1.52%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          981      1.98%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          796      1.61%     11.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          738      1.49%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          827      1.67%     14.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42524     85.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49578                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1148.320988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1032.825633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           149     36.79%     36.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.25%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.25%     37.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           68     16.79%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     54.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.25%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          179     44.20%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.25%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.25%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.25%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           405                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     654.370370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    229.149320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    485.696475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            144     35.56%     35.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      0.49%     36.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.25%     36.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.25%     36.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.25%     36.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.25%     37.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           28      6.91%     43.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          227     56.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           405                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29761984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16961280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29764144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16960192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2704.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1541.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2704.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1541.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11004822500                       # Total gap between requests
system.mem_ctrls.avgGap                      15073.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29620032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16710720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5955081.551159898750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15629.181317131082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2691493318.297818660736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1535657.931741368026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5379346.127756744623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3413703.975127793849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17865244.653479695320                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1488770.387789974688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1518458562.905864715576                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          555                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     63034390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       164715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27228373815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     45700265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37957435                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4352404250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2802206495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     81783750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 210957848125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     61557.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     41178.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58827.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    172453.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40990.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7842169.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    912176.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    319467.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    807896.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24465491.775000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17075007.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        845833331.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          368311545                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105359089.500005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     224652141.450002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     51120449.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1636817056.274994                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.733201                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2580020800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    595350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7832070575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1982                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9580306.508577                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2577375.382822                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          991    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       498125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12200750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12519055625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9494083750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       215766                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           215766                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       215766                       # number of overall hits
system.cpu.icache.overall_hits::total          215766                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10556875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10556875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10556875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10556875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       216009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       216009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       216009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       216009                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001125                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43443.930041                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43443.930041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43443.930041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43443.930041                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10172500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10172500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001125                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41862.139918                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41862.139918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41862.139918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41862.139918                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       215766                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          215766                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10556875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10556875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       216009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       216009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43443.930041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43443.930041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41862.139918                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41862.139918                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.516560                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               50303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                53                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            949.113208                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.516560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.827181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            432261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           432261                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       254186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           254186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       254186                       # number of overall hits
system.cpu.dcache.overall_hits::total          254186                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1228                       # number of overall misses
system.cpu.dcache.overall_misses::total          1228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     90781750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     90781750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     90781750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     90781750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       255414                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       255414                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       255414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       255414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004808                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004808                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004808                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004808                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73926.506515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73926.506515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73926.506515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73926.506515                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          555                       # number of writebacks
system.cpu.dcache.writebacks::total               555                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9795                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9795                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     69661125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69661125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     69661125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69661125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21655750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21655750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003723                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003723                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73250.394322                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73250.394322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73250.394322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73250.394322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.898418                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.898418                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    889                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       154909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          154909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48798750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48798750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       155554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       155554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75656.976744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75656.976744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          998                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          998                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47790750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47790750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21655750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21655750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74094.186047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74094.186047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21699.148297                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21699.148297                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        99277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          99277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        99860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        99860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72012.006861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72012.006861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21870375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21870375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71471.813725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71471.813725                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           484.087516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              295725                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               889                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            332.649044                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   484.087516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.945483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.945483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1022608                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1022608                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22013139375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22013225000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    430                       # Simulator instruction rate (inst/s)
host_mem_usage                               10111868                       # Number of bytes of host memory used
host_op_rate                                      442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32195.85                       # Real time elapsed on the host
host_tick_rate                                 341819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13851261                       # Number of instructions simulated
sim_ops                                      14217896                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011005                       # Number of seconds simulated
sim_ticks                                 11005140625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.224350                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   44886                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                63918                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                992                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4953                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             53547                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9153                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11396                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2243                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99360                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17694                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1292                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      537381                       # Number of instructions committed
system.cpu.committedOps                        607103                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.500204                       # CPI: cycles per instruction
system.cpu.discardedOps                         14510                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             294830                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            141705                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            73454                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1625952                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.222212                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      991                       # number of quiesce instructions executed
system.cpu.numCycles                          2418324                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       991                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  341713     56.29%     56.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2365      0.39%     56.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 153971     25.36%     82.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                109053     17.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   607103                       # Class of committed instruction
system.cpu.quiesceCycles                     15189901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          792372                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2144                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              465139                       # Transaction distribution
system.membus.trans_dist::ReadResp             466028                       # Transaction distribution
system.membus.trans_dist::WriteReq             273245                       # Transaction distribution
system.membus.trans_dist::WriteResp            273245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          556                       # Transaction distribution
system.membus.trans_dist::CleanEvict              387                       # Transaction distribution
system.membus.trans_dist::ReadExReq               306                       # Transaction distribution
system.membus.trans_dist::ReadExResp              307                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            243                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           646                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1457178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1457178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1480102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        94976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21950                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       126510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46771614                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            740221                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005574                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  740198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              740221                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1998557835                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19740875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              515109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3809250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16244440                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2873450290                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1219500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       540672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       947856                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       947856                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9926                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15598                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2904064                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2912256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2977056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15598                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46465024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46596096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     47405166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5089751000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          3298290                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          727                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4104667970                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2570640000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5955035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4466276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10421312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5955035                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4466276                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10421312                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5955035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10421312                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4466276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20842623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4466276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10421312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14887588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4466276                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1535646                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6001922                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4466276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14887588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1535646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20889510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       464141                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       464141                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       264448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       264448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1457178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46629552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       903143                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       903143    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       903143                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2167712835                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2585147000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    504349030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17865106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11910070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    534124206                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17865106                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      5970664                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     23835770                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    522214136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     23835770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11910070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    557959976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47644672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29753344                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47382528                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8241152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       929792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5337088                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5955035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2804821588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1518533981                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4329310603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1601904474                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2703585989                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4305490463                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5955035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4406726061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4222119970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8634801066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     17680465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1488759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     19169223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7443794                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5955035                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     13398829                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     25124259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7443794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     32568053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     23081577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5955035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     29036612                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5955035                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11910070                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     17865106                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     29036612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11910070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5955035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     46901718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          243                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          268                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1413158                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       145387                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1558544                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1413158                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1413158                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1413158                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       145387                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1558544                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29764272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16960256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              465069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          556                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             265004                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5955035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        15629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2691675918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1535646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5396751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2704578979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3233398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17865106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1488759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1518533981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1541121243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3233398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5955035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     17880735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1488759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4210209899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1535646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5396751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4245700222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358989000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          405                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          405                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              834349                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             282377                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      465068                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     265004                       # Number of write requests accepted
system.mem_ctrls.readBursts                    465068                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   265004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16574                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15168166870                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2325160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27375256870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32617.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58867.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       636                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   433785                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246691                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                465067                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               265004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.430917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.175251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.738385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1191      2.40%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          729      1.47%      5.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          753      1.52%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          981      1.98%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          796      1.61%     11.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          738      1.49%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          827      1.67%     14.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42524     85.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49578                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1148.320988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1032.825633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           149     36.79%     36.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.25%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.25%     37.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           68     16.79%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     54.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.25%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          179     44.20%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.25%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.25%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.25%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           405                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     654.370370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    229.149320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    485.696475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            144     35.56%     35.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      0.49%     36.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.25%     36.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.25%     36.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.25%     36.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.25%     37.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           28      6.91%     43.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          227     56.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           405                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29762048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16961280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29764208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16960256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2704.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1541.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2704.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1541.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11005169375                       # Total gap between requests
system.mem_ctrls.avgGap                      15074.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29620032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16710720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5955035.217916627415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15629.059714991148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2691472377.255515575409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1535645.983624130255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5385119.738076950423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3413677.414958066773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17865105.653749883175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1488758.804479156854                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1518446748.607539892197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     63034390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       164715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27228373815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     45700265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37983685                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4352404250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2802206495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     81783750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 210957848125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     61557.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     41178.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58827.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    172453.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40974.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7828065.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    912176.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    319467.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    807896.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24465491.775000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17075007.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           845835150                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          368311545                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105359089.500005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     224654439.000002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     51120449.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1636821172.574994                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.732418                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2580020800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    595350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7832156200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1982                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9580306.508577                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2577375.382822                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          991    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       498125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12200750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12519141250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9494083750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       215777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           215777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       215777                       # number of overall hits
system.cpu.icache.overall_hits::total          215777                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10556875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10556875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10556875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10556875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       216020                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       216020                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       216020                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       216020                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001125                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43443.930041                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43443.930041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43443.930041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43443.930041                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10172500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10172500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001125                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41862.139918                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41862.139918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41862.139918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41862.139918                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       215777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          215777                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10556875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10556875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       216020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       216020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43443.930041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43443.930041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41862.139918                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41862.139918                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.516688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4207122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               493                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8533.716024                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.516688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.827181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            432283                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           432283                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       254191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           254191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       254191                       # number of overall hits
system.cpu.dcache.overall_hits::total          254191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1229                       # number of overall misses
system.cpu.dcache.overall_misses::total          1229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     90841750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     90841750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     90841750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     90841750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       255420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       255420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       255420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       255420                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004812                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004812                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73915.174939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73915.174939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73915.174939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73915.174939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu.dcache.writebacks::total               556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          952                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          952                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          952                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          952                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9795                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9795                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     69719875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69719875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     69719875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69719875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21655750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21655750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003727                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003727                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003727                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73235.162815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73235.162815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73235.162815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73235.162815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.898418                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.898418                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    890                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       154914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          154914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48858750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48858750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       155560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       155560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75632.739938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75632.739938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          998                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          998                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47849500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47849500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21655750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21655750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74070.433437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74070.433437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21699.148297                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21699.148297                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        99277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          99277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        99860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        99860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72012.006861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72012.006861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21870375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21870375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71471.813725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71471.813725                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           484.087687                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              536790                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1396                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            384.520057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   484.087687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.945484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.945484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1022633                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1022633                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22013225000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
