/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_7.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2021                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_7_H_
#define __p10_scom_proc_7_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [NX_PBI_RNG_ST0]
static const uint64_t NX_PBI_RNG_ST0 = 0x020110e1ull;

static const uint32_t NX_PBI_RNG_ST0_REPTEST_MATCH_TH = 0;
static const uint32_t NX_PBI_RNG_ST0_REPTEST_MATCH_TH_LEN = 2;
static const uint32_t NX_PBI_RNG_ST0_REPTEST_SOFT_FAIL_TH = 2;
static const uint32_t NX_PBI_RNG_ST0_REPTEST_SOFT_FAIL_TH_LEN = 5;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_SAMPLE_SIZE = 7;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_SAMPLE_SIZE_LEN = 2;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_WINDOW_SIZE = 9;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_WINDOW_SIZE_LEN = 3;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_RRN_RNG0_MATCH_TH = 12;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_RRN_RNG0_MATCH_TH_LEN = 12;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_RRN_RNG1_MATCH_TH = 24;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_RRN_RNG1_MATCH_TH_LEN = 12;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_CRN_RNG0_MATCH_TH = 36;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_CRN_RNG0_MATCH_TH_LEN = 12;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_CRN_RNG1_MATCH_TH = 48;
static const uint32_t NX_PBI_RNG_ST0_ADAPTEST_CRN_RNG1_MATCH_TH_LEN = 12;
//<< [NX_PBI_RNG_ST0]
// proc/reg00036.H

//>> [NX_PBI_UMAC_STATUS_CONTROL]
static const uint64_t NX_PBI_UMAC_STATUS_CONTROL = 0x020110d5ull;

static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_CRB_READS_ENBL = 1;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_CRB_READS_HALTED = 2;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_UMAC_IDLE = 3;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_QUIESCE_REQUEST = 4;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_QUIESCE_ACHEIVED = 5;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_QUIESCE_FAILED = 6;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_UMAC_QUIESCED = 7;
static const uint32_t NX_PBI_UMAC_STATUS_CONTROL_PASTE_ADDR_ALIGN = 8;
//<< [NX_PBI_UMAC_STATUS_CONTROL]
// proc/reg00036.H

//>> [PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR]
static const uint64_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR = 0x0301138cull;

static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_MASTER_CHIP_CURR_ES3 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_TM_MASTER_CURR_ES3 = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_CHG_RATE_GP_MASTER_CURR_ES3 = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_CHG_RATE_SP_MASTER_CURR_ES3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_SPARE0 = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_SPARE0_LEN = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_NP_CMD_RATE_CURR_ES3 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_NP_CMD_RATE_CURR_ES3_LEN = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_G_AGGREGATE_CURR_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_G_INDIRECT_EN_CURR_ES3 = 17;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_G_GATHER_ENABLE_CURR_ES3 = 18;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_SPARE1 = 19;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_SPARE1_LEN = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_MIN_GP_CMD_RATE_CURR_ES3 = 24;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_MIN_GP_CMD_RATE_CURR_ES3_LEN = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_R_AGGREGATE_CURR_ES3 = 32;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_R_INDIRECT_EN_CURR_ES3 = 33;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_R_GATHER_ENABLE_CURR_ES3 = 34;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_SPARE2 = 35;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_SPARE2_LEN = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_MIN_SP_CMD_RATE_CURR_ES3 = 40;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_MIN_SP_CMD_RATE_CURR_ES3_LEN = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_SPARE3 = 48;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR_PB_CFG_SPARE3_LEN = 16;
//<< [PB_COM_SCOM_ES3_STATION_HP_MODE1_CURR]
// proc/reg00037.H

//>> [TP_TPBR_AD_TOPOID_XLAT_TBL0]
static const uint64_t TP_TPBR_AD_TOPOID_XLAT_TBL0 = 0x00090051ull;

static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_0_VALID = 0;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_1_VALID = 1;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_2_VALID = 2;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_3_VALID = 3;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_4_VALID = 4;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_5_VALID = 5;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_6_VALID = 6;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_7_VALID = 7;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_0 = 8;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_0_LEN = 4;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_1 = 12;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_1_LEN = 4;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_2 = 16;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_2_LEN = 4;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_3 = 20;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_3_LEN = 4;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_4 = 24;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_4_LEN = 4;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_5 = 28;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_5_LEN = 4;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_6 = 32;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_6_LEN = 4;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_7 = 36;
static const uint32_t TP_TPBR_AD_TOPOID_XLAT_TBL0_7_LEN = 4;
//<< [TP_TPBR_AD_TOPOID_XLAT_TBL0]
// proc/reg00037.H

//>> [TP_TPBR_PBA_PBAF_PBAERRRPT0]
static const uint64_t TP_TPBR_PBA_PBAF_PBAERRRPT0 = 0x03011dccull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_RDDATATO_FW = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_RDDATATO_FW_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_RDADRERR_FW = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_RDADRERR_FW_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_WRADRERR_FW = 12;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_WRADRERR_FW_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_ACKDEAD_FW_RD = 18;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_ACKDEAD_FW_RD_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_ACKDEAD_FW_WR = 24;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_ACKDEAD_FW_WR_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_UNEXPCRESP = 26;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_UNEXPCRESP_LEN = 12;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_UNEXPDATA = 38;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT0_UNEXPDATA_LEN = 6;
//<< [TP_TPBR_PBA_PBAF_PBAERRRPT0]
// proc/reg00038.H

//>> [TP_TPBR_PBA_PBAO_BCDE_PBADR]
static const uint64_t TP_TPBR_PBA_PBAO_BCDE_PBADR = 0x00068013ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_0_1 = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_0_1_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_PB_OFFSET = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_PB_OFFSET_LEN = 23;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_25_26 = 25;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_25_26_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_EXTADDR = 27;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_EXTADDR_LEN = 14;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_41_42 = 41;
static const uint32_t TP_TPBR_PBA_PBAO_BCDE_PBADR_RESERVED_41_42_LEN = 2;
//<< [TP_TPBR_PBA_PBAO_BCDE_PBADR]
// proc/reg00038.H

//>> [TP_TPBR_PBA_PBAO_PBAPBTXT2]
static const uint64_t TP_TPBR_PBA_PBAO_PBAPBTXT2 = 0x01010ce4ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_VALID = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_VALID_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_0 = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_0_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_1 = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_1_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_2 = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_2_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_3 = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_3_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_4 = 24;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_4_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_5 = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_5_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_6 = 32;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_6_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_7 = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT2_7_LEN = 4;
//<< [TP_TPBR_PBA_PBAO_PBAPBTXT2]
// proc/reg00038.H

//>> [TP_TPBR_PSIHB_ERROR_MASK_REG]
static const uint64_t TP_TPBR_PSIHB_ERROR_MASK_REG = 0x03011d0full;

static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_ERROR_DISABLE_1 = 16;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_ERROR_DISABLE_1_LEN = 12;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_INTERRUPT_DISABLE = 32;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_INTERRUPT_DISABLE_LEN = 12;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_ERROR_DISABLE_2 = 48;
static const uint32_t TP_TPBR_PSIHB_ERROR_MASK_REG_ERROR_DISABLE_2_LEN = 5;
//<< [TP_TPBR_PSIHB_ERROR_MASK_REG]
// proc/reg00038.H

//>> [TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_1]
static const uint64_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_1 = 0x030f0001ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_1_MULTICAST1_GROUP = 3;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_1_MULTICAST1_GROUP_LEN = 3;
//<< [TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_1]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL = 0x00062000ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL_WATCHDOG_SEL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL_WATCHDOG_SEL_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL_FIT_SEL = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL_FIT_SEL_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPETSEL]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL = 0x0006202bull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL_SGB_INFO_LOWER_PART1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL_SGB_INFO_LOWER_PART1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL_SGB_INFO_LOWER_PART2 = 31;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBL]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBU = 0x0006202aull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBU_SGB_INFO_UPPER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBU_SGB_INFO_UPPER_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGBU]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXILR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXILR = 0x00064031ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXILR]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL = 0x0006602dull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_OCB_OCI_GPEXISIB_PIB_IFETCH_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_OCB_OCI_GPEXIMEM_MEM_IFETCH_PENDING = 3;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1 = 4;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART2 = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART2_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACL]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACU = 0x0006602cull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACU_ICACHE_INFO_UPPER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACU_ICACHE_INFO_UPPER_LEN = 27;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIICACU]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2 = 0x0006c822ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_8 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_8_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_9 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_9_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_10 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_10_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_11 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2_11_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA2]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10 = 0x0006c702ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_BRIDGE_ENABLE_0_A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_BRIDGE_ENABLE_0_B = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_RESERVED_2_3 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_RESERVED_2_3_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_CLOCK_DIVIDER_0 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_CLOCK_DIVIDER_0_LEN = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2SCTRL10_RESERVED_14_16 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2SCTRL10_RESERVED_14_16_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_O2S_NR_OF_FRAMES_0 = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_RESERVED_18_19 = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_RESERVED_18_19_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_SLAVE_DATA_SAMPLE_DELAY = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10_SLAVE_DATA_SAMPLE_DELAY_LEN = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL10]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SRD1A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1A = 0x0006c729ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1A_OCB_OCI_O2SRD1A_O2S_RDATA_1A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1A_OCB_OCI_O2SRD1A_O2S_RDATA_1A_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SRD1A]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3 = 0x0006c23cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3_BASE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3_BASE_LEN = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR3]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCFLG2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_RW = 0x0006c0b2ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_WO_CLEAR = 0x0006c0b3ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_WO_OR = 0x0006c0b4ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_OCB_OCI_OCCFLG2_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_OCB_OCI_OCCFLG2_OCC_FLAGS_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCFLG2]
// proc/reg00038.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITASV1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1 = 0x0006c481ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITASV1]
// proc/reg00039.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT = 0x0006d00bull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_JTAG_INPROG = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_SRC_SEL_EQ1_ERR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_RUN_TCK_EQ0_ERR = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_TRST_B_EQ0_ERR = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_IR_DR_EQ0_ERR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_INPROG_WR_ERR = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT_FSM_ERROR = 6;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OJSTAT]
// proc/reg00039.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_FSI = 0x00002818ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_FSI_BYTE = 0x00002860ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_RW = 0x00050018ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST0_PORT_MUX_SEL_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST1_PORT_MUX_SEL_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST2_PORT_MUX_SEL_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST3_PORT_MUX_SEL_DC = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_4_15 = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_4_15_LEN = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TP_FSI_FENCE_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_VITL_FENCE_DC = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0_FENCE_DC = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0LL_FENCE_DC = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0INV_FENCE_DC = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI1_FENCE_DC = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI1LL_FENCE_DC = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSIA_FENCE_DC = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_24_31 = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_24_31_LEN = 8;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8]
// proc/reg00040.H

//>> [TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER]
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_FSI = 0x00000c1bull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_FSI_BYTE = 0x00000c6cull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_OPCODE = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_OPCODE_LEN = 8;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_SIZE = 8;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER_SIZE_LEN = 24;
//<< [TP_TPVSB_FSI_W_SHIFT_DMA_OP_BLOCKSIZE_REGISTER]
// proc/reg00040.H

//>> [PB_COM_SCOM_EN4_STATION_CFG3]
static const uint64_t PB_COM_SCOM_EN4_STATION_CFG3 = 0x030112d5ull;

static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_EN4 = 0;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_EN4_LEN = 4;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_SPARE1 = 4;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_SPARE1_LEN = 12;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_PBIASY_PA3_DISABLE = 16;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_PBIASY_UNIT1_DISABLE = 17;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_PBIASY_PTL2_DISABLE = 18;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_PBIASY_PTL3_DISABLE = 19;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_PBIASY_PA3_SELCD = 20;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_PBIASY_UNIT1_SELCD = 21;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_PBIASY_PTL2_SELCD = 22;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_PBIASY_PTL3_SELCD = 23;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_SPARE2 = 24;
static const uint32_t PB_COM_SCOM_EN4_STATION_CFG3_PB_CFG_SPARE2_LEN = 40;
//<< [PB_COM_SCOM_EN4_STATION_CFG3]
// proc/reg00036.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00036.H"
#include "proc/reg00037.H"
#include "proc/reg00038.H"
#include "proc/reg00039.H"
#include "proc/reg00040.H"
#endif
#endif
