```verilog
  assign Y2 = y[2];
  assign Y4 = y[4];
endmodule
```