

================================================================
== Vitis HLS Report for 'mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2'
================================================================
* Date:           Tue Oct 12 03:34:57 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      628|      628|  6.280 us|  6.280 us|  628|  628|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadweights0_VITIS_LOOP_46_2  |      626|      626|         4|          1|          1|   624|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     81|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     138|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     138|    194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_4ns_7ns_7ns_10_4_1_U107  |mac_muladd_4ns_7ns_7ns_10_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_1_fu_109_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln45_fu_121_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln46_fu_157_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_103_p2               |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln46_fu_127_p2               |      icmp|   0|  0|  10|           7|           7|
    |select_ln45_1_fu_141_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln45_fu_133_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  81|          43|          29|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |S_AXIS_V_TDATA_blk_n                  |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_58                               |   9|          2|    4|          8|
    |indvar_flatten_fu_62                  |   9|          2|   10|         20|
    |j_fu_54                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   45|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_fu_58                            |   4|   0|    4|          0|
    |indvar_flatten_fu_62               |  10|   0|   10|          0|
    |j_fu_54                            |   7|   0|    7|          0|
    |select_ln45_reg_223                |   7|   0|    7|          0|
    |select_ln45_reg_223_pp0_iter1_reg  |   7|   0|    7|          0|
    |trunc_ln145_reg_233                |  32|   0|   32|          0|
    |trunc_ln145_reg_233                |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 138|  32|  106|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2|  return value|
|S_AXIS_V_TVALID     |   in|    1|        axis|                                          S_AXIS_V|       pointer|
|S_AXIS_V_TDATA      |   in|   64|        axis|                                          S_AXIS_V|       pointer|
|S_AXIS_V_TREADY     |  out|    1|        axis|                                          S_AXIS_V|       pointer|
|weights_0_address0  |  out|   10|   ap_memory|                                         weights_0|         array|
|weights_0_ce0       |  out|    1|   ap_memory|                                         weights_0|         array|
|weights_0_we0       |  out|    1|   ap_memory|                                         weights_0|         array|
|weights_0_d0        |  out|   32|   ap_memory|                                         weights_0|         array|
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+

