#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5586dc7b22a0 .scope module, "cordicg_tb" "cordicg_tb" 2 7;
 .timescale -9 -9;
P_0x5586dc895080 .param/l "cordic_delay" 1 2 90, +C4<00000000000000000000000000010100>;
P_0x5586dc8950c0 .param/l "den" 0 2 59, +C4<00000000000000000000000000111101>;
P_0x5586dc895100 .param/l "nstg" 0 2 11, +C4<00000000000000000000000000010100>;
P_0x5586dc895140 .param/l "width" 0 2 10, +C4<00000000000000000000000000010010>;
L_0x5586dc8e37c0 .functor AND 2, v0x5586dc8e1f30_0, L_0x5586dc8e3890, C4<11>, C4<11>;
L_0x7fb3b0a6b018 .functor BUFT 1, C4<0001010>, C4<0>, C4<0>, C4<0>;
v0x5586dc8e1760_0 .net/2u *"_ivl_0", 6 0, L_0x7fb3b0a6b018;  1 drivers
L_0x7fb3b0a6b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5586dc8e1860_0 .net/2u *"_ivl_4", 0 0, L_0x7fb3b0a6b060;  1 drivers
v0x5586dc8e1940_0 .net *"_ivl_6", 1 0, L_0x5586dc8e3890;  1 drivers
v0x5586dc8e1a00_0 .var/i "cc", 31 0;
v0x5586dc8e1ae0_0 .var "clk", 0 0;
v0x5586dc8e1bd0_0 .var "fname", 128 0;
v0x5586dc8e1cb0_0 .var "interleave", 0 0;
v0x5586dc8e1d70_0 .var/i "k", 31 0;
v0x5586dc8e1e50_0 .var "o_show", 1 0;
v0x5586dc8e1f30_0 .var "op", 1 0;
v0x5586dc8e2010_0 .net "opp", 1 0, L_0x5586dc8e37c0;  1 drivers
v0x5586dc8e20d0_0 .var/i "out_file", 31 0;
v0x5586dc8e2190_0 .var/s "p_show", 18 0;
v0x5586dc8e2270_0 .var/s "phasein", 18 0;
v0x5586dc8e2330_0 .var "pipe_ix", 4 0;
v0x5586dc8e23f0_0 .net "pout", 18 0, L_0x5586dc91b7c0;  1 drivers
v0x5586dc8e24b0 .array "pp", 0 31, 18 0;
v0x5586dc8e2550_0 .var "ppout", 18 0;
v0x5586dc8e2630_0 .var "pstate", 6 0;
v0x5586dc8e2710_0 .net "pstate_sum", 6 0, L_0x5586dc8e3720;  1 drivers
v0x5586dc8e27f0_0 .var "rand1", 0 0;
v0x5586dc8e28b0_0 .var "rand2", 0 0;
v0x5586dc8e2970_0 .var "rand3", 0 0;
v0x5586dc8e2a30_0 .var "rand4", 0 0;
v0x5586dc8e2af0_0 .var "rand5", 0 0;
v0x5586dc8e2bb0_0 .var "rand6", 0 0;
v0x5586dc8e2c70_0 .var "rand7", 0 0;
v0x5586dc8e2d30_0 .var "rand8", 0 0;
v0x5586dc8e2df0_0 .var "rmix", 0 0;
v0x5586dc8e2eb0_0 .var "trace", 0 0;
v0x5586dc8e2f70_0 .var/s "x_show", 17 0;
v0x5586dc8e3050_0 .var/s "xin", 17 0;
v0x5586dc8e3110_0 .net/s "xout", 17 0, L_0x5586dc91aaf0;  1 drivers
v0x5586dc8e31b0 .array/s "xp", 0 31, 17 0;
v0x5586dc8e3250_0 .var/s "xxout", 17 0;
v0x5586dc8e3330_0 .var/s "y_show", 17 0;
v0x5586dc8e3410_0 .var/s "yin", 17 0;
v0x5586dc8e34d0_0 .net/s "yout", 17 0, L_0x5586dc91b170;  1 drivers
v0x5586dc8e3570 .array/s "yp", 0 31, 17 0;
v0x5586dc8e3610_0 .var/s "yyout", 17 0;
L_0x5586dc8e3720 .arith/sum 7, v0x5586dc8e2630_0, L_0x7fb3b0a6b018;
L_0x5586dc8e3890 .concat [ 1 1 0 0], L_0x7fb3b0a6b060, v0x5586dc8e1cb0_0;
S_0x5586dc7b17b0 .scope module, "dut" "cordicg_b22" 2 91, 3 3 0, S_0x5586dc7b22a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 18 "xin";
    .port_info 3 /INPUT 18 "yin";
    .port_info 4 /INPUT 19 "phasein";
    .port_info 5 /OUTPUT 18 "xout";
    .port_info 6 /OUTPUT 18 "yout";
    .port_info 7 /OUTPUT 19 "phaseout";
P_0x5586dc894520 .param/l "def_op" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x5586dc894560 .param/l "nstg" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x5586dc8945a0 .param/l "width" 0 3 4, +C4<00000000000000000000000000010010>;
L_0x5586dc8e3e60 .functor XOR 1, L_0x5586dc8e3c40, L_0x5586dc8e3d10, C4<0>, C4<0>;
L_0x5586dc8e4410 .functor NOT 1, L_0x5586dc8e4230, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f4800 .functor NOT 1, L_0x5586dc8e4230, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f4c80 .functor XOR 1, L_0x5586dc8f4b90, L_0x5586dc8e4230, C4<0>, C4<0>;
L_0x5586dc8f5090 .functor NOT 1, L_0x5586dc8f4f80, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f5020 .functor NOT 1, v0x5586dc8def90_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f57b0 .functor NOT 1, L_0x5586dc8f54f0, C4<0>, C4<0>, C4<0>;
L_0x5586dc918ec0 .functor BUFZ 22, v0x5586dc8b6cd0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x5586dc91a710 .functor BUFZ 22, v0x5586dc8b6f60_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x5586dc91a780 .functor BUFZ 23, v0x5586dc8b71f0_0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v0x5586dc8dce60_0 .net *"_ivl_1", 0 0, L_0x5586dc8e3a50;  1 drivers
v0x5586dc8dcf60_0 .net *"_ivl_13", 0 0, L_0x5586dc8e4100;  1 drivers
v0x5586dc8dd040_0 .net *"_ivl_25", 0 0, L_0x5586dc8f4b90;  1 drivers
v0x5586dc8dd100_0 .net *"_ivl_26", 0 0, L_0x5586dc8f4c80;  1 drivers
v0x5586dc8dd1e0_0 .net *"_ivl_280", 17 0, L_0x5586dc91a7f0;  1 drivers
v0x5586dc8dd310_0 .net *"_ivl_282", 0 0, L_0x5586dc8f6290;  1 drivers
v0x5586dc8dd3f0_0 .net *"_ivl_283", 17 0, L_0x5586dc91a940;  1 drivers
L_0x7fb3b0a6b7f8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5586dc8dd4d0_0 .net *"_ivl_286", 16 0, L_0x7fb3b0a6b7f8;  1 drivers
v0x5586dc8dd5b0_0 .net *"_ivl_29", 17 0, L_0x5586dc8f4d40;  1 drivers
v0x5586dc8dd690_0 .net *"_ivl_290", 17 0, L_0x5586dc91acf0;  1 drivers
v0x5586dc8dd770_0 .net *"_ivl_292", 0 0, L_0x5586dc91aeb0;  1 drivers
v0x5586dc8dd850_0 .net *"_ivl_293", 17 0, L_0x5586dc91af50;  1 drivers
L_0x7fb3b0a6b840 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5586dc8dd930_0 .net *"_ivl_296", 16 0, L_0x7fb3b0a6b840;  1 drivers
v0x5586dc8dda10_0 .net *"_ivl_3", 0 0, L_0x5586dc8e3b20;  1 drivers
v0x5586dc8ddaf0_0 .net *"_ivl_300", 18 0, L_0x5586dc91b300;  1 drivers
v0x5586dc8ddbd0_0 .net *"_ivl_302", 0 0, L_0x5586dc91b4e0;  1 drivers
v0x5586dc8ddcb0_0 .net *"_ivl_303", 18 0, L_0x5586dc91b580;  1 drivers
L_0x7fb3b0a6b888 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5586dc8ddea0_0 .net *"_ivl_306", 17 0, L_0x7fb3b0a6b888;  1 drivers
v0x5586dc8ddf80_0 .net *"_ivl_33", 0 0, L_0x5586dc8f4ee0;  1 drivers
v0x5586dc8de060_0 .net *"_ivl_35", 0 0, L_0x5586dc8f4f80;  1 drivers
v0x5586dc8de140_0 .net *"_ivl_36", 0 0, L_0x5586dc8f5090;  1 drivers
v0x5586dc8de220_0 .net *"_ivl_39", 0 0, L_0x5586dc8f5100;  1 drivers
v0x5586dc8de300_0 .net *"_ivl_43", 0 0, L_0x5586dc8f5400;  1 drivers
v0x5586dc8de3e0_0 .net *"_ivl_44", 0 0, L_0x5586dc8f5020;  1 drivers
v0x5586dc8de4c0_0 .net *"_ivl_5", 0 0, L_0x5586dc8e3c40;  1 drivers
L_0x7fb3b0a6b180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5586dc8de5a0_0 .net/2u *"_ivl_56", 3 0, L_0x7fb3b0a6b180;  1 drivers
L_0x7fb3b0a6b1c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5586dc8de680_0 .net/2u *"_ivl_61", 3 0, L_0x7fb3b0a6b1c8;  1 drivers
L_0x7fb3b0a6b210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5586dc8de760_0 .net/2u *"_ivl_66", 3 0, L_0x7fb3b0a6b210;  1 drivers
v0x5586dc8de840_0 .net *"_ivl_7", 0 0, L_0x5586dc8e3d10;  1 drivers
v0x5586dc8de920_0 .net *"_ivl_8", 0 0, L_0x5586dc8e3e60;  1 drivers
v0x5586dc8dea00_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  1 drivers
v0x5586dc8deaa0_0 .net "control0", 0 0, L_0x5586dc8e4230;  1 drivers
v0x5586dc8deb60_0 .var "control0_h", 0 0;
v0x5586dc8dee30_0 .net "control0_l", 0 0, L_0x5586dc8e3f70;  1 drivers
v0x5586dc8deef0_0 .net "control1", 0 0, L_0x5586dc8f54f0;  1 drivers
v0x5586dc8def90_0 .var "control1_h", 0 0;
v0x5586dc8df050_0 .net "control1_l", 0 0, L_0x5586dc8f51f0;  1 drivers
v0x5586dc8df110_0 .var "op0", 1 0;
v0x5586dc8df1f0_0 .var "op1", 1 0;
v0x5586dc8df2d0_0 .net "opin", 1 0, L_0x5586dc8e37c0;  alias, 1 drivers
v0x5586dc8df3b0_0 .var "opin0", 1 0;
v0x5586dc8df490 .array "opn", 21 1;
v0x5586dc8df490_0 .net v0x5586dc8df490 0, 1 0, v0x5586dc8df1f0_0; 1 drivers
v0x5586dc8df490_1 .net v0x5586dc8df490 1, 1 0, v0x5586dc7e2910_0; 1 drivers
v0x5586dc8df490_2 .net v0x5586dc8df490 2, 1 0, v0x5586dc8be3d0_0; 1 drivers
v0x5586dc8df490_3 .net v0x5586dc8df490 3, 1 0, v0x5586dc8c5b90_0; 1 drivers
v0x5586dc8df490_4 .net v0x5586dc8df490 4, 1 0, v0x5586dc8c9770_0; 1 drivers
v0x5586dc8df490_5 .net v0x5586dc8df490 5, 1 0, v0x5586dc8cd350_0; 1 drivers
v0x5586dc8df490_6 .net v0x5586dc8df490 6, 1 0, v0x5586dc8d1030_0; 1 drivers
v0x5586dc8df490_7 .net v0x5586dc8df490 7, 1 0, v0x5586dc8d4c10_0; 1 drivers
v0x5586dc8df490_8 .net v0x5586dc8df490 8, 1 0, v0x5586dc8d87f0_0; 1 drivers
v0x5586dc8df490_9 .net v0x5586dc8df490 9, 1 0, v0x5586dc8dc3d0_0; 1 drivers
v0x5586dc8df490_10 .net v0x5586dc8df490 10, 1 0, v0x5586dc84dae0_0; 1 drivers
v0x5586dc8df490_11 .net v0x5586dc8df490 11, 1 0, v0x5586dc889a90_0; 1 drivers
v0x5586dc8df490_12 .net v0x5586dc8df490 12, 1 0, v0x5586dc8a0310_0; 1 drivers
v0x5586dc8df490_13 .net v0x5586dc8df490 13, 1 0, v0x5586dc8a3f20_0; 1 drivers
v0x5586dc8df490_14 .net v0x5586dc8df490 14, 1 0, v0x5586dc8a7ab0_0; 1 drivers
v0x5586dc8df490_15 .net v0x5586dc8df490 15, 1 0, v0x5586dc8ab690_0; 1 drivers
v0x5586dc8df490_16 .net v0x5586dc8df490 16, 1 0, v0x5586dc8af230_0; 1 drivers
v0x5586dc8df490_17 .net v0x5586dc8df490 17, 1 0, v0x5586dc8b2f20_0; 1 drivers
v0x5586dc8df490_18 .net v0x5586dc8df490 18, 1 0, v0x5586dc8b6b00_0; 1 drivers
v0x5586dc8df490_19 .net v0x5586dc8df490 19, 1 0, v0x5586dc8ba6e0_0; 1 drivers
v0x5586dc8df490_20 .net v0x5586dc8df490 20, 1 0, v0x5586dc8c1fb0_0; 1 drivers
v0x5586dc8dfb40_0 .net "phasein", 18 0, v0x5586dc8e2270_0;  1 drivers
v0x5586dc8dfbe0_0 .var "phasein0", 18 0;
v0x5586dc8dfcc0_0 .net "phaseout", 18 0, L_0x5586dc91b7c0;  alias, 1 drivers
v0x5586dc8dfda0_0 .var "x0", 17 0;
v0x5586dc8dfeb0_0 .net "xfinal", 21 0, L_0x5586dc918ec0;  1 drivers
v0x5586dc8dff90_0 .net "xin", 17 0, v0x5586dc8e3050_0;  1 drivers
v0x5586dc8e0070_0 .var "xin0", 17 0;
v0x5586dc8e0130 .array "xn", 21 1;
v0x5586dc8e0130_0 .net v0x5586dc8e0130 0, 21 0, L_0x5586dc8f60b0; 1 drivers
v0x5586dc8e0130_1 .net v0x5586dc8e0130 1, 21 0, v0x5586dc7e5210_0; 1 drivers
v0x5586dc8e0130_2 .net v0x5586dc8e0130 2, 21 0, v0x5586dc8be5a0_0; 1 drivers
v0x5586dc8e0130_3 .net v0x5586dc8e0130 3, 21 0, v0x5586dc8c5d60_0; 1 drivers
v0x5586dc8e0130_4 .net v0x5586dc8e0130 4, 21 0, v0x5586dc8c9940_0; 1 drivers
v0x5586dc8e0130_5 .net v0x5586dc8e0130 5, 21 0, v0x5586dc8cd520_0; 1 drivers
v0x5586dc8e0130_6 .net v0x5586dc8e0130 6, 21 0, v0x5586dc8d1200_0; 1 drivers
v0x5586dc8e0130_7 .net v0x5586dc8e0130 7, 21 0, v0x5586dc8d4de0_0; 1 drivers
v0x5586dc8e0130_8 .net v0x5586dc8e0130 8, 21 0, v0x5586dc8d89c0_0; 1 drivers
v0x5586dc8e0130_9 .net v0x5586dc8e0130 9, 21 0, v0x5586dc8dc590_0; 1 drivers
v0x5586dc8e0130_10 .net v0x5586dc8e0130 10, 21 0, v0x5586dc852a70_0; 1 drivers
v0x5586dc8e0130_11 .net v0x5586dc8e0130 11, 21 0, v0x5586dc889c40_0; 1 drivers
v0x5586dc8e0130_12 .net v0x5586dc8e0130 12, 21 0, v0x5586dc8a04e0_0; 1 drivers
v0x5586dc8e0130_13 .net v0x5586dc8e0130 13, 21 0, v0x5586dc8a40a0_0; 1 drivers
v0x5586dc8e0130_14 .net v0x5586dc8e0130 14, 21 0, v0x5586dc8a7c80_0; 1 drivers
v0x5586dc8e0130_15 .net v0x5586dc8e0130 15, 21 0, v0x5586dc8ab860_0; 1 drivers
v0x5586dc8e0130_16 .net v0x5586dc8e0130 16, 21 0, v0x5586dc8af400_0; 1 drivers
v0x5586dc8e0130_17 .net v0x5586dc8e0130 17, 21 0, v0x5586dc8b30f0_0; 1 drivers
v0x5586dc8e0130_18 .net v0x5586dc8e0130 18, 21 0, v0x5586dc8b6cd0_0; 1 drivers
v0x5586dc8e0130_19 .net v0x5586dc8e0130 19, 21 0, v0x5586dc8ba8b0_0; 1 drivers
v0x5586dc8e0130_20 .net v0x5586dc8e0130 20, 21 0, v0x5586dc8c2180_0; 1 drivers
v0x5586dc8e02d0_0 .net "xout", 17 0, L_0x5586dc91aaf0;  alias, 1 drivers
v0x5586dc8e0390_0 .var "xt1", 17 0;
v0x5586dc8e0470_0 .net "xw0", 17 0, L_0x5586dc8e4570;  1 drivers
v0x5586dc8e0530_0 .net "xw1", 17 0, L_0x5586dc8f58c0;  1 drivers
v0x5586dc8e05d0_0 .var "y0", 17 0;
v0x5586dc8e06c0_0 .net "yfinal", 21 0, L_0x5586dc91a710;  1 drivers
v0x5586dc8e07a0_0 .net "yin", 17 0, v0x5586dc8e3410_0;  1 drivers
v0x5586dc8e0880_0 .var "yin0", 17 0;
v0x5586dc8e0940 .array "yn", 21 1;
v0x5586dc8e0940_0 .net v0x5586dc8e0940 0, 21 0, L_0x5586dc8f61a0; 1 drivers
v0x5586dc8e0940_1 .net v0x5586dc8e0940 1, 21 0, v0x5586dc7d5ac0_0; 1 drivers
v0x5586dc8e0940_2 .net v0x5586dc8e0940 2, 21 0, v0x5586dc8be830_0; 1 drivers
v0x5586dc8e0940_3 .net v0x5586dc8e0940 3, 21 0, v0x5586dc8c5ff0_0; 1 drivers
v0x5586dc8e0940_4 .net v0x5586dc8e0940 4, 21 0, v0x5586dc8c9bd0_0; 1 drivers
v0x5586dc8e0940_5 .net v0x5586dc8e0940 5, 21 0, v0x5586dc8cd7b0_0; 1 drivers
v0x5586dc8e0940_6 .net v0x5586dc8e0940 6, 21 0, v0x5586dc8d1490_0; 1 drivers
v0x5586dc8e0940_7 .net v0x5586dc8e0940 7, 21 0, v0x5586dc8d5070_0; 1 drivers
v0x5586dc8e0940_8 .net v0x5586dc8e0940 8, 21 0, v0x5586dc8d8c50_0; 1 drivers
v0x5586dc8e0940_9 .net v0x5586dc8e0940 9, 21 0, v0x5586dc8dc850_0; 1 drivers
v0x5586dc8e0940_10 .net v0x5586dc8e0940 10, 21 0, v0x5586dc850c20_0; 1 drivers
v0x5586dc8e0940_11 .net v0x5586dc8e0940 11, 21 0, v0x5586dc71c340_0; 1 drivers
v0x5586dc8e0940_12 .net v0x5586dc8e0940 12, 21 0, v0x5586dc8a07a0_0; 1 drivers
v0x5586dc8e0940_13 .net v0x5586dc8e0940 13, 21 0, v0x5586dc8a4330_0; 1 drivers
v0x5586dc8e0940_14 .net v0x5586dc8e0940 14, 21 0, v0x5586dc8a7f10_0; 1 drivers
v0x5586dc8e0940_15 .net v0x5586dc8e0940 15, 21 0, v0x5586dc8abaf0_0; 1 drivers
v0x5586dc8e0940_16 .net v0x5586dc8e0940 16, 21 0, v0x5586dc8af690_0; 1 drivers
v0x5586dc8e0940_17 .net v0x5586dc8e0940 17, 21 0, v0x5586dc8b3380_0; 1 drivers
v0x5586dc8e0940_18 .net v0x5586dc8e0940 18, 21 0, v0x5586dc8b6f60_0; 1 drivers
v0x5586dc8e0940_19 .net v0x5586dc8e0940 19, 21 0, v0x5586dc8bab40_0; 1 drivers
v0x5586dc8e0940_20 .net v0x5586dc8e0940 20, 21 0, v0x5586dc8c2410_0; 1 drivers
v0x5586dc8e0ae0_0 .net "yout", 17 0, L_0x5586dc91b170;  alias, 1 drivers
v0x5586dc8e0ba0_0 .var "yt1", 17 0;
v0x5586dc8e0c80_0 .net "yw0", 17 0, L_0x5586dc8f49b0;  1 drivers
v0x5586dc8e0d40_0 .net "yw1", 17 0, L_0x5586dc8f5aa0;  1 drivers
v0x5586dc8e0de0_0 .var "z0", 18 0;
v0x5586dc8e0e80_0 .net "zfinal", 22 0, L_0x5586dc91a780;  1 drivers
v0x5586dc8e1330 .array "zn", 21 1;
v0x5586dc8e1330_0 .net v0x5586dc8e1330 0, 22 0, L_0x5586dc8f6330; 1 drivers
v0x5586dc8e1330_1 .net v0x5586dc8e1330 1, 22 0, v0x5586dc7da790_0; 1 drivers
v0x5586dc8e1330_2 .net v0x5586dc8e1330 2, 22 0, v0x5586dc8beac0_0; 1 drivers
v0x5586dc8e1330_3 .net v0x5586dc8e1330 3, 22 0, v0x5586dc8c6280_0; 1 drivers
v0x5586dc8e1330_4 .net v0x5586dc8e1330 4, 22 0, v0x5586dc8c9e60_0; 1 drivers
v0x5586dc8e1330_5 .net v0x5586dc8e1330 5, 22 0, v0x5586dc8cda40_0; 1 drivers
v0x5586dc8e1330_6 .net v0x5586dc8e1330 6, 22 0, v0x5586dc8d1720_0; 1 drivers
v0x5586dc8e1330_7 .net v0x5586dc8e1330 7, 22 0, v0x5586dc8d5300_0; 1 drivers
v0x5586dc8e1330_8 .net v0x5586dc8e1330 8, 22 0, v0x5586dc8d8ee0_0; 1 drivers
v0x5586dc8e1330_9 .net v0x5586dc8e1330 9, 22 0, v0x5586dc8dcb10_0; 1 drivers
v0x5586dc8e1330_10 .net v0x5586dc8e1330 10, 22 0, v0x5586dc84f3b0_0; 1 drivers
v0x5586dc8e1330_11 .net v0x5586dc8e1330 11, 22 0, v0x5586dc6cadb0_0; 1 drivers
v0x5586dc8e1330_12 .net v0x5586dc8e1330 12, 22 0, v0x5586dc8a0a30_0; 1 drivers
v0x5586dc8e1330_13 .net v0x5586dc8e1330 13, 22 0, v0x5586dc8a45c0_0; 1 drivers
v0x5586dc8e1330_14 .net v0x5586dc8e1330 14, 22 0, v0x5586dc8a81a0_0; 1 drivers
v0x5586dc8e1330_15 .net v0x5586dc8e1330 15, 22 0, v0x5586dc8abd80_0; 1 drivers
v0x5586dc8e1330_16 .net v0x5586dc8e1330 16, 22 0, v0x5586dc8af920_0; 1 drivers
v0x5586dc8e1330_17 .net v0x5586dc8e1330 17, 22 0, v0x5586dc8b3610_0; 1 drivers
v0x5586dc8e1330_18 .net v0x5586dc8e1330 18, 22 0, v0x5586dc8b71f0_0; 1 drivers
v0x5586dc8e1330_19 .net v0x5586dc8e1330 19, 22 0, v0x5586dc8badd0_0; 1 drivers
v0x5586dc8e1330_20 .net v0x5586dc8e1330 20, 22 0, v0x5586dc8c26a0_0; 1 drivers
v0x5586dc8e14d0_0 .var "zt1", 18 0;
v0x5586dc8e1570_0 .net "zw0", 18 0, L_0x5586dc8f4de0;  1 drivers
v0x5586dc8e1610_0 .net "zw1", 18 0, L_0x5586dc8f5e30;  1 drivers
L_0x5586dc8e3a50 .part v0x5586dc8df3b0_0, 0, 1;
L_0x5586dc8e3b20 .part v0x5586dc8e0070_0, 17, 1;
L_0x5586dc8e3c40 .part v0x5586dc8dfbe0_0, 18, 1;
L_0x5586dc8e3d10 .part v0x5586dc8dfbe0_0, 17, 1;
L_0x5586dc8e3f70 .functor MUXZ 1, L_0x5586dc8e3e60, L_0x5586dc8e3b20, L_0x5586dc8e3a50, C4<>;
L_0x5586dc8e4100 .part v0x5586dc8df3b0_0, 1, 1;
L_0x5586dc8e4230 .functor MUXZ 1, L_0x5586dc8e3f70, v0x5586dc8deb60_0, L_0x5586dc8e4100, C4<>;
L_0x5586dc8f4b90 .part v0x5586dc8dfbe0_0, 18, 1;
L_0x5586dc8f4d40 .part v0x5586dc8dfbe0_0, 0, 18;
L_0x5586dc8f4de0 .concat [ 18 1 0 0], L_0x5586dc8f4d40, L_0x5586dc8f4c80;
L_0x5586dc8f4ee0 .part v0x5586dc8df110_0, 0, 1;
L_0x5586dc8f4f80 .part v0x5586dc8e05d0_0, 17, 1;
L_0x5586dc8f5100 .part v0x5586dc8e0de0_0, 18, 1;
L_0x5586dc8f51f0 .functor MUXZ 1, L_0x5586dc8f5100, L_0x5586dc8f5090, L_0x5586dc8f4ee0, C4<>;
L_0x5586dc8f5400 .part v0x5586dc8df110_0, 1, 1;
L_0x5586dc8f54f0 .functor MUXZ 1, L_0x5586dc8f51f0, L_0x5586dc8f5020, L_0x5586dc8f5400, C4<>;
L_0x5586dc8f60b0 .concat [ 4 18 0 0], L_0x7fb3b0a6b180, v0x5586dc8e0390_0;
L_0x5586dc8f61a0 .concat [ 4 18 0 0], L_0x7fb3b0a6b1c8, v0x5586dc8e0ba0_0;
L_0x5586dc8f6330 .concat [ 4 19 0 0], L_0x7fb3b0a6b210, v0x5586dc8e14d0_0;
L_0x5586dc91a7f0 .part L_0x5586dc918ec0, 4, 18;
L_0x5586dc8f6290 .part L_0x5586dc918ec0, 3, 1;
L_0x5586dc91a940 .concat [ 1 17 0 0], L_0x5586dc8f6290, L_0x7fb3b0a6b7f8;
L_0x5586dc91aaf0 .arith/sum 18, L_0x5586dc91a7f0, L_0x5586dc91a940;
L_0x5586dc91acf0 .part L_0x5586dc91a710, 4, 18;
L_0x5586dc91aeb0 .part L_0x5586dc91a710, 3, 1;
L_0x5586dc91af50 .concat [ 1 17 0 0], L_0x5586dc91aeb0, L_0x7fb3b0a6b840;
L_0x5586dc91b170 .arith/sum 18, L_0x5586dc91acf0, L_0x5586dc91af50;
L_0x5586dc91b300 .part L_0x5586dc91a780, 4, 19;
L_0x5586dc91b4e0 .part L_0x5586dc91a780, 3, 1;
L_0x5586dc91b580 .concat [ 1 18 0 0], L_0x5586dc91b4e0, L_0x7fb3b0a6b888;
L_0x5586dc91b7c0 .arith/sum 19, L_0x5586dc91b300, L_0x5586dc91b580;
S_0x5586dc7dd430 .scope module, "ax0" "addsubg" 3 41, 4 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc7c5560 .param/l "size" 0 4 4, +C4<00000000000000000000000000010010>;
v0x5586dc85ea80_0 .net *"_ivl_0", 17 0, L_0x5586dc8e4370;  1 drivers
v0x5586dc854830_0 .net *"_ivl_2", 17 0, L_0x5586dc8e4480;  1 drivers
L_0x7fb3b0a6b0a8 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5586dc84a620_0 .net "a", 17 0, L_0x7fb3b0a6b0a8;  1 drivers
v0x5586dc840450_0 .net "b", 17 0, v0x5586dc8e0070_0;  1 drivers
v0x5586dc836660_0 .net "control", 0 0, L_0x5586dc8e4410;  1 drivers
v0x5586dc82c510_0 .net "sum", 17 0, L_0x5586dc8e4570;  alias, 1 drivers
L_0x5586dc8e4370 .arith/sum 18, L_0x7fb3b0a6b0a8, v0x5586dc8e0070_0;
L_0x5586dc8e4480 .arith/sub 18, L_0x7fb3b0a6b0a8, v0x5586dc8e0070_0;
L_0x5586dc8e4570 .functor MUXZ 18, L_0x5586dc8e4480, L_0x5586dc8e4370, L_0x5586dc8e4410, C4<>;
S_0x5586dc7d3520 .scope module, "ax1" "addsubg" 3 59, 4 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc83d250 .param/l "size" 0 4 4, +C4<00000000000000000000000000010010>;
v0x5586dc822400_0 .net *"_ivl_0", 17 0, L_0x5586dc8f5710;  1 drivers
v0x5586dc833240_0 .net *"_ivl_2", 17 0, L_0x5586dc8f5820;  1 drivers
v0x5586dc833320_0 .net "a", 17 0, v0x5586dc8dfda0_0;  1 drivers
v0x5586dc829110_0 .net "b", 17 0, v0x5586dc8e05d0_0;  1 drivers
v0x5586dc8291f0_0 .net "control", 0 0, L_0x5586dc8f54f0;  alias, 1 drivers
v0x5586dc81f090_0 .net "sum", 17 0, L_0x5586dc8f58c0;  alias, 1 drivers
L_0x5586dc8f5710 .arith/sum 18, v0x5586dc8dfda0_0, v0x5586dc8e05d0_0;
L_0x5586dc8f5820 .arith/sub 18, v0x5586dc8dfda0_0, v0x5586dc8e05d0_0;
L_0x5586dc8f58c0 .functor MUXZ 18, L_0x5586dc8f5820, L_0x5586dc8f5710, L_0x5586dc8f54f0, C4<>;
S_0x5586dc7ba050 .scope module, "ay0" "addsubg" 3 42, 4 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc7c9700 .param/l "size" 0 4 4, +C4<00000000000000000000000000010010>;
v0x5586dc888560_0 .net *"_ivl_0", 17 0, L_0x5586dc8f4760;  1 drivers
v0x5586dc888620_0 .net *"_ivl_2", 17 0, L_0x5586dc8f48c0;  1 drivers
L_0x7fb3b0a6b0f0 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5586dc87e210_0 .net "a", 17 0, L_0x7fb3b0a6b0f0;  1 drivers
v0x5586dc87e300_0 .net "b", 17 0, v0x5586dc8e0880_0;  1 drivers
v0x5586dc873f40_0 .net "control", 0 0, L_0x5586dc8f4800;  1 drivers
v0x5586dc869c30_0 .net "sum", 17 0, L_0x5586dc8f49b0;  alias, 1 drivers
L_0x5586dc8f4760 .arith/sum 18, L_0x7fb3b0a6b0f0, v0x5586dc8e0880_0;
L_0x5586dc8f48c0 .arith/sub 18, L_0x7fb3b0a6b0f0, v0x5586dc8e0880_0;
L_0x5586dc8f49b0 .functor MUXZ 18, L_0x5586dc8f48c0, L_0x5586dc8f4760, L_0x5586dc8f4800, C4<>;
S_0x5586dc85f9a0 .scope module, "ay1" "addsubg" 3 60, 4 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc855750 .param/l "size" 0 4 4, +C4<00000000000000000000000000010010>;
v0x5586dc855820_0 .net *"_ivl_0", 17 0, L_0x5586dc8f5960;  1 drivers
v0x5586dc84b540_0 .net *"_ivl_2", 17 0, L_0x5586dc8f5a00;  1 drivers
v0x5586dc84b640_0 .net "a", 17 0, v0x5586dc8e05d0_0;  alias, 1 drivers
v0x5586dc8413a0_0 .net "b", 17 0, v0x5586dc8dfda0_0;  alias, 1 drivers
v0x5586dc841470_0 .net "control", 0 0, L_0x5586dc8f57b0;  1 drivers
v0x5586dc8375f0_0 .net "sum", 17 0, L_0x5586dc8f5aa0;  alias, 1 drivers
L_0x5586dc8f5960 .arith/sum 18, v0x5586dc8e05d0_0, v0x5586dc8dfda0_0;
L_0x5586dc8f5a00 .arith/sub 18, v0x5586dc8e05d0_0, v0x5586dc8dfda0_0;
L_0x5586dc8f5aa0 .functor MUXZ 18, L_0x5586dc8f5a00, L_0x5586dc8f5960, L_0x5586dc8f57b0, C4<>;
S_0x5586dc823320 .scope module, "az1" "addsubg" 3 61, 4 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /OUTPUT 19 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc82d510 .param/l "size" 0 4 4, +C4<000000000000000000000000000010011>;
v0x5586dc819250_0 .net *"_ivl_0", 18 0, L_0x5586dc8f5c80;  1 drivers
v0x5586dc819330_0 .net *"_ivl_2", 18 0, L_0x5586dc8f5d90;  1 drivers
v0x5586dc80f1e0_0 .net "a", 18 0, v0x5586dc8e0de0_0;  1 drivers
L_0x7fb3b0a6b138 .functor BUFT 1, C4<0010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5586dc80f2a0_0 .net "b", 18 0, L_0x7fb3b0a6b138;  1 drivers
v0x5586dc805190_0 .net "control", 0 0, L_0x5586dc8f54f0;  alias, 1 drivers
v0x5586dc7fb160_0 .net "sum", 18 0, L_0x5586dc8f5e30;  alias, 1 drivers
L_0x5586dc8f5c80 .arith/sum 19, v0x5586dc8e0de0_0, L_0x7fb3b0a6b138;
L_0x5586dc8f5d90 .arith/sub 19, v0x5586dc8e0de0_0, L_0x7fb3b0a6b138;
L_0x5586dc8f5e30 .functor MUXZ 19, L_0x5586dc8f5d90, L_0x5586dc8f5c80, L_0x5586dc8f54f0, C4<>;
S_0x5586dc7f1190 .scope module, "cs1" "cstageg" 3 77, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc896fb0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc896ff0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000001>;
P_0x5586dc897030 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc897070 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc8f6560 .functor NOT 1, L_0x5586dc8f64c0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f6970 .functor NOT 1, v0x5586dc7df9d0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f77b0 .functor NOT 1, L_0x5586dc8f69e0, C4<0>, C4<0>, C4<0>;
v0x5586dc7f6680_0 .net *"_ivl_1", 0 0, L_0x5586dc8f6420;  1 drivers
v0x5586dc7f6780_0 .net *"_ivl_11", 0 0, L_0x5586dc8f6840;  1 drivers
v0x5586dc7f9000_0 .net *"_ivl_12", 0 0, L_0x5586dc8f6970;  1 drivers
v0x5586dc7f90c0_0 .net *"_ivl_17", 0 0, L_0x5586dc8f6f30;  1 drivers
v0x5586dc7f5000_0 .net *"_ivl_18", 0 0, L_0x5586dc8f6fd0;  1 drivers
v0x5586dc7e9870_0 .net *"_ivl_21", 20 0, L_0x5586dc8f7110;  1 drivers
v0x5586dc7e9950_0 .net *"_ivl_25", 0 0, L_0x5586dc8f7620;  1 drivers
v0x5586dc7ee4b0_0 .net *"_ivl_26", 0 0, L_0x5586dc8f76c0;  1 drivers
v0x5586dc7ee590_0 .net *"_ivl_29", 20 0, L_0x5586dc8f7820;  1 drivers
v0x5586dc7ec6d0_0 .net *"_ivl_3", 0 0, L_0x5586dc8f64c0;  1 drivers
v0x5586dc7ec7b0_0 .net *"_ivl_4", 0 0, L_0x5586dc8f6560;  1 drivers
v0x5586dc7ef030_0 .net *"_ivl_7", 0 0, L_0x5586dc8f65d0;  1 drivers
L_0x7fb3b0a6b258 .functor BUFT 1, C4<00010010111001000000011>, C4<0>, C4<0>, C4<0>;
v0x5586dc7ef110_0 .net "ain", 22 0, L_0x7fb3b0a6b258;  1 drivers
v0x5586dc7eb140_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc7eb1e0_0 .net "control", 0 0, L_0x5586dc8f69e0;  1 drivers
v0x5586dc7df9d0_0 .var "control_h", 0 0;
v0x5586dc7dfa90_0 .net "control_l", 0 0, L_0x5586dc8f6700;  1 drivers
v0x5586dc7e2830_0 .net "opin", 1 0, v0x5586dc8df1f0_0;  alias, 1 drivers
v0x5586dc7e2910_0 .var "opout", 1 0;
v0x5586dc7e5170_0 .net "xin", 21 0, L_0x5586dc8f60b0;  alias, 1 drivers
v0x5586dc7e5210_0 .var "xout", 21 0;
v0x5586dc7e12a0_0 .net "xv", 21 0, L_0x5586dc8f6d60;  1 drivers
v0x5586dc7e1360_0 .net "yin", 21 0, L_0x5586dc8f61a0;  alias, 1 drivers
v0x5586dc7d5ac0_0 .var "yout", 21 0;
v0x5586dc7d5b80_0 .net "yv", 21 0, L_0x5586dc8f7490;  1 drivers
v0x5586dc7da6c0_0 .net "zin", 22 0, L_0x5586dc8f6330;  alias, 1 drivers
v0x5586dc7da790_0 .var "zout", 22 0;
v0x5586dc7d8920_0 .net "zv", 22 0, L_0x5586dc8f7c60;  1 drivers
E_0x5586dc74e780 .event posedge, v0x5586dc7eb140_0;
L_0x5586dc8f6420 .part v0x5586dc8df1f0_0, 0, 1;
L_0x5586dc8f64c0 .part L_0x5586dc8f61a0, 21, 1;
L_0x5586dc8f65d0 .part L_0x5586dc8f6330, 22, 1;
L_0x5586dc8f6700 .functor MUXZ 1, L_0x5586dc8f65d0, L_0x5586dc8f6560, L_0x5586dc8f6420, C4<>;
L_0x5586dc8f6840 .part v0x5586dc8df1f0_0, 1, 1;
L_0x5586dc8f69e0 .functor MUXZ 1, L_0x5586dc8f6700, L_0x5586dc8f6970, L_0x5586dc8f6840, C4<>;
L_0x5586dc8f6f30 .part L_0x5586dc8f61a0, 21, 1;
L_0x5586dc8f6fd0 .concat [ 1 0 0 0], L_0x5586dc8f6f30;
L_0x5586dc8f7110 .part L_0x5586dc8f61a0, 1, 21;
L_0x5586dc8f71b0 .concat [ 21 1 0 0], L_0x5586dc8f7110, L_0x5586dc8f6fd0;
L_0x5586dc8f7620 .part L_0x5586dc8f60b0, 21, 1;
L_0x5586dc8f76c0 .concat [ 1 0 0 0], L_0x5586dc8f7620;
L_0x5586dc8f7820 .part L_0x5586dc8f60b0, 1, 21;
L_0x5586dc8f78c0 .concat [ 21 1 0 0], L_0x5586dc8f7820, L_0x5586dc8f76c0;
S_0x5586dc811760 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc7f1190;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc816570 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc816670_0 .net *"_ivl_0", 21 0, L_0x5586dc8f6b20;  1 drivers
v0x5586dc814750_0 .net *"_ivl_2", 21 0, L_0x5586dc8f6cc0;  1 drivers
v0x5586dc8170f0_0 .net "a", 21 0, L_0x5586dc8f60b0;  alias, 1 drivers
v0x5586dc8171e0_0 .net "b", 21 0, L_0x5586dc8f71b0;  1 drivers
v0x5586dc813030_0 .net "control", 0 0, L_0x5586dc8f69e0;  alias, 1 drivers
v0x5586dc807710_0 .net "sum", 21 0, L_0x5586dc8f6d60;  alias, 1 drivers
L_0x5586dc8f6b20 .arith/sum 22, L_0x5586dc8f60b0, L_0x5586dc8f71b0;
L_0x5586dc8f6cc0 .arith/sub 22, L_0x5586dc8f60b0, L_0x5586dc8f71b0;
L_0x5586dc8f6d60 .functor MUXZ 22, L_0x5586dc8f6cc0, L_0x5586dc8f6b20, L_0x5586dc8f69e0, C4<>;
S_0x5586dc80c4e0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc7f1190;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc80a6a0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc80a770_0 .net *"_ivl_0", 21 0, L_0x5586dc8f7350;  1 drivers
v0x5586dc80d060_0 .net *"_ivl_2", 21 0, L_0x5586dc8f73f0;  1 drivers
v0x5586dc80d140_0 .net "a", 21 0, L_0x5586dc8f61a0;  alias, 1 drivers
v0x5586dc808fe0_0 .net "b", 21 0, L_0x5586dc8f78c0;  1 drivers
v0x5586dc8090c0_0 .net "control", 0 0, L_0x5586dc8f77b0;  1 drivers
v0x5586dc7fd750_0 .net "sum", 21 0, L_0x5586dc8f7490;  alias, 1 drivers
L_0x5586dc8f7350 .arith/sum 22, L_0x5586dc8f61a0, L_0x5586dc8f78c0;
L_0x5586dc8f73f0 .arith/sub 22, L_0x5586dc8f61a0, L_0x5586dc8f78c0;
L_0x5586dc8f7490 .functor MUXZ 22, L_0x5586dc8f73f0, L_0x5586dc8f7350, L_0x5586dc8f77b0, C4<>;
S_0x5586dc802490 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc7f1190;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8006c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc803080_0 .net *"_ivl_0", 22 0, L_0x5586dc8f7ad0;  1 drivers
v0x5586dc7fefd0_0 .net *"_ivl_2", 22 0, L_0x5586dc8f7bc0;  1 drivers
v0x5586dc7ff0b0_0 .net "a", 22 0, L_0x5586dc8f6330;  alias, 1 drivers
v0x5586dc7f3730_0 .net "b", 22 0, L_0x7fb3b0a6b258;  alias, 1 drivers
v0x5586dc7f37f0_0 .net "control", 0 0, L_0x5586dc8f69e0;  alias, 1 drivers
v0x5586dc7f8480_0 .net "sum", 22 0, L_0x5586dc8f7c60;  alias, 1 drivers
L_0x5586dc8f7ad0 .arith/sum 23, L_0x5586dc8f6330, L_0x7fb3b0a6b258;
L_0x5586dc8f7bc0 .arith/sub 23, L_0x5586dc8f6330, L_0x7fb3b0a6b258;
L_0x5586dc8f7c60 .functor MUXZ 23, L_0x5586dc8f7bc0, L_0x5586dc8f7ad0, L_0x5586dc8f69e0, C4<>;
S_0x5586dc7db240 .scope module, "cs10" "cstageg" 3 86, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc7d73e0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc7d7420 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001010>;
P_0x5586dc7d7460 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc7d74a0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc904650 .functor NOT 1, L_0x5586dc905cf0, C4<0>, C4<0>, C4<0>;
L_0x5586dc906050 .functor NOT 1, v0x5586dc85ae20_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc907200 .functor NOT 1, L_0x5586dc9060c0, C4<0>, C4<0>, C4<0>;
v0x5586dc86db00_0 .net *"_ivl_1", 0 0, L_0x5586dc905c50;  1 drivers
v0x5586dc861f40_0 .net *"_ivl_11", 0 0, L_0x5586dc905f20;  1 drivers
v0x5586dc862020_0 .net *"_ivl_12", 0 0, L_0x5586dc906050;  1 drivers
v0x5586dc866f50_0 .net *"_ivl_17", 0 0, L_0x5586dc906610;  1 drivers
v0x5586dc867030_0 .net *"_ivl_18", 9 0, L_0x5586dc9066b0;  1 drivers
v0x5586dc865060_0 .net *"_ivl_21", 11 0, L_0x5586dc906990;  1 drivers
v0x5586dc867ad0_0 .net *"_ivl_25", 0 0, L_0x5586dc906f60;  1 drivers
v0x5586dc867bb0_0 .net *"_ivl_26", 9 0, L_0x5586dc907000;  1 drivers
v0x5586dc863810_0 .net *"_ivl_29", 11 0, L_0x5586dc907270;  1 drivers
v0x5586dc8638d0_0 .net *"_ivl_3", 0 0, L_0x5586dc905cf0;  1 drivers
v0x5586dc857cf0_0 .net *"_ivl_4", 0 0, L_0x5586dc904650;  1 drivers
v0x5586dc857dd0_0 .net *"_ivl_7", 0 0, L_0x5586dc905d90;  1 drivers
L_0x7fb3b0a6b4e0 .functor BUFT 1, C4<00000000000010100011000>, C4<0>, C4<0>, C4<0>;
v0x5586dc85ccc0_0 .net "ain", 22 0, L_0x7fb3b0a6b4e0;  1 drivers
v0x5586dc85cd80_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc85ad80_0 .net "control", 0 0, L_0x5586dc9060c0;  1 drivers
v0x5586dc85ae20_0 .var "control_h", 0 0;
v0x5586dc85d840_0 .net "control_l", 0 0, L_0x5586dc905e30;  1 drivers
v0x5586dc85d8e0_0 .net "opin", 1 0, v0x5586dc8dc3d0_0;  alias, 1 drivers
v0x5586dc84dae0_0 .var "opout", 1 0;
v0x5586dc84dba0_0 .net "xin", 21 0, v0x5586dc8dc590_0;  alias, 1 drivers
v0x5586dc852a70_0 .var "xout", 21 0;
v0x5586dc852b10_0 .net "xv", 21 0, L_0x5586dc906440;  1 drivers
v0x5586dc850b50_0 .net "yin", 21 0, v0x5586dc8dc850_0;  alias, 1 drivers
v0x5586dc850c20_0 .var "yout", 21 0;
v0x5586dc8535f0_0 .net "yv", 21 0, L_0x5586dc906dd0;  1 drivers
v0x5586dc8536e0_0 .net "zin", 22 0, v0x5586dc8dcb10_0;  alias, 1 drivers
v0x5586dc84f3b0_0 .var "zout", 22 0;
v0x5586dc84f470_0 .net "zv", 22 0, L_0x5586dc907660;  1 drivers
L_0x5586dc905c50 .part v0x5586dc8dc3d0_0, 0, 1;
L_0x5586dc905cf0 .part v0x5586dc8dc850_0, 21, 1;
L_0x5586dc905d90 .part v0x5586dc8dcb10_0, 22, 1;
L_0x5586dc905e30 .functor MUXZ 1, L_0x5586dc905d90, L_0x5586dc904650, L_0x5586dc905c50, C4<>;
L_0x5586dc905f20 .part v0x5586dc8dc3d0_0, 1, 1;
L_0x5586dc9060c0 .functor MUXZ 1, L_0x5586dc905e30, L_0x5586dc906050, L_0x5586dc905f20, C4<>;
L_0x5586dc906610 .part v0x5586dc8dc850_0, 21, 1;
LS_0x5586dc9066b0_0_0 .concat [ 1 1 1 1], L_0x5586dc906610, L_0x5586dc906610, L_0x5586dc906610, L_0x5586dc906610;
LS_0x5586dc9066b0_0_4 .concat [ 1 1 1 1], L_0x5586dc906610, L_0x5586dc906610, L_0x5586dc906610, L_0x5586dc906610;
LS_0x5586dc9066b0_0_8 .concat [ 1 1 0 0], L_0x5586dc906610, L_0x5586dc906610;
L_0x5586dc9066b0 .concat [ 4 4 2 0], LS_0x5586dc9066b0_0_0, LS_0x5586dc9066b0_0_4, LS_0x5586dc9066b0_0_8;
L_0x5586dc906990 .part v0x5586dc8dc850_0, 10, 12;
L_0x5586dc906a30 .concat [ 12 10 0 0], L_0x5586dc906990, L_0x5586dc9066b0;
L_0x5586dc906f60 .part v0x5586dc8dc590_0, 21, 1;
LS_0x5586dc907000_0_0 .concat [ 1 1 1 1], L_0x5586dc906f60, L_0x5586dc906f60, L_0x5586dc906f60, L_0x5586dc906f60;
LS_0x5586dc907000_0_4 .concat [ 1 1 1 1], L_0x5586dc906f60, L_0x5586dc906f60, L_0x5586dc906f60, L_0x5586dc906f60;
LS_0x5586dc907000_0_8 .concat [ 1 1 0 0], L_0x5586dc906f60, L_0x5586dc906f60;
L_0x5586dc907000 .concat [ 4 4 2 0], LS_0x5586dc907000_0_0, LS_0x5586dc907000_0_4, LS_0x5586dc907000_0_8;
L_0x5586dc907270 .part v0x5586dc8dc590_0, 10, 12;
L_0x5586dc907310 .concat [ 12 10 0 0], L_0x5586dc907270, L_0x5586dc907000;
S_0x5586dc8838c0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc7db240;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc886400 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc882080_0 .net *"_ivl_0", 21 0, L_0x5586dc906200;  1 drivers
v0x5586dc882180_0 .net *"_ivl_2", 21 0, L_0x5586dc9063a0;  1 drivers
v0x5586dc7cbbf0_0 .net "a", 21 0, v0x5586dc8dc590_0;  alias, 1 drivers
v0x5586dc7cbcc0_0 .net "b", 21 0, L_0x5586dc906a30;  1 drivers
v0x5586dc7d0860_0 .net "control", 0 0, L_0x5586dc9060c0;  alias, 1 drivers
v0x5586dc7ceac0_0 .net "sum", 21 0, L_0x5586dc906440;  alias, 1 drivers
L_0x5586dc906200 .arith/sum 22, v0x5586dc8dc590_0, L_0x5586dc906a30;
L_0x5586dc9063a0 .arith/sub 22, v0x5586dc8dc590_0, L_0x5586dc906a30;
L_0x5586dc906440 .functor MUXZ 22, L_0x5586dc9063a0, L_0x5586dc906200, L_0x5586dc9060c0, C4<>;
S_0x5586dc7d13c0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc7db240;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc7cd4c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8764a0_0 .net *"_ivl_0", 21 0, L_0x5586dc906b80;  1 drivers
v0x5586dc876580_0 .net *"_ivl_2", 21 0, L_0x5586dc906c20;  1 drivers
v0x5586dc87b530_0 .net "a", 21 0, v0x5586dc8dc850_0;  alias, 1 drivers
v0x5586dc87b600_0 .net "b", 21 0, L_0x5586dc907310;  1 drivers
v0x5586dc879590_0 .net "control", 0 0, L_0x5586dc907200;  1 drivers
v0x5586dc87c0b0_0 .net "sum", 21 0, L_0x5586dc906dd0;  alias, 1 drivers
L_0x5586dc906b80 .arith/sum 22, v0x5586dc8dc850_0, L_0x5586dc907310;
L_0x5586dc906c20 .arith/sub 22, v0x5586dc8dc850_0, L_0x5586dc907310;
L_0x5586dc906dd0 .functor MUXZ 22, L_0x5586dc906c20, L_0x5586dc906b80, L_0x5586dc907200, C4<>;
S_0x5586dc877d70 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc7db240;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc86c1d0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc871220_0 .net *"_ivl_0", 22 0, L_0x5586dc9074d0;  1 drivers
v0x5586dc871300_0 .net *"_ivl_2", 22 0, L_0x5586dc9075c0;  1 drivers
v0x5586dc86f2a0_0 .net "a", 22 0, v0x5586dc8dcb10_0;  alias, 1 drivers
v0x5586dc86f390_0 .net "b", 22 0, L_0x7fb3b0a6b4e0;  alias, 1 drivers
v0x5586dc871da0_0 .net "control", 0 0, L_0x5586dc9060c0;  alias, 1 drivers
v0x5586dc871e90_0 .net "sum", 22 0, L_0x5586dc907660;  alias, 1 drivers
L_0x5586dc9074d0 .arith/sum 23, v0x5586dc8dcb10_0, L_0x7fb3b0a6b4e0;
L_0x5586dc9075c0 .arith/sub 23, v0x5586dc8dcb10_0, L_0x7fb3b0a6b4e0;
L_0x5586dc907660 .functor MUXZ 23, L_0x5586dc9075c0, L_0x5586dc9074d0, L_0x5586dc9060c0, C4<>;
S_0x5586dc848860 .scope module, "cs11" "cstageg" 3 87, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc846960 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8469a0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001011>;
P_0x5586dc8469e0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc846a20 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc9062a0 .functor NOT 1, L_0x5586dc907890, C4<0>, C4<0>, C4<0>;
L_0x5586dc907c80 .functor NOT 1, v0x5586dc88d040_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc908ea0 .functor NOT 1, L_0x5586dc907cf0, C4<0>, C4<0>, C4<0>;
v0x5586dc81e7c0_0 .net *"_ivl_1", 0 0, L_0x5586dc9077f0;  1 drivers
v0x5586dc81e8c0_0 .net *"_ivl_11", 0 0, L_0x5586dc907b50;  1 drivers
v0x5586dc8211c0_0 .net *"_ivl_12", 0 0, L_0x5586dc907c80;  1 drivers
v0x5586dc821280_0 .net *"_ivl_17", 0 0, L_0x5586dc908240;  1 drivers
v0x5586dc81d0c0_0 .net *"_ivl_18", 10 0, L_0x5586dc9082e0;  1 drivers
v0x5586dc7c1cc0_0 .net *"_ivl_21", 10 0, L_0x5586dc9085c0;  1 drivers
v0x5586dc7c1da0_0 .net *"_ivl_25", 0 0, L_0x5586dc908c00;  1 drivers
v0x5586dc7c6940_0 .net *"_ivl_26", 10 0, L_0x5586dc908ca0;  1 drivers
v0x5586dc7c6a20_0 .net *"_ivl_29", 10 0, L_0x5586dc908f10;  1 drivers
v0x5586dc7c4be0_0 .net *"_ivl_3", 0 0, L_0x5586dc907890;  1 drivers
v0x5586dc7c4ca0_0 .net *"_ivl_4", 0 0, L_0x5586dc9062a0;  1 drivers
v0x5586dc7c74c0_0 .net *"_ivl_7", 0 0, L_0x5586dc907930;  1 drivers
L_0x7fb3b0a6b528 .functor BUFT 1, C4<00000000000001010001100>, C4<0>, C4<0>, C4<0>;
v0x5586dc7c75a0_0 .net "ain", 22 0, L_0x7fb3b0a6b528;  1 drivers
v0x5586dc88e4f0_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc88e590_0 .net "control", 0 0, L_0x5586dc907cf0;  1 drivers
v0x5586dc88d040_0 .var "control_h", 0 0;
v0x5586dc88d0e0_0 .net "control_l", 0 0, L_0x5586dc907a60;  1 drivers
v0x5586dc88bcc0_0 .net "opin", 1 0, v0x5586dc84dae0_0;  alias, 1 drivers
v0x5586dc889a90_0 .var "opout", 1 0;
v0x5586dc889b30_0 .net "xin", 21 0, v0x5586dc852a70_0;  alias, 1 drivers
v0x5586dc889c40_0 .var "xout", 21 0;
v0x5586dc71c190_0 .net "xv", 21 0, L_0x5586dc908070;  1 drivers
v0x5586dc71c250_0 .net "yin", 21 0, v0x5586dc850c20_0;  alias, 1 drivers
v0x5586dc71c340_0 .var "yout", 21 0;
v0x5586dc71c420_0 .net "yv", 21 0, L_0x5586dc908a70;  1 drivers
v0x5586dc71c4e0_0 .net "zin", 22 0, v0x5586dc84f3b0_0;  alias, 1 drivers
v0x5586dc6cadb0_0 .var "zout", 22 0;
v0x5586dc6cae90_0 .net "zv", 22 0, L_0x5586dc909370;  1 drivers
L_0x5586dc9077f0 .part v0x5586dc84dae0_0, 0, 1;
L_0x5586dc907890 .part v0x5586dc850c20_0, 21, 1;
L_0x5586dc907930 .part v0x5586dc84f3b0_0, 22, 1;
L_0x5586dc907a60 .functor MUXZ 1, L_0x5586dc907930, L_0x5586dc9062a0, L_0x5586dc9077f0, C4<>;
L_0x5586dc907b50 .part v0x5586dc84dae0_0, 1, 1;
L_0x5586dc907cf0 .functor MUXZ 1, L_0x5586dc907a60, L_0x5586dc907c80, L_0x5586dc907b50, C4<>;
L_0x5586dc908240 .part v0x5586dc850c20_0, 21, 1;
LS_0x5586dc9082e0_0_0 .concat [ 1 1 1 1], L_0x5586dc908240, L_0x5586dc908240, L_0x5586dc908240, L_0x5586dc908240;
LS_0x5586dc9082e0_0_4 .concat [ 1 1 1 1], L_0x5586dc908240, L_0x5586dc908240, L_0x5586dc908240, L_0x5586dc908240;
LS_0x5586dc9082e0_0_8 .concat [ 1 1 1 0], L_0x5586dc908240, L_0x5586dc908240, L_0x5586dc908240;
L_0x5586dc9082e0 .concat [ 4 4 3 0], LS_0x5586dc9082e0_0_0, LS_0x5586dc9082e0_0_4, LS_0x5586dc9082e0_0_8;
L_0x5586dc9085c0 .part v0x5586dc850c20_0, 11, 11;
L_0x5586dc908660 .concat [ 11 11 0 0], L_0x5586dc9085c0, L_0x5586dc9082e0;
L_0x5586dc908c00 .part v0x5586dc852a70_0, 21, 1;
LS_0x5586dc908ca0_0_0 .concat [ 1 1 1 1], L_0x5586dc908c00, L_0x5586dc908c00, L_0x5586dc908c00, L_0x5586dc908c00;
LS_0x5586dc908ca0_0_4 .concat [ 1 1 1 1], L_0x5586dc908c00, L_0x5586dc908c00, L_0x5586dc908c00, L_0x5586dc908c00;
LS_0x5586dc908ca0_0_8 .concat [ 1 1 1 0], L_0x5586dc908c00, L_0x5586dc908c00, L_0x5586dc908c00;
L_0x5586dc908ca0 .concat [ 4 4 3 0], LS_0x5586dc908ca0_0_0, LS_0x5586dc908ca0_0_4, LS_0x5586dc908ca0_0_8;
L_0x5586dc908f10 .part v0x5586dc852a70_0, 11, 11;
L_0x5586dc908fb0 .concat [ 11 11 0 0], L_0x5586dc908f10, L_0x5586dc908ca0;
S_0x5586dc839b20 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc848860;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8452e0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc83e730_0 .net *"_ivl_0", 21 0, L_0x5586dc907e30;  1 drivers
v0x5586dc83c980_0 .net *"_ivl_2", 21 0, L_0x5586dc907fd0;  1 drivers
v0x5586dc83ca60_0 .net "a", 21 0, v0x5586dc852a70_0;  alias, 1 drivers
v0x5586dc83f270_0 .net "b", 21 0, L_0x5586dc908660;  1 drivers
v0x5586dc83f310_0 .net "control", 0 0, L_0x5586dc907cf0;  alias, 1 drivers
v0x5586dc83b460_0 .net "sum", 21 0, L_0x5586dc908070;  alias, 1 drivers
L_0x5586dc907e30 .arith/sum 22, v0x5586dc852a70_0, L_0x5586dc908660;
L_0x5586dc907fd0 .arith/sub 22, v0x5586dc852a70_0, L_0x5586dc908660;
L_0x5586dc908070 .functor MUXZ 22, L_0x5586dc907fd0, L_0x5586dc907e30, L_0x5586dc907cf0, C4<>;
S_0x5586dc8348a0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc848860;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc82fa80 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc832a50_0 .net *"_ivl_0", 21 0, L_0x5586dc9087b0;  1 drivers
v0x5586dc835420_0 .net *"_ivl_2", 21 0, L_0x5586dc9088c0;  1 drivers
v0x5586dc835500_0 .net "a", 21 0, v0x5586dc850c20_0;  alias, 1 drivers
v0x5586dc8312a0_0 .net "b", 21 0, L_0x5586dc908fb0;  1 drivers
v0x5586dc831360_0 .net "control", 0 0, L_0x5586dc908ea0;  1 drivers
v0x5586dc825930_0 .net "sum", 21 0, L_0x5586dc908a70;  alias, 1 drivers
L_0x5586dc9087b0 .arith/sum 22, v0x5586dc850c20_0, L_0x5586dc908fb0;
L_0x5586dc9088c0 .arith/sub 22, v0x5586dc850c20_0, L_0x5586dc908fb0;
L_0x5586dc908a70 .functor MUXZ 22, L_0x5586dc9088c0, L_0x5586dc9087b0, L_0x5586dc908ea0, C4<>;
S_0x5586dc82a750 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc848860;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc828900 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc82b2d0_0 .net *"_ivl_0", 22 0, L_0x5586dc909170;  1 drivers
v0x5586dc82b3b0_0 .net *"_ivl_2", 22 0, L_0x5586dc9092d0;  1 drivers
v0x5586dc8271b0_0 .net "a", 22 0, v0x5586dc84f3b0_0;  alias, 1 drivers
v0x5586dc81b7f0_0 .net "b", 22 0, L_0x7fb3b0a6b528;  alias, 1 drivers
v0x5586dc81b8b0_0 .net "control", 0 0, L_0x5586dc907cf0;  alias, 1 drivers
v0x5586dc820640_0 .net "sum", 22 0, L_0x5586dc909370;  alias, 1 drivers
L_0x5586dc909170 .arith/sum 23, v0x5586dc84f3b0_0, L_0x7fb3b0a6b528;
L_0x5586dc9092d0 .arith/sub 23, v0x5586dc84f3b0_0, L_0x7fb3b0a6b528;
L_0x5586dc909370 .functor MUXZ 23, L_0x5586dc9092d0, L_0x5586dc909170, L_0x5586dc907cf0, C4<>;
S_0x5586dc6cb0d0 .scope module, "cs12" "cstageg" 3 88, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc7451c0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc745200 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001100>;
P_0x5586dc745240 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc745280 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc909210 .functor NOT 1, L_0x5586dc9095a0, C4<0>, C4<0>, C4<0>;
L_0x5586dc909990 .functor NOT 1, v0x5586dc89ffe0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc90abb0 .functor NOT 1, L_0x5586dc909a00, C4<0>, C4<0>, C4<0>;
v0x5586dc89f310_0 .net *"_ivl_1", 0 0, L_0x5586dc909500;  1 drivers
v0x5586dc89f410_0 .net *"_ivl_11", 0 0, L_0x5586dc909860;  1 drivers
v0x5586dc89f4f0_0 .net *"_ivl_12", 0 0, L_0x5586dc909990;  1 drivers
v0x5586dc89f5b0_0 .net *"_ivl_17", 0 0, L_0x5586dc909f50;  1 drivers
v0x5586dc89f690_0 .net *"_ivl_18", 11 0, L_0x5586dc909ff0;  1 drivers
v0x5586dc89f7c0_0 .net *"_ivl_21", 9 0, L_0x5586dc90a2d0;  1 drivers
v0x5586dc89f8a0_0 .net *"_ivl_25", 0 0, L_0x5586dc90a910;  1 drivers
v0x5586dc89f980_0 .net *"_ivl_26", 11 0, L_0x5586dc90a9b0;  1 drivers
v0x5586dc89fa60_0 .net *"_ivl_29", 9 0, L_0x5586dc90ac20;  1 drivers
v0x5586dc89fb40_0 .net *"_ivl_3", 0 0, L_0x5586dc9095a0;  1 drivers
v0x5586dc89fc20_0 .net *"_ivl_4", 0 0, L_0x5586dc909210;  1 drivers
v0x5586dc89fd00_0 .net *"_ivl_7", 0 0, L_0x5586dc909640;  1 drivers
L_0x7fb3b0a6b570 .functor BUFT 1, C4<00000000000000101000110>, C4<0>, C4<0>, C4<0>;
v0x5586dc89fde0_0 .net "ain", 22 0, L_0x7fb3b0a6b570;  1 drivers
v0x5586dc89fea0_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc89ff40_0 .net "control", 0 0, L_0x5586dc909a00;  1 drivers
v0x5586dc89ffe0_0 .var "control_h", 0 0;
v0x5586dc8a0080_0 .net "control_l", 0 0, L_0x5586dc909770;  1 drivers
v0x5586dc8a0250_0 .net "opin", 1 0, v0x5586dc889a90_0;  alias, 1 drivers
v0x5586dc8a0310_0 .var "opout", 1 0;
v0x5586dc8a03d0_0 .net "xin", 21 0, v0x5586dc889c40_0;  alias, 1 drivers
v0x5586dc8a04e0_0 .var "xout", 21 0;
v0x5586dc8a05c0_0 .net "xv", 21 0, L_0x5586dc909d80;  1 drivers
v0x5586dc8a06b0_0 .net "yin", 21 0, v0x5586dc71c340_0;  alias, 1 drivers
v0x5586dc8a07a0_0 .var "yout", 21 0;
v0x5586dc8a0880_0 .net "yv", 21 0, L_0x5586dc90a780;  1 drivers
v0x5586dc8a0940_0 .net "zin", 22 0, v0x5586dc6cadb0_0;  alias, 1 drivers
v0x5586dc8a0a30_0 .var "zout", 22 0;
v0x5586dc8a0b10_0 .net "zv", 22 0, L_0x5586dc90b080;  1 drivers
L_0x5586dc909500 .part v0x5586dc889a90_0, 0, 1;
L_0x5586dc9095a0 .part v0x5586dc71c340_0, 21, 1;
L_0x5586dc909640 .part v0x5586dc6cadb0_0, 22, 1;
L_0x5586dc909770 .functor MUXZ 1, L_0x5586dc909640, L_0x5586dc909210, L_0x5586dc909500, C4<>;
L_0x5586dc909860 .part v0x5586dc889a90_0, 1, 1;
L_0x5586dc909a00 .functor MUXZ 1, L_0x5586dc909770, L_0x5586dc909990, L_0x5586dc909860, C4<>;
L_0x5586dc909f50 .part v0x5586dc71c340_0, 21, 1;
LS_0x5586dc909ff0_0_0 .concat [ 1 1 1 1], L_0x5586dc909f50, L_0x5586dc909f50, L_0x5586dc909f50, L_0x5586dc909f50;
LS_0x5586dc909ff0_0_4 .concat [ 1 1 1 1], L_0x5586dc909f50, L_0x5586dc909f50, L_0x5586dc909f50, L_0x5586dc909f50;
LS_0x5586dc909ff0_0_8 .concat [ 1 1 1 1], L_0x5586dc909f50, L_0x5586dc909f50, L_0x5586dc909f50, L_0x5586dc909f50;
L_0x5586dc909ff0 .concat [ 4 4 4 0], LS_0x5586dc909ff0_0_0, LS_0x5586dc909ff0_0_4, LS_0x5586dc909ff0_0_8;
L_0x5586dc90a2d0 .part v0x5586dc71c340_0, 12, 10;
L_0x5586dc90a370 .concat [ 10 12 0 0], L_0x5586dc90a2d0, L_0x5586dc909ff0;
L_0x5586dc90a910 .part v0x5586dc889c40_0, 21, 1;
LS_0x5586dc90a9b0_0_0 .concat [ 1 1 1 1], L_0x5586dc90a910, L_0x5586dc90a910, L_0x5586dc90a910, L_0x5586dc90a910;
LS_0x5586dc90a9b0_0_4 .concat [ 1 1 1 1], L_0x5586dc90a910, L_0x5586dc90a910, L_0x5586dc90a910, L_0x5586dc90a910;
LS_0x5586dc90a9b0_0_8 .concat [ 1 1 1 1], L_0x5586dc90a910, L_0x5586dc90a910, L_0x5586dc90a910, L_0x5586dc90a910;
L_0x5586dc90a9b0 .concat [ 4 4 4 0], LS_0x5586dc90a9b0_0_0, LS_0x5586dc90a9b0_0_4, LS_0x5586dc90a9b0_0_8;
L_0x5586dc90ac20 .part v0x5586dc889c40_0, 12, 10;
L_0x5586dc90acc0 .concat [ 10 12 0 0], L_0x5586dc90ac20, L_0x5586dc90a9b0;
S_0x5586dc74d630 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc6cb0d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc74d7e0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc74d950_0 .net *"_ivl_0", 21 0, L_0x5586dc909b40;  1 drivers
v0x5586dc74da50_0 .net *"_ivl_2", 21 0, L_0x5586dc909ce0;  1 drivers
v0x5586dc745570_0 .net "a", 21 0, v0x5586dc889c40_0;  alias, 1 drivers
v0x5586dc89ddd0_0 .net "b", 21 0, L_0x5586dc90a370;  1 drivers
v0x5586dc89de70_0 .net "control", 0 0, L_0x5586dc909a00;  alias, 1 drivers
v0x5586dc89df60_0 .net "sum", 21 0, L_0x5586dc909d80;  alias, 1 drivers
L_0x5586dc909b40 .arith/sum 22, v0x5586dc889c40_0, L_0x5586dc90a370;
L_0x5586dc909ce0 .arith/sub 22, v0x5586dc889c40_0, L_0x5586dc90a370;
L_0x5586dc909d80 .functor MUXZ 22, L_0x5586dc909ce0, L_0x5586dc909b40, L_0x5586dc909a00, C4<>;
S_0x5586dc89e0c0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc6cb0d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc89e2c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc89e400_0 .net *"_ivl_0", 21 0, L_0x5586dc90a4c0;  1 drivers
v0x5586dc89e4e0_0 .net *"_ivl_2", 21 0, L_0x5586dc90a5d0;  1 drivers
v0x5586dc89e5c0_0 .net "a", 21 0, v0x5586dc71c340_0;  alias, 1 drivers
v0x5586dc89e6c0_0 .net "b", 21 0, L_0x5586dc90acc0;  1 drivers
v0x5586dc89e780_0 .net "control", 0 0, L_0x5586dc90abb0;  1 drivers
v0x5586dc89e890_0 .net "sum", 21 0, L_0x5586dc90a780;  alias, 1 drivers
L_0x5586dc90a4c0 .arith/sum 22, v0x5586dc71c340_0, L_0x5586dc90acc0;
L_0x5586dc90a5d0 .arith/sub 22, v0x5586dc71c340_0, L_0x5586dc90acc0;
L_0x5586dc90a780 .functor MUXZ 22, L_0x5586dc90a5d0, L_0x5586dc90a4c0, L_0x5586dc90abb0, C4<>;
S_0x5586dc89e9f0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc6cb0d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc89ebd0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc89ed40_0 .net *"_ivl_0", 22 0, L_0x5586dc90ae80;  1 drivers
v0x5586dc89ee20_0 .net *"_ivl_2", 22 0, L_0x5586dc90afe0;  1 drivers
v0x5586dc89ef00_0 .net "a", 22 0, v0x5586dc6cadb0_0;  alias, 1 drivers
v0x5586dc89f000_0 .net "b", 22 0, L_0x7fb3b0a6b570;  alias, 1 drivers
v0x5586dc89f0c0_0 .net "control", 0 0, L_0x5586dc909a00;  alias, 1 drivers
v0x5586dc89f1b0_0 .net "sum", 22 0, L_0x5586dc90b080;  alias, 1 drivers
L_0x5586dc90ae80 .arith/sum 23, v0x5586dc6cadb0_0, L_0x7fb3b0a6b570;
L_0x5586dc90afe0 .arith/sub 23, v0x5586dc6cadb0_0, L_0x7fb3b0a6b570;
L_0x5586dc90b080 .functor MUXZ 23, L_0x5586dc90afe0, L_0x5586dc90ae80, L_0x5586dc909a00, C4<>;
S_0x5586dc8a0d50 .scope module, "cs13" "cstageg" 3 89, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8a0f30 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8a0f70 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001101>;
P_0x5586dc8a0fb0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8a0ff0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc90af20 .functor NOT 1, L_0x5586dc90b2b0, C4<0>, C4<0>, C4<0>;
L_0x5586dc90b6a0 .functor NOT 1, v0x5586dc8a3bf0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc90c8d0 .functor NOT 1, L_0x5586dc90b710, C4<0>, C4<0>, C4<0>;
v0x5586dc8a2f20_0 .net *"_ivl_1", 0 0, L_0x5586dc90b210;  1 drivers
v0x5586dc8a3020_0 .net *"_ivl_11", 0 0, L_0x5586dc90b570;  1 drivers
v0x5586dc8a3100_0 .net *"_ivl_12", 0 0, L_0x5586dc90b6a0;  1 drivers
v0x5586dc8a31c0_0 .net *"_ivl_17", 0 0, L_0x5586dc90bc60;  1 drivers
v0x5586dc8a32a0_0 .net *"_ivl_18", 12 0, L_0x5586dc90bd00;  1 drivers
v0x5586dc8a33d0_0 .net *"_ivl_21", 8 0, L_0x5586dc90bfe0;  1 drivers
v0x5586dc8a34b0_0 .net *"_ivl_25", 0 0, L_0x5586dc90c5b0;  1 drivers
v0x5586dc8a3590_0 .net *"_ivl_26", 12 0, L_0x5586dc90c650;  1 drivers
v0x5586dc8a3670_0 .net *"_ivl_29", 8 0, L_0x5586dc90c940;  1 drivers
v0x5586dc8a3750_0 .net *"_ivl_3", 0 0, L_0x5586dc90b2b0;  1 drivers
v0x5586dc8a3830_0 .net *"_ivl_4", 0 0, L_0x5586dc90af20;  1 drivers
v0x5586dc8a3910_0 .net *"_ivl_7", 0 0, L_0x5586dc90b350;  1 drivers
L_0x7fb3b0a6b5b8 .functor BUFT 1, C4<00000000000000010100011>, C4<0>, C4<0>, C4<0>;
v0x5586dc8a39f0_0 .net "ain", 22 0, L_0x7fb3b0a6b5b8;  1 drivers
v0x5586dc8a3ab0_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8a3b50_0 .net "control", 0 0, L_0x5586dc90b710;  1 drivers
v0x5586dc8a3bf0_0 .var "control_h", 0 0;
v0x5586dc8a3c90_0 .net "control_l", 0 0, L_0x5586dc90b480;  1 drivers
v0x5586dc8a3e60_0 .net "opin", 1 0, v0x5586dc8a0310_0;  alias, 1 drivers
v0x5586dc8a3f20_0 .var "opout", 1 0;
v0x5586dc8a3fe0_0 .net "xin", 21 0, v0x5586dc8a04e0_0;  alias, 1 drivers
v0x5586dc8a40a0_0 .var "xout", 21 0;
v0x5586dc8a4180_0 .net "xv", 21 0, L_0x5586dc90ba90;  1 drivers
v0x5586dc8a4240_0 .net "yin", 21 0, v0x5586dc8a07a0_0;  alias, 1 drivers
v0x5586dc8a4330_0 .var "yout", 21 0;
v0x5586dc8a4410_0 .net "yv", 21 0, L_0x5586dc90c420;  1 drivers
v0x5586dc8a44d0_0 .net "zin", 22 0, v0x5586dc8a0a30_0;  alias, 1 drivers
v0x5586dc8a45c0_0 .var "zout", 22 0;
v0x5586dc8a46a0_0 .net "zv", 22 0, L_0x5586dc90cd30;  1 drivers
L_0x5586dc90b210 .part v0x5586dc8a0310_0, 0, 1;
L_0x5586dc90b2b0 .part v0x5586dc8a07a0_0, 21, 1;
L_0x5586dc90b350 .part v0x5586dc8a0a30_0, 22, 1;
L_0x5586dc90b480 .functor MUXZ 1, L_0x5586dc90b350, L_0x5586dc90af20, L_0x5586dc90b210, C4<>;
L_0x5586dc90b570 .part v0x5586dc8a0310_0, 1, 1;
L_0x5586dc90b710 .functor MUXZ 1, L_0x5586dc90b480, L_0x5586dc90b6a0, L_0x5586dc90b570, C4<>;
L_0x5586dc90bc60 .part v0x5586dc8a07a0_0, 21, 1;
LS_0x5586dc90bd00_0_0 .concat [ 1 1 1 1], L_0x5586dc90bc60, L_0x5586dc90bc60, L_0x5586dc90bc60, L_0x5586dc90bc60;
LS_0x5586dc90bd00_0_4 .concat [ 1 1 1 1], L_0x5586dc90bc60, L_0x5586dc90bc60, L_0x5586dc90bc60, L_0x5586dc90bc60;
LS_0x5586dc90bd00_0_8 .concat [ 1 1 1 1], L_0x5586dc90bc60, L_0x5586dc90bc60, L_0x5586dc90bc60, L_0x5586dc90bc60;
LS_0x5586dc90bd00_0_12 .concat [ 1 0 0 0], L_0x5586dc90bc60;
L_0x5586dc90bd00 .concat [ 4 4 4 1], LS_0x5586dc90bd00_0_0, LS_0x5586dc90bd00_0_4, LS_0x5586dc90bd00_0_8, LS_0x5586dc90bd00_0_12;
L_0x5586dc90bfe0 .part v0x5586dc8a07a0_0, 13, 9;
L_0x5586dc90c080 .concat [ 9 13 0 0], L_0x5586dc90bfe0, L_0x5586dc90bd00;
L_0x5586dc90c5b0 .part v0x5586dc8a04e0_0, 21, 1;
LS_0x5586dc90c650_0_0 .concat [ 1 1 1 1], L_0x5586dc90c5b0, L_0x5586dc90c5b0, L_0x5586dc90c5b0, L_0x5586dc90c5b0;
LS_0x5586dc90c650_0_4 .concat [ 1 1 1 1], L_0x5586dc90c5b0, L_0x5586dc90c5b0, L_0x5586dc90c5b0, L_0x5586dc90c5b0;
LS_0x5586dc90c650_0_8 .concat [ 1 1 1 1], L_0x5586dc90c5b0, L_0x5586dc90c5b0, L_0x5586dc90c5b0, L_0x5586dc90c5b0;
LS_0x5586dc90c650_0_12 .concat [ 1 0 0 0], L_0x5586dc90c5b0;
L_0x5586dc90c650 .concat [ 4 4 4 1], LS_0x5586dc90c650_0_0, LS_0x5586dc90c650_0_4, LS_0x5586dc90c650_0_8, LS_0x5586dc90c650_0_12;
L_0x5586dc90c940 .part v0x5586dc8a04e0_0, 13, 9;
L_0x5586dc90c9e0 .concat [ 9 13 0 0], L_0x5586dc90c940, L_0x5586dc90c650;
S_0x5586dc8a1340 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8a0d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a1540 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8a16b0_0 .net *"_ivl_0", 21 0, L_0x5586dc90b850;  1 drivers
v0x5586dc8a17b0_0 .net *"_ivl_2", 21 0, L_0x5586dc90b9f0;  1 drivers
v0x5586dc8a1890_0 .net "a", 21 0, v0x5586dc8a04e0_0;  alias, 1 drivers
v0x5586dc8a1990_0 .net "b", 21 0, L_0x5586dc90c080;  1 drivers
v0x5586dc8a1a50_0 .net "control", 0 0, L_0x5586dc90b710;  alias, 1 drivers
v0x5586dc8a1b60_0 .net "sum", 21 0, L_0x5586dc90ba90;  alias, 1 drivers
L_0x5586dc90b850 .arith/sum 22, v0x5586dc8a04e0_0, L_0x5586dc90c080;
L_0x5586dc90b9f0 .arith/sub 22, v0x5586dc8a04e0_0, L_0x5586dc90c080;
L_0x5586dc90ba90 .functor MUXZ 22, L_0x5586dc90b9f0, L_0x5586dc90b850, L_0x5586dc90b710, C4<>;
S_0x5586dc8a1cc0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8a0d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a1ec0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8a2000_0 .net *"_ivl_0", 21 0, L_0x5586dc90c1d0;  1 drivers
v0x5586dc8a20e0_0 .net *"_ivl_2", 21 0, L_0x5586dc90c270;  1 drivers
v0x5586dc8a21c0_0 .net "a", 21 0, v0x5586dc8a07a0_0;  alias, 1 drivers
v0x5586dc8a22c0_0 .net "b", 21 0, L_0x5586dc90c9e0;  1 drivers
v0x5586dc8a2380_0 .net "control", 0 0, L_0x5586dc90c8d0;  1 drivers
v0x5586dc8a2490_0 .net "sum", 21 0, L_0x5586dc90c420;  alias, 1 drivers
L_0x5586dc90c1d0 .arith/sum 22, v0x5586dc8a07a0_0, L_0x5586dc90c9e0;
L_0x5586dc90c270 .arith/sub 22, v0x5586dc8a07a0_0, L_0x5586dc90c9e0;
L_0x5586dc90c420 .functor MUXZ 22, L_0x5586dc90c270, L_0x5586dc90c1d0, L_0x5586dc90c8d0, C4<>;
S_0x5586dc8a25f0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8a0d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a27d0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8a2940_0 .net *"_ivl_0", 22 0, L_0x5586dc90cba0;  1 drivers
v0x5586dc8a2a20_0 .net *"_ivl_2", 22 0, L_0x5586dc90cc90;  1 drivers
v0x5586dc8a2b00_0 .net "a", 22 0, v0x5586dc8a0a30_0;  alias, 1 drivers
v0x5586dc8a2c00_0 .net "b", 22 0, L_0x7fb3b0a6b5b8;  alias, 1 drivers
v0x5586dc8a2cc0_0 .net "control", 0 0, L_0x5586dc90b710;  alias, 1 drivers
v0x5586dc8a2db0_0 .net "sum", 22 0, L_0x5586dc90cd30;  alias, 1 drivers
L_0x5586dc90cba0 .arith/sum 23, v0x5586dc8a0a30_0, L_0x7fb3b0a6b5b8;
L_0x5586dc90cc90 .arith/sub 23, v0x5586dc8a0a30_0, L_0x7fb3b0a6b5b8;
L_0x5586dc90cd30 .functor MUXZ 23, L_0x5586dc90cc90, L_0x5586dc90cba0, L_0x5586dc90b710, C4<>;
S_0x5586dc8a48e0 .scope module, "cs14" "cstageg" 3 90, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8a4ac0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8a4b00 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001110>;
P_0x5586dc8a4b40 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8a4b80 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc90b8f0 .functor NOT 1, L_0x5586dc90cf60, C4<0>, C4<0>, C4<0>;
L_0x5586dc90d350 .functor NOT 1, v0x5586dc8a7780_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc90e5a0 .functor NOT 1, L_0x5586dc90d3c0, C4<0>, C4<0>, C4<0>;
v0x5586dc8a6ab0_0 .net *"_ivl_1", 0 0, L_0x5586dc90cec0;  1 drivers
v0x5586dc8a6bb0_0 .net *"_ivl_11", 0 0, L_0x5586dc90d220;  1 drivers
v0x5586dc8a6c90_0 .net *"_ivl_12", 0 0, L_0x5586dc90d350;  1 drivers
v0x5586dc8a6d50_0 .net *"_ivl_17", 0 0, L_0x5586dc90d910;  1 drivers
v0x5586dc8a6e30_0 .net *"_ivl_18", 13 0, L_0x5586dc90d9b0;  1 drivers
v0x5586dc8a6f60_0 .net *"_ivl_21", 7 0, L_0x5586dc90dd10;  1 drivers
v0x5586dc8a7040_0 .net *"_ivl_25", 0 0, L_0x5586dc90e280;  1 drivers
v0x5586dc8a7120_0 .net *"_ivl_26", 13 0, L_0x5586dc90e320;  1 drivers
v0x5586dc8a7200_0 .net *"_ivl_29", 7 0, L_0x5586dc90e610;  1 drivers
v0x5586dc8a72e0_0 .net *"_ivl_3", 0 0, L_0x5586dc90cf60;  1 drivers
v0x5586dc8a73c0_0 .net *"_ivl_4", 0 0, L_0x5586dc90b8f0;  1 drivers
v0x5586dc8a74a0_0 .net *"_ivl_7", 0 0, L_0x5586dc90d000;  1 drivers
L_0x7fb3b0a6b600 .functor BUFT 1, C4<00000000000000001010001>, C4<0>, C4<0>, C4<0>;
v0x5586dc8a7580_0 .net "ain", 22 0, L_0x7fb3b0a6b600;  1 drivers
v0x5586dc8a7640_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8a76e0_0 .net "control", 0 0, L_0x5586dc90d3c0;  1 drivers
v0x5586dc8a7780_0 .var "control_h", 0 0;
v0x5586dc8a7820_0 .net "control_l", 0 0, L_0x5586dc90d130;  1 drivers
v0x5586dc8a79f0_0 .net "opin", 1 0, v0x5586dc8a3f20_0;  alias, 1 drivers
v0x5586dc8a7ab0_0 .var "opout", 1 0;
v0x5586dc8a7b70_0 .net "xin", 21 0, v0x5586dc8a40a0_0;  alias, 1 drivers
v0x5586dc8a7c80_0 .var "xout", 21 0;
v0x5586dc8a7d60_0 .net "xv", 21 0, L_0x5586dc90d740;  1 drivers
v0x5586dc8a7e20_0 .net "yin", 21 0, v0x5586dc8a4330_0;  alias, 1 drivers
v0x5586dc8a7f10_0 .var "yout", 21 0;
v0x5586dc8a7ff0_0 .net "yv", 21 0, L_0x5586dc90e0f0;  1 drivers
v0x5586dc8a80b0_0 .net "zin", 22 0, v0x5586dc8a45c0_0;  alias, 1 drivers
v0x5586dc8a81a0_0 .var "zout", 22 0;
v0x5586dc8a8280_0 .net "zv", 22 0, L_0x5586dc90ea00;  1 drivers
L_0x5586dc90cec0 .part v0x5586dc8a3f20_0, 0, 1;
L_0x5586dc90cf60 .part v0x5586dc8a4330_0, 21, 1;
L_0x5586dc90d000 .part v0x5586dc8a45c0_0, 22, 1;
L_0x5586dc90d130 .functor MUXZ 1, L_0x5586dc90d000, L_0x5586dc90b8f0, L_0x5586dc90cec0, C4<>;
L_0x5586dc90d220 .part v0x5586dc8a3f20_0, 1, 1;
L_0x5586dc90d3c0 .functor MUXZ 1, L_0x5586dc90d130, L_0x5586dc90d350, L_0x5586dc90d220, C4<>;
L_0x5586dc90d910 .part v0x5586dc8a4330_0, 21, 1;
LS_0x5586dc90d9b0_0_0 .concat [ 1 1 1 1], L_0x5586dc90d910, L_0x5586dc90d910, L_0x5586dc90d910, L_0x5586dc90d910;
LS_0x5586dc90d9b0_0_4 .concat [ 1 1 1 1], L_0x5586dc90d910, L_0x5586dc90d910, L_0x5586dc90d910, L_0x5586dc90d910;
LS_0x5586dc90d9b0_0_8 .concat [ 1 1 1 1], L_0x5586dc90d910, L_0x5586dc90d910, L_0x5586dc90d910, L_0x5586dc90d910;
LS_0x5586dc90d9b0_0_12 .concat [ 1 1 0 0], L_0x5586dc90d910, L_0x5586dc90d910;
L_0x5586dc90d9b0 .concat [ 4 4 4 2], LS_0x5586dc90d9b0_0_0, LS_0x5586dc90d9b0_0_4, LS_0x5586dc90d9b0_0_8, LS_0x5586dc90d9b0_0_12;
L_0x5586dc90dd10 .part v0x5586dc8a4330_0, 14, 8;
L_0x5586dc90ddb0 .concat [ 8 14 0 0], L_0x5586dc90dd10, L_0x5586dc90d9b0;
L_0x5586dc90e280 .part v0x5586dc8a40a0_0, 21, 1;
LS_0x5586dc90e320_0_0 .concat [ 1 1 1 1], L_0x5586dc90e280, L_0x5586dc90e280, L_0x5586dc90e280, L_0x5586dc90e280;
LS_0x5586dc90e320_0_4 .concat [ 1 1 1 1], L_0x5586dc90e280, L_0x5586dc90e280, L_0x5586dc90e280, L_0x5586dc90e280;
LS_0x5586dc90e320_0_8 .concat [ 1 1 1 1], L_0x5586dc90e280, L_0x5586dc90e280, L_0x5586dc90e280, L_0x5586dc90e280;
LS_0x5586dc90e320_0_12 .concat [ 1 1 0 0], L_0x5586dc90e280, L_0x5586dc90e280;
L_0x5586dc90e320 .concat [ 4 4 4 2], LS_0x5586dc90e320_0_0, LS_0x5586dc90e320_0_4, LS_0x5586dc90e320_0_8, LS_0x5586dc90e320_0_12;
L_0x5586dc90e610 .part v0x5586dc8a40a0_0, 14, 8;
L_0x5586dc90e6b0 .concat [ 8 14 0 0], L_0x5586dc90e610, L_0x5586dc90e320;
S_0x5586dc8a4ed0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8a48e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a50d0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8a5240_0 .net *"_ivl_0", 21 0, L_0x5586dc90d500;  1 drivers
v0x5586dc8a5340_0 .net *"_ivl_2", 21 0, L_0x5586dc90d6a0;  1 drivers
v0x5586dc8a5420_0 .net "a", 21 0, v0x5586dc8a40a0_0;  alias, 1 drivers
v0x5586dc8a5520_0 .net "b", 21 0, L_0x5586dc90ddb0;  1 drivers
v0x5586dc8a55e0_0 .net "control", 0 0, L_0x5586dc90d3c0;  alias, 1 drivers
v0x5586dc8a56f0_0 .net "sum", 21 0, L_0x5586dc90d740;  alias, 1 drivers
L_0x5586dc90d500 .arith/sum 22, v0x5586dc8a40a0_0, L_0x5586dc90ddb0;
L_0x5586dc90d6a0 .arith/sub 22, v0x5586dc8a40a0_0, L_0x5586dc90ddb0;
L_0x5586dc90d740 .functor MUXZ 22, L_0x5586dc90d6a0, L_0x5586dc90d500, L_0x5586dc90d3c0, C4<>;
S_0x5586dc8a5850 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8a48e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a5a50 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8a5b90_0 .net *"_ivl_0", 21 0, L_0x5586dc90dea0;  1 drivers
v0x5586dc8a5c70_0 .net *"_ivl_2", 21 0, L_0x5586dc90df40;  1 drivers
v0x5586dc8a5d50_0 .net "a", 21 0, v0x5586dc8a4330_0;  alias, 1 drivers
v0x5586dc8a5e50_0 .net "b", 21 0, L_0x5586dc90e6b0;  1 drivers
v0x5586dc8a5f10_0 .net "control", 0 0, L_0x5586dc90e5a0;  1 drivers
v0x5586dc8a6020_0 .net "sum", 21 0, L_0x5586dc90e0f0;  alias, 1 drivers
L_0x5586dc90dea0 .arith/sum 22, v0x5586dc8a4330_0, L_0x5586dc90e6b0;
L_0x5586dc90df40 .arith/sub 22, v0x5586dc8a4330_0, L_0x5586dc90e6b0;
L_0x5586dc90e0f0 .functor MUXZ 22, L_0x5586dc90df40, L_0x5586dc90dea0, L_0x5586dc90e5a0, C4<>;
S_0x5586dc8a6180 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8a48e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a6360 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8a64d0_0 .net *"_ivl_0", 22 0, L_0x5586dc90e870;  1 drivers
v0x5586dc8a65b0_0 .net *"_ivl_2", 22 0, L_0x5586dc90e960;  1 drivers
v0x5586dc8a6690_0 .net "a", 22 0, v0x5586dc8a45c0_0;  alias, 1 drivers
v0x5586dc8a6790_0 .net "b", 22 0, L_0x7fb3b0a6b600;  alias, 1 drivers
v0x5586dc8a6850_0 .net "control", 0 0, L_0x5586dc90d3c0;  alias, 1 drivers
v0x5586dc8a6940_0 .net "sum", 22 0, L_0x5586dc90ea00;  alias, 1 drivers
L_0x5586dc90e870 .arith/sum 23, v0x5586dc8a45c0_0, L_0x7fb3b0a6b600;
L_0x5586dc90e960 .arith/sub 23, v0x5586dc8a45c0_0, L_0x7fb3b0a6b600;
L_0x5586dc90ea00 .functor MUXZ 23, L_0x5586dc90e960, L_0x5586dc90e870, L_0x5586dc90d3c0, C4<>;
S_0x5586dc8a84c0 .scope module, "cs15" "cstageg" 3 91, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8a86a0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8a86e0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001111>;
P_0x5586dc8a8720 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8a8760 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc90d5a0 .functor NOT 1, L_0x5586dc90ec30, C4<0>, C4<0>, C4<0>;
L_0x5586dc90f020 .functor NOT 1, v0x5586dc8ab360_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc910510 .functor NOT 1, L_0x5586dc90f090, C4<0>, C4<0>, C4<0>;
v0x5586dc8aa690_0 .net *"_ivl_1", 0 0, L_0x5586dc90eb90;  1 drivers
v0x5586dc8aa790_0 .net *"_ivl_11", 0 0, L_0x5586dc90eef0;  1 drivers
v0x5586dc8aa870_0 .net *"_ivl_12", 0 0, L_0x5586dc90f020;  1 drivers
v0x5586dc8aa930_0 .net *"_ivl_17", 0 0, L_0x5586dc90f5e0;  1 drivers
v0x5586dc8aaa10_0 .net *"_ivl_18", 14 0, L_0x5586dc90f680;  1 drivers
v0x5586dc8aab40_0 .net *"_ivl_21", 6 0, L_0x5586dc90fc00;  1 drivers
v0x5586dc8aac20_0 .net *"_ivl_25", 0 0, L_0x5586dc910060;  1 drivers
v0x5586dc8aad00_0 .net *"_ivl_26", 14 0, L_0x5586dc910100;  1 drivers
v0x5586dc8aade0_0 .net *"_ivl_29", 6 0, L_0x5586dc910580;  1 drivers
v0x5586dc8aaec0_0 .net *"_ivl_3", 0 0, L_0x5586dc90ec30;  1 drivers
v0x5586dc8aafa0_0 .net *"_ivl_4", 0 0, L_0x5586dc90d5a0;  1 drivers
v0x5586dc8ab080_0 .net *"_ivl_7", 0 0, L_0x5586dc90ecd0;  1 drivers
L_0x7fb3b0a6b648 .functor BUFT 1, C4<00000000000000000101001>, C4<0>, C4<0>, C4<0>;
v0x5586dc8ab160_0 .net "ain", 22 0, L_0x7fb3b0a6b648;  1 drivers
v0x5586dc8ab220_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8ab2c0_0 .net "control", 0 0, L_0x5586dc90f090;  1 drivers
v0x5586dc8ab360_0 .var "control_h", 0 0;
v0x5586dc8ab400_0 .net "control_l", 0 0, L_0x5586dc90ee00;  1 drivers
v0x5586dc8ab5d0_0 .net "opin", 1 0, v0x5586dc8a7ab0_0;  alias, 1 drivers
v0x5586dc8ab690_0 .var "opout", 1 0;
v0x5586dc8ab750_0 .net "xin", 21 0, v0x5586dc8a7c80_0;  alias, 1 drivers
v0x5586dc8ab860_0 .var "xout", 21 0;
v0x5586dc8ab940_0 .net "xv", 21 0, L_0x5586dc90f410;  1 drivers
v0x5586dc8aba00_0 .net "yin", 21 0, v0x5586dc8a7f10_0;  alias, 1 drivers
v0x5586dc8abaf0_0 .var "yout", 21 0;
v0x5586dc8abbd0_0 .net "yv", 21 0, L_0x5586dc90fed0;  1 drivers
v0x5586dc8abc90_0 .net "zin", 22 0, v0x5586dc8a81a0_0;  alias, 1 drivers
v0x5586dc8abd80_0 .var "zout", 22 0;
v0x5586dc8abe60_0 .net "zv", 22 0, L_0x5586dc910970;  1 drivers
L_0x5586dc90eb90 .part v0x5586dc8a7ab0_0, 0, 1;
L_0x5586dc90ec30 .part v0x5586dc8a7f10_0, 21, 1;
L_0x5586dc90ecd0 .part v0x5586dc8a81a0_0, 22, 1;
L_0x5586dc90ee00 .functor MUXZ 1, L_0x5586dc90ecd0, L_0x5586dc90d5a0, L_0x5586dc90eb90, C4<>;
L_0x5586dc90eef0 .part v0x5586dc8a7ab0_0, 1, 1;
L_0x5586dc90f090 .functor MUXZ 1, L_0x5586dc90ee00, L_0x5586dc90f020, L_0x5586dc90eef0, C4<>;
L_0x5586dc90f5e0 .part v0x5586dc8a7f10_0, 21, 1;
LS_0x5586dc90f680_0_0 .concat [ 1 1 1 1], L_0x5586dc90f5e0, L_0x5586dc90f5e0, L_0x5586dc90f5e0, L_0x5586dc90f5e0;
LS_0x5586dc90f680_0_4 .concat [ 1 1 1 1], L_0x5586dc90f5e0, L_0x5586dc90f5e0, L_0x5586dc90f5e0, L_0x5586dc90f5e0;
LS_0x5586dc90f680_0_8 .concat [ 1 1 1 1], L_0x5586dc90f5e0, L_0x5586dc90f5e0, L_0x5586dc90f5e0, L_0x5586dc90f5e0;
LS_0x5586dc90f680_0_12 .concat [ 1 1 1 0], L_0x5586dc90f5e0, L_0x5586dc90f5e0, L_0x5586dc90f5e0;
L_0x5586dc90f680 .concat [ 4 4 4 3], LS_0x5586dc90f680_0_0, LS_0x5586dc90f680_0_4, LS_0x5586dc90f680_0_8, LS_0x5586dc90f680_0_12;
L_0x5586dc90fc00 .part v0x5586dc8a7f10_0, 15, 7;
L_0x5586dc90fca0 .concat [ 7 15 0 0], L_0x5586dc90fc00, L_0x5586dc90f680;
L_0x5586dc910060 .part v0x5586dc8a7c80_0, 21, 1;
LS_0x5586dc910100_0_0 .concat [ 1 1 1 1], L_0x5586dc910060, L_0x5586dc910060, L_0x5586dc910060, L_0x5586dc910060;
LS_0x5586dc910100_0_4 .concat [ 1 1 1 1], L_0x5586dc910060, L_0x5586dc910060, L_0x5586dc910060, L_0x5586dc910060;
LS_0x5586dc910100_0_8 .concat [ 1 1 1 1], L_0x5586dc910060, L_0x5586dc910060, L_0x5586dc910060, L_0x5586dc910060;
LS_0x5586dc910100_0_12 .concat [ 1 1 1 0], L_0x5586dc910060, L_0x5586dc910060, L_0x5586dc910060;
L_0x5586dc910100 .concat [ 4 4 4 3], LS_0x5586dc910100_0_0, LS_0x5586dc910100_0_4, LS_0x5586dc910100_0_8, LS_0x5586dc910100_0_12;
L_0x5586dc910580 .part v0x5586dc8a7c80_0, 15, 7;
L_0x5586dc910620 .concat [ 7 15 0 0], L_0x5586dc910580, L_0x5586dc910100;
S_0x5586dc8a8ab0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8a84c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a8cb0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8a8e20_0 .net *"_ivl_0", 21 0, L_0x5586dc90f1d0;  1 drivers
v0x5586dc8a8f20_0 .net *"_ivl_2", 21 0, L_0x5586dc90f370;  1 drivers
v0x5586dc8a9000_0 .net "a", 21 0, v0x5586dc8a7c80_0;  alias, 1 drivers
v0x5586dc8a9100_0 .net "b", 21 0, L_0x5586dc90fca0;  1 drivers
v0x5586dc8a91c0_0 .net "control", 0 0, L_0x5586dc90f090;  alias, 1 drivers
v0x5586dc8a92d0_0 .net "sum", 21 0, L_0x5586dc90f410;  alias, 1 drivers
L_0x5586dc90f1d0 .arith/sum 22, v0x5586dc8a7c80_0, L_0x5586dc90fca0;
L_0x5586dc90f370 .arith/sub 22, v0x5586dc8a7c80_0, L_0x5586dc90fca0;
L_0x5586dc90f410 .functor MUXZ 22, L_0x5586dc90f370, L_0x5586dc90f1d0, L_0x5586dc90f090, C4<>;
S_0x5586dc8a9430 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8a84c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a9630 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8a9770_0 .net *"_ivl_0", 21 0, L_0x5586dc90fd90;  1 drivers
v0x5586dc8a9850_0 .net *"_ivl_2", 21 0, L_0x5586dc90fe30;  1 drivers
v0x5586dc8a9930_0 .net "a", 21 0, v0x5586dc8a7f10_0;  alias, 1 drivers
v0x5586dc8a9a30_0 .net "b", 21 0, L_0x5586dc910620;  1 drivers
v0x5586dc8a9af0_0 .net "control", 0 0, L_0x5586dc910510;  1 drivers
v0x5586dc8a9c00_0 .net "sum", 21 0, L_0x5586dc90fed0;  alias, 1 drivers
L_0x5586dc90fd90 .arith/sum 22, v0x5586dc8a7f10_0, L_0x5586dc910620;
L_0x5586dc90fe30 .arith/sub 22, v0x5586dc8a7f10_0, L_0x5586dc910620;
L_0x5586dc90fed0 .functor MUXZ 22, L_0x5586dc90fe30, L_0x5586dc90fd90, L_0x5586dc910510, C4<>;
S_0x5586dc8a9d60 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8a84c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8a9f40 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8aa0b0_0 .net *"_ivl_0", 22 0, L_0x5586dc9107e0;  1 drivers
v0x5586dc8aa190_0 .net *"_ivl_2", 22 0, L_0x5586dc9108d0;  1 drivers
v0x5586dc8aa270_0 .net "a", 22 0, v0x5586dc8a81a0_0;  alias, 1 drivers
v0x5586dc8aa370_0 .net "b", 22 0, L_0x7fb3b0a6b648;  alias, 1 drivers
v0x5586dc8aa430_0 .net "control", 0 0, L_0x5586dc90f090;  alias, 1 drivers
v0x5586dc8aa520_0 .net "sum", 22 0, L_0x5586dc910970;  alias, 1 drivers
L_0x5586dc9107e0 .arith/sum 23, v0x5586dc8a81a0_0, L_0x7fb3b0a6b648;
L_0x5586dc9108d0 .arith/sub 23, v0x5586dc8a81a0_0, L_0x7fb3b0a6b648;
L_0x5586dc910970 .functor MUXZ 23, L_0x5586dc9108d0, L_0x5586dc9107e0, L_0x5586dc90f090, C4<>;
S_0x5586dc8ac0a0 .scope module, "cs16" "cstageg" 3 92, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8ac280 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8ac2c0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5586dc8ac300 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8ac340 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc90f270 .functor NOT 1, L_0x5586dc910ba0, C4<0>, C4<0>, C4<0>;
L_0x5586dc911020 .functor NOT 1, v0x5586dc8aef40_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc912400 .functor NOT 1, L_0x5586dc911090, C4<0>, C4<0>, C4<0>;
v0x5586dc8ae270_0 .net *"_ivl_1", 0 0, L_0x5586dc910b00;  1 drivers
v0x5586dc8ae370_0 .net *"_ivl_11", 0 0, L_0x5586dc910ef0;  1 drivers
v0x5586dc8ae450_0 .net *"_ivl_12", 0 0, L_0x5586dc911020;  1 drivers
v0x5586dc8ae510_0 .net *"_ivl_17", 0 0, L_0x5586dc9115e0;  1 drivers
v0x5586dc8ae5f0_0 .net *"_ivl_18", 15 0, L_0x5586dc911680;  1 drivers
v0x5586dc8ae720_0 .net *"_ivl_21", 5 0, L_0x5586dc911af0;  1 drivers
v0x5586dc8ae800_0 .net *"_ivl_25", 0 0, L_0x5586dc911f50;  1 drivers
v0x5586dc8ae8e0_0 .net *"_ivl_26", 15 0, L_0x5586dc911ff0;  1 drivers
v0x5586dc8ae9c0_0 .net *"_ivl_29", 5 0, L_0x5586dc912470;  1 drivers
v0x5586dc8aeaa0_0 .net *"_ivl_3", 0 0, L_0x5586dc910ba0;  1 drivers
v0x5586dc8aeb80_0 .net *"_ivl_4", 0 0, L_0x5586dc90f270;  1 drivers
v0x5586dc8aec60_0 .net *"_ivl_7", 0 0, L_0x5586dc910cd0;  1 drivers
L_0x7fb3b0a6b690 .functor BUFT 1, C4<00000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0x5586dc8aed40_0 .net "ain", 22 0, L_0x7fb3b0a6b690;  1 drivers
v0x5586dc8aee00_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8aeea0_0 .net "control", 0 0, L_0x5586dc911090;  1 drivers
v0x5586dc8aef40_0 .var "control_h", 0 0;
v0x5586dc8aefe0_0 .net "control_l", 0 0, L_0x5586dc910e00;  1 drivers
v0x5586dc8af190_0 .net "opin", 1 0, v0x5586dc8ab690_0;  alias, 1 drivers
v0x5586dc8af230_0 .var "opout", 1 0;
v0x5586dc8af2f0_0 .net "xin", 21 0, v0x5586dc8ab860_0;  alias, 1 drivers
v0x5586dc8af400_0 .var "xout", 21 0;
v0x5586dc8af4e0_0 .net "xv", 21 0, L_0x5586dc911410;  1 drivers
v0x5586dc8af5a0_0 .net "yin", 21 0, v0x5586dc8abaf0_0;  alias, 1 drivers
v0x5586dc8af690_0 .var "yout", 21 0;
v0x5586dc8af770_0 .net "yv", 21 0, L_0x5586dc911dc0;  1 drivers
v0x5586dc8af830_0 .net "zin", 22 0, v0x5586dc8abd80_0;  alias, 1 drivers
v0x5586dc8af920_0 .var "zout", 22 0;
v0x5586dc8afa00_0 .net "zv", 22 0, L_0x5586dc912860;  1 drivers
L_0x5586dc910b00 .part v0x5586dc8ab690_0, 0, 1;
L_0x5586dc910ba0 .part v0x5586dc8abaf0_0, 21, 1;
L_0x5586dc910cd0 .part v0x5586dc8abd80_0, 22, 1;
L_0x5586dc910e00 .functor MUXZ 1, L_0x5586dc910cd0, L_0x5586dc90f270, L_0x5586dc910b00, C4<>;
L_0x5586dc910ef0 .part v0x5586dc8ab690_0, 1, 1;
L_0x5586dc911090 .functor MUXZ 1, L_0x5586dc910e00, L_0x5586dc911020, L_0x5586dc910ef0, C4<>;
L_0x5586dc9115e0 .part v0x5586dc8abaf0_0, 21, 1;
LS_0x5586dc911680_0_0 .concat [ 1 1 1 1], L_0x5586dc9115e0, L_0x5586dc9115e0, L_0x5586dc9115e0, L_0x5586dc9115e0;
LS_0x5586dc911680_0_4 .concat [ 1 1 1 1], L_0x5586dc9115e0, L_0x5586dc9115e0, L_0x5586dc9115e0, L_0x5586dc9115e0;
LS_0x5586dc911680_0_8 .concat [ 1 1 1 1], L_0x5586dc9115e0, L_0x5586dc9115e0, L_0x5586dc9115e0, L_0x5586dc9115e0;
LS_0x5586dc911680_0_12 .concat [ 1 1 1 1], L_0x5586dc9115e0, L_0x5586dc9115e0, L_0x5586dc9115e0, L_0x5586dc9115e0;
L_0x5586dc911680 .concat [ 4 4 4 4], LS_0x5586dc911680_0_0, LS_0x5586dc911680_0_4, LS_0x5586dc911680_0_8, LS_0x5586dc911680_0_12;
L_0x5586dc911af0 .part v0x5586dc8abaf0_0, 16, 6;
L_0x5586dc911b90 .concat [ 6 16 0 0], L_0x5586dc911af0, L_0x5586dc911680;
L_0x5586dc911f50 .part v0x5586dc8ab860_0, 21, 1;
LS_0x5586dc911ff0_0_0 .concat [ 1 1 1 1], L_0x5586dc911f50, L_0x5586dc911f50, L_0x5586dc911f50, L_0x5586dc911f50;
LS_0x5586dc911ff0_0_4 .concat [ 1 1 1 1], L_0x5586dc911f50, L_0x5586dc911f50, L_0x5586dc911f50, L_0x5586dc911f50;
LS_0x5586dc911ff0_0_8 .concat [ 1 1 1 1], L_0x5586dc911f50, L_0x5586dc911f50, L_0x5586dc911f50, L_0x5586dc911f50;
LS_0x5586dc911ff0_0_12 .concat [ 1 1 1 1], L_0x5586dc911f50, L_0x5586dc911f50, L_0x5586dc911f50, L_0x5586dc911f50;
L_0x5586dc911ff0 .concat [ 4 4 4 4], LS_0x5586dc911ff0_0_0, LS_0x5586dc911ff0_0_4, LS_0x5586dc911ff0_0_8, LS_0x5586dc911ff0_0_12;
L_0x5586dc912470 .part v0x5586dc8ab860_0, 16, 6;
L_0x5586dc912510 .concat [ 6 16 0 0], L_0x5586dc912470, L_0x5586dc911ff0;
S_0x5586dc8ac690 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8ac0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8ac890 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8aca00_0 .net *"_ivl_0", 21 0, L_0x5586dc9111d0;  1 drivers
v0x5586dc8acb00_0 .net *"_ivl_2", 21 0, L_0x5586dc911370;  1 drivers
v0x5586dc8acbe0_0 .net "a", 21 0, v0x5586dc8ab860_0;  alias, 1 drivers
v0x5586dc8acce0_0 .net "b", 21 0, L_0x5586dc911b90;  1 drivers
v0x5586dc8acda0_0 .net "control", 0 0, L_0x5586dc911090;  alias, 1 drivers
v0x5586dc8aceb0_0 .net "sum", 21 0, L_0x5586dc911410;  alias, 1 drivers
L_0x5586dc9111d0 .arith/sum 22, v0x5586dc8ab860_0, L_0x5586dc911b90;
L_0x5586dc911370 .arith/sub 22, v0x5586dc8ab860_0, L_0x5586dc911b90;
L_0x5586dc911410 .functor MUXZ 22, L_0x5586dc911370, L_0x5586dc9111d0, L_0x5586dc911090, C4<>;
S_0x5586dc8ad010 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8ac0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8ad210 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8ad350_0 .net *"_ivl_0", 21 0, L_0x5586dc911c80;  1 drivers
v0x5586dc8ad430_0 .net *"_ivl_2", 21 0, L_0x5586dc911d20;  1 drivers
v0x5586dc8ad510_0 .net "a", 21 0, v0x5586dc8abaf0_0;  alias, 1 drivers
v0x5586dc8ad610_0 .net "b", 21 0, L_0x5586dc912510;  1 drivers
v0x5586dc8ad6d0_0 .net "control", 0 0, L_0x5586dc912400;  1 drivers
v0x5586dc8ad7e0_0 .net "sum", 21 0, L_0x5586dc911dc0;  alias, 1 drivers
L_0x5586dc911c80 .arith/sum 22, v0x5586dc8abaf0_0, L_0x5586dc912510;
L_0x5586dc911d20 .arith/sub 22, v0x5586dc8abaf0_0, L_0x5586dc912510;
L_0x5586dc911dc0 .functor MUXZ 22, L_0x5586dc911d20, L_0x5586dc911c80, L_0x5586dc912400, C4<>;
S_0x5586dc8ad940 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8ac0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8adb20 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8adc90_0 .net *"_ivl_0", 22 0, L_0x5586dc9126d0;  1 drivers
v0x5586dc8add70_0 .net *"_ivl_2", 22 0, L_0x5586dc9127c0;  1 drivers
v0x5586dc8ade50_0 .net "a", 22 0, v0x5586dc8abd80_0;  alias, 1 drivers
v0x5586dc8adf50_0 .net "b", 22 0, L_0x7fb3b0a6b690;  alias, 1 drivers
v0x5586dc8ae010_0 .net "control", 0 0, L_0x5586dc911090;  alias, 1 drivers
v0x5586dc8ae100_0 .net "sum", 22 0, L_0x5586dc912860;  alias, 1 drivers
L_0x5586dc9126d0 .arith/sum 23, v0x5586dc8abd80_0, L_0x7fb3b0a6b690;
L_0x5586dc9127c0 .arith/sub 23, v0x5586dc8abd80_0, L_0x7fb3b0a6b690;
L_0x5586dc912860 .functor MUXZ 23, L_0x5586dc9127c0, L_0x5586dc9126d0, L_0x5586dc911090, C4<>;
S_0x5586dc8afc40 .scope module, "cs17" "cstageg" 3 93, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8afe20 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8afe60 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010001>;
P_0x5586dc8afea0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8afee0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc911270 .functor NOT 1, L_0x5586dc912a90, C4<0>, C4<0>, C4<0>;
L_0x5586dc912f10 .functor NOT 1, v0x5586dc8b2bf0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc9143a0 .functor NOT 1, L_0x5586dc912f80, C4<0>, C4<0>, C4<0>;
v0x5586dc8b1e10_0 .net *"_ivl_1", 0 0, L_0x5586dc9129f0;  1 drivers
v0x5586dc8b1f10_0 .net *"_ivl_11", 0 0, L_0x5586dc912de0;  1 drivers
v0x5586dc8b1ff0_0 .net *"_ivl_12", 0 0, L_0x5586dc912f10;  1 drivers
v0x5586dc8b20b0_0 .net *"_ivl_17", 0 0, L_0x5586dc9134d0;  1 drivers
v0x5586dc8b2190_0 .net *"_ivl_18", 16 0, L_0x5586dc913570;  1 drivers
v0x5586dc8b22c0_0 .net *"_ivl_21", 4 0, L_0x5586dc9139f0;  1 drivers
v0x5586dc8b23a0_0 .net *"_ivl_25", 0 0, L_0x5586dc913e50;  1 drivers
v0x5586dc8b2480_0 .net *"_ivl_26", 16 0, L_0x5586dc913ef0;  1 drivers
v0x5586dc8b2560_0 .net *"_ivl_29", 4 0, L_0x5586dc914410;  1 drivers
v0x5586dc8b2640_0 .net *"_ivl_3", 0 0, L_0x5586dc912a90;  1 drivers
v0x5586dc8b2720_0 .net *"_ivl_4", 0 0, L_0x5586dc911270;  1 drivers
v0x5586dc8b2800_0 .net *"_ivl_7", 0 0, L_0x5586dc912bc0;  1 drivers
L_0x7fb3b0a6b6d8 .functor BUFT 1, C4<00000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x5586dc8b28e0_0 .net "ain", 22 0, L_0x7fb3b0a6b6d8;  1 drivers
v0x5586dc8b29a0_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8b2b50_0 .net "control", 0 0, L_0x5586dc912f80;  1 drivers
v0x5586dc8b2bf0_0 .var "control_h", 0 0;
v0x5586dc8b2c90_0 .net "control_l", 0 0, L_0x5586dc912cf0;  1 drivers
v0x5586dc8b2e60_0 .net "opin", 1 0, v0x5586dc8af230_0;  alias, 1 drivers
v0x5586dc8b2f20_0 .var "opout", 1 0;
v0x5586dc8b2fe0_0 .net "xin", 21 0, v0x5586dc8af400_0;  alias, 1 drivers
v0x5586dc8b30f0_0 .var "xout", 21 0;
v0x5586dc8b31d0_0 .net "xv", 21 0, L_0x5586dc913300;  1 drivers
v0x5586dc8b3290_0 .net "yin", 21 0, v0x5586dc8af690_0;  alias, 1 drivers
v0x5586dc8b3380_0 .var "yout", 21 0;
v0x5586dc8b3460_0 .net "yv", 21 0, L_0x5586dc913cc0;  1 drivers
v0x5586dc8b3520_0 .net "zin", 22 0, v0x5586dc8af920_0;  alias, 1 drivers
v0x5586dc8b3610_0 .var "zout", 22 0;
v0x5586dc8b36f0_0 .net "zv", 22 0, L_0x5586dc914800;  1 drivers
L_0x5586dc9129f0 .part v0x5586dc8af230_0, 0, 1;
L_0x5586dc912a90 .part v0x5586dc8af690_0, 21, 1;
L_0x5586dc912bc0 .part v0x5586dc8af920_0, 22, 1;
L_0x5586dc912cf0 .functor MUXZ 1, L_0x5586dc912bc0, L_0x5586dc911270, L_0x5586dc9129f0, C4<>;
L_0x5586dc912de0 .part v0x5586dc8af230_0, 1, 1;
L_0x5586dc912f80 .functor MUXZ 1, L_0x5586dc912cf0, L_0x5586dc912f10, L_0x5586dc912de0, C4<>;
L_0x5586dc9134d0 .part v0x5586dc8af690_0, 21, 1;
LS_0x5586dc913570_0_0 .concat [ 1 1 1 1], L_0x5586dc9134d0, L_0x5586dc9134d0, L_0x5586dc9134d0, L_0x5586dc9134d0;
LS_0x5586dc913570_0_4 .concat [ 1 1 1 1], L_0x5586dc9134d0, L_0x5586dc9134d0, L_0x5586dc9134d0, L_0x5586dc9134d0;
LS_0x5586dc913570_0_8 .concat [ 1 1 1 1], L_0x5586dc9134d0, L_0x5586dc9134d0, L_0x5586dc9134d0, L_0x5586dc9134d0;
LS_0x5586dc913570_0_12 .concat [ 1 1 1 1], L_0x5586dc9134d0, L_0x5586dc9134d0, L_0x5586dc9134d0, L_0x5586dc9134d0;
LS_0x5586dc913570_0_16 .concat [ 1 0 0 0], L_0x5586dc9134d0;
LS_0x5586dc913570_1_0 .concat [ 4 4 4 4], LS_0x5586dc913570_0_0, LS_0x5586dc913570_0_4, LS_0x5586dc913570_0_8, LS_0x5586dc913570_0_12;
LS_0x5586dc913570_1_4 .concat [ 1 0 0 0], LS_0x5586dc913570_0_16;
L_0x5586dc913570 .concat [ 16 1 0 0], LS_0x5586dc913570_1_0, LS_0x5586dc913570_1_4;
L_0x5586dc9139f0 .part v0x5586dc8af690_0, 17, 5;
L_0x5586dc913a90 .concat [ 5 17 0 0], L_0x5586dc9139f0, L_0x5586dc913570;
L_0x5586dc913e50 .part v0x5586dc8af400_0, 21, 1;
LS_0x5586dc913ef0_0_0 .concat [ 1 1 1 1], L_0x5586dc913e50, L_0x5586dc913e50, L_0x5586dc913e50, L_0x5586dc913e50;
LS_0x5586dc913ef0_0_4 .concat [ 1 1 1 1], L_0x5586dc913e50, L_0x5586dc913e50, L_0x5586dc913e50, L_0x5586dc913e50;
LS_0x5586dc913ef0_0_8 .concat [ 1 1 1 1], L_0x5586dc913e50, L_0x5586dc913e50, L_0x5586dc913e50, L_0x5586dc913e50;
LS_0x5586dc913ef0_0_12 .concat [ 1 1 1 1], L_0x5586dc913e50, L_0x5586dc913e50, L_0x5586dc913e50, L_0x5586dc913e50;
LS_0x5586dc913ef0_0_16 .concat [ 1 0 0 0], L_0x5586dc913e50;
LS_0x5586dc913ef0_1_0 .concat [ 4 4 4 4], LS_0x5586dc913ef0_0_0, LS_0x5586dc913ef0_0_4, LS_0x5586dc913ef0_0_8, LS_0x5586dc913ef0_0_12;
LS_0x5586dc913ef0_1_4 .concat [ 1 0 0 0], LS_0x5586dc913ef0_0_16;
L_0x5586dc913ef0 .concat [ 16 1 0 0], LS_0x5586dc913ef0_1_0, LS_0x5586dc913ef0_1_4;
L_0x5586dc914410 .part v0x5586dc8af400_0, 17, 5;
L_0x5586dc9144b0 .concat [ 5 17 0 0], L_0x5586dc914410, L_0x5586dc913ef0;
S_0x5586dc8b0230 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8afc40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b0430 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8b05a0_0 .net *"_ivl_0", 21 0, L_0x5586dc9130c0;  1 drivers
v0x5586dc8b06a0_0 .net *"_ivl_2", 21 0, L_0x5586dc913260;  1 drivers
v0x5586dc8b0780_0 .net "a", 21 0, v0x5586dc8af400_0;  alias, 1 drivers
v0x5586dc8b0880_0 .net "b", 21 0, L_0x5586dc913a90;  1 drivers
v0x5586dc8b0940_0 .net "control", 0 0, L_0x5586dc912f80;  alias, 1 drivers
v0x5586dc8b0a50_0 .net "sum", 21 0, L_0x5586dc913300;  alias, 1 drivers
L_0x5586dc9130c0 .arith/sum 22, v0x5586dc8af400_0, L_0x5586dc913a90;
L_0x5586dc913260 .arith/sub 22, v0x5586dc8af400_0, L_0x5586dc913a90;
L_0x5586dc913300 .functor MUXZ 22, L_0x5586dc913260, L_0x5586dc9130c0, L_0x5586dc912f80, C4<>;
S_0x5586dc8b0bb0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8afc40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b0db0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8b0ef0_0 .net *"_ivl_0", 21 0, L_0x5586dc913b80;  1 drivers
v0x5586dc8b0fd0_0 .net *"_ivl_2", 21 0, L_0x5586dc913c20;  1 drivers
v0x5586dc8b10b0_0 .net "a", 21 0, v0x5586dc8af690_0;  alias, 1 drivers
v0x5586dc8b11b0_0 .net "b", 21 0, L_0x5586dc9144b0;  1 drivers
v0x5586dc8b1270_0 .net "control", 0 0, L_0x5586dc9143a0;  1 drivers
v0x5586dc8b1380_0 .net "sum", 21 0, L_0x5586dc913cc0;  alias, 1 drivers
L_0x5586dc913b80 .arith/sum 22, v0x5586dc8af690_0, L_0x5586dc9144b0;
L_0x5586dc913c20 .arith/sub 22, v0x5586dc8af690_0, L_0x5586dc9144b0;
L_0x5586dc913cc0 .functor MUXZ 22, L_0x5586dc913c20, L_0x5586dc913b80, L_0x5586dc9143a0, C4<>;
S_0x5586dc8b14e0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8afc40;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b16c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8b1830_0 .net *"_ivl_0", 22 0, L_0x5586dc914670;  1 drivers
v0x5586dc8b1910_0 .net *"_ivl_2", 22 0, L_0x5586dc914760;  1 drivers
v0x5586dc8b19f0_0 .net "a", 22 0, v0x5586dc8af920_0;  alias, 1 drivers
v0x5586dc8b1af0_0 .net "b", 22 0, L_0x7fb3b0a6b6d8;  alias, 1 drivers
v0x5586dc8b1bb0_0 .net "control", 0 0, L_0x5586dc912f80;  alias, 1 drivers
v0x5586dc8b1ca0_0 .net "sum", 22 0, L_0x5586dc914800;  alias, 1 drivers
L_0x5586dc914670 .arith/sum 23, v0x5586dc8af920_0, L_0x7fb3b0a6b6d8;
L_0x5586dc914760 .arith/sub 23, v0x5586dc8af920_0, L_0x7fb3b0a6b6d8;
L_0x5586dc914800 .functor MUXZ 23, L_0x5586dc914760, L_0x5586dc914670, L_0x5586dc912f80, C4<>;
S_0x5586dc8b3930 .scope module, "cs18" "cstageg" 3 94, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8b3b10 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8b3b50 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010010>;
P_0x5586dc8b3b90 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8b3bd0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc913160 .functor NOT 1, L_0x5586dc914a30, C4<0>, C4<0>, C4<0>;
L_0x5586dc914e20 .functor NOT 1, v0x5586dc8b67d0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc9162c0 .functor NOT 1, L_0x5586dc914e90, C4<0>, C4<0>, C4<0>;
v0x5586dc8b5b00_0 .net *"_ivl_1", 0 0, L_0x5586dc914990;  1 drivers
v0x5586dc8b5c00_0 .net *"_ivl_11", 0 0, L_0x5586dc914cf0;  1 drivers
v0x5586dc8b5ce0_0 .net *"_ivl_12", 0 0, L_0x5586dc914e20;  1 drivers
v0x5586dc8b5da0_0 .net *"_ivl_17", 0 0, L_0x5586dc915390;  1 drivers
v0x5586dc8b5e80_0 .net *"_ivl_18", 17 0, L_0x5586dc915430;  1 drivers
v0x5586dc8b5fb0_0 .net *"_ivl_21", 3 0, L_0x5586dc9158b0;  1 drivers
v0x5586dc8b6090_0 .net *"_ivl_25", 0 0, L_0x5586dc915d70;  1 drivers
v0x5586dc8b6170_0 .net *"_ivl_26", 17 0, L_0x5586dc915e10;  1 drivers
v0x5586dc8b6250_0 .net *"_ivl_29", 3 0, L_0x5586dc916330;  1 drivers
v0x5586dc8b6330_0 .net *"_ivl_3", 0 0, L_0x5586dc914a30;  1 drivers
v0x5586dc8b6410_0 .net *"_ivl_4", 0 0, L_0x5586dc913160;  1 drivers
v0x5586dc8b64f0_0 .net *"_ivl_7", 0 0, L_0x5586dc914ad0;  1 drivers
L_0x7fb3b0a6b720 .functor BUFT 1, C4<00000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5586dc8b65d0_0 .net "ain", 22 0, L_0x7fb3b0a6b720;  1 drivers
v0x5586dc8b6690_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8b6730_0 .net "control", 0 0, L_0x5586dc914e90;  1 drivers
v0x5586dc8b67d0_0 .var "control_h", 0 0;
v0x5586dc8b6870_0 .net "control_l", 0 0, L_0x5586dc914c00;  1 drivers
v0x5586dc8b6a40_0 .net "opin", 1 0, v0x5586dc8b2f20_0;  alias, 1 drivers
v0x5586dc8b6b00_0 .var "opout", 1 0;
v0x5586dc8b6bc0_0 .net "xin", 21 0, v0x5586dc8b30f0_0;  alias, 1 drivers
v0x5586dc8b6cd0_0 .var "xout", 21 0;
v0x5586dc8b6db0_0 .net "xv", 21 0, L_0x5586dc915210;  1 drivers
v0x5586dc8b6e70_0 .net "yin", 21 0, v0x5586dc8b3380_0;  alias, 1 drivers
v0x5586dc8b6f60_0 .var "yout", 21 0;
v0x5586dc8b7040_0 .net "yv", 21 0, L_0x5586dc915be0;  1 drivers
v0x5586dc8b7100_0 .net "zin", 22 0, v0x5586dc8b3610_0;  alias, 1 drivers
v0x5586dc8b71f0_0 .var "zout", 22 0;
v0x5586dc8b72d0_0 .net "zv", 22 0, L_0x5586dc916720;  1 drivers
L_0x5586dc914990 .part v0x5586dc8b2f20_0, 0, 1;
L_0x5586dc914a30 .part v0x5586dc8b3380_0, 21, 1;
L_0x5586dc914ad0 .part v0x5586dc8b3610_0, 22, 1;
L_0x5586dc914c00 .functor MUXZ 1, L_0x5586dc914ad0, L_0x5586dc913160, L_0x5586dc914990, C4<>;
L_0x5586dc914cf0 .part v0x5586dc8b2f20_0, 1, 1;
L_0x5586dc914e90 .functor MUXZ 1, L_0x5586dc914c00, L_0x5586dc914e20, L_0x5586dc914cf0, C4<>;
L_0x5586dc915390 .part v0x5586dc8b3380_0, 21, 1;
LS_0x5586dc915430_0_0 .concat [ 1 1 1 1], L_0x5586dc915390, L_0x5586dc915390, L_0x5586dc915390, L_0x5586dc915390;
LS_0x5586dc915430_0_4 .concat [ 1 1 1 1], L_0x5586dc915390, L_0x5586dc915390, L_0x5586dc915390, L_0x5586dc915390;
LS_0x5586dc915430_0_8 .concat [ 1 1 1 1], L_0x5586dc915390, L_0x5586dc915390, L_0x5586dc915390, L_0x5586dc915390;
LS_0x5586dc915430_0_12 .concat [ 1 1 1 1], L_0x5586dc915390, L_0x5586dc915390, L_0x5586dc915390, L_0x5586dc915390;
LS_0x5586dc915430_0_16 .concat [ 1 1 0 0], L_0x5586dc915390, L_0x5586dc915390;
LS_0x5586dc915430_1_0 .concat [ 4 4 4 4], LS_0x5586dc915430_0_0, LS_0x5586dc915430_0_4, LS_0x5586dc915430_0_8, LS_0x5586dc915430_0_12;
LS_0x5586dc915430_1_4 .concat [ 2 0 0 0], LS_0x5586dc915430_0_16;
L_0x5586dc915430 .concat [ 16 2 0 0], LS_0x5586dc915430_1_0, LS_0x5586dc915430_1_4;
L_0x5586dc9158b0 .part v0x5586dc8b3380_0, 18, 4;
L_0x5586dc915950 .concat [ 4 18 0 0], L_0x5586dc9158b0, L_0x5586dc915430;
L_0x5586dc915d70 .part v0x5586dc8b30f0_0, 21, 1;
LS_0x5586dc915e10_0_0 .concat [ 1 1 1 1], L_0x5586dc915d70, L_0x5586dc915d70, L_0x5586dc915d70, L_0x5586dc915d70;
LS_0x5586dc915e10_0_4 .concat [ 1 1 1 1], L_0x5586dc915d70, L_0x5586dc915d70, L_0x5586dc915d70, L_0x5586dc915d70;
LS_0x5586dc915e10_0_8 .concat [ 1 1 1 1], L_0x5586dc915d70, L_0x5586dc915d70, L_0x5586dc915d70, L_0x5586dc915d70;
LS_0x5586dc915e10_0_12 .concat [ 1 1 1 1], L_0x5586dc915d70, L_0x5586dc915d70, L_0x5586dc915d70, L_0x5586dc915d70;
LS_0x5586dc915e10_0_16 .concat [ 1 1 0 0], L_0x5586dc915d70, L_0x5586dc915d70;
LS_0x5586dc915e10_1_0 .concat [ 4 4 4 4], LS_0x5586dc915e10_0_0, LS_0x5586dc915e10_0_4, LS_0x5586dc915e10_0_8, LS_0x5586dc915e10_0_12;
LS_0x5586dc915e10_1_4 .concat [ 2 0 0 0], LS_0x5586dc915e10_0_16;
L_0x5586dc915e10 .concat [ 16 2 0 0], LS_0x5586dc915e10_1_0, LS_0x5586dc915e10_1_4;
L_0x5586dc916330 .part v0x5586dc8b30f0_0, 18, 4;
L_0x5586dc9163d0 .concat [ 4 18 0 0], L_0x5586dc916330, L_0x5586dc915e10;
S_0x5586dc8b3f20 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8b3930;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b4120 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8b4290_0 .net *"_ivl_0", 21 0, L_0x5586dc914fd0;  1 drivers
v0x5586dc8b4390_0 .net *"_ivl_2", 21 0, L_0x5586dc915170;  1 drivers
v0x5586dc8b4470_0 .net "a", 21 0, v0x5586dc8b30f0_0;  alias, 1 drivers
v0x5586dc8b4570_0 .net "b", 21 0, L_0x5586dc915950;  1 drivers
v0x5586dc8b4630_0 .net "control", 0 0, L_0x5586dc914e90;  alias, 1 drivers
v0x5586dc8b4740_0 .net "sum", 21 0, L_0x5586dc915210;  alias, 1 drivers
L_0x5586dc914fd0 .arith/sum 22, v0x5586dc8b30f0_0, L_0x5586dc915950;
L_0x5586dc915170 .arith/sub 22, v0x5586dc8b30f0_0, L_0x5586dc915950;
L_0x5586dc915210 .functor MUXZ 22, L_0x5586dc915170, L_0x5586dc914fd0, L_0x5586dc914e90, C4<>;
S_0x5586dc8b48a0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8b3930;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b4aa0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8b4be0_0 .net *"_ivl_0", 21 0, L_0x5586dc915aa0;  1 drivers
v0x5586dc8b4cc0_0 .net *"_ivl_2", 21 0, L_0x5586dc915b40;  1 drivers
v0x5586dc8b4da0_0 .net "a", 21 0, v0x5586dc8b3380_0;  alias, 1 drivers
v0x5586dc8b4ea0_0 .net "b", 21 0, L_0x5586dc9163d0;  1 drivers
v0x5586dc8b4f60_0 .net "control", 0 0, L_0x5586dc9162c0;  1 drivers
v0x5586dc8b5070_0 .net "sum", 21 0, L_0x5586dc915be0;  alias, 1 drivers
L_0x5586dc915aa0 .arith/sum 22, v0x5586dc8b3380_0, L_0x5586dc9163d0;
L_0x5586dc915b40 .arith/sub 22, v0x5586dc8b3380_0, L_0x5586dc9163d0;
L_0x5586dc915be0 .functor MUXZ 22, L_0x5586dc915b40, L_0x5586dc915aa0, L_0x5586dc9162c0, C4<>;
S_0x5586dc8b51d0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8b3930;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b53b0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8b5520_0 .net *"_ivl_0", 22 0, L_0x5586dc916590;  1 drivers
v0x5586dc8b5600_0 .net *"_ivl_2", 22 0, L_0x5586dc916680;  1 drivers
v0x5586dc8b56e0_0 .net "a", 22 0, v0x5586dc8b3610_0;  alias, 1 drivers
v0x5586dc8b57e0_0 .net "b", 22 0, L_0x7fb3b0a6b720;  alias, 1 drivers
v0x5586dc8b58a0_0 .net "control", 0 0, L_0x5586dc914e90;  alias, 1 drivers
v0x5586dc8b5990_0 .net "sum", 22 0, L_0x5586dc916720;  alias, 1 drivers
L_0x5586dc916590 .arith/sum 23, v0x5586dc8b3610_0, L_0x7fb3b0a6b720;
L_0x5586dc916680 .arith/sub 23, v0x5586dc8b3610_0, L_0x7fb3b0a6b720;
L_0x5586dc916720 .functor MUXZ 23, L_0x5586dc916680, L_0x5586dc916590, L_0x5586dc914e90, C4<>;
S_0x5586dc8b7510 .scope module, "cs19" "cstageg" 3 95, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8b76f0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8b7730 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010011>;
P_0x5586dc8b7770 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8b77b0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc915070 .functor NOT 1, L_0x5586dc916950, C4<0>, C4<0>, C4<0>;
L_0x5586dc916d40 .functor NOT 1, v0x5586dc8ba3b0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc9181f0 .functor NOT 1, L_0x5586dc916db0, C4<0>, C4<0>, C4<0>;
v0x5586dc8b96e0_0 .net *"_ivl_1", 0 0, L_0x5586dc9168b0;  1 drivers
v0x5586dc8b97e0_0 .net *"_ivl_11", 0 0, L_0x5586dc916c10;  1 drivers
v0x5586dc8b98c0_0 .net *"_ivl_12", 0 0, L_0x5586dc916d40;  1 drivers
v0x5586dc8b9980_0 .net *"_ivl_17", 0 0, L_0x5586dc917300;  1 drivers
v0x5586dc8b9a60_0 .net *"_ivl_18", 18 0, L_0x5586dc9173a0;  1 drivers
v0x5586dc8b9b90_0 .net *"_ivl_21", 2 0, L_0x5586dc917830;  1 drivers
v0x5586dc8b9c70_0 .net *"_ivl_25", 0 0, L_0x5586dc917c90;  1 drivers
v0x5586dc8b9d50_0 .net *"_ivl_26", 18 0, L_0x5586dc917d30;  1 drivers
v0x5586dc8b9e30_0 .net *"_ivl_29", 2 0, L_0x5586dc918260;  1 drivers
v0x5586dc8b9f10_0 .net *"_ivl_3", 0 0, L_0x5586dc916950;  1 drivers
v0x5586dc8b9ff0_0 .net *"_ivl_4", 0 0, L_0x5586dc915070;  1 drivers
v0x5586dc8ba0d0_0 .net *"_ivl_7", 0 0, L_0x5586dc9169f0;  1 drivers
L_0x7fb3b0a6b768 .functor BUFT 1, C4<00000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5586dc8ba1b0_0 .net "ain", 22 0, L_0x7fb3b0a6b768;  1 drivers
v0x5586dc8ba270_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8ba310_0 .net "control", 0 0, L_0x5586dc916db0;  1 drivers
v0x5586dc8ba3b0_0 .var "control_h", 0 0;
v0x5586dc8ba450_0 .net "control_l", 0 0, L_0x5586dc916b20;  1 drivers
v0x5586dc8ba620_0 .net "opin", 1 0, v0x5586dc8b6b00_0;  alias, 1 drivers
v0x5586dc8ba6e0_0 .var "opout", 1 0;
v0x5586dc8ba7a0_0 .net "xin", 21 0, v0x5586dc8b6cd0_0;  alias, 1 drivers
v0x5586dc8ba8b0_0 .var "xout", 21 0;
v0x5586dc8ba990_0 .net "xv", 21 0, L_0x5586dc917130;  1 drivers
v0x5586dc8baa50_0 .net "yin", 21 0, v0x5586dc8b6f60_0;  alias, 1 drivers
v0x5586dc8bab40_0 .var "yout", 21 0;
v0x5586dc8bac20_0 .net "yv", 21 0, L_0x5586dc917b00;  1 drivers
v0x5586dc8bace0_0 .net "zin", 22 0, v0x5586dc8b71f0_0;  alias, 1 drivers
v0x5586dc8badd0_0 .var "zout", 22 0;
v0x5586dc8baeb0_0 .net "zv", 22 0, L_0x5586dc918650;  1 drivers
L_0x5586dc9168b0 .part v0x5586dc8b6b00_0, 0, 1;
L_0x5586dc916950 .part v0x5586dc8b6f60_0, 21, 1;
L_0x5586dc9169f0 .part v0x5586dc8b71f0_0, 22, 1;
L_0x5586dc916b20 .functor MUXZ 1, L_0x5586dc9169f0, L_0x5586dc915070, L_0x5586dc9168b0, C4<>;
L_0x5586dc916c10 .part v0x5586dc8b6b00_0, 1, 1;
L_0x5586dc916db0 .functor MUXZ 1, L_0x5586dc916b20, L_0x5586dc916d40, L_0x5586dc916c10, C4<>;
L_0x5586dc917300 .part v0x5586dc8b6f60_0, 21, 1;
LS_0x5586dc9173a0_0_0 .concat [ 1 1 1 1], L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300;
LS_0x5586dc9173a0_0_4 .concat [ 1 1 1 1], L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300;
LS_0x5586dc9173a0_0_8 .concat [ 1 1 1 1], L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300;
LS_0x5586dc9173a0_0_12 .concat [ 1 1 1 1], L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300;
LS_0x5586dc9173a0_0_16 .concat [ 1 1 1 0], L_0x5586dc917300, L_0x5586dc917300, L_0x5586dc917300;
LS_0x5586dc9173a0_1_0 .concat [ 4 4 4 4], LS_0x5586dc9173a0_0_0, LS_0x5586dc9173a0_0_4, LS_0x5586dc9173a0_0_8, LS_0x5586dc9173a0_0_12;
LS_0x5586dc9173a0_1_4 .concat [ 3 0 0 0], LS_0x5586dc9173a0_0_16;
L_0x5586dc9173a0 .concat [ 16 3 0 0], LS_0x5586dc9173a0_1_0, LS_0x5586dc9173a0_1_4;
L_0x5586dc917830 .part v0x5586dc8b6f60_0, 19, 3;
L_0x5586dc9178d0 .concat [ 3 19 0 0], L_0x5586dc917830, L_0x5586dc9173a0;
L_0x5586dc917c90 .part v0x5586dc8b6cd0_0, 21, 1;
LS_0x5586dc917d30_0_0 .concat [ 1 1 1 1], L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90;
LS_0x5586dc917d30_0_4 .concat [ 1 1 1 1], L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90;
LS_0x5586dc917d30_0_8 .concat [ 1 1 1 1], L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90;
LS_0x5586dc917d30_0_12 .concat [ 1 1 1 1], L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90;
LS_0x5586dc917d30_0_16 .concat [ 1 1 1 0], L_0x5586dc917c90, L_0x5586dc917c90, L_0x5586dc917c90;
LS_0x5586dc917d30_1_0 .concat [ 4 4 4 4], LS_0x5586dc917d30_0_0, LS_0x5586dc917d30_0_4, LS_0x5586dc917d30_0_8, LS_0x5586dc917d30_0_12;
LS_0x5586dc917d30_1_4 .concat [ 3 0 0 0], LS_0x5586dc917d30_0_16;
L_0x5586dc917d30 .concat [ 16 3 0 0], LS_0x5586dc917d30_1_0, LS_0x5586dc917d30_1_4;
L_0x5586dc918260 .part v0x5586dc8b6cd0_0, 19, 3;
L_0x5586dc918300 .concat [ 3 19 0 0], L_0x5586dc918260, L_0x5586dc917d30;
S_0x5586dc8b7b00 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8b7510;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b7d00 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8b7e70_0 .net *"_ivl_0", 21 0, L_0x5586dc916ef0;  1 drivers
v0x5586dc8b7f70_0 .net *"_ivl_2", 21 0, L_0x5586dc917090;  1 drivers
v0x5586dc8b8050_0 .net "a", 21 0, v0x5586dc8b6cd0_0;  alias, 1 drivers
v0x5586dc8b8150_0 .net "b", 21 0, L_0x5586dc9178d0;  1 drivers
v0x5586dc8b8210_0 .net "control", 0 0, L_0x5586dc916db0;  alias, 1 drivers
v0x5586dc8b8320_0 .net "sum", 21 0, L_0x5586dc917130;  alias, 1 drivers
L_0x5586dc916ef0 .arith/sum 22, v0x5586dc8b6cd0_0, L_0x5586dc9178d0;
L_0x5586dc917090 .arith/sub 22, v0x5586dc8b6cd0_0, L_0x5586dc9178d0;
L_0x5586dc917130 .functor MUXZ 22, L_0x5586dc917090, L_0x5586dc916ef0, L_0x5586dc916db0, C4<>;
S_0x5586dc8b8480 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8b7510;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b8680 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8b87c0_0 .net *"_ivl_0", 21 0, L_0x5586dc9179c0;  1 drivers
v0x5586dc8b88a0_0 .net *"_ivl_2", 21 0, L_0x5586dc917a60;  1 drivers
v0x5586dc8b8980_0 .net "a", 21 0, v0x5586dc8b6f60_0;  alias, 1 drivers
v0x5586dc8b8a80_0 .net "b", 21 0, L_0x5586dc918300;  1 drivers
v0x5586dc8b8b40_0 .net "control", 0 0, L_0x5586dc9181f0;  1 drivers
v0x5586dc8b8c50_0 .net "sum", 21 0, L_0x5586dc917b00;  alias, 1 drivers
L_0x5586dc9179c0 .arith/sum 22, v0x5586dc8b6f60_0, L_0x5586dc918300;
L_0x5586dc917a60 .arith/sub 22, v0x5586dc8b6f60_0, L_0x5586dc918300;
L_0x5586dc917b00 .functor MUXZ 22, L_0x5586dc917a60, L_0x5586dc9179c0, L_0x5586dc9181f0, C4<>;
S_0x5586dc8b8db0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8b7510;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8b8f90 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8b9100_0 .net *"_ivl_0", 22 0, L_0x5586dc9184c0;  1 drivers
v0x5586dc8b91e0_0 .net *"_ivl_2", 22 0, L_0x5586dc9185b0;  1 drivers
v0x5586dc8b92c0_0 .net "a", 22 0, v0x5586dc8b71f0_0;  alias, 1 drivers
v0x5586dc8b93c0_0 .net "b", 22 0, L_0x7fb3b0a6b768;  alias, 1 drivers
v0x5586dc8b9480_0 .net "control", 0 0, L_0x5586dc916db0;  alias, 1 drivers
v0x5586dc8b9570_0 .net "sum", 22 0, L_0x5586dc918650;  alias, 1 drivers
L_0x5586dc9184c0 .arith/sum 23, v0x5586dc8b71f0_0, L_0x7fb3b0a6b768;
L_0x5586dc9185b0 .arith/sub 23, v0x5586dc8b71f0_0, L_0x7fb3b0a6b768;
L_0x5586dc918650 .functor MUXZ 23, L_0x5586dc9185b0, L_0x5586dc9184c0, L_0x5586dc916db0, C4<>;
S_0x5586dc8bb0f0 .scope module, "cs2" "cstageg" 3 78, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8bb3e0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8bb420 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000010>;
P_0x5586dc8bb460 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8bb4a0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc8f6bc0 .functor NOT 1, L_0x5586dc8f7f20, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f8350 .functor NOT 1, v0x5586dc8be0a0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f92a0 .functor NOT 1, L_0x5586dc8f83c0, C4<0>, C4<0>, C4<0>;
v0x5586dc8bd3d0_0 .net *"_ivl_1", 0 0, L_0x5586dc8f7e80;  1 drivers
v0x5586dc8bd4d0_0 .net *"_ivl_11", 0 0, L_0x5586dc8f8220;  1 drivers
v0x5586dc8bd5b0_0 .net *"_ivl_12", 0 0, L_0x5586dc8f8350;  1 drivers
v0x5586dc8bd670_0 .net *"_ivl_17", 0 0, L_0x5586dc8f8910;  1 drivers
v0x5586dc8bd750_0 .net *"_ivl_18", 1 0, L_0x5586dc8f89b0;  1 drivers
v0x5586dc8bd880_0 .net *"_ivl_21", 19 0, L_0x5586dc8f8af0;  1 drivers
v0x5586dc8bd960_0 .net *"_ivl_25", 0 0, L_0x5586dc8f9110;  1 drivers
v0x5586dc8bda40_0 .net *"_ivl_26", 1 0, L_0x5586dc8f91b0;  1 drivers
v0x5586dc8bdb20_0 .net *"_ivl_29", 19 0, L_0x5586dc8f9310;  1 drivers
v0x5586dc8bdc00_0 .net *"_ivl_3", 0 0, L_0x5586dc8f7f20;  1 drivers
v0x5586dc8bdce0_0 .net *"_ivl_4", 0 0, L_0x5586dc8f6bc0;  1 drivers
v0x5586dc8bddc0_0 .net *"_ivl_7", 0 0, L_0x5586dc8f8050;  1 drivers
L_0x7fb3b0a6b2a0 .functor BUFT 1, C4<00001001111110110011100>, C4<0>, C4<0>, C4<0>;
v0x5586dc8bdea0_0 .net "ain", 22 0, L_0x7fb3b0a6b2a0;  1 drivers
v0x5586dc8bdf60_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8be000_0 .net "control", 0 0, L_0x5586dc8f83c0;  1 drivers
v0x5586dc8be0a0_0 .var "control_h", 0 0;
v0x5586dc8be140_0 .net "control_l", 0 0, L_0x5586dc8f8180;  1 drivers
v0x5586dc8be310_0 .net "opin", 1 0, v0x5586dc7e2910_0;  alias, 1 drivers
v0x5586dc8be3d0_0 .var "opout", 1 0;
v0x5586dc8be490_0 .net "xin", 21 0, v0x5586dc7e5210_0;  alias, 1 drivers
v0x5586dc8be5a0_0 .var "xout", 21 0;
v0x5586dc8be680_0 .net "xv", 21 0, L_0x5586dc8f8740;  1 drivers
v0x5586dc8be740_0 .net "yin", 21 0, v0x5586dc7d5ac0_0;  alias, 1 drivers
v0x5586dc8be830_0 .var "yout", 21 0;
v0x5586dc8be910_0 .net "yv", 21 0, L_0x5586dc8f8f80;  1 drivers
v0x5586dc8be9d0_0 .net "zin", 22 0, v0x5586dc7da790_0;  alias, 1 drivers
v0x5586dc8beac0_0 .var "zout", 22 0;
v0x5586dc8beba0_0 .net "zv", 22 0, L_0x5586dc8f9750;  1 drivers
L_0x5586dc8f7e80 .part v0x5586dc7e2910_0, 0, 1;
L_0x5586dc8f7f20 .part v0x5586dc7d5ac0_0, 21, 1;
L_0x5586dc8f8050 .part v0x5586dc7da790_0, 22, 1;
L_0x5586dc8f8180 .functor MUXZ 1, L_0x5586dc8f8050, L_0x5586dc8f6bc0, L_0x5586dc8f7e80, C4<>;
L_0x5586dc8f8220 .part v0x5586dc7e2910_0, 1, 1;
L_0x5586dc8f83c0 .functor MUXZ 1, L_0x5586dc8f8180, L_0x5586dc8f8350, L_0x5586dc8f8220, C4<>;
L_0x5586dc8f8910 .part v0x5586dc7d5ac0_0, 21, 1;
L_0x5586dc8f89b0 .concat [ 1 1 0 0], L_0x5586dc8f8910, L_0x5586dc8f8910;
L_0x5586dc8f8af0 .part v0x5586dc7d5ac0_0, 2, 20;
L_0x5586dc8f8b90 .concat [ 20 2 0 0], L_0x5586dc8f8af0, L_0x5586dc8f89b0;
L_0x5586dc8f9110 .part v0x5586dc7e5210_0, 21, 1;
L_0x5586dc8f91b0 .concat [ 1 1 0 0], L_0x5586dc8f9110, L_0x5586dc8f9110;
L_0x5586dc8f9310 .part v0x5586dc7e5210_0, 2, 20;
L_0x5586dc8f93b0 .concat [ 20 2 0 0], L_0x5586dc8f9310, L_0x5586dc8f91b0;
S_0x5586dc8bb7f0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8bb0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8bb9f0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8bbb60_0 .net *"_ivl_0", 21 0, L_0x5586dc8f8500;  1 drivers
v0x5586dc8bbc60_0 .net *"_ivl_2", 21 0, L_0x5586dc8f86a0;  1 drivers
v0x5586dc8bbd40_0 .net "a", 21 0, v0x5586dc7e5210_0;  alias, 1 drivers
v0x5586dc8bbe40_0 .net "b", 21 0, L_0x5586dc8f8b90;  1 drivers
v0x5586dc8bbf00_0 .net "control", 0 0, L_0x5586dc8f83c0;  alias, 1 drivers
v0x5586dc8bc010_0 .net "sum", 21 0, L_0x5586dc8f8740;  alias, 1 drivers
L_0x5586dc8f8500 .arith/sum 22, v0x5586dc7e5210_0, L_0x5586dc8f8b90;
L_0x5586dc8f86a0 .arith/sub 22, v0x5586dc7e5210_0, L_0x5586dc8f8b90;
L_0x5586dc8f8740 .functor MUXZ 22, L_0x5586dc8f86a0, L_0x5586dc8f8500, L_0x5586dc8f83c0, C4<>;
S_0x5586dc8bc170 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8bb0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8bc370 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8bc4b0_0 .net *"_ivl_0", 21 0, L_0x5586dc8f8d30;  1 drivers
v0x5586dc8bc590_0 .net *"_ivl_2", 21 0, L_0x5586dc8f8dd0;  1 drivers
v0x5586dc8bc670_0 .net "a", 21 0, v0x5586dc7d5ac0_0;  alias, 1 drivers
v0x5586dc8bc770_0 .net "b", 21 0, L_0x5586dc8f93b0;  1 drivers
v0x5586dc8bc830_0 .net "control", 0 0, L_0x5586dc8f92a0;  1 drivers
v0x5586dc8bc940_0 .net "sum", 21 0, L_0x5586dc8f8f80;  alias, 1 drivers
L_0x5586dc8f8d30 .arith/sum 22, v0x5586dc7d5ac0_0, L_0x5586dc8f93b0;
L_0x5586dc8f8dd0 .arith/sub 22, v0x5586dc7d5ac0_0, L_0x5586dc8f93b0;
L_0x5586dc8f8f80 .functor MUXZ 22, L_0x5586dc8f8dd0, L_0x5586dc8f8d30, L_0x5586dc8f92a0, C4<>;
S_0x5586dc8bcaa0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8bb0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8bcc80 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8bcdf0_0 .net *"_ivl_0", 22 0, L_0x5586dc8f95c0;  1 drivers
v0x5586dc8bced0_0 .net *"_ivl_2", 22 0, L_0x5586dc8f96b0;  1 drivers
v0x5586dc8bcfb0_0 .net "a", 22 0, v0x5586dc7da790_0;  alias, 1 drivers
v0x5586dc8bd0b0_0 .net "b", 22 0, L_0x7fb3b0a6b2a0;  alias, 1 drivers
v0x5586dc8bd170_0 .net "control", 0 0, L_0x5586dc8f83c0;  alias, 1 drivers
v0x5586dc8bd260_0 .net "sum", 22 0, L_0x5586dc8f9750;  alias, 1 drivers
L_0x5586dc8f95c0 .arith/sum 23, v0x5586dc7da790_0, L_0x7fb3b0a6b2a0;
L_0x5586dc8f96b0 .arith/sub 23, v0x5586dc7da790_0, L_0x7fb3b0a6b2a0;
L_0x5586dc8f9750 .functor MUXZ 23, L_0x5586dc8f96b0, L_0x5586dc8f95c0, L_0x5586dc8f83c0, C4<>;
S_0x5586dc8bede0 .scope module, "cs20" "cstageg" 3 96, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8befc0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8bf000 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010100>;
P_0x5586dc8bf040 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8bf080 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc916f90 .functor NOT 1, L_0x5586dc918880, C4<0>, C4<0>, C4<0>;
L_0x5586dc918c70 .functor NOT 1, v0x5586dc8c1c80_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc91a120 .functor NOT 1, L_0x5586dc918ce0, C4<0>, C4<0>, C4<0>;
v0x5586dc8c0fb0_0 .net *"_ivl_1", 0 0, L_0x5586dc9187e0;  1 drivers
v0x5586dc8c10b0_0 .net *"_ivl_11", 0 0, L_0x5586dc918b40;  1 drivers
v0x5586dc8c1190_0 .net *"_ivl_12", 0 0, L_0x5586dc918c70;  1 drivers
v0x5586dc8c1250_0 .net *"_ivl_17", 0 0, L_0x5586dc919230;  1 drivers
v0x5586dc8c1330_0 .net *"_ivl_18", 19 0, L_0x5586dc9192d0;  1 drivers
v0x5586dc8c1460_0 .net *"_ivl_21", 1 0, L_0x5586dc919760;  1 drivers
v0x5586dc8c1540_0 .net *"_ivl_25", 0 0, L_0x5586dc919bc0;  1 drivers
v0x5586dc8c1620_0 .net *"_ivl_26", 19 0, L_0x5586dc919c60;  1 drivers
v0x5586dc8c1700_0 .net *"_ivl_29", 1 0, L_0x5586dc91a190;  1 drivers
v0x5586dc8c17e0_0 .net *"_ivl_3", 0 0, L_0x5586dc918880;  1 drivers
v0x5586dc8c18c0_0 .net *"_ivl_4", 0 0, L_0x5586dc916f90;  1 drivers
v0x5586dc8c19a0_0 .net *"_ivl_7", 0 0, L_0x5586dc918920;  1 drivers
L_0x7fb3b0a6b7b0 .functor BUFT 1, C4<00000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5586dc8c1a80_0 .net "ain", 22 0, L_0x7fb3b0a6b7b0;  1 drivers
v0x5586dc8c1b40_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8c1be0_0 .net "control", 0 0, L_0x5586dc918ce0;  1 drivers
v0x5586dc8c1c80_0 .var "control_h", 0 0;
v0x5586dc8c1d20_0 .net "control_l", 0 0, L_0x5586dc918a50;  1 drivers
v0x5586dc8c1ef0_0 .net "opin", 1 0, v0x5586dc8ba6e0_0;  alias, 1 drivers
v0x5586dc8c1fb0_0 .var "opout", 1 0;
v0x5586dc8c2070_0 .net "xin", 21 0, v0x5586dc8ba8b0_0;  alias, 1 drivers
v0x5586dc8c2180_0 .var "xout", 21 0;
v0x5586dc8c2260_0 .net "xv", 21 0, L_0x5586dc919060;  1 drivers
v0x5586dc8c2320_0 .net "yin", 21 0, v0x5586dc8bab40_0;  alias, 1 drivers
v0x5586dc8c2410_0 .var "yout", 21 0;
v0x5586dc8c24f0_0 .net "yv", 21 0, L_0x5586dc919a30;  1 drivers
v0x5586dc8c25b0_0 .net "zin", 22 0, v0x5586dc8badd0_0;  alias, 1 drivers
v0x5586dc8c26a0_0 .var "zout", 22 0;
v0x5586dc8c2780_0 .net "zv", 22 0, L_0x5586dc91a580;  1 drivers
L_0x5586dc9187e0 .part v0x5586dc8ba6e0_0, 0, 1;
L_0x5586dc918880 .part v0x5586dc8bab40_0, 21, 1;
L_0x5586dc918920 .part v0x5586dc8badd0_0, 22, 1;
L_0x5586dc918a50 .functor MUXZ 1, L_0x5586dc918920, L_0x5586dc916f90, L_0x5586dc9187e0, C4<>;
L_0x5586dc918b40 .part v0x5586dc8ba6e0_0, 1, 1;
L_0x5586dc918ce0 .functor MUXZ 1, L_0x5586dc918a50, L_0x5586dc918c70, L_0x5586dc918b40, C4<>;
L_0x5586dc919230 .part v0x5586dc8bab40_0, 21, 1;
LS_0x5586dc9192d0_0_0 .concat [ 1 1 1 1], L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230;
LS_0x5586dc9192d0_0_4 .concat [ 1 1 1 1], L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230;
LS_0x5586dc9192d0_0_8 .concat [ 1 1 1 1], L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230;
LS_0x5586dc9192d0_0_12 .concat [ 1 1 1 1], L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230;
LS_0x5586dc9192d0_0_16 .concat [ 1 1 1 1], L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230, L_0x5586dc919230;
LS_0x5586dc9192d0_1_0 .concat [ 4 4 4 4], LS_0x5586dc9192d0_0_0, LS_0x5586dc9192d0_0_4, LS_0x5586dc9192d0_0_8, LS_0x5586dc9192d0_0_12;
LS_0x5586dc9192d0_1_4 .concat [ 4 0 0 0], LS_0x5586dc9192d0_0_16;
L_0x5586dc9192d0 .concat [ 16 4 0 0], LS_0x5586dc9192d0_1_0, LS_0x5586dc9192d0_1_4;
L_0x5586dc919760 .part v0x5586dc8bab40_0, 20, 2;
L_0x5586dc919800 .concat [ 2 20 0 0], L_0x5586dc919760, L_0x5586dc9192d0;
L_0x5586dc919bc0 .part v0x5586dc8ba8b0_0, 21, 1;
LS_0x5586dc919c60_0_0 .concat [ 1 1 1 1], L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0;
LS_0x5586dc919c60_0_4 .concat [ 1 1 1 1], L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0;
LS_0x5586dc919c60_0_8 .concat [ 1 1 1 1], L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0;
LS_0x5586dc919c60_0_12 .concat [ 1 1 1 1], L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0;
LS_0x5586dc919c60_0_16 .concat [ 1 1 1 1], L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0, L_0x5586dc919bc0;
LS_0x5586dc919c60_1_0 .concat [ 4 4 4 4], LS_0x5586dc919c60_0_0, LS_0x5586dc919c60_0_4, LS_0x5586dc919c60_0_8, LS_0x5586dc919c60_0_12;
LS_0x5586dc919c60_1_4 .concat [ 4 0 0 0], LS_0x5586dc919c60_0_16;
L_0x5586dc919c60 .concat [ 16 4 0 0], LS_0x5586dc919c60_1_0, LS_0x5586dc919c60_1_4;
L_0x5586dc91a190 .part v0x5586dc8ba8b0_0, 20, 2;
L_0x5586dc91a230 .concat [ 2 20 0 0], L_0x5586dc91a190, L_0x5586dc919c60;
S_0x5586dc8bf3d0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8bede0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8bf5d0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8bf740_0 .net *"_ivl_0", 21 0, L_0x5586dc918e20;  1 drivers
v0x5586dc8bf840_0 .net *"_ivl_2", 21 0, L_0x5586dc918fc0;  1 drivers
v0x5586dc8bf920_0 .net "a", 21 0, v0x5586dc8ba8b0_0;  alias, 1 drivers
v0x5586dc8bfa20_0 .net "b", 21 0, L_0x5586dc919800;  1 drivers
v0x5586dc8bfae0_0 .net "control", 0 0, L_0x5586dc918ce0;  alias, 1 drivers
v0x5586dc8bfbf0_0 .net "sum", 21 0, L_0x5586dc919060;  alias, 1 drivers
L_0x5586dc918e20 .arith/sum 22, v0x5586dc8ba8b0_0, L_0x5586dc919800;
L_0x5586dc918fc0 .arith/sub 22, v0x5586dc8ba8b0_0, L_0x5586dc919800;
L_0x5586dc919060 .functor MUXZ 22, L_0x5586dc918fc0, L_0x5586dc918e20, L_0x5586dc918ce0, C4<>;
S_0x5586dc8bfd50 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8bede0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8bff50 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8c0090_0 .net *"_ivl_0", 21 0, L_0x5586dc9198f0;  1 drivers
v0x5586dc8c0170_0 .net *"_ivl_2", 21 0, L_0x5586dc919990;  1 drivers
v0x5586dc8c0250_0 .net "a", 21 0, v0x5586dc8bab40_0;  alias, 1 drivers
v0x5586dc8c0350_0 .net "b", 21 0, L_0x5586dc91a230;  1 drivers
v0x5586dc8c0410_0 .net "control", 0 0, L_0x5586dc91a120;  1 drivers
v0x5586dc8c0520_0 .net "sum", 21 0, L_0x5586dc919a30;  alias, 1 drivers
L_0x5586dc9198f0 .arith/sum 22, v0x5586dc8bab40_0, L_0x5586dc91a230;
L_0x5586dc919990 .arith/sub 22, v0x5586dc8bab40_0, L_0x5586dc91a230;
L_0x5586dc919a30 .functor MUXZ 22, L_0x5586dc919990, L_0x5586dc9198f0, L_0x5586dc91a120, C4<>;
S_0x5586dc8c0680 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8bede0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8c0860 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8c09d0_0 .net *"_ivl_0", 22 0, L_0x5586dc91a3f0;  1 drivers
v0x5586dc8c0ab0_0 .net *"_ivl_2", 22 0, L_0x5586dc91a4e0;  1 drivers
v0x5586dc8c0b90_0 .net "a", 22 0, v0x5586dc8badd0_0;  alias, 1 drivers
v0x5586dc8c0c90_0 .net "b", 22 0, L_0x7fb3b0a6b7b0;  alias, 1 drivers
v0x5586dc8c0d50_0 .net "control", 0 0, L_0x5586dc918ce0;  alias, 1 drivers
v0x5586dc8c0e40_0 .net "sum", 22 0, L_0x5586dc91a580;  alias, 1 drivers
L_0x5586dc91a3f0 .arith/sum 23, v0x5586dc8badd0_0, L_0x7fb3b0a6b7b0;
L_0x5586dc91a4e0 .arith/sub 23, v0x5586dc8badd0_0, L_0x7fb3b0a6b7b0;
L_0x5586dc91a580 .functor MUXZ 23, L_0x5586dc91a4e0, L_0x5586dc91a3f0, L_0x5586dc918ce0, C4<>;
S_0x5586dc8c29c0 .scope module, "cs3" "cstageg" 3 79, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8c2ba0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8c2be0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x5586dc8c2c20 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8c2c60 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc8f85a0 .functor NOT 1, L_0x5586dc8f9980, C4<0>, C4<0>, C4<0>;
L_0x5586dc8f9e00 .functor NOT 1, v0x5586dc8c5860_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8fad90 .functor NOT 1, L_0x5586dc8f9e70, C4<0>, C4<0>, C4<0>;
v0x5586dc8c4b90_0 .net *"_ivl_1", 0 0, L_0x5586dc8f98e0;  1 drivers
v0x5586dc8c4c90_0 .net *"_ivl_11", 0 0, L_0x5586dc8f9cd0;  1 drivers
v0x5586dc8c4d70_0 .net *"_ivl_12", 0 0, L_0x5586dc8f9e00;  1 drivers
v0x5586dc8c4e30_0 .net *"_ivl_17", 0 0, L_0x5586dc8fa3c0;  1 drivers
v0x5586dc8c4f10_0 .net *"_ivl_18", 2 0, L_0x5586dc8fa460;  1 drivers
v0x5586dc8c5040_0 .net *"_ivl_21", 18 0, L_0x5586dc8fa630;  1 drivers
v0x5586dc8c5120_0 .net *"_ivl_25", 0 0, L_0x5586dc8fac00;  1 drivers
v0x5586dc8c5200_0 .net *"_ivl_26", 2 0, L_0x5586dc8faca0;  1 drivers
v0x5586dc8c52e0_0 .net *"_ivl_29", 18 0, L_0x5586dc8fae00;  1 drivers
v0x5586dc8c53c0_0 .net *"_ivl_3", 0 0, L_0x5586dc8f9980;  1 drivers
v0x5586dc8c54a0_0 .net *"_ivl_4", 0 0, L_0x5586dc8f85a0;  1 drivers
v0x5586dc8c5580_0 .net *"_ivl_7", 0 0, L_0x5586dc8f9ab0;  1 drivers
L_0x7fb3b0a6b2e8 .functor BUFT 1, C4<00000101000100010001001>, C4<0>, C4<0>, C4<0>;
v0x5586dc8c5660_0 .net "ain", 22 0, L_0x7fb3b0a6b2e8;  1 drivers
v0x5586dc8c5720_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8c57c0_0 .net "control", 0 0, L_0x5586dc8f9e70;  1 drivers
v0x5586dc8c5860_0 .var "control_h", 0 0;
v0x5586dc8c5900_0 .net "control_l", 0 0, L_0x5586dc8f9be0;  1 drivers
v0x5586dc8c5ad0_0 .net "opin", 1 0, v0x5586dc8be3d0_0;  alias, 1 drivers
v0x5586dc8c5b90_0 .var "opout", 1 0;
v0x5586dc8c5c50_0 .net "xin", 21 0, v0x5586dc8be5a0_0;  alias, 1 drivers
v0x5586dc8c5d60_0 .var "xout", 21 0;
v0x5586dc8c5e40_0 .net "xv", 21 0, L_0x5586dc8fa1f0;  1 drivers
v0x5586dc8c5f00_0 .net "yin", 21 0, v0x5586dc8be830_0;  alias, 1 drivers
v0x5586dc8c5ff0_0 .var "yout", 21 0;
v0x5586dc8c60d0_0 .net "yv", 21 0, L_0x5586dc8faa70;  1 drivers
v0x5586dc8c6190_0 .net "zin", 22 0, v0x5586dc8beac0_0;  alias, 1 drivers
v0x5586dc8c6280_0 .var "zout", 22 0;
v0x5586dc8c6360_0 .net "zv", 22 0, L_0x5586dc8fb1f0;  1 drivers
L_0x5586dc8f98e0 .part v0x5586dc8be3d0_0, 0, 1;
L_0x5586dc8f9980 .part v0x5586dc8be830_0, 21, 1;
L_0x5586dc8f9ab0 .part v0x5586dc8beac0_0, 22, 1;
L_0x5586dc8f9be0 .functor MUXZ 1, L_0x5586dc8f9ab0, L_0x5586dc8f85a0, L_0x5586dc8f98e0, C4<>;
L_0x5586dc8f9cd0 .part v0x5586dc8be3d0_0, 1, 1;
L_0x5586dc8f9e70 .functor MUXZ 1, L_0x5586dc8f9be0, L_0x5586dc8f9e00, L_0x5586dc8f9cd0, C4<>;
L_0x5586dc8fa3c0 .part v0x5586dc8be830_0, 21, 1;
L_0x5586dc8fa460 .concat [ 1 1 1 0], L_0x5586dc8fa3c0, L_0x5586dc8fa3c0, L_0x5586dc8fa3c0;
L_0x5586dc8fa630 .part v0x5586dc8be830_0, 3, 19;
L_0x5586dc8fa6d0 .concat [ 19 3 0 0], L_0x5586dc8fa630, L_0x5586dc8fa460;
L_0x5586dc8fac00 .part v0x5586dc8be5a0_0, 21, 1;
L_0x5586dc8faca0 .concat [ 1 1 1 0], L_0x5586dc8fac00, L_0x5586dc8fac00, L_0x5586dc8fac00;
L_0x5586dc8fae00 .part v0x5586dc8be5a0_0, 3, 19;
L_0x5586dc8faea0 .concat [ 19 3 0 0], L_0x5586dc8fae00, L_0x5586dc8faca0;
S_0x5586dc8c2fb0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8c29c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8c31b0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8c3320_0 .net *"_ivl_0", 21 0, L_0x5586dc8f9fb0;  1 drivers
v0x5586dc8c3420_0 .net *"_ivl_2", 21 0, L_0x5586dc8fa150;  1 drivers
v0x5586dc8c3500_0 .net "a", 21 0, v0x5586dc8be5a0_0;  alias, 1 drivers
v0x5586dc8c3600_0 .net "b", 21 0, L_0x5586dc8fa6d0;  1 drivers
v0x5586dc8c36c0_0 .net "control", 0 0, L_0x5586dc8f9e70;  alias, 1 drivers
v0x5586dc8c37d0_0 .net "sum", 21 0, L_0x5586dc8fa1f0;  alias, 1 drivers
L_0x5586dc8f9fb0 .arith/sum 22, v0x5586dc8be5a0_0, L_0x5586dc8fa6d0;
L_0x5586dc8fa150 .arith/sub 22, v0x5586dc8be5a0_0, L_0x5586dc8fa6d0;
L_0x5586dc8fa1f0 .functor MUXZ 22, L_0x5586dc8fa150, L_0x5586dc8f9fb0, L_0x5586dc8f9e70, C4<>;
S_0x5586dc8c3930 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8c29c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8c3b30 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8c3c70_0 .net *"_ivl_0", 21 0, L_0x5586dc8fa820;  1 drivers
v0x5586dc8c3d50_0 .net *"_ivl_2", 21 0, L_0x5586dc8fa8c0;  1 drivers
v0x5586dc8c3e30_0 .net "a", 21 0, v0x5586dc8be830_0;  alias, 1 drivers
v0x5586dc8c3f30_0 .net "b", 21 0, L_0x5586dc8faea0;  1 drivers
v0x5586dc8c3ff0_0 .net "control", 0 0, L_0x5586dc8fad90;  1 drivers
v0x5586dc8c4100_0 .net "sum", 21 0, L_0x5586dc8faa70;  alias, 1 drivers
L_0x5586dc8fa820 .arith/sum 22, v0x5586dc8be830_0, L_0x5586dc8faea0;
L_0x5586dc8fa8c0 .arith/sub 22, v0x5586dc8be830_0, L_0x5586dc8faea0;
L_0x5586dc8faa70 .functor MUXZ 22, L_0x5586dc8fa8c0, L_0x5586dc8fa820, L_0x5586dc8fad90, C4<>;
S_0x5586dc8c4260 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8c29c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8c4440 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8c45b0_0 .net *"_ivl_0", 22 0, L_0x5586dc8fb060;  1 drivers
v0x5586dc8c4690_0 .net *"_ivl_2", 22 0, L_0x5586dc8fb150;  1 drivers
v0x5586dc8c4770_0 .net "a", 22 0, v0x5586dc8beac0_0;  alias, 1 drivers
v0x5586dc8c4870_0 .net "b", 22 0, L_0x7fb3b0a6b2e8;  alias, 1 drivers
v0x5586dc8c4930_0 .net "control", 0 0, L_0x5586dc8f9e70;  alias, 1 drivers
v0x5586dc8c4a20_0 .net "sum", 22 0, L_0x5586dc8fb1f0;  alias, 1 drivers
L_0x5586dc8fb060 .arith/sum 23, v0x5586dc8beac0_0, L_0x7fb3b0a6b2e8;
L_0x5586dc8fb150 .arith/sub 23, v0x5586dc8beac0_0, L_0x7fb3b0a6b2e8;
L_0x5586dc8fb1f0 .functor MUXZ 23, L_0x5586dc8fb150, L_0x5586dc8fb060, L_0x5586dc8f9e70, C4<>;
S_0x5586dc8c65a0 .scope module, "cs4" "cstageg" 3 80, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8c6780 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8c67c0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000100>;
P_0x5586dc8c6800 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8c6840 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc8fa050 .functor NOT 1, L_0x5586dc8fb4b0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8fb930 .functor NOT 1, v0x5586dc8c9440_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8fc8c0 .functor NOT 1, L_0x5586dc8fb9a0, C4<0>, C4<0>, C4<0>;
v0x5586dc8c8770_0 .net *"_ivl_1", 0 0, L_0x5586dc8fb410;  1 drivers
v0x5586dc8c8870_0 .net *"_ivl_11", 0 0, L_0x5586dc8fb800;  1 drivers
v0x5586dc8c8950_0 .net *"_ivl_12", 0 0, L_0x5586dc8fb930;  1 drivers
v0x5586dc8c8a10_0 .net *"_ivl_17", 0 0, L_0x5586dc8fbef0;  1 drivers
v0x5586dc8c8af0_0 .net *"_ivl_18", 3 0, L_0x5586dc8fbf90;  1 drivers
v0x5586dc8c8c20_0 .net *"_ivl_21", 17 0, L_0x5586dc8fc160;  1 drivers
v0x5586dc8c8d00_0 .net *"_ivl_25", 0 0, L_0x5586dc8fc730;  1 drivers
v0x5586dc8c8de0_0 .net *"_ivl_26", 3 0, L_0x5586dc8fc7d0;  1 drivers
v0x5586dc8c8ec0_0 .net *"_ivl_29", 17 0, L_0x5586dc8fc930;  1 drivers
v0x5586dc8c8fa0_0 .net *"_ivl_3", 0 0, L_0x5586dc8fb4b0;  1 drivers
v0x5586dc8c9080_0 .net *"_ivl_4", 0 0, L_0x5586dc8fa050;  1 drivers
v0x5586dc8c9160_0 .net *"_ivl_7", 0 0, L_0x5586dc8fb5e0;  1 drivers
L_0x7fb3b0a6b330 .functor BUFT 1, C4<00000010100010110000111>, C4<0>, C4<0>, C4<0>;
v0x5586dc8c9240_0 .net "ain", 22 0, L_0x7fb3b0a6b330;  1 drivers
v0x5586dc8c9300_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8c93a0_0 .net "control", 0 0, L_0x5586dc8fb9a0;  1 drivers
v0x5586dc8c9440_0 .var "control_h", 0 0;
v0x5586dc8c94e0_0 .net "control_l", 0 0, L_0x5586dc8fb710;  1 drivers
v0x5586dc8c96b0_0 .net "opin", 1 0, v0x5586dc8c5b90_0;  alias, 1 drivers
v0x5586dc8c9770_0 .var "opout", 1 0;
v0x5586dc8c9830_0 .net "xin", 21 0, v0x5586dc8c5d60_0;  alias, 1 drivers
v0x5586dc8c9940_0 .var "xout", 21 0;
v0x5586dc8c9a20_0 .net "xv", 21 0, L_0x5586dc8fbd20;  1 drivers
v0x5586dc8c9ae0_0 .net "yin", 21 0, v0x5586dc8c5ff0_0;  alias, 1 drivers
v0x5586dc8c9bd0_0 .var "yout", 21 0;
v0x5586dc8c9cb0_0 .net "yv", 21 0, L_0x5586dc8fc5a0;  1 drivers
v0x5586dc8c9d70_0 .net "zin", 22 0, v0x5586dc8c6280_0;  alias, 1 drivers
v0x5586dc8c9e60_0 .var "zout", 22 0;
v0x5586dc8c9f40_0 .net "zv", 22 0, L_0x5586dc8fcd20;  1 drivers
L_0x5586dc8fb410 .part v0x5586dc8c5b90_0, 0, 1;
L_0x5586dc8fb4b0 .part v0x5586dc8c5ff0_0, 21, 1;
L_0x5586dc8fb5e0 .part v0x5586dc8c6280_0, 22, 1;
L_0x5586dc8fb710 .functor MUXZ 1, L_0x5586dc8fb5e0, L_0x5586dc8fa050, L_0x5586dc8fb410, C4<>;
L_0x5586dc8fb800 .part v0x5586dc8c5b90_0, 1, 1;
L_0x5586dc8fb9a0 .functor MUXZ 1, L_0x5586dc8fb710, L_0x5586dc8fb930, L_0x5586dc8fb800, C4<>;
L_0x5586dc8fbef0 .part v0x5586dc8c5ff0_0, 21, 1;
L_0x5586dc8fbf90 .concat [ 1 1 1 1], L_0x5586dc8fbef0, L_0x5586dc8fbef0, L_0x5586dc8fbef0, L_0x5586dc8fbef0;
L_0x5586dc8fc160 .part v0x5586dc8c5ff0_0, 4, 18;
L_0x5586dc8fc200 .concat [ 18 4 0 0], L_0x5586dc8fc160, L_0x5586dc8fbf90;
L_0x5586dc8fc730 .part v0x5586dc8c5d60_0, 21, 1;
L_0x5586dc8fc7d0 .concat [ 1 1 1 1], L_0x5586dc8fc730, L_0x5586dc8fc730, L_0x5586dc8fc730, L_0x5586dc8fc730;
L_0x5586dc8fc930 .part v0x5586dc8c5d60_0, 4, 18;
L_0x5586dc8fc9d0 .concat [ 18 4 0 0], L_0x5586dc8fc930, L_0x5586dc8fc7d0;
S_0x5586dc8c6b90 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8c65a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8c6d90 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8c6f00_0 .net *"_ivl_0", 21 0, L_0x5586dc8fbae0;  1 drivers
v0x5586dc8c7000_0 .net *"_ivl_2", 21 0, L_0x5586dc8fbc80;  1 drivers
v0x5586dc8c70e0_0 .net "a", 21 0, v0x5586dc8c5d60_0;  alias, 1 drivers
v0x5586dc8c71e0_0 .net "b", 21 0, L_0x5586dc8fc200;  1 drivers
v0x5586dc8c72a0_0 .net "control", 0 0, L_0x5586dc8fb9a0;  alias, 1 drivers
v0x5586dc8c73b0_0 .net "sum", 21 0, L_0x5586dc8fbd20;  alias, 1 drivers
L_0x5586dc8fbae0 .arith/sum 22, v0x5586dc8c5d60_0, L_0x5586dc8fc200;
L_0x5586dc8fbc80 .arith/sub 22, v0x5586dc8c5d60_0, L_0x5586dc8fc200;
L_0x5586dc8fbd20 .functor MUXZ 22, L_0x5586dc8fbc80, L_0x5586dc8fbae0, L_0x5586dc8fb9a0, C4<>;
S_0x5586dc8c7510 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8c65a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8c7710 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8c7850_0 .net *"_ivl_0", 21 0, L_0x5586dc8fc350;  1 drivers
v0x5586dc8c7930_0 .net *"_ivl_2", 21 0, L_0x5586dc8fc3f0;  1 drivers
v0x5586dc8c7a10_0 .net "a", 21 0, v0x5586dc8c5ff0_0;  alias, 1 drivers
v0x5586dc8c7b10_0 .net "b", 21 0, L_0x5586dc8fc9d0;  1 drivers
v0x5586dc8c7bd0_0 .net "control", 0 0, L_0x5586dc8fc8c0;  1 drivers
v0x5586dc8c7ce0_0 .net "sum", 21 0, L_0x5586dc8fc5a0;  alias, 1 drivers
L_0x5586dc8fc350 .arith/sum 22, v0x5586dc8c5ff0_0, L_0x5586dc8fc9d0;
L_0x5586dc8fc3f0 .arith/sub 22, v0x5586dc8c5ff0_0, L_0x5586dc8fc9d0;
L_0x5586dc8fc5a0 .functor MUXZ 22, L_0x5586dc8fc3f0, L_0x5586dc8fc350, L_0x5586dc8fc8c0, C4<>;
S_0x5586dc8c7e40 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8c65a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8c8020 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8c8190_0 .net *"_ivl_0", 22 0, L_0x5586dc8fcb90;  1 drivers
v0x5586dc8c8270_0 .net *"_ivl_2", 22 0, L_0x5586dc8fcc80;  1 drivers
v0x5586dc8c8350_0 .net "a", 22 0, v0x5586dc8c6280_0;  alias, 1 drivers
v0x5586dc8c8450_0 .net "b", 22 0, L_0x7fb3b0a6b330;  alias, 1 drivers
v0x5586dc8c8510_0 .net "control", 0 0, L_0x5586dc8fb9a0;  alias, 1 drivers
v0x5586dc8c8600_0 .net "sum", 22 0, L_0x5586dc8fcd20;  alias, 1 drivers
L_0x5586dc8fcb90 .arith/sum 23, v0x5586dc8c6280_0, L_0x7fb3b0a6b330;
L_0x5586dc8fcc80 .arith/sub 23, v0x5586dc8c6280_0, L_0x7fb3b0a6b330;
L_0x5586dc8fcd20 .functor MUXZ 23, L_0x5586dc8fcc80, L_0x5586dc8fcb90, L_0x5586dc8fb9a0, C4<>;
S_0x5586dc8ca180 .scope module, "cs5" "cstageg" 3 81, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8ca360 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8ca3a0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000101>;
P_0x5586dc8ca3e0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8ca420 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc8fbb80 .functor NOT 1, L_0x5586dc8fcfe0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8fd460 .functor NOT 1, v0x5586dc8cd020_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8fe3f0 .functor NOT 1, L_0x5586dc8fd4d0, C4<0>, C4<0>, C4<0>;
v0x5586dc8cc350_0 .net *"_ivl_1", 0 0, L_0x5586dc8fcf40;  1 drivers
v0x5586dc8cc450_0 .net *"_ivl_11", 0 0, L_0x5586dc8fd330;  1 drivers
v0x5586dc8cc530_0 .net *"_ivl_12", 0 0, L_0x5586dc8fd460;  1 drivers
v0x5586dc8cc5f0_0 .net *"_ivl_17", 0 0, L_0x5586dc8fda20;  1 drivers
v0x5586dc8cc6d0_0 .net *"_ivl_18", 4 0, L_0x5586dc8fdac0;  1 drivers
v0x5586dc8cc800_0 .net *"_ivl_21", 16 0, L_0x5586dc8fdc90;  1 drivers
v0x5586dc8cc8e0_0 .net *"_ivl_25", 0 0, L_0x5586dc8fe260;  1 drivers
v0x5586dc8cc9c0_0 .net *"_ivl_26", 4 0, L_0x5586dc8fe300;  1 drivers
v0x5586dc8ccaa0_0 .net *"_ivl_29", 16 0, L_0x5586dc8fe460;  1 drivers
v0x5586dc8ccb80_0 .net *"_ivl_3", 0 0, L_0x5586dc8fcfe0;  1 drivers
v0x5586dc8ccc60_0 .net *"_ivl_4", 0 0, L_0x5586dc8fbb80;  1 drivers
v0x5586dc8ccd40_0 .net *"_ivl_7", 0 0, L_0x5586dc8fd110;  1 drivers
L_0x7fb3b0a6b378 .functor BUFT 1, C4<00000001010001011101100>, C4<0>, C4<0>, C4<0>;
v0x5586dc8cce20_0 .net "ain", 22 0, L_0x7fb3b0a6b378;  1 drivers
v0x5586dc8ccee0_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8ccf80_0 .net "control", 0 0, L_0x5586dc8fd4d0;  1 drivers
v0x5586dc8cd020_0 .var "control_h", 0 0;
v0x5586dc8cd0c0_0 .net "control_l", 0 0, L_0x5586dc8fd240;  1 drivers
v0x5586dc8cd290_0 .net "opin", 1 0, v0x5586dc8c9770_0;  alias, 1 drivers
v0x5586dc8cd350_0 .var "opout", 1 0;
v0x5586dc8cd410_0 .net "xin", 21 0, v0x5586dc8c9940_0;  alias, 1 drivers
v0x5586dc8cd520_0 .var "xout", 21 0;
v0x5586dc8cd600_0 .net "xv", 21 0, L_0x5586dc8fd850;  1 drivers
v0x5586dc8cd6c0_0 .net "yin", 21 0, v0x5586dc8c9bd0_0;  alias, 1 drivers
v0x5586dc8cd7b0_0 .var "yout", 21 0;
v0x5586dc8cd890_0 .net "yv", 21 0, L_0x5586dc8fe0d0;  1 drivers
v0x5586dc8cd950_0 .net "zin", 22 0, v0x5586dc8c9e60_0;  alias, 1 drivers
v0x5586dc8cda40_0 .var "zout", 22 0;
v0x5586dc8cdb20_0 .net "zv", 22 0, L_0x5586dc8fe850;  1 drivers
L_0x5586dc8fcf40 .part v0x5586dc8c9770_0, 0, 1;
L_0x5586dc8fcfe0 .part v0x5586dc8c9bd0_0, 21, 1;
L_0x5586dc8fd110 .part v0x5586dc8c9e60_0, 22, 1;
L_0x5586dc8fd240 .functor MUXZ 1, L_0x5586dc8fd110, L_0x5586dc8fbb80, L_0x5586dc8fcf40, C4<>;
L_0x5586dc8fd330 .part v0x5586dc8c9770_0, 1, 1;
L_0x5586dc8fd4d0 .functor MUXZ 1, L_0x5586dc8fd240, L_0x5586dc8fd460, L_0x5586dc8fd330, C4<>;
L_0x5586dc8fda20 .part v0x5586dc8c9bd0_0, 21, 1;
LS_0x5586dc8fdac0_0_0 .concat [ 1 1 1 1], L_0x5586dc8fda20, L_0x5586dc8fda20, L_0x5586dc8fda20, L_0x5586dc8fda20;
LS_0x5586dc8fdac0_0_4 .concat [ 1 0 0 0], L_0x5586dc8fda20;
L_0x5586dc8fdac0 .concat [ 4 1 0 0], LS_0x5586dc8fdac0_0_0, LS_0x5586dc8fdac0_0_4;
L_0x5586dc8fdc90 .part v0x5586dc8c9bd0_0, 5, 17;
L_0x5586dc8fdd30 .concat [ 17 5 0 0], L_0x5586dc8fdc90, L_0x5586dc8fdac0;
L_0x5586dc8fe260 .part v0x5586dc8c9940_0, 21, 1;
LS_0x5586dc8fe300_0_0 .concat [ 1 1 1 1], L_0x5586dc8fe260, L_0x5586dc8fe260, L_0x5586dc8fe260, L_0x5586dc8fe260;
LS_0x5586dc8fe300_0_4 .concat [ 1 0 0 0], L_0x5586dc8fe260;
L_0x5586dc8fe300 .concat [ 4 1 0 0], LS_0x5586dc8fe300_0_0, LS_0x5586dc8fe300_0_4;
L_0x5586dc8fe460 .part v0x5586dc8c9940_0, 5, 17;
L_0x5586dc8fe500 .concat [ 17 5 0 0], L_0x5586dc8fe460, L_0x5586dc8fe300;
S_0x5586dc8ca770 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8ca180;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8ca970 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8caae0_0 .net *"_ivl_0", 21 0, L_0x5586dc8fd610;  1 drivers
v0x5586dc8cabe0_0 .net *"_ivl_2", 21 0, L_0x5586dc8fd7b0;  1 drivers
v0x5586dc8cacc0_0 .net "a", 21 0, v0x5586dc8c9940_0;  alias, 1 drivers
v0x5586dc8cadc0_0 .net "b", 21 0, L_0x5586dc8fdd30;  1 drivers
v0x5586dc8cae80_0 .net "control", 0 0, L_0x5586dc8fd4d0;  alias, 1 drivers
v0x5586dc8caf90_0 .net "sum", 21 0, L_0x5586dc8fd850;  alias, 1 drivers
L_0x5586dc8fd610 .arith/sum 22, v0x5586dc8c9940_0, L_0x5586dc8fdd30;
L_0x5586dc8fd7b0 .arith/sub 22, v0x5586dc8c9940_0, L_0x5586dc8fdd30;
L_0x5586dc8fd850 .functor MUXZ 22, L_0x5586dc8fd7b0, L_0x5586dc8fd610, L_0x5586dc8fd4d0, C4<>;
S_0x5586dc8cb0f0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8ca180;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8cb2f0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8cb430_0 .net *"_ivl_0", 21 0, L_0x5586dc8fde80;  1 drivers
v0x5586dc8cb510_0 .net *"_ivl_2", 21 0, L_0x5586dc8fdf20;  1 drivers
v0x5586dc8cb5f0_0 .net "a", 21 0, v0x5586dc8c9bd0_0;  alias, 1 drivers
v0x5586dc8cb6f0_0 .net "b", 21 0, L_0x5586dc8fe500;  1 drivers
v0x5586dc8cb7b0_0 .net "control", 0 0, L_0x5586dc8fe3f0;  1 drivers
v0x5586dc8cb8c0_0 .net "sum", 21 0, L_0x5586dc8fe0d0;  alias, 1 drivers
L_0x5586dc8fde80 .arith/sum 22, v0x5586dc8c9bd0_0, L_0x5586dc8fe500;
L_0x5586dc8fdf20 .arith/sub 22, v0x5586dc8c9bd0_0, L_0x5586dc8fe500;
L_0x5586dc8fe0d0 .functor MUXZ 22, L_0x5586dc8fdf20, L_0x5586dc8fde80, L_0x5586dc8fe3f0, C4<>;
S_0x5586dc8cba20 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8ca180;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8cbc00 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8cbd70_0 .net *"_ivl_0", 22 0, L_0x5586dc8fe6c0;  1 drivers
v0x5586dc8cbe50_0 .net *"_ivl_2", 22 0, L_0x5586dc8fe7b0;  1 drivers
v0x5586dc8cbf30_0 .net "a", 22 0, v0x5586dc8c9e60_0;  alias, 1 drivers
v0x5586dc8cc030_0 .net "b", 22 0, L_0x7fb3b0a6b378;  alias, 1 drivers
v0x5586dc8cc0f0_0 .net "control", 0 0, L_0x5586dc8fd4d0;  alias, 1 drivers
v0x5586dc8cc1e0_0 .net "sum", 22 0, L_0x5586dc8fe850;  alias, 1 drivers
L_0x5586dc8fe6c0 .arith/sum 23, v0x5586dc8c9e60_0, L_0x7fb3b0a6b378;
L_0x5586dc8fe7b0 .arith/sub 23, v0x5586dc8c9e60_0, L_0x7fb3b0a6b378;
L_0x5586dc8fe850 .functor MUXZ 23, L_0x5586dc8fe7b0, L_0x5586dc8fe6c0, L_0x5586dc8fd4d0, C4<>;
S_0x5586dc8cdd60 .scope module, "cs6" "cstageg" 3 82, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8cdf40 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8cdf80 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000110>;
P_0x5586dc8cdfc0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8ce000 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc8fd6b0 .functor NOT 1, L_0x5586dc8feb10, C4<0>, C4<0>, C4<0>;
L_0x5586dc8fef90 .functor NOT 1, v0x5586dc8d0e10_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc8ffec0 .functor NOT 1, L_0x5586dc8ff000, C4<0>, C4<0>, C4<0>;
v0x5586dc8cff30_0 .net *"_ivl_1", 0 0, L_0x5586dc8fea70;  1 drivers
v0x5586dc8d0030_0 .net *"_ivl_11", 0 0, L_0x5586dc8fee60;  1 drivers
v0x5586dc8d0110_0 .net *"_ivl_12", 0 0, L_0x5586dc8fef90;  1 drivers
v0x5586dc8d01d0_0 .net *"_ivl_17", 0 0, L_0x5586dc8ff550;  1 drivers
v0x5586dc8d02b0_0 .net *"_ivl_18", 5 0, L_0x5586dc8ff5f0;  1 drivers
v0x5586dc8d03e0_0 .net *"_ivl_21", 15 0, L_0x5586dc8ff7c0;  1 drivers
v0x5586dc8d04c0_0 .net *"_ivl_25", 0 0, L_0x5586dc8ffd30;  1 drivers
v0x5586dc8d05a0_0 .net *"_ivl_26", 5 0, L_0x5586dc8ffdd0;  1 drivers
v0x5586dc8d0680_0 .net *"_ivl_29", 15 0, L_0x5586dc8fff30;  1 drivers
v0x5586dc8d0760_0 .net *"_ivl_3", 0 0, L_0x5586dc8feb10;  1 drivers
v0x5586dc8d0840_0 .net *"_ivl_4", 0 0, L_0x5586dc8fd6b0;  1 drivers
v0x5586dc8d0920_0 .net *"_ivl_7", 0 0, L_0x5586dc8fec40;  1 drivers
L_0x7fb3b0a6b3c0 .functor BUFT 1, C4<00000000101000101111011>, C4<0>, C4<0>, C4<0>;
v0x5586dc8d0a00_0 .net "ain", 22 0, L_0x7fb3b0a6b3c0;  1 drivers
v0x5586dc8d0ac0_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8d0d70_0 .net "control", 0 0, L_0x5586dc8ff000;  1 drivers
v0x5586dc8d0e10_0 .var "control_h", 0 0;
v0x5586dc8d0eb0_0 .net "control_l", 0 0, L_0x5586dc8fed70;  1 drivers
v0x5586dc8d0f70_0 .net "opin", 1 0, v0x5586dc8cd350_0;  alias, 1 drivers
v0x5586dc8d1030_0 .var "opout", 1 0;
v0x5586dc8d10f0_0 .net "xin", 21 0, v0x5586dc8cd520_0;  alias, 1 drivers
v0x5586dc8d1200_0 .var "xout", 21 0;
v0x5586dc8d12e0_0 .net "xv", 21 0, L_0x5586dc8ff380;  1 drivers
v0x5586dc8d13a0_0 .net "yin", 21 0, v0x5586dc8cd7b0_0;  alias, 1 drivers
v0x5586dc8d1490_0 .var "yout", 21 0;
v0x5586dc8d1570_0 .net "yv", 21 0, L_0x5586dc8ffba0;  1 drivers
v0x5586dc8d1630_0 .net "zin", 22 0, v0x5586dc8cda40_0;  alias, 1 drivers
v0x5586dc8d1720_0 .var "zout", 22 0;
v0x5586dc8d1800_0 .net "zv", 22 0, L_0x5586dc900320;  1 drivers
L_0x5586dc8fea70 .part v0x5586dc8cd350_0, 0, 1;
L_0x5586dc8feb10 .part v0x5586dc8cd7b0_0, 21, 1;
L_0x5586dc8fec40 .part v0x5586dc8cda40_0, 22, 1;
L_0x5586dc8fed70 .functor MUXZ 1, L_0x5586dc8fec40, L_0x5586dc8fd6b0, L_0x5586dc8fea70, C4<>;
L_0x5586dc8fee60 .part v0x5586dc8cd350_0, 1, 1;
L_0x5586dc8ff000 .functor MUXZ 1, L_0x5586dc8fed70, L_0x5586dc8fef90, L_0x5586dc8fee60, C4<>;
L_0x5586dc8ff550 .part v0x5586dc8cd7b0_0, 21, 1;
LS_0x5586dc8ff5f0_0_0 .concat [ 1 1 1 1], L_0x5586dc8ff550, L_0x5586dc8ff550, L_0x5586dc8ff550, L_0x5586dc8ff550;
LS_0x5586dc8ff5f0_0_4 .concat [ 1 1 0 0], L_0x5586dc8ff550, L_0x5586dc8ff550;
L_0x5586dc8ff5f0 .concat [ 4 2 0 0], LS_0x5586dc8ff5f0_0_0, LS_0x5586dc8ff5f0_0_4;
L_0x5586dc8ff7c0 .part v0x5586dc8cd7b0_0, 6, 16;
L_0x5586dc8ff860 .concat [ 16 6 0 0], L_0x5586dc8ff7c0, L_0x5586dc8ff5f0;
L_0x5586dc8ffd30 .part v0x5586dc8cd520_0, 21, 1;
LS_0x5586dc8ffdd0_0_0 .concat [ 1 1 1 1], L_0x5586dc8ffd30, L_0x5586dc8ffd30, L_0x5586dc8ffd30, L_0x5586dc8ffd30;
LS_0x5586dc8ffdd0_0_4 .concat [ 1 1 0 0], L_0x5586dc8ffd30, L_0x5586dc8ffd30;
L_0x5586dc8ffdd0 .concat [ 4 2 0 0], LS_0x5586dc8ffdd0_0_0, LS_0x5586dc8ffdd0_0_4;
L_0x5586dc8fff30 .part v0x5586dc8cd520_0, 6, 16;
L_0x5586dc8fffd0 .concat [ 16 6 0 0], L_0x5586dc8fff30, L_0x5586dc8ffdd0;
S_0x5586dc8ce350 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8cdd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8ce550 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8ce6c0_0 .net *"_ivl_0", 21 0, L_0x5586dc8ff140;  1 drivers
v0x5586dc8ce7c0_0 .net *"_ivl_2", 21 0, L_0x5586dc8ff2e0;  1 drivers
v0x5586dc8ce8a0_0 .net "a", 21 0, v0x5586dc8cd520_0;  alias, 1 drivers
v0x5586dc8ce9a0_0 .net "b", 21 0, L_0x5586dc8ff860;  1 drivers
v0x5586dc8cea60_0 .net "control", 0 0, L_0x5586dc8ff000;  alias, 1 drivers
v0x5586dc8ceb70_0 .net "sum", 21 0, L_0x5586dc8ff380;  alias, 1 drivers
L_0x5586dc8ff140 .arith/sum 22, v0x5586dc8cd520_0, L_0x5586dc8ff860;
L_0x5586dc8ff2e0 .arith/sub 22, v0x5586dc8cd520_0, L_0x5586dc8ff860;
L_0x5586dc8ff380 .functor MUXZ 22, L_0x5586dc8ff2e0, L_0x5586dc8ff140, L_0x5586dc8ff000, C4<>;
S_0x5586dc8cecd0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8cdd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8ceed0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8cf010_0 .net *"_ivl_0", 21 0, L_0x5586dc8ff950;  1 drivers
v0x5586dc8cf0f0_0 .net *"_ivl_2", 21 0, L_0x5586dc8ff9f0;  1 drivers
v0x5586dc8cf1d0_0 .net "a", 21 0, v0x5586dc8cd7b0_0;  alias, 1 drivers
v0x5586dc8cf2d0_0 .net "b", 21 0, L_0x5586dc8fffd0;  1 drivers
v0x5586dc8cf390_0 .net "control", 0 0, L_0x5586dc8ffec0;  1 drivers
v0x5586dc8cf4a0_0 .net "sum", 21 0, L_0x5586dc8ffba0;  alias, 1 drivers
L_0x5586dc8ff950 .arith/sum 22, v0x5586dc8cd7b0_0, L_0x5586dc8fffd0;
L_0x5586dc8ff9f0 .arith/sub 22, v0x5586dc8cd7b0_0, L_0x5586dc8fffd0;
L_0x5586dc8ffba0 .functor MUXZ 22, L_0x5586dc8ff9f0, L_0x5586dc8ff950, L_0x5586dc8ffec0, C4<>;
S_0x5586dc8cf600 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8cdd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8cf7e0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8cf950_0 .net *"_ivl_0", 22 0, L_0x5586dc900190;  1 drivers
v0x5586dc8cfa30_0 .net *"_ivl_2", 22 0, L_0x5586dc900280;  1 drivers
v0x5586dc8cfb10_0 .net "a", 22 0, v0x5586dc8cda40_0;  alias, 1 drivers
v0x5586dc8cfc10_0 .net "b", 22 0, L_0x7fb3b0a6b3c0;  alias, 1 drivers
v0x5586dc8cfcd0_0 .net "control", 0 0, L_0x5586dc8ff000;  alias, 1 drivers
v0x5586dc8cfdc0_0 .net "sum", 22 0, L_0x5586dc900320;  alias, 1 drivers
L_0x5586dc900190 .arith/sum 23, v0x5586dc8cda40_0, L_0x7fb3b0a6b3c0;
L_0x5586dc900280 .arith/sub 23, v0x5586dc8cda40_0, L_0x7fb3b0a6b3c0;
L_0x5586dc900320 .functor MUXZ 23, L_0x5586dc900280, L_0x5586dc900190, L_0x5586dc8ff000, C4<>;
S_0x5586dc8d1a40 .scope module, "cs7" "cstageg" 3 83, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8d1c20 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8d1c60 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000111>;
P_0x5586dc8d1ca0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8d1ce0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc8ff1e0 .functor NOT 1, L_0x5586dc9005e0, C4<0>, C4<0>, C4<0>;
L_0x5586dc900a60 .functor NOT 1, v0x5586dc8d48e0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc901c90 .functor NOT 1, L_0x5586dc900ad0, C4<0>, C4<0>, C4<0>;
v0x5586dc8d3c10_0 .net *"_ivl_1", 0 0, L_0x5586dc900540;  1 drivers
v0x5586dc8d3d10_0 .net *"_ivl_11", 0 0, L_0x5586dc900930;  1 drivers
v0x5586dc8d3df0_0 .net *"_ivl_12", 0 0, L_0x5586dc900a60;  1 drivers
v0x5586dc8d3eb0_0 .net *"_ivl_17", 0 0, L_0x5586dc901060;  1 drivers
v0x5586dc8d3f90_0 .net *"_ivl_18", 6 0, L_0x5586dc901100;  1 drivers
v0x5586dc8d40c0_0 .net *"_ivl_21", 14 0, L_0x5586dc901430;  1 drivers
v0x5586dc8d41a0_0 .net *"_ivl_25", 0 0, L_0x5586dc9019a0;  1 drivers
v0x5586dc8d4280_0 .net *"_ivl_26", 6 0, L_0x5586dc901a40;  1 drivers
v0x5586dc8d4360_0 .net *"_ivl_29", 14 0, L_0x5586dc901d00;  1 drivers
v0x5586dc8d4440_0 .net *"_ivl_3", 0 0, L_0x5586dc9005e0;  1 drivers
v0x5586dc8d4520_0 .net *"_ivl_4", 0 0, L_0x5586dc8ff1e0;  1 drivers
v0x5586dc8d4600_0 .net *"_ivl_7", 0 0, L_0x5586dc900710;  1 drivers
L_0x7fb3b0a6b408 .functor BUFT 1, C4<00000000010100010111110>, C4<0>, C4<0>, C4<0>;
v0x5586dc8d46e0_0 .net "ain", 22 0, L_0x7fb3b0a6b408;  1 drivers
v0x5586dc8d47a0_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8d4840_0 .net "control", 0 0, L_0x5586dc900ad0;  1 drivers
v0x5586dc8d48e0_0 .var "control_h", 0 0;
v0x5586dc8d4980_0 .net "control_l", 0 0, L_0x5586dc900840;  1 drivers
v0x5586dc8d4b50_0 .net "opin", 1 0, v0x5586dc8d1030_0;  alias, 1 drivers
v0x5586dc8d4c10_0 .var "opout", 1 0;
v0x5586dc8d4cd0_0 .net "xin", 21 0, v0x5586dc8d1200_0;  alias, 1 drivers
v0x5586dc8d4de0_0 .var "xout", 21 0;
v0x5586dc8d4ec0_0 .net "xv", 21 0, L_0x5586dc900e90;  1 drivers
v0x5586dc8d4f80_0 .net "yin", 21 0, v0x5586dc8d1490_0;  alias, 1 drivers
v0x5586dc8d5070_0 .var "yout", 21 0;
v0x5586dc8d5150_0 .net "yv", 21 0, L_0x5586dc901810;  1 drivers
v0x5586dc8d5210_0 .net "zin", 22 0, v0x5586dc8d1720_0;  alias, 1 drivers
v0x5586dc8d5300_0 .var "zout", 22 0;
v0x5586dc8d53e0_0 .net "zv", 22 0, L_0x5586dc9020f0;  1 drivers
L_0x5586dc900540 .part v0x5586dc8d1030_0, 0, 1;
L_0x5586dc9005e0 .part v0x5586dc8d1490_0, 21, 1;
L_0x5586dc900710 .part v0x5586dc8d1720_0, 22, 1;
L_0x5586dc900840 .functor MUXZ 1, L_0x5586dc900710, L_0x5586dc8ff1e0, L_0x5586dc900540, C4<>;
L_0x5586dc900930 .part v0x5586dc8d1030_0, 1, 1;
L_0x5586dc900ad0 .functor MUXZ 1, L_0x5586dc900840, L_0x5586dc900a60, L_0x5586dc900930, C4<>;
L_0x5586dc901060 .part v0x5586dc8d1490_0, 21, 1;
LS_0x5586dc901100_0_0 .concat [ 1 1 1 1], L_0x5586dc901060, L_0x5586dc901060, L_0x5586dc901060, L_0x5586dc901060;
LS_0x5586dc901100_0_4 .concat [ 1 1 1 0], L_0x5586dc901060, L_0x5586dc901060, L_0x5586dc901060;
L_0x5586dc901100 .concat [ 4 3 0 0], LS_0x5586dc901100_0_0, LS_0x5586dc901100_0_4;
L_0x5586dc901430 .part v0x5586dc8d1490_0, 7, 15;
L_0x5586dc9014d0 .concat [ 15 7 0 0], L_0x5586dc901430, L_0x5586dc901100;
L_0x5586dc9019a0 .part v0x5586dc8d1200_0, 21, 1;
LS_0x5586dc901a40_0_0 .concat [ 1 1 1 1], L_0x5586dc9019a0, L_0x5586dc9019a0, L_0x5586dc9019a0, L_0x5586dc9019a0;
LS_0x5586dc901a40_0_4 .concat [ 1 1 1 0], L_0x5586dc9019a0, L_0x5586dc9019a0, L_0x5586dc9019a0;
L_0x5586dc901a40 .concat [ 4 3 0 0], LS_0x5586dc901a40_0_0, LS_0x5586dc901a40_0_4;
L_0x5586dc901d00 .part v0x5586dc8d1200_0, 7, 15;
L_0x5586dc901da0 .concat [ 15 7 0 0], L_0x5586dc901d00, L_0x5586dc901a40;
S_0x5586dc8d2030 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8d1a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8d2230 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8d23a0_0 .net *"_ivl_0", 21 0, L_0x5586dc900c50;  1 drivers
v0x5586dc8d24a0_0 .net *"_ivl_2", 21 0, L_0x5586dc900df0;  1 drivers
v0x5586dc8d2580_0 .net "a", 21 0, v0x5586dc8d1200_0;  alias, 1 drivers
v0x5586dc8d2680_0 .net "b", 21 0, L_0x5586dc9014d0;  1 drivers
v0x5586dc8d2740_0 .net "control", 0 0, L_0x5586dc900ad0;  alias, 1 drivers
v0x5586dc8d2850_0 .net "sum", 21 0, L_0x5586dc900e90;  alias, 1 drivers
L_0x5586dc900c50 .arith/sum 22, v0x5586dc8d1200_0, L_0x5586dc9014d0;
L_0x5586dc900df0 .arith/sub 22, v0x5586dc8d1200_0, L_0x5586dc9014d0;
L_0x5586dc900e90 .functor MUXZ 22, L_0x5586dc900df0, L_0x5586dc900c50, L_0x5586dc900ad0, C4<>;
S_0x5586dc8d29b0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8d1a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8d2bb0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8d2cf0_0 .net *"_ivl_0", 21 0, L_0x5586dc9015c0;  1 drivers
v0x5586dc8d2dd0_0 .net *"_ivl_2", 21 0, L_0x5586dc901660;  1 drivers
v0x5586dc8d2eb0_0 .net "a", 21 0, v0x5586dc8d1490_0;  alias, 1 drivers
v0x5586dc8d2fb0_0 .net "b", 21 0, L_0x5586dc901da0;  1 drivers
v0x5586dc8d3070_0 .net "control", 0 0, L_0x5586dc901c90;  1 drivers
v0x5586dc8d3180_0 .net "sum", 21 0, L_0x5586dc901810;  alias, 1 drivers
L_0x5586dc9015c0 .arith/sum 22, v0x5586dc8d1490_0, L_0x5586dc901da0;
L_0x5586dc901660 .arith/sub 22, v0x5586dc8d1490_0, L_0x5586dc901da0;
L_0x5586dc901810 .functor MUXZ 22, L_0x5586dc901660, L_0x5586dc9015c0, L_0x5586dc901c90, C4<>;
S_0x5586dc8d32e0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8d1a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8d34c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8d3630_0 .net *"_ivl_0", 22 0, L_0x5586dc901f60;  1 drivers
v0x5586dc8d3710_0 .net *"_ivl_2", 22 0, L_0x5586dc902050;  1 drivers
v0x5586dc8d37f0_0 .net "a", 22 0, v0x5586dc8d1720_0;  alias, 1 drivers
v0x5586dc8d38f0_0 .net "b", 22 0, L_0x7fb3b0a6b408;  alias, 1 drivers
v0x5586dc8d39b0_0 .net "control", 0 0, L_0x5586dc900ad0;  alias, 1 drivers
v0x5586dc8d3aa0_0 .net "sum", 22 0, L_0x5586dc9020f0;  alias, 1 drivers
L_0x5586dc901f60 .arith/sum 23, v0x5586dc8d1720_0, L_0x7fb3b0a6b408;
L_0x5586dc902050 .arith/sub 23, v0x5586dc8d1720_0, L_0x7fb3b0a6b408;
L_0x5586dc9020f0 .functor MUXZ 23, L_0x5586dc902050, L_0x5586dc901f60, L_0x5586dc900ad0, C4<>;
S_0x5586dc8d5620 .scope module, "cs8" "cstageg" 3 84, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8d5800 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8d5840 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x5586dc8d5880 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8d58c0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc900cf0 .functor NOT 1, L_0x5586dc902320, C4<0>, C4<0>, C4<0>;
L_0x5586dc902710 .functor NOT 1, v0x5586dc8d84c0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc903940 .functor NOT 1, L_0x5586dc902780, C4<0>, C4<0>, C4<0>;
v0x5586dc8d77f0_0 .net *"_ivl_1", 0 0, L_0x5586dc902280;  1 drivers
v0x5586dc8d78f0_0 .net *"_ivl_11", 0 0, L_0x5586dc9025e0;  1 drivers
v0x5586dc8d79d0_0 .net *"_ivl_12", 0 0, L_0x5586dc902710;  1 drivers
v0x5586dc8d7a90_0 .net *"_ivl_17", 0 0, L_0x5586dc902d10;  1 drivers
v0x5586dc8d7b70_0 .net *"_ivl_18", 7 0, L_0x5586dc902db0;  1 drivers
v0x5586dc8d7ca0_0 .net *"_ivl_21", 13 0, L_0x5586dc9030e0;  1 drivers
v0x5586dc8d7d80_0 .net *"_ivl_25", 0 0, L_0x5586dc903650;  1 drivers
v0x5586dc8d7e60_0 .net *"_ivl_26", 7 0, L_0x5586dc9036f0;  1 drivers
v0x5586dc8d7f40_0 .net *"_ivl_29", 13 0, L_0x5586dc9039b0;  1 drivers
v0x5586dc8d8020_0 .net *"_ivl_3", 0 0, L_0x5586dc902320;  1 drivers
v0x5586dc8d8100_0 .net *"_ivl_4", 0 0, L_0x5586dc900cf0;  1 drivers
v0x5586dc8d81e0_0 .net *"_ivl_7", 0 0, L_0x5586dc9023c0;  1 drivers
L_0x7fb3b0a6b450 .functor BUFT 1, C4<00000000001010001011111>, C4<0>, C4<0>, C4<0>;
v0x5586dc8d82c0_0 .net "ain", 22 0, L_0x7fb3b0a6b450;  1 drivers
v0x5586dc8d8380_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8d8420_0 .net "control", 0 0, L_0x5586dc902780;  1 drivers
v0x5586dc8d84c0_0 .var "control_h", 0 0;
v0x5586dc8d8560_0 .net "control_l", 0 0, L_0x5586dc9024f0;  1 drivers
v0x5586dc8d8730_0 .net "opin", 1 0, v0x5586dc8d4c10_0;  alias, 1 drivers
v0x5586dc8d87f0_0 .var "opout", 1 0;
v0x5586dc8d88b0_0 .net "xin", 21 0, v0x5586dc8d4de0_0;  alias, 1 drivers
v0x5586dc8d89c0_0 .var "xout", 21 0;
v0x5586dc8d8aa0_0 .net "xv", 21 0, L_0x5586dc902b40;  1 drivers
v0x5586dc8d8b60_0 .net "yin", 21 0, v0x5586dc8d5070_0;  alias, 1 drivers
v0x5586dc8d8c50_0 .var "yout", 21 0;
v0x5586dc8d8d30_0 .net "yv", 21 0, L_0x5586dc9034c0;  1 drivers
v0x5586dc8d8df0_0 .net "zin", 22 0, v0x5586dc8d5300_0;  alias, 1 drivers
v0x5586dc8d8ee0_0 .var "zout", 22 0;
v0x5586dc8d8fc0_0 .net "zv", 22 0, L_0x5586dc903da0;  1 drivers
L_0x5586dc902280 .part v0x5586dc8d4c10_0, 0, 1;
L_0x5586dc902320 .part v0x5586dc8d5070_0, 21, 1;
L_0x5586dc9023c0 .part v0x5586dc8d5300_0, 22, 1;
L_0x5586dc9024f0 .functor MUXZ 1, L_0x5586dc9023c0, L_0x5586dc900cf0, L_0x5586dc902280, C4<>;
L_0x5586dc9025e0 .part v0x5586dc8d4c10_0, 1, 1;
L_0x5586dc902780 .functor MUXZ 1, L_0x5586dc9024f0, L_0x5586dc902710, L_0x5586dc9025e0, C4<>;
L_0x5586dc902d10 .part v0x5586dc8d5070_0, 21, 1;
LS_0x5586dc902db0_0_0 .concat [ 1 1 1 1], L_0x5586dc902d10, L_0x5586dc902d10, L_0x5586dc902d10, L_0x5586dc902d10;
LS_0x5586dc902db0_0_4 .concat [ 1 1 1 1], L_0x5586dc902d10, L_0x5586dc902d10, L_0x5586dc902d10, L_0x5586dc902d10;
L_0x5586dc902db0 .concat [ 4 4 0 0], LS_0x5586dc902db0_0_0, LS_0x5586dc902db0_0_4;
L_0x5586dc9030e0 .part v0x5586dc8d5070_0, 8, 14;
L_0x5586dc903180 .concat [ 14 8 0 0], L_0x5586dc9030e0, L_0x5586dc902db0;
L_0x5586dc903650 .part v0x5586dc8d4de0_0, 21, 1;
LS_0x5586dc9036f0_0_0 .concat [ 1 1 1 1], L_0x5586dc903650, L_0x5586dc903650, L_0x5586dc903650, L_0x5586dc903650;
LS_0x5586dc9036f0_0_4 .concat [ 1 1 1 1], L_0x5586dc903650, L_0x5586dc903650, L_0x5586dc903650, L_0x5586dc903650;
L_0x5586dc9036f0 .concat [ 4 4 0 0], LS_0x5586dc9036f0_0_0, LS_0x5586dc9036f0_0_4;
L_0x5586dc9039b0 .part v0x5586dc8d4de0_0, 8, 14;
L_0x5586dc903a50 .concat [ 14 8 0 0], L_0x5586dc9039b0, L_0x5586dc9036f0;
S_0x5586dc8d5c10 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8d5620;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8d5e10 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8d5f80_0 .net *"_ivl_0", 21 0, L_0x5586dc902900;  1 drivers
v0x5586dc8d6080_0 .net *"_ivl_2", 21 0, L_0x5586dc902aa0;  1 drivers
v0x5586dc8d6160_0 .net "a", 21 0, v0x5586dc8d4de0_0;  alias, 1 drivers
v0x5586dc8d6260_0 .net "b", 21 0, L_0x5586dc903180;  1 drivers
v0x5586dc8d6320_0 .net "control", 0 0, L_0x5586dc902780;  alias, 1 drivers
v0x5586dc8d6430_0 .net "sum", 21 0, L_0x5586dc902b40;  alias, 1 drivers
L_0x5586dc902900 .arith/sum 22, v0x5586dc8d4de0_0, L_0x5586dc903180;
L_0x5586dc902aa0 .arith/sub 22, v0x5586dc8d4de0_0, L_0x5586dc903180;
L_0x5586dc902b40 .functor MUXZ 22, L_0x5586dc902aa0, L_0x5586dc902900, L_0x5586dc902780, C4<>;
S_0x5586dc8d6590 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8d5620;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8d6790 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8d68d0_0 .net *"_ivl_0", 21 0, L_0x5586dc903270;  1 drivers
v0x5586dc8d69b0_0 .net *"_ivl_2", 21 0, L_0x5586dc903310;  1 drivers
v0x5586dc8d6a90_0 .net "a", 21 0, v0x5586dc8d5070_0;  alias, 1 drivers
v0x5586dc8d6b90_0 .net "b", 21 0, L_0x5586dc903a50;  1 drivers
v0x5586dc8d6c50_0 .net "control", 0 0, L_0x5586dc903940;  1 drivers
v0x5586dc8d6d60_0 .net "sum", 21 0, L_0x5586dc9034c0;  alias, 1 drivers
L_0x5586dc903270 .arith/sum 22, v0x5586dc8d5070_0, L_0x5586dc903a50;
L_0x5586dc903310 .arith/sub 22, v0x5586dc8d5070_0, L_0x5586dc903a50;
L_0x5586dc9034c0 .functor MUXZ 22, L_0x5586dc903310, L_0x5586dc903270, L_0x5586dc903940, C4<>;
S_0x5586dc8d6ec0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8d5620;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8d70a0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8d7210_0 .net *"_ivl_0", 22 0, L_0x5586dc903c10;  1 drivers
v0x5586dc8d72f0_0 .net *"_ivl_2", 22 0, L_0x5586dc903d00;  1 drivers
v0x5586dc8d73d0_0 .net "a", 22 0, v0x5586dc8d5300_0;  alias, 1 drivers
v0x5586dc8d74d0_0 .net "b", 22 0, L_0x7fb3b0a6b450;  alias, 1 drivers
v0x5586dc8d7590_0 .net "control", 0 0, L_0x5586dc902780;  alias, 1 drivers
v0x5586dc8d7680_0 .net "sum", 22 0, L_0x5586dc903da0;  alias, 1 drivers
L_0x5586dc903c10 .arith/sum 23, v0x5586dc8d5300_0, L_0x7fb3b0a6b450;
L_0x5586dc903d00 .arith/sub 23, v0x5586dc8d5300_0, L_0x7fb3b0a6b450;
L_0x5586dc903da0 .functor MUXZ 23, L_0x5586dc903d00, L_0x5586dc903c10, L_0x5586dc902780, C4<>;
S_0x5586dc8d9200 .scope module, "cs9" "cstageg" 3 85, 5 3 0, S_0x5586dc7b17b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x5586dc8d93e0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x5586dc8d9420 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001001>;
P_0x5586dc8d9460 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x5586dc8d94a0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x5586dc9029a0 .functor NOT 1, L_0x5586dc903fd0, C4<0>, C4<0>, C4<0>;
L_0x5586dc9043c0 .functor NOT 1, v0x5586dc8dc0a0_0, C4<0>, C4<0>, C4<0>;
L_0x5586dc905550 .functor NOT 1, L_0x5586dc904430, C4<0>, C4<0>, C4<0>;
v0x5586dc8db3d0_0 .net *"_ivl_1", 0 0, L_0x5586dc903f30;  1 drivers
v0x5586dc8db4d0_0 .net *"_ivl_11", 0 0, L_0x5586dc904290;  1 drivers
v0x5586dc8db5b0_0 .net *"_ivl_12", 0 0, L_0x5586dc9043c0;  1 drivers
v0x5586dc8db670_0 .net *"_ivl_17", 0 0, L_0x5586dc9049c0;  1 drivers
v0x5586dc8db750_0 .net *"_ivl_18", 8 0, L_0x5586dc904a60;  1 drivers
v0x5586dc8db880_0 .net *"_ivl_21", 12 0, L_0x5586dc904d40;  1 drivers
v0x5586dc8db960_0 .net *"_ivl_25", 0 0, L_0x5586dc9052b0;  1 drivers
v0x5586dc8dba40_0 .net *"_ivl_26", 8 0, L_0x5586dc905350;  1 drivers
v0x5586dc8dbb20_0 .net *"_ivl_29", 12 0, L_0x5586dc9055c0;  1 drivers
v0x5586dc8dbc00_0 .net *"_ivl_3", 0 0, L_0x5586dc903fd0;  1 drivers
v0x5586dc8dbce0_0 .net *"_ivl_4", 0 0, L_0x5586dc9029a0;  1 drivers
v0x5586dc8dbdc0_0 .net *"_ivl_7", 0 0, L_0x5586dc904070;  1 drivers
L_0x7fb3b0a6b498 .functor BUFT 1, C4<00000000000101000110000>, C4<0>, C4<0>, C4<0>;
v0x5586dc8dbea0_0 .net "ain", 22 0, L_0x7fb3b0a6b498;  1 drivers
v0x5586dc8dbf60_0 .net "clk", 0 0, v0x5586dc8e1ae0_0;  alias, 1 drivers
v0x5586dc8dc000_0 .net "control", 0 0, L_0x5586dc904430;  1 drivers
v0x5586dc8dc0a0_0 .var "control_h", 0 0;
v0x5586dc8dc140_0 .net "control_l", 0 0, L_0x5586dc9041a0;  1 drivers
v0x5586dc8dc310_0 .net "opin", 1 0, v0x5586dc8d87f0_0;  alias, 1 drivers
v0x5586dc8dc3d0_0 .var "opout", 1 0;
v0x5586dc8dc4a0_0 .net "xin", 21 0, v0x5586dc8d89c0_0;  alias, 1 drivers
v0x5586dc8dc590_0 .var "xout", 21 0;
v0x5586dc8dc6a0_0 .net "xv", 21 0, L_0x5586dc9047f0;  1 drivers
v0x5586dc8dc760_0 .net "yin", 21 0, v0x5586dc8d8c50_0;  alias, 1 drivers
v0x5586dc8dc850_0 .var "yout", 21 0;
v0x5586dc8dc960_0 .net "yv", 21 0, L_0x5586dc905120;  1 drivers
v0x5586dc8dca20_0 .net "zin", 22 0, v0x5586dc8d8ee0_0;  alias, 1 drivers
v0x5586dc8dcb10_0 .var "zout", 22 0;
v0x5586dc8dcc20_0 .net "zv", 22 0, L_0x5586dc9059b0;  1 drivers
L_0x5586dc903f30 .part v0x5586dc8d87f0_0, 0, 1;
L_0x5586dc903fd0 .part v0x5586dc8d8c50_0, 21, 1;
L_0x5586dc904070 .part v0x5586dc8d8ee0_0, 22, 1;
L_0x5586dc9041a0 .functor MUXZ 1, L_0x5586dc904070, L_0x5586dc9029a0, L_0x5586dc903f30, C4<>;
L_0x5586dc904290 .part v0x5586dc8d87f0_0, 1, 1;
L_0x5586dc904430 .functor MUXZ 1, L_0x5586dc9041a0, L_0x5586dc9043c0, L_0x5586dc904290, C4<>;
L_0x5586dc9049c0 .part v0x5586dc8d8c50_0, 21, 1;
LS_0x5586dc904a60_0_0 .concat [ 1 1 1 1], L_0x5586dc9049c0, L_0x5586dc9049c0, L_0x5586dc9049c0, L_0x5586dc9049c0;
LS_0x5586dc904a60_0_4 .concat [ 1 1 1 1], L_0x5586dc9049c0, L_0x5586dc9049c0, L_0x5586dc9049c0, L_0x5586dc9049c0;
LS_0x5586dc904a60_0_8 .concat [ 1 0 0 0], L_0x5586dc9049c0;
L_0x5586dc904a60 .concat [ 4 4 1 0], LS_0x5586dc904a60_0_0, LS_0x5586dc904a60_0_4, LS_0x5586dc904a60_0_8;
L_0x5586dc904d40 .part v0x5586dc8d8c50_0, 9, 13;
L_0x5586dc904de0 .concat [ 13 9 0 0], L_0x5586dc904d40, L_0x5586dc904a60;
L_0x5586dc9052b0 .part v0x5586dc8d89c0_0, 21, 1;
LS_0x5586dc905350_0_0 .concat [ 1 1 1 1], L_0x5586dc9052b0, L_0x5586dc9052b0, L_0x5586dc9052b0, L_0x5586dc9052b0;
LS_0x5586dc905350_0_4 .concat [ 1 1 1 1], L_0x5586dc9052b0, L_0x5586dc9052b0, L_0x5586dc9052b0, L_0x5586dc9052b0;
LS_0x5586dc905350_0_8 .concat [ 1 0 0 0], L_0x5586dc9052b0;
L_0x5586dc905350 .concat [ 4 4 1 0], LS_0x5586dc905350_0_0, LS_0x5586dc905350_0_4, LS_0x5586dc905350_0_8;
L_0x5586dc9055c0 .part v0x5586dc8d89c0_0, 9, 13;
L_0x5586dc905660 .concat [ 13 9 0 0], L_0x5586dc9055c0, L_0x5586dc905350;
S_0x5586dc8d97f0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x5586dc8d9200;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8d99f0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8d9b60_0 .net *"_ivl_0", 21 0, L_0x5586dc9045b0;  1 drivers
v0x5586dc8d9c60_0 .net *"_ivl_2", 21 0, L_0x5586dc904750;  1 drivers
v0x5586dc8d9d40_0 .net "a", 21 0, v0x5586dc8d89c0_0;  alias, 1 drivers
v0x5586dc8d9e40_0 .net "b", 21 0, L_0x5586dc904de0;  1 drivers
v0x5586dc8d9f00_0 .net "control", 0 0, L_0x5586dc904430;  alias, 1 drivers
v0x5586dc8da010_0 .net "sum", 21 0, L_0x5586dc9047f0;  alias, 1 drivers
L_0x5586dc9045b0 .arith/sum 22, v0x5586dc8d89c0_0, L_0x5586dc904de0;
L_0x5586dc904750 .arith/sub 22, v0x5586dc8d89c0_0, L_0x5586dc904de0;
L_0x5586dc9047f0 .functor MUXZ 22, L_0x5586dc904750, L_0x5586dc9045b0, L_0x5586dc904430, C4<>;
S_0x5586dc8da170 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x5586dc8d9200;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8da370 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x5586dc8da4b0_0 .net *"_ivl_0", 21 0, L_0x5586dc904ed0;  1 drivers
v0x5586dc8da590_0 .net *"_ivl_2", 21 0, L_0x5586dc904f70;  1 drivers
v0x5586dc8da670_0 .net "a", 21 0, v0x5586dc8d8c50_0;  alias, 1 drivers
v0x5586dc8da770_0 .net "b", 21 0, L_0x5586dc905660;  1 drivers
v0x5586dc8da830_0 .net "control", 0 0, L_0x5586dc905550;  1 drivers
v0x5586dc8da940_0 .net "sum", 21 0, L_0x5586dc905120;  alias, 1 drivers
L_0x5586dc904ed0 .arith/sum 22, v0x5586dc8d8c50_0, L_0x5586dc905660;
L_0x5586dc904f70 .arith/sub 22, v0x5586dc8d8c50_0, L_0x5586dc905660;
L_0x5586dc905120 .functor MUXZ 22, L_0x5586dc904f70, L_0x5586dc904ed0, L_0x5586dc905550, C4<>;
S_0x5586dc8daaa0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x5586dc8d9200;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x5586dc8dac80 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x5586dc8dadf0_0 .net *"_ivl_0", 22 0, L_0x5586dc905820;  1 drivers
v0x5586dc8daed0_0 .net *"_ivl_2", 22 0, L_0x5586dc905910;  1 drivers
v0x5586dc8dafb0_0 .net "a", 22 0, v0x5586dc8d8ee0_0;  alias, 1 drivers
v0x5586dc8db0b0_0 .net "b", 22 0, L_0x7fb3b0a6b498;  alias, 1 drivers
v0x5586dc8db170_0 .net "control", 0 0, L_0x5586dc904430;  alias, 1 drivers
v0x5586dc8db260_0 .net "sum", 22 0, L_0x5586dc9059b0;  alias, 1 drivers
L_0x5586dc905820 .arith/sum 23, v0x5586dc8d8ee0_0, L_0x7fb3b0a6b498;
L_0x5586dc905910 .arith/sub 23, v0x5586dc8d8ee0_0, L_0x7fb3b0a6b498;
L_0x5586dc9059b0 .functor MUXZ 23, L_0x5586dc905910, L_0x5586dc905820, L_0x5586dc904430, C4<>;
    .scope S_0x5586dc7f1190;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc7df9d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5586dc7f1190;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc7e2910_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc7e5210_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc7d5ac0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc7da790_0, 0, 23;
    %end;
    .thread T_1;
    .scope S_0x5586dc7f1190;
T_2 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc7e2830_0;
    %assign/vec4 v0x5586dc7e2910_0, 0;
    %load/vec4 v0x5586dc7e12a0_0;
    %assign/vec4 v0x5586dc7e5210_0, 0;
    %load/vec4 v0x5586dc7d5b80_0;
    %assign/vec4 v0x5586dc7d5ac0_0, 0;
    %load/vec4 v0x5586dc7d8920_0;
    %assign/vec4 v0x5586dc7da790_0, 0;
    %load/vec4 v0x5586dc7dfa90_0;
    %assign/vec4 v0x5586dc7df9d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5586dc8bb0f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8be0a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5586dc8bb0f0;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8be3d0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8be5a0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8be830_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8beac0_0, 0, 23;
    %end;
    .thread T_4;
    .scope S_0x5586dc8bb0f0;
T_5 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8be310_0;
    %assign/vec4 v0x5586dc8be3d0_0, 0;
    %load/vec4 v0x5586dc8be680_0;
    %assign/vec4 v0x5586dc8be5a0_0, 0;
    %load/vec4 v0x5586dc8be910_0;
    %assign/vec4 v0x5586dc8be830_0, 0;
    %load/vec4 v0x5586dc8beba0_0;
    %assign/vec4 v0x5586dc8beac0_0, 0;
    %load/vec4 v0x5586dc8be140_0;
    %assign/vec4 v0x5586dc8be0a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5586dc8c29c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8c5860_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5586dc8c29c0;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8c5b90_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8c5d60_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8c5ff0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8c6280_0, 0, 23;
    %end;
    .thread T_7;
    .scope S_0x5586dc8c29c0;
T_8 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8c5ad0_0;
    %assign/vec4 v0x5586dc8c5b90_0, 0;
    %load/vec4 v0x5586dc8c5e40_0;
    %assign/vec4 v0x5586dc8c5d60_0, 0;
    %load/vec4 v0x5586dc8c60d0_0;
    %assign/vec4 v0x5586dc8c5ff0_0, 0;
    %load/vec4 v0x5586dc8c6360_0;
    %assign/vec4 v0x5586dc8c6280_0, 0;
    %load/vec4 v0x5586dc8c5900_0;
    %assign/vec4 v0x5586dc8c5860_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5586dc8c65a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8c9440_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5586dc8c65a0;
T_10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8c9770_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8c9940_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8c9bd0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8c9e60_0, 0, 23;
    %end;
    .thread T_10;
    .scope S_0x5586dc8c65a0;
T_11 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8c96b0_0;
    %assign/vec4 v0x5586dc8c9770_0, 0;
    %load/vec4 v0x5586dc8c9a20_0;
    %assign/vec4 v0x5586dc8c9940_0, 0;
    %load/vec4 v0x5586dc8c9cb0_0;
    %assign/vec4 v0x5586dc8c9bd0_0, 0;
    %load/vec4 v0x5586dc8c9f40_0;
    %assign/vec4 v0x5586dc8c9e60_0, 0;
    %load/vec4 v0x5586dc8c94e0_0;
    %assign/vec4 v0x5586dc8c9440_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5586dc8ca180;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8cd020_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5586dc8ca180;
T_13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8cd350_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8cd520_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8cd7b0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8cda40_0, 0, 23;
    %end;
    .thread T_13;
    .scope S_0x5586dc8ca180;
T_14 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8cd290_0;
    %assign/vec4 v0x5586dc8cd350_0, 0;
    %load/vec4 v0x5586dc8cd600_0;
    %assign/vec4 v0x5586dc8cd520_0, 0;
    %load/vec4 v0x5586dc8cd890_0;
    %assign/vec4 v0x5586dc8cd7b0_0, 0;
    %load/vec4 v0x5586dc8cdb20_0;
    %assign/vec4 v0x5586dc8cda40_0, 0;
    %load/vec4 v0x5586dc8cd0c0_0;
    %assign/vec4 v0x5586dc8cd020_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5586dc8cdd60;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8d0e10_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5586dc8cdd60;
T_16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8d1030_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8d1200_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8d1490_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8d1720_0, 0, 23;
    %end;
    .thread T_16;
    .scope S_0x5586dc8cdd60;
T_17 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8d0f70_0;
    %assign/vec4 v0x5586dc8d1030_0, 0;
    %load/vec4 v0x5586dc8d12e0_0;
    %assign/vec4 v0x5586dc8d1200_0, 0;
    %load/vec4 v0x5586dc8d1570_0;
    %assign/vec4 v0x5586dc8d1490_0, 0;
    %load/vec4 v0x5586dc8d1800_0;
    %assign/vec4 v0x5586dc8d1720_0, 0;
    %load/vec4 v0x5586dc8d0eb0_0;
    %assign/vec4 v0x5586dc8d0e10_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5586dc8d1a40;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8d48e0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5586dc8d1a40;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8d4c10_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8d4de0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8d5070_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8d5300_0, 0, 23;
    %end;
    .thread T_19;
    .scope S_0x5586dc8d1a40;
T_20 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8d4b50_0;
    %assign/vec4 v0x5586dc8d4c10_0, 0;
    %load/vec4 v0x5586dc8d4ec0_0;
    %assign/vec4 v0x5586dc8d4de0_0, 0;
    %load/vec4 v0x5586dc8d5150_0;
    %assign/vec4 v0x5586dc8d5070_0, 0;
    %load/vec4 v0x5586dc8d53e0_0;
    %assign/vec4 v0x5586dc8d5300_0, 0;
    %load/vec4 v0x5586dc8d4980_0;
    %assign/vec4 v0x5586dc8d48e0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5586dc8d5620;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8d84c0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5586dc8d5620;
T_22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8d87f0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8d89c0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8d8c50_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8d8ee0_0, 0, 23;
    %end;
    .thread T_22;
    .scope S_0x5586dc8d5620;
T_23 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8d8730_0;
    %assign/vec4 v0x5586dc8d87f0_0, 0;
    %load/vec4 v0x5586dc8d8aa0_0;
    %assign/vec4 v0x5586dc8d89c0_0, 0;
    %load/vec4 v0x5586dc8d8d30_0;
    %assign/vec4 v0x5586dc8d8c50_0, 0;
    %load/vec4 v0x5586dc8d8fc0_0;
    %assign/vec4 v0x5586dc8d8ee0_0, 0;
    %load/vec4 v0x5586dc8d8560_0;
    %assign/vec4 v0x5586dc8d84c0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5586dc8d9200;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8dc0a0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5586dc8d9200;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8dc3d0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8dc590_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8dc850_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8dcb10_0, 0, 23;
    %end;
    .thread T_25;
    .scope S_0x5586dc8d9200;
T_26 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8dc310_0;
    %assign/vec4 v0x5586dc8dc3d0_0, 0;
    %load/vec4 v0x5586dc8dc6a0_0;
    %assign/vec4 v0x5586dc8dc590_0, 0;
    %load/vec4 v0x5586dc8dc960_0;
    %assign/vec4 v0x5586dc8dc850_0, 0;
    %load/vec4 v0x5586dc8dcc20_0;
    %assign/vec4 v0x5586dc8dcb10_0, 0;
    %load/vec4 v0x5586dc8dc140_0;
    %assign/vec4 v0x5586dc8dc0a0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5586dc7db240;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc85ae20_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5586dc7db240;
T_28 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc84dae0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc852a70_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc850c20_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc84f3b0_0, 0, 23;
    %end;
    .thread T_28;
    .scope S_0x5586dc7db240;
T_29 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc85d8e0_0;
    %assign/vec4 v0x5586dc84dae0_0, 0;
    %load/vec4 v0x5586dc852b10_0;
    %assign/vec4 v0x5586dc852a70_0, 0;
    %load/vec4 v0x5586dc8535f0_0;
    %assign/vec4 v0x5586dc850c20_0, 0;
    %load/vec4 v0x5586dc84f470_0;
    %assign/vec4 v0x5586dc84f3b0_0, 0;
    %load/vec4 v0x5586dc85d840_0;
    %assign/vec4 v0x5586dc85ae20_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5586dc848860;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc88d040_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5586dc848860;
T_31 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc889a90_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc889c40_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc71c340_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc6cadb0_0, 0, 23;
    %end;
    .thread T_31;
    .scope S_0x5586dc848860;
T_32 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc88bcc0_0;
    %assign/vec4 v0x5586dc889a90_0, 0;
    %load/vec4 v0x5586dc71c190_0;
    %assign/vec4 v0x5586dc889c40_0, 0;
    %load/vec4 v0x5586dc71c420_0;
    %assign/vec4 v0x5586dc71c340_0, 0;
    %load/vec4 v0x5586dc6cae90_0;
    %assign/vec4 v0x5586dc6cadb0_0, 0;
    %load/vec4 v0x5586dc88d0e0_0;
    %assign/vec4 v0x5586dc88d040_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5586dc6cb0d0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc89ffe0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x5586dc6cb0d0;
T_34 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8a0310_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8a04e0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8a07a0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8a0a30_0, 0, 23;
    %end;
    .thread T_34;
    .scope S_0x5586dc6cb0d0;
T_35 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8a0250_0;
    %assign/vec4 v0x5586dc8a0310_0, 0;
    %load/vec4 v0x5586dc8a05c0_0;
    %assign/vec4 v0x5586dc8a04e0_0, 0;
    %load/vec4 v0x5586dc8a0880_0;
    %assign/vec4 v0x5586dc8a07a0_0, 0;
    %load/vec4 v0x5586dc8a0b10_0;
    %assign/vec4 v0x5586dc8a0a30_0, 0;
    %load/vec4 v0x5586dc8a0080_0;
    %assign/vec4 v0x5586dc89ffe0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5586dc8a0d50;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8a3bf0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x5586dc8a0d50;
T_37 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8a3f20_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8a40a0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8a4330_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8a45c0_0, 0, 23;
    %end;
    .thread T_37;
    .scope S_0x5586dc8a0d50;
T_38 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8a3e60_0;
    %assign/vec4 v0x5586dc8a3f20_0, 0;
    %load/vec4 v0x5586dc8a4180_0;
    %assign/vec4 v0x5586dc8a40a0_0, 0;
    %load/vec4 v0x5586dc8a4410_0;
    %assign/vec4 v0x5586dc8a4330_0, 0;
    %load/vec4 v0x5586dc8a46a0_0;
    %assign/vec4 v0x5586dc8a45c0_0, 0;
    %load/vec4 v0x5586dc8a3c90_0;
    %assign/vec4 v0x5586dc8a3bf0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5586dc8a48e0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8a7780_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5586dc8a48e0;
T_40 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8a7ab0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8a7c80_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8a7f10_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8a81a0_0, 0, 23;
    %end;
    .thread T_40;
    .scope S_0x5586dc8a48e0;
T_41 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8a79f0_0;
    %assign/vec4 v0x5586dc8a7ab0_0, 0;
    %load/vec4 v0x5586dc8a7d60_0;
    %assign/vec4 v0x5586dc8a7c80_0, 0;
    %load/vec4 v0x5586dc8a7ff0_0;
    %assign/vec4 v0x5586dc8a7f10_0, 0;
    %load/vec4 v0x5586dc8a8280_0;
    %assign/vec4 v0x5586dc8a81a0_0, 0;
    %load/vec4 v0x5586dc8a7820_0;
    %assign/vec4 v0x5586dc8a7780_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5586dc8a84c0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8ab360_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x5586dc8a84c0;
T_43 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8ab690_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8ab860_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8abaf0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8abd80_0, 0, 23;
    %end;
    .thread T_43;
    .scope S_0x5586dc8a84c0;
T_44 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8ab5d0_0;
    %assign/vec4 v0x5586dc8ab690_0, 0;
    %load/vec4 v0x5586dc8ab940_0;
    %assign/vec4 v0x5586dc8ab860_0, 0;
    %load/vec4 v0x5586dc8abbd0_0;
    %assign/vec4 v0x5586dc8abaf0_0, 0;
    %load/vec4 v0x5586dc8abe60_0;
    %assign/vec4 v0x5586dc8abd80_0, 0;
    %load/vec4 v0x5586dc8ab400_0;
    %assign/vec4 v0x5586dc8ab360_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5586dc8ac0a0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8aef40_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x5586dc8ac0a0;
T_46 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8af230_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8af400_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8af690_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8af920_0, 0, 23;
    %end;
    .thread T_46;
    .scope S_0x5586dc8ac0a0;
T_47 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8af190_0;
    %assign/vec4 v0x5586dc8af230_0, 0;
    %load/vec4 v0x5586dc8af4e0_0;
    %assign/vec4 v0x5586dc8af400_0, 0;
    %load/vec4 v0x5586dc8af770_0;
    %assign/vec4 v0x5586dc8af690_0, 0;
    %load/vec4 v0x5586dc8afa00_0;
    %assign/vec4 v0x5586dc8af920_0, 0;
    %load/vec4 v0x5586dc8aefe0_0;
    %assign/vec4 v0x5586dc8aef40_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5586dc8afc40;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8b2bf0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x5586dc8afc40;
T_49 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8b2f20_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8b30f0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8b3380_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8b3610_0, 0, 23;
    %end;
    .thread T_49;
    .scope S_0x5586dc8afc40;
T_50 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8b2e60_0;
    %assign/vec4 v0x5586dc8b2f20_0, 0;
    %load/vec4 v0x5586dc8b31d0_0;
    %assign/vec4 v0x5586dc8b30f0_0, 0;
    %load/vec4 v0x5586dc8b3460_0;
    %assign/vec4 v0x5586dc8b3380_0, 0;
    %load/vec4 v0x5586dc8b36f0_0;
    %assign/vec4 v0x5586dc8b3610_0, 0;
    %load/vec4 v0x5586dc8b2c90_0;
    %assign/vec4 v0x5586dc8b2bf0_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5586dc8b3930;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8b67d0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5586dc8b3930;
T_52 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8b6b00_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8b6cd0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8b6f60_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8b71f0_0, 0, 23;
    %end;
    .thread T_52;
    .scope S_0x5586dc8b3930;
T_53 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8b6a40_0;
    %assign/vec4 v0x5586dc8b6b00_0, 0;
    %load/vec4 v0x5586dc8b6db0_0;
    %assign/vec4 v0x5586dc8b6cd0_0, 0;
    %load/vec4 v0x5586dc8b7040_0;
    %assign/vec4 v0x5586dc8b6f60_0, 0;
    %load/vec4 v0x5586dc8b72d0_0;
    %assign/vec4 v0x5586dc8b71f0_0, 0;
    %load/vec4 v0x5586dc8b6870_0;
    %assign/vec4 v0x5586dc8b67d0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5586dc8b7510;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8ba3b0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x5586dc8b7510;
T_55 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8ba6e0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8ba8b0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8bab40_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8badd0_0, 0, 23;
    %end;
    .thread T_55;
    .scope S_0x5586dc8b7510;
T_56 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8ba620_0;
    %assign/vec4 v0x5586dc8ba6e0_0, 0;
    %load/vec4 v0x5586dc8ba990_0;
    %assign/vec4 v0x5586dc8ba8b0_0, 0;
    %load/vec4 v0x5586dc8bac20_0;
    %assign/vec4 v0x5586dc8bab40_0, 0;
    %load/vec4 v0x5586dc8baeb0_0;
    %assign/vec4 v0x5586dc8badd0_0, 0;
    %load/vec4 v0x5586dc8ba450_0;
    %assign/vec4 v0x5586dc8ba3b0_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5586dc8bede0;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8c1c80_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x5586dc8bede0;
T_58 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8c1fb0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8c2180_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x5586dc8c2410_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5586dc8c26a0_0, 0, 23;
    %end;
    .thread T_58;
    .scope S_0x5586dc8bede0;
T_59 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8c1ef0_0;
    %assign/vec4 v0x5586dc8c1fb0_0, 0;
    %load/vec4 v0x5586dc8c2260_0;
    %assign/vec4 v0x5586dc8c2180_0, 0;
    %load/vec4 v0x5586dc8c24f0_0;
    %assign/vec4 v0x5586dc8c2410_0, 0;
    %load/vec4 v0x5586dc8c2780_0;
    %assign/vec4 v0x5586dc8c26a0_0, 0;
    %load/vec4 v0x5586dc8c1d20_0;
    %assign/vec4 v0x5586dc8c1c80_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5586dc7b17b0;
T_60 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8df3b0_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e0070_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e0880_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5586dc8dfbe0_0, 0, 19;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8df110_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8dfda0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e05d0_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5586dc8e0de0_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8deb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8df1f0_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e0390_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e0ba0_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5586dc8e14d0_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8def90_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x5586dc7b17b0;
T_61 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8df2d0_0;
    %assign/vec4 v0x5586dc8df3b0_0, 0;
    %load/vec4 v0x5586dc8dff90_0;
    %assign/vec4 v0x5586dc8e0070_0, 0;
    %load/vec4 v0x5586dc8e07a0_0;
    %assign/vec4 v0x5586dc8e0880_0, 0;
    %load/vec4 v0x5586dc8dfb40_0;
    %assign/vec4 v0x5586dc8dfbe0_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5586dc7b17b0;
T_62 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8df3b0_0;
    %assign/vec4 v0x5586dc8df110_0, 0;
    %load/vec4 v0x5586dc8e0470_0;
    %assign/vec4 v0x5586dc8dfda0_0, 0;
    %load/vec4 v0x5586dc8e0c80_0;
    %assign/vec4 v0x5586dc8e05d0_0, 0;
    %load/vec4 v0x5586dc8e1570_0;
    %assign/vec4 v0x5586dc8e0de0_0, 0;
    %load/vec4 v0x5586dc8dee30_0;
    %assign/vec4 v0x5586dc8deb60_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5586dc7b17b0;
T_63 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8df110_0;
    %assign/vec4 v0x5586dc8df1f0_0, 0;
    %load/vec4 v0x5586dc8e0530_0;
    %assign/vec4 v0x5586dc8e0390_0, 0;
    %load/vec4 v0x5586dc8e0d40_0;
    %assign/vec4 v0x5586dc8e0ba0_0, 0;
    %load/vec4 v0x5586dc8e1610_0;
    %assign/vec4 v0x5586dc8e14d0_0, 0;
    %load/vec4 v0x5586dc8df050_0;
    %assign/vec4 v0x5586dc8def90_0, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5586dc7b22a0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8e2eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8e2df0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8e1f30_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e3050_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e3410_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5586dc8e2270_0, 0, 19;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5586dc8e2630_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8e1cb0_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5586dc8e2550_0, 0, 19;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e3250_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e3610_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5586dc8e1d70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5586dc8e2330_0, 0, 5;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5586dc8e2190_0, 0, 19;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e2f70_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5586dc8e3330_0, 0, 18;
    %end;
    .thread T_64;
    .scope S_0x5586dc7b22a0;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8e1ae0_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x5586dc7b22a0;
T_66 ;
    %vpi_func 2 30 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_66.0, 4;
    %vpi_call 2 31 "$dumpfile", "cordic.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000101, S_0x5586dc7b22a0 {0 0 0};
T_66.0 ;
    %vpi_func 2 34 "$value$plusargs" 32, "of=%s", v0x5586dc8e1bd0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_66.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5586dc8e2eb0_0, 0, 1;
    %vpi_func 2 36 "$fopen" 32, v0x5586dc8e1bd0_0, "w" {0 0 0};
    %store/vec4 v0x5586dc8e20d0_0, 0, 32;
    %vpi_call 2 37 "$display", "Recording output to file: %20s", v0x5586dc8e1bd0_0 {0 0 0};
    %vpi_call 2 38 "$fwrite", v0x5586dc8e20d0_0, "%8s, %8s, %8s, %8s, %8s, %8s, %8s\012", "T [ns]", "phasein", "xin", "yin", "xout", "yout", "phaseout" {0 0 0};
T_66.2 ;
    %vpi_call 2 41 "$display", "width = %4d, nstg = %4d", P_0x5586dc895140, P_0x5586dc895100 {0 0 0};
    %vpi_func 2 42 "$value$plusargs" 32, "rmix=%d", v0x5586dc8e2df0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8e2df0_0, 0, 1;
T_66.4 ;
    %vpi_func 2 43 "$value$plusargs" 32, "op=%d", v0x5586dc8e1f30_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5586dc8e1f30_0, 0, 2;
T_66.6 ;
    %load/vec4 v0x5586dc8e1f30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_66.8, 4;
    %pushi/vec4 78336, 0, 18;
    %store/vec4 v0x5586dc8e3050_0, 0, 18;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v0x5586dc8e1f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_66.10, 4;
    %pushi/vec4 78336, 0, 18;
    %store/vec4 v0x5586dc8e3050_0, 0, 18;
    %jmp T_66.11;
T_66.10 ;
    %pushi/vec4 54272, 0, 18;
    %store/vec4 v0x5586dc8e3050_0, 0, 18;
T_66.11 ;
T_66.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5586dc8e1a00_0, 0, 32;
T_66.12 ;
    %load/vec4 v0x5586dc8e1a00_0;
    %cmpi/s 8000, 0, 32;
    %jmp/0xz T_66.13, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5586dc8e1ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5586dc8e1ae0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5586dc8e1a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5586dc8e1a00_0, 0, 32;
    %jmp T_66.12;
T_66.13 ;
    %end;
    .thread T_66;
    .scope S_0x5586dc7b22a0;
T_67 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8e2df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %vpi_func 2 62 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %store/vec4 v0x5586dc8e2d30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5586dc8e2c70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5586dc8e2bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5586dc8e2af0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5586dc8e2a30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5586dc8e2970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5586dc8e28b0_0, 0, 1;
    %store/vec4 v0x5586dc8e27f0_0, 0, 1;
    %load/vec4 v0x5586dc8e27f0_0;
    %pad/u 18;
    %load/vec4 v0x5586dc8e28b0_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x5586dc8e2970_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x5586dc8e2a30_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x5586dc8e2af0_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x5586dc8e2bb0_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x5586dc8e2c70_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x5586dc8e2d30_0;
    %pad/u 18;
    %add;
    %addi 30, 0, 18;
    %assign/vec4 v0x5586dc8e3050_0, 0;
    %load/vec4 v0x5586dc8e2710_0;
    %pad/u 32;
    %load/vec4 v0x5586dc8e2710_0;
    %pad/u 32;
    %cmpi/u 61, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_67.2, 8;
    %pushi/vec4 61, 0, 32;
    %jmp/1 T_67.3, 8;
T_67.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_67.3, 8;
 ; End of false expr.
    %blend;
T_67.3;
    %sub;
    %pad/u 7;
    %assign/vec4 v0x5586dc8e2630_0, 0;
    %load/vec4 v0x5586dc8e2630_0;
    %pad/u 19;
    %muli 8595, 0, 19;
    %assign/vec4 v0x5586dc8e2270_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5586dc8e1f30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_67.4, 4;
    %load/vec4 v0x5586dc8e1cb0_0;
    %inv;
    %assign/vec4 v0x5586dc8e1cb0_0, 0;
    %load/vec4 v0x5586dc8e1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x5586dc8e1a00_0;
    %muli 9, 0, 32;
    %pad/s 18;
    %assign/vec4 v0x5586dc8e3410_0, 0;
    %pushi/vec4 5000, 0, 18;
    %assign/vec4 v0x5586dc8e3050_0, 0;
    %load/vec4 v0x5586dc8e1a00_0;
    %cmpi/s 4000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_67.8, 5;
    %pushi/vec4 5000, 0, 32;
    %load/vec4 v0x5586dc8e1a00_0;
    %muli 3, 0, 32;
    %sub;
    %pad/s 18;
    %assign/vec4 v0x5586dc8e3050_0, 0;
T_67.8 ;
    %jmp T_67.7;
T_67.6 ;
    %pushi/vec4 10000, 0, 18;
    %assign/vec4 v0x5586dc8e3050_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5586dc8e3410_0, 0;
T_67.7 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x5586dc8e1f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.10, 4;
    %load/vec4 v0x5586dc8e3410_0;
    %load/vec4 v0x5586dc8e3050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %load/vec4 v0x5586dc8e3410_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x5586dc8e3410_0, 0;
    %load/vec4 v0x5586dc8e3050_0;
    %load/vec4 v0x5586dc8e3410_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0x5586dc8e3050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x5586dc8e3050_0, 0;
    %jmp T_67.11;
T_67.10 ;
    %load/vec4 v0x5586dc8e2270_0;
    %addi 53, 0, 19;
    %assign/vec4 v0x5586dc8e2270_0, 0;
    %load/vec4 v0x5586dc8e1a00_0;
    %cmpi/s 30, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_67.12, 5;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5586dc8e3410_0, 0;
T_67.12 ;
T_67.11 ;
T_67.5 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5586dc7b22a0;
T_68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5586dc8e1d70_0, 0, 32;
T_68.0 ;
    %load/vec4 v0x5586dc8e1d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.1, 5;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 4, v0x5586dc8e1d70_0;
    %store/vec4a v0x5586dc8e24b0, 4, 0;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0x5586dc8e1d70_0;
    %store/vec4a v0x5586dc8e31b0, 4, 0;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0x5586dc8e1d70_0;
    %store/vec4a v0x5586dc8e3570, 4, 0;
    %load/vec4 v0x5586dc8e1d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5586dc8e1d70_0, 0, 32;
    %jmp T_68.0;
T_68.1 ;
    %end;
    .thread T_68;
    .scope S_0x5586dc7b22a0;
T_69 ;
    %wait E_0x5586dc74e780;
    %load/vec4 v0x5586dc8e3110_0;
    %store/vec4 v0x5586dc8e3250_0, 0, 18;
    %load/vec4 v0x5586dc8e34d0_0;
    %store/vec4 v0x5586dc8e3610_0, 0, 18;
    %load/vec4 v0x5586dc8e23f0_0;
    %store/vec4 v0x5586dc8e2550_0, 0, 19;
    %load/vec4 v0x5586dc8e2270_0;
    %load/vec4 v0x5586dc8e2330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5586dc8e24b0, 0, 4;
    %load/vec4 v0x5586dc8e3050_0;
    %load/vec4 v0x5586dc8e2330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5586dc8e31b0, 0, 4;
    %load/vec4 v0x5586dc8e3410_0;
    %load/vec4 v0x5586dc8e2330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5586dc8e3570, 0, 4;
    %load/vec4 v0x5586dc8e2330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5586dc8e24b0, 4;
    %assign/vec4 v0x5586dc8e2190_0, 0;
    %load/vec4 v0x5586dc8e2330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5586dc8e31b0, 4;
    %assign/vec4 v0x5586dc8e2f70_0, 0;
    %load/vec4 v0x5586dc8e2330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5586dc8e3570, 4;
    %assign/vec4 v0x5586dc8e3330_0, 0;
    %load/vec4 v0x5586dc8e2010_0;
    %assign/vec4 v0x5586dc8e1e50_0, 0;
    %load/vec4 v0x5586dc8e2330_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x5586dc8e2330_0;
    %addi 1, 0, 5;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %assign/vec4 v0x5586dc8e2330_0, 0;
    %load/vec4 v0x5586dc8e2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %vpi_call 2 127 "$fwrite", v0x5586dc8e20d0_0, "%8d, %8d, %8d, %8d, %8d, %8d, %8d\012", $time, v0x5586dc8e2190_0, v0x5586dc8e2f70_0, v0x5586dc8e3330_0, v0x5586dc8e3250_0, v0x5586dc8e3610_0, v0x5586dc8e2550_0 {0 0 0};
T_69.2 ;
    %jmp T_69;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cordicg_tb.v";
    "cordicg_b22.v";
    "addsubg.v";
    "cstageg.v";
