
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800200  00001354  000013e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001354  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  00800252  00800252  0000143a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000143a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000228  00000000  00000000  00001496  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001a22  00000000  00000000  000016be  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b97  00000000  00000000  000030e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000113e  00000000  00000000  00003c77  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003e4  00000000  00000000  00004db8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005f2  00000000  00000000  0000519c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000957  00000000  00000000  0000578e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000188  00000000  00000000  000060e5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	8f c0       	rjmp	.+286    	; 0x124 <__bad_interrupt>
       6:	00 00       	nop
       8:	8d c0       	rjmp	.+282    	; 0x124 <__bad_interrupt>
       a:	00 00       	nop
       c:	8b c0       	rjmp	.+278    	; 0x124 <__bad_interrupt>
       e:	00 00       	nop
      10:	89 c0       	rjmp	.+274    	; 0x124 <__bad_interrupt>
      12:	00 00       	nop
      14:	87 c0       	rjmp	.+270    	; 0x124 <__bad_interrupt>
      16:	00 00       	nop
      18:	85 c0       	rjmp	.+266    	; 0x124 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	83 c0       	rjmp	.+262    	; 0x124 <__bad_interrupt>
      1e:	00 00       	nop
      20:	81 c0       	rjmp	.+258    	; 0x124 <__bad_interrupt>
      22:	00 00       	nop
      24:	7f c0       	rjmp	.+254    	; 0x124 <__bad_interrupt>
      26:	00 00       	nop
      28:	7d c0       	rjmp	.+250    	; 0x124 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7b c0       	rjmp	.+246    	; 0x124 <__bad_interrupt>
      2e:	00 00       	nop
      30:	79 c0       	rjmp	.+242    	; 0x124 <__bad_interrupt>
      32:	00 00       	nop
      34:	77 c0       	rjmp	.+238    	; 0x124 <__bad_interrupt>
      36:	00 00       	nop
      38:	75 c0       	rjmp	.+234    	; 0x124 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	73 c0       	rjmp	.+230    	; 0x124 <__bad_interrupt>
      3e:	00 00       	nop
      40:	71 c0       	rjmp	.+226    	; 0x124 <__bad_interrupt>
      42:	00 00       	nop
      44:	6f c0       	rjmp	.+222    	; 0x124 <__bad_interrupt>
      46:	00 00       	nop
      48:	6d c0       	rjmp	.+218    	; 0x124 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6b c0       	rjmp	.+214    	; 0x124 <__bad_interrupt>
      4e:	00 00       	nop
      50:	69 c0       	rjmp	.+210    	; 0x124 <__bad_interrupt>
      52:	00 00       	nop
      54:	67 c0       	rjmp	.+206    	; 0x124 <__bad_interrupt>
      56:	00 00       	nop
      58:	65 c0       	rjmp	.+202    	; 0x124 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	63 c0       	rjmp	.+198    	; 0x124 <__bad_interrupt>
      5e:	00 00       	nop
      60:	61 c0       	rjmp	.+194    	; 0x124 <__bad_interrupt>
      62:	00 00       	nop
      64:	5f c0       	rjmp	.+190    	; 0x124 <__bad_interrupt>
      66:	00 00       	nop
      68:	5d c0       	rjmp	.+186    	; 0x124 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	5b c0       	rjmp	.+182    	; 0x124 <__bad_interrupt>
      6e:	00 00       	nop
      70:	59 c0       	rjmp	.+178    	; 0x124 <__bad_interrupt>
      72:	00 00       	nop
      74:	57 c0       	rjmp	.+174    	; 0x124 <__bad_interrupt>
      76:	00 00       	nop
      78:	55 c0       	rjmp	.+170    	; 0x124 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	53 c0       	rjmp	.+166    	; 0x124 <__bad_interrupt>
      7e:	00 00       	nop
      80:	51 c0       	rjmp	.+162    	; 0x124 <__bad_interrupt>
      82:	00 00       	nop
      84:	4f c0       	rjmp	.+158    	; 0x124 <__bad_interrupt>
      86:	00 00       	nop
      88:	4d c0       	rjmp	.+154    	; 0x124 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4b c0       	rjmp	.+150    	; 0x124 <__bad_interrupt>
      8e:	00 00       	nop
      90:	49 c0       	rjmp	.+146    	; 0x124 <__bad_interrupt>
      92:	00 00       	nop
      94:	47 c0       	rjmp	.+142    	; 0x124 <__bad_interrupt>
      96:	00 00       	nop
      98:	45 c0       	rjmp	.+138    	; 0x124 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	43 c0       	rjmp	.+134    	; 0x124 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	41 c0       	rjmp	.+130    	; 0x124 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	3f c0       	rjmp	.+126    	; 0x124 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3d c0       	rjmp	.+122    	; 0x124 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3b c0       	rjmp	.+118    	; 0x124 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	39 c0       	rjmp	.+114    	; 0x124 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	37 c0       	rjmp	.+110    	; 0x124 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	35 c0       	rjmp	.+106    	; 0x124 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	33 c0       	rjmp	.+102    	; 0x124 <__bad_interrupt>
      be:	00 00       	nop
      c0:	31 c0       	rjmp	.+98     	; 0x124 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	2f c0       	rjmp	.+94     	; 0x124 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2d c0       	rjmp	.+90     	; 0x124 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2b c0       	rjmp	.+86     	; 0x124 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	29 c0       	rjmp	.+82     	; 0x124 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	27 c0       	rjmp	.+78     	; 0x124 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	25 c0       	rjmp	.+74     	; 0x124 <__bad_interrupt>
      da:	00 00       	nop
      dc:	23 c0       	rjmp	.+70     	; 0x124 <__bad_interrupt>
      de:	00 00       	nop
      e0:	21 c0       	rjmp	.+66     	; 0x124 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e4 e5       	ldi	r30, 0x54	; 84
      fc:	f3 e1       	ldi	r31, 0x13	; 19
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	a2 35       	cpi	r26, 0x52	; 82
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	22 e0       	ldi	r18, 0x02	; 2
     110:	a2 e5       	ldi	r26, 0x52	; 82
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	ac 35       	cpi	r26, 0x5C	; 92
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	7a d2       	rcall	.+1268   	; 0x614 <main>
     120:	0c 94 a8 09 	jmp	0x1350	; 0x1350 <_exit>

00000124 <__bad_interrupt>:
     124:	6d cf       	rjmp	.-294    	; 0x0 <__vectors>

00000126 <CAN_data_receive>:
	}
	return false;
}
*/

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     126:	ef 92       	push	r14
     128:	ff 92       	push	r15
     12a:	0f 93       	push	r16
     12c:	1f 93       	push	r17
     12e:	cf 93       	push	r28
     130:	df 93       	push	r29
     132:	ec 01       	movw	r28, r24
     134:	e6 2e       	mov	r14, r22
	
	memset(msg, 0, sizeof(CAN_message));
     136:	8c e0       	ldi	r24, 0x0C	; 12
     138:	fe 01       	movw	r30, r28
     13a:	11 92       	st	Z+, r1
     13c:	8a 95       	dec	r24
     13e:	e9 f7       	brne	.-6      	; 0x13a <CAN_data_receive+0x14>
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     140:	24 d1       	rcall	.+584    	; 0x38a <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     142:	2e 2d       	mov	r18, r14
     144:	22 95       	swap	r18
     146:	2f 70       	andi	r18, 0x0F	; 15
     148:	26 50       	subi	r18, 0x06	; 6
     14a:	41 e0       	ldi	r20, 0x01	; 1
     14c:	50 e0       	ldi	r21, 0x00	; 0
     14e:	ba 01       	movw	r22, r20
     150:	02 c0       	rjmp	.+4      	; 0x156 <CAN_data_receive+0x30>
     152:	66 0f       	add	r22, r22
     154:	77 1f       	adc	r23, r23
     156:	2a 95       	dec	r18
     158:	e2 f7       	brpl	.-8      	; 0x152 <CAN_data_receive+0x2c>
     15a:	9b 01       	movw	r18, r22
     15c:	28 2b       	or	r18, r24
     15e:	23 2b       	or	r18, r19
     160:	69 f1       	breq	.+90     	; 0x1bc <CAN_data_receive+0x96>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     162:	81 e0       	ldi	r24, 0x01	; 1
     164:	8e 0d       	add	r24, r14
     166:	f6 d0       	rcall	.+492    	; 0x354 <mcp2515_read>
     168:	78 e0       	ldi	r23, 0x08	; 8
     16a:	87 9f       	mul	r24, r23
     16c:	80 01       	movw	r16, r0
     16e:	11 24       	eor	r1, r1
     170:	19 83       	std	Y+1, r17	; 0x01
     172:	08 83       	st	Y, r16
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     174:	82 e0       	ldi	r24, 0x02	; 2
     176:	8e 0d       	add	r24, r14
     178:	ed d0       	rcall	.+474    	; 0x354 <mcp2515_read>
     17a:	82 95       	swap	r24
     17c:	86 95       	lsr	r24
     17e:	87 70       	andi	r24, 0x07	; 7
     180:	08 2b       	or	r16, r24
     182:	19 83       	std	Y+1, r17	; 0x01
     184:	08 83       	st	Y, r16
		msg->length = mcp2515_read(reg+5) & 0x0f;
     186:	85 e0       	ldi	r24, 0x05	; 5
     188:	8e 0d       	add	r24, r14
     18a:	e4 d0       	rcall	.+456    	; 0x354 <mcp2515_read>
     18c:	8f 70       	andi	r24, 0x0F	; 15
     18e:	8a 83       	std	Y+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     190:	88 23       	and	r24, r24
     192:	b1 f0       	breq	.+44     	; 0x1c0 <CAN_data_receive+0x9a>
     194:	8e 01       	movw	r16, r28
     196:	0d 5f       	subi	r16, 0xFD	; 253
     198:	1f 4f       	sbci	r17, 0xFF	; 255
     19a:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     19c:	86 e0       	ldi	r24, 0x06	; 6
     19e:	e8 0e       	add	r14, r24
     1a0:	8e 2d       	mov	r24, r14
     1a2:	8f 0d       	add	r24, r15
     1a4:	d7 d0       	rcall	.+430    	; 0x354 <mcp2515_read>
     1a6:	f8 01       	movw	r30, r16
     1a8:	81 93       	st	Z+, r24
     1aa:	8f 01       	movw	r16, r30
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     1ac:	f3 94       	inc	r15
     1ae:	8a 81       	ldd	r24, Y+2	; 0x02
     1b0:	f8 16       	cp	r15, r24
     1b2:	40 f4       	brcc	.+16     	; 0x1c4 <CAN_data_receive+0x9e>
     1b4:	f8 e0       	ldi	r31, 0x08	; 8
     1b6:	ff 12       	cpse	r15, r31
     1b8:	f3 cf       	rjmp	.-26     	; 0x1a0 <CAN_data_receive+0x7a>
     1ba:	06 c0       	rjmp	.+12     	; 0x1c8 <CAN_data_receive+0xa2>

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	
	memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     1bc:	80 e0       	ldi	r24, 0x00	; 0
     1be:	05 c0       	rjmp	.+10     	; 0x1ca <CAN_data_receive+0xa4>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     1c0:	81 e0       	ldi	r24, 0x01	; 1
     1c2:	03 c0       	rjmp	.+6      	; 0x1ca <CAN_data_receive+0xa4>
     1c4:	81 e0       	ldi	r24, 0x01	; 1
     1c6:	01 c0       	rjmp	.+2      	; 0x1ca <CAN_data_receive+0xa4>
     1c8:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     1ca:	df 91       	pop	r29
     1cc:	cf 91       	pop	r28
     1ce:	1f 91       	pop	r17
     1d0:	0f 91       	pop	r16
     1d2:	ff 90       	pop	r15
     1d4:	ef 90       	pop	r14
     1d6:	08 95       	ret

000001d8 <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(interrupt_PIN, interrupt_bit)){
     1d8:	7f 99       	sbic	0x0f, 7	; 15
     1da:	05 c0       	rjmp	.+10     	; 0x1e6 <CAN_int+0xe>
		//printf("Interupt active");
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     1dc:	8e e0       	ldi	r24, 0x0E	; 14
     1de:	ba d0       	rcall	.+372    	; 0x354 <mcp2515_read>
     1e0:	8e 70       	andi	r24, 0x0E	; 14
		//printf("%u",retval);
		return retval;
     1e2:	86 95       	lsr	r24
     1e4:	08 95       	ret
	}
	return NOINT;
     1e6:	80 e0       	ldi	r24, 0x00	; 0
}
     1e8:	08 95       	ret

000001ea <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     1ea:	60 e0       	ldi	r22, 0x00	; 0
     1ec:	8c e2       	ldi	r24, 0x2C	; 44
     1ee:	be c0       	rjmp	.+380    	; 0x36c <mcp2515_write>
     1f0:	08 95       	ret

000001f2 <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(interrupt_DDR, interrupt_bit); //Input på interrupt pinen
     1f2:	87 98       	cbi	0x10, 7	; 16
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     1f4:	ea d0       	rcall	.+468    	; 0x3ca <SPI_init>
	mcp2515_reset(); // Send reset-command
     1f6:	e4 d0       	rcall	.+456    	; 0x3c0 <mcp2515_reset>
	
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_CONFIG);
     1f8:	40 e8       	ldi	r20, 0x80	; 128
     1fa:	60 ee       	ldi	r22, 0xE0	; 224
     1fc:	8f e0       	ldi	r24, 0x0F	; 15
     1fe:	cc d0       	rcall	.+408    	; 0x398 <mcp2515_bit_modify>
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     200:	8e e0       	ldi	r24, 0x0E	; 14
     202:	a8 d0       	rcall	.+336    	; 0x354 <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     204:	80 7e       	andi	r24, 0xE0	; 224
     206:	80 38       	cpi	r24, 0x80	; 128
     208:	19 f0       	breq	.+6      	; 0x210 <CAN_init+0x1e>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     20a:	86 e0       	ldi	r24, 0x06	; 6
     20c:	92 e0       	ldi	r25, 0x02	; 2
     20e:	97 d4       	rcall	.+2350   	; 0xb3e <puts>
	}
		
	//Setter opp RXBOCTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     210:	40 e2       	ldi	r20, 0x20	; 32
     212:	60 e6       	ldi	r22, 0x60	; 96
     214:	80 e6       	ldi	r24, 0x60	; 96
     216:	c0 d0       	rcall	.+384    	; 0x398 <mcp2515_bit_modify>
		//BUKT: 1 -> ting går til RXB1 når denne er full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     218:	44 e0       	ldi	r20, 0x04	; 4
     21a:	64 e0       	ldi	r22, 0x04	; 4
     21c:	80 e6       	ldi	r24, 0x60	; 96
     21e:	bc d0       	rcall	.+376    	; 0x398 <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, aktiv filter, kun kort id. 
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     220:	40 e2       	ldi	r20, 0x20	; 32
     222:	60 e6       	ldi	r22, 0x60	; 96
     224:	80 e7       	ldi	r24, 0x70	; 112
     226:	b8 d0       	rcall	.+368    	; 0x398 <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt når data på RX1
	//RX0IE = 1 -||- RX2
	mcp2515_write(MCP_CANINTE, 0b00000011);
     228:	63 e0       	ldi	r22, 0x03	; 3
     22a:	8b e2       	ldi	r24, 0x2B	; 43
     22c:	9f d0       	rcall	.+318    	; 0x36c <mcp2515_write>
	
	//Filtere:
	//Masken til RX0
	mcp2515_write(MCP_RXM0SIDH, CANID_MCUH_mask >> 3);
     22e:	60 ea       	ldi	r22, 0xA0	; 160
     230:	80 e2       	ldi	r24, 0x20	; 32
     232:	9c d0       	rcall	.+312    	; 0x36c <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, CANID_MCUH_mask << 5);
     234:	40 e2       	ldi	r20, 0x20	; 32
     236:	60 ee       	ldi	r22, 0xE0	; 224
     238:	81 e2       	ldi	r24, 0x21	; 33
     23a:	ae d0       	rcall	.+348    	; 0x398 <mcp2515_bit_modify>
	
	//Masken til RX1
	mcp2515_write(MCP_RXM1SIDH, CANID_MCUL_mask >> 3);
     23c:	60 ea       	ldi	r22, 0xA0	; 160
     23e:	84 e2       	ldi	r24, 0x24	; 36
     240:	95 d0       	rcall	.+298    	; 0x36c <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, CANID_MCUL_mask << 5);
     242:	40 e6       	ldi	r20, 0x60	; 96
     244:	60 ee       	ldi	r22, 0xE0	; 224
     246:	85 e2       	ldi	r24, 0x25	; 37
     248:	a7 d0       	rcall	.+334    	; 0x398 <mcp2515_bit_modify>
	
	//Filter 0 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF0SIDH, CANID_MCU_HIGHPRIO_0 >> 3);
     24a:	60 e2       	ldi	r22, 0x20	; 32
     24c:	80 e0       	ldi	r24, 0x00	; 0
     24e:	8e d0       	rcall	.+284    	; 0x36c <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, CANID_MCU_HIGHPRIO_0 << 5);
     250:	40 e0       	ldi	r20, 0x00	; 0
     252:	60 ee       	ldi	r22, 0xE0	; 224
     254:	81 e0       	ldi	r24, 0x01	; 1
     256:	a0 d0       	rcall	.+320    	; 0x398 <mcp2515_bit_modify>
	
	//Filter 1 (RX0, går til RX1 om  RX0 er full)
	mcp2515_write(MCP_RXF1SIDH, CANID_MCU_HIGHPRIO_1 >> 3);
     258:	60 e2       	ldi	r22, 0x20	; 32
     25a:	84 e0       	ldi	r24, 0x04	; 4
     25c:	87 d0       	rcall	.+270    	; 0x36c <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, CANID_MCU_HIGHPRIO_1 << 5);
     25e:	40 e2       	ldi	r20, 0x20	; 32
     260:	60 ee       	ldi	r22, 0xE0	; 224
     262:	85 e0       	ldi	r24, 0x05	; 5
     264:	99 d0       	rcall	.+306    	; 0x398 <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, CANID_MCU_0 >> 3);
     266:	60 ea       	ldi	r22, 0xA0	; 160
     268:	88 e0       	ldi	r24, 0x08	; 8
     26a:	80 d0       	rcall	.+256    	; 0x36c <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, CANID_MCU_0 << 5);
     26c:	40 e0       	ldi	r20, 0x00	; 0
     26e:	60 ee       	ldi	r22, 0xE0	; 224
     270:	89 e0       	ldi	r24, 0x09	; 9
     272:	92 d0       	rcall	.+292    	; 0x398 <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, CANID_MCU_1 >> 3);
     274:	60 ea       	ldi	r22, 0xA0	; 160
     276:	80 e1       	ldi	r24, 0x10	; 16
     278:	79 d0       	rcall	.+242    	; 0x36c <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, CANID_MCU_1 << 5);
     27a:	40 e2       	ldi	r20, 0x20	; 32
     27c:	60 ee       	ldi	r22, 0xE0	; 224
     27e:	81 e1       	ldi	r24, 0x11	; 17
     280:	8b d0       	rcall	.+278    	; 0x398 <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, CANID_MCU_2 >> 3);
     282:	60 ea       	ldi	r22, 0xA0	; 160
     284:	84 e1       	ldi	r24, 0x14	; 20
     286:	72 d0       	rcall	.+228    	; 0x36c <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, CANID_MCU_2 << 5);
     288:	40 e4       	ldi	r20, 0x40	; 64
     28a:	60 ee       	ldi	r22, 0xE0	; 224
     28c:	85 e1       	ldi	r24, 0x15	; 21
     28e:	84 d0       	rcall	.+264    	; 0x398 <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, CANID_MCU_3 >> 3);
     290:	60 ea       	ldi	r22, 0xA0	; 160
     292:	88 e1       	ldi	r24, 0x18	; 24
     294:	6b d0       	rcall	.+214    	; 0x36c <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, CANID_MCU_3 << 5);
     296:	40 e6       	ldi	r20, 0x60	; 96
     298:	60 ee       	ldi	r22, 0xE0	; 224
     29a:	89 e1       	ldi	r24, 0x19	; 25
     29c:	7d d0       	rcall	.+250    	; 0x398 <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     29e:	a5 df       	rcall	.-182    	; 0x1ea <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     2a0:	40 e0       	ldi	r20, 0x00	; 0
     2a2:	60 ee       	ldi	r22, 0xE0	; 224
     2a4:	8f e0       	ldi	r24, 0x0F	; 15
     2a6:	78 c0       	rjmp	.+240    	; 0x398 <mcp2515_bit_modify>
     2a8:	08 95       	ret

000002aa <interruptToMask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
     2aa:	86 30       	cpi	r24, 0x06	; 6
     2ac:	31 f0       	breq	.+12     	; 0x2ba <interruptToMask+0x10>
     2ae:	87 30       	cpi	r24, 0x07	; 7
     2b0:	31 f0       	breq	.+12     	; 0x2be <interruptToMask+0x14>
     2b2:	81 30       	cpi	r24, 0x01	; 1
     2b4:	31 f0       	breq	.+12     	; 0x2c2 <interruptToMask+0x18>
		case NOINT:
			return 0x00;
     2b6:	80 e0       	ldi	r24, 0x00	; 0
     2b8:	08 95       	ret
		case ERR:
			return 0b00100000;
		case RX0:
			return 0b00000001;
     2ba:	81 e0       	ldi	r24, 0x01	; 1
     2bc:	08 95       	ret
		case RX1:
			return 0b00000010;
     2be:	82 e0       	ldi	r24, 0x02	; 2
     2c0:	08 95       	ret
uint8_t interruptToMask(interrupt CAN_interrrupt){
	switch(CAN_interrrupt){
		case NOINT:
			return 0x00;
		case ERR:
			return 0b00100000;
     2c2:	80 e2       	ldi	r24, 0x20	; 32
		case RX1:
			return 0b00000010;
		default:
			return 0x00;
	}
     2c4:	08 95       	ret

000002c6 <CAN_int_clear>:
	}
	return NOINT;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != NOINT){
     2c6:	88 23       	and	r24, r24
     2c8:	29 f0       	breq	.+10     	; 0x2d4 <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interruptToMask(CAN_interrupt), 0x00);	
     2ca:	ef df       	rcall	.-34     	; 0x2aa <interruptToMask>
     2cc:	40 e0       	ldi	r20, 0x00	; 0
     2ce:	68 2f       	mov	r22, r24
     2d0:	8c e2       	ldi	r24, 0x2C	; 44
     2d2:	62 c0       	rjmp	.+196    	; 0x398 <mcp2515_bit_modify>
     2d4:	08 95       	ret

000002d6 <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     2d6:	85 e0       	ldi	r24, 0x05	; 5
     2d8:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     2dc:	e9 eb       	ldi	r30, 0xB9	; 185
     2de:	f0 e0       	ldi	r31, 0x00	; 0
     2e0:	80 81       	ld	r24, Z
     2e2:	81 60       	ori	r24, 0x01	; 1
     2e4:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     2e6:	81 e1       	ldi	r24, 0x11	; 17
     2e8:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     2ec:	ec eb       	ldi	r30, 0xBC	; 188
     2ee:	f0 e0       	ldi	r31, 0x00	; 0
     2f0:	80 81       	ld	r24, Z
     2f2:	84 60       	ori	r24, 0x04	; 4
     2f4:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     2f6:	8f ef       	ldi	r24, 0xFF	; 255
     2f8:	80 93 bb 00 	sts	0x00BB, r24
     2fc:	08 95       	ret

000002fe <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     2fe:	94 ea       	ldi	r25, 0xA4	; 164
     300:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     304:	ec eb       	ldi	r30, 0xBC	; 188
     306:	f0 e0       	ldi	r31, 0x00	; 0
     308:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     30a:	99 23       	and	r25, r25
     30c:	ec f7       	brge	.-6      	; 0x308 <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     30e:	66 0f       	add	r22, r22
     310:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     314:	94 e8       	ldi	r25, 0x84	; 132
     316:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     31a:	ec eb       	ldi	r30, 0xBC	; 188
     31c:	f0 e0       	ldi	r31, 0x00	; 0
     31e:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     320:	99 23       	and	r25, r25
     322:	ec f7       	brge	.-6      	; 0x31e <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     324:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     328:	94 e8       	ldi	r25, 0x84	; 132
     32a:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     32e:	ec eb       	ldi	r30, 0xBC	; 188
     330:	f0 e0       	ldi	r31, 0x00	; 0
     332:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     334:	99 23       	and	r25, r25
     336:	ec f7       	brge	.-6      	; 0x332 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     338:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     33c:	84 e8       	ldi	r24, 0x84	; 132
     33e:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     342:	ec eb       	ldi	r30, 0xBC	; 188
     344:	f0 e0       	ldi	r31, 0x00	; 0
     346:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     348:	88 23       	and	r24, r24
     34a:	ec f7       	brge	.-6      	; 0x346 <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     34c:	84 e9       	ldi	r24, 0x94	; 148
     34e:	80 93 bc 00 	sts	0x00BC, r24
     352:	08 95       	ret

00000354 <mcp2515_read>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
	SPI_communicate(reg);					//Sender instruksjon
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     354:	cf 93       	push	r28
     356:	c8 2f       	mov	r28, r24
     358:	28 98       	cbi	0x05, 0	; 5
     35a:	83 e0       	ldi	r24, 0x03	; 3
     35c:	3e d0       	rcall	.+124    	; 0x3da <SPI_communicate>
     35e:	8c 2f       	mov	r24, r28
     360:	3c d0       	rcall	.+120    	; 0x3da <SPI_communicate>
     362:	80 e0       	ldi	r24, 0x00	; 0
     364:	3a d0       	rcall	.+116    	; 0x3da <SPI_communicate>
     366:	28 9a       	sbi	0x05, 0	; 5
     368:	cf 91       	pop	r28
     36a:	08 95       	ret

0000036c <mcp2515_write>:
     36c:	cf 93       	push	r28
     36e:	df 93       	push	r29
     370:	d8 2f       	mov	r29, r24
     372:	c6 2f       	mov	r28, r22
     374:	28 98       	cbi	0x05, 0	; 5
     376:	82 e0       	ldi	r24, 0x02	; 2
     378:	30 d0       	rcall	.+96     	; 0x3da <SPI_communicate>
     37a:	8d 2f       	mov	r24, r29
     37c:	2e d0       	rcall	.+92     	; 0x3da <SPI_communicate>
     37e:	8c 2f       	mov	r24, r28
     380:	2c d0       	rcall	.+88     	; 0x3da <SPI_communicate>
     382:	28 9a       	sbi	0x05, 0	; 5
     384:	df 91       	pop	r29
     386:	cf 91       	pop	r28
     388:	08 95       	ret

0000038a <mcp2515_read_status>:
     38a:	28 98       	cbi	0x05, 0	; 5
     38c:	80 ea       	ldi	r24, 0xA0	; 160
     38e:	25 d0       	rcall	.+74     	; 0x3da <SPI_communicate>
     390:	80 e0       	ldi	r24, 0x00	; 0
     392:	23 d0       	rcall	.+70     	; 0x3da <SPI_communicate>
     394:	28 9a       	sbi	0x05, 0	; 5
     396:	08 95       	ret

00000398 <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     398:	1f 93       	push	r17
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	18 2f       	mov	r17, r24
     3a0:	d6 2f       	mov	r29, r22
     3a2:	c4 2f       	mov	r28, r20
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     3a4:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_BITMOD);			//Sender instruksjon
     3a6:	85 e0       	ldi	r24, 0x05	; 5
     3a8:	18 d0       	rcall	.+48     	; 0x3da <SPI_communicate>
	SPI_communicate(addr);
     3aa:	81 2f       	mov	r24, r17
     3ac:	16 d0       	rcall	.+44     	; 0x3da <SPI_communicate>
	SPI_communicate(mask);
     3ae:	8d 2f       	mov	r24, r29
     3b0:	14 d0       	rcall	.+40     	; 0x3da <SPI_communicate>
	SPI_communicate(data);
     3b2:	8c 2f       	mov	r24, r28
     3b4:	12 d0       	rcall	.+36     	; 0x3da <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     3b6:	28 9a       	sbi	0x05, 0	; 5
}
     3b8:	df 91       	pop	r29
     3ba:	cf 91       	pop	r28
     3bc:	1f 91       	pop	r17
     3be:	08 95       	ret

000003c0 <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(slave_cs_reg, slave_cs_bit);	//Aktiverer can controller
     3c0:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_RESET);				//Sender instruksjon
     3c2:	80 ec       	ldi	r24, 0xC0	; 192
     3c4:	0a d0       	rcall	.+20     	; 0x3da <SPI_communicate>
	set_bit(slave_cs_reg, slave_cs_bit);	//deaktiverer.
     3c6:	28 9a       	sbi	0x05, 0	; 5
     3c8:	08 95       	ret

000003ca <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(master_out_ddr, master_out_bit);
     3ca:	22 9a       	sbi	0x04, 2	; 4
	clear_bit(master_inn_ddr, master_inn_bit);
     3cc:	23 98       	cbi	0x04, 3	; 4
	set_bit(slave_clk_ddr, slave_clk_bit);
     3ce:	21 9a       	sbi	0x04, 1	; 4
	set_bit(slave_cs_ddr, slave_cs_bit);
     3d0:	20 9a       	sbi	0x04, 0	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     3d2:	8c b5       	in	r24, 0x2c	; 44
     3d4:	81 65       	ori	r24, 0x51	; 81
     3d6:	8c bd       	out	0x2c, r24	; 44
     3d8:	08 95       	ret

000003da <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     3da:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     3dc:	0d b4       	in	r0, 0x2d	; 45
     3de:	07 fe       	sbrs	r0, 7
     3e0:	fd cf       	rjmp	.-6      	; 0x3dc <SPI_communicate+0x2>
	return SPDR;
     3e2:	8e b5       	in	r24, 0x2e	; 46
     3e4:	08 95       	ret

000003e6 <USART_Transmit>:
}

void USART_Transmit( unsigned char data ){

	//Wait for empty transmit buffer
	while( !( UCSR0A & (1<<UDRE0)) );
     3e6:	e0 ec       	ldi	r30, 0xC0	; 192
     3e8:	f0 e0       	ldi	r31, 0x00	; 0
     3ea:	90 81       	ld	r25, Z
     3ec:	95 ff       	sbrs	r25, 5
     3ee:	fd cf       	rjmp	.-6      	; 0x3ea <USART_Transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     3f0:	80 93 c6 00 	sts	0x00C6, r24
     3f4:	08 95       	ret

000003f6 <USART_Receive>:
}

unsigned char USART_Receive(void){
	
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     3f6:	e0 ec       	ldi	r30, 0xC0	; 192
     3f8:	f0 e0       	ldi	r31, 0x00	; 0
     3fa:	80 81       	ld	r24, Z
     3fc:	88 23       	and	r24, r24
     3fe:	ec f7       	brge	.-6      	; 0x3fa <USART_Receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     400:	80 91 c6 00 	lds	r24, 0x00C6
}
     404:	08 95       	ret

00000406 <USART_init>:
void USART_init(){
	
	//ubbr = F_CPU
	unsigned int ubrr = MYUBRR;
	//Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     406:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     40a:	87 e6       	ldi	r24, 0x67	; 103
     40c:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B	 = (1<<RXEN0)|(1<<TXEN0);
     410:	88 e1       	ldi	r24, 0x18	; 24
     412:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN:  Aktiverer USART receiver
		//TXEN: Aktiverer USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     416:	86 e0       	ldi	r24, 0x06	; 6
     418:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Skriver til UCSRC istedet for UBRRH, ved 1.
		//USBS0: Antall stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Slik at vi kan bruke printf;
	fdevopen(USART_Transmit,USART_Receive);
     41c:	6b ef       	ldi	r22, 0xFB	; 251
     41e:	71 e0       	ldi	r23, 0x01	; 1
     420:	83 ef       	ldi	r24, 0xF3	; 243
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	31 c3       	rjmp	.+1634   	; 0xa88 <fdevopen>
     426:	08 95       	ret

00000428 <adc_init>:
 */ 
#include "../MainInclude/MainInclude.h"
#include "adc.h"

void adc_init(){
	clear_bit(DDRF,PF0);
     428:	80 98       	cbi	0x10, 0	; 16
	
	
	ADMUX |= (1<<MUX0); //Bruker ADC1
     42a:	ec e7       	ldi	r30, 0x7C	; 124
     42c:	f0 e0       	ldi	r31, 0x00	; 0
     42e:	80 81       	ld	r24, Z
     430:	81 60       	ori	r24, 0x01	; 1
     432:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //Bruker AVCC som refferanse.
     434:	80 81       	ld	r24, Z
     436:	80 64       	ori	r24, 0x40	; 64
     438:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler, bytt ut en med verdier opp til 7. //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (1<<ADPS0) | (1<<ADIE);
     43a:	ea e7       	ldi	r30, 0x7A	; 122
     43c:	f0 e0       	ldi	r31, 0x00	; 0
     43e:	80 81       	ld	r24, Z
     440:	89 68       	ori	r24, 0x89	; 137
     442:	80 83       	st	Z, r24
	ADCSRB |= (0<<ADTS0); //Free running mode
     444:	eb e7       	ldi	r30, 0x7B	; 123
     446:	f0 e0       	ldi	r31, 0x00	; 0
     448:	80 81       	ld	r24, Z
     44a:	80 83       	st	Z, r24
     44c:	08 95       	ret

0000044e <adc_getVal>:
}

uint16_t adc_getVal(){
	//Starter konvertering
	ADCSRA |= (1<<ADSC);
     44e:	ea e7       	ldi	r30, 0x7A	; 122
     450:	f0 e0       	ldi	r31, 0x00	; 0
     452:	80 81       	ld	r24, Z
     454:	80 64       	ori	r24, 0x40	; 64
     456:	80 83       	st	Z, r24
	while(! (ADCSRA & ADIF)) //Så lenge konverteringa ikke er ferdig
     458:	80 81       	ld	r24, Z
     45a:	82 fd       	sbrc	r24, 2
     45c:	06 c0       	rjmp	.+12     	; 0x46a <adc_getVal+0x1c>
	ADCSRA |= ADIF; //Resetter interupten
     45e:	80 81       	ld	r24, Z
     460:	84 60       	ori	r24, 0x04	; 4
     462:	80 83       	st	Z, r24
}

uint16_t adc_getVal(){
	//Starter konvertering
	ADCSRA |= (1<<ADSC);
	while(! (ADCSRA & ADIF)) //Så lenge konverteringa ikke er ferdig
     464:	80 81       	ld	r24, Z
     466:	82 ff       	sbrs	r24, 2
     468:	fa cf       	rjmp	.-12     	; 0x45e <adc_getVal+0x10>
	ADCSRA |= ADIF; //Resetter interupten
	return ADC;
     46a:	80 91 78 00 	lds	r24, 0x0078
     46e:	90 91 79 00 	lds	r25, 0x0079
}
     472:	08 95       	ret

00000474 <adc_measure>:


uint16_t adc_measure(ADC_signal* signal){
     474:	0f 93       	push	r16
     476:	1f 93       	push	r17
     478:	cf 93       	push	r28
     47a:	df 93       	push	r29
     47c:	ec 01       	movw	r28, r24
	signal->nrMeasurements ++;
     47e:	88 81       	ld	r24, Y
     480:	8f 5f       	subi	r24, 0xFF	; 255
     482:	88 83       	st	Y, r24
	signal->sumValue += adc_getVal();
     484:	09 81       	ldd	r16, Y+1	; 0x01
     486:	1a 81       	ldd	r17, Y+2	; 0x02
     488:	e2 df       	rcall	.-60     	; 0x44e <adc_getVal>
     48a:	80 0f       	add	r24, r16
     48c:	91 1f       	adc	r25, r17
     48e:	9a 83       	std	Y+2, r25	; 0x02
     490:	89 83       	std	Y+1, r24	; 0x01
	
	if(signal->nrMeasurements > averagingPeriod){
     492:	68 81       	ld	r22, Y
     494:	63 33       	cpi	r22, 0x33	; 51
     496:	90 f0       	brcs	.+36     	; 0x4bc <adc_measure+0x48>
		if(signal->sumValue / signal->nrMeasurements < boolValueBorder){
     498:	70 e0       	ldi	r23, 0x00	; 0
     49a:	cf d2       	rcall	.+1438   	; 0xa3a <__udivmodhi4>
     49c:	68 3c       	cpi	r22, 0xC8	; 200
     49e:	71 05       	cpc	r23, r1
     4a0:	48 f4       	brcc	.+18     	; 0x4b4 <adc_measure+0x40>
			if(signal->boolState != 1){
     4a2:	8b 81       	ldd	r24, Y+3	; 0x03
     4a4:	81 30       	cpi	r24, 0x01	; 1
     4a6:	19 f0       	breq	.+6      	; 0x4ae <adc_measure+0x3a>
				signal->count++;
     4a8:	8c 81       	ldd	r24, Y+4	; 0x04
     4aa:	8f 5f       	subi	r24, 0xFF	; 255
     4ac:	8c 83       	std	Y+4, r24	; 0x04
			}
			signal->boolState = 1;
     4ae:	81 e0       	ldi	r24, 0x01	; 1
     4b0:	8b 83       	std	Y+3, r24	; 0x03
     4b2:	01 c0       	rjmp	.+2      	; 0x4b6 <adc_measure+0x42>
		}
		else{
			signal->boolState = 0;
     4b4:	1b 82       	std	Y+3, r1	; 0x03
		}
		
		signal->nrMeasurements = 0;
     4b6:	18 82       	st	Y, r1
		signal->sumValue = 0;
     4b8:	1a 82       	std	Y+2, r1	; 0x02
     4ba:	19 82       	std	Y+1, r1	; 0x01
	}
     4bc:	df 91       	pop	r29
     4be:	cf 91       	pop	r28
     4c0:	1f 91       	pop	r17
     4c2:	0f 91       	pop	r16
     4c4:	08 95       	ret

000004c6 <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     4c6:	96 2f       	mov	r25, r22
	if(dir){
     4c8:	88 23       	and	r24, r24
     4ca:	11 f0       	breq	.+4      	; 0x4d0 <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     4cc:	8b 9a       	sbi	0x11, 3	; 17
     4ce:	01 c0       	rjmp	.+2      	; 0x4d2 <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     4d0:	8b 98       	cbi	0x11, 3	; 17
	}
	I2C_transmit(power,DAC_ADRESS);	
     4d2:	68 e2       	ldi	r22, 0x28	; 40
     4d4:	89 2f       	mov	r24, r25
     4d6:	13 cf       	rjmp	.-474    	; 0x2fe <I2C_transmit>
     4d8:	08 95       	ret

000004da <motorbox_set_percent>:
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}

void motorbox_set_percent(int8_t percent){
     4da:	8c 39       	cpi	r24, 0x9C	; 156
     4dc:	0c f4       	brge	.+2      	; 0x4e0 <motorbox_set_percent+0x6>
     4de:	8c e9       	ldi	r24, 0x9C	; 156
     4e0:	68 2f       	mov	r22, r24
     4e2:	85 36       	cpi	r24, 0x65	; 101
     4e4:	0c f0       	brlt	.+2      	; 0x4e8 <motorbox_set_percent+0xe>
     4e6:	64 e6       	ldi	r22, 0x64	; 100
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent < 0){
     4e8:	66 23       	and	r22, r22
     4ea:	24 f4       	brge	.+8      	; 0x4f4 <motorbox_set_percent+0x1a>
		motorbox_set_power(!POS_DIR, -percent);
     4ec:	61 95       	neg	r22
     4ee:	80 e0       	ldi	r24, 0x00	; 0
     4f0:	ea cf       	rjmp	.-44     	; 0x4c6 <motorbox_set_power>
     4f2:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent);
     4f4:	81 e0       	ldi	r24, 0x01	; 1
     4f6:	e7 cf       	rjmp	.-50     	; 0x4c6 <motorbox_set_power>
     4f8:	08 95       	ret

000004fa <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
	return -board_size/2-encoder_data;
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     4fa:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4fc:	8a e6       	ldi	r24, 0x6A	; 106
     4fe:	8a 95       	dec	r24
     500:	f1 f7       	brne	.-4      	; 0x4fe <motorbox_reset_encoder+0x4>
     502:	00 c0       	rjmp	.+0      	; 0x504 <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     504:	8e 9a       	sbi	0x11, 6	; 17
     506:	08 95       	ret

00000508 <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     508:	80 b3       	in	r24, 0x10	; 16
     50a:	88 6f       	ori	r24, 0xF8	; 248
     50c:	80 bb       	out	0x10, r24	; 16
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     50e:	8e 98       	cbi	0x11, 6	; 17
	//Velger å ikke resette, skrur på motor
	MOTORBOX_CONTROLL_REG |= (1<<ENCODER_RESET_NOT)|(1<<MOTOR_ENABLE);
     510:	81 b3       	in	r24, 0x11	; 17
     512:	80 65       	ori	r24, 0x50	; 80
     514:	81 bb       	out	0x11, r24	; 17
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     516:	81 b3       	in	r24, 0x11	; 17
     518:	87 75       	andi	r24, 0x57	; 87
     51a:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     51c:	ee cf       	rjmp	.-36     	; 0x4fa <motorbox_reset_encoder>
     51e:	08 95       	ret

00000520 <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0xF0) >> 4 | (b & 0x0F) << 4;
     520:	82 95       	swap	r24
	b = (b & 0xCC) >> 2 | (b & 0x33) << 2;
     522:	28 2f       	mov	r18, r24
     524:	23 73       	andi	r18, 0x33	; 51
     526:	22 0f       	add	r18, r18
     528:	22 0f       	add	r18, r18
     52a:	98 2f       	mov	r25, r24
     52c:	9c 7c       	andi	r25, 0xCC	; 204
     52e:	96 95       	lsr	r25
     530:	96 95       	lsr	r25
     532:	92 2b       	or	r25, r18
	b = (b & 0xAA) >> 1 | (b & 0x55) << 1;
     534:	29 2f       	mov	r18, r25
     536:	25 75       	andi	r18, 0x55	; 85
     538:	22 0f       	add	r18, r18
     53a:	9a 7a       	andi	r25, 0xAA	; 170
     53c:	89 2f       	mov	r24, r25
     53e:	86 95       	lsr	r24
	return b;
     540:	82 2b       	or	r24, r18
     542:	08 95       	ret

00000544 <motorbox_get_encoder>:
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
	}
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     544:	cf 93       	push	r28
     546:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     548:	8d 9a       	sbi	0x11, 5	; 17
     54a:	8a e6       	ldi	r24, 0x6A	; 106
     54c:	8a 95       	dec	r24
     54e:	f1 f7       	brne	.-4      	; 0x54c <motorbox_get_encoder+0x8>
     550:	00 c0       	rjmp	.+0      	; 0x552 <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     552:	80 91 06 01 	lds	r24, 0x0106
     556:	e4 df       	rcall	.-56     	; 0x520 <reverse_byte>
     558:	c8 2f       	mov	r28, r24
     55a:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     55c:	8d 98       	cbi	0x11, 5	; 17
     55e:	8a e6       	ldi	r24, 0x6A	; 106
     560:	8a 95       	dec	r24
     562:	f1 f7       	brne	.-4      	; 0x560 <motorbox_get_encoder+0x1c>
     564:	00 c0       	rjmp	.+0      	; 0x566 <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8);
     566:	80 91 06 01 	lds	r24, 0x0106
     56a:	da df       	rcall	.-76     	; 0x520 <reverse_byte>
     56c:	d8 2b       	or	r29, r24
	return -board_size/2-encoder_data;
}
     56e:	80 ed       	ldi	r24, 0xD0	; 208
     570:	9e ee       	ldi	r25, 0xEE	; 238
     572:	8c 1b       	sub	r24, r28
     574:	9d 0b       	sbc	r25, r29
     576:	df 91       	pop	r29
     578:	cf 91       	pop	r28
     57a:	08 95       	ret

0000057c <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude/MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     57c:	25 9a       	sbi	0x04, 5	; 4
	
	//Setter fast PWM 9 bit, 0110, WGM10. MAX = 0x01FF
	TCCR1A |= (1<<WGM11);
     57e:	a0 e8       	ldi	r26, 0x80	; 128
     580:	b0 e0       	ldi	r27, 0x00	; 0
     582:	8c 91       	ld	r24, X
     584:	82 60       	ori	r24, 0x02	; 2
     586:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     588:	e1 e8       	ldi	r30, 0x81	; 129
     58a:	f0 e0       	ldi	r31, 0x00	; 0
     58c:	80 81       	ld	r24, Z
     58e:	88 61       	ori	r24, 0x18	; 24
     590:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     592:	8c 91       	ld	r24, X
     594:	80 68       	ori	r24, 0x80	; 128
     596:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     598:	80 81       	ld	r24, Z
     59a:	82 60       	ori	r24, 0x02	; 2
     59c:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     59e:	80 e4       	ldi	r24, 0x40	; 64
     5a0:	9c e9       	ldi	r25, 0x9C	; 156
     5a2:	90 93 87 00 	sts	0x0087, r25
     5a6:	80 93 86 00 	sts	0x0086, r24
	
	//OC1A er pwm signalet	går ut på PB5
	//OCR1A nivået for sette lav. 
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     5aa:	88 e0       	ldi	r24, 0x08	; 8
     5ac:	97 e0       	ldi	r25, 0x07	; 7
     5ae:	90 93 89 00 	sts	0x0089, r25
     5b2:	80 93 88 00 	sts	0x0088, r24
     5b6:	08 95       	ret

000005b8 <servo_set>:
}

void servo_set(int percent){
     5b8:	8c 39       	cpi	r24, 0x9C	; 156
     5ba:	2f ef       	ldi	r18, 0xFF	; 255
     5bc:	92 07       	cpc	r25, r18
     5be:	14 f4       	brge	.+4      	; 0x5c4 <servo_set+0xc>
     5c0:	8c e9       	ldi	r24, 0x9C	; 156
     5c2:	9f ef       	ldi	r25, 0xFF	; 255
     5c4:	85 36       	cpi	r24, 0x65	; 101
     5c6:	91 05       	cpc	r25, r1
     5c8:	14 f0       	brlt	.+4      	; 0x5ce <servo_set+0x16>
     5ca:	84 e6       	ldi	r24, 0x64	; 100
     5cc:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     5ce:	66 27       	eor	r22, r22
     5d0:	77 27       	eor	r23, r23
     5d2:	68 1b       	sub	r22, r24
     5d4:	79 0b       	sbc	r23, r25
     5d6:	88 27       	eor	r24, r24
     5d8:	77 fd       	sbrc	r23, 7
     5da:	80 95       	com	r24
     5dc:	98 2f       	mov	r25, r24
     5de:	3e d1       	rcall	.+636    	; 0x85c <__floatsisf>
     5e0:	2b e9       	ldi	r18, 0x9B	; 155
     5e2:	33 e5       	ldi	r19, 0x53	; 83
     5e4:	49 ec       	ldi	r20, 0xC9	; 201
     5e6:	56 e3       	ldi	r21, 0x36	; 54
     5e8:	c5 d1       	rcall	.+906    	; 0x974 <__mulsf3>
     5ea:	26 ea       	ldi	r18, 0xA6	; 166
     5ec:	3b e9       	ldi	r19, 0x9B	; 155
     5ee:	44 ec       	ldi	r20, 0xC4	; 196
     5f0:	5a e3       	ldi	r21, 0x3A	; 58
     5f2:	a2 d0       	rcall	.+324    	; 0x738 <__addsf3>
     5f4:	20 e0       	ldi	r18, 0x00	; 0
     5f6:	34 e2       	ldi	r19, 0x24	; 36
     5f8:	44 e7       	ldi	r20, 0x74	; 116
     5fa:	5b e4       	ldi	r21, 0x4B	; 75
     5fc:	bb d1       	rcall	.+886    	; 0x974 <__mulsf3>
     5fe:	20 e0       	ldi	r18, 0x00	; 0
     600:	30 e0       	ldi	r19, 0x00	; 0
     602:	40 e0       	ldi	r20, 0x00	; 0
     604:	5e e3       	ldi	r21, 0x3E	; 62
     606:	b6 d1       	rcall	.+876    	; 0x974 <__mulsf3>
     608:	fb d0       	rcall	.+502    	; 0x800 <__fixunssfsi>
     60a:	70 93 89 00 	sts	0x0089, r23
     60e:	60 93 88 00 	sts	0x0088, r22
     612:	08 95       	ret

00000614 <main>:
#include "InternalDrivers/adc.h"
#include "CommunicationDrivers/I2C.h"
#include "../../../InterNodeHeaders/CanMessageFormat.h"
#include "regulator.h"

int main(){
     614:	cf 93       	push	r28
     616:	df 93       	push	r29
     618:	cd b7       	in	r28, 0x3d	; 61
     61a:	de b7       	in	r29, 0x3e	; 62
     61c:	66 97       	sbiw	r28, 0x16	; 22
     61e:	0f b6       	in	r0, 0x3f	; 63
     620:	f8 94       	cli
     622:	de bf       	out	0x3e, r29	; 62
     624:	0f be       	out	0x3f, r0	; 63
     626:	cd bf       	out	0x3d, r28	; 61
	USART_init();
     628:	ee de       	rcall	.-548    	; 0x406 <USART_init>
	CAN_init();
     62a:	e3 dd       	rcall	.-1082   	; 0x1f2 <CAN_init>
	servo_init();
     62c:	a7 df       	rcall	.-178    	; 0x57c <servo_init>
	adc_init();
     62e:	fc de       	rcall	.-520    	; 0x428 <adc_init>
	I2C_init();
     630:	52 de       	rcall	.-860    	; 0x2d6 <I2C_init>
	motorbox_init();
     632:	6a df       	rcall	.-300    	; 0x508 <motorbox_init>
	
	CAN_message msgInn0;
	ADC_signal adcSignal;
	PI pi_state;
	int8_t reg_ref;
	regulator_init(&pi_state);
     634:	ce 01       	movw	r24, r28
     636:	42 96       	adiw	r24, 0x12	; 18
     638:	58 d0       	rcall	.+176    	; 0x6ea <regulator_init>
		}
		adc_measure(&adcSignal);
		
		regulator_increment(&pi_state,reg_ref);
		motorbox_set_percent(pi_state.u);
		printf("U:%i    ", (get_pos_from_percent(reg_ref)-motorbox_get_encoder())/(board_size/100));
     63a:	0f 2e       	mov	r0, r31
     63c:	f8 e5       	ldi	r31, 0x58	; 88
     63e:	af 2e       	mov	r10, r31
     640:	b1 2c       	mov	r11, r1
     642:	f0 2d       	mov	r31, r0
     644:	0f 2e       	mov	r0, r31
     646:	f9 e3       	ldi	r31, 0x39	; 57
     648:	ef 2e       	mov	r14, r31
     64a:	f2 e0       	ldi	r31, 0x02	; 2
     64c:	ff 2e       	mov	r15, r31
     64e:	f0 2d       	mov	r31, r0
		printf("Encoder:%i    \r", motorbox_get_encoder());
     650:	02 e4       	ldi	r16, 0x42	; 66
     652:	12 e0       	ldi	r17, 0x02	; 2
	ADC_signal adcSignal;
	PI pi_state;
	int8_t reg_ref;
	regulator_init(&pi_state);
	while(1){
		uint16_t encoder = motorbox_get_encoder();
     654:	77 df       	rcall	.-274    	; 0x544 <motorbox_get_encoder>
		CAN_interrupt = CAN_int();
     656:	c0 dd       	rcall	.-1152   	; 0x1d8 <CAN_int>
     658:	d8 2e       	mov	r13, r24
		switch(CAN_interrupt){
     65a:	26 e0       	ldi	r18, 0x06	; 6
     65c:	82 17       	cp	r24, r18
     65e:	21 f0       	breq	.+8      	; 0x668 <main+0x54>
     660:	37 e0       	ldi	r19, 0x07	; 7
     662:	83 17       	cp	r24, r19
     664:	31 f0       	breq	.+12     	; 0x672 <main+0x5e>
     666:	09 c0       	rjmp	.+18     	; 0x67a <main+0x66>
			case ERR:
				//printf("Error\n");
				break;
			case RX0:
				//printf("Receved on RX0\n");
				CAN_data_receive(&msgInn0, MCP_RXB0CTRL);
     668:	60 e6       	ldi	r22, 0x60	; 96
     66a:	ce 01       	movw	r24, r28
     66c:	01 96       	adiw	r24, 0x01	; 1
     66e:	5b dd       	rcall	.-1354   	; 0x126 <CAN_data_receive>
				break;
     670:	04 c0       	rjmp	.+8      	; 0x67a <main+0x66>
			case RX1:
				//printf("Receved on RX1\n");
				CAN_data_receive(&msgInn0, MCP_RXB1CTRL);
     672:	60 e7       	ldi	r22, 0x70	; 112
     674:	ce 01       	movw	r24, r28
     676:	01 96       	adiw	r24, 0x01	; 1
     678:	56 dd       	rcall	.-1364   	; 0x126 <CAN_data_receive>
				break;
			default:
				break;
		}
		CAN_int_clear(CAN_interrupt);
     67a:	8d 2d       	mov	r24, r13
     67c:	24 de       	rcall	.-952    	; 0x2c6 <CAN_int_clear>
		switch(msgInn0.data[CANMSG_PACKAGESPECIFIER]){
     67e:	9c 81       	ldd	r25, Y+4	; 0x04
     680:	99 23       	and	r25, r25
     682:	19 f0       	breq	.+6      	; 0x68a <main+0x76>
     684:	91 30       	cpi	r25, 0x01	; 1
     686:	41 f0       	breq	.+16     	; 0x698 <main+0x84>
     688:	0c c0       	rjmp	.+24     	; 0x6a2 <main+0x8e>
			case PACKAGESPECIFIER_MOTORSIGNALS:
				servo_set(msgInn0.data[CANMSG_SERVO]);
     68a:	8e 81       	ldd	r24, Y+6	; 0x06
     68c:	99 27       	eor	r25, r25
     68e:	87 fd       	sbrc	r24, 7
     690:	90 95       	com	r25
     692:	92 df       	rcall	.-220    	; 0x5b8 <servo_set>
				reg_ref = msgInn0.data[CANMSG_MOTOR];
     694:	9f 80       	ldd	r9, Y+7	; 0x07
			break;
     696:	05 c0       	rjmp	.+10     	; 0x6a2 <main+0x8e>
			case PACKAGESPECIFIER_SWITCHOFF:
				//printf("SWITCHING OFFF");
				servo_set(0);
     698:	80 e0       	ldi	r24, 0x00	; 0
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	8d df       	rcall	.-230    	; 0x5b8 <servo_set>
				motorbox_set_percent(0);
     69e:	80 e0       	ldi	r24, 0x00	; 0
     6a0:	1c df       	rcall	.-456    	; 0x4da <motorbox_set_percent>
			break;
		}
		adc_measure(&adcSignal);
     6a2:	ce 01       	movw	r24, r28
     6a4:	0d 96       	adiw	r24, 0x0d	; 13
     6a6:	e6 de       	rcall	.-564    	; 0x474 <adc_measure>
		
		regulator_increment(&pi_state,reg_ref);
     6a8:	69 2d       	mov	r22, r9
     6aa:	ce 01       	movw	r24, r28
     6ac:	42 96       	adiw	r24, 0x12	; 18
     6ae:	24 d0       	rcall	.+72     	; 0x6f8 <regulator_increment>
		motorbox_set_percent(pi_state.u);
     6b0:	8c 89       	ldd	r24, Y+20	; 0x14
     6b2:	13 df       	rcall	.-474    	; 0x4da <motorbox_set_percent>
		printf("U:%i    ", (get_pos_from_percent(reg_ref)-motorbox_get_encoder())/(board_size/100));
     6b4:	89 2d       	mov	r24, r9
     6b6:	3a d0       	rcall	.+116    	; 0x72c <get_pos_from_percent>
     6b8:	6c 01       	movw	r12, r24
     6ba:	44 df       	rcall	.-376    	; 0x544 <motorbox_get_encoder>
     6bc:	96 01       	movw	r18, r12
     6be:	28 1b       	sub	r18, r24
     6c0:	39 0b       	sbc	r19, r25
     6c2:	c9 01       	movw	r24, r18
     6c4:	b5 01       	movw	r22, r10
     6c6:	cd d1       	rcall	.+922    	; 0xa62 <__divmodhi4>
     6c8:	7f 93       	push	r23
     6ca:	6f 93       	push	r22
     6cc:	ff 92       	push	r15
     6ce:	ef 92       	push	r14
     6d0:	25 d2       	rcall	.+1098   	; 0xb1c <printf>
		printf("Encoder:%i    \r", motorbox_get_encoder());
     6d2:	38 df       	rcall	.-400    	; 0x544 <motorbox_get_encoder>
     6d4:	9f 93       	push	r25
     6d6:	8f 93       	push	r24
     6d8:	1f 93       	push	r17
     6da:	0f 93       	push	r16
     6dc:	1f d2       	rcall	.+1086   	; 0xb1c <printf>
		//printf("Encoder diff: %i       \r",motorbox_get_encoder());
		//motorbox_reset_encoder();
		//printf("%u",reverse_byte(0));
		
		
	}
     6de:	0f b6       	in	r0, 0x3f	; 63
     6e0:	f8 94       	cli
     6e2:	de bf       	out	0x3e, r29	; 62
     6e4:	0f be       	out	0x3f, r0	; 63
     6e6:	cd bf       	out	0x3d, r28	; 61
     6e8:	b5 cf       	rjmp	.-150    	; 0x654 <main+0x40>

000006ea <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(PI* pi_state){
     6ea:	fc 01       	movw	r30, r24
	pi_state->P = 4;
     6ec:	84 e0       	ldi	r24, 0x04	; 4
     6ee:	80 83       	st	Z, r24
	pi_state->I = 1;
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	81 83       	std	Z+1, r24	; 0x01
	pi_state->u= 0;
     6f4:	12 82       	std	Z+2, r1	; 0x02
     6f6:	08 95       	ret

000006f8 <regulator_increment>:
	//Bruker timer/counter 3 med normal opperation
	//TCCR3B |= (1<<CS10); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
	//TCNT3 holder verdien, resettes ved å sette den lik 0;	
}

void regulator_increment(PI* pi_state, int8_t ref_percent){
     6f8:	1f 93       	push	r17
     6fa:	cf 93       	push	r28
     6fc:	df 93       	push	r29
     6fe:	ec 01       	movw	r28, r24
     700:	16 2f       	mov	r17, r22
	int8_t avvik = (get_pos_from_percent(ref_percent)-motorbox_get_encoder())/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     702:	20 df       	rcall	.-448    	; 0x544 <motorbox_get_encoder>
	
	//Oversetter refferansen til 
	pi_state->u =  avvik * pi_state->P; /*+ pi_state->I*(pi_state->integralValue);*/
}
int16_t get_pos_from_percent(int8_t percent){
	return (board_size/200) * percent;
     704:	2c e2       	ldi	r18, 0x2C	; 44
     706:	12 02       	muls	r17, r18
     708:	b0 01       	movw	r22, r0
     70a:	11 24       	eor	r1, r1
	//TCCR3B |= (1<<CS10); //aktiverer, med clock/1 prescaler. Kan da telle i 4ms, dette er for lite?
	//TCNT3 holder verdien, resettes ved å sette den lik 0;	
}

void regulator_increment(PI* pi_state, int8_t ref_percent){
	int8_t avvik = (get_pos_from_percent(ref_percent)-motorbox_get_encoder())/(board_size/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     70c:	9b 01       	movw	r18, r22
     70e:	28 1b       	sub	r18, r24
     710:	39 0b       	sbc	r19, r25
     712:	c9 01       	movw	r24, r18
     714:	68 e5       	ldi	r22, 0x58	; 88
     716:	70 e0       	ldi	r23, 0x00	; 0
     718:	a4 d1       	rcall	.+840    	; 0xa62 <__divmodhi4>
	//Feil: Motoren flytter seg ikke med mindre enn 50 feil.
	
	//Oppgradering: implementer I.
	
	//Oversetter refferansen til 
	pi_state->u =  avvik * pi_state->P; /*+ pi_state->I*(pi_state->integralValue);*/
     71a:	88 81       	ld	r24, Y
     71c:	86 9f       	mul	r24, r22
     71e:	60 2d       	mov	r22, r0
     720:	11 24       	eor	r1, r1
     722:	6a 83       	std	Y+2, r22	; 0x02
}
     724:	df 91       	pop	r29
     726:	cf 91       	pop	r28
     728:	1f 91       	pop	r17
     72a:	08 95       	ret

0000072c <get_pos_from_percent>:
int16_t get_pos_from_percent(int8_t percent){
	return (board_size/200) * percent;
     72c:	2c e2       	ldi	r18, 0x2C	; 44
     72e:	82 02       	muls	r24, r18
     730:	c0 01       	movw	r24, r0
     732:	11 24       	eor	r1, r1
     734:	08 95       	ret

00000736 <__subsf3>:
     736:	50 58       	subi	r21, 0x80	; 128

00000738 <__addsf3>:
     738:	bb 27       	eor	r27, r27
     73a:	aa 27       	eor	r26, r26
     73c:	0e d0       	rcall	.+28     	; 0x75a <__addsf3x>
     73e:	e0 c0       	rjmp	.+448    	; 0x900 <__fp_round>
     740:	d1 d0       	rcall	.+418    	; 0x8e4 <__fp_pscA>
     742:	30 f0       	brcs	.+12     	; 0x750 <__addsf3+0x18>
     744:	d6 d0       	rcall	.+428    	; 0x8f2 <__fp_pscB>
     746:	20 f0       	brcs	.+8      	; 0x750 <__addsf3+0x18>
     748:	31 f4       	brne	.+12     	; 0x756 <__addsf3+0x1e>
     74a:	9f 3f       	cpi	r25, 0xFF	; 255
     74c:	11 f4       	brne	.+4      	; 0x752 <__addsf3+0x1a>
     74e:	1e f4       	brtc	.+6      	; 0x756 <__addsf3+0x1e>
     750:	c6 c0       	rjmp	.+396    	; 0x8de <__fp_nan>
     752:	0e f4       	brtc	.+2      	; 0x756 <__addsf3+0x1e>
     754:	e0 95       	com	r30
     756:	e7 fb       	bst	r30, 7
     758:	bc c0       	rjmp	.+376    	; 0x8d2 <__fp_inf>

0000075a <__addsf3x>:
     75a:	e9 2f       	mov	r30, r25
     75c:	e2 d0       	rcall	.+452    	; 0x922 <__fp_split3>
     75e:	80 f3       	brcs	.-32     	; 0x740 <__addsf3+0x8>
     760:	ba 17       	cp	r27, r26
     762:	62 07       	cpc	r22, r18
     764:	73 07       	cpc	r23, r19
     766:	84 07       	cpc	r24, r20
     768:	95 07       	cpc	r25, r21
     76a:	18 f0       	brcs	.+6      	; 0x772 <__addsf3x+0x18>
     76c:	71 f4       	brne	.+28     	; 0x78a <__addsf3x+0x30>
     76e:	9e f5       	brtc	.+102    	; 0x7d6 <__addsf3x+0x7c>
     770:	fa c0       	rjmp	.+500    	; 0x966 <__fp_zero>
     772:	0e f4       	brtc	.+2      	; 0x776 <__addsf3x+0x1c>
     774:	e0 95       	com	r30
     776:	0b 2e       	mov	r0, r27
     778:	ba 2f       	mov	r27, r26
     77a:	a0 2d       	mov	r26, r0
     77c:	0b 01       	movw	r0, r22
     77e:	b9 01       	movw	r22, r18
     780:	90 01       	movw	r18, r0
     782:	0c 01       	movw	r0, r24
     784:	ca 01       	movw	r24, r20
     786:	a0 01       	movw	r20, r0
     788:	11 24       	eor	r1, r1
     78a:	ff 27       	eor	r31, r31
     78c:	59 1b       	sub	r21, r25
     78e:	99 f0       	breq	.+38     	; 0x7b6 <__addsf3x+0x5c>
     790:	59 3f       	cpi	r21, 0xF9	; 249
     792:	50 f4       	brcc	.+20     	; 0x7a8 <__addsf3x+0x4e>
     794:	50 3e       	cpi	r21, 0xE0	; 224
     796:	68 f1       	brcs	.+90     	; 0x7f2 <__addsf3x+0x98>
     798:	1a 16       	cp	r1, r26
     79a:	f0 40       	sbci	r31, 0x00	; 0
     79c:	a2 2f       	mov	r26, r18
     79e:	23 2f       	mov	r18, r19
     7a0:	34 2f       	mov	r19, r20
     7a2:	44 27       	eor	r20, r20
     7a4:	58 5f       	subi	r21, 0xF8	; 248
     7a6:	f3 cf       	rjmp	.-26     	; 0x78e <__addsf3x+0x34>
     7a8:	46 95       	lsr	r20
     7aa:	37 95       	ror	r19
     7ac:	27 95       	ror	r18
     7ae:	a7 95       	ror	r26
     7b0:	f0 40       	sbci	r31, 0x00	; 0
     7b2:	53 95       	inc	r21
     7b4:	c9 f7       	brne	.-14     	; 0x7a8 <__addsf3x+0x4e>
     7b6:	7e f4       	brtc	.+30     	; 0x7d6 <__addsf3x+0x7c>
     7b8:	1f 16       	cp	r1, r31
     7ba:	ba 0b       	sbc	r27, r26
     7bc:	62 0b       	sbc	r22, r18
     7be:	73 0b       	sbc	r23, r19
     7c0:	84 0b       	sbc	r24, r20
     7c2:	ba f0       	brmi	.+46     	; 0x7f2 <__addsf3x+0x98>
     7c4:	91 50       	subi	r25, 0x01	; 1
     7c6:	a1 f0       	breq	.+40     	; 0x7f0 <__addsf3x+0x96>
     7c8:	ff 0f       	add	r31, r31
     7ca:	bb 1f       	adc	r27, r27
     7cc:	66 1f       	adc	r22, r22
     7ce:	77 1f       	adc	r23, r23
     7d0:	88 1f       	adc	r24, r24
     7d2:	c2 f7       	brpl	.-16     	; 0x7c4 <__addsf3x+0x6a>
     7d4:	0e c0       	rjmp	.+28     	; 0x7f2 <__addsf3x+0x98>
     7d6:	ba 0f       	add	r27, r26
     7d8:	62 1f       	adc	r22, r18
     7da:	73 1f       	adc	r23, r19
     7dc:	84 1f       	adc	r24, r20
     7de:	48 f4       	brcc	.+18     	; 0x7f2 <__addsf3x+0x98>
     7e0:	87 95       	ror	r24
     7e2:	77 95       	ror	r23
     7e4:	67 95       	ror	r22
     7e6:	b7 95       	ror	r27
     7e8:	f7 95       	ror	r31
     7ea:	9e 3f       	cpi	r25, 0xFE	; 254
     7ec:	08 f0       	brcs	.+2      	; 0x7f0 <__addsf3x+0x96>
     7ee:	b3 cf       	rjmp	.-154    	; 0x756 <__addsf3+0x1e>
     7f0:	93 95       	inc	r25
     7f2:	88 0f       	add	r24, r24
     7f4:	08 f0       	brcs	.+2      	; 0x7f8 <__addsf3x+0x9e>
     7f6:	99 27       	eor	r25, r25
     7f8:	ee 0f       	add	r30, r30
     7fa:	97 95       	ror	r25
     7fc:	87 95       	ror	r24
     7fe:	08 95       	ret

00000800 <__fixunssfsi>:
     800:	98 d0       	rcall	.+304    	; 0x932 <__fp_splitA>
     802:	88 f0       	brcs	.+34     	; 0x826 <__fixunssfsi+0x26>
     804:	9f 57       	subi	r25, 0x7F	; 127
     806:	90 f0       	brcs	.+36     	; 0x82c <__fixunssfsi+0x2c>
     808:	b9 2f       	mov	r27, r25
     80a:	99 27       	eor	r25, r25
     80c:	b7 51       	subi	r27, 0x17	; 23
     80e:	a0 f0       	brcs	.+40     	; 0x838 <__fixunssfsi+0x38>
     810:	d1 f0       	breq	.+52     	; 0x846 <__fixunssfsi+0x46>
     812:	66 0f       	add	r22, r22
     814:	77 1f       	adc	r23, r23
     816:	88 1f       	adc	r24, r24
     818:	99 1f       	adc	r25, r25
     81a:	1a f0       	brmi	.+6      	; 0x822 <__fixunssfsi+0x22>
     81c:	ba 95       	dec	r27
     81e:	c9 f7       	brne	.-14     	; 0x812 <__fixunssfsi+0x12>
     820:	12 c0       	rjmp	.+36     	; 0x846 <__fixunssfsi+0x46>
     822:	b1 30       	cpi	r27, 0x01	; 1
     824:	81 f0       	breq	.+32     	; 0x846 <__fixunssfsi+0x46>
     826:	9f d0       	rcall	.+318    	; 0x966 <__fp_zero>
     828:	b1 e0       	ldi	r27, 0x01	; 1
     82a:	08 95       	ret
     82c:	9c c0       	rjmp	.+312    	; 0x966 <__fp_zero>
     82e:	67 2f       	mov	r22, r23
     830:	78 2f       	mov	r23, r24
     832:	88 27       	eor	r24, r24
     834:	b8 5f       	subi	r27, 0xF8	; 248
     836:	39 f0       	breq	.+14     	; 0x846 <__fixunssfsi+0x46>
     838:	b9 3f       	cpi	r27, 0xF9	; 249
     83a:	cc f3       	brlt	.-14     	; 0x82e <__fixunssfsi+0x2e>
     83c:	86 95       	lsr	r24
     83e:	77 95       	ror	r23
     840:	67 95       	ror	r22
     842:	b3 95       	inc	r27
     844:	d9 f7       	brne	.-10     	; 0x83c <__fixunssfsi+0x3c>
     846:	3e f4       	brtc	.+14     	; 0x856 <__fixunssfsi+0x56>
     848:	90 95       	com	r25
     84a:	80 95       	com	r24
     84c:	70 95       	com	r23
     84e:	61 95       	neg	r22
     850:	7f 4f       	sbci	r23, 0xFF	; 255
     852:	8f 4f       	sbci	r24, 0xFF	; 255
     854:	9f 4f       	sbci	r25, 0xFF	; 255
     856:	08 95       	ret

00000858 <__floatunsisf>:
     858:	e8 94       	clt
     85a:	09 c0       	rjmp	.+18     	; 0x86e <__floatsisf+0x12>

0000085c <__floatsisf>:
     85c:	97 fb       	bst	r25, 7
     85e:	3e f4       	brtc	.+14     	; 0x86e <__floatsisf+0x12>
     860:	90 95       	com	r25
     862:	80 95       	com	r24
     864:	70 95       	com	r23
     866:	61 95       	neg	r22
     868:	7f 4f       	sbci	r23, 0xFF	; 255
     86a:	8f 4f       	sbci	r24, 0xFF	; 255
     86c:	9f 4f       	sbci	r25, 0xFF	; 255
     86e:	99 23       	and	r25, r25
     870:	a9 f0       	breq	.+42     	; 0x89c <__floatsisf+0x40>
     872:	f9 2f       	mov	r31, r25
     874:	96 e9       	ldi	r25, 0x96	; 150
     876:	bb 27       	eor	r27, r27
     878:	93 95       	inc	r25
     87a:	f6 95       	lsr	r31
     87c:	87 95       	ror	r24
     87e:	77 95       	ror	r23
     880:	67 95       	ror	r22
     882:	b7 95       	ror	r27
     884:	f1 11       	cpse	r31, r1
     886:	f8 cf       	rjmp	.-16     	; 0x878 <__floatsisf+0x1c>
     888:	fa f4       	brpl	.+62     	; 0x8c8 <__floatsisf+0x6c>
     88a:	bb 0f       	add	r27, r27
     88c:	11 f4       	brne	.+4      	; 0x892 <__floatsisf+0x36>
     88e:	60 ff       	sbrs	r22, 0
     890:	1b c0       	rjmp	.+54     	; 0x8c8 <__floatsisf+0x6c>
     892:	6f 5f       	subi	r22, 0xFF	; 255
     894:	7f 4f       	sbci	r23, 0xFF	; 255
     896:	8f 4f       	sbci	r24, 0xFF	; 255
     898:	9f 4f       	sbci	r25, 0xFF	; 255
     89a:	16 c0       	rjmp	.+44     	; 0x8c8 <__floatsisf+0x6c>
     89c:	88 23       	and	r24, r24
     89e:	11 f0       	breq	.+4      	; 0x8a4 <__floatsisf+0x48>
     8a0:	96 e9       	ldi	r25, 0x96	; 150
     8a2:	11 c0       	rjmp	.+34     	; 0x8c6 <__floatsisf+0x6a>
     8a4:	77 23       	and	r23, r23
     8a6:	21 f0       	breq	.+8      	; 0x8b0 <__floatsisf+0x54>
     8a8:	9e e8       	ldi	r25, 0x8E	; 142
     8aa:	87 2f       	mov	r24, r23
     8ac:	76 2f       	mov	r23, r22
     8ae:	05 c0       	rjmp	.+10     	; 0x8ba <__floatsisf+0x5e>
     8b0:	66 23       	and	r22, r22
     8b2:	71 f0       	breq	.+28     	; 0x8d0 <__floatsisf+0x74>
     8b4:	96 e8       	ldi	r25, 0x86	; 134
     8b6:	86 2f       	mov	r24, r22
     8b8:	70 e0       	ldi	r23, 0x00	; 0
     8ba:	60 e0       	ldi	r22, 0x00	; 0
     8bc:	2a f0       	brmi	.+10     	; 0x8c8 <__floatsisf+0x6c>
     8be:	9a 95       	dec	r25
     8c0:	66 0f       	add	r22, r22
     8c2:	77 1f       	adc	r23, r23
     8c4:	88 1f       	adc	r24, r24
     8c6:	da f7       	brpl	.-10     	; 0x8be <__floatsisf+0x62>
     8c8:	88 0f       	add	r24, r24
     8ca:	96 95       	lsr	r25
     8cc:	87 95       	ror	r24
     8ce:	97 f9       	bld	r25, 7
     8d0:	08 95       	ret

000008d2 <__fp_inf>:
     8d2:	97 f9       	bld	r25, 7
     8d4:	9f 67       	ori	r25, 0x7F	; 127
     8d6:	80 e8       	ldi	r24, 0x80	; 128
     8d8:	70 e0       	ldi	r23, 0x00	; 0
     8da:	60 e0       	ldi	r22, 0x00	; 0
     8dc:	08 95       	ret

000008de <__fp_nan>:
     8de:	9f ef       	ldi	r25, 0xFF	; 255
     8e0:	80 ec       	ldi	r24, 0xC0	; 192
     8e2:	08 95       	ret

000008e4 <__fp_pscA>:
     8e4:	00 24       	eor	r0, r0
     8e6:	0a 94       	dec	r0
     8e8:	16 16       	cp	r1, r22
     8ea:	17 06       	cpc	r1, r23
     8ec:	18 06       	cpc	r1, r24
     8ee:	09 06       	cpc	r0, r25
     8f0:	08 95       	ret

000008f2 <__fp_pscB>:
     8f2:	00 24       	eor	r0, r0
     8f4:	0a 94       	dec	r0
     8f6:	12 16       	cp	r1, r18
     8f8:	13 06       	cpc	r1, r19
     8fa:	14 06       	cpc	r1, r20
     8fc:	05 06       	cpc	r0, r21
     8fe:	08 95       	ret

00000900 <__fp_round>:
     900:	09 2e       	mov	r0, r25
     902:	03 94       	inc	r0
     904:	00 0c       	add	r0, r0
     906:	11 f4       	brne	.+4      	; 0x90c <__fp_round+0xc>
     908:	88 23       	and	r24, r24
     90a:	52 f0       	brmi	.+20     	; 0x920 <__fp_round+0x20>
     90c:	bb 0f       	add	r27, r27
     90e:	40 f4       	brcc	.+16     	; 0x920 <__fp_round+0x20>
     910:	bf 2b       	or	r27, r31
     912:	11 f4       	brne	.+4      	; 0x918 <__fp_round+0x18>
     914:	60 ff       	sbrs	r22, 0
     916:	04 c0       	rjmp	.+8      	; 0x920 <__fp_round+0x20>
     918:	6f 5f       	subi	r22, 0xFF	; 255
     91a:	7f 4f       	sbci	r23, 0xFF	; 255
     91c:	8f 4f       	sbci	r24, 0xFF	; 255
     91e:	9f 4f       	sbci	r25, 0xFF	; 255
     920:	08 95       	ret

00000922 <__fp_split3>:
     922:	57 fd       	sbrc	r21, 7
     924:	90 58       	subi	r25, 0x80	; 128
     926:	44 0f       	add	r20, r20
     928:	55 1f       	adc	r21, r21
     92a:	59 f0       	breq	.+22     	; 0x942 <__fp_splitA+0x10>
     92c:	5f 3f       	cpi	r21, 0xFF	; 255
     92e:	71 f0       	breq	.+28     	; 0x94c <__fp_splitA+0x1a>
     930:	47 95       	ror	r20

00000932 <__fp_splitA>:
     932:	88 0f       	add	r24, r24
     934:	97 fb       	bst	r25, 7
     936:	99 1f       	adc	r25, r25
     938:	61 f0       	breq	.+24     	; 0x952 <__fp_splitA+0x20>
     93a:	9f 3f       	cpi	r25, 0xFF	; 255
     93c:	79 f0       	breq	.+30     	; 0x95c <__fp_splitA+0x2a>
     93e:	87 95       	ror	r24
     940:	08 95       	ret
     942:	12 16       	cp	r1, r18
     944:	13 06       	cpc	r1, r19
     946:	14 06       	cpc	r1, r20
     948:	55 1f       	adc	r21, r21
     94a:	f2 cf       	rjmp	.-28     	; 0x930 <__fp_split3+0xe>
     94c:	46 95       	lsr	r20
     94e:	f1 df       	rcall	.-30     	; 0x932 <__fp_splitA>
     950:	08 c0       	rjmp	.+16     	; 0x962 <__fp_splitA+0x30>
     952:	16 16       	cp	r1, r22
     954:	17 06       	cpc	r1, r23
     956:	18 06       	cpc	r1, r24
     958:	99 1f       	adc	r25, r25
     95a:	f1 cf       	rjmp	.-30     	; 0x93e <__fp_splitA+0xc>
     95c:	86 95       	lsr	r24
     95e:	71 05       	cpc	r23, r1
     960:	61 05       	cpc	r22, r1
     962:	08 94       	sec
     964:	08 95       	ret

00000966 <__fp_zero>:
     966:	e8 94       	clt

00000968 <__fp_szero>:
     968:	bb 27       	eor	r27, r27
     96a:	66 27       	eor	r22, r22
     96c:	77 27       	eor	r23, r23
     96e:	cb 01       	movw	r24, r22
     970:	97 f9       	bld	r25, 7
     972:	08 95       	ret

00000974 <__mulsf3>:
     974:	0b d0       	rcall	.+22     	; 0x98c <__mulsf3x>
     976:	c4 cf       	rjmp	.-120    	; 0x900 <__fp_round>
     978:	b5 df       	rcall	.-150    	; 0x8e4 <__fp_pscA>
     97a:	28 f0       	brcs	.+10     	; 0x986 <__mulsf3+0x12>
     97c:	ba df       	rcall	.-140    	; 0x8f2 <__fp_pscB>
     97e:	18 f0       	brcs	.+6      	; 0x986 <__mulsf3+0x12>
     980:	95 23       	and	r25, r21
     982:	09 f0       	breq	.+2      	; 0x986 <__mulsf3+0x12>
     984:	a6 cf       	rjmp	.-180    	; 0x8d2 <__fp_inf>
     986:	ab cf       	rjmp	.-170    	; 0x8de <__fp_nan>
     988:	11 24       	eor	r1, r1
     98a:	ee cf       	rjmp	.-36     	; 0x968 <__fp_szero>

0000098c <__mulsf3x>:
     98c:	ca df       	rcall	.-108    	; 0x922 <__fp_split3>
     98e:	a0 f3       	brcs	.-24     	; 0x978 <__mulsf3+0x4>

00000990 <__mulsf3_pse>:
     990:	95 9f       	mul	r25, r21
     992:	d1 f3       	breq	.-12     	; 0x988 <__mulsf3+0x14>
     994:	95 0f       	add	r25, r21
     996:	50 e0       	ldi	r21, 0x00	; 0
     998:	55 1f       	adc	r21, r21
     99a:	62 9f       	mul	r22, r18
     99c:	f0 01       	movw	r30, r0
     99e:	72 9f       	mul	r23, r18
     9a0:	bb 27       	eor	r27, r27
     9a2:	f0 0d       	add	r31, r0
     9a4:	b1 1d       	adc	r27, r1
     9a6:	63 9f       	mul	r22, r19
     9a8:	aa 27       	eor	r26, r26
     9aa:	f0 0d       	add	r31, r0
     9ac:	b1 1d       	adc	r27, r1
     9ae:	aa 1f       	adc	r26, r26
     9b0:	64 9f       	mul	r22, r20
     9b2:	66 27       	eor	r22, r22
     9b4:	b0 0d       	add	r27, r0
     9b6:	a1 1d       	adc	r26, r1
     9b8:	66 1f       	adc	r22, r22
     9ba:	82 9f       	mul	r24, r18
     9bc:	22 27       	eor	r18, r18
     9be:	b0 0d       	add	r27, r0
     9c0:	a1 1d       	adc	r26, r1
     9c2:	62 1f       	adc	r22, r18
     9c4:	73 9f       	mul	r23, r19
     9c6:	b0 0d       	add	r27, r0
     9c8:	a1 1d       	adc	r26, r1
     9ca:	62 1f       	adc	r22, r18
     9cc:	83 9f       	mul	r24, r19
     9ce:	a0 0d       	add	r26, r0
     9d0:	61 1d       	adc	r22, r1
     9d2:	22 1f       	adc	r18, r18
     9d4:	74 9f       	mul	r23, r20
     9d6:	33 27       	eor	r19, r19
     9d8:	a0 0d       	add	r26, r0
     9da:	61 1d       	adc	r22, r1
     9dc:	23 1f       	adc	r18, r19
     9de:	84 9f       	mul	r24, r20
     9e0:	60 0d       	add	r22, r0
     9e2:	21 1d       	adc	r18, r1
     9e4:	82 2f       	mov	r24, r18
     9e6:	76 2f       	mov	r23, r22
     9e8:	6a 2f       	mov	r22, r26
     9ea:	11 24       	eor	r1, r1
     9ec:	9f 57       	subi	r25, 0x7F	; 127
     9ee:	50 40       	sbci	r21, 0x00	; 0
     9f0:	8a f0       	brmi	.+34     	; 0xa14 <__mulsf3_pse+0x84>
     9f2:	e1 f0       	breq	.+56     	; 0xa2c <__mulsf3_pse+0x9c>
     9f4:	88 23       	and	r24, r24
     9f6:	4a f0       	brmi	.+18     	; 0xa0a <__mulsf3_pse+0x7a>
     9f8:	ee 0f       	add	r30, r30
     9fa:	ff 1f       	adc	r31, r31
     9fc:	bb 1f       	adc	r27, r27
     9fe:	66 1f       	adc	r22, r22
     a00:	77 1f       	adc	r23, r23
     a02:	88 1f       	adc	r24, r24
     a04:	91 50       	subi	r25, 0x01	; 1
     a06:	50 40       	sbci	r21, 0x00	; 0
     a08:	a9 f7       	brne	.-22     	; 0x9f4 <__mulsf3_pse+0x64>
     a0a:	9e 3f       	cpi	r25, 0xFE	; 254
     a0c:	51 05       	cpc	r21, r1
     a0e:	70 f0       	brcs	.+28     	; 0xa2c <__mulsf3_pse+0x9c>
     a10:	60 cf       	rjmp	.-320    	; 0x8d2 <__fp_inf>
     a12:	aa cf       	rjmp	.-172    	; 0x968 <__fp_szero>
     a14:	5f 3f       	cpi	r21, 0xFF	; 255
     a16:	ec f3       	brlt	.-6      	; 0xa12 <__mulsf3_pse+0x82>
     a18:	98 3e       	cpi	r25, 0xE8	; 232
     a1a:	dc f3       	brlt	.-10     	; 0xa12 <__mulsf3_pse+0x82>
     a1c:	86 95       	lsr	r24
     a1e:	77 95       	ror	r23
     a20:	67 95       	ror	r22
     a22:	b7 95       	ror	r27
     a24:	f7 95       	ror	r31
     a26:	e7 95       	ror	r30
     a28:	9f 5f       	subi	r25, 0xFF	; 255
     a2a:	c1 f7       	brne	.-16     	; 0xa1c <__mulsf3_pse+0x8c>
     a2c:	fe 2b       	or	r31, r30
     a2e:	88 0f       	add	r24, r24
     a30:	91 1d       	adc	r25, r1
     a32:	96 95       	lsr	r25
     a34:	87 95       	ror	r24
     a36:	97 f9       	bld	r25, 7
     a38:	08 95       	ret

00000a3a <__udivmodhi4>:
     a3a:	aa 1b       	sub	r26, r26
     a3c:	bb 1b       	sub	r27, r27
     a3e:	51 e1       	ldi	r21, 0x11	; 17
     a40:	07 c0       	rjmp	.+14     	; 0xa50 <__udivmodhi4_ep>

00000a42 <__udivmodhi4_loop>:
     a42:	aa 1f       	adc	r26, r26
     a44:	bb 1f       	adc	r27, r27
     a46:	a6 17       	cp	r26, r22
     a48:	b7 07       	cpc	r27, r23
     a4a:	10 f0       	brcs	.+4      	; 0xa50 <__udivmodhi4_ep>
     a4c:	a6 1b       	sub	r26, r22
     a4e:	b7 0b       	sbc	r27, r23

00000a50 <__udivmodhi4_ep>:
     a50:	88 1f       	adc	r24, r24
     a52:	99 1f       	adc	r25, r25
     a54:	5a 95       	dec	r21
     a56:	a9 f7       	brne	.-22     	; 0xa42 <__udivmodhi4_loop>
     a58:	80 95       	com	r24
     a5a:	90 95       	com	r25
     a5c:	bc 01       	movw	r22, r24
     a5e:	cd 01       	movw	r24, r26
     a60:	08 95       	ret

00000a62 <__divmodhi4>:
     a62:	97 fb       	bst	r25, 7
     a64:	07 2e       	mov	r0, r23
     a66:	16 f4       	brtc	.+4      	; 0xa6c <__divmodhi4+0xa>
     a68:	00 94       	com	r0
     a6a:	06 d0       	rcall	.+12     	; 0xa78 <__divmodhi4_neg1>
     a6c:	77 fd       	sbrc	r23, 7
     a6e:	08 d0       	rcall	.+16     	; 0xa80 <__divmodhi4_neg2>
     a70:	e4 df       	rcall	.-56     	; 0xa3a <__udivmodhi4>
     a72:	07 fc       	sbrc	r0, 7
     a74:	05 d0       	rcall	.+10     	; 0xa80 <__divmodhi4_neg2>
     a76:	3e f4       	brtc	.+14     	; 0xa86 <__divmodhi4_exit>

00000a78 <__divmodhi4_neg1>:
     a78:	90 95       	com	r25
     a7a:	81 95       	neg	r24
     a7c:	9f 4f       	sbci	r25, 0xFF	; 255
     a7e:	08 95       	ret

00000a80 <__divmodhi4_neg2>:
     a80:	70 95       	com	r23
     a82:	61 95       	neg	r22
     a84:	7f 4f       	sbci	r23, 0xFF	; 255

00000a86 <__divmodhi4_exit>:
     a86:	08 95       	ret

00000a88 <fdevopen>:
     a88:	0f 93       	push	r16
     a8a:	1f 93       	push	r17
     a8c:	cf 93       	push	r28
     a8e:	df 93       	push	r29
     a90:	ec 01       	movw	r28, r24
     a92:	8b 01       	movw	r16, r22
     a94:	00 97       	sbiw	r24, 0x00	; 0
     a96:	31 f4       	brne	.+12     	; 0xaa4 <fdevopen+0x1c>
     a98:	61 15       	cp	r22, r1
     a9a:	71 05       	cpc	r23, r1
     a9c:	19 f4       	brne	.+6      	; 0xaa4 <fdevopen+0x1c>
     a9e:	80 e0       	ldi	r24, 0x00	; 0
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	37 c0       	rjmp	.+110    	; 0xb12 <fdevopen+0x8a>
     aa4:	6e e0       	ldi	r22, 0x0E	; 14
     aa6:	70 e0       	ldi	r23, 0x00	; 0
     aa8:	81 e0       	ldi	r24, 0x01	; 1
     aaa:	90 e0       	ldi	r25, 0x00	; 0
     aac:	63 d2       	rcall	.+1222   	; 0xf74 <calloc>
     aae:	fc 01       	movw	r30, r24
     ab0:	00 97       	sbiw	r24, 0x00	; 0
     ab2:	a9 f3       	breq	.-22     	; 0xa9e <fdevopen+0x16>
     ab4:	80 e8       	ldi	r24, 0x80	; 128
     ab6:	83 83       	std	Z+3, r24	; 0x03
     ab8:	01 15       	cp	r16, r1
     aba:	11 05       	cpc	r17, r1
     abc:	71 f0       	breq	.+28     	; 0xada <fdevopen+0x52>
     abe:	13 87       	std	Z+11, r17	; 0x0b
     ac0:	02 87       	std	Z+10, r16	; 0x0a
     ac2:	81 e8       	ldi	r24, 0x81	; 129
     ac4:	83 83       	std	Z+3, r24	; 0x03
     ac6:	80 91 52 02 	lds	r24, 0x0252
     aca:	90 91 53 02 	lds	r25, 0x0253
     ace:	89 2b       	or	r24, r25
     ad0:	21 f4       	brne	.+8      	; 0xada <fdevopen+0x52>
     ad2:	f0 93 53 02 	sts	0x0253, r31
     ad6:	e0 93 52 02 	sts	0x0252, r30
     ada:	20 97       	sbiw	r28, 0x00	; 0
     adc:	c9 f0       	breq	.+50     	; 0xb10 <fdevopen+0x88>
     ade:	d1 87       	std	Z+9, r29	; 0x09
     ae0:	c0 87       	std	Z+8, r28	; 0x08
     ae2:	83 81       	ldd	r24, Z+3	; 0x03
     ae4:	82 60       	ori	r24, 0x02	; 2
     ae6:	83 83       	std	Z+3, r24	; 0x03
     ae8:	80 91 54 02 	lds	r24, 0x0254
     aec:	90 91 55 02 	lds	r25, 0x0255
     af0:	89 2b       	or	r24, r25
     af2:	71 f4       	brne	.+28     	; 0xb10 <fdevopen+0x88>
     af4:	f0 93 55 02 	sts	0x0255, r31
     af8:	e0 93 54 02 	sts	0x0254, r30
     afc:	80 91 56 02 	lds	r24, 0x0256
     b00:	90 91 57 02 	lds	r25, 0x0257
     b04:	89 2b       	or	r24, r25
     b06:	21 f4       	brne	.+8      	; 0xb10 <fdevopen+0x88>
     b08:	f0 93 57 02 	sts	0x0257, r31
     b0c:	e0 93 56 02 	sts	0x0256, r30
     b10:	cf 01       	movw	r24, r30
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	1f 91       	pop	r17
     b18:	0f 91       	pop	r16
     b1a:	08 95       	ret

00000b1c <printf>:
     b1c:	cf 93       	push	r28
     b1e:	df 93       	push	r29
     b20:	cd b7       	in	r28, 0x3d	; 61
     b22:	de b7       	in	r29, 0x3e	; 62
     b24:	fe 01       	movw	r30, r28
     b26:	36 96       	adiw	r30, 0x06	; 6
     b28:	61 91       	ld	r22, Z+
     b2a:	71 91       	ld	r23, Z+
     b2c:	af 01       	movw	r20, r30
     b2e:	80 91 54 02 	lds	r24, 0x0254
     b32:	90 91 55 02 	lds	r25, 0x0255
     b36:	30 d0       	rcall	.+96     	; 0xb98 <vfprintf>
     b38:	df 91       	pop	r29
     b3a:	cf 91       	pop	r28
     b3c:	08 95       	ret

00000b3e <puts>:
     b3e:	0f 93       	push	r16
     b40:	1f 93       	push	r17
     b42:	cf 93       	push	r28
     b44:	df 93       	push	r29
     b46:	e0 91 54 02 	lds	r30, 0x0254
     b4a:	f0 91 55 02 	lds	r31, 0x0255
     b4e:	23 81       	ldd	r18, Z+3	; 0x03
     b50:	21 ff       	sbrs	r18, 1
     b52:	1b c0       	rjmp	.+54     	; 0xb8a <puts+0x4c>
     b54:	ec 01       	movw	r28, r24
     b56:	00 e0       	ldi	r16, 0x00	; 0
     b58:	10 e0       	ldi	r17, 0x00	; 0
     b5a:	89 91       	ld	r24, Y+
     b5c:	60 91 54 02 	lds	r22, 0x0254
     b60:	70 91 55 02 	lds	r23, 0x0255
     b64:	db 01       	movw	r26, r22
     b66:	18 96       	adiw	r26, 0x08	; 8
     b68:	ed 91       	ld	r30, X+
     b6a:	fc 91       	ld	r31, X
     b6c:	19 97       	sbiw	r26, 0x09	; 9
     b6e:	88 23       	and	r24, r24
     b70:	31 f0       	breq	.+12     	; 0xb7e <puts+0x40>
     b72:	19 95       	eicall
     b74:	89 2b       	or	r24, r25
     b76:	89 f3       	breq	.-30     	; 0xb5a <puts+0x1c>
     b78:	0f ef       	ldi	r16, 0xFF	; 255
     b7a:	1f ef       	ldi	r17, 0xFF	; 255
     b7c:	ee cf       	rjmp	.-36     	; 0xb5a <puts+0x1c>
     b7e:	8a e0       	ldi	r24, 0x0A	; 10
     b80:	19 95       	eicall
     b82:	89 2b       	or	r24, r25
     b84:	11 f4       	brne	.+4      	; 0xb8a <puts+0x4c>
     b86:	c8 01       	movw	r24, r16
     b88:	02 c0       	rjmp	.+4      	; 0xb8e <puts+0x50>
     b8a:	8f ef       	ldi	r24, 0xFF	; 255
     b8c:	9f ef       	ldi	r25, 0xFF	; 255
     b8e:	df 91       	pop	r29
     b90:	cf 91       	pop	r28
     b92:	1f 91       	pop	r17
     b94:	0f 91       	pop	r16
     b96:	08 95       	ret

00000b98 <vfprintf>:
     b98:	2f 92       	push	r2
     b9a:	3f 92       	push	r3
     b9c:	4f 92       	push	r4
     b9e:	5f 92       	push	r5
     ba0:	6f 92       	push	r6
     ba2:	7f 92       	push	r7
     ba4:	8f 92       	push	r8
     ba6:	9f 92       	push	r9
     ba8:	af 92       	push	r10
     baa:	bf 92       	push	r11
     bac:	cf 92       	push	r12
     bae:	df 92       	push	r13
     bb0:	ef 92       	push	r14
     bb2:	ff 92       	push	r15
     bb4:	0f 93       	push	r16
     bb6:	1f 93       	push	r17
     bb8:	cf 93       	push	r28
     bba:	df 93       	push	r29
     bbc:	cd b7       	in	r28, 0x3d	; 61
     bbe:	de b7       	in	r29, 0x3e	; 62
     bc0:	2c 97       	sbiw	r28, 0x0c	; 12
     bc2:	0f b6       	in	r0, 0x3f	; 63
     bc4:	f8 94       	cli
     bc6:	de bf       	out	0x3e, r29	; 62
     bc8:	0f be       	out	0x3f, r0	; 63
     bca:	cd bf       	out	0x3d, r28	; 61
     bcc:	7c 01       	movw	r14, r24
     bce:	6b 01       	movw	r12, r22
     bd0:	8a 01       	movw	r16, r20
     bd2:	fc 01       	movw	r30, r24
     bd4:	17 82       	std	Z+7, r1	; 0x07
     bd6:	16 82       	std	Z+6, r1	; 0x06
     bd8:	83 81       	ldd	r24, Z+3	; 0x03
     bda:	81 ff       	sbrs	r24, 1
     bdc:	b0 c1       	rjmp	.+864    	; 0xf3e <vfprintf+0x3a6>
     bde:	ce 01       	movw	r24, r28
     be0:	01 96       	adiw	r24, 0x01	; 1
     be2:	4c 01       	movw	r8, r24
     be4:	f7 01       	movw	r30, r14
     be6:	93 81       	ldd	r25, Z+3	; 0x03
     be8:	f6 01       	movw	r30, r12
     bea:	93 fd       	sbrc	r25, 3
     bec:	85 91       	lpm	r24, Z+
     bee:	93 ff       	sbrs	r25, 3
     bf0:	81 91       	ld	r24, Z+
     bf2:	6f 01       	movw	r12, r30
     bf4:	88 23       	and	r24, r24
     bf6:	09 f4       	brne	.+2      	; 0xbfa <vfprintf+0x62>
     bf8:	9e c1       	rjmp	.+828    	; 0xf36 <vfprintf+0x39e>
     bfa:	85 32       	cpi	r24, 0x25	; 37
     bfc:	39 f4       	brne	.+14     	; 0xc0c <vfprintf+0x74>
     bfe:	93 fd       	sbrc	r25, 3
     c00:	85 91       	lpm	r24, Z+
     c02:	93 ff       	sbrs	r25, 3
     c04:	81 91       	ld	r24, Z+
     c06:	6f 01       	movw	r12, r30
     c08:	85 32       	cpi	r24, 0x25	; 37
     c0a:	21 f4       	brne	.+8      	; 0xc14 <vfprintf+0x7c>
     c0c:	b7 01       	movw	r22, r14
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	0f d3       	rcall	.+1566   	; 0x1230 <fputc>
     c12:	e8 cf       	rjmp	.-48     	; 0xbe4 <vfprintf+0x4c>
     c14:	51 2c       	mov	r5, r1
     c16:	31 2c       	mov	r3, r1
     c18:	20 e0       	ldi	r18, 0x00	; 0
     c1a:	20 32       	cpi	r18, 0x20	; 32
     c1c:	a0 f4       	brcc	.+40     	; 0xc46 <vfprintf+0xae>
     c1e:	8b 32       	cpi	r24, 0x2B	; 43
     c20:	69 f0       	breq	.+26     	; 0xc3c <vfprintf+0xa4>
     c22:	30 f4       	brcc	.+12     	; 0xc30 <vfprintf+0x98>
     c24:	80 32       	cpi	r24, 0x20	; 32
     c26:	59 f0       	breq	.+22     	; 0xc3e <vfprintf+0xa6>
     c28:	83 32       	cpi	r24, 0x23	; 35
     c2a:	69 f4       	brne	.+26     	; 0xc46 <vfprintf+0xae>
     c2c:	20 61       	ori	r18, 0x10	; 16
     c2e:	2c c0       	rjmp	.+88     	; 0xc88 <vfprintf+0xf0>
     c30:	8d 32       	cpi	r24, 0x2D	; 45
     c32:	39 f0       	breq	.+14     	; 0xc42 <vfprintf+0xaa>
     c34:	80 33       	cpi	r24, 0x30	; 48
     c36:	39 f4       	brne	.+14     	; 0xc46 <vfprintf+0xae>
     c38:	21 60       	ori	r18, 0x01	; 1
     c3a:	26 c0       	rjmp	.+76     	; 0xc88 <vfprintf+0xf0>
     c3c:	22 60       	ori	r18, 0x02	; 2
     c3e:	24 60       	ori	r18, 0x04	; 4
     c40:	23 c0       	rjmp	.+70     	; 0xc88 <vfprintf+0xf0>
     c42:	28 60       	ori	r18, 0x08	; 8
     c44:	21 c0       	rjmp	.+66     	; 0xc88 <vfprintf+0xf0>
     c46:	27 fd       	sbrc	r18, 7
     c48:	27 c0       	rjmp	.+78     	; 0xc98 <vfprintf+0x100>
     c4a:	30 ed       	ldi	r19, 0xD0	; 208
     c4c:	38 0f       	add	r19, r24
     c4e:	3a 30       	cpi	r19, 0x0A	; 10
     c50:	78 f4       	brcc	.+30     	; 0xc70 <vfprintf+0xd8>
     c52:	26 ff       	sbrs	r18, 6
     c54:	06 c0       	rjmp	.+12     	; 0xc62 <vfprintf+0xca>
     c56:	fa e0       	ldi	r31, 0x0A	; 10
     c58:	5f 9e       	mul	r5, r31
     c5a:	30 0d       	add	r19, r0
     c5c:	11 24       	eor	r1, r1
     c5e:	53 2e       	mov	r5, r19
     c60:	13 c0       	rjmp	.+38     	; 0xc88 <vfprintf+0xf0>
     c62:	8a e0       	ldi	r24, 0x0A	; 10
     c64:	38 9e       	mul	r3, r24
     c66:	30 0d       	add	r19, r0
     c68:	11 24       	eor	r1, r1
     c6a:	33 2e       	mov	r3, r19
     c6c:	20 62       	ori	r18, 0x20	; 32
     c6e:	0c c0       	rjmp	.+24     	; 0xc88 <vfprintf+0xf0>
     c70:	8e 32       	cpi	r24, 0x2E	; 46
     c72:	21 f4       	brne	.+8      	; 0xc7c <vfprintf+0xe4>
     c74:	26 fd       	sbrc	r18, 6
     c76:	5f c1       	rjmp	.+702    	; 0xf36 <vfprintf+0x39e>
     c78:	20 64       	ori	r18, 0x40	; 64
     c7a:	06 c0       	rjmp	.+12     	; 0xc88 <vfprintf+0xf0>
     c7c:	8c 36       	cpi	r24, 0x6C	; 108
     c7e:	11 f4       	brne	.+4      	; 0xc84 <vfprintf+0xec>
     c80:	20 68       	ori	r18, 0x80	; 128
     c82:	02 c0       	rjmp	.+4      	; 0xc88 <vfprintf+0xf0>
     c84:	88 36       	cpi	r24, 0x68	; 104
     c86:	41 f4       	brne	.+16     	; 0xc98 <vfprintf+0x100>
     c88:	f6 01       	movw	r30, r12
     c8a:	93 fd       	sbrc	r25, 3
     c8c:	85 91       	lpm	r24, Z+
     c8e:	93 ff       	sbrs	r25, 3
     c90:	81 91       	ld	r24, Z+
     c92:	6f 01       	movw	r12, r30
     c94:	81 11       	cpse	r24, r1
     c96:	c1 cf       	rjmp	.-126    	; 0xc1a <vfprintf+0x82>
     c98:	98 2f       	mov	r25, r24
     c9a:	9f 7d       	andi	r25, 0xDF	; 223
     c9c:	95 54       	subi	r25, 0x45	; 69
     c9e:	93 30       	cpi	r25, 0x03	; 3
     ca0:	28 f4       	brcc	.+10     	; 0xcac <vfprintf+0x114>
     ca2:	0c 5f       	subi	r16, 0xFC	; 252
     ca4:	1f 4f       	sbci	r17, 0xFF	; 255
     ca6:	ff e3       	ldi	r31, 0x3F	; 63
     ca8:	f9 83       	std	Y+1, r31	; 0x01
     caa:	0d c0       	rjmp	.+26     	; 0xcc6 <vfprintf+0x12e>
     cac:	83 36       	cpi	r24, 0x63	; 99
     cae:	31 f0       	breq	.+12     	; 0xcbc <vfprintf+0x124>
     cb0:	83 37       	cpi	r24, 0x73	; 115
     cb2:	71 f0       	breq	.+28     	; 0xcd0 <vfprintf+0x138>
     cb4:	83 35       	cpi	r24, 0x53	; 83
     cb6:	09 f0       	breq	.+2      	; 0xcba <vfprintf+0x122>
     cb8:	57 c0       	rjmp	.+174    	; 0xd68 <vfprintf+0x1d0>
     cba:	21 c0       	rjmp	.+66     	; 0xcfe <vfprintf+0x166>
     cbc:	f8 01       	movw	r30, r16
     cbe:	80 81       	ld	r24, Z
     cc0:	89 83       	std	Y+1, r24	; 0x01
     cc2:	0e 5f       	subi	r16, 0xFE	; 254
     cc4:	1f 4f       	sbci	r17, 0xFF	; 255
     cc6:	44 24       	eor	r4, r4
     cc8:	43 94       	inc	r4
     cca:	51 2c       	mov	r5, r1
     ccc:	54 01       	movw	r10, r8
     cce:	14 c0       	rjmp	.+40     	; 0xcf8 <vfprintf+0x160>
     cd0:	38 01       	movw	r6, r16
     cd2:	f2 e0       	ldi	r31, 0x02	; 2
     cd4:	6f 0e       	add	r6, r31
     cd6:	71 1c       	adc	r7, r1
     cd8:	f8 01       	movw	r30, r16
     cda:	a0 80       	ld	r10, Z
     cdc:	b1 80       	ldd	r11, Z+1	; 0x01
     cde:	26 ff       	sbrs	r18, 6
     ce0:	03 c0       	rjmp	.+6      	; 0xce8 <vfprintf+0x150>
     ce2:	65 2d       	mov	r22, r5
     ce4:	70 e0       	ldi	r23, 0x00	; 0
     ce6:	02 c0       	rjmp	.+4      	; 0xcec <vfprintf+0x154>
     ce8:	6f ef       	ldi	r22, 0xFF	; 255
     cea:	7f ef       	ldi	r23, 0xFF	; 255
     cec:	c5 01       	movw	r24, r10
     cee:	2c 87       	std	Y+12, r18	; 0x0c
     cf0:	94 d2       	rcall	.+1320   	; 0x121a <strnlen>
     cf2:	2c 01       	movw	r4, r24
     cf4:	83 01       	movw	r16, r6
     cf6:	2c 85       	ldd	r18, Y+12	; 0x0c
     cf8:	2f 77       	andi	r18, 0x7F	; 127
     cfa:	22 2e       	mov	r2, r18
     cfc:	16 c0       	rjmp	.+44     	; 0xd2a <vfprintf+0x192>
     cfe:	38 01       	movw	r6, r16
     d00:	f2 e0       	ldi	r31, 0x02	; 2
     d02:	6f 0e       	add	r6, r31
     d04:	71 1c       	adc	r7, r1
     d06:	f8 01       	movw	r30, r16
     d08:	a0 80       	ld	r10, Z
     d0a:	b1 80       	ldd	r11, Z+1	; 0x01
     d0c:	26 ff       	sbrs	r18, 6
     d0e:	03 c0       	rjmp	.+6      	; 0xd16 <vfprintf+0x17e>
     d10:	65 2d       	mov	r22, r5
     d12:	70 e0       	ldi	r23, 0x00	; 0
     d14:	02 c0       	rjmp	.+4      	; 0xd1a <vfprintf+0x182>
     d16:	6f ef       	ldi	r22, 0xFF	; 255
     d18:	7f ef       	ldi	r23, 0xFF	; 255
     d1a:	c5 01       	movw	r24, r10
     d1c:	2c 87       	std	Y+12, r18	; 0x0c
     d1e:	6b d2       	rcall	.+1238   	; 0x11f6 <strnlen_P>
     d20:	2c 01       	movw	r4, r24
     d22:	2c 85       	ldd	r18, Y+12	; 0x0c
     d24:	20 68       	ori	r18, 0x80	; 128
     d26:	22 2e       	mov	r2, r18
     d28:	83 01       	movw	r16, r6
     d2a:	23 fc       	sbrc	r2, 3
     d2c:	19 c0       	rjmp	.+50     	; 0xd60 <vfprintf+0x1c8>
     d2e:	83 2d       	mov	r24, r3
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	48 16       	cp	r4, r24
     d34:	59 06       	cpc	r5, r25
     d36:	a0 f4       	brcc	.+40     	; 0xd60 <vfprintf+0x1c8>
     d38:	b7 01       	movw	r22, r14
     d3a:	80 e2       	ldi	r24, 0x20	; 32
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	78 d2       	rcall	.+1264   	; 0x1230 <fputc>
     d40:	3a 94       	dec	r3
     d42:	f5 cf       	rjmp	.-22     	; 0xd2e <vfprintf+0x196>
     d44:	f5 01       	movw	r30, r10
     d46:	27 fc       	sbrc	r2, 7
     d48:	85 91       	lpm	r24, Z+
     d4a:	27 fe       	sbrs	r2, 7
     d4c:	81 91       	ld	r24, Z+
     d4e:	5f 01       	movw	r10, r30
     d50:	b7 01       	movw	r22, r14
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	6d d2       	rcall	.+1242   	; 0x1230 <fputc>
     d56:	31 10       	cpse	r3, r1
     d58:	3a 94       	dec	r3
     d5a:	f1 e0       	ldi	r31, 0x01	; 1
     d5c:	4f 1a       	sub	r4, r31
     d5e:	51 08       	sbc	r5, r1
     d60:	41 14       	cp	r4, r1
     d62:	51 04       	cpc	r5, r1
     d64:	79 f7       	brne	.-34     	; 0xd44 <vfprintf+0x1ac>
     d66:	de c0       	rjmp	.+444    	; 0xf24 <vfprintf+0x38c>
     d68:	84 36       	cpi	r24, 0x64	; 100
     d6a:	11 f0       	breq	.+4      	; 0xd70 <vfprintf+0x1d8>
     d6c:	89 36       	cpi	r24, 0x69	; 105
     d6e:	31 f5       	brne	.+76     	; 0xdbc <vfprintf+0x224>
     d70:	f8 01       	movw	r30, r16
     d72:	27 ff       	sbrs	r18, 7
     d74:	07 c0       	rjmp	.+14     	; 0xd84 <vfprintf+0x1ec>
     d76:	60 81       	ld	r22, Z
     d78:	71 81       	ldd	r23, Z+1	; 0x01
     d7a:	82 81       	ldd	r24, Z+2	; 0x02
     d7c:	93 81       	ldd	r25, Z+3	; 0x03
     d7e:	0c 5f       	subi	r16, 0xFC	; 252
     d80:	1f 4f       	sbci	r17, 0xFF	; 255
     d82:	08 c0       	rjmp	.+16     	; 0xd94 <vfprintf+0x1fc>
     d84:	60 81       	ld	r22, Z
     d86:	71 81       	ldd	r23, Z+1	; 0x01
     d88:	88 27       	eor	r24, r24
     d8a:	77 fd       	sbrc	r23, 7
     d8c:	80 95       	com	r24
     d8e:	98 2f       	mov	r25, r24
     d90:	0e 5f       	subi	r16, 0xFE	; 254
     d92:	1f 4f       	sbci	r17, 0xFF	; 255
     d94:	2f 76       	andi	r18, 0x6F	; 111
     d96:	b2 2e       	mov	r11, r18
     d98:	97 ff       	sbrs	r25, 7
     d9a:	09 c0       	rjmp	.+18     	; 0xdae <vfprintf+0x216>
     d9c:	90 95       	com	r25
     d9e:	80 95       	com	r24
     da0:	70 95       	com	r23
     da2:	61 95       	neg	r22
     da4:	7f 4f       	sbci	r23, 0xFF	; 255
     da6:	8f 4f       	sbci	r24, 0xFF	; 255
     da8:	9f 4f       	sbci	r25, 0xFF	; 255
     daa:	20 68       	ori	r18, 0x80	; 128
     dac:	b2 2e       	mov	r11, r18
     dae:	2a e0       	ldi	r18, 0x0A	; 10
     db0:	30 e0       	ldi	r19, 0x00	; 0
     db2:	a4 01       	movw	r20, r8
     db4:	6f d2       	rcall	.+1246   	; 0x1294 <__ultoa_invert>
     db6:	a8 2e       	mov	r10, r24
     db8:	a8 18       	sub	r10, r8
     dba:	43 c0       	rjmp	.+134    	; 0xe42 <vfprintf+0x2aa>
     dbc:	85 37       	cpi	r24, 0x75	; 117
     dbe:	29 f4       	brne	.+10     	; 0xdca <vfprintf+0x232>
     dc0:	2f 7e       	andi	r18, 0xEF	; 239
     dc2:	b2 2e       	mov	r11, r18
     dc4:	2a e0       	ldi	r18, 0x0A	; 10
     dc6:	30 e0       	ldi	r19, 0x00	; 0
     dc8:	25 c0       	rjmp	.+74     	; 0xe14 <vfprintf+0x27c>
     dca:	f2 2f       	mov	r31, r18
     dcc:	f9 7f       	andi	r31, 0xF9	; 249
     dce:	bf 2e       	mov	r11, r31
     dd0:	8f 36       	cpi	r24, 0x6F	; 111
     dd2:	c1 f0       	breq	.+48     	; 0xe04 <vfprintf+0x26c>
     dd4:	18 f4       	brcc	.+6      	; 0xddc <vfprintf+0x244>
     dd6:	88 35       	cpi	r24, 0x58	; 88
     dd8:	79 f0       	breq	.+30     	; 0xdf8 <vfprintf+0x260>
     dda:	ad c0       	rjmp	.+346    	; 0xf36 <vfprintf+0x39e>
     ddc:	80 37       	cpi	r24, 0x70	; 112
     dde:	19 f0       	breq	.+6      	; 0xde6 <vfprintf+0x24e>
     de0:	88 37       	cpi	r24, 0x78	; 120
     de2:	21 f0       	breq	.+8      	; 0xdec <vfprintf+0x254>
     de4:	a8 c0       	rjmp	.+336    	; 0xf36 <vfprintf+0x39e>
     de6:	2f 2f       	mov	r18, r31
     de8:	20 61       	ori	r18, 0x10	; 16
     dea:	b2 2e       	mov	r11, r18
     dec:	b4 fe       	sbrs	r11, 4
     dee:	0d c0       	rjmp	.+26     	; 0xe0a <vfprintf+0x272>
     df0:	8b 2d       	mov	r24, r11
     df2:	84 60       	ori	r24, 0x04	; 4
     df4:	b8 2e       	mov	r11, r24
     df6:	09 c0       	rjmp	.+18     	; 0xe0a <vfprintf+0x272>
     df8:	24 ff       	sbrs	r18, 4
     dfa:	0a c0       	rjmp	.+20     	; 0xe10 <vfprintf+0x278>
     dfc:	9f 2f       	mov	r25, r31
     dfe:	96 60       	ori	r25, 0x06	; 6
     e00:	b9 2e       	mov	r11, r25
     e02:	06 c0       	rjmp	.+12     	; 0xe10 <vfprintf+0x278>
     e04:	28 e0       	ldi	r18, 0x08	; 8
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	05 c0       	rjmp	.+10     	; 0xe14 <vfprintf+0x27c>
     e0a:	20 e1       	ldi	r18, 0x10	; 16
     e0c:	30 e0       	ldi	r19, 0x00	; 0
     e0e:	02 c0       	rjmp	.+4      	; 0xe14 <vfprintf+0x27c>
     e10:	20 e1       	ldi	r18, 0x10	; 16
     e12:	32 e0       	ldi	r19, 0x02	; 2
     e14:	f8 01       	movw	r30, r16
     e16:	b7 fe       	sbrs	r11, 7
     e18:	07 c0       	rjmp	.+14     	; 0xe28 <vfprintf+0x290>
     e1a:	60 81       	ld	r22, Z
     e1c:	71 81       	ldd	r23, Z+1	; 0x01
     e1e:	82 81       	ldd	r24, Z+2	; 0x02
     e20:	93 81       	ldd	r25, Z+3	; 0x03
     e22:	0c 5f       	subi	r16, 0xFC	; 252
     e24:	1f 4f       	sbci	r17, 0xFF	; 255
     e26:	06 c0       	rjmp	.+12     	; 0xe34 <vfprintf+0x29c>
     e28:	60 81       	ld	r22, Z
     e2a:	71 81       	ldd	r23, Z+1	; 0x01
     e2c:	80 e0       	ldi	r24, 0x00	; 0
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	0e 5f       	subi	r16, 0xFE	; 254
     e32:	1f 4f       	sbci	r17, 0xFF	; 255
     e34:	a4 01       	movw	r20, r8
     e36:	2e d2       	rcall	.+1116   	; 0x1294 <__ultoa_invert>
     e38:	a8 2e       	mov	r10, r24
     e3a:	a8 18       	sub	r10, r8
     e3c:	fb 2d       	mov	r31, r11
     e3e:	ff 77       	andi	r31, 0x7F	; 127
     e40:	bf 2e       	mov	r11, r31
     e42:	b6 fe       	sbrs	r11, 6
     e44:	0b c0       	rjmp	.+22     	; 0xe5c <vfprintf+0x2c4>
     e46:	2b 2d       	mov	r18, r11
     e48:	2e 7f       	andi	r18, 0xFE	; 254
     e4a:	a5 14       	cp	r10, r5
     e4c:	50 f4       	brcc	.+20     	; 0xe62 <vfprintf+0x2ca>
     e4e:	b4 fe       	sbrs	r11, 4
     e50:	0a c0       	rjmp	.+20     	; 0xe66 <vfprintf+0x2ce>
     e52:	b2 fc       	sbrc	r11, 2
     e54:	08 c0       	rjmp	.+16     	; 0xe66 <vfprintf+0x2ce>
     e56:	2b 2d       	mov	r18, r11
     e58:	2e 7e       	andi	r18, 0xEE	; 238
     e5a:	05 c0       	rjmp	.+10     	; 0xe66 <vfprintf+0x2ce>
     e5c:	7a 2c       	mov	r7, r10
     e5e:	2b 2d       	mov	r18, r11
     e60:	03 c0       	rjmp	.+6      	; 0xe68 <vfprintf+0x2d0>
     e62:	7a 2c       	mov	r7, r10
     e64:	01 c0       	rjmp	.+2      	; 0xe68 <vfprintf+0x2d0>
     e66:	75 2c       	mov	r7, r5
     e68:	24 ff       	sbrs	r18, 4
     e6a:	0d c0       	rjmp	.+26     	; 0xe86 <vfprintf+0x2ee>
     e6c:	fe 01       	movw	r30, r28
     e6e:	ea 0d       	add	r30, r10
     e70:	f1 1d       	adc	r31, r1
     e72:	80 81       	ld	r24, Z
     e74:	80 33       	cpi	r24, 0x30	; 48
     e76:	11 f4       	brne	.+4      	; 0xe7c <vfprintf+0x2e4>
     e78:	29 7e       	andi	r18, 0xE9	; 233
     e7a:	09 c0       	rjmp	.+18     	; 0xe8e <vfprintf+0x2f6>
     e7c:	22 ff       	sbrs	r18, 2
     e7e:	06 c0       	rjmp	.+12     	; 0xe8c <vfprintf+0x2f4>
     e80:	73 94       	inc	r7
     e82:	73 94       	inc	r7
     e84:	04 c0       	rjmp	.+8      	; 0xe8e <vfprintf+0x2f6>
     e86:	82 2f       	mov	r24, r18
     e88:	86 78       	andi	r24, 0x86	; 134
     e8a:	09 f0       	breq	.+2      	; 0xe8e <vfprintf+0x2f6>
     e8c:	73 94       	inc	r7
     e8e:	23 fd       	sbrc	r18, 3
     e90:	12 c0       	rjmp	.+36     	; 0xeb6 <vfprintf+0x31e>
     e92:	20 ff       	sbrs	r18, 0
     e94:	06 c0       	rjmp	.+12     	; 0xea2 <vfprintf+0x30a>
     e96:	5a 2c       	mov	r5, r10
     e98:	73 14       	cp	r7, r3
     e9a:	18 f4       	brcc	.+6      	; 0xea2 <vfprintf+0x30a>
     e9c:	53 0c       	add	r5, r3
     e9e:	57 18       	sub	r5, r7
     ea0:	73 2c       	mov	r7, r3
     ea2:	73 14       	cp	r7, r3
     ea4:	60 f4       	brcc	.+24     	; 0xebe <vfprintf+0x326>
     ea6:	b7 01       	movw	r22, r14
     ea8:	80 e2       	ldi	r24, 0x20	; 32
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	2c 87       	std	Y+12, r18	; 0x0c
     eae:	c0 d1       	rcall	.+896    	; 0x1230 <fputc>
     eb0:	73 94       	inc	r7
     eb2:	2c 85       	ldd	r18, Y+12	; 0x0c
     eb4:	f6 cf       	rjmp	.-20     	; 0xea2 <vfprintf+0x30a>
     eb6:	73 14       	cp	r7, r3
     eb8:	10 f4       	brcc	.+4      	; 0xebe <vfprintf+0x326>
     eba:	37 18       	sub	r3, r7
     ebc:	01 c0       	rjmp	.+2      	; 0xec0 <vfprintf+0x328>
     ebe:	31 2c       	mov	r3, r1
     ec0:	24 ff       	sbrs	r18, 4
     ec2:	11 c0       	rjmp	.+34     	; 0xee6 <vfprintf+0x34e>
     ec4:	b7 01       	movw	r22, r14
     ec6:	80 e3       	ldi	r24, 0x30	; 48
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	2c 87       	std	Y+12, r18	; 0x0c
     ecc:	b1 d1       	rcall	.+866    	; 0x1230 <fputc>
     ece:	2c 85       	ldd	r18, Y+12	; 0x0c
     ed0:	22 ff       	sbrs	r18, 2
     ed2:	16 c0       	rjmp	.+44     	; 0xf00 <vfprintf+0x368>
     ed4:	21 ff       	sbrs	r18, 1
     ed6:	03 c0       	rjmp	.+6      	; 0xede <vfprintf+0x346>
     ed8:	88 e5       	ldi	r24, 0x58	; 88
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	02 c0       	rjmp	.+4      	; 0xee2 <vfprintf+0x34a>
     ede:	88 e7       	ldi	r24, 0x78	; 120
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	b7 01       	movw	r22, r14
     ee4:	0c c0       	rjmp	.+24     	; 0xefe <vfprintf+0x366>
     ee6:	82 2f       	mov	r24, r18
     ee8:	86 78       	andi	r24, 0x86	; 134
     eea:	51 f0       	breq	.+20     	; 0xf00 <vfprintf+0x368>
     eec:	21 fd       	sbrc	r18, 1
     eee:	02 c0       	rjmp	.+4      	; 0xef4 <vfprintf+0x35c>
     ef0:	80 e2       	ldi	r24, 0x20	; 32
     ef2:	01 c0       	rjmp	.+2      	; 0xef6 <vfprintf+0x35e>
     ef4:	8b e2       	ldi	r24, 0x2B	; 43
     ef6:	27 fd       	sbrc	r18, 7
     ef8:	8d e2       	ldi	r24, 0x2D	; 45
     efa:	b7 01       	movw	r22, r14
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	98 d1       	rcall	.+816    	; 0x1230 <fputc>
     f00:	a5 14       	cp	r10, r5
     f02:	30 f4       	brcc	.+12     	; 0xf10 <vfprintf+0x378>
     f04:	b7 01       	movw	r22, r14
     f06:	80 e3       	ldi	r24, 0x30	; 48
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	92 d1       	rcall	.+804    	; 0x1230 <fputc>
     f0c:	5a 94       	dec	r5
     f0e:	f8 cf       	rjmp	.-16     	; 0xf00 <vfprintf+0x368>
     f10:	aa 94       	dec	r10
     f12:	f4 01       	movw	r30, r8
     f14:	ea 0d       	add	r30, r10
     f16:	f1 1d       	adc	r31, r1
     f18:	80 81       	ld	r24, Z
     f1a:	b7 01       	movw	r22, r14
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	88 d1       	rcall	.+784    	; 0x1230 <fputc>
     f20:	a1 10       	cpse	r10, r1
     f22:	f6 cf       	rjmp	.-20     	; 0xf10 <vfprintf+0x378>
     f24:	33 20       	and	r3, r3
     f26:	09 f4       	brne	.+2      	; 0xf2a <vfprintf+0x392>
     f28:	5d ce       	rjmp	.-838    	; 0xbe4 <vfprintf+0x4c>
     f2a:	b7 01       	movw	r22, r14
     f2c:	80 e2       	ldi	r24, 0x20	; 32
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	7f d1       	rcall	.+766    	; 0x1230 <fputc>
     f32:	3a 94       	dec	r3
     f34:	f7 cf       	rjmp	.-18     	; 0xf24 <vfprintf+0x38c>
     f36:	f7 01       	movw	r30, r14
     f38:	86 81       	ldd	r24, Z+6	; 0x06
     f3a:	97 81       	ldd	r25, Z+7	; 0x07
     f3c:	02 c0       	rjmp	.+4      	; 0xf42 <vfprintf+0x3aa>
     f3e:	8f ef       	ldi	r24, 0xFF	; 255
     f40:	9f ef       	ldi	r25, 0xFF	; 255
     f42:	2c 96       	adiw	r28, 0x0c	; 12
     f44:	0f b6       	in	r0, 0x3f	; 63
     f46:	f8 94       	cli
     f48:	de bf       	out	0x3e, r29	; 62
     f4a:	0f be       	out	0x3f, r0	; 63
     f4c:	cd bf       	out	0x3d, r28	; 61
     f4e:	df 91       	pop	r29
     f50:	cf 91       	pop	r28
     f52:	1f 91       	pop	r17
     f54:	0f 91       	pop	r16
     f56:	ff 90       	pop	r15
     f58:	ef 90       	pop	r14
     f5a:	df 90       	pop	r13
     f5c:	cf 90       	pop	r12
     f5e:	bf 90       	pop	r11
     f60:	af 90       	pop	r10
     f62:	9f 90       	pop	r9
     f64:	8f 90       	pop	r8
     f66:	7f 90       	pop	r7
     f68:	6f 90       	pop	r6
     f6a:	5f 90       	pop	r5
     f6c:	4f 90       	pop	r4
     f6e:	3f 90       	pop	r3
     f70:	2f 90       	pop	r2
     f72:	08 95       	ret

00000f74 <calloc>:
     f74:	0f 93       	push	r16
     f76:	1f 93       	push	r17
     f78:	cf 93       	push	r28
     f7a:	df 93       	push	r29
     f7c:	86 9f       	mul	r24, r22
     f7e:	80 01       	movw	r16, r0
     f80:	87 9f       	mul	r24, r23
     f82:	10 0d       	add	r17, r0
     f84:	96 9f       	mul	r25, r22
     f86:	10 0d       	add	r17, r0
     f88:	11 24       	eor	r1, r1
     f8a:	c8 01       	movw	r24, r16
     f8c:	0d d0       	rcall	.+26     	; 0xfa8 <malloc>
     f8e:	ec 01       	movw	r28, r24
     f90:	00 97       	sbiw	r24, 0x00	; 0
     f92:	21 f0       	breq	.+8      	; 0xf9c <calloc+0x28>
     f94:	a8 01       	movw	r20, r16
     f96:	60 e0       	ldi	r22, 0x00	; 0
     f98:	70 e0       	ldi	r23, 0x00	; 0
     f9a:	38 d1       	rcall	.+624    	; 0x120c <memset>
     f9c:	ce 01       	movw	r24, r28
     f9e:	df 91       	pop	r29
     fa0:	cf 91       	pop	r28
     fa2:	1f 91       	pop	r17
     fa4:	0f 91       	pop	r16
     fa6:	08 95       	ret

00000fa8 <malloc>:
     fa8:	cf 93       	push	r28
     faa:	df 93       	push	r29
     fac:	82 30       	cpi	r24, 0x02	; 2
     fae:	91 05       	cpc	r25, r1
     fb0:	10 f4       	brcc	.+4      	; 0xfb6 <malloc+0xe>
     fb2:	82 e0       	ldi	r24, 0x02	; 2
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	e0 91 5a 02 	lds	r30, 0x025A
     fba:	f0 91 5b 02 	lds	r31, 0x025B
     fbe:	20 e0       	ldi	r18, 0x00	; 0
     fc0:	30 e0       	ldi	r19, 0x00	; 0
     fc2:	a0 e0       	ldi	r26, 0x00	; 0
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	30 97       	sbiw	r30, 0x00	; 0
     fc8:	39 f1       	breq	.+78     	; 0x1018 <malloc+0x70>
     fca:	40 81       	ld	r20, Z
     fcc:	51 81       	ldd	r21, Z+1	; 0x01
     fce:	48 17       	cp	r20, r24
     fd0:	59 07       	cpc	r21, r25
     fd2:	b8 f0       	brcs	.+46     	; 0x1002 <malloc+0x5a>
     fd4:	48 17       	cp	r20, r24
     fd6:	59 07       	cpc	r21, r25
     fd8:	71 f4       	brne	.+28     	; 0xff6 <malloc+0x4e>
     fda:	82 81       	ldd	r24, Z+2	; 0x02
     fdc:	93 81       	ldd	r25, Z+3	; 0x03
     fde:	10 97       	sbiw	r26, 0x00	; 0
     fe0:	29 f0       	breq	.+10     	; 0xfec <malloc+0x44>
     fe2:	13 96       	adiw	r26, 0x03	; 3
     fe4:	9c 93       	st	X, r25
     fe6:	8e 93       	st	-X, r24
     fe8:	12 97       	sbiw	r26, 0x02	; 2
     fea:	2c c0       	rjmp	.+88     	; 0x1044 <malloc+0x9c>
     fec:	90 93 5b 02 	sts	0x025B, r25
     ff0:	80 93 5a 02 	sts	0x025A, r24
     ff4:	27 c0       	rjmp	.+78     	; 0x1044 <malloc+0x9c>
     ff6:	21 15       	cp	r18, r1
     ff8:	31 05       	cpc	r19, r1
     ffa:	31 f0       	breq	.+12     	; 0x1008 <malloc+0x60>
     ffc:	42 17       	cp	r20, r18
     ffe:	53 07       	cpc	r21, r19
    1000:	18 f0       	brcs	.+6      	; 0x1008 <malloc+0x60>
    1002:	a9 01       	movw	r20, r18
    1004:	db 01       	movw	r26, r22
    1006:	01 c0       	rjmp	.+2      	; 0x100a <malloc+0x62>
    1008:	ef 01       	movw	r28, r30
    100a:	9a 01       	movw	r18, r20
    100c:	bd 01       	movw	r22, r26
    100e:	df 01       	movw	r26, r30
    1010:	02 80       	ldd	r0, Z+2	; 0x02
    1012:	f3 81       	ldd	r31, Z+3	; 0x03
    1014:	e0 2d       	mov	r30, r0
    1016:	d7 cf       	rjmp	.-82     	; 0xfc6 <malloc+0x1e>
    1018:	21 15       	cp	r18, r1
    101a:	31 05       	cpc	r19, r1
    101c:	f9 f0       	breq	.+62     	; 0x105c <malloc+0xb4>
    101e:	28 1b       	sub	r18, r24
    1020:	39 0b       	sbc	r19, r25
    1022:	24 30       	cpi	r18, 0x04	; 4
    1024:	31 05       	cpc	r19, r1
    1026:	80 f4       	brcc	.+32     	; 0x1048 <malloc+0xa0>
    1028:	8a 81       	ldd	r24, Y+2	; 0x02
    102a:	9b 81       	ldd	r25, Y+3	; 0x03
    102c:	61 15       	cp	r22, r1
    102e:	71 05       	cpc	r23, r1
    1030:	21 f0       	breq	.+8      	; 0x103a <malloc+0x92>
    1032:	fb 01       	movw	r30, r22
    1034:	93 83       	std	Z+3, r25	; 0x03
    1036:	82 83       	std	Z+2, r24	; 0x02
    1038:	04 c0       	rjmp	.+8      	; 0x1042 <malloc+0x9a>
    103a:	90 93 5b 02 	sts	0x025B, r25
    103e:	80 93 5a 02 	sts	0x025A, r24
    1042:	fe 01       	movw	r30, r28
    1044:	32 96       	adiw	r30, 0x02	; 2
    1046:	44 c0       	rjmp	.+136    	; 0x10d0 <malloc+0x128>
    1048:	fe 01       	movw	r30, r28
    104a:	e2 0f       	add	r30, r18
    104c:	f3 1f       	adc	r31, r19
    104e:	81 93       	st	Z+, r24
    1050:	91 93       	st	Z+, r25
    1052:	22 50       	subi	r18, 0x02	; 2
    1054:	31 09       	sbc	r19, r1
    1056:	39 83       	std	Y+1, r19	; 0x01
    1058:	28 83       	st	Y, r18
    105a:	3a c0       	rjmp	.+116    	; 0x10d0 <malloc+0x128>
    105c:	20 91 58 02 	lds	r18, 0x0258
    1060:	30 91 59 02 	lds	r19, 0x0259
    1064:	23 2b       	or	r18, r19
    1066:	41 f4       	brne	.+16     	; 0x1078 <malloc+0xd0>
    1068:	20 91 02 02 	lds	r18, 0x0202
    106c:	30 91 03 02 	lds	r19, 0x0203
    1070:	30 93 59 02 	sts	0x0259, r19
    1074:	20 93 58 02 	sts	0x0258, r18
    1078:	20 91 00 02 	lds	r18, 0x0200
    107c:	30 91 01 02 	lds	r19, 0x0201
    1080:	21 15       	cp	r18, r1
    1082:	31 05       	cpc	r19, r1
    1084:	41 f4       	brne	.+16     	; 0x1096 <malloc+0xee>
    1086:	2d b7       	in	r18, 0x3d	; 61
    1088:	3e b7       	in	r19, 0x3e	; 62
    108a:	40 91 04 02 	lds	r20, 0x0204
    108e:	50 91 05 02 	lds	r21, 0x0205
    1092:	24 1b       	sub	r18, r20
    1094:	35 0b       	sbc	r19, r21
    1096:	e0 91 58 02 	lds	r30, 0x0258
    109a:	f0 91 59 02 	lds	r31, 0x0259
    109e:	e2 17       	cp	r30, r18
    10a0:	f3 07       	cpc	r31, r19
    10a2:	a0 f4       	brcc	.+40     	; 0x10cc <malloc+0x124>
    10a4:	2e 1b       	sub	r18, r30
    10a6:	3f 0b       	sbc	r19, r31
    10a8:	28 17       	cp	r18, r24
    10aa:	39 07       	cpc	r19, r25
    10ac:	78 f0       	brcs	.+30     	; 0x10cc <malloc+0x124>
    10ae:	ac 01       	movw	r20, r24
    10b0:	4e 5f       	subi	r20, 0xFE	; 254
    10b2:	5f 4f       	sbci	r21, 0xFF	; 255
    10b4:	24 17       	cp	r18, r20
    10b6:	35 07       	cpc	r19, r21
    10b8:	48 f0       	brcs	.+18     	; 0x10cc <malloc+0x124>
    10ba:	4e 0f       	add	r20, r30
    10bc:	5f 1f       	adc	r21, r31
    10be:	50 93 59 02 	sts	0x0259, r21
    10c2:	40 93 58 02 	sts	0x0258, r20
    10c6:	81 93       	st	Z+, r24
    10c8:	91 93       	st	Z+, r25
    10ca:	02 c0       	rjmp	.+4      	; 0x10d0 <malloc+0x128>
    10cc:	e0 e0       	ldi	r30, 0x00	; 0
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	cf 01       	movw	r24, r30
    10d2:	df 91       	pop	r29
    10d4:	cf 91       	pop	r28
    10d6:	08 95       	ret

000010d8 <free>:
    10d8:	cf 93       	push	r28
    10da:	df 93       	push	r29
    10dc:	00 97       	sbiw	r24, 0x00	; 0
    10de:	09 f4       	brne	.+2      	; 0x10e2 <free+0xa>
    10e0:	87 c0       	rjmp	.+270    	; 0x11f0 <free+0x118>
    10e2:	fc 01       	movw	r30, r24
    10e4:	32 97       	sbiw	r30, 0x02	; 2
    10e6:	13 82       	std	Z+3, r1	; 0x03
    10e8:	12 82       	std	Z+2, r1	; 0x02
    10ea:	c0 91 5a 02 	lds	r28, 0x025A
    10ee:	d0 91 5b 02 	lds	r29, 0x025B
    10f2:	20 97       	sbiw	r28, 0x00	; 0
    10f4:	81 f4       	brne	.+32     	; 0x1116 <free+0x3e>
    10f6:	20 81       	ld	r18, Z
    10f8:	31 81       	ldd	r19, Z+1	; 0x01
    10fa:	28 0f       	add	r18, r24
    10fc:	39 1f       	adc	r19, r25
    10fe:	80 91 58 02 	lds	r24, 0x0258
    1102:	90 91 59 02 	lds	r25, 0x0259
    1106:	82 17       	cp	r24, r18
    1108:	93 07       	cpc	r25, r19
    110a:	79 f5       	brne	.+94     	; 0x116a <free+0x92>
    110c:	f0 93 59 02 	sts	0x0259, r31
    1110:	e0 93 58 02 	sts	0x0258, r30
    1114:	6d c0       	rjmp	.+218    	; 0x11f0 <free+0x118>
    1116:	de 01       	movw	r26, r28
    1118:	20 e0       	ldi	r18, 0x00	; 0
    111a:	30 e0       	ldi	r19, 0x00	; 0
    111c:	ae 17       	cp	r26, r30
    111e:	bf 07       	cpc	r27, r31
    1120:	50 f4       	brcc	.+20     	; 0x1136 <free+0x5e>
    1122:	12 96       	adiw	r26, 0x02	; 2
    1124:	4d 91       	ld	r20, X+
    1126:	5c 91       	ld	r21, X
    1128:	13 97       	sbiw	r26, 0x03	; 3
    112a:	9d 01       	movw	r18, r26
    112c:	41 15       	cp	r20, r1
    112e:	51 05       	cpc	r21, r1
    1130:	09 f1       	breq	.+66     	; 0x1174 <free+0x9c>
    1132:	da 01       	movw	r26, r20
    1134:	f3 cf       	rjmp	.-26     	; 0x111c <free+0x44>
    1136:	b3 83       	std	Z+3, r27	; 0x03
    1138:	a2 83       	std	Z+2, r26	; 0x02
    113a:	40 81       	ld	r20, Z
    113c:	51 81       	ldd	r21, Z+1	; 0x01
    113e:	84 0f       	add	r24, r20
    1140:	95 1f       	adc	r25, r21
    1142:	8a 17       	cp	r24, r26
    1144:	9b 07       	cpc	r25, r27
    1146:	71 f4       	brne	.+28     	; 0x1164 <free+0x8c>
    1148:	8d 91       	ld	r24, X+
    114a:	9c 91       	ld	r25, X
    114c:	11 97       	sbiw	r26, 0x01	; 1
    114e:	84 0f       	add	r24, r20
    1150:	95 1f       	adc	r25, r21
    1152:	02 96       	adiw	r24, 0x02	; 2
    1154:	91 83       	std	Z+1, r25	; 0x01
    1156:	80 83       	st	Z, r24
    1158:	12 96       	adiw	r26, 0x02	; 2
    115a:	8d 91       	ld	r24, X+
    115c:	9c 91       	ld	r25, X
    115e:	13 97       	sbiw	r26, 0x03	; 3
    1160:	93 83       	std	Z+3, r25	; 0x03
    1162:	82 83       	std	Z+2, r24	; 0x02
    1164:	21 15       	cp	r18, r1
    1166:	31 05       	cpc	r19, r1
    1168:	29 f4       	brne	.+10     	; 0x1174 <free+0x9c>
    116a:	f0 93 5b 02 	sts	0x025B, r31
    116e:	e0 93 5a 02 	sts	0x025A, r30
    1172:	3e c0       	rjmp	.+124    	; 0x11f0 <free+0x118>
    1174:	d9 01       	movw	r26, r18
    1176:	13 96       	adiw	r26, 0x03	; 3
    1178:	fc 93       	st	X, r31
    117a:	ee 93       	st	-X, r30
    117c:	12 97       	sbiw	r26, 0x02	; 2
    117e:	4d 91       	ld	r20, X+
    1180:	5d 91       	ld	r21, X+
    1182:	a4 0f       	add	r26, r20
    1184:	b5 1f       	adc	r27, r21
    1186:	ea 17       	cp	r30, r26
    1188:	fb 07       	cpc	r31, r27
    118a:	79 f4       	brne	.+30     	; 0x11aa <free+0xd2>
    118c:	80 81       	ld	r24, Z
    118e:	91 81       	ldd	r25, Z+1	; 0x01
    1190:	84 0f       	add	r24, r20
    1192:	95 1f       	adc	r25, r21
    1194:	02 96       	adiw	r24, 0x02	; 2
    1196:	d9 01       	movw	r26, r18
    1198:	11 96       	adiw	r26, 0x01	; 1
    119a:	9c 93       	st	X, r25
    119c:	8e 93       	st	-X, r24
    119e:	82 81       	ldd	r24, Z+2	; 0x02
    11a0:	93 81       	ldd	r25, Z+3	; 0x03
    11a2:	13 96       	adiw	r26, 0x03	; 3
    11a4:	9c 93       	st	X, r25
    11a6:	8e 93       	st	-X, r24
    11a8:	12 97       	sbiw	r26, 0x02	; 2
    11aa:	e0 e0       	ldi	r30, 0x00	; 0
    11ac:	f0 e0       	ldi	r31, 0x00	; 0
    11ae:	8a 81       	ldd	r24, Y+2	; 0x02
    11b0:	9b 81       	ldd	r25, Y+3	; 0x03
    11b2:	00 97       	sbiw	r24, 0x00	; 0
    11b4:	19 f0       	breq	.+6      	; 0x11bc <free+0xe4>
    11b6:	fe 01       	movw	r30, r28
    11b8:	ec 01       	movw	r28, r24
    11ba:	f9 cf       	rjmp	.-14     	; 0x11ae <free+0xd6>
    11bc:	ce 01       	movw	r24, r28
    11be:	02 96       	adiw	r24, 0x02	; 2
    11c0:	28 81       	ld	r18, Y
    11c2:	39 81       	ldd	r19, Y+1	; 0x01
    11c4:	82 0f       	add	r24, r18
    11c6:	93 1f       	adc	r25, r19
    11c8:	20 91 58 02 	lds	r18, 0x0258
    11cc:	30 91 59 02 	lds	r19, 0x0259
    11d0:	28 17       	cp	r18, r24
    11d2:	39 07       	cpc	r19, r25
    11d4:	69 f4       	brne	.+26     	; 0x11f0 <free+0x118>
    11d6:	30 97       	sbiw	r30, 0x00	; 0
    11d8:	29 f4       	brne	.+10     	; 0x11e4 <free+0x10c>
    11da:	10 92 5b 02 	sts	0x025B, r1
    11de:	10 92 5a 02 	sts	0x025A, r1
    11e2:	02 c0       	rjmp	.+4      	; 0x11e8 <free+0x110>
    11e4:	13 82       	std	Z+3, r1	; 0x03
    11e6:	12 82       	std	Z+2, r1	; 0x02
    11e8:	d0 93 59 02 	sts	0x0259, r29
    11ec:	c0 93 58 02 	sts	0x0258, r28
    11f0:	df 91       	pop	r29
    11f2:	cf 91       	pop	r28
    11f4:	08 95       	ret

000011f6 <strnlen_P>:
    11f6:	fc 01       	movw	r30, r24
    11f8:	05 90       	lpm	r0, Z+
    11fa:	61 50       	subi	r22, 0x01	; 1
    11fc:	70 40       	sbci	r23, 0x00	; 0
    11fe:	01 10       	cpse	r0, r1
    1200:	d8 f7       	brcc	.-10     	; 0x11f8 <strnlen_P+0x2>
    1202:	80 95       	com	r24
    1204:	90 95       	com	r25
    1206:	8e 0f       	add	r24, r30
    1208:	9f 1f       	adc	r25, r31
    120a:	08 95       	ret

0000120c <memset>:
    120c:	dc 01       	movw	r26, r24
    120e:	01 c0       	rjmp	.+2      	; 0x1212 <memset+0x6>
    1210:	6d 93       	st	X+, r22
    1212:	41 50       	subi	r20, 0x01	; 1
    1214:	50 40       	sbci	r21, 0x00	; 0
    1216:	e0 f7       	brcc	.-8      	; 0x1210 <memset+0x4>
    1218:	08 95       	ret

0000121a <strnlen>:
    121a:	fc 01       	movw	r30, r24
    121c:	61 50       	subi	r22, 0x01	; 1
    121e:	70 40       	sbci	r23, 0x00	; 0
    1220:	01 90       	ld	r0, Z+
    1222:	01 10       	cpse	r0, r1
    1224:	d8 f7       	brcc	.-10     	; 0x121c <strnlen+0x2>
    1226:	80 95       	com	r24
    1228:	90 95       	com	r25
    122a:	8e 0f       	add	r24, r30
    122c:	9f 1f       	adc	r25, r31
    122e:	08 95       	ret

00001230 <fputc>:
    1230:	0f 93       	push	r16
    1232:	1f 93       	push	r17
    1234:	cf 93       	push	r28
    1236:	df 93       	push	r29
    1238:	18 2f       	mov	r17, r24
    123a:	09 2f       	mov	r16, r25
    123c:	eb 01       	movw	r28, r22
    123e:	8b 81       	ldd	r24, Y+3	; 0x03
    1240:	81 fd       	sbrc	r24, 1
    1242:	03 c0       	rjmp	.+6      	; 0x124a <fputc+0x1a>
    1244:	8f ef       	ldi	r24, 0xFF	; 255
    1246:	9f ef       	ldi	r25, 0xFF	; 255
    1248:	20 c0       	rjmp	.+64     	; 0x128a <fputc+0x5a>
    124a:	82 ff       	sbrs	r24, 2
    124c:	10 c0       	rjmp	.+32     	; 0x126e <fputc+0x3e>
    124e:	4e 81       	ldd	r20, Y+6	; 0x06
    1250:	5f 81       	ldd	r21, Y+7	; 0x07
    1252:	2c 81       	ldd	r18, Y+4	; 0x04
    1254:	3d 81       	ldd	r19, Y+5	; 0x05
    1256:	42 17       	cp	r20, r18
    1258:	53 07       	cpc	r21, r19
    125a:	7c f4       	brge	.+30     	; 0x127a <fputc+0x4a>
    125c:	e8 81       	ld	r30, Y
    125e:	f9 81       	ldd	r31, Y+1	; 0x01
    1260:	9f 01       	movw	r18, r30
    1262:	2f 5f       	subi	r18, 0xFF	; 255
    1264:	3f 4f       	sbci	r19, 0xFF	; 255
    1266:	39 83       	std	Y+1, r19	; 0x01
    1268:	28 83       	st	Y, r18
    126a:	10 83       	st	Z, r17
    126c:	06 c0       	rjmp	.+12     	; 0x127a <fputc+0x4a>
    126e:	e8 85       	ldd	r30, Y+8	; 0x08
    1270:	f9 85       	ldd	r31, Y+9	; 0x09
    1272:	81 2f       	mov	r24, r17
    1274:	19 95       	eicall
    1276:	89 2b       	or	r24, r25
    1278:	29 f7       	brne	.-54     	; 0x1244 <fputc+0x14>
    127a:	2e 81       	ldd	r18, Y+6	; 0x06
    127c:	3f 81       	ldd	r19, Y+7	; 0x07
    127e:	2f 5f       	subi	r18, 0xFF	; 255
    1280:	3f 4f       	sbci	r19, 0xFF	; 255
    1282:	3f 83       	std	Y+7, r19	; 0x07
    1284:	2e 83       	std	Y+6, r18	; 0x06
    1286:	81 2f       	mov	r24, r17
    1288:	90 2f       	mov	r25, r16
    128a:	df 91       	pop	r29
    128c:	cf 91       	pop	r28
    128e:	1f 91       	pop	r17
    1290:	0f 91       	pop	r16
    1292:	08 95       	ret

00001294 <__ultoa_invert>:
    1294:	fa 01       	movw	r30, r20
    1296:	aa 27       	eor	r26, r26
    1298:	28 30       	cpi	r18, 0x08	; 8
    129a:	51 f1       	breq	.+84     	; 0x12f0 <__ultoa_invert+0x5c>
    129c:	20 31       	cpi	r18, 0x10	; 16
    129e:	81 f1       	breq	.+96     	; 0x1300 <__ultoa_invert+0x6c>
    12a0:	e8 94       	clt
    12a2:	6f 93       	push	r22
    12a4:	6e 7f       	andi	r22, 0xFE	; 254
    12a6:	6e 5f       	subi	r22, 0xFE	; 254
    12a8:	7f 4f       	sbci	r23, 0xFF	; 255
    12aa:	8f 4f       	sbci	r24, 0xFF	; 255
    12ac:	9f 4f       	sbci	r25, 0xFF	; 255
    12ae:	af 4f       	sbci	r26, 0xFF	; 255
    12b0:	b1 e0       	ldi	r27, 0x01	; 1
    12b2:	3e d0       	rcall	.+124    	; 0x1330 <__ultoa_invert+0x9c>
    12b4:	b4 e0       	ldi	r27, 0x04	; 4
    12b6:	3c d0       	rcall	.+120    	; 0x1330 <__ultoa_invert+0x9c>
    12b8:	67 0f       	add	r22, r23
    12ba:	78 1f       	adc	r23, r24
    12bc:	89 1f       	adc	r24, r25
    12be:	9a 1f       	adc	r25, r26
    12c0:	a1 1d       	adc	r26, r1
    12c2:	68 0f       	add	r22, r24
    12c4:	79 1f       	adc	r23, r25
    12c6:	8a 1f       	adc	r24, r26
    12c8:	91 1d       	adc	r25, r1
    12ca:	a1 1d       	adc	r26, r1
    12cc:	6a 0f       	add	r22, r26
    12ce:	71 1d       	adc	r23, r1
    12d0:	81 1d       	adc	r24, r1
    12d2:	91 1d       	adc	r25, r1
    12d4:	a1 1d       	adc	r26, r1
    12d6:	20 d0       	rcall	.+64     	; 0x1318 <__ultoa_invert+0x84>
    12d8:	09 f4       	brne	.+2      	; 0x12dc <__ultoa_invert+0x48>
    12da:	68 94       	set
    12dc:	3f 91       	pop	r19
    12de:	2a e0       	ldi	r18, 0x0A	; 10
    12e0:	26 9f       	mul	r18, r22
    12e2:	11 24       	eor	r1, r1
    12e4:	30 19       	sub	r19, r0
    12e6:	30 5d       	subi	r19, 0xD0	; 208
    12e8:	31 93       	st	Z+, r19
    12ea:	de f6       	brtc	.-74     	; 0x12a2 <__ultoa_invert+0xe>
    12ec:	cf 01       	movw	r24, r30
    12ee:	08 95       	ret
    12f0:	46 2f       	mov	r20, r22
    12f2:	47 70       	andi	r20, 0x07	; 7
    12f4:	40 5d       	subi	r20, 0xD0	; 208
    12f6:	41 93       	st	Z+, r20
    12f8:	b3 e0       	ldi	r27, 0x03	; 3
    12fa:	0f d0       	rcall	.+30     	; 0x131a <__ultoa_invert+0x86>
    12fc:	c9 f7       	brne	.-14     	; 0x12f0 <__ultoa_invert+0x5c>
    12fe:	f6 cf       	rjmp	.-20     	; 0x12ec <__ultoa_invert+0x58>
    1300:	46 2f       	mov	r20, r22
    1302:	4f 70       	andi	r20, 0x0F	; 15
    1304:	40 5d       	subi	r20, 0xD0	; 208
    1306:	4a 33       	cpi	r20, 0x3A	; 58
    1308:	18 f0       	brcs	.+6      	; 0x1310 <__ultoa_invert+0x7c>
    130a:	49 5d       	subi	r20, 0xD9	; 217
    130c:	31 fd       	sbrc	r19, 1
    130e:	40 52       	subi	r20, 0x20	; 32
    1310:	41 93       	st	Z+, r20
    1312:	02 d0       	rcall	.+4      	; 0x1318 <__ultoa_invert+0x84>
    1314:	a9 f7       	brne	.-22     	; 0x1300 <__ultoa_invert+0x6c>
    1316:	ea cf       	rjmp	.-44     	; 0x12ec <__ultoa_invert+0x58>
    1318:	b4 e0       	ldi	r27, 0x04	; 4
    131a:	a6 95       	lsr	r26
    131c:	97 95       	ror	r25
    131e:	87 95       	ror	r24
    1320:	77 95       	ror	r23
    1322:	67 95       	ror	r22
    1324:	ba 95       	dec	r27
    1326:	c9 f7       	brne	.-14     	; 0x131a <__ultoa_invert+0x86>
    1328:	00 97       	sbiw	r24, 0x00	; 0
    132a:	61 05       	cpc	r22, r1
    132c:	71 05       	cpc	r23, r1
    132e:	08 95       	ret
    1330:	9b 01       	movw	r18, r22
    1332:	ac 01       	movw	r20, r24
    1334:	0a 2e       	mov	r0, r26
    1336:	06 94       	lsr	r0
    1338:	57 95       	ror	r21
    133a:	47 95       	ror	r20
    133c:	37 95       	ror	r19
    133e:	27 95       	ror	r18
    1340:	ba 95       	dec	r27
    1342:	c9 f7       	brne	.-14     	; 0x1336 <__ultoa_invert+0xa2>
    1344:	62 0f       	add	r22, r18
    1346:	73 1f       	adc	r23, r19
    1348:	84 1f       	adc	r24, r20
    134a:	95 1f       	adc	r25, r21
    134c:	a0 1d       	adc	r26, r0
    134e:	08 95       	ret

00001350 <_exit>:
    1350:	f8 94       	cli

00001352 <__stop_program>:
    1352:	ff cf       	rjmp	.-2      	; 0x1352 <__stop_program>
