<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p555" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_555{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_555{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_555{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_555{left:70px;bottom:731px;letter-spacing:-0.17px;}
#t5_555{left:70px;bottom:705px;}
#t6_555{left:96px;bottom:708px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t7_555{left:251px;bottom:708px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t8_555{left:96px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t9_555{left:70px;bottom:665px;}
#ta_555{left:96px;bottom:669px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_555{left:444px;bottom:669px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_555{left:96px;bottom:652px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#td_555{left:70px;bottom:626px;}
#te_555{left:96px;bottom:629px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#tf_555{left:465px;bottom:629px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tg_555{left:96px;bottom:612px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_555{left:70px;bottom:586px;}
#ti_555{left:96px;bottom:589px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_555{left:750px;bottom:589px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tk_555{left:96px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_555{left:96px;bottom:556px;letter-spacing:-0.13px;word-spacing:-1.05px;}
#tm_555{left:96px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_555{left:96px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_555{left:96px;bottom:505px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tp_555{left:70px;bottom:479px;}
#tq_555{left:96px;bottom:482px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tr_555{left:582px;bottom:482px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#ts_555{left:96px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tt_555{left:96px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tu_555{left:96px;bottom:432px;letter-spacing:-0.2px;word-spacing:-0.46px;}
#tv_555{left:70px;bottom:406px;}
#tw_555{left:96px;bottom:409px;letter-spacing:-0.17px;word-spacing:-1.12px;}
#tx_555{left:299px;bottom:409px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#ty_555{left:96px;bottom:392px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_555{left:70px;bottom:366px;}
#t10_555{left:96px;bottom:369px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t11_555{left:610px;bottom:369px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t12_555{left:96px;bottom:353px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_555{left:96px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_555{left:96px;bottom:319px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#t15_555{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_555{left:70px;bottom:276px;}
#t17_555{left:96px;bottom:279px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t18_555{left:576px;bottom:279px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t19_555{left:96px;bottom:262px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_555{left:70px;bottom:236px;}
#t1b_555{left:96px;bottom:239px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1c_555{left:488px;bottom:239px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_555{left:96px;bottom:223px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_555{left:96px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_555{left:96px;bottom:189px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1g_555{left:96px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1h_555{left:96px;bottom:149px;letter-spacing:-0.15px;}
#t1i_555{left:449px;bottom:149px;}
#t1j_555{left:70px;bottom:123px;}
#t1k_555{left:96px;bottom:126px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1l_555{left:545px;bottom:126px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1m_555{left:96px;bottom:110px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1n_555{left:332px;bottom:785px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1o_555{left:423px;bottom:785px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1p_555{left:196px;bottom:886px;letter-spacing:0.05px;}
#t1q_555{left:196px;bottom:903px;letter-spacing:0.12px;}
#t1r_555{left:212px;bottom:1037px;letter-spacing:-0.16px;}
#t1s_555{left:613px;bottom:1037px;}
#t1t_555{left:269px;bottom:1005px;letter-spacing:0.11px;}
#t1u_555{left:596px;bottom:1037px;letter-spacing:-0.16px;}
#t1v_555{left:583px;bottom:1037px;letter-spacing:-0.97px;}
#t1w_555{left:569px;bottom:1037px;letter-spacing:-0.16px;}
#t1x_555{left:196px;bottom:869px;letter-spacing:0.13px;}
#t1y_555{left:752px;bottom:1037px;}
#t1z_555{left:628px;bottom:1037px;}
#t20_555{left:642px;bottom:1037px;}
#t21_555{left:671px;bottom:1011px;letter-spacing:0.12px;}
#t22_555{left:196px;bottom:854px;letter-spacing:0.13px;}
#t23_555{left:519px;bottom:1037px;letter-spacing:-0.16px;}
#t24_555{left:506px;bottom:1037px;letter-spacing:-0.25px;}
#t25_555{left:443px;bottom:1037px;letter-spacing:-0.16px;}
#t26_555{left:429px;bottom:1037px;letter-spacing:-0.16px;}
#t27_555{left:196px;bottom:837px;letter-spacing:0.13px;}
#t28_555{left:196px;bottom:919px;letter-spacing:0.13px;}
#t29_555{left:413px;bottom:1037px;letter-spacing:-0.16px;}
#t2a_555{left:195px;bottom:950px;letter-spacing:0.13px;}
#t2b_555{left:375px;bottom:1037px;letter-spacing:-0.19px;word-spacing:0.3px;}
#t2c_555{left:196px;bottom:965px;letter-spacing:0.13px;}
#t2d_555{left:196px;bottom:935px;letter-spacing:0.13px;}

.s1_555{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_555{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_555{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_555{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_555{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_555{font-size:14px;font-family:Verdana_3e8;color:#0860A8;}
.s7_555{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_555{font-size:12px;font-family:Arial_3ed;color:#000;}
.s9_555{font-size:11px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts555" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg555Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg555" style="-webkit-user-select: none;"><object width="935" height="1210" data="555/555.svg" type="image/svg+xml" id="pdf555" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_555" class="t s1_555">Vol. 3B </span><span id="t2_555" class="t s1_555">16-3 </span>
<span id="t3_555" class="t s2_555">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_555" class="t s3_555">Where: </span>
<span id="t5_555" class="t s4_555">• </span><span id="t6_555" class="t s5_555">Count field, bits 7:0 </span><span id="t7_555" class="t s3_555">— Indicates the number of hardware unit error-reporting banks available in a particular </span>
<span id="t8_555" class="t s3_555">processor implementation. </span>
<span id="t9_555" class="t s4_555">• </span><span id="ta_555" class="t s5_555">MCG_CTL_P (control MSR present) flag, bit 8 </span><span id="tb_555" class="t s3_555">— Indicates that the processor implements the IA32_MC- </span>
<span id="tc_555" class="t s3_555">G_CTL MSR when set; this register is absent when clear. </span>
<span id="td_555" class="t s4_555">• </span><span id="te_555" class="t s5_555">MCG_EXT_P (extended MSRs present) flag, bit 9 </span><span id="tf_555" class="t s3_555">— Indicates that the processor implements the extended </span>
<span id="tg_555" class="t s3_555">machine-check state registers found starting at MSR address 180H; these registers are absent when clear. </span>
<span id="th_555" class="t s4_555">• </span><span id="ti_555" class="t s5_555">MCG_CMCI_P (Corrected MC error counting/signaling extension present) flag, bit 10 </span><span id="tj_555" class="t s3_555">— Indicates </span>
<span id="tk_555" class="t s3_555">(when set) that extended state and associated MSRs necessary to support the reporting of an interrupt on a </span>
<span id="tl_555" class="t s3_555">corrected MC error event and/or count threshold of corrected MC errors, is present. When this bit is set, it does </span>
<span id="tm_555" class="t s3_555">not imply this feature is supported across all banks. Software should check the availability of the necessary </span>
<span id="tn_555" class="t s3_555">logic on a bank by bank basis when using this signaling capability (i.e., bit 30 settable in individual IA32_M- </span>
<span id="to_555" class="t s3_555">Ci_CTL2 register). </span>
<span id="tp_555" class="t s4_555">• </span><span id="tq_555" class="t s5_555">MCG_TES_P (threshold-based error status present) flag, bit 11 </span><span id="tr_555" class="t s3_555">— Indicates (when set) that bits 56:53 </span>
<span id="ts_555" class="t s3_555">of the IA32_MCi_STATUS MSR are part of the architectural space. Bits 56:55 are reserved, and bits 54:53 are </span>
<span id="tt_555" class="t s3_555">used to report threshold-based error status. Note that when MCG_TES_P is not set, bits 56:53 of the IA32_M- </span>
<span id="tu_555" class="t s3_555">Ci_STATUS MSR are model-specific. </span>
<span id="tv_555" class="t s4_555">• </span><span id="tw_555" class="t s5_555">MCG_EXT_CNT, bits 23:16 </span><span id="tx_555" class="t s3_555">— Indicates the number of extended machine-check state registers present. This </span>
<span id="ty_555" class="t s3_555">field is meaningful only when the MCG_EXT_P flag is set. </span>
<span id="tz_555" class="t s4_555">• </span><span id="t10_555" class="t s5_555">MCG_SER_P (software error recovery support present) flag, bit 24 </span><span id="t11_555" class="t s3_555">— Indicates (when set) that the </span>
<span id="t12_555" class="t s3_555">processor supports software error recovery (see Section 16.6), and IA32_MCi_STATUS MSR bits 56:55 are </span>
<span id="t13_555" class="t s3_555">used to report the signaling of uncorrected recoverable errors and whether software must take recovery </span>
<span id="t14_555" class="t s3_555">actions for uncorrected errors. Note that when MCG_TES_P is not set, bits 56:53 of the IA32_MCi_STATUS MSR </span>
<span id="t15_555" class="t s3_555">are model-specific. If MCG_TES_P is set but MCG_SER_P is not set, bits 56:55 are reserved. </span>
<span id="t16_555" class="t s4_555">• </span><span id="t17_555" class="t s5_555">MCG_EMC_P (Enhanced Machine Check Capability) flag, bit 25 </span><span id="t18_555" class="t s3_555">— Indicates (when set) that the </span>
<span id="t19_555" class="t s3_555">processor supports enhanced machine check capabilities for firmware first signaling. </span>
<span id="t1a_555" class="t s4_555">• </span><span id="t1b_555" class="t s5_555">MCG_ELOG_P (extended error logging) flag, bit 26 </span><span id="t1c_555" class="t s3_555">— Indicates (when set) that the processor allows </span>
<span id="t1d_555" class="t s3_555">platform firmware to be invoked when an error is detected so that it may provide additional platform specific </span>
<span id="t1e_555" class="t s3_555">information in an ACPI format “Generic Error Data Entry” that augments the data included in machine check </span>
<span id="t1f_555" class="t s3_555">bank registers. </span>
<span id="t1g_555" class="t s3_555">For additional information about extended error logging interface, see </span>
<span id="t1h_555" class="t s6_555">https://cdrdv2.intel.com/v1/dl/getContent/671064</span><span id="t1i_555" class="t s3_555">. </span>
<span id="t1j_555" class="t s4_555">• </span><span id="t1k_555" class="t s5_555">MCG_LMCE_P (local machine check exception) flag, bit 27 </span><span id="t1l_555" class="t s3_555">— Indicates (when set) that the following </span>
<span id="t1m_555" class="t s3_555">interfaces are present: </span>
<span id="t1n_555" class="t s7_555">Figure 16-2. </span><span id="t1o_555" class="t s7_555">IA32_MCG_CAP Register </span>
<span id="t1p_555" class="t s8_555">MCG_TES_P[11] </span>
<span id="t1q_555" class="t s8_555">MCG_EXT_CNT[23:16] </span>
<span id="t1r_555" class="t s9_555">63 </span><span id="t1s_555" class="t s9_555">9 </span>
<span id="t1t_555" class="t s8_555">Reserved </span>
<span id="t1u_555" class="t s9_555">10 </span><span id="t1v_555" class="t s9_555">11 </span><span id="t1w_555" class="t s9_555">12 </span>
<span id="t1x_555" class="t s8_555">MCG_CMCI_P[10] </span>
<span id="t1y_555" class="t s9_555">0 </span><span id="t1z_555" class="t s9_555">8 </span><span id="t20_555" class="t s9_555">7 </span>
<span id="t21_555" class="t s8_555">Count </span>
<span id="t22_555" class="t s8_555">MCG_EXT_P[9] </span>
<span id="t23_555" class="t s9_555">15 </span><span id="t24_555" class="t s9_555">16 </span><span id="t25_555" class="t s9_555">23 </span><span id="t26_555" class="t s9_555">24 </span>
<span id="t27_555" class="t s8_555">MCG_CTL_P[8] </span>
<span id="t28_555" class="t s8_555">MCG_SER_P[24] </span>
<span id="t29_555" class="t s9_555">25 </span>
<span id="t2a_555" class="t s8_555">MCG_ELOG_P[26] </span>
<span id="t2b_555" class="t s9_555">27 26 </span>
<span id="t2c_555" class="t s8_555">MCG_LMCE_P[27] </span>
<span id="t2d_555" class="t s8_555">MCG_EMC_P[25] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
