# System_Verilog ğŸš€

Welcome to **System_Verilog**, a personal repository for exploring, learning, and building digital designs using **SystemVerilog**. This repository includes everything from basic syntax exercises to testbenches and project-based implementations â€” all simulated using **Xilinx Vivado**.

## ğŸ“˜ About This Repository

This repo serves as a collection of:
- ğŸ§  **Learning Exercises** â€” Core SystemVerilog syntax and RTL concepts
- ğŸ§ª **Testbenches** â€” Verification of modules using waveform simulations
- ğŸ”§ **Mini Projects** â€” Functional digital systems designed and simulated
- ğŸ“Š **Waveform Outputs** â€” Simulation results viewable within Vivado or exported

Whether you're a student, hobbyist, or digital design enthusiast, you're welcome to explore and learn!

## ğŸ› ï¸ Tools Used

- **Design & Simulation**: [Xilinx Vivado](https://www.xilinx.com/products/design-tools/vivado.html)
- **Target Language**: SystemVerilog (`.sv`)
- **Simulation Visualization**: Vivado's built-in waveform viewer
