// Seed: 309290964
module module_0;
  time id_2 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wand id_2,
    output uwire id_3,
    output wand id_4,
    input supply1 id_5,
    input supply1 id_6,
    input tri id_7,
    input tri id_8,
    input uwire id_9
    , id_22,
    input uwire id_10,
    output tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input uwire id_15,
    output wire id_16,
    output wand id_17,
    input uwire id_18,
    input tri0 id_19,
    output wire id_20
);
  assign id_11 = 1;
  xnor (id_1, id_10, id_13, id_14, id_15, id_18, id_19, id_22, id_5, id_6, id_7, id_8, id_9);
  module_0();
endmodule
