
Mo_hinh_da_nhiem_RMS_Queu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc70  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000814  0800cd80  0800cd80  0000dd80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d594  0800d594  0000f1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d594  0800d594  0000e594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d59c  0800d59c  0000f1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d59c  0800d59c  0000e59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d5a0  0800d5a0  0000e5a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800d5a4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004000  200001e8  0800d78c  0000f1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200041e8  0800d78c  0000f1e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c8bb  00000000  00000000  0000f211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e31  00000000  00000000  0002bacc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001940  00000000  00000000  0002f900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013ab  00000000  00000000  00031240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a8eb  00000000  00000000  000325eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cab0  00000000  00000000  0004ced6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099dd9  00000000  00000000  00069986  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010375f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fd0  00000000  00000000  001037a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  0010b774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800cd68 	.word	0x0800cd68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800cd68 	.word	0x0800cd68

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <I2C_LCD_ExpanderWrite>:
static I2C_LCD_InfoParam_t I2C_LCD_InfoParam_g[I2C_LCD_MAX];

/*---------------------[STATIC INTERNAL FUNCTIONS]-----------------------*/

static void I2C_LCD_ExpanderWrite(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af02      	add	r7, sp, #8
 8000f5e:	4603      	mov	r3, r0
 8000f60:	460a      	mov	r2, r1
 8000f62:	71fb      	strb	r3, [r7, #7]
 8000f64:	4613      	mov	r3, r2
 8000f66:	71bb      	strb	r3, [r7, #6]
    uint8_t TxData = (DATA) | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal;
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	4a13      	ldr	r2, [pc, #76]	@ (8000fb8 <I2C_LCD_ExpanderWrite+0x60>)
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	4413      	add	r3, r2
 8000f70:	785a      	ldrb	r2, [r3, #1]
 8000f72:	79bb      	ldrb	r3, [r7, #6]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_Handle, (I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_Address<<1), &TxData, sizeof(TxData), 100);
 8000f7a:	79fa      	ldrb	r2, [r7, #7]
 8000f7c:	490f      	ldr	r1, [pc, #60]	@ (8000fbc <I2C_LCD_ExpanderWrite+0x64>)
 8000f7e:	4613      	mov	r3, r2
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	4413      	add	r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	440b      	add	r3, r1
 8000f88:	3304      	adds	r3, #4
 8000f8a:	6818      	ldr	r0, [r3, #0]
 8000f8c:	79fa      	ldrb	r2, [r7, #7]
 8000f8e:	490b      	ldr	r1, [pc, #44]	@ (8000fbc <I2C_LCD_ExpanderWrite+0x64>)
 8000f90:	4613      	mov	r3, r2
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	4413      	add	r3, r2
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	440b      	add	r3, r1
 8000f9a:	3308      	adds	r3, #8
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	b299      	uxth	r1, r3
 8000fa2:	f107 020f 	add.w	r2, r7, #15
 8000fa6:	2364      	movs	r3, #100	@ 0x64
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2301      	movs	r3, #1
 8000fac:	f002 faa0 	bl	80034f0 <HAL_I2C_Master_Transmit>
}
 8000fb0:	bf00      	nop
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000204 	.word	0x20000204
 8000fbc:	0800d054 	.word	0x0800d054

08000fc0 <I2C_LCD_EnPulse>:

static void I2C_LCD_EnPulse(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	460a      	mov	r2, r1
 8000fca:	71fb      	strb	r3, [r7, #7]
 8000fcc:	4613      	mov	r3, r2
 8000fce:	71bb      	strb	r3, [r7, #6]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA | EN)); // En high
 8000fd0:	79bb      	ldrb	r3, [r7, #6]
 8000fd2:	f043 0304 	orr.w	r3, r3, #4
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	4611      	mov	r1, r2
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ffbb 	bl	8000f58 <I2C_LCD_ExpanderWrite>
	DELAY_US(2); // enable pulse must be >450ns
 8000fe2:	4b22      	ldr	r3, [pc, #136]	@ (800106c <I2C_LCD_EnPulse+0xac>)
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	617b      	str	r3, [r7, #20]
 8000fe8:	4b21      	ldr	r3, [pc, #132]	@ (8001070 <I2C_LCD_EnPulse+0xb0>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a21      	ldr	r2, [pc, #132]	@ (8001074 <I2C_LCD_EnPulse+0xb4>)
 8000fee:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff2:	0c9b      	lsrs	r3, r3, #18
 8000ff4:	005a      	lsls	r2, r3, #1
 8000ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8001070 <I2C_LCD_EnPulse+0xb0>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	491e      	ldr	r1, [pc, #120]	@ (8001074 <I2C_LCD_EnPulse+0xb4>)
 8000ffc:	fba1 1303 	umull	r1, r3, r1, r3
 8001000:	0c9b      	lsrs	r3, r3, #18
 8001002:	085b      	lsrs	r3, r3, #1
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	613b      	str	r3, [r7, #16]
 8001008:	4b18      	ldr	r3, [pc, #96]	@ (800106c <I2C_LCD_EnPulse+0xac>)
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	697a      	ldr	r2, [r7, #20]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	429a      	cmp	r2, r3
 8001014:	d8f8      	bhi.n	8001008 <I2C_LCD_EnPulse+0x48>

    I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA & ~EN)); // En low
 8001016:	79bb      	ldrb	r3, [r7, #6]
 8001018:	f023 0304 	bic.w	r3, r3, #4
 800101c:	b2da      	uxtb	r2, r3
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4611      	mov	r1, r2
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ff98 	bl	8000f58 <I2C_LCD_ExpanderWrite>
    DELAY_US(50); // commands need > 37us to settle
 8001028:	4b10      	ldr	r3, [pc, #64]	@ (800106c <I2C_LCD_EnPulse+0xac>)
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <I2C_LCD_EnPulse+0xb0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a10      	ldr	r2, [pc, #64]	@ (8001074 <I2C_LCD_EnPulse+0xb4>)
 8001034:	fba2 2303 	umull	r2, r3, r2, r3
 8001038:	0c9b      	lsrs	r3, r3, #18
 800103a:	2232      	movs	r2, #50	@ 0x32
 800103c:	fb03 f202 	mul.w	r2, r3, r2
 8001040:	4b0b      	ldr	r3, [pc, #44]	@ (8001070 <I2C_LCD_EnPulse+0xb0>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	490b      	ldr	r1, [pc, #44]	@ (8001074 <I2C_LCD_EnPulse+0xb4>)
 8001046:	fba1 1303 	umull	r1, r3, r1, r3
 800104a:	0c9b      	lsrs	r3, r3, #18
 800104c:	085b      	lsrs	r3, r3, #1
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	4b06      	ldr	r3, [pc, #24]	@ (800106c <I2C_LCD_EnPulse+0xac>)
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	429a      	cmp	r2, r3
 800105e:	d8f8      	bhi.n	8001052 <I2C_LCD_EnPulse+0x92>
}
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	3718      	adds	r7, #24
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	e000e010 	.word	0xe000e010
 8001070:	20000010 	.word	0x20000010
 8001074:	431bde83 	.word	0x431bde83

08001078 <I2C_LCD_Write4Bits>:

static void I2C_LCD_Write4Bits(uint8_t I2C_LCD_InstanceIndex, uint8_t Val)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	460a      	mov	r2, r1
 8001082:	71fb      	strb	r3, [r7, #7]
 8001084:	4613      	mov	r3, r2
 8001086:	71bb      	strb	r3, [r7, #6]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, Val);
 8001088:	79ba      	ldrb	r2, [r7, #6]
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	4611      	mov	r1, r2
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff ff62 	bl	8000f58 <I2C_LCD_ExpanderWrite>
	I2C_LCD_EnPulse(I2C_LCD_InstanceIndex, Val);
 8001094:	79ba      	ldrb	r2, [r7, #6]
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	4611      	mov	r1, r2
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff ff90 	bl	8000fc0 <I2C_LCD_EnPulse>
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <I2C_LCD_Send>:

static void I2C_LCD_Send(uint8_t I2C_LCD_InstanceIndex, uint8_t Val, uint8_t Mode)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
 80010b2:	460b      	mov	r3, r1
 80010b4:	71bb      	strb	r3, [r7, #6]
 80010b6:	4613      	mov	r3, r2
 80010b8:	717b      	strb	r3, [r7, #5]
    uint8_t HighNib = Val & 0xF0;
 80010ba:	79bb      	ldrb	r3, [r7, #6]
 80010bc:	f023 030f 	bic.w	r3, r3, #15
 80010c0:	73fb      	strb	r3, [r7, #15]
    uint8_t LowNib = (Val << 4) & 0xF0;
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	011b      	lsls	r3, r3, #4
 80010c6:	73bb      	strb	r3, [r7, #14]
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (HighNib) | Mode);
 80010c8:	7bfa      	ldrb	r2, [r7, #15]
 80010ca:	797b      	ldrb	r3, [r7, #5]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	4611      	mov	r1, r2
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ffcf 	bl	8001078 <I2C_LCD_Write4Bits>
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (LowNib) | Mode);
 80010da:	7bba      	ldrb	r2, [r7, #14]
 80010dc:	797b      	ldrb	r3, [r7, #5]
 80010de:	4313      	orrs	r3, r2
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	4611      	mov	r1, r2
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ffc6 	bl	8001078 <I2C_LCD_Write4Bits>
}
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <I2C_LCD_Cmd>:

static void I2C_LCD_Cmd(uint8_t I2C_LCD_InstanceIndex, uint8_t CMD)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	460a      	mov	r2, r1
 80010fe:	71fb      	strb	r3, [r7, #7]
 8001100:	4613      	mov	r3, r2
 8001102:	71bb      	strb	r3, [r7, #6]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, CMD, 0);
 8001104:	79b9      	ldrb	r1, [r7, #6]
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	2200      	movs	r2, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ffcc 	bl	80010a8 <I2C_LCD_Send>
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <I2C_LCD_Data>:

static void I2C_LCD_Data(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	460a      	mov	r2, r1
 8001122:	71fb      	strb	r3, [r7, #7]
 8001124:	4613      	mov	r3, r2
 8001126:	71bb      	strb	r3, [r7, #6]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, DATA, 1);
 8001128:	79b9      	ldrb	r1, [r7, #6]
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	2201      	movs	r2, #1
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff ffba 	bl	80010a8 <I2C_LCD_Send>
}
 8001134:	bf00      	nop
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <I2C_LCD_Init>:
//=========================================================================================================================

/*-----------------------[USER EXTERNAL FUNCTIONS]-----------------------*/

void I2C_LCD_Init(uint8_t I2C_LCD_InstanceIndex)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b08a      	sub	sp, #40	@ 0x28
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8001146:	bf00      	nop
 8001148:	f001 fc18 	bl	800297c <HAL_GetTick>
 800114c:	4603      	mov	r3, r0
 800114e:	2b31      	cmp	r3, #49	@ 0x31
 8001150:	d9fa      	bls.n	8001148 <I2C_LCD_Init+0xc>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	2130      	movs	r1, #48	@ 0x30
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ffcc 	bl	80010f4 <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 800115c:	2300      	movs	r3, #0
 800115e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001160:	e01f      	b.n	80011a2 <I2C_LCD_Init+0x66>
 8001162:	4b4b      	ldr	r3, [pc, #300]	@ (8001290 <I2C_LCD_Init+0x154>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	4b4a      	ldr	r3, [pc, #296]	@ (8001294 <I2C_LCD_Init+0x158>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a4a      	ldr	r2, [pc, #296]	@ (8001298 <I2C_LCD_Init+0x15c>)
 800116e:	fba2 2303 	umull	r2, r3, r2, r3
 8001172:	0c9b      	lsrs	r3, r3, #18
 8001174:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001178:	fb03 f202 	mul.w	r2, r3, r2
 800117c:	4b45      	ldr	r3, [pc, #276]	@ (8001294 <I2C_LCD_Init+0x158>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4945      	ldr	r1, [pc, #276]	@ (8001298 <I2C_LCD_Init+0x15c>)
 8001182:	fba1 1303 	umull	r1, r3, r1, r3
 8001186:	0c9b      	lsrs	r3, r3, #18
 8001188:	085b      	lsrs	r3, r3, #1
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	4b40      	ldr	r3, [pc, #256]	@ (8001290 <I2C_LCD_Init+0x154>)
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	68fa      	ldr	r2, [r7, #12]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	68ba      	ldr	r2, [r7, #8]
 8001198:	429a      	cmp	r2, r3
 800119a:	d8f8      	bhi.n	800118e <I2C_LCD_Init+0x52>
 800119c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119e:	3301      	adds	r3, #1
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80011a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a4:	2b04      	cmp	r3, #4
 80011a6:	d9dc      	bls.n	8001162 <I2C_LCD_Init+0x26>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	2130      	movs	r1, #48	@ 0x30
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ffa1 	bl	80010f4 <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 80011b2:	2300      	movs	r3, #0
 80011b4:	623b      	str	r3, [r7, #32]
 80011b6:	e01f      	b.n	80011f8 <I2C_LCD_Init+0xbc>
 80011b8:	4b35      	ldr	r3, [pc, #212]	@ (8001290 <I2C_LCD_Init+0x154>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	4b35      	ldr	r3, [pc, #212]	@ (8001294 <I2C_LCD_Init+0x158>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a35      	ldr	r2, [pc, #212]	@ (8001298 <I2C_LCD_Init+0x15c>)
 80011c4:	fba2 2303 	umull	r2, r3, r2, r3
 80011c8:	0c9b      	lsrs	r3, r3, #18
 80011ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80011ce:	fb03 f202 	mul.w	r2, r3, r2
 80011d2:	4b30      	ldr	r3, [pc, #192]	@ (8001294 <I2C_LCD_Init+0x158>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4930      	ldr	r1, [pc, #192]	@ (8001298 <I2C_LCD_Init+0x15c>)
 80011d8:	fba1 1303 	umull	r1, r3, r1, r3
 80011dc:	0c9b      	lsrs	r3, r3, #18
 80011de:	085b      	lsrs	r3, r3, #1
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001290 <I2C_LCD_Init+0x154>)
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	697a      	ldr	r2, [r7, #20]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d8f8      	bhi.n	80011e4 <I2C_LCD_Init+0xa8>
 80011f2:	6a3b      	ldr	r3, [r7, #32]
 80011f4:	3301      	adds	r3, #1
 80011f6:	623b      	str	r3, [r7, #32]
 80011f8:	6a3b      	ldr	r3, [r7, #32]
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	d9dc      	bls.n	80011b8 <I2C_LCD_Init+0x7c>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	2130      	movs	r1, #48	@ 0x30
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff ff76 	bl	80010f4 <I2C_LCD_Cmd>
    DELAY_US(150);  // Delay > 100s
 8001208:	4b21      	ldr	r3, [pc, #132]	@ (8001290 <I2C_LCD_Init+0x154>)
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	61fb      	str	r3, [r7, #28]
 800120e:	4b21      	ldr	r3, [pc, #132]	@ (8001294 <I2C_LCD_Init+0x158>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a21      	ldr	r2, [pc, #132]	@ (8001298 <I2C_LCD_Init+0x15c>)
 8001214:	fba2 2303 	umull	r2, r3, r2, r3
 8001218:	0c9b      	lsrs	r3, r3, #18
 800121a:	2296      	movs	r2, #150	@ 0x96
 800121c:	fb03 f202 	mul.w	r2, r3, r2
 8001220:	4b1c      	ldr	r3, [pc, #112]	@ (8001294 <I2C_LCD_Init+0x158>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	491c      	ldr	r1, [pc, #112]	@ (8001298 <I2C_LCD_Init+0x15c>)
 8001226:	fba1 1303 	umull	r1, r3, r1, r3
 800122a:	0c9b      	lsrs	r3, r3, #18
 800122c:	085b      	lsrs	r3, r3, #1
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	61bb      	str	r3, [r7, #24]
 8001232:	4b17      	ldr	r3, [pc, #92]	@ (8001290 <I2C_LCD_Init+0x154>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	69fa      	ldr	r2, [r7, #28]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	429a      	cmp	r2, r3
 800123e:	d8f8      	bhi.n	8001232 <I2C_LCD_Init+0xf6>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x02);
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	2102      	movs	r1, #2
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff ff55 	bl	80010f4 <I2C_LCD_Cmd>
    // Configure the LCD
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2128      	movs	r1, #40	@ 0x28
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff50 	bl	80010f4 <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	210c      	movs	r1, #12
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff4b 	bl	80010f4 <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT);
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	2106      	movs	r1, #6
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff46 	bl	80010f4 <I2C_LCD_Cmd>
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4a0c      	ldr	r2, [pc, #48]	@ (800129c <I2C_LCD_Init+0x160>)
 800126c:	2104      	movs	r1, #4
 800126e:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal = LCD_BACKLIGHT;
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	4a09      	ldr	r2, [pc, #36]	@ (800129c <I2C_LCD_Init+0x160>)
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	4413      	add	r3, r2
 800127a:	2208      	movs	r2, #8
 800127c:	705a      	strb	r2, [r3, #1]
    // Clear the LCD
    I2C_LCD_Clear(I2C_LCD_InstanceIndex);
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	4618      	mov	r0, r3
 8001282:	f000 f80d 	bl	80012a0 <I2C_LCD_Clear>
}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	@ 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	e000e010 	.word	0xe000e010
 8001294:	20000010 	.word	0x20000010
 8001298:	431bde83 	.word	0x431bde83
 800129c:	20000204 	.word	0x20000204

080012a0 <I2C_LCD_Clear>:

void I2C_LCD_Clear(uint8_t I2C_LCD_InstanceIndex)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_CLEARDISPLAY);
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	2101      	movs	r1, #1
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff ff20 	bl	80010f4 <I2C_LCD_Cmd>
    DELAY_MS(2);
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]
 80012b8:	e01f      	b.n	80012fa <I2C_LCD_Clear+0x5a>
 80012ba:	4b14      	ldr	r3, [pc, #80]	@ (800130c <I2C_LCD_Clear+0x6c>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	4b13      	ldr	r3, [pc, #76]	@ (8001310 <I2C_LCD_Clear+0x70>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a13      	ldr	r2, [pc, #76]	@ (8001314 <I2C_LCD_Clear+0x74>)
 80012c6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ca:	0c9b      	lsrs	r3, r3, #18
 80012cc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012d0:	fb03 f202 	mul.w	r2, r3, r2
 80012d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <I2C_LCD_Clear+0x70>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	490e      	ldr	r1, [pc, #56]	@ (8001314 <I2C_LCD_Clear+0x74>)
 80012da:	fba1 1303 	umull	r1, r3, r1, r3
 80012de:	0c9b      	lsrs	r3, r3, #18
 80012e0:	085b      	lsrs	r3, r3, #1
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	4b09      	ldr	r3, [pc, #36]	@ (800130c <I2C_LCD_Clear+0x6c>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d8f8      	bhi.n	80012e6 <I2C_LCD_Clear+0x46>
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	3301      	adds	r3, #1
 80012f8:	617b      	str	r3, [r7, #20]
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d9dc      	bls.n	80012ba <I2C_LCD_Clear+0x1a>
}
 8001300:	bf00      	nop
 8001302:	bf00      	nop
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	e000e010 	.word	0xe000e010
 8001310:	20000010 	.word	0x20000010
 8001314:	431bde83 	.word	0x431bde83

08001318 <I2C_LCD_SetCursor>:
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_RETURNHOME);
    DELAY_MS(2);
}

void I2C_LCD_SetCursor(uint8_t I2C_LCD_InstanceIndex, uint8_t Col, uint8_t Row)
{
 8001318:	b590      	push	{r4, r7, lr}
 800131a:	b087      	sub	sp, #28
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
 8001322:	460b      	mov	r3, r1
 8001324:	71bb      	strb	r3, [r7, #6]
 8001326:	4613      	mov	r3, r2
 8001328:	717b      	strb	r3, [r7, #5]
    int Row_Offsets[] = {0x00, 0x40, 0x14, 0x54};
 800132a:	4b1a      	ldr	r3, [pc, #104]	@ (8001394 <I2C_LCD_SetCursor+0x7c>)
 800132c:	f107 0408 	add.w	r4, r7, #8
 8001330:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001332:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (Row > I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow)
 8001336:	79fa      	ldrb	r2, [r7, #7]
 8001338:	4917      	ldr	r1, [pc, #92]	@ (8001398 <I2C_LCD_SetCursor+0x80>)
 800133a:	4613      	mov	r3, r2
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	4413      	add	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	440b      	add	r3, r1
 8001344:	330a      	adds	r3, #10
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	797a      	ldrb	r2, [r7, #5]
 800134a:	429a      	cmp	r2, r3
 800134c:	d90a      	bls.n	8001364 <I2C_LCD_SetCursor+0x4c>
    {
    	Row = I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow - 1;
 800134e:	79fa      	ldrb	r2, [r7, #7]
 8001350:	4911      	ldr	r1, [pc, #68]	@ (8001398 <I2C_LCD_SetCursor+0x80>)
 8001352:	4613      	mov	r3, r2
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	4413      	add	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	330a      	adds	r3, #10
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	3b01      	subs	r3, #1
 8001362:	717b      	strb	r3, [r7, #5]
    }
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_SETDDRAMADDR | (Col + Row_Offsets[Row]));
 8001364:	797b      	ldrb	r3, [r7, #5]
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	3318      	adds	r3, #24
 800136a:	443b      	add	r3, r7
 800136c:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	79bb      	ldrb	r3, [r7, #6]
 8001374:	4413      	add	r3, r2
 8001376:	b2db      	uxtb	r3, r3
 8001378:	b25b      	sxtb	r3, r3
 800137a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800137e:	b25b      	sxtb	r3, r3
 8001380:	b2da      	uxtb	r2, r3
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4611      	mov	r1, r2
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff feb4 	bl	80010f4 <I2C_LCD_Cmd>
}
 800138c:	bf00      	nop
 800138e:	371c      	adds	r7, #28
 8001390:	46bd      	mov	sp, r7
 8001392:	bd90      	pop	{r4, r7, pc}
 8001394:	0800cd80 	.word	0x0800cd80
 8001398:	0800d054 	.word	0x0800d054

0800139c <I2C_LCD_WriteString>:
{
    I2C_LCD_Data(I2C_LCD_InstanceIndex, Ch);
}

void I2C_LCD_WriteString(uint8_t I2C_LCD_InstanceIndex, char *Str)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	71fb      	strb	r3, [r7, #7]
    while (*Str)
 80013a8:	e008      	b.n	80013bc <I2C_LCD_WriteString+0x20>
    {
        I2C_LCD_Data(I2C_LCD_InstanceIndex, *Str++);
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	1c5a      	adds	r2, r3, #1
 80013ae:	603a      	str	r2, [r7, #0]
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	4611      	mov	r1, r2
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff feae 	bl	8001118 <I2C_LCD_Data>
    while (*Str)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1f2      	bne.n	80013aa <I2C_LCD_WriteString+0xe>
    }
}
 80013c4:	bf00      	nop
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <DelayMicro>:
#include "dht22.h"
//--------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
micros *= (SystemCoreClock / 1000000) / 9;
 80013d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <DelayMicro+0x34>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <DelayMicro+0x38>)
 80013de:	fba2 2303 	umull	r2, r3, r2, r3
 80013e2:	0ddb      	lsrs	r3, r3, #23
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	fb02 f303 	mul.w	r3, r2, r3
 80013ea:	607b      	str	r3, [r7, #4]
/* Wait till done */
while (micros--) ;
 80013ec:	bf00      	nop
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	1e5a      	subs	r2, r3, #1
 80013f2:	607a      	str	r2, [r7, #4]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1fa      	bne.n	80013ee <DelayMicro+0x1e>
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr
 8001404:	20000010 	.word	0x20000010
 8001408:	ee9bfab5 	.word	0xee9bfab5

0800140c <dht22_init>:

//--------------------------------------------------
void dht22_init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};	
 8001412:	463b      	mov	r3, r7
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_DeInit(data_port, data_pin);
 800141e:	2104      	movs	r1, #4
 8001420:	480e      	ldr	r0, [pc, #56]	@ (800145c <dht22_init+0x50>)
 8001422:	f001 fe1d 	bl	8003060 <HAL_GPIO_DeInit>
  GPIO_InitStruct.Pin = data_pin;
 8001426:	2304      	movs	r3, #4
 8001428:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800142a:	2311      	movs	r3, #17
 800142c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed=GPIO_SPEED_FREQ_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(data_port, &GPIO_InitStruct);
 8001436:	463b      	mov	r3, r7
 8001438:	4619      	mov	r1, r3
 800143a:	4808      	ldr	r0, [pc, #32]	@ (800145c <dht22_init+0x50>)
 800143c:	f001 fc8c 	bl	8002d58 <HAL_GPIO_Init>
	///////////////////////////////////////////////////////
  HAL_Delay(1000);
 8001440:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001444:	f001 faa4 	bl	8002990 <HAL_Delay>
  HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);
 8001448:	2201      	movs	r2, #1
 800144a:	2104      	movs	r1, #4
 800144c:	4803      	ldr	r0, [pc, #12]	@ (800145c <dht22_init+0x50>)
 800144e:	f001 feda 	bl	8003206 <HAL_GPIO_WritePin>

}
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40010800 	.word	0x40010800

08001460 <DHT22_Get_Temp>:

uint8_t DHT22_Get_Temp(float *Temp)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	uint8_t dataArray[6], myChecksum;
	uint16_t Temp16;
	uint8_t i, j = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	2104      	movs	r1, #4
 8001470:	4854      	ldr	r0, [pc, #336]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 8001472:	f001 fec8 	bl	8003206 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);
 8001476:	2201      	movs	r2, #1
 8001478:	2104      	movs	r1, #4
 800147a:	4852      	ldr	r0, [pc, #328]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 800147c:	f001 fec3 	bl	8003206 <HAL_GPIO_WritePin>
	DelayMicro(2000);
 8001480:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001484:	f7ff ffa4 	bl	80013d0 <DelayMicro>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	2104      	movs	r1, #4
 800148c:	484d      	ldr	r0, [pc, #308]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 800148e:	f001 feba 	bl	8003206 <HAL_GPIO_WritePin>
	DelayMicro(1200);
 8001492:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001496:	f7ff ff9b 	bl	80013d0 <DelayMicro>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);	
 800149a:	2201      	movs	r2, #1
 800149c:	2104      	movs	r1, #4
 800149e:	4849      	ldr	r0, [pc, #292]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 80014a0:	f001 feb1 	bl	8003206 <HAL_GPIO_WritePin>
	DelayMicro(39);//20-40 	
 80014a4:	2027      	movs	r0, #39	@ 0x27
 80014a6:	f7ff ff93 	bl	80013d0 <DelayMicro>
	if(HAL_GPIO_ReadPin(data_port,data_pin)==GPIO_PIN_SET)
 80014aa:	2104      	movs	r1, #4
 80014ac:	4845      	ldr	r0, [pc, #276]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 80014ae:	f001 fe93 	bl	80031d8 <HAL_GPIO_ReadPin>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d101      	bne.n	80014bc <DHT22_Get_Temp+0x5c>
	{
		return 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	e07e      	b.n	80015ba <DHT22_Get_Temp+0x15a>
	}
	DelayMicro(80);
 80014bc:	2050      	movs	r0, #80	@ 0x50
 80014be:	f7ff ff87 	bl	80013d0 <DelayMicro>
	if(HAL_GPIO_ReadPin(data_port,data_pin)==GPIO_PIN_RESET)
 80014c2:	2104      	movs	r1, #4
 80014c4:	483f      	ldr	r0, [pc, #252]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 80014c6:	f001 fe87 	bl	80031d8 <HAL_GPIO_ReadPin>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <DHT22_Get_Temp+0x74>
	{
		return 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	e072      	b.n	80015ba <DHT22_Get_Temp+0x15a>
	}
	DelayMicro(80);
 80014d4:	2050      	movs	r0, #80	@ 0x50
 80014d6:	f7ff ff7b 	bl	80013d0 <DelayMicro>

	for (j=0; j<5; j++)
 80014da:	2300      	movs	r3, #0
 80014dc:	757b      	strb	r3, [r7, #21]
 80014de:	e040      	b.n	8001562 <DHT22_Get_Temp+0x102>
	{
		dataArray[j]=0;
 80014e0:	7d7b      	ldrb	r3, [r7, #21]
 80014e2:	3318      	adds	r3, #24
 80014e4:	443b      	add	r3, r7
 80014e6:	2200      	movs	r2, #0
 80014e8:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(i=0; i<8; i++)
 80014ec:	2300      	movs	r3, #0
 80014ee:	75bb      	strb	r3, [r7, #22]
 80014f0:	e031      	b.n	8001556 <DHT22_Get_Temp+0xf6>
		{
			while((HAL_GPIO_ReadPin(data_port,data_pin))==GPIO_PIN_RESET);	
 80014f2:	bf00      	nop
 80014f4:	2104      	movs	r1, #4
 80014f6:	4833      	ldr	r0, [pc, #204]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 80014f8:	f001 fe6e 	bl	80031d8 <HAL_GPIO_ReadPin>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d0f8      	beq.n	80014f4 <DHT22_Get_Temp+0x94>
			DelayMicro(30);
 8001502:	201e      	movs	r0, #30
 8001504:	f7ff ff64 	bl	80013d0 <DelayMicro>
				if(HAL_GPIO_ReadPin(data_port,data_pin))
 8001508:	2104      	movs	r1, #4
 800150a:	482e      	ldr	r0, [pc, #184]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 800150c:	f001 fe64 	bl	80031d8 <HAL_GPIO_ReadPin>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d014      	beq.n	8001540 <DHT22_Get_Temp+0xe0>
				dataArray[j] |= (1<<(7-i));
 8001516:	7d7b      	ldrb	r3, [r7, #21]
 8001518:	3318      	adds	r3, #24
 800151a:	443b      	add	r3, r7
 800151c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001520:	b25a      	sxtb	r2, r3
 8001522:	7dbb      	ldrb	r3, [r7, #22]
 8001524:	f1c3 0307 	rsb	r3, r3, #7
 8001528:	2101      	movs	r1, #1
 800152a:	fa01 f303 	lsl.w	r3, r1, r3
 800152e:	b25b      	sxtb	r3, r3
 8001530:	4313      	orrs	r3, r2
 8001532:	b25a      	sxtb	r2, r3
 8001534:	7d7b      	ldrb	r3, [r7, #21]
 8001536:	b2d2      	uxtb	r2, r2
 8001538:	3318      	adds	r3, #24
 800153a:	443b      	add	r3, r7
 800153c:	f803 2c0c 	strb.w	r2, [r3, #-12]
			while((HAL_GPIO_ReadPin(data_port,data_pin))==GPIO_PIN_SET);				
 8001540:	bf00      	nop
 8001542:	2104      	movs	r1, #4
 8001544:	481f      	ldr	r0, [pc, #124]	@ (80015c4 <DHT22_Get_Temp+0x164>)
 8001546:	f001 fe47 	bl	80031d8 <HAL_GPIO_ReadPin>
 800154a:	4603      	mov	r3, r0
 800154c:	2b01      	cmp	r3, #1
 800154e:	d0f8      	beq.n	8001542 <DHT22_Get_Temp+0xe2>
		for(i=0; i<8; i++)
 8001550:	7dbb      	ldrb	r3, [r7, #22]
 8001552:	3301      	adds	r3, #1
 8001554:	75bb      	strb	r3, [r7, #22]
 8001556:	7dbb      	ldrb	r3, [r7, #22]
 8001558:	2b07      	cmp	r3, #7
 800155a:	d9ca      	bls.n	80014f2 <DHT22_Get_Temp+0x92>
	for (j=0; j<5; j++)
 800155c:	7d7b      	ldrb	r3, [r7, #21]
 800155e:	3301      	adds	r3, #1
 8001560:	757b      	strb	r3, [r7, #21]
 8001562:	7d7b      	ldrb	r3, [r7, #21]
 8001564:	2b04      	cmp	r3, #4
 8001566:	d9bb      	bls.n	80014e0 <DHT22_Get_Temp+0x80>
		}
	}
	myChecksum = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	75fb      	strb	r3, [r7, #23]
	for(uint8_t k=0; k<4; k++) 
 800156c:	2300      	movs	r3, #0
 800156e:	753b      	strb	r3, [r7, #20]
 8001570:	e00a      	b.n	8001588 <DHT22_Get_Temp+0x128>
	{
		myChecksum += dataArray[k];
 8001572:	7d3b      	ldrb	r3, [r7, #20]
 8001574:	3318      	adds	r3, #24
 8001576:	443b      	add	r3, r7
 8001578:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800157c:	7dfb      	ldrb	r3, [r7, #23]
 800157e:	4413      	add	r3, r2
 8001580:	75fb      	strb	r3, [r7, #23]
	for(uint8_t k=0; k<4; k++) 
 8001582:	7d3b      	ldrb	r3, [r7, #20]
 8001584:	3301      	adds	r3, #1
 8001586:	753b      	strb	r3, [r7, #20]
 8001588:	7d3b      	ldrb	r3, [r7, #20]
 800158a:	2b03      	cmp	r3, #3
 800158c:	d9f1      	bls.n	8001572 <DHT22_Get_Temp+0x112>
	}
		Temp16 = (dataArray[2] <<8) | dataArray[3];
 800158e:	7bbb      	ldrb	r3, [r7, #14]
 8001590:	021b      	lsls	r3, r3, #8
 8001592:	b21a      	sxth	r2, r3
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	b21b      	sxth	r3, r3
 8001598:	4313      	orrs	r3, r2
 800159a:	b21b      	sxth	r3, r3
 800159c:	827b      	strh	r3, [r7, #18]

		*Temp = Temp16/10.0f;
 800159e:	8a7b      	ldrh	r3, [r7, #18]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fb35 	bl	8000c10 <__aeabi_i2f>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4907      	ldr	r1, [pc, #28]	@ (80015c8 <DHT22_Get_Temp+0x168>)
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fc38 	bl	8000e20 <__aeabi_fdiv>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	601a      	str	r2, [r3, #0]
		return 1;
 80015b8:	2301      	movs	r3, #1
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40010800 	.word	0x40010800
 80015c8:	41200000 	.word	0x41200000

080015cc <DHT22_Get_Humidity>:
uint8_t DHT22_Get_Humidity(float *Humidity)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
	uint8_t dataArray[6], myChecksum;
	uint16_t Humid16;
	uint8_t i, j = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_RESET);
 80015d8:	2200      	movs	r2, #0
 80015da:	2104      	movs	r1, #4
 80015dc:	4854      	ldr	r0, [pc, #336]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 80015de:	f001 fe12 	bl	8003206 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);
 80015e2:	2201      	movs	r2, #1
 80015e4:	2104      	movs	r1, #4
 80015e6:	4852      	ldr	r0, [pc, #328]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 80015e8:	f001 fe0d 	bl	8003206 <HAL_GPIO_WritePin>
	DelayMicro(2000);
 80015ec:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80015f0:	f7ff feee 	bl	80013d0 <DelayMicro>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_RESET);
 80015f4:	2200      	movs	r2, #0
 80015f6:	2104      	movs	r1, #4
 80015f8:	484d      	ldr	r0, [pc, #308]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 80015fa:	f001 fe04 	bl	8003206 <HAL_GPIO_WritePin>
	DelayMicro(1200);
 80015fe:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001602:	f7ff fee5 	bl	80013d0 <DelayMicro>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);
 8001606:	2201      	movs	r2, #1
 8001608:	2104      	movs	r1, #4
 800160a:	4849      	ldr	r0, [pc, #292]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 800160c:	f001 fdfb 	bl	8003206 <HAL_GPIO_WritePin>
	DelayMicro(39);//20-40
 8001610:	2027      	movs	r0, #39	@ 0x27
 8001612:	f7ff fedd 	bl	80013d0 <DelayMicro>
	if(HAL_GPIO_ReadPin(data_port,data_pin)==GPIO_PIN_SET)
 8001616:	2104      	movs	r1, #4
 8001618:	4845      	ldr	r0, [pc, #276]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 800161a:	f001 fddd 	bl	80031d8 <HAL_GPIO_ReadPin>
 800161e:	4603      	mov	r3, r0
 8001620:	2b01      	cmp	r3, #1
 8001622:	d101      	bne.n	8001628 <DHT22_Get_Humidity+0x5c>
	{
		return 0;
 8001624:	2300      	movs	r3, #0
 8001626:	e07e      	b.n	8001726 <DHT22_Get_Humidity+0x15a>
	}
	DelayMicro(80);
 8001628:	2050      	movs	r0, #80	@ 0x50
 800162a:	f7ff fed1 	bl	80013d0 <DelayMicro>
	if(HAL_GPIO_ReadPin(data_port,data_pin)==GPIO_PIN_RESET)
 800162e:	2104      	movs	r1, #4
 8001630:	483f      	ldr	r0, [pc, #252]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 8001632:	f001 fdd1 	bl	80031d8 <HAL_GPIO_ReadPin>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <DHT22_Get_Humidity+0x74>
	{
		return 0;
 800163c:	2300      	movs	r3, #0
 800163e:	e072      	b.n	8001726 <DHT22_Get_Humidity+0x15a>
	}
	DelayMicro(80);
 8001640:	2050      	movs	r0, #80	@ 0x50
 8001642:	f7ff fec5 	bl	80013d0 <DelayMicro>

	for (j=0; j<5; j++)
 8001646:	2300      	movs	r3, #0
 8001648:	757b      	strb	r3, [r7, #21]
 800164a:	e040      	b.n	80016ce <DHT22_Get_Humidity+0x102>
	{
		dataArray[j]=0;
 800164c:	7d7b      	ldrb	r3, [r7, #21]
 800164e:	3318      	adds	r3, #24
 8001650:	443b      	add	r3, r7
 8001652:	2200      	movs	r2, #0
 8001654:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(i=0; i<8; i++)
 8001658:	2300      	movs	r3, #0
 800165a:	75bb      	strb	r3, [r7, #22]
 800165c:	e031      	b.n	80016c2 <DHT22_Get_Humidity+0xf6>
		{
			while((HAL_GPIO_ReadPin(data_port,data_pin))==GPIO_PIN_RESET);
 800165e:	bf00      	nop
 8001660:	2104      	movs	r1, #4
 8001662:	4833      	ldr	r0, [pc, #204]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 8001664:	f001 fdb8 	bl	80031d8 <HAL_GPIO_ReadPin>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0f8      	beq.n	8001660 <DHT22_Get_Humidity+0x94>
			DelayMicro(30);
 800166e:	201e      	movs	r0, #30
 8001670:	f7ff feae 	bl	80013d0 <DelayMicro>
				if(HAL_GPIO_ReadPin(data_port,data_pin))
 8001674:	2104      	movs	r1, #4
 8001676:	482e      	ldr	r0, [pc, #184]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 8001678:	f001 fdae 	bl	80031d8 <HAL_GPIO_ReadPin>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d014      	beq.n	80016ac <DHT22_Get_Humidity+0xe0>
				dataArray[j] |= (1<<(7-i));
 8001682:	7d7b      	ldrb	r3, [r7, #21]
 8001684:	3318      	adds	r3, #24
 8001686:	443b      	add	r3, r7
 8001688:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800168c:	b25a      	sxtb	r2, r3
 800168e:	7dbb      	ldrb	r3, [r7, #22]
 8001690:	f1c3 0307 	rsb	r3, r3, #7
 8001694:	2101      	movs	r1, #1
 8001696:	fa01 f303 	lsl.w	r3, r1, r3
 800169a:	b25b      	sxtb	r3, r3
 800169c:	4313      	orrs	r3, r2
 800169e:	b25a      	sxtb	r2, r3
 80016a0:	7d7b      	ldrb	r3, [r7, #21]
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	3318      	adds	r3, #24
 80016a6:	443b      	add	r3, r7
 80016a8:	f803 2c0c 	strb.w	r2, [r3, #-12]
			while((HAL_GPIO_ReadPin(data_port,data_pin))==GPIO_PIN_SET);
 80016ac:	bf00      	nop
 80016ae:	2104      	movs	r1, #4
 80016b0:	481f      	ldr	r0, [pc, #124]	@ (8001730 <DHT22_Get_Humidity+0x164>)
 80016b2:	f001 fd91 	bl	80031d8 <HAL_GPIO_ReadPin>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d0f8      	beq.n	80016ae <DHT22_Get_Humidity+0xe2>
		for(i=0; i<8; i++)
 80016bc:	7dbb      	ldrb	r3, [r7, #22]
 80016be:	3301      	adds	r3, #1
 80016c0:	75bb      	strb	r3, [r7, #22]
 80016c2:	7dbb      	ldrb	r3, [r7, #22]
 80016c4:	2b07      	cmp	r3, #7
 80016c6:	d9ca      	bls.n	800165e <DHT22_Get_Humidity+0x92>
	for (j=0; j<5; j++)
 80016c8:	7d7b      	ldrb	r3, [r7, #21]
 80016ca:	3301      	adds	r3, #1
 80016cc:	757b      	strb	r3, [r7, #21]
 80016ce:	7d7b      	ldrb	r3, [r7, #21]
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	d9bb      	bls.n	800164c <DHT22_Get_Humidity+0x80>
		}
	}
	myChecksum = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	75fb      	strb	r3, [r7, #23]
	for(uint8_t k=0; k<4; k++)
 80016d8:	2300      	movs	r3, #0
 80016da:	753b      	strb	r3, [r7, #20]
 80016dc:	e00a      	b.n	80016f4 <DHT22_Get_Humidity+0x128>
	{
		myChecksum += dataArray[k];
 80016de:	7d3b      	ldrb	r3, [r7, #20]
 80016e0:	3318      	adds	r3, #24
 80016e2:	443b      	add	r3, r7
 80016e4:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80016e8:	7dfb      	ldrb	r3, [r7, #23]
 80016ea:	4413      	add	r3, r2
 80016ec:	75fb      	strb	r3, [r7, #23]
	for(uint8_t k=0; k<4; k++)
 80016ee:	7d3b      	ldrb	r3, [r7, #20]
 80016f0:	3301      	adds	r3, #1
 80016f2:	753b      	strb	r3, [r7, #20]
 80016f4:	7d3b      	ldrb	r3, [r7, #20]
 80016f6:	2b03      	cmp	r3, #3
 80016f8:	d9f1      	bls.n	80016de <DHT22_Get_Humidity+0x112>
	}

		Humid16 = (dataArray[0] <<8) | dataArray[1];
 80016fa:	7b3b      	ldrb	r3, [r7, #12]
 80016fc:	021b      	lsls	r3, r3, #8
 80016fe:	b21a      	sxth	r2, r3
 8001700:	7b7b      	ldrb	r3, [r7, #13]
 8001702:	b21b      	sxth	r3, r3
 8001704:	4313      	orrs	r3, r2
 8001706:	b21b      	sxth	r3, r3
 8001708:	827b      	strh	r3, [r7, #18]
		
		*Humidity = Humid16/10.0f;
 800170a:	8a7b      	ldrh	r3, [r7, #18]
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff fa7f 	bl	8000c10 <__aeabi_i2f>
 8001712:	4603      	mov	r3, r0
 8001714:	4907      	ldr	r1, [pc, #28]	@ (8001734 <DHT22_Get_Humidity+0x168>)
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fb82 	bl	8000e20 <__aeabi_fdiv>
 800171c:	4603      	mov	r3, r0
 800171e:	461a      	mov	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	601a      	str	r2, [r3, #0]
		return 1;
 8001724:	2301      	movs	r3, #1
}
 8001726:	4618      	mov	r0, r3
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40010800 	.word	0x40010800
 8001734:	41200000 	.word	0x41200000

08001738 <HCSR04_Init>:

// Hm to xung tn hiu
static void pulseGPIO(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin);

// Khi to cm bin HCSR04
void HCSR04_Init(TIM_HandleTypeDef *timer) {
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
    htim = timer;  // Gn con tr timer
 8001740:	4a03      	ldr	r2, [pc, #12]	@ (8001750 <HCSR04_Init+0x18>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6013      	str	r3, [r2, #0]
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	20000208 	.word	0x20000208

08001754 <Delay_us>:

// Hm delay micro giy
void Delay_us(uint16_t us) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	80fb      	strh	r3, [r7, #6]
    htim->Instance->CNT = 0;
 800175e:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <Delay_us+0x40>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2200      	movs	r2, #0
 8001766:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(htim);
 8001768:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <Delay_us+0x40>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f002 fe77 	bl	8004460 <HAL_TIM_Base_Start>
    while (htim->Instance->CNT < us);
 8001772:	bf00      	nop
 8001774:	4b07      	ldr	r3, [pc, #28]	@ (8001794 <Delay_us+0x40>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	429a      	cmp	r2, r3
 8001780:	d3f8      	bcc.n	8001774 <Delay_us+0x20>
    HAL_TIM_Base_Stop(htim);
 8001782:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <Delay_us+0x40>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f002 feb4 	bl	80044f4 <HAL_TIM_Base_Stop>
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000208 	.word	0x20000208

08001798 <pulseGPIO>:

// Hm to xung tn hiu cho chn Trigger
static void pulseGPIO(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 80017a4:	887b      	ldrh	r3, [r7, #2]
 80017a6:	2201      	movs	r2, #1
 80017a8:	4619      	mov	r1, r3
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f001 fd2b 	bl	8003206 <HAL_GPIO_WritePin>
    Delay_us(10);  // To xung 10 micro giy
 80017b0:	200a      	movs	r0, #10
 80017b2:	f7ff ffcf 	bl	8001754 <Delay_us>
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	2200      	movs	r2, #0
 80017ba:	4619      	mov	r1, r3
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f001 fd22 	bl	8003206 <HAL_GPIO_WritePin>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <HCSR04_Start>:

// Bt u o khong cch
void HCSR04_Start(void) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
    if (hc04_state == HCSR04_IDLE_STATE) {
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <HCSR04_Start+0x20>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d107      	bne.n	80017e8 <HCSR04_Start+0x1c>
        pulseGPIO(GPIOA, GPIO_PIN_8);  // Trigger trn chn PA8
 80017d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017dc:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <HCSR04_Start+0x24>)
 80017de:	f7ff ffdb 	bl	8001798 <pulseGPIO>
        hc04_state = HCSR04_WAIT_RISING_STATE;
 80017e2:	4b02      	ldr	r3, [pc, #8]	@ (80017ec <HCSR04_Start+0x20>)
 80017e4:	2201      	movs	r2, #1
 80017e6:	701a      	strb	r2, [r3, #0]
    }
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000206 	.word	0x20000206
 80017f0:	40010800 	.word	0x40010800

080017f4 <HCSR04_Handle>:

// X l trng thi hon thnh o
void HCSR04_Handle(void) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
    if (hc04_state == HCSR04_COMPLETE_STATE) {
 80017f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <HCSR04_Handle+0x40>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b03      	cmp	r3, #3
 80017fe:	d117      	bne.n	8001830 <HCSR04_Handle+0x3c>
        hcsr04_distance = 0.017f * htim->Instance->CNT;  // Tnh khong cch
 8001800:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <HCSR04_Handle+0x44>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff f9fd 	bl	8000c08 <__aeabi_ui2f>
 800180e:	4603      	mov	r3, r0
 8001810:	490a      	ldr	r1, [pc, #40]	@ (800183c <HCSR04_Handle+0x48>)
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fa50 	bl	8000cb8 <__aeabi_fmul>
 8001818:	4603      	mov	r3, r0
 800181a:	461a      	mov	r2, r3
 800181c:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <HCSR04_Handle+0x4c>)
 800181e:	601a      	str	r2, [r3, #0]
        HCSR04_Complete_Callback(hcsr04_distance);
 8001820:	4b07      	ldr	r3, [pc, #28]	@ (8001840 <HCSR04_Handle+0x4c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f000 f853 	bl	80018d0 <HCSR04_Complete_Callback>
        hc04_state = HCSR04_IDLE_STATE;
 800182a:	4b02      	ldr	r3, [pc, #8]	@ (8001834 <HCSR04_Handle+0x40>)
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
    }
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000206 	.word	0x20000206
 8001838:	20000208 	.word	0x20000208
 800183c:	3c8b4396 	.word	0x3c8b4396
 8001840:	20000000 	.word	0x20000000

08001844 <HAL_GPIO_EXTI_Callback>:

// Callback EXTI khi xy ra ngt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	80fb      	strh	r3, [r7, #6]
    switch (hc04_state) {
 800184e:	4b1d      	ldr	r3, [pc, #116]	@ (80018c4 <HAL_GPIO_EXTI_Callback+0x80>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d002      	beq.n	800185c <HAL_GPIO_EXTI_Callback+0x18>
 8001856:	2b02      	cmp	r3, #2
 8001858:	d01a      	beq.n	8001890 <HAL_GPIO_EXTI_Callback+0x4c>
                hc04_state = HCSR04_IDLE_STATE;
            }
            break;

        default:
            break;
 800185a:	e02e      	b.n	80018ba <HAL_GPIO_EXTI_Callback+0x76>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 800185c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001860:	4819      	ldr	r0, [pc, #100]	@ (80018c8 <HAL_GPIO_EXTI_Callback+0x84>)
 8001862:	f001 fcb9 	bl	80031d8 <HAL_GPIO_ReadPin>
 8001866:	4603      	mov	r3, r0
 8001868:	2b01      	cmp	r3, #1
 800186a:	d10d      	bne.n	8001888 <HAL_GPIO_EXTI_Callback+0x44>
                htim->Instance->CNT = 0;
 800186c:	4b17      	ldr	r3, [pc, #92]	@ (80018cc <HAL_GPIO_EXTI_Callback+0x88>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2200      	movs	r2, #0
 8001874:	625a      	str	r2, [r3, #36]	@ 0x24
                hc04_state = HCSRO4_WAIT_FALLING_STATE;
 8001876:	4b13      	ldr	r3, [pc, #76]	@ (80018c4 <HAL_GPIO_EXTI_Callback+0x80>)
 8001878:	2202      	movs	r2, #2
 800187a:	701a      	strb	r2, [r3, #0]
                HAL_TIM_Base_Start(htim);
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <HAL_GPIO_EXTI_Callback+0x88>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f002 fded 	bl	8004460 <HAL_TIM_Base_Start>
            break;
 8001886:	e018      	b.n	80018ba <HAL_GPIO_EXTI_Callback+0x76>
                hc04_state = HCSR04_IDLE_STATE;
 8001888:	4b0e      	ldr	r3, [pc, #56]	@ (80018c4 <HAL_GPIO_EXTI_Callback+0x80>)
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
            break;
 800188e:	e014      	b.n	80018ba <HAL_GPIO_EXTI_Callback+0x76>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) {
 8001890:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001894:	480c      	ldr	r0, [pc, #48]	@ (80018c8 <HAL_GPIO_EXTI_Callback+0x84>)
 8001896:	f001 fc9f 	bl	80031d8 <HAL_GPIO_ReadPin>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d108      	bne.n	80018b2 <HAL_GPIO_EXTI_Callback+0x6e>
                HAL_TIM_Base_Stop(htim);
 80018a0:	4b0a      	ldr	r3, [pc, #40]	@ (80018cc <HAL_GPIO_EXTI_Callback+0x88>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f002 fe25 	bl	80044f4 <HAL_TIM_Base_Stop>
                hc04_state = HCSR04_COMPLETE_STATE;
 80018aa:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_GPIO_EXTI_Callback+0x80>)
 80018ac:	2203      	movs	r2, #3
 80018ae:	701a      	strb	r2, [r3, #0]
            break;
 80018b0:	e002      	b.n	80018b8 <HAL_GPIO_EXTI_Callback+0x74>
                hc04_state = HCSR04_IDLE_STATE;
 80018b2:	4b04      	ldr	r3, [pc, #16]	@ (80018c4 <HAL_GPIO_EXTI_Callback+0x80>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
            break;
 80018b8:	bf00      	nop
    }
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000206 	.word	0x20000206
 80018c8:	40010c00 	.word	0x40010c00
 80018cc:	20000208 	.word	0x20000208

080018d0 <HCSR04_Complete_Callback>:

// Callback khi o xong khong cch
__weak void HCSR04_Complete_Callback(float measured_hcsr04_distance) {
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
    // Hm ny c nh ngha li trong user file
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
	...

080018e4 <__io_putchar>:
		#define PUTCHAR_PROTOTYPE int	__io_putchar(int ch)
#else
		#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
 PUTCHAR_PROTOTYPE
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch,1,0xFFFF);
 80018ec:	1d39      	adds	r1, r7, #4
 80018ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018f2:	2201      	movs	r2, #1
 80018f4:	4803      	ldr	r0, [pc, #12]	@ (8001904 <__io_putchar+0x20>)
 80018f6:	f003 f9cb 	bl	8004c90 <HAL_UART_Transmit>
	return ch;
 80018fa:	687b      	ldr	r3, [r7, #4]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	200002f0 	.word	0x200002f0

08001908 <is_valid_format>:
	 I2C_LCD_WriteString(MyI2C_LCD, buf1);
	 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
	 I2C_LCD_WriteString(MyI2C_LCD, buf2);
	 printf("T = %.1f\r\n",T);
 }
 bool is_valid_format(const char *input, int num1, int num2, int num3, int num4) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af02      	add	r7, sp, #8
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
 8001914:	603b      	str	r3, [r7, #0]
 			    // S dng sscanf  kim tra nh dng
 			    int count = sscanf(input, "%d %d %d %d", &num1, &num2, &num3, &num4);
 8001916:	1d39      	adds	r1, r7, #4
 8001918:	f107 0208 	add.w	r2, r7, #8
 800191c:	f107 0320 	add.w	r3, r7, #32
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	463b      	mov	r3, r7
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	460b      	mov	r3, r1
 8001928:	490b      	ldr	r1, [pc, #44]	@ (8001958 <is_valid_format+0x50>)
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f008 fc12 	bl	800a154 <siscanf>
 8001930:	6178      	str	r0, [r7, #20]

 			    // Nu ng nh dng "%d %d %d %d", sscanf s tr v 4 (s gi tr c c)
 			    // Nu c thm k t d tha, count s ln hn 4
 			    if ((num1 == 1 || num1==2 || num1 == 3)&& (count ==4)){
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d005      	beq.n	8001944 <is_valid_format+0x3c>
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d002      	beq.n	8001944 <is_valid_format+0x3c>
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	2b03      	cmp	r3, #3
 8001942:	d104      	bne.n	800194e <is_valid_format+0x46>
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	2b04      	cmp	r3, #4
 8001948:	d101      	bne.n	800194e <is_valid_format+0x46>
 			    	return 1;
 800194a:	2301      	movs	r3, #1
 800194c:	e000      	b.n	8001950 <is_valid_format+0x48>
 			    }
 			    else return 0;
 800194e:	2300      	movs	r3, #0

 			}
 8001950:	4618      	mov	r0, r3
 8001952:	3718      	adds	r7, #24
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	0800ce78 	.word	0x0800ce78

0800195c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001960:	f000 ffb4 	bl	80028cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001964:	f000 f8e6 	bl	8001b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001968:	f000 fa20 	bl	8001dac <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800196c:	f000 f9f4 	bl	8001d58 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001970:	f000 f926 	bl	8001bc0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001974:	f000 f952 	bl	8001c1c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001978:	f000 f9a0 	bl	8001cbc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800197c:	4b45      	ldr	r3, [pc, #276]	@ (8001a94 <main+0x138>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	4a44      	ldr	r2, [pc, #272]	@ (8001a94 <main+0x138>)
 8001982:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001986:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001988:	4b43      	ldr	r3, [pc, #268]	@ (8001a98 <main+0x13c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a42      	ldr	r2, [pc, #264]	@ (8001a98 <main+0x13c>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	6013      	str	r3, [r2, #0]
  // Bt u Timer 2  ch  ngt
    //HAL_TIM_Base_Start_IT(&htim2);
  dht22_init();
 8001994:	f7ff fd3a 	bl	800140c <dht22_init>
  HCSR04_Init(&htim1);
 8001998:	4840      	ldr	r0, [pc, #256]	@ (8001a9c <main+0x140>)
 800199a:	f7ff fecd 	bl	8001738 <HCSR04_Init>
  I2C_LCD_Init(MyI2C_LCD);
 800199e:	2000      	movs	r0, #0
 80019a0:	f7ff fbcc 	bl	800113c <I2C_LCD_Init>
  HAL_UART_Receive_IT(&huart3, &RX_data, 1);
 80019a4:	2201      	movs	r2, #1
 80019a6:	493e      	ldr	r1, [pc, #248]	@ (8001aa0 <main+0x144>)
 80019a8:	483e      	ldr	r0, [pc, #248]	@ (8001aa4 <main+0x148>)
 80019aa:	f003 f9fc 	bl	8004da6 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80019ae:	f003 ffbd 	bl	800592c <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of Mutex_DHT22 */
  Mutex_DHT22Handle = osMutexNew(&Mutex_DHT22_attributes);
 80019b2:	483d      	ldr	r0, [pc, #244]	@ (8001aa8 <main+0x14c>)
 80019b4:	f004 fa08 	bl	8005dc8 <osMutexNew>
 80019b8:	4603      	mov	r3, r0
 80019ba:	4a3c      	ldr	r2, [pc, #240]	@ (8001aac <main+0x150>)
 80019bc:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_HCSR04 */
  Mutex_HCSR04Handle = osMutexNew(&Mutex_HCSR04_attributes);
 80019be:	483c      	ldr	r0, [pc, #240]	@ (8001ab0 <main+0x154>)
 80019c0:	f004 fa02 	bl	8005dc8 <osMutexNew>
 80019c4:	4603      	mov	r3, r0
 80019c6:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab4 <main+0x158>)
 80019c8:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Sem_Set_CDT */
  Sem_Set_CDTHandle = osSemaphoreNew(1, 1, &Sem_Set_CDT_attributes);
 80019ca:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab8 <main+0x15c>)
 80019cc:	2101      	movs	r1, #1
 80019ce:	2001      	movs	r0, #1
 80019d0:	f004 fa80 	bl	8005ed4 <osSemaphoreNew>
 80019d4:	4603      	mov	r3, r0
 80019d6:	4a39      	ldr	r2, [pc, #228]	@ (8001abc <main+0x160>)
 80019d8:	6013      	str	r3, [r2, #0]

  /* creation of Sem_On */
  Sem_OnHandle = osSemaphoreNew(1, 1, &Sem_On_attributes);
 80019da:	4a39      	ldr	r2, [pc, #228]	@ (8001ac0 <main+0x164>)
 80019dc:	2101      	movs	r1, #1
 80019de:	2001      	movs	r0, #1
 80019e0:	f004 fa78 	bl	8005ed4 <osSemaphoreNew>
 80019e4:	4603      	mov	r3, r0
 80019e6:	4a37      	ldr	r2, [pc, #220]	@ (8001ac4 <main+0x168>)
 80019e8:	6013      	str	r3, [r2, #0]

  /* creation of Sem_Off */
  Sem_OffHandle = osSemaphoreNew(1, 1, &Sem_Off_attributes);
 80019ea:	4a37      	ldr	r2, [pc, #220]	@ (8001ac8 <main+0x16c>)
 80019ec:	2101      	movs	r1, #1
 80019ee:	2001      	movs	r0, #1
 80019f0:	f004 fa70 	bl	8005ed4 <osSemaphoreNew>
 80019f4:	4603      	mov	r3, r0
 80019f6:	4a35      	ldr	r2, [pc, #212]	@ (8001acc <main+0x170>)
 80019f8:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (2, sizeof(uint8_t), &myQueue01_attributes);
 80019fa:	4a35      	ldr	r2, [pc, #212]	@ (8001ad0 <main+0x174>)
 80019fc:	2101      	movs	r1, #1
 80019fe:	2002      	movs	r0, #2
 8001a00:	f004 faf1 	bl	8005fe6 <osMessageQueueNew>
 8001a04:	4603      	mov	r3, r0
 8001a06:	4a33      	ldr	r2, [pc, #204]	@ (8001ad4 <main+0x178>)
 8001a08:	6013      	str	r3, [r2, #0]

  /* creation of Queue_CDT */
  Queue_CDTHandle = osMessageQueueNew (4, sizeof(uint8_t), &Queue_CDT_attributes);
 8001a0a:	4a33      	ldr	r2, [pc, #204]	@ (8001ad8 <main+0x17c>)
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	2004      	movs	r0, #4
 8001a10:	f004 fae9 	bl	8005fe6 <osMessageQueueNew>
 8001a14:	4603      	mov	r3, r0
 8001a16:	4a31      	ldr	r2, [pc, #196]	@ (8001adc <main+0x180>)
 8001a18:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Get_Distance */
  Get_DistanceHandle = osThreadNew(Funciton_Get_Distance, NULL, &Get_Distance_attributes);
 8001a1a:	4a31      	ldr	r2, [pc, #196]	@ (8001ae0 <main+0x184>)
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4831      	ldr	r0, [pc, #196]	@ (8001ae4 <main+0x188>)
 8001a20:	f003 ffcc 	bl	80059bc <osThreadNew>
 8001a24:	4603      	mov	r3, r0
 8001a26:	4a30      	ldr	r2, [pc, #192]	@ (8001ae8 <main+0x18c>)
 8001a28:	6013      	str	r3, [r2, #0]

  /* creation of Get_Temp */
  Get_TempHandle = osThreadNew(Function_Get_Temp, NULL, &Get_Temp_attributes);
 8001a2a:	4a30      	ldr	r2, [pc, #192]	@ (8001aec <main+0x190>)
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4830      	ldr	r0, [pc, #192]	@ (8001af0 <main+0x194>)
 8001a30:	f003 ffc4 	bl	80059bc <osThreadNew>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4a2f      	ldr	r2, [pc, #188]	@ (8001af4 <main+0x198>)
 8001a38:	6013      	str	r3, [r2, #0]

  /* creation of Get_Humidity */
  Get_HumidityHandle = osThreadNew(Function_Get_Humidity, NULL, &Get_Humidity_attributes);
 8001a3a:	4a2f      	ldr	r2, [pc, #188]	@ (8001af8 <main+0x19c>)
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	482f      	ldr	r0, [pc, #188]	@ (8001afc <main+0x1a0>)
 8001a40:	f003 ffbc 	bl	80059bc <osThreadNew>
 8001a44:	4603      	mov	r3, r0
 8001a46:	4a2e      	ldr	r2, [pc, #184]	@ (8001b00 <main+0x1a4>)
 8001a48:	6013      	str	r3, [r2, #0]

  /* creation of Control_On */
  Control_OnHandle = osThreadNew(Function_Control_On, NULL, &Control_On_attributes);
 8001a4a:	4a2e      	ldr	r2, [pc, #184]	@ (8001b04 <main+0x1a8>)
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	482e      	ldr	r0, [pc, #184]	@ (8001b08 <main+0x1ac>)
 8001a50:	f003 ffb4 	bl	80059bc <osThreadNew>
 8001a54:	4603      	mov	r3, r0
 8001a56:	4a2d      	ldr	r2, [pc, #180]	@ (8001b0c <main+0x1b0>)
 8001a58:	6013      	str	r3, [r2, #0]

  /* creation of LCD_UART */
  LCD_UARTHandle = osThreadNew(Function_LCD_UART, NULL, &LCD_UART_attributes);
 8001a5a:	4a2d      	ldr	r2, [pc, #180]	@ (8001b10 <main+0x1b4>)
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	482d      	ldr	r0, [pc, #180]	@ (8001b14 <main+0x1b8>)
 8001a60:	f003 ffac 	bl	80059bc <osThreadNew>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4a2c      	ldr	r2, [pc, #176]	@ (8001b18 <main+0x1bc>)
 8001a68:	6013      	str	r3, [r2, #0]

  /* creation of Set_CDT */
  Set_CDTHandle = osThreadNew(Function_Set_CDT, NULL, &Set_CDT_attributes);
 8001a6a:	4a2c      	ldr	r2, [pc, #176]	@ (8001b1c <main+0x1c0>)
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	482c      	ldr	r0, [pc, #176]	@ (8001b20 <main+0x1c4>)
 8001a70:	f003 ffa4 	bl	80059bc <osThreadNew>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4a2b      	ldr	r2, [pc, #172]	@ (8001b24 <main+0x1c8>)
 8001a78:	6013      	str	r3, [r2, #0]

  /* creation of Control_Off */
  Control_OffHandle = osThreadNew(Function_Control_Off, NULL, &Control_Off_attributes);
 8001a7a:	4a2b      	ldr	r2, [pc, #172]	@ (8001b28 <main+0x1cc>)
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	482b      	ldr	r0, [pc, #172]	@ (8001b2c <main+0x1d0>)
 8001a80:	f003 ff9c 	bl	80059bc <osThreadNew>
 8001a84:	4603      	mov	r3, r0
 8001a86:	4a2a      	ldr	r2, [pc, #168]	@ (8001b30 <main+0x1d4>)
 8001a88:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a8a:	f003 ff71 	bl	8005970 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a8e:	bf00      	nop
 8001a90:	e7fd      	b.n	8001a8e <main+0x132>
 8001a92:	bf00      	nop
 8001a94:	e000edf0 	.word	0xe000edf0
 8001a98:	e0001000 	.word	0xe0001000
 8001a9c:	20000260 	.word	0x20000260
 8001aa0:	200003ac 	.word	0x200003ac
 8001aa4:	200002f0 	.word	0x200002f0
 8001aa8:	0800d18c 	.word	0x0800d18c
 8001aac:	2000035c 	.word	0x2000035c
 8001ab0:	0800d19c 	.word	0x0800d19c
 8001ab4:	20000360 	.word	0x20000360
 8001ab8:	0800d1ac 	.word	0x0800d1ac
 8001abc:	20000364 	.word	0x20000364
 8001ac0:	0800d1bc 	.word	0x0800d1bc
 8001ac4:	20000368 	.word	0x20000368
 8001ac8:	0800d1cc 	.word	0x0800d1cc
 8001acc:	2000036c 	.word	0x2000036c
 8001ad0:	0800d15c 	.word	0x0800d15c
 8001ad4:	20000354 	.word	0x20000354
 8001ad8:	0800d174 	.word	0x0800d174
 8001adc:	20000358 	.word	0x20000358
 8001ae0:	0800d060 	.word	0x0800d060
 8001ae4:	08001f69 	.word	0x08001f69
 8001ae8:	20000338 	.word	0x20000338
 8001aec:	0800d084 	.word	0x0800d084
 8001af0:	08001fc1 	.word	0x08001fc1
 8001af4:	2000033c 	.word	0x2000033c
 8001af8:	0800d0a8 	.word	0x0800d0a8
 8001afc:	08002039 	.word	0x08002039
 8001b00:	20000340 	.word	0x20000340
 8001b04:	0800d0cc 	.word	0x0800d0cc
 8001b08:	080020b1 	.word	0x080020b1
 8001b0c:	20000344 	.word	0x20000344
 8001b10:	0800d0f0 	.word	0x0800d0f0
 8001b14:	080020fd 	.word	0x080020fd
 8001b18:	20000348 	.word	0x20000348
 8001b1c:	0800d114 	.word	0x0800d114
 8001b20:	08002245 	.word	0x08002245
 8001b24:	2000034c 	.word	0x2000034c
 8001b28:	0800d138 	.word	0x0800d138
 8001b2c:	080023bd 	.word	0x080023bd
 8001b30:	20000350 	.word	0x20000350

08001b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b090      	sub	sp, #64	@ 0x40
 8001b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b3a:	f107 0318 	add.w	r3, r7, #24
 8001b3e:	2228      	movs	r2, #40	@ 0x28
 8001b40:	2100      	movs	r1, #0
 8001b42:	4618      	mov	r0, r3
 8001b44:	f008 fc0a 	bl	800a35c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
 8001b54:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b56:	2301      	movs	r3, #1
 8001b58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b60:	2300      	movs	r3, #0
 8001b62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b64:	2301      	movs	r3, #1
 8001b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b72:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b78:	f107 0318 	add.w	r3, r7, #24
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f002 f80f 	bl	8003ba0 <HAL_RCC_OscConfig>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001b88:	f000 fc66 	bl	8002458 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b8c:	230f      	movs	r3, #15
 8001b8e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b90:	2302      	movs	r3, #2
 8001b92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ba2:	1d3b      	adds	r3, r7, #4
 8001ba4:	2102      	movs	r1, #2
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f002 fa7c 	bl	80040a4 <HAL_RCC_ClockConfig>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001bb2:	f000 fc51 	bl	8002458 <Error_Handler>
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	3740      	adds	r7, #64	@ 0x40
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bc4:	4b12      	ldr	r3, [pc, #72]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bc6:	4a13      	ldr	r2, [pc, #76]	@ (8001c14 <MX_I2C1_Init+0x54>)
 8001bc8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bca:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bcc:	4a12      	ldr	r2, [pc, #72]	@ (8001c18 <MX_I2C1_Init+0x58>)
 8001bce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bde:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001be2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be4:	4b0a      	ldr	r3, [pc, #40]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bea:	4b09      	ldr	r3, [pc, #36]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf0:	4b07      	ldr	r3, [pc, #28]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bf6:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bfc:	4804      	ldr	r0, [pc, #16]	@ (8001c10 <MX_I2C1_Init+0x50>)
 8001bfe:	f001 fb33 	bl	8003268 <HAL_I2C_Init>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c08:	f000 fc26 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	2000020c 	.word	0x2000020c
 8001c14:	40005400 	.word	0x40005400
 8001c18:	000186a0 	.word	0x000186a0

08001c1c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c22:	f107 0308 	add.w	r3, r7, #8
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c30:	463b      	mov	r3, r7
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c38:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8001cb8 <MX_TIM1_Init+0x9c>)
 8001c3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 8001c3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c40:	223f      	movs	r2, #63	@ 0x3f
 8001c42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c44:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 29999;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c4c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8001c50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c52:	4b18      	ldr	r3, [pc, #96]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c58:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5e:	4b15      	ldr	r3, [pc, #84]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c64:	4813      	ldr	r0, [pc, #76]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c66:	f002 fbab 	bl	80043c0 <HAL_TIM_Base_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001c70:	f000 fbf2 	bl	8002458 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	4619      	mov	r1, r3
 8001c80:	480c      	ldr	r0, [pc, #48]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c82:	f002 fd4d 	bl	8004720 <HAL_TIM_ConfigClockSource>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001c8c:	f000 fbe4 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c90:	2300      	movs	r3, #0
 8001c92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c94:	2300      	movs	r3, #0
 8001c96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c98:	463b      	mov	r3, r7
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <MX_TIM1_Init+0x98>)
 8001c9e:	f002 ff37 	bl	8004b10 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ca8:	f000 fbd6 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001cac:	bf00      	nop
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20000260 	.word	0x20000260
 8001cb8:	40012c00 	.word	0x40012c00

08001cbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cc2:	f107 0308 	add.w	r3, r7, #8
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd0:	463b      	mov	r3, r7
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cda:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cde:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001ce2:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001ce6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2999;
 8001cee:	4b19      	ldr	r3, [pc, #100]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cf0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001cf4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf6:	4b17      	ldr	r3, [pc, #92]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cfc:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d02:	4814      	ldr	r0, [pc, #80]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d04:	f002 fb5c 	bl	80043c0 <HAL_TIM_Base_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d0e:	f000 fba3 	bl	8002458 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d18:	f107 0308 	add.w	r3, r7, #8
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	480d      	ldr	r0, [pc, #52]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d20:	f002 fcfe 	bl	8004720 <HAL_TIM_ConfigClockSource>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d2a:	f000 fb95 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d36:	463b      	mov	r3, r7
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4806      	ldr	r0, [pc, #24]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d3c:	f002 fee8 	bl	8004b10 <HAL_TIMEx_MasterConfigSynchronization>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001d46:	f000 fb87 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	200002a8 	.word	0x200002a8

08001d58 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d5e:	4a12      	ldr	r2, [pc, #72]	@ (8001da8 <MX_USART3_UART_Init+0x50>)
 8001d60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d62:	4b10      	ldr	r3, [pc, #64]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d70:	4b0c      	ldr	r3, [pc, #48]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d76:	4b0b      	ldr	r3, [pc, #44]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d7c:	4b09      	ldr	r3, [pc, #36]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d7e:	220c      	movs	r2, #12
 8001d80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d82:	4b08      	ldr	r3, [pc, #32]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d88:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d8e:	4805      	ldr	r0, [pc, #20]	@ (8001da4 <MX_USART3_UART_Init+0x4c>)
 8001d90:	f002 ff2e 	bl	8004bf0 <HAL_UART_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d9a:	f000 fb5d 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	200002f0 	.word	0x200002f0
 8001da8:	40004800 	.word	0x40004800

08001dac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b088      	sub	sp, #32
 8001db0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db2:	f107 0310 	add.w	r3, r7, #16
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
 8001dbe:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dc0:	4b28      	ldr	r3, [pc, #160]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	4a27      	ldr	r2, [pc, #156]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001dc6:	f043 0320 	orr.w	r3, r3, #32
 8001dca:	6193      	str	r3, [r2, #24]
 8001dcc:	4b25      	ldr	r3, [pc, #148]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	f003 0320 	and.w	r3, r3, #32
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd8:	4b22      	ldr	r3, [pc, #136]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	4a21      	ldr	r2, [pc, #132]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001dde:	f043 0304 	orr.w	r3, r3, #4
 8001de2:	6193      	str	r3, [r2, #24]
 8001de4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0304 	and.w	r3, r3, #4
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df0:	4b1c      	ldr	r3, [pc, #112]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001df6:	f043 0308 	orr.w	r3, r3, #8
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b19      	ldr	r3, [pc, #100]	@ (8001e64 <MX_GPIO_Init+0xb8>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f003 0308 	and.w	r3, r3, #8
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_8, GPIO_PIN_RESET);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8001e0e:	4816      	ldr	r0, [pc, #88]	@ (8001e68 <MX_GPIO_Init+0xbc>)
 8001e10:	f001 f9f9 	bl	8003206 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8;
 8001e14:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001e18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e22:	2302      	movs	r3, #2
 8001e24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e26:	f107 0310 	add.w	r3, r7, #16
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	480e      	ldr	r0, [pc, #56]	@ (8001e68 <MX_GPIO_Init+0xbc>)
 8001e2e:	f000 ff93 	bl	8002d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <MX_GPIO_Init+0xc0>)
 8001e3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e40:	f107 0310 	add.w	r3, r7, #16
 8001e44:	4619      	mov	r1, r3
 8001e46:	480a      	ldr	r0, [pc, #40]	@ (8001e70 <MX_GPIO_Init+0xc4>)
 8001e48:	f000 ff86 	bl	8002d58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2105      	movs	r1, #5
 8001e50:	2028      	movs	r0, #40	@ 0x28
 8001e52:	f000 fe98 	bl	8002b86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e56:	2028      	movs	r0, #40	@ 0x28
 8001e58:	f000 feb1 	bl	8002bbe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e5c:	bf00      	nop
 8001e5e:	3720      	adds	r7, #32
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40010800 	.word	0x40010800
 8001e6c:	10310000 	.word	0x10310000
 8001e70:	40010c00 	.word	0x40010c00

08001e74 <HAL_UART_RxCpltCallback>:
//        }
//
//        HAL_UART_Receive_IT(&huart3, &RX_data, 1); // Tip tc nhn UART
//    }
//}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
	UNUSED(huart);
	if (huart->Instance == huart3.Instance) {
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4b2f      	ldr	r3, [pc, #188]	@ (8001f40 <HAL_UART_RxCpltCallback+0xcc>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d157      	bne.n	8001f38 <HAL_UART_RxCpltCallback+0xc4>
		if(RX_data !=46)
 8001e88:	4b2e      	ldr	r3, [pc, #184]	@ (8001f44 <HAL_UART_RxCpltCallback+0xd0>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8001e8e:	d00b      	beq.n	8001ea8 <HAL_UART_RxCpltCallback+0x34>
		{ //NULL ASCII
			rxBuffer[index_buf++] = RX_data;//Them du lieu vao buffer
 8001e90:	4b2d      	ldr	r3, [pc, #180]	@ (8001f48 <HAL_UART_RxCpltCallback+0xd4>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	1c5a      	adds	r2, r3, #1
 8001e96:	b2d1      	uxtb	r1, r2
 8001e98:	4a2b      	ldr	r2, [pc, #172]	@ (8001f48 <HAL_UART_RxCpltCallback+0xd4>)
 8001e9a:	7011      	strb	r1, [r2, #0]
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4b29      	ldr	r3, [pc, #164]	@ (8001f44 <HAL_UART_RxCpltCallback+0xd0>)
 8001ea0:	7819      	ldrb	r1, [r3, #0]
 8001ea2:	4b2a      	ldr	r3, [pc, #168]	@ (8001f4c <HAL_UART_RxCpltCallback+0xd8>)
 8001ea4:	5499      	strb	r1, [r3, r2]
 8001ea6:	e042      	b.n	8001f2e <HAL_UART_RxCpltCallback+0xba>
		}
		else if(RX_data==46)
 8001ea8:	4b26      	ldr	r3, [pc, #152]	@ (8001f44 <HAL_UART_RxCpltCallback+0xd0>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b2e      	cmp	r3, #46	@ 0x2e
 8001eae:	d13e      	bne.n	8001f2e <HAL_UART_RxCpltCallback+0xba>
		{
			index_buf = 0; // xoa con tro du lieu
 8001eb0:	4b25      	ldr	r3, [pc, #148]	@ (8001f48 <HAL_UART_RxCpltCallback+0xd4>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
			sprintf (buf,rxBuffer);
 8001eb6:	4925      	ldr	r1, [pc, #148]	@ (8001f4c <HAL_UART_RxCpltCallback+0xd8>)
 8001eb8:	4825      	ldr	r0, [pc, #148]	@ (8001f50 <HAL_UART_RxCpltCallback+0xdc>)
 8001eba:	f008 f92b 	bl	800a114 <siprintf>
			memset(rxBuffer,0,strlen(rxBuffer));
 8001ebe:	4823      	ldr	r0, [pc, #140]	@ (8001f4c <HAL_UART_RxCpltCallback+0xd8>)
 8001ec0:	f7fe f950 	bl	8000164 <strlen>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	2100      	movs	r1, #0
 8001eca:	4820      	ldr	r0, [pc, #128]	@ (8001f4c <HAL_UART_RxCpltCallback+0xd8>)
 8001ecc:	f008 fa46 	bl	800a35c <memset>
			if(strcmp(buf,"start")==0){
 8001ed0:	4920      	ldr	r1, [pc, #128]	@ (8001f54 <HAL_UART_RxCpltCallback+0xe0>)
 8001ed2:	481f      	ldr	r0, [pc, #124]	@ (8001f50 <HAL_UART_RxCpltCallback+0xdc>)
 8001ed4:	f7fe f93c 	bl	8000150 <strcmp>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d109      	bne.n	8001ef2 <HAL_UART_RxCpltCallback+0x7e>
				int id = 1;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	60fb      	str	r3, [r7, #12]
				osMessageQueuePut(Queue_CDTHandle, &id, 0, 0);
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f58 <HAL_UART_RxCpltCallback+0xe4>)
 8001ee4:	6818      	ldr	r0, [r3, #0]
 8001ee6:	f107 010c 	add.w	r1, r7, #12
 8001eea:	2300      	movs	r3, #0
 8001eec:	2200      	movs	r2, #0
 8001eee:	f004 f8ed 	bl	80060cc <osMessageQueuePut>
			}
			if(strcmp(buf,"stop")==0){
 8001ef2:	491a      	ldr	r1, [pc, #104]	@ (8001f5c <HAL_UART_RxCpltCallback+0xe8>)
 8001ef4:	4816      	ldr	r0, [pc, #88]	@ (8001f50 <HAL_UART_RxCpltCallback+0xdc>)
 8001ef6:	f7fe f92b 	bl	8000150 <strcmp>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d105      	bne.n	8001f0c <HAL_UART_RxCpltCallback+0x98>
				osThreadFlagsSet(Control_OffHandle, 0x01);
 8001f00:	4b17      	ldr	r3, [pc, #92]	@ (8001f60 <HAL_UART_RxCpltCallback+0xec>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2101      	movs	r1, #1
 8001f06:	4618      	mov	r0, r3
 8001f08:	f003 fe74 	bl	8005bf4 <osThreadFlagsSet>
			}
			if(strcmp(buf,"set")==0){
 8001f0c:	4915      	ldr	r1, [pc, #84]	@ (8001f64 <HAL_UART_RxCpltCallback+0xf0>)
 8001f0e:	4810      	ldr	r0, [pc, #64]	@ (8001f50 <HAL_UART_RxCpltCallback+0xdc>)
 8001f10:	f7fe f91e 	bl	8000150 <strcmp>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d109      	bne.n	8001f2e <HAL_UART_RxCpltCallback+0xba>
				int id = 2;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	60bb      	str	r3, [r7, #8]
				osMessageQueuePut(Queue_CDTHandle, &id, 0, 0);
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f58 <HAL_UART_RxCpltCallback+0xe4>)
 8001f20:	6818      	ldr	r0, [r3, #0]
 8001f22:	f107 0108 	add.w	r1, r7, #8
 8001f26:	2300      	movs	r3, #0
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f004 f8cf 	bl	80060cc <osMessageQueuePut>
			}
		}
		HAL_UART_Receive_IT(&huart3, &RX_data, 1);
 8001f2e:	2201      	movs	r2, #1
 8001f30:	4904      	ldr	r1, [pc, #16]	@ (8001f44 <HAL_UART_RxCpltCallback+0xd0>)
 8001f32:	4803      	ldr	r0, [pc, #12]	@ (8001f40 <HAL_UART_RxCpltCallback+0xcc>)
 8001f34:	f002 ff37 	bl	8004da6 <HAL_UART_Receive_IT>
	}
}
 8001f38:	bf00      	nop
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	200002f0 	.word	0x200002f0
 8001f44:	200003ac 	.word	0x200003ac
 8001f48:	200003ad 	.word	0x200003ad
 8001f4c:	200003b4 	.word	0x200003b4
 8001f50:	20000390 	.word	0x20000390
 8001f54:	0800ce84 	.word	0x0800ce84
 8001f58:	20000358 	.word	0x20000358
 8001f5c:	0800ce8c 	.word	0x0800ce8c
 8001f60:	20000350 	.word	0x20000350
 8001f64:	0800ce94 	.word	0x0800ce94

08001f68 <Funciton_Get_Distance>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Funciton_Get_Distance */
void Funciton_Get_Distance(void *argument)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	printf("@%ld Start task Distance\r\n",uwTick);
 8001f70:	4b0e      	ldr	r3, [pc, #56]	@ (8001fac <Funciton_Get_Distance+0x44>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4619      	mov	r1, r3
 8001f76:	480e      	ldr	r0, [pc, #56]	@ (8001fb0 <Funciton_Get_Distance+0x48>)
 8001f78:	f008 f85c 	bl	800a034 <iprintf>
	int id = 1;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]
	if (hc04_state == HCSR04_IDLE_STATE) {
 8001f80:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb4 <Funciton_Get_Distance+0x4c>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <Funciton_Get_Distance+0x24>
		HCSR04_Start();
 8001f88:	f7ff fc20 	bl	80017cc <HCSR04_Start>
	}

	HCSR04_Handle();
 8001f8c:	f7ff fc32 	bl	80017f4 <HCSR04_Handle>
	osMessageQueuePut(myQueue01Handle, &id, 0, 0);
 8001f90:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <Funciton_Get_Distance+0x50>)
 8001f92:	6818      	ldr	r0, [r3, #0]
 8001f94:	f107 010c 	add.w	r1, r7, #12
 8001f98:	2300      	movs	r3, #0
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f004 f896 	bl	80060cc <osMessageQueuePut>
	// Gii phng quyn s dng ti nguyn
    osDelay(T_Distace );
 8001fa0:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <Funciton_Get_Distance+0x54>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f003 fef4 	bl	8005d92 <osDelay>
  {
 8001faa:	e7e1      	b.n	8001f70 <Funciton_Get_Distance+0x8>
 8001fac:	200003d0 	.word	0x200003d0
 8001fb0:	0800ce98 	.word	0x0800ce98
 8001fb4:	20000206 	.word	0x20000206
 8001fb8:	20000354 	.word	0x20000354
 8001fbc:	20000004 	.word	0x20000004

08001fc0 <Function_Get_Temp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Function_Get_Temp */
void Function_Get_Temp(void *argument)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Function_Get_Temp */
	osPriority_t originalPriority = osThreadGetPriority(Get_TempHandle); // Lu mc u tin ban u
 8001fc8:	4b15      	ldr	r3, [pc, #84]	@ (8002020 <Function_Get_Temp+0x60>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f003 fdb1 	bl	8005b34 <osThreadGetPriority>
 8001fd2:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	printf("@%ld Start task Temp\r\n",uwTick);
 8001fd4:	4b13      	ldr	r3, [pc, #76]	@ (8002024 <Function_Get_Temp+0x64>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4813      	ldr	r0, [pc, #76]	@ (8002028 <Function_Get_Temp+0x68>)
 8001fdc:	f008 f82a 	bl	800a034 <iprintf>
	osThreadSetPriority(Get_TempHandle, osPriorityRealtime); // Tng u tin tm thi
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8002020 <Function_Get_Temp+0x60>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2130      	movs	r1, #48	@ 0x30
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f003 fd7a 	bl	8005ae0 <osThreadSetPriority>
	int id = 3;
 8001fec:	2303      	movs	r3, #3
 8001fee:	60bb      	str	r3, [r7, #8]
	DHT22_Get_Temp(&T);
 8001ff0:	480e      	ldr	r0, [pc, #56]	@ (800202c <Function_Get_Temp+0x6c>)
 8001ff2:	f7ff fa35 	bl	8001460 <DHT22_Get_Temp>
	osMessageQueuePut(myQueue01Handle, &id, 0, 0);
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <Function_Get_Temp+0x70>)
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	f107 0108 	add.w	r1, r7, #8
 8001ffe:	2300      	movs	r3, #0
 8002000:	2200      	movs	r2, #0
 8002002:	f004 f863 	bl	80060cc <osMessageQueuePut>
	osThreadSetPriority(Get_TempHandle, originalPriority); // Khi phc u tin ban u
 8002006:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <Function_Get_Temp+0x60>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68f9      	ldr	r1, [r7, #12]
 800200c:	4618      	mov	r0, r3
 800200e:	f003 fd67 	bl	8005ae0 <osThreadSetPriority>
    osDelay(T_Temp);
 8002012:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <Function_Get_Temp+0x74>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f003 febb 	bl	8005d92 <osDelay>
  {
 800201c:	bf00      	nop
 800201e:	e7d9      	b.n	8001fd4 <Function_Get_Temp+0x14>
 8002020:	2000033c 	.word	0x2000033c
 8002024:	200003d0 	.word	0x200003d0
 8002028:	0800ceb4 	.word	0x0800ceb4
 800202c:	200003a4 	.word	0x200003a4
 8002030:	20000354 	.word	0x20000354
 8002034:	20000008 	.word	0x20000008

08002038 <Function_Get_Humidity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Function_Get_Humidity */
void Function_Get_Humidity(void *argument)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Function_Get_Humidity */
	osPriority_t originalPriority = osThreadGetPriority(Get_HumidityHandle); // Lu mc u tin ban u
 8002040:	4b15      	ldr	r3, [pc, #84]	@ (8002098 <Function_Get_Humidity+0x60>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4618      	mov	r0, r3
 8002046:	f003 fd75 	bl	8005b34 <osThreadGetPriority>
 800204a:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	printf("@%ld Start task Humi\r\n", uwTick);
 800204c:	4b13      	ldr	r3, [pc, #76]	@ (800209c <Function_Get_Humidity+0x64>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4619      	mov	r1, r3
 8002052:	4813      	ldr	r0, [pc, #76]	@ (80020a0 <Function_Get_Humidity+0x68>)
 8002054:	f007 ffee 	bl	800a034 <iprintf>
	osThreadSetPriority(Get_HumidityHandle, osPriorityRealtime); // Tng u tin tm thi
 8002058:	4b0f      	ldr	r3, [pc, #60]	@ (8002098 <Function_Get_Humidity+0x60>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2130      	movs	r1, #48	@ 0x30
 800205e:	4618      	mov	r0, r3
 8002060:	f003 fd3e 	bl	8005ae0 <osThreadSetPriority>
	int id =2;
 8002064:	2302      	movs	r3, #2
 8002066:	60bb      	str	r3, [r7, #8]
	DHT22_Get_Humidity(&H);
 8002068:	480e      	ldr	r0, [pc, #56]	@ (80020a4 <Function_Get_Humidity+0x6c>)
 800206a:	f7ff faaf 	bl	80015cc <DHT22_Get_Humidity>
	osMessageQueuePut(myQueue01Handle, &id, 0, 0); // Push id vo hng i
 800206e:	4b0e      	ldr	r3, [pc, #56]	@ (80020a8 <Function_Get_Humidity+0x70>)
 8002070:	6818      	ldr	r0, [r3, #0]
 8002072:	f107 0108 	add.w	r1, r7, #8
 8002076:	2300      	movs	r3, #0
 8002078:	2200      	movs	r2, #0
 800207a:	f004 f827 	bl	80060cc <osMessageQueuePut>
	osThreadSetPriority(Get_HumidityHandle, originalPriority); // Khi phc u tin ban u
 800207e:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <Function_Get_Humidity+0x60>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68f9      	ldr	r1, [r7, #12]
 8002084:	4618      	mov	r0, r3
 8002086:	f003 fd2b 	bl	8005ae0 <osThreadSetPriority>
    osDelay(T_Humidity);
 800208a:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <Function_Get_Humidity+0x74>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f003 fe7f 	bl	8005d92 <osDelay>
  {
 8002094:	bf00      	nop
 8002096:	e7d9      	b.n	800204c <Function_Get_Humidity+0x14>
 8002098:	20000340 	.word	0x20000340
 800209c:	200003d0 	.word	0x200003d0
 80020a0:	0800cecc 	.word	0x0800cecc
 80020a4:	200003a8 	.word	0x200003a8
 80020a8:	20000354 	.word	0x20000354
 80020ac:	2000000c 	.word	0x2000000c

080020b0 <Function_Control_On>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Function_Control_On */
void Function_Control_On(void *argument)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Function_Control_On */
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever); // Ch tn hiu t ISR
 80020b8:	f04f 32ff 	mov.w	r2, #4294967295
 80020bc:	2100      	movs	r1, #0
 80020be:	2001      	movs	r0, #1
 80020c0:	f003 fde6 	bl	8005c90 <osThreadFlagsWait>
	  printf("System resumed.\r\n");
 80020c4:	4809      	ldr	r0, [pc, #36]	@ (80020ec <Function_Control_On+0x3c>)
 80020c6:	f008 f81d 	bl	800a104 <puts>
	  osThreadResume(Get_DistanceHandle);
 80020ca:	4b09      	ldr	r3, [pc, #36]	@ (80020f0 <Function_Control_On+0x40>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f003 fd6e 	bl	8005bb0 <osThreadResume>
	  osThreadResume(Get_HumidityHandle);
 80020d4:	4b07      	ldr	r3, [pc, #28]	@ (80020f4 <Function_Control_On+0x44>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4618      	mov	r0, r3
 80020da:	f003 fd69 	bl	8005bb0 <osThreadResume>
	  osThreadResume(Get_TempHandle);
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <Function_Control_On+0x48>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f003 fd64 	bl	8005bb0 <osThreadResume>
	  osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever); // Ch tn hiu t ISR
 80020e8:	bf00      	nop
 80020ea:	e7e5      	b.n	80020b8 <Function_Control_On+0x8>
 80020ec:	0800cee4 	.word	0x0800cee4
 80020f0:	20000338 	.word	0x20000338
 80020f4:	20000340 	.word	0x20000340
 80020f8:	2000033c 	.word	0x2000033c

080020fc <Function_LCD_UART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Function_LCD_UART */
void Function_LCD_UART(void *argument)
{
 80020fc:	b5b0      	push	{r4, r5, r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af02      	add	r7, sp, #8
 8002102:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Function_LCD_UART */
  /* Infinite loop */
  for(;;)
  {
// Ch d liu t hng i
	  osMessageQueueGet(myQueue01Handle,&received_id, NULL, osWaitForever);
 8002104:	4b43      	ldr	r3, [pc, #268]	@ (8002214 <Function_LCD_UART+0x118>)
 8002106:	6818      	ldr	r0, [r3, #0]
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
 800210c:	2200      	movs	r2, #0
 800210e:	4942      	ldr	r1, [pc, #264]	@ (8002218 <Function_LCD_UART+0x11c>)
 8002110:	f004 f83c 	bl	800618c <osMessageQueueGet>
	  // Kim tra gi tr d liu v thc hin hnh ng tng ng
	  switch (received_id) {
 8002114:	4b40      	ldr	r3, [pc, #256]	@ (8002218 <Function_LCD_UART+0x11c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2b03      	cmp	r3, #3
 800211a:	d04f      	beq.n	80021bc <Function_LCD_UART+0xc0>
 800211c:	2b03      	cmp	r3, #3
 800211e:	dcf1      	bgt.n	8002104 <Function_LCD_UART+0x8>
 8002120:	2b01      	cmp	r3, #1
 8002122:	d002      	beq.n	800212a <Function_LCD_UART+0x2e>
 8002124:	2b02      	cmp	r3, #2
 8002126:	d01f      	beq.n	8002168 <Function_LCD_UART+0x6c>
 8002128:	e072      	b.n	8002210 <Function_LCD_UART+0x114>
		  case 1:
			  sprintf(buf1,"D = %.1f cm", hcsr04_distance);
 800212a:	4b3c      	ldr	r3, [pc, #240]	@ (800221c <Function_LCD_UART+0x120>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7fe f984 	bl	800043c <__aeabi_f2d>
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	4939      	ldr	r1, [pc, #228]	@ (8002220 <Function_LCD_UART+0x124>)
 800213a:	483a      	ldr	r0, [pc, #232]	@ (8002224 <Function_LCD_UART+0x128>)
 800213c:	f007 ffea 	bl	800a114 <siprintf>
			  I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	2000      	movs	r0, #0
 8002146:	f7ff f8e7 	bl	8001318 <I2C_LCD_SetCursor>
			  I2C_LCD_WriteString(MyI2C_LCD, buf1);
 800214a:	4936      	ldr	r1, [pc, #216]	@ (8002224 <Function_LCD_UART+0x128>)
 800214c:	2000      	movs	r0, #0
 800214e:	f7ff f925 	bl	800139c <I2C_LCD_WriteString>
			  printf("D = %.1f\r\n",hcsr04_distance);
 8002152:	4b32      	ldr	r3, [pc, #200]	@ (800221c <Function_LCD_UART+0x120>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe f970 	bl	800043c <__aeabi_f2d>
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	4831      	ldr	r0, [pc, #196]	@ (8002228 <Function_LCD_UART+0x12c>)
 8002162:	f007 ff67 	bl	800a034 <iprintf>
			  break;
 8002166:	e053      	b.n	8002210 <Function_LCD_UART+0x114>

		  case 2:
			sprintf(buf2,"T=%.1f,H=%.1f", T,H);
 8002168:	4b30      	ldr	r3, [pc, #192]	@ (800222c <Function_LCD_UART+0x130>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe f965 	bl	800043c <__aeabi_f2d>
 8002172:	4604      	mov	r4, r0
 8002174:	460d      	mov	r5, r1
 8002176:	4b2e      	ldr	r3, [pc, #184]	@ (8002230 <Function_LCD_UART+0x134>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f95e 	bl	800043c <__aeabi_f2d>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	e9cd 2300 	strd	r2, r3, [sp]
 8002188:	4622      	mov	r2, r4
 800218a:	462b      	mov	r3, r5
 800218c:	4929      	ldr	r1, [pc, #164]	@ (8002234 <Function_LCD_UART+0x138>)
 800218e:	482a      	ldr	r0, [pc, #168]	@ (8002238 <Function_LCD_UART+0x13c>)
 8002190:	f007 ffc0 	bl	800a114 <siprintf>
			I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8002194:	2201      	movs	r2, #1
 8002196:	2100      	movs	r1, #0
 8002198:	2000      	movs	r0, #0
 800219a:	f7ff f8bd 	bl	8001318 <I2C_LCD_SetCursor>
			I2C_LCD_WriteString(MyI2C_LCD, buf2);
 800219e:	4926      	ldr	r1, [pc, #152]	@ (8002238 <Function_LCD_UART+0x13c>)
 80021a0:	2000      	movs	r0, #0
 80021a2:	f7ff f8fb 	bl	800139c <I2C_LCD_WriteString>
			printf("H = %.1f\r\n",H);
 80021a6:	4b22      	ldr	r3, [pc, #136]	@ (8002230 <Function_LCD_UART+0x134>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe f946 	bl	800043c <__aeabi_f2d>
 80021b0:	4602      	mov	r2, r0
 80021b2:	460b      	mov	r3, r1
 80021b4:	4821      	ldr	r0, [pc, #132]	@ (800223c <Function_LCD_UART+0x140>)
 80021b6:	f007 ff3d 	bl	800a034 <iprintf>
			break;
 80021ba:	e029      	b.n	8002210 <Function_LCD_UART+0x114>

		  case 3:
			 sprintf(buf2,"T=%.1f,H=%.1f", T,H);
 80021bc:	4b1b      	ldr	r3, [pc, #108]	@ (800222c <Function_LCD_UART+0x130>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe f93b 	bl	800043c <__aeabi_f2d>
 80021c6:	4604      	mov	r4, r0
 80021c8:	460d      	mov	r5, r1
 80021ca:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <Function_LCD_UART+0x134>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe f934 	bl	800043c <__aeabi_f2d>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	e9cd 2300 	strd	r2, r3, [sp]
 80021dc:	4622      	mov	r2, r4
 80021de:	462b      	mov	r3, r5
 80021e0:	4914      	ldr	r1, [pc, #80]	@ (8002234 <Function_LCD_UART+0x138>)
 80021e2:	4815      	ldr	r0, [pc, #84]	@ (8002238 <Function_LCD_UART+0x13c>)
 80021e4:	f007 ff96 	bl	800a114 <siprintf>
			 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 80021e8:	2201      	movs	r2, #1
 80021ea:	2100      	movs	r1, #0
 80021ec:	2000      	movs	r0, #0
 80021ee:	f7ff f893 	bl	8001318 <I2C_LCD_SetCursor>
			 I2C_LCD_WriteString(MyI2C_LCD, buf2);
 80021f2:	4911      	ldr	r1, [pc, #68]	@ (8002238 <Function_LCD_UART+0x13c>)
 80021f4:	2000      	movs	r0, #0
 80021f6:	f7ff f8d1 	bl	800139c <I2C_LCD_WriteString>
			 printf("T = %.1f\r\n",T);
 80021fa:	4b0c      	ldr	r3, [pc, #48]	@ (800222c <Function_LCD_UART+0x130>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe f91c 	bl	800043c <__aeabi_f2d>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	480d      	ldr	r0, [pc, #52]	@ (8002240 <Function_LCD_UART+0x144>)
 800220a:	f007 ff13 	bl	800a034 <iprintf>
			 break;
 800220e:	bf00      	nop
	  osMessageQueueGet(myQueue01Handle,&received_id, NULL, osWaitForever);
 8002210:	e778      	b.n	8002104 <Function_LCD_UART+0x8>
 8002212:	bf00      	nop
 8002214:	20000354 	.word	0x20000354
 8002218:	200003c8 	.word	0x200003c8
 800221c:	20000000 	.word	0x20000000
 8002220:	0800ce38 	.word	0x0800ce38
 8002224:	20000370 	.word	0x20000370
 8002228:	0800ce54 	.word	0x0800ce54
 800222c:	200003a4 	.word	0x200003a4
 8002230:	200003a8 	.word	0x200003a8
 8002234:	0800ce44 	.word	0x0800ce44
 8002238:	20000380 	.word	0x20000380
 800223c:	0800ce60 	.word	0x0800ce60
 8002240:	0800ce6c 	.word	0x0800ce6c

08002244 <Function_Set_CDT>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Function_Set_CDT */
void Function_Set_CDT(void *argument)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b088      	sub	sp, #32
 8002248:	af02      	add	r7, sp, #8
 800224a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Function_Set_CDT */
  /* Infinite loop */
  for(;;)
  {
	osMessageQueueGet(Queue_CDTHandle,&received_id, NULL, osWaitForever);
 800224c:	4b49      	ldr	r3, [pc, #292]	@ (8002374 <Function_Set_CDT+0x130>)
 800224e:	6818      	ldr	r0, [r3, #0]
 8002250:	f04f 33ff 	mov.w	r3, #4294967295
 8002254:	2200      	movs	r2, #0
 8002256:	4948      	ldr	r1, [pc, #288]	@ (8002378 <Function_Set_CDT+0x134>)
 8002258:	f003 ff98 	bl	800618c <osMessageQueueGet>
	 switch (received_id) {
 800225c:	4b46      	ldr	r3, [pc, #280]	@ (8002378 <Function_Set_CDT+0x134>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d002      	beq.n	800226a <Function_Set_CDT+0x26>
 8002264:	2b02      	cmp	r3, #2
 8002266:	d013      	beq.n	8002290 <Function_Set_CDT+0x4c>
 8002268:	e082      	b.n	8002370 <Function_Set_CDT+0x12c>
		case 1:
				  printf("Resume System\r\n");
 800226a:	4844      	ldr	r0, [pc, #272]	@ (800237c <Function_Set_CDT+0x138>)
 800226c:	f007 ff4a 	bl	800a104 <puts>
				  osThreadResume(Get_DistanceHandle);
 8002270:	4b43      	ldr	r3, [pc, #268]	@ (8002380 <Function_Set_CDT+0x13c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f003 fc9b 	bl	8005bb0 <osThreadResume>
				  osThreadResume(Get_TempHandle);
 800227a:	4b42      	ldr	r3, [pc, #264]	@ (8002384 <Function_Set_CDT+0x140>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f003 fc96 	bl	8005bb0 <osThreadResume>
				  osThreadResume(Get_HumidityHandle);
 8002284:	4b40      	ldr	r3, [pc, #256]	@ (8002388 <Function_Set_CDT+0x144>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f003 fc91 	bl	8005bb0 <osThreadResume>
 800228e:	e7dd      	b.n	800224c <Function_Set_CDT+0x8>
				  break;
		case 2:
			osThreadSuspend(Get_DistanceHandle);
 8002290:	4b3b      	ldr	r3, [pc, #236]	@ (8002380 <Function_Set_CDT+0x13c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4618      	mov	r0, r3
 8002296:	f003 fc6a 	bl	8005b6e <osThreadSuspend>
			osThreadSuspend(Get_HumidityHandle);
 800229a:	4b3b      	ldr	r3, [pc, #236]	@ (8002388 <Function_Set_CDT+0x144>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4618      	mov	r0, r3
 80022a0:	f003 fc65 	bl	8005b6e <osThreadSuspend>
			osThreadSuspend(Get_TempHandle);
 80022a4:	4b37      	ldr	r3, [pc, #220]	@ (8002384 <Function_Set_CDT+0x140>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f003 fc60 	bl	8005b6e <osThreadSuspend>
			printf("Nhap tham so thoi gian theo dataframe: id_task C D T\r\n") ;
 80022ae:	4837      	ldr	r0, [pc, #220]	@ (800238c <Function_Set_CDT+0x148>)
 80022b0:	f007 ff28 	bl	800a104 <puts>
			printf("Luu y: C co 3 chu so, D&T co 4 chu so\r\n");
 80022b4:	4836      	ldr	r0, [pc, #216]	@ (8002390 <Function_Set_CDT+0x14c>)
 80022b6:	f007 ff25 	bl	800a104 <puts>
			int id,C,D,T;
			while (!RX_done){
 80022ba:	e024      	b.n	8002306 <Function_Set_CDT+0xc2>
				if(strlen(buf)>0){
 80022bc:	4b35      	ldr	r3, [pc, #212]	@ (8002394 <Function_Set_CDT+0x150>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d020      	beq.n	8002306 <Function_Set_CDT+0xc2>
					if(is_valid_format(buf,&id,&C,&D,&T)){
 80022c4:	f107 0114 	add.w	r1, r7, #20
 80022c8:	f107 0210 	add.w	r2, r7, #16
 80022cc:	f107 000c 	add.w	r0, r7, #12
 80022d0:	f107 0308 	add.w	r3, r7, #8
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	4603      	mov	r3, r0
 80022d8:	482e      	ldr	r0, [pc, #184]	@ (8002394 <Function_Set_CDT+0x150>)
 80022da:	f7ff fb15 	bl	8001908 <is_valid_format>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d115      	bne.n	8002310 <Function_Set_CDT+0xcc>
						break;
					}
					else{
						memset(buf,0,strlen(buf));
 80022e4:	482b      	ldr	r0, [pc, #172]	@ (8002394 <Function_Set_CDT+0x150>)
 80022e6:	f7fd ff3d 	bl	8000164 <strlen>
 80022ea:	4603      	mov	r3, r0
 80022ec:	461a      	mov	r2, r3
 80022ee:	2100      	movs	r1, #0
 80022f0:	4828      	ldr	r0, [pc, #160]	@ (8002394 <Function_Set_CDT+0x150>)
 80022f2:	f008 f833 	bl	800a35c <memset>
						printf("Hay nhap dung dinh dang tham so\r\n");
 80022f6:	4828      	ldr	r0, [pc, #160]	@ (8002398 <Function_Set_CDT+0x154>)
 80022f8:	f007 ff04 	bl	800a104 <puts>
						HAL_UART_Receive_IT(&huart3, &RX_data, 1);
 80022fc:	2201      	movs	r2, #1
 80022fe:	4927      	ldr	r1, [pc, #156]	@ (800239c <Function_Set_CDT+0x158>)
 8002300:	4827      	ldr	r0, [pc, #156]	@ (80023a0 <Function_Set_CDT+0x15c>)
 8002302:	f002 fd50 	bl	8004da6 <HAL_UART_Receive_IT>
			while (!RX_done){
 8002306:	4b27      	ldr	r3, [pc, #156]	@ (80023a4 <Function_Set_CDT+0x160>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0d6      	beq.n	80022bc <Function_Set_CDT+0x78>
 800230e:	e000      	b.n	8002312 <Function_Set_CDT+0xce>
						break;
 8002310:	bf00      	nop
					}
				}
			}
			printf("Nhan duoc tham so hop le\r\n");
 8002312:	4825      	ldr	r0, [pc, #148]	@ (80023a8 <Function_Set_CDT+0x164>)
 8002314:	f007 fef6 	bl	800a104 <puts>
			switch (id){
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	2b03      	cmp	r3, #3
 800231c:	d00e      	beq.n	800233c <Function_Set_CDT+0xf8>
 800231e:	2b03      	cmp	r3, #3
 8002320:	dc10      	bgt.n	8002344 <Function_Set_CDT+0x100>
 8002322:	2b01      	cmp	r3, #1
 8002324:	d002      	beq.n	800232c <Function_Set_CDT+0xe8>
 8002326:	2b02      	cmp	r3, #2
 8002328:	d004      	beq.n	8002334 <Function_Set_CDT+0xf0>
 800232a:	e00b      	b.n	8002344 <Function_Set_CDT+0x100>
			case 1:
				T_Distace = T;
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	4a1f      	ldr	r2, [pc, #124]	@ (80023ac <Function_Set_CDT+0x168>)
 8002330:	6013      	str	r3, [r2, #0]
				break;
 8002332:	e007      	b.n	8002344 <Function_Set_CDT+0x100>
			case 2:
				T_Humidity = T;
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	4a1e      	ldr	r2, [pc, #120]	@ (80023b0 <Function_Set_CDT+0x16c>)
 8002338:	6013      	str	r3, [r2, #0]
				break;
 800233a:	e003      	b.n	8002344 <Function_Set_CDT+0x100>
			case 3:
				T_Temp = T;
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	4a1d      	ldr	r2, [pc, #116]	@ (80023b4 <Function_Set_CDT+0x170>)
 8002340:	6013      	str	r3, [r2, #0]
				break;
 8002342:	bf00      	nop
			}
			printf("Da set tham so thanh cong!, he thong se khoi dong lai sau 2s...\r\n");
 8002344:	481c      	ldr	r0, [pc, #112]	@ (80023b8 <Function_Set_CDT+0x174>)
 8002346:	f007 fedd 	bl	800a104 <puts>
			HAL_Delay(2000);
 800234a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800234e:	f000 fb1f 	bl	8002990 <HAL_Delay>
			osThreadResume(Get_DistanceHandle);
 8002352:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <Function_Set_CDT+0x13c>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f003 fc2a 	bl	8005bb0 <osThreadResume>
			osThreadResume(Get_HumidityHandle);
 800235c:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <Function_Set_CDT+0x144>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f003 fc25 	bl	8005bb0 <osThreadResume>
			osThreadResume(Get_TempHandle);
 8002366:	4b07      	ldr	r3, [pc, #28]	@ (8002384 <Function_Set_CDT+0x140>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f003 fc20 	bl	8005bb0 <osThreadResume>
	osMessageQueueGet(Queue_CDTHandle,&received_id, NULL, osWaitForever);
 8002370:	e76c      	b.n	800224c <Function_Set_CDT+0x8>
 8002372:	bf00      	nop
 8002374:	20000358 	.word	0x20000358
 8002378:	200003c8 	.word	0x200003c8
 800237c:	0800cef8 	.word	0x0800cef8
 8002380:	20000338 	.word	0x20000338
 8002384:	2000033c 	.word	0x2000033c
 8002388:	20000340 	.word	0x20000340
 800238c:	0800cf08 	.word	0x0800cf08
 8002390:	0800cf40 	.word	0x0800cf40
 8002394:	20000390 	.word	0x20000390
 8002398:	0800cf68 	.word	0x0800cf68
 800239c:	200003ac 	.word	0x200003ac
 80023a0:	200002f0 	.word	0x200002f0
 80023a4:	200003b0 	.word	0x200003b0
 80023a8:	0800cf8c 	.word	0x0800cf8c
 80023ac:	20000004 	.word	0x20000004
 80023b0:	2000000c 	.word	0x2000000c
 80023b4:	20000008 	.word	0x20000008
 80023b8:	0800cfa8 	.word	0x0800cfa8

080023bc <Function_Control_Off>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Function_Control_Off */
void Function_Control_Off(void *argument)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Function_Control_Off */
	osThreadSuspend(Get_DistanceHandle);
 80023c4:	4b1d      	ldr	r3, [pc, #116]	@ (800243c <Function_Control_Off+0x80>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f003 fbd0 	bl	8005b6e <osThreadSuspend>
	osThreadSuspend(Get_HumidityHandle);
 80023ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002440 <Function_Control_Off+0x84>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f003 fbcb 	bl	8005b6e <osThreadSuspend>
	osThreadSuspend(Get_TempHandle);
 80023d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002444 <Function_Control_Off+0x88>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f003 fbc6 	bl	8005b6e <osThreadSuspend>
	sprintf(buf,"Send 1 to start");
 80023e2:	4919      	ldr	r1, [pc, #100]	@ (8002448 <Function_Control_Off+0x8c>)
 80023e4:	4819      	ldr	r0, [pc, #100]	@ (800244c <Function_Control_Off+0x90>)
 80023e6:	f007 fe95 	bl	800a114 <siprintf>
	I2C_LCD_Clear(MyI2C_LCD);
 80023ea:	2000      	movs	r0, #0
 80023ec:	f7fe ff58 	bl	80012a0 <I2C_LCD_Clear>
	I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2100      	movs	r1, #0
 80023f4:	2000      	movs	r0, #0
 80023f6:	f7fe ff8f 	bl	8001318 <I2C_LCD_SetCursor>
	I2C_LCD_WriteString(MyI2C_LCD, buf);
 80023fa:	4914      	ldr	r1, [pc, #80]	@ (800244c <Function_Control_Off+0x90>)
 80023fc:	2000      	movs	r0, #0
 80023fe:	f7fe ffcd 	bl	800139c <I2C_LCD_WriteString>
	printf("Gui 1 qua UART de chay he thong\r\n");
 8002402:	4813      	ldr	r0, [pc, #76]	@ (8002450 <Function_Control_Off+0x94>)
 8002404:	f007 fe7e 	bl	800a104 <puts>

  /* Infinite loop */
  for(;;)
  {
	 osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever); // Ch tn hiu t ISR
 8002408:	f04f 32ff 	mov.w	r2, #4294967295
 800240c:	2100      	movs	r1, #0
 800240e:	2001      	movs	r0, #1
 8002410:	f003 fc3e 	bl	8005c90 <osThreadFlagsWait>
	 printf("System paused.\r\n");
 8002414:	480f      	ldr	r0, [pc, #60]	@ (8002454 <Function_Control_Off+0x98>)
 8002416:	f007 fe75 	bl	800a104 <puts>
	 osThreadSuspend(Get_DistanceHandle);
 800241a:	4b08      	ldr	r3, [pc, #32]	@ (800243c <Function_Control_Off+0x80>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f003 fba5 	bl	8005b6e <osThreadSuspend>
	 osThreadSuspend(Get_HumidityHandle);
 8002424:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <Function_Control_Off+0x84>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4618      	mov	r0, r3
 800242a:	f003 fba0 	bl	8005b6e <osThreadSuspend>
	 osThreadSuspend(Get_TempHandle);
 800242e:	4b05      	ldr	r3, [pc, #20]	@ (8002444 <Function_Control_Off+0x88>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f003 fb9b 	bl	8005b6e <osThreadSuspend>
	 osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever); // Ch tn hiu t ISR
 8002438:	bf00      	nop
 800243a:	e7e5      	b.n	8002408 <Function_Control_Off+0x4c>
 800243c:	20000338 	.word	0x20000338
 8002440:	20000340 	.word	0x20000340
 8002444:	2000033c 	.word	0x2000033c
 8002448:	0800cfec 	.word	0x0800cfec
 800244c:	20000390 	.word	0x20000390
 8002450:	0800cffc 	.word	0x0800cffc
 8002454:	0800d020 	.word	0x0800d020

08002458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800245c:	b672      	cpsid	i
}
 800245e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <Error_Handler+0x8>

08002464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800246a:	4b18      	ldr	r3, [pc, #96]	@ (80024cc <HAL_MspInit+0x68>)
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	4a17      	ldr	r2, [pc, #92]	@ (80024cc <HAL_MspInit+0x68>)
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	6193      	str	r3, [r2, #24]
 8002476:	4b15      	ldr	r3, [pc, #84]	@ (80024cc <HAL_MspInit+0x68>)
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002482:	4b12      	ldr	r3, [pc, #72]	@ (80024cc <HAL_MspInit+0x68>)
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	4a11      	ldr	r2, [pc, #68]	@ (80024cc <HAL_MspInit+0x68>)
 8002488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800248c:	61d3      	str	r3, [r2, #28]
 800248e:	4b0f      	ldr	r3, [pc, #60]	@ (80024cc <HAL_MspInit+0x68>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002496:	607b      	str	r3, [r7, #4]
 8002498:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	210f      	movs	r1, #15
 800249e:	f06f 0001 	mvn.w	r0, #1
 80024a2:	f000 fb70 	bl	8002b86 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80024a6:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <HAL_MspInit+0x6c>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	4a04      	ldr	r2, [pc, #16]	@ (80024d0 <HAL_MspInit+0x6c>)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024c2:	bf00      	nop
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40021000 	.word	0x40021000
 80024d0:	40010000 	.word	0x40010000

080024d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024dc:	f107 0310 	add.w	r3, r7, #16
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a15      	ldr	r2, [pc, #84]	@ (8002544 <HAL_I2C_MspInit+0x70>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d123      	bne.n	800253c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f4:	4b14      	ldr	r3, [pc, #80]	@ (8002548 <HAL_I2C_MspInit+0x74>)
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	4a13      	ldr	r2, [pc, #76]	@ (8002548 <HAL_I2C_MspInit+0x74>)
 80024fa:	f043 0308 	orr.w	r3, r3, #8
 80024fe:	6193      	str	r3, [r2, #24]
 8002500:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <HAL_I2C_MspInit+0x74>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f003 0308 	and.w	r3, r3, #8
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800250c:	23c0      	movs	r3, #192	@ 0xc0
 800250e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002510:	2312      	movs	r3, #18
 8002512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002514:	2303      	movs	r3, #3
 8002516:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002518:	f107 0310 	add.w	r3, r7, #16
 800251c:	4619      	mov	r1, r3
 800251e:	480b      	ldr	r0, [pc, #44]	@ (800254c <HAL_I2C_MspInit+0x78>)
 8002520:	f000 fc1a 	bl	8002d58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002524:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <HAL_I2C_MspInit+0x74>)
 8002526:	69db      	ldr	r3, [r3, #28]
 8002528:	4a07      	ldr	r2, [pc, #28]	@ (8002548 <HAL_I2C_MspInit+0x74>)
 800252a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800252e:	61d3      	str	r3, [r2, #28]
 8002530:	4b05      	ldr	r3, [pc, #20]	@ (8002548 <HAL_I2C_MspInit+0x74>)
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800253c:	bf00      	nop
 800253e:	3720      	adds	r7, #32
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	40005400 	.word	0x40005400
 8002548:	40021000 	.word	0x40021000
 800254c:	40010c00 	.word	0x40010c00

08002550 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a16      	ldr	r2, [pc, #88]	@ (80025b8 <HAL_TIM_Base_MspInit+0x68>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d10c      	bne.n	800257c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002562:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <HAL_TIM_Base_MspInit+0x6c>)
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	4a15      	ldr	r2, [pc, #84]	@ (80025bc <HAL_TIM_Base_MspInit+0x6c>)
 8002568:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800256c:	6193      	str	r3, [r2, #24]
 800256e:	4b13      	ldr	r3, [pc, #76]	@ (80025bc <HAL_TIM_Base_MspInit+0x6c>)
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002576:	60fb      	str	r3, [r7, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800257a:	e018      	b.n	80025ae <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002584:	d113      	bne.n	80025ae <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002586:	4b0d      	ldr	r3, [pc, #52]	@ (80025bc <HAL_TIM_Base_MspInit+0x6c>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	4a0c      	ldr	r2, [pc, #48]	@ (80025bc <HAL_TIM_Base_MspInit+0x6c>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	61d3      	str	r3, [r2, #28]
 8002592:	4b0a      	ldr	r3, [pc, #40]	@ (80025bc <HAL_TIM_Base_MspInit+0x6c>)
 8002594:	69db      	ldr	r3, [r3, #28]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800259e:	2200      	movs	r2, #0
 80025a0:	2105      	movs	r1, #5
 80025a2:	201c      	movs	r0, #28
 80025a4:	f000 faef 	bl	8002b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80025a8:	201c      	movs	r0, #28
 80025aa:	f000 fb08 	bl	8002bbe <HAL_NVIC_EnableIRQ>
}
 80025ae:	bf00      	nop
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40012c00 	.word	0x40012c00
 80025bc:	40021000 	.word	0x40021000

080025c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b088      	sub	sp, #32
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c8:	f107 0310 	add.w	r3, r7, #16
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a20      	ldr	r2, [pc, #128]	@ (800265c <HAL_UART_MspInit+0x9c>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d139      	bne.n	8002654 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80025e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002660 <HAL_UART_MspInit+0xa0>)
 80025e2:	69db      	ldr	r3, [r3, #28]
 80025e4:	4a1e      	ldr	r2, [pc, #120]	@ (8002660 <HAL_UART_MspInit+0xa0>)
 80025e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ea:	61d3      	str	r3, [r2, #28]
 80025ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002660 <HAL_UART_MspInit+0xa0>)
 80025ee:	69db      	ldr	r3, [r3, #28]
 80025f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f8:	4b19      	ldr	r3, [pc, #100]	@ (8002660 <HAL_UART_MspInit+0xa0>)
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	4a18      	ldr	r2, [pc, #96]	@ (8002660 <HAL_UART_MspInit+0xa0>)
 80025fe:	f043 0308 	orr.w	r3, r3, #8
 8002602:	6193      	str	r3, [r2, #24]
 8002604:	4b16      	ldr	r3, [pc, #88]	@ (8002660 <HAL_UART_MspInit+0xa0>)
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	f003 0308 	and.w	r3, r3, #8
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002610:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002614:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002616:	2302      	movs	r3, #2
 8002618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800261a:	2303      	movs	r3, #3
 800261c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800261e:	f107 0310 	add.w	r3, r7, #16
 8002622:	4619      	mov	r1, r3
 8002624:	480f      	ldr	r0, [pc, #60]	@ (8002664 <HAL_UART_MspInit+0xa4>)
 8002626:	f000 fb97 	bl	8002d58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800262a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800262e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002630:	2300      	movs	r3, #0
 8002632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002638:	f107 0310 	add.w	r3, r7, #16
 800263c:	4619      	mov	r1, r3
 800263e:	4809      	ldr	r0, [pc, #36]	@ (8002664 <HAL_UART_MspInit+0xa4>)
 8002640:	f000 fb8a 	bl	8002d58 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002644:	2200      	movs	r2, #0
 8002646:	2105      	movs	r1, #5
 8002648:	2027      	movs	r0, #39	@ 0x27
 800264a:	f000 fa9c 	bl	8002b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800264e:	2027      	movs	r0, #39	@ 0x27
 8002650:	f000 fab5 	bl	8002bbe <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002654:	bf00      	nop
 8002656:	3720      	adds	r7, #32
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40004800 	.word	0x40004800
 8002660:	40021000 	.word	0x40021000
 8002664:	40010c00 	.word	0x40010c00

08002668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800266c:	bf00      	nop
 800266e:	e7fd      	b.n	800266c <NMI_Handler+0x4>

08002670 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002674:	bf00      	nop
 8002676:	e7fd      	b.n	8002674 <HardFault_Handler+0x4>

08002678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800267c:	bf00      	nop
 800267e:	e7fd      	b.n	800267c <MemManage_Handler+0x4>

08002680 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002684:	bf00      	nop
 8002686:	e7fd      	b.n	8002684 <BusFault_Handler+0x4>

08002688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800268c:	bf00      	nop
 800268e:	e7fd      	b.n	800268c <UsageFault_Handler+0x4>

08002690 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr

0800269c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026a0:	f000 f95a 	bl	8002958 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80026a4:	f005 fd84 	bl	80081b0 <xTaskGetSchedulerState>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d001      	beq.n	80026b2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80026ae:	f006 fd33 	bl	8009118 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026bc:	4802      	ldr	r0, [pc, #8]	@ (80026c8 <TIM2_IRQHandler+0x10>)
 80026be:	f001 ff3f 	bl	8004540 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	200002a8 	.word	0x200002a8

080026cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80026d0:	4802      	ldr	r0, [pc, #8]	@ (80026dc <USART3_IRQHandler+0x10>)
 80026d2:	f002 fb8d 	bl	8004df0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	200002f0 	.word	0x200002f0

080026e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80026e4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80026e8:	f000 fda6 	bl	8003238 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80026ec:	bf00      	nop
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return 1;
 80026f4:	2301      	movs	r3, #1
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bc80      	pop	{r7}
 80026fc:	4770      	bx	lr

080026fe <_kill>:

int _kill(int pid, int sig)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b082      	sub	sp, #8
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
 8002706:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002708:	f007 fed0 	bl	800a4ac <__errno>
 800270c:	4603      	mov	r3, r0
 800270e:	2216      	movs	r2, #22
 8002710:	601a      	str	r2, [r3, #0]
  return -1;
 8002712:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <_exit>:

void _exit (int status)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002726:	f04f 31ff 	mov.w	r1, #4294967295
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7ff ffe7 	bl	80026fe <_kill>
  while (1) {}    /* Make sure we hang here */
 8002730:	bf00      	nop
 8002732:	e7fd      	b.n	8002730 <_exit+0x12>

08002734 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	e00a      	b.n	800275c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002746:	f3af 8000 	nop.w
 800274a:	4601      	mov	r1, r0
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	1c5a      	adds	r2, r3, #1
 8002750:	60ba      	str	r2, [r7, #8]
 8002752:	b2ca      	uxtb	r2, r1
 8002754:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	3301      	adds	r3, #1
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	429a      	cmp	r2, r3
 8002762:	dbf0      	blt.n	8002746 <_read+0x12>
  }

  return len;
 8002764:	687b      	ldr	r3, [r7, #4]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b086      	sub	sp, #24
 8002772:	af00      	add	r7, sp, #0
 8002774:	60f8      	str	r0, [r7, #12]
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800277a:	2300      	movs	r3, #0
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	e009      	b.n	8002794 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	1c5a      	adds	r2, r3, #1
 8002784:	60ba      	str	r2, [r7, #8]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff f8ab 	bl	80018e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	3301      	adds	r3, #1
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	429a      	cmp	r2, r3
 800279a:	dbf1      	blt.n	8002780 <_write+0x12>
  }
  return len;
 800279c:	687b      	ldr	r3, [r7, #4]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <_close>:

int _close(int file)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027cc:	605a      	str	r2, [r3, #4]
  return 0;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr

080027da <_isatty>:

int _isatty(int file)
{
 80027da:	b480      	push	{r7}
 80027dc:	b083      	sub	sp, #12
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027e2:	2301      	movs	r3, #1
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr

080027ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b085      	sub	sp, #20
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	60f8      	str	r0, [r7, #12]
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr
	...

08002808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002810:	4a14      	ldr	r2, [pc, #80]	@ (8002864 <_sbrk+0x5c>)
 8002812:	4b15      	ldr	r3, [pc, #84]	@ (8002868 <_sbrk+0x60>)
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800281c:	4b13      	ldr	r3, [pc, #76]	@ (800286c <_sbrk+0x64>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d102      	bne.n	800282a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002824:	4b11      	ldr	r3, [pc, #68]	@ (800286c <_sbrk+0x64>)
 8002826:	4a12      	ldr	r2, [pc, #72]	@ (8002870 <_sbrk+0x68>)
 8002828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800282a:	4b10      	ldr	r3, [pc, #64]	@ (800286c <_sbrk+0x64>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4413      	add	r3, r2
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	429a      	cmp	r2, r3
 8002836:	d207      	bcs.n	8002848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002838:	f007 fe38 	bl	800a4ac <__errno>
 800283c:	4603      	mov	r3, r0
 800283e:	220c      	movs	r2, #12
 8002840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002842:	f04f 33ff 	mov.w	r3, #4294967295
 8002846:	e009      	b.n	800285c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002848:	4b08      	ldr	r3, [pc, #32]	@ (800286c <_sbrk+0x64>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800284e:	4b07      	ldr	r3, [pc, #28]	@ (800286c <_sbrk+0x64>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4413      	add	r3, r2
 8002856:	4a05      	ldr	r2, [pc, #20]	@ (800286c <_sbrk+0x64>)
 8002858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800285a:	68fb      	ldr	r3, [r7, #12]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3718      	adds	r7, #24
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20005000 	.word	0x20005000
 8002868:	00000400 	.word	0x00000400
 800286c:	200003cc 	.word	0x200003cc
 8002870:	200041e8 	.word	0x200041e8

08002874 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002878:	bf00      	nop
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr

08002880 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002880:	f7ff fff8 	bl	8002874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002884:	480b      	ldr	r0, [pc, #44]	@ (80028b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002886:	490c      	ldr	r1, [pc, #48]	@ (80028b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002888:	4a0c      	ldr	r2, [pc, #48]	@ (80028bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800288a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800288c:	e002      	b.n	8002894 <LoopCopyDataInit>

0800288e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800288e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002892:	3304      	adds	r3, #4

08002894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002898:	d3f9      	bcc.n	800288e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800289a:	4a09      	ldr	r2, [pc, #36]	@ (80028c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800289c:	4c09      	ldr	r4, [pc, #36]	@ (80028c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800289e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028a0:	e001      	b.n	80028a6 <LoopFillZerobss>

080028a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028a4:	3204      	adds	r2, #4

080028a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028a8:	d3fb      	bcc.n	80028a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028aa:	f007 fe05 	bl	800a4b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028ae:	f7ff f855 	bl	800195c <main>
  bx lr
 80028b2:	4770      	bx	lr
  ldr r0, =_sdata
 80028b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028b8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80028bc:	0800d5a4 	.word	0x0800d5a4
  ldr r2, =_sbss
 80028c0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80028c4:	200041e8 	.word	0x200041e8

080028c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028c8:	e7fe      	b.n	80028c8 <ADC1_2_IRQHandler>
	...

080028cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028d0:	4b08      	ldr	r3, [pc, #32]	@ (80028f4 <HAL_Init+0x28>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a07      	ldr	r2, [pc, #28]	@ (80028f4 <HAL_Init+0x28>)
 80028d6:	f043 0310 	orr.w	r3, r3, #16
 80028da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028dc:	2003      	movs	r0, #3
 80028de:	f000 f947 	bl	8002b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028e2:	200f      	movs	r0, #15
 80028e4:	f000 f808 	bl	80028f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028e8:	f7ff fdbc 	bl	8002464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40022000 	.word	0x40022000

080028f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002900:	4b12      	ldr	r3, [pc, #72]	@ (800294c <HAL_InitTick+0x54>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <HAL_InitTick+0x58>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	4619      	mov	r1, r3
 800290a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800290e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002912:	fbb2 f3f3 	udiv	r3, r2, r3
 8002916:	4618      	mov	r0, r3
 8002918:	f000 f95f 	bl	8002bda <HAL_SYSTICK_Config>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e00e      	b.n	8002944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2b0f      	cmp	r3, #15
 800292a:	d80a      	bhi.n	8002942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800292c:	2200      	movs	r2, #0
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	f04f 30ff 	mov.w	r0, #4294967295
 8002934:	f000 f927 	bl	8002b86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002938:	4a06      	ldr	r2, [pc, #24]	@ (8002954 <HAL_InitTick+0x5c>)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800293e:	2300      	movs	r3, #0
 8002940:	e000      	b.n	8002944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
}
 8002944:	4618      	mov	r0, r3
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	20000010 	.word	0x20000010
 8002950:	20000018 	.word	0x20000018
 8002954:	20000014 	.word	0x20000014

08002958 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800295c:	4b05      	ldr	r3, [pc, #20]	@ (8002974 <HAL_IncTick+0x1c>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	461a      	mov	r2, r3
 8002962:	4b05      	ldr	r3, [pc, #20]	@ (8002978 <HAL_IncTick+0x20>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4413      	add	r3, r2
 8002968:	4a03      	ldr	r2, [pc, #12]	@ (8002978 <HAL_IncTick+0x20>)
 800296a:	6013      	str	r3, [r2, #0]
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr
 8002974:	20000018 	.word	0x20000018
 8002978:	200003d0 	.word	0x200003d0

0800297c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  return uwTick;
 8002980:	4b02      	ldr	r3, [pc, #8]	@ (800298c <HAL_GetTick+0x10>)
 8002982:	681b      	ldr	r3, [r3, #0]
}
 8002984:	4618      	mov	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	200003d0 	.word	0x200003d0

08002990 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002998:	f7ff fff0 	bl	800297c <HAL_GetTick>
 800299c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a8:	d005      	beq.n	80029b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029aa:	4b0a      	ldr	r3, [pc, #40]	@ (80029d4 <HAL_Delay+0x44>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	461a      	mov	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4413      	add	r3, r2
 80029b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029b6:	bf00      	nop
 80029b8:	f7ff ffe0 	bl	800297c <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d8f7      	bhi.n	80029b8 <HAL_Delay+0x28>
  {
  }
}
 80029c8:	bf00      	nop
 80029ca:	bf00      	nop
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000018 	.word	0x20000018

080029d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029e8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a1c <__NVIC_SetPriorityGrouping+0x44>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029f4:	4013      	ands	r3, r2
 80029f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a0a:	4a04      	ldr	r2, [pc, #16]	@ (8002a1c <__NVIC_SetPriorityGrouping+0x44>)
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	60d3      	str	r3, [r2, #12]
}
 8002a10:	bf00      	nop
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bc80      	pop	{r7}
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	e000ed00 	.word	0xe000ed00

08002a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <__NVIC_GetPriorityGrouping+0x18>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	0a1b      	lsrs	r3, r3, #8
 8002a2a:	f003 0307 	and.w	r3, r3, #7
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	e000ed00 	.word	0xe000ed00

08002a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	db0b      	blt.n	8002a66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	f003 021f 	and.w	r2, r3, #31
 8002a54:	4906      	ldr	r1, [pc, #24]	@ (8002a70 <__NVIC_EnableIRQ+0x34>)
 8002a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5a:	095b      	lsrs	r3, r3, #5
 8002a5c:	2001      	movs	r0, #1
 8002a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr
 8002a70:	e000e100 	.word	0xe000e100

08002a74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	6039      	str	r1, [r7, #0]
 8002a7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	db0a      	blt.n	8002a9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	490c      	ldr	r1, [pc, #48]	@ (8002ac0 <__NVIC_SetPriority+0x4c>)
 8002a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a92:	0112      	lsls	r2, r2, #4
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	440b      	add	r3, r1
 8002a98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a9c:	e00a      	b.n	8002ab4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	4908      	ldr	r1, [pc, #32]	@ (8002ac4 <__NVIC_SetPriority+0x50>)
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	f003 030f 	and.w	r3, r3, #15
 8002aaa:	3b04      	subs	r3, #4
 8002aac:	0112      	lsls	r2, r2, #4
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	440b      	add	r3, r1
 8002ab2:	761a      	strb	r2, [r3, #24]
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bc80      	pop	{r7}
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	e000e100 	.word	0xe000e100
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b089      	sub	sp, #36	@ 0x24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f003 0307 	and.w	r3, r3, #7
 8002ada:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	f1c3 0307 	rsb	r3, r3, #7
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	bf28      	it	cs
 8002ae6:	2304      	movcs	r3, #4
 8002ae8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	3304      	adds	r3, #4
 8002aee:	2b06      	cmp	r3, #6
 8002af0:	d902      	bls.n	8002af8 <NVIC_EncodePriority+0x30>
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	3b03      	subs	r3, #3
 8002af6:	e000      	b.n	8002afa <NVIC_EncodePriority+0x32>
 8002af8:	2300      	movs	r3, #0
 8002afa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002afc:	f04f 32ff 	mov.w	r2, #4294967295
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	43da      	mvns	r2, r3
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	401a      	ands	r2, r3
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b10:	f04f 31ff 	mov.w	r1, #4294967295
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1a:	43d9      	mvns	r1, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b20:	4313      	orrs	r3, r2
         );
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3724      	adds	r7, #36	@ 0x24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3b01      	subs	r3, #1
 8002b38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b3c:	d301      	bcc.n	8002b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e00f      	b.n	8002b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b42:	4a0a      	ldr	r2, [pc, #40]	@ (8002b6c <SysTick_Config+0x40>)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b4a:	210f      	movs	r1, #15
 8002b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b50:	f7ff ff90 	bl	8002a74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b54:	4b05      	ldr	r3, [pc, #20]	@ (8002b6c <SysTick_Config+0x40>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b5a:	4b04      	ldr	r3, [pc, #16]	@ (8002b6c <SysTick_Config+0x40>)
 8002b5c:	2207      	movs	r2, #7
 8002b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	e000e010 	.word	0xe000e010

08002b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff ff2d 	bl	80029d8 <__NVIC_SetPriorityGrouping>
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b086      	sub	sp, #24
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	607a      	str	r2, [r7, #4]
 8002b92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b98:	f7ff ff42 	bl	8002a20 <__NVIC_GetPriorityGrouping>
 8002b9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	68b9      	ldr	r1, [r7, #8]
 8002ba2:	6978      	ldr	r0, [r7, #20]
 8002ba4:	f7ff ff90 	bl	8002ac8 <NVIC_EncodePriority>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bae:	4611      	mov	r1, r2
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff ff5f 	bl	8002a74 <__NVIC_SetPriority>
}
 8002bb6:	bf00      	nop
 8002bb8:	3718      	adds	r7, #24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b082      	sub	sp, #8
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7ff ff35 	bl	8002a3c <__NVIC_EnableIRQ>
}
 8002bd2:	bf00      	nop
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff ffa2 	bl	8002b2c <SysTick_Config>
 8002be8:	4603      	mov	r3, r0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	b085      	sub	sp, #20
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d008      	beq.n	8002c1c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2204      	movs	r2, #4
 8002c0e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e020      	b.n	8002c5e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f022 020e 	bic.w	r2, r2, #14
 8002c2a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0201 	bic.w	r2, r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c44:	2101      	movs	r1, #1
 8002c46:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c70:	2300      	movs	r3, #0
 8002c72:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d005      	beq.n	8002c8c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2204      	movs	r2, #4
 8002c84:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	e051      	b.n	8002d30 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 020e 	bic.w	r2, r2, #14
 8002c9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 0201 	bic.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a22      	ldr	r2, [pc, #136]	@ (8002d3c <HAL_DMA_Abort_IT+0xd4>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d029      	beq.n	8002d0a <HAL_DMA_Abort_IT+0xa2>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a21      	ldr	r2, [pc, #132]	@ (8002d40 <HAL_DMA_Abort_IT+0xd8>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d022      	beq.n	8002d06 <HAL_DMA_Abort_IT+0x9e>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a1f      	ldr	r2, [pc, #124]	@ (8002d44 <HAL_DMA_Abort_IT+0xdc>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d01a      	beq.n	8002d00 <HAL_DMA_Abort_IT+0x98>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a1e      	ldr	r2, [pc, #120]	@ (8002d48 <HAL_DMA_Abort_IT+0xe0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d012      	beq.n	8002cfa <HAL_DMA_Abort_IT+0x92>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a1c      	ldr	r2, [pc, #112]	@ (8002d4c <HAL_DMA_Abort_IT+0xe4>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d00a      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x8c>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a1b      	ldr	r2, [pc, #108]	@ (8002d50 <HAL_DMA_Abort_IT+0xe8>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d102      	bne.n	8002cee <HAL_DMA_Abort_IT+0x86>
 8002ce8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002cec:	e00e      	b.n	8002d0c <HAL_DMA_Abort_IT+0xa4>
 8002cee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cf2:	e00b      	b.n	8002d0c <HAL_DMA_Abort_IT+0xa4>
 8002cf4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002cf8:	e008      	b.n	8002d0c <HAL_DMA_Abort_IT+0xa4>
 8002cfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cfe:	e005      	b.n	8002d0c <HAL_DMA_Abort_IT+0xa4>
 8002d00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d04:	e002      	b.n	8002d0c <HAL_DMA_Abort_IT+0xa4>
 8002d06:	2310      	movs	r3, #16
 8002d08:	e000      	b.n	8002d0c <HAL_DMA_Abort_IT+0xa4>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	4a11      	ldr	r2, [pc, #68]	@ (8002d54 <HAL_DMA_Abort_IT+0xec>)
 8002d0e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	4798      	blx	r3
    } 
  }
  return status;
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40020008 	.word	0x40020008
 8002d40:	4002001c 	.word	0x4002001c
 8002d44:	40020030 	.word	0x40020030
 8002d48:	40020044 	.word	0x40020044
 8002d4c:	40020058 	.word	0x40020058
 8002d50:	4002006c 	.word	0x4002006c
 8002d54:	40020000 	.word	0x40020000

08002d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b08b      	sub	sp, #44	@ 0x2c
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d62:	2300      	movs	r3, #0
 8002d64:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d66:	2300      	movs	r3, #0
 8002d68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d6a:	e169      	b.n	8003040 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	69fa      	ldr	r2, [r7, #28]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	f040 8158 	bne.w	800303a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4a9a      	ldr	r2, [pc, #616]	@ (8002ff8 <HAL_GPIO_Init+0x2a0>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d05e      	beq.n	8002e52 <HAL_GPIO_Init+0xfa>
 8002d94:	4a98      	ldr	r2, [pc, #608]	@ (8002ff8 <HAL_GPIO_Init+0x2a0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d875      	bhi.n	8002e86 <HAL_GPIO_Init+0x12e>
 8002d9a:	4a98      	ldr	r2, [pc, #608]	@ (8002ffc <HAL_GPIO_Init+0x2a4>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d058      	beq.n	8002e52 <HAL_GPIO_Init+0xfa>
 8002da0:	4a96      	ldr	r2, [pc, #600]	@ (8002ffc <HAL_GPIO_Init+0x2a4>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d86f      	bhi.n	8002e86 <HAL_GPIO_Init+0x12e>
 8002da6:	4a96      	ldr	r2, [pc, #600]	@ (8003000 <HAL_GPIO_Init+0x2a8>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d052      	beq.n	8002e52 <HAL_GPIO_Init+0xfa>
 8002dac:	4a94      	ldr	r2, [pc, #592]	@ (8003000 <HAL_GPIO_Init+0x2a8>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d869      	bhi.n	8002e86 <HAL_GPIO_Init+0x12e>
 8002db2:	4a94      	ldr	r2, [pc, #592]	@ (8003004 <HAL_GPIO_Init+0x2ac>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d04c      	beq.n	8002e52 <HAL_GPIO_Init+0xfa>
 8002db8:	4a92      	ldr	r2, [pc, #584]	@ (8003004 <HAL_GPIO_Init+0x2ac>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d863      	bhi.n	8002e86 <HAL_GPIO_Init+0x12e>
 8002dbe:	4a92      	ldr	r2, [pc, #584]	@ (8003008 <HAL_GPIO_Init+0x2b0>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d046      	beq.n	8002e52 <HAL_GPIO_Init+0xfa>
 8002dc4:	4a90      	ldr	r2, [pc, #576]	@ (8003008 <HAL_GPIO_Init+0x2b0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d85d      	bhi.n	8002e86 <HAL_GPIO_Init+0x12e>
 8002dca:	2b12      	cmp	r3, #18
 8002dcc:	d82a      	bhi.n	8002e24 <HAL_GPIO_Init+0xcc>
 8002dce:	2b12      	cmp	r3, #18
 8002dd0:	d859      	bhi.n	8002e86 <HAL_GPIO_Init+0x12e>
 8002dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd8 <HAL_GPIO_Init+0x80>)
 8002dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd8:	08002e53 	.word	0x08002e53
 8002ddc:	08002e2d 	.word	0x08002e2d
 8002de0:	08002e3f 	.word	0x08002e3f
 8002de4:	08002e81 	.word	0x08002e81
 8002de8:	08002e87 	.word	0x08002e87
 8002dec:	08002e87 	.word	0x08002e87
 8002df0:	08002e87 	.word	0x08002e87
 8002df4:	08002e87 	.word	0x08002e87
 8002df8:	08002e87 	.word	0x08002e87
 8002dfc:	08002e87 	.word	0x08002e87
 8002e00:	08002e87 	.word	0x08002e87
 8002e04:	08002e87 	.word	0x08002e87
 8002e08:	08002e87 	.word	0x08002e87
 8002e0c:	08002e87 	.word	0x08002e87
 8002e10:	08002e87 	.word	0x08002e87
 8002e14:	08002e87 	.word	0x08002e87
 8002e18:	08002e87 	.word	0x08002e87
 8002e1c:	08002e35 	.word	0x08002e35
 8002e20:	08002e49 	.word	0x08002e49
 8002e24:	4a79      	ldr	r2, [pc, #484]	@ (800300c <HAL_GPIO_Init+0x2b4>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d013      	beq.n	8002e52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e2a:	e02c      	b.n	8002e86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	623b      	str	r3, [r7, #32]
          break;
 8002e32:	e029      	b.n	8002e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	3304      	adds	r3, #4
 8002e3a:	623b      	str	r3, [r7, #32]
          break;
 8002e3c:	e024      	b.n	8002e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	3308      	adds	r3, #8
 8002e44:	623b      	str	r3, [r7, #32]
          break;
 8002e46:	e01f      	b.n	8002e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	330c      	adds	r3, #12
 8002e4e:	623b      	str	r3, [r7, #32]
          break;
 8002e50:	e01a      	b.n	8002e88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d102      	bne.n	8002e60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e5a:	2304      	movs	r3, #4
 8002e5c:	623b      	str	r3, [r7, #32]
          break;
 8002e5e:	e013      	b.n	8002e88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d105      	bne.n	8002e74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e68:	2308      	movs	r3, #8
 8002e6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	69fa      	ldr	r2, [r7, #28]
 8002e70:	611a      	str	r2, [r3, #16]
          break;
 8002e72:	e009      	b.n	8002e88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e74:	2308      	movs	r3, #8
 8002e76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69fa      	ldr	r2, [r7, #28]
 8002e7c:	615a      	str	r2, [r3, #20]
          break;
 8002e7e:	e003      	b.n	8002e88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e80:	2300      	movs	r3, #0
 8002e82:	623b      	str	r3, [r7, #32]
          break;
 8002e84:	e000      	b.n	8002e88 <HAL_GPIO_Init+0x130>
          break;
 8002e86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	2bff      	cmp	r3, #255	@ 0xff
 8002e8c:	d801      	bhi.n	8002e92 <HAL_GPIO_Init+0x13a>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	e001      	b.n	8002e96 <HAL_GPIO_Init+0x13e>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	3304      	adds	r3, #4
 8002e96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	2bff      	cmp	r3, #255	@ 0xff
 8002e9c:	d802      	bhi.n	8002ea4 <HAL_GPIO_Init+0x14c>
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	e002      	b.n	8002eaa <HAL_GPIO_Init+0x152>
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea6:	3b08      	subs	r3, #8
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	210f      	movs	r1, #15
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	401a      	ands	r2, r3
 8002ebc:	6a39      	ldr	r1, [r7, #32]
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 80b1 	beq.w	800303a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ed8:	4b4d      	ldr	r3, [pc, #308]	@ (8003010 <HAL_GPIO_Init+0x2b8>)
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	4a4c      	ldr	r2, [pc, #304]	@ (8003010 <HAL_GPIO_Init+0x2b8>)
 8002ede:	f043 0301 	orr.w	r3, r3, #1
 8002ee2:	6193      	str	r3, [r2, #24]
 8002ee4:	4b4a      	ldr	r3, [pc, #296]	@ (8003010 <HAL_GPIO_Init+0x2b8>)
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	60bb      	str	r3, [r7, #8]
 8002eee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ef0:	4a48      	ldr	r2, [pc, #288]	@ (8003014 <HAL_GPIO_Init+0x2bc>)
 8002ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef4:	089b      	lsrs	r3, r3, #2
 8002ef6:	3302      	adds	r3, #2
 8002ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002efc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f00:	f003 0303 	and.w	r3, r3, #3
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	220f      	movs	r2, #15
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	4013      	ands	r3, r2
 8002f12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a40      	ldr	r2, [pc, #256]	@ (8003018 <HAL_GPIO_Init+0x2c0>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d013      	beq.n	8002f44 <HAL_GPIO_Init+0x1ec>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a3f      	ldr	r2, [pc, #252]	@ (800301c <HAL_GPIO_Init+0x2c4>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d00d      	beq.n	8002f40 <HAL_GPIO_Init+0x1e8>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a3e      	ldr	r2, [pc, #248]	@ (8003020 <HAL_GPIO_Init+0x2c8>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d007      	beq.n	8002f3c <HAL_GPIO_Init+0x1e4>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a3d      	ldr	r2, [pc, #244]	@ (8003024 <HAL_GPIO_Init+0x2cc>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d101      	bne.n	8002f38 <HAL_GPIO_Init+0x1e0>
 8002f34:	2303      	movs	r3, #3
 8002f36:	e006      	b.n	8002f46 <HAL_GPIO_Init+0x1ee>
 8002f38:	2304      	movs	r3, #4
 8002f3a:	e004      	b.n	8002f46 <HAL_GPIO_Init+0x1ee>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e002      	b.n	8002f46 <HAL_GPIO_Init+0x1ee>
 8002f40:	2301      	movs	r3, #1
 8002f42:	e000      	b.n	8002f46 <HAL_GPIO_Init+0x1ee>
 8002f44:	2300      	movs	r3, #0
 8002f46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f48:	f002 0203 	and.w	r2, r2, #3
 8002f4c:	0092      	lsls	r2, r2, #2
 8002f4e:	4093      	lsls	r3, r2
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f56:	492f      	ldr	r1, [pc, #188]	@ (8003014 <HAL_GPIO_Init+0x2bc>)
 8002f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5a:	089b      	lsrs	r3, r3, #2
 8002f5c:	3302      	adds	r3, #2
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d006      	beq.n	8002f7e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f70:	4b2d      	ldr	r3, [pc, #180]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	492c      	ldr	r1, [pc, #176]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	608b      	str	r3, [r1, #8]
 8002f7c:	e006      	b.n	8002f8c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	43db      	mvns	r3, r3
 8002f86:	4928      	ldr	r1, [pc, #160]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d006      	beq.n	8002fa6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f98:	4b23      	ldr	r3, [pc, #140]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	4922      	ldr	r1, [pc, #136]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60cb      	str	r3, [r1, #12]
 8002fa4:	e006      	b.n	8002fb4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002fa6:	4b20      	ldr	r3, [pc, #128]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	43db      	mvns	r3, r3
 8002fae:	491e      	ldr	r1, [pc, #120]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d006      	beq.n	8002fce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002fc0:	4b19      	ldr	r3, [pc, #100]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002fc2:	685a      	ldr	r2, [r3, #4]
 8002fc4:	4918      	ldr	r1, [pc, #96]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	604b      	str	r3, [r1, #4]
 8002fcc:	e006      	b.n	8002fdc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002fce:	4b16      	ldr	r3, [pc, #88]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	4914      	ldr	r1, [pc, #80]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002fd8:	4013      	ands	r3, r2
 8002fda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d021      	beq.n	800302c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	490e      	ldr	r1, [pc, #56]	@ (8003028 <HAL_GPIO_Init+0x2d0>)
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	600b      	str	r3, [r1, #0]
 8002ff4:	e021      	b.n	800303a <HAL_GPIO_Init+0x2e2>
 8002ff6:	bf00      	nop
 8002ff8:	10320000 	.word	0x10320000
 8002ffc:	10310000 	.word	0x10310000
 8003000:	10220000 	.word	0x10220000
 8003004:	10210000 	.word	0x10210000
 8003008:	10120000 	.word	0x10120000
 800300c:	10110000 	.word	0x10110000
 8003010:	40021000 	.word	0x40021000
 8003014:	40010000 	.word	0x40010000
 8003018:	40010800 	.word	0x40010800
 800301c:	40010c00 	.word	0x40010c00
 8003020:	40011000 	.word	0x40011000
 8003024:	40011400 	.word	0x40011400
 8003028:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800302c:	4b0b      	ldr	r3, [pc, #44]	@ (800305c <HAL_GPIO_Init+0x304>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	43db      	mvns	r3, r3
 8003034:	4909      	ldr	r1, [pc, #36]	@ (800305c <HAL_GPIO_Init+0x304>)
 8003036:	4013      	ands	r3, r2
 8003038:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800303a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303c:	3301      	adds	r3, #1
 800303e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003046:	fa22 f303 	lsr.w	r3, r2, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	f47f ae8e 	bne.w	8002d6c <HAL_GPIO_Init+0x14>
  }
}
 8003050:	bf00      	nop
 8003052:	bf00      	nop
 8003054:	372c      	adds	r7, #44	@ 0x2c
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr
 800305c:	40010400 	.word	0x40010400

08003060 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003060:	b480      	push	{r7}
 8003062:	b089      	sub	sp, #36	@ 0x24
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800306a:	2300      	movs	r3, #0
 800306c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800306e:	e09a      	b.n	80031a6 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003070:	2201      	movs	r2, #1
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	4013      	ands	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	2b00      	cmp	r3, #0
 8003082:	f000 808d 	beq.w	80031a0 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8003086:	4a4e      	ldr	r2, [pc, #312]	@ (80031c0 <HAL_GPIO_DeInit+0x160>)
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	089b      	lsrs	r3, r3, #2
 800308c:	3302      	adds	r3, #2
 800308e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003092:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f003 0303 	and.w	r3, r3, #3
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	220f      	movs	r2, #15
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	4013      	ands	r3, r2
 80030a6:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a46      	ldr	r2, [pc, #280]	@ (80031c4 <HAL_GPIO_DeInit+0x164>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d013      	beq.n	80030d8 <HAL_GPIO_DeInit+0x78>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a45      	ldr	r2, [pc, #276]	@ (80031c8 <HAL_GPIO_DeInit+0x168>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d00d      	beq.n	80030d4 <HAL_GPIO_DeInit+0x74>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a44      	ldr	r2, [pc, #272]	@ (80031cc <HAL_GPIO_DeInit+0x16c>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d007      	beq.n	80030d0 <HAL_GPIO_DeInit+0x70>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a43      	ldr	r2, [pc, #268]	@ (80031d0 <HAL_GPIO_DeInit+0x170>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d101      	bne.n	80030cc <HAL_GPIO_DeInit+0x6c>
 80030c8:	2303      	movs	r3, #3
 80030ca:	e006      	b.n	80030da <HAL_GPIO_DeInit+0x7a>
 80030cc:	2304      	movs	r3, #4
 80030ce:	e004      	b.n	80030da <HAL_GPIO_DeInit+0x7a>
 80030d0:	2302      	movs	r3, #2
 80030d2:	e002      	b.n	80030da <HAL_GPIO_DeInit+0x7a>
 80030d4:	2301      	movs	r3, #1
 80030d6:	e000      	b.n	80030da <HAL_GPIO_DeInit+0x7a>
 80030d8:	2300      	movs	r3, #0
 80030da:	69fa      	ldr	r2, [r7, #28]
 80030dc:	f002 0203 	and.w	r2, r2, #3
 80030e0:	0092      	lsls	r2, r2, #2
 80030e2:	4093      	lsls	r3, r2
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d132      	bne.n	8003150 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80030ea:	4b3a      	ldr	r3, [pc, #232]	@ (80031d4 <HAL_GPIO_DeInit+0x174>)
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	43db      	mvns	r3, r3
 80030f2:	4938      	ldr	r1, [pc, #224]	@ (80031d4 <HAL_GPIO_DeInit+0x174>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80030f8:	4b36      	ldr	r3, [pc, #216]	@ (80031d4 <HAL_GPIO_DeInit+0x174>)
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	43db      	mvns	r3, r3
 8003100:	4934      	ldr	r1, [pc, #208]	@ (80031d4 <HAL_GPIO_DeInit+0x174>)
 8003102:	4013      	ands	r3, r2
 8003104:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8003106:	4b33      	ldr	r3, [pc, #204]	@ (80031d4 <HAL_GPIO_DeInit+0x174>)
 8003108:	68da      	ldr	r2, [r3, #12]
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	43db      	mvns	r3, r3
 800310e:	4931      	ldr	r1, [pc, #196]	@ (80031d4 <HAL_GPIO_DeInit+0x174>)
 8003110:	4013      	ands	r3, r2
 8003112:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8003114:	4b2f      	ldr	r3, [pc, #188]	@ (80031d4 <HAL_GPIO_DeInit+0x174>)
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	43db      	mvns	r3, r3
 800311c:	492d      	ldr	r1, [pc, #180]	@ (80031d4 <HAL_GPIO_DeInit+0x174>)
 800311e:	4013      	ands	r3, r2
 8003120:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	f003 0303 	and.w	r3, r3, #3
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	220f      	movs	r2, #15
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8003132:	4a23      	ldr	r2, [pc, #140]	@ (80031c0 <HAL_GPIO_DeInit+0x160>)
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	089b      	lsrs	r3, r3, #2
 8003138:	3302      	adds	r3, #2
 800313a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	43da      	mvns	r2, r3
 8003142:	481f      	ldr	r0, [pc, #124]	@ (80031c0 <HAL_GPIO_DeInit+0x160>)
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	089b      	lsrs	r3, r3, #2
 8003148:	400a      	ands	r2, r1
 800314a:	3302      	adds	r3, #2
 800314c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	2bff      	cmp	r3, #255	@ 0xff
 8003154:	d801      	bhi.n	800315a <HAL_GPIO_DeInit+0xfa>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	e001      	b.n	800315e <HAL_GPIO_DeInit+0xfe>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	3304      	adds	r3, #4
 800315e:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	2bff      	cmp	r3, #255	@ 0xff
 8003164:	d802      	bhi.n	800316c <HAL_GPIO_DeInit+0x10c>
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	e002      	b.n	8003172 <HAL_GPIO_DeInit+0x112>
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	3b08      	subs	r3, #8
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	210f      	movs	r1, #15
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	fa01 f303 	lsl.w	r3, r1, r3
 8003180:	43db      	mvns	r3, r3
 8003182:	401a      	ands	r2, r3
 8003184:	2104      	movs	r1, #4
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	fa01 f303 	lsl.w	r3, r1, r3
 800318c:	431a      	orrs	r2, r3
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68da      	ldr	r2, [r3, #12]
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	43db      	mvns	r3, r3
 800319a:	401a      	ands	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	60da      	str	r2, [r3, #12]
    }

    position++;
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	3301      	adds	r3, #1
 80031a4:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	fa22 f303 	lsr.w	r3, r2, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f47f af5e 	bne.w	8003070 <HAL_GPIO_DeInit+0x10>
  }
}
 80031b4:	bf00      	nop
 80031b6:	bf00      	nop
 80031b8:	3724      	adds	r7, #36	@ 0x24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	40010000 	.word	0x40010000
 80031c4:	40010800 	.word	0x40010800
 80031c8:	40010c00 	.word	0x40010c00
 80031cc:	40011000 	.word	0x40011000
 80031d0:	40011400 	.word	0x40011400
 80031d4:	40010400 	.word	0x40010400

080031d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031d8:	b480      	push	{r7}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	460b      	mov	r3, r1
 80031e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	887b      	ldrh	r3, [r7, #2]
 80031ea:	4013      	ands	r3, r2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031f0:	2301      	movs	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
 80031f4:	e001      	b.n	80031fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031f6:	2300      	movs	r3, #0
 80031f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3714      	adds	r7, #20
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr

08003206 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
 800320e:	460b      	mov	r3, r1
 8003210:	807b      	strh	r3, [r7, #2]
 8003212:	4613      	mov	r3, r2
 8003214:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003216:	787b      	ldrb	r3, [r7, #1]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800321c:	887a      	ldrh	r2, [r7, #2]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003222:	e003      	b.n	800322c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003224:	887b      	ldrh	r3, [r7, #2]
 8003226:	041a      	lsls	r2, r3, #16
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	611a      	str	r2, [r3, #16]
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr
	...

08003238 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003242:	4b08      	ldr	r3, [pc, #32]	@ (8003264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003244:	695a      	ldr	r2, [r3, #20]
 8003246:	88fb      	ldrh	r3, [r7, #6]
 8003248:	4013      	ands	r3, r2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d006      	beq.n	800325c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800324e:	4a05      	ldr	r2, [pc, #20]	@ (8003264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003250:	88fb      	ldrh	r3, [r7, #6]
 8003252:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003254:	88fb      	ldrh	r3, [r7, #6]
 8003256:	4618      	mov	r0, r3
 8003258:	f7fe faf4 	bl	8001844 <HAL_GPIO_EXTI_Callback>
  }
}
 800325c:	bf00      	nop
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40010400 	.word	0x40010400

08003268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e12b      	b.n	80034d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7ff f920 	bl	80024d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2224      	movs	r2, #36	@ 0x24
 8003298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 0201 	bic.w	r2, r2, #1
 80032aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032cc:	f001 f832 	bl	8004334 <HAL_RCC_GetPCLK1Freq>
 80032d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	4a81      	ldr	r2, [pc, #516]	@ (80034dc <HAL_I2C_Init+0x274>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d807      	bhi.n	80032ec <HAL_I2C_Init+0x84>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4a80      	ldr	r2, [pc, #512]	@ (80034e0 <HAL_I2C_Init+0x278>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	bf94      	ite	ls
 80032e4:	2301      	movls	r3, #1
 80032e6:	2300      	movhi	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	e006      	b.n	80032fa <HAL_I2C_Init+0x92>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	4a7d      	ldr	r2, [pc, #500]	@ (80034e4 <HAL_I2C_Init+0x27c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	bf94      	ite	ls
 80032f4:	2301      	movls	r3, #1
 80032f6:	2300      	movhi	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e0e7      	b.n	80034d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	4a78      	ldr	r2, [pc, #480]	@ (80034e8 <HAL_I2C_Init+0x280>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	0c9b      	lsrs	r3, r3, #18
 800330c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	430a      	orrs	r2, r1
 8003320:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	4a6a      	ldr	r2, [pc, #424]	@ (80034dc <HAL_I2C_Init+0x274>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d802      	bhi.n	800333c <HAL_I2C_Init+0xd4>
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	3301      	adds	r3, #1
 800333a:	e009      	b.n	8003350 <HAL_I2C_Init+0xe8>
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003342:	fb02 f303 	mul.w	r3, r2, r3
 8003346:	4a69      	ldr	r2, [pc, #420]	@ (80034ec <HAL_I2C_Init+0x284>)
 8003348:	fba2 2303 	umull	r2, r3, r2, r3
 800334c:	099b      	lsrs	r3, r3, #6
 800334e:	3301      	adds	r3, #1
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	6812      	ldr	r2, [r2, #0]
 8003354:	430b      	orrs	r3, r1
 8003356:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003362:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	495c      	ldr	r1, [pc, #368]	@ (80034dc <HAL_I2C_Init+0x274>)
 800336c:	428b      	cmp	r3, r1
 800336e:	d819      	bhi.n	80033a4 <HAL_I2C_Init+0x13c>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	1e59      	subs	r1, r3, #1
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	fbb1 f3f3 	udiv	r3, r1, r3
 800337e:	1c59      	adds	r1, r3, #1
 8003380:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003384:	400b      	ands	r3, r1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00a      	beq.n	80033a0 <HAL_I2C_Init+0x138>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	1e59      	subs	r1, r3, #1
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fbb1 f3f3 	udiv	r3, r1, r3
 8003398:	3301      	adds	r3, #1
 800339a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800339e:	e051      	b.n	8003444 <HAL_I2C_Init+0x1dc>
 80033a0:	2304      	movs	r3, #4
 80033a2:	e04f      	b.n	8003444 <HAL_I2C_Init+0x1dc>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d111      	bne.n	80033d0 <HAL_I2C_Init+0x168>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	1e58      	subs	r0, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	440b      	add	r3, r1
 80033ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80033be:	3301      	adds	r3, #1
 80033c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	bf0c      	ite	eq
 80033c8:	2301      	moveq	r3, #1
 80033ca:	2300      	movne	r3, #0
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	e012      	b.n	80033f6 <HAL_I2C_Init+0x18e>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1e58      	subs	r0, r3, #1
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6859      	ldr	r1, [r3, #4]
 80033d8:	460b      	mov	r3, r1
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	0099      	lsls	r1, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80033e6:	3301      	adds	r3, #1
 80033e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	bf0c      	ite	eq
 80033f0:	2301      	moveq	r3, #1
 80033f2:	2300      	movne	r3, #0
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_I2C_Init+0x196>
 80033fa:	2301      	movs	r3, #1
 80033fc:	e022      	b.n	8003444 <HAL_I2C_Init+0x1dc>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10e      	bne.n	8003424 <HAL_I2C_Init+0x1bc>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	1e58      	subs	r0, r3, #1
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6859      	ldr	r1, [r3, #4]
 800340e:	460b      	mov	r3, r1
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	440b      	add	r3, r1
 8003414:	fbb0 f3f3 	udiv	r3, r0, r3
 8003418:	3301      	adds	r3, #1
 800341a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800341e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003422:	e00f      	b.n	8003444 <HAL_I2C_Init+0x1dc>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	1e58      	subs	r0, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6859      	ldr	r1, [r3, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	0099      	lsls	r1, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	fbb0 f3f3 	udiv	r3, r0, r3
 800343a:	3301      	adds	r3, #1
 800343c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003440:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	6809      	ldr	r1, [r1, #0]
 8003448:	4313      	orrs	r3, r2
 800344a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69da      	ldr	r2, [r3, #28]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	430a      	orrs	r2, r1
 8003466:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003472:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6911      	ldr	r1, [r2, #16]
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	68d2      	ldr	r2, [r2, #12]
 800347e:	4311      	orrs	r1, r2
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	430b      	orrs	r3, r1
 8003486:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695a      	ldr	r2, [r3, #20]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2220      	movs	r2, #32
 80034be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	000186a0 	.word	0x000186a0
 80034e0:	001e847f 	.word	0x001e847f
 80034e4:	003d08ff 	.word	0x003d08ff
 80034e8:	431bde83 	.word	0x431bde83
 80034ec:	10624dd3 	.word	0x10624dd3

080034f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b088      	sub	sp, #32
 80034f4:	af02      	add	r7, sp, #8
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	607a      	str	r2, [r7, #4]
 80034fa:	461a      	mov	r2, r3
 80034fc:	460b      	mov	r3, r1
 80034fe:	817b      	strh	r3, [r7, #10]
 8003500:	4613      	mov	r3, r2
 8003502:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003504:	f7ff fa3a 	bl	800297c <HAL_GetTick>
 8003508:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b20      	cmp	r3, #32
 8003514:	f040 80e0 	bne.w	80036d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	2319      	movs	r3, #25
 800351e:	2201      	movs	r2, #1
 8003520:	4970      	ldr	r1, [pc, #448]	@ (80036e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003522:	68f8      	ldr	r0, [r7, #12]
 8003524:	f000 f964 	bl	80037f0 <I2C_WaitOnFlagUntilTimeout>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800352e:	2302      	movs	r3, #2
 8003530:	e0d3      	b.n	80036da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003538:	2b01      	cmp	r3, #1
 800353a:	d101      	bne.n	8003540 <HAL_I2C_Master_Transmit+0x50>
 800353c:	2302      	movs	r3, #2
 800353e:	e0cc      	b.n	80036da <HAL_I2C_Master_Transmit+0x1ea>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	2b01      	cmp	r3, #1
 8003554:	d007      	beq.n	8003566 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f042 0201 	orr.w	r2, r2, #1
 8003564:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003574:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2221      	movs	r2, #33	@ 0x21
 800357a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2210      	movs	r2, #16
 8003582:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	893a      	ldrh	r2, [r7, #8]
 8003596:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800359c:	b29a      	uxth	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	4a50      	ldr	r2, [pc, #320]	@ (80036e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80035a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035a8:	8979      	ldrh	r1, [r7, #10]
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	6a3a      	ldr	r2, [r7, #32]
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f000 f89c 	bl	80036ec <I2C_MasterRequestWrite>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e08d      	b.n	80036da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035be:	2300      	movs	r3, #0
 80035c0:	613b      	str	r3, [r7, #16]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	613b      	str	r3, [r7, #16]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	613b      	str	r3, [r7, #16]
 80035d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80035d4:	e066      	b.n	80036a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	6a39      	ldr	r1, [r7, #32]
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f000 fa22 	bl	8003a24 <I2C_WaitOnTXEFlagUntilTimeout>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00d      	beq.n	8003602 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d107      	bne.n	80035fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e06b      	b.n	80036da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003606:	781a      	ldrb	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361c:	b29b      	uxth	r3, r3
 800361e:	3b01      	subs	r3, #1
 8003620:	b29a      	uxth	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362a:	3b01      	subs	r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	695b      	ldr	r3, [r3, #20]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b04      	cmp	r3, #4
 800363e:	d11b      	bne.n	8003678 <HAL_I2C_Master_Transmit+0x188>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003644:	2b00      	cmp	r3, #0
 8003646:	d017      	beq.n	8003678 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364c:	781a      	ldrb	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	1c5a      	adds	r2, r3, #1
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003662:	b29b      	uxth	r3, r3
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003670:	3b01      	subs	r3, #1
 8003672:	b29a      	uxth	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	6a39      	ldr	r1, [r7, #32]
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 fa19 	bl	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00d      	beq.n	80036a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368c:	2b04      	cmp	r3, #4
 800368e:	d107      	bne.n	80036a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800369e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e01a      	b.n	80036da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d194      	bne.n	80035d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036d4:	2300      	movs	r3, #0
 80036d6:	e000      	b.n	80036da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80036d8:	2302      	movs	r3, #2
  }
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3718      	adds	r7, #24
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	00100002 	.word	0x00100002
 80036e8:	ffff0000 	.word	0xffff0000

080036ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b088      	sub	sp, #32
 80036f0:	af02      	add	r7, sp, #8
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	603b      	str	r3, [r7, #0]
 80036f8:	460b      	mov	r3, r1
 80036fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003700:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	2b08      	cmp	r3, #8
 8003706:	d006      	beq.n	8003716 <I2C_MasterRequestWrite+0x2a>
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d003      	beq.n	8003716 <I2C_MasterRequestWrite+0x2a>
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003714:	d108      	bne.n	8003728 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003724:	601a      	str	r2, [r3, #0]
 8003726:	e00b      	b.n	8003740 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372c:	2b12      	cmp	r3, #18
 800372e:	d107      	bne.n	8003740 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800373e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	9300      	str	r3, [sp, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 f84f 	bl	80037f0 <I2C_WaitOnFlagUntilTimeout>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00d      	beq.n	8003774 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003762:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003766:	d103      	bne.n	8003770 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800376e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e035      	b.n	80037e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	691b      	ldr	r3, [r3, #16]
 8003778:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800377c:	d108      	bne.n	8003790 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800377e:	897b      	ldrh	r3, [r7, #10]
 8003780:	b2db      	uxtb	r3, r3
 8003782:	461a      	mov	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800378c:	611a      	str	r2, [r3, #16]
 800378e:	e01b      	b.n	80037c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003790:	897b      	ldrh	r3, [r7, #10]
 8003792:	11db      	asrs	r3, r3, #7
 8003794:	b2db      	uxtb	r3, r3
 8003796:	f003 0306 	and.w	r3, r3, #6
 800379a:	b2db      	uxtb	r3, r3
 800379c:	f063 030f 	orn	r3, r3, #15
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	490e      	ldr	r1, [pc, #56]	@ (80037e8 <I2C_MasterRequestWrite+0xfc>)
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 f898 	bl	80038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e010      	b.n	80037e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80037be:	897b      	ldrh	r3, [r7, #10]
 80037c0:	b2da      	uxtb	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	4907      	ldr	r1, [pc, #28]	@ (80037ec <I2C_MasterRequestWrite+0x100>)
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f888 	bl	80038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e000      	b.n	80037e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3718      	adds	r7, #24
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	00010008 	.word	0x00010008
 80037ec:	00010002 	.word	0x00010002

080037f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	603b      	str	r3, [r7, #0]
 80037fc:	4613      	mov	r3, r2
 80037fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003800:	e048      	b.n	8003894 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003808:	d044      	beq.n	8003894 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800380a:	f7ff f8b7 	bl	800297c <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d302      	bcc.n	8003820 <I2C_WaitOnFlagUntilTimeout+0x30>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d139      	bne.n	8003894 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	0c1b      	lsrs	r3, r3, #16
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b01      	cmp	r3, #1
 8003828:	d10d      	bne.n	8003846 <I2C_WaitOnFlagUntilTimeout+0x56>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	43da      	mvns	r2, r3
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	4013      	ands	r3, r2
 8003836:	b29b      	uxth	r3, r3
 8003838:	2b00      	cmp	r3, #0
 800383a:	bf0c      	ite	eq
 800383c:	2301      	moveq	r3, #1
 800383e:	2300      	movne	r3, #0
 8003840:	b2db      	uxtb	r3, r3
 8003842:	461a      	mov	r2, r3
 8003844:	e00c      	b.n	8003860 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	43da      	mvns	r2, r3
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	4013      	ands	r3, r2
 8003852:	b29b      	uxth	r3, r3
 8003854:	2b00      	cmp	r3, #0
 8003856:	bf0c      	ite	eq
 8003858:	2301      	moveq	r3, #1
 800385a:	2300      	movne	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	461a      	mov	r2, r3
 8003860:	79fb      	ldrb	r3, [r7, #7]
 8003862:	429a      	cmp	r2, r3
 8003864:	d116      	bne.n	8003894 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	f043 0220 	orr.w	r2, r3, #32
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e023      	b.n	80038dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	0c1b      	lsrs	r3, r3, #16
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b01      	cmp	r3, #1
 800389c:	d10d      	bne.n	80038ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	43da      	mvns	r2, r3
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	4013      	ands	r3, r2
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	bf0c      	ite	eq
 80038b0:	2301      	moveq	r3, #1
 80038b2:	2300      	movne	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	461a      	mov	r2, r3
 80038b8:	e00c      	b.n	80038d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	43da      	mvns	r2, r3
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	4013      	ands	r3, r2
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	bf0c      	ite	eq
 80038cc:	2301      	moveq	r3, #1
 80038ce:	2300      	movne	r3, #0
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	461a      	mov	r2, r3
 80038d4:	79fb      	ldrb	r3, [r7, #7]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d093      	beq.n	8003802 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
 80038f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038f2:	e071      	b.n	80039d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003902:	d123      	bne.n	800394c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003912:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800391c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2220      	movs	r2, #32
 8003928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003938:	f043 0204 	orr.w	r2, r3, #4
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e067      	b.n	8003a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003952:	d041      	beq.n	80039d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003954:	f7ff f812 	bl	800297c <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	429a      	cmp	r2, r3
 8003962:	d302      	bcc.n	800396a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d136      	bne.n	80039d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	0c1b      	lsrs	r3, r3, #16
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b01      	cmp	r3, #1
 8003972:	d10c      	bne.n	800398e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	43da      	mvns	r2, r3
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	4013      	ands	r3, r2
 8003980:	b29b      	uxth	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	e00b      	b.n	80039a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	43da      	mvns	r2, r3
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	4013      	ands	r3, r2
 800399a:	b29b      	uxth	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	bf14      	ite	ne
 80039a0:	2301      	movne	r3, #1
 80039a2:	2300      	moveq	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d016      	beq.n	80039d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c4:	f043 0220 	orr.w	r2, r3, #32
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e021      	b.n	8003a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	0c1b      	lsrs	r3, r3, #16
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d10c      	bne.n	80039fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	43da      	mvns	r2, r3
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	4013      	ands	r3, r2
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	bf14      	ite	ne
 80039f4:	2301      	movne	r3, #1
 80039f6:	2300      	moveq	r3, #0
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	e00b      	b.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	43da      	mvns	r2, r3
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	4013      	ands	r3, r2
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	bf14      	ite	ne
 8003a0e:	2301      	movne	r3, #1
 8003a10:	2300      	moveq	r3, #0
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f47f af6d 	bne.w	80038f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a30:	e034      	b.n	8003a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f886 	bl	8003b44 <I2C_IsAcknowledgeFailed>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e034      	b.n	8003aac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a48:	d028      	beq.n	8003a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4a:	f7fe ff97 	bl	800297c <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d302      	bcc.n	8003a60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d11d      	bne.n	8003a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a6a:	2b80      	cmp	r3, #128	@ 0x80
 8003a6c:	d016      	beq.n	8003a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a88:	f043 0220 	orr.w	r2, r3, #32
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e007      	b.n	8003aac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa6:	2b80      	cmp	r3, #128	@ 0x80
 8003aa8:	d1c3      	bne.n	8003a32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ac0:	e034      	b.n	8003b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f000 f83e 	bl	8003b44 <I2C_IsAcknowledgeFailed>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e034      	b.n	8003b3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad8:	d028      	beq.n	8003b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ada:	f7fe ff4f 	bl	800297c <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	68ba      	ldr	r2, [r7, #8]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d302      	bcc.n	8003af0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d11d      	bne.n	8003b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	f003 0304 	and.w	r3, r3, #4
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	d016      	beq.n	8003b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2220      	movs	r2, #32
 8003b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b18:	f043 0220 	orr.w	r2, r3, #32
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e007      	b.n	8003b3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	f003 0304 	and.w	r3, r3, #4
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d1c3      	bne.n	8003ac2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b5a:	d11b      	bne.n	8003b94 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b64:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2220      	movs	r2, #32
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b80:	f043 0204 	orr.w	r2, r3, #4
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e272      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f000 8087 	beq.w	8003cce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bc0:	4b92      	ldr	r3, [pc, #584]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f003 030c 	and.w	r3, r3, #12
 8003bc8:	2b04      	cmp	r3, #4
 8003bca:	d00c      	beq.n	8003be6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bcc:	4b8f      	ldr	r3, [pc, #572]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f003 030c 	and.w	r3, r3, #12
 8003bd4:	2b08      	cmp	r3, #8
 8003bd6:	d112      	bne.n	8003bfe <HAL_RCC_OscConfig+0x5e>
 8003bd8:	4b8c      	ldr	r3, [pc, #560]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003be4:	d10b      	bne.n	8003bfe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be6:	4b89      	ldr	r3, [pc, #548]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d06c      	beq.n	8003ccc <HAL_RCC_OscConfig+0x12c>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d168      	bne.n	8003ccc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e24c      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c06:	d106      	bne.n	8003c16 <HAL_RCC_OscConfig+0x76>
 8003c08:	4b80      	ldr	r3, [pc, #512]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a7f      	ldr	r2, [pc, #508]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c12:	6013      	str	r3, [r2, #0]
 8003c14:	e02e      	b.n	8003c74 <HAL_RCC_OscConfig+0xd4>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10c      	bne.n	8003c38 <HAL_RCC_OscConfig+0x98>
 8003c1e:	4b7b      	ldr	r3, [pc, #492]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a7a      	ldr	r2, [pc, #488]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	4b78      	ldr	r3, [pc, #480]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a77      	ldr	r2, [pc, #476]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	e01d      	b.n	8003c74 <HAL_RCC_OscConfig+0xd4>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c40:	d10c      	bne.n	8003c5c <HAL_RCC_OscConfig+0xbc>
 8003c42:	4b72      	ldr	r3, [pc, #456]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a71      	ldr	r2, [pc, #452]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	4b6f      	ldr	r3, [pc, #444]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a6e      	ldr	r2, [pc, #440]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	e00b      	b.n	8003c74 <HAL_RCC_OscConfig+0xd4>
 8003c5c:	4b6b      	ldr	r3, [pc, #428]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a6a      	ldr	r2, [pc, #424]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c66:	6013      	str	r3, [r2, #0]
 8003c68:	4b68      	ldr	r3, [pc, #416]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a67      	ldr	r2, [pc, #412]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d013      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c7c:	f7fe fe7e 	bl	800297c <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c84:	f7fe fe7a 	bl	800297c <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b64      	cmp	r3, #100	@ 0x64
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e200      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c96:	4b5d      	ldr	r3, [pc, #372]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d0f0      	beq.n	8003c84 <HAL_RCC_OscConfig+0xe4>
 8003ca2:	e014      	b.n	8003cce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca4:	f7fe fe6a 	bl	800297c <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cac:	f7fe fe66 	bl	800297c <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b64      	cmp	r3, #100	@ 0x64
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e1ec      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cbe:	4b53      	ldr	r3, [pc, #332]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f0      	bne.n	8003cac <HAL_RCC_OscConfig+0x10c>
 8003cca:	e000      	b.n	8003cce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d063      	beq.n	8003da2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cda:	4b4c      	ldr	r3, [pc, #304]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00b      	beq.n	8003cfe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ce6:	4b49      	ldr	r3, [pc, #292]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f003 030c 	and.w	r3, r3, #12
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d11c      	bne.n	8003d2c <HAL_RCC_OscConfig+0x18c>
 8003cf2:	4b46      	ldr	r3, [pc, #280]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d116      	bne.n	8003d2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cfe:	4b43      	ldr	r3, [pc, #268]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d005      	beq.n	8003d16 <HAL_RCC_OscConfig+0x176>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d001      	beq.n	8003d16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e1c0      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d16:	4b3d      	ldr	r3, [pc, #244]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	4939      	ldr	r1, [pc, #228]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d2a:	e03a      	b.n	8003da2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d020      	beq.n	8003d76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d34:	4b36      	ldr	r3, [pc, #216]	@ (8003e10 <HAL_RCC_OscConfig+0x270>)
 8003d36:	2201      	movs	r2, #1
 8003d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3a:	f7fe fe1f 	bl	800297c <HAL_GetTick>
 8003d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d40:	e008      	b.n	8003d54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d42:	f7fe fe1b 	bl	800297c <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e1a1      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d54:	4b2d      	ldr	r3, [pc, #180]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0f0      	beq.n	8003d42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d60:	4b2a      	ldr	r3, [pc, #168]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	00db      	lsls	r3, r3, #3
 8003d6e:	4927      	ldr	r1, [pc, #156]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	600b      	str	r3, [r1, #0]
 8003d74:	e015      	b.n	8003da2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d76:	4b26      	ldr	r3, [pc, #152]	@ (8003e10 <HAL_RCC_OscConfig+0x270>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7c:	f7fe fdfe 	bl	800297c <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d84:	f7fe fdfa 	bl	800297c <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e180      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d96:	4b1d      	ldr	r3, [pc, #116]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f0      	bne.n	8003d84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d03a      	beq.n	8003e24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d019      	beq.n	8003dea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003db6:	4b17      	ldr	r3, [pc, #92]	@ (8003e14 <HAL_RCC_OscConfig+0x274>)
 8003db8:	2201      	movs	r2, #1
 8003dba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dbc:	f7fe fdde 	bl	800297c <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dc4:	f7fe fdda 	bl	800297c <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e160      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8003e0c <HAL_RCC_OscConfig+0x26c>)
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d0f0      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003de2:	2001      	movs	r0, #1
 8003de4:	f000 face 	bl	8004384 <RCC_Delay>
 8003de8:	e01c      	b.n	8003e24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dea:	4b0a      	ldr	r3, [pc, #40]	@ (8003e14 <HAL_RCC_OscConfig+0x274>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003df0:	f7fe fdc4 	bl	800297c <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df6:	e00f      	b.n	8003e18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df8:	f7fe fdc0 	bl	800297c <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d908      	bls.n	8003e18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e146      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
 8003e0a:	bf00      	nop
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	42420000 	.word	0x42420000
 8003e14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e18:	4b92      	ldr	r3, [pc, #584]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1e9      	bne.n	8003df8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 80a6 	beq.w	8003f7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e32:	2300      	movs	r3, #0
 8003e34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e36:	4b8b      	ldr	r3, [pc, #556]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10d      	bne.n	8003e5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e42:	4b88      	ldr	r3, [pc, #544]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003e44:	69db      	ldr	r3, [r3, #28]
 8003e46:	4a87      	ldr	r2, [pc, #540]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e4c:	61d3      	str	r3, [r2, #28]
 8003e4e:	4b85      	ldr	r3, [pc, #532]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e5e:	4b82      	ldr	r3, [pc, #520]	@ (8004068 <HAL_RCC_OscConfig+0x4c8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d118      	bne.n	8003e9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004068 <HAL_RCC_OscConfig+0x4c8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a7e      	ldr	r2, [pc, #504]	@ (8004068 <HAL_RCC_OscConfig+0x4c8>)
 8003e70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e76:	f7fe fd81 	bl	800297c <HAL_GetTick>
 8003e7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e7e:	f7fe fd7d 	bl	800297c <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b64      	cmp	r3, #100	@ 0x64
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e103      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e90:	4b75      	ldr	r3, [pc, #468]	@ (8004068 <HAL_RCC_OscConfig+0x4c8>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d0f0      	beq.n	8003e7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d106      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x312>
 8003ea4:	4b6f      	ldr	r3, [pc, #444]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	4a6e      	ldr	r2, [pc, #440]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	6213      	str	r3, [r2, #32]
 8003eb0:	e02d      	b.n	8003f0e <HAL_RCC_OscConfig+0x36e>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10c      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x334>
 8003eba:	4b6a      	ldr	r3, [pc, #424]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	4a69      	ldr	r2, [pc, #420]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ec0:	f023 0301 	bic.w	r3, r3, #1
 8003ec4:	6213      	str	r3, [r2, #32]
 8003ec6:	4b67      	ldr	r3, [pc, #412]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	4a66      	ldr	r2, [pc, #408]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ecc:	f023 0304 	bic.w	r3, r3, #4
 8003ed0:	6213      	str	r3, [r2, #32]
 8003ed2:	e01c      	b.n	8003f0e <HAL_RCC_OscConfig+0x36e>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	2b05      	cmp	r3, #5
 8003eda:	d10c      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x356>
 8003edc:	4b61      	ldr	r3, [pc, #388]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	4a60      	ldr	r2, [pc, #384]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ee2:	f043 0304 	orr.w	r3, r3, #4
 8003ee6:	6213      	str	r3, [r2, #32]
 8003ee8:	4b5e      	ldr	r3, [pc, #376]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	4a5d      	ldr	r2, [pc, #372]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003eee:	f043 0301 	orr.w	r3, r3, #1
 8003ef2:	6213      	str	r3, [r2, #32]
 8003ef4:	e00b      	b.n	8003f0e <HAL_RCC_OscConfig+0x36e>
 8003ef6:	4b5b      	ldr	r3, [pc, #364]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	4a5a      	ldr	r2, [pc, #360]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003efc:	f023 0301 	bic.w	r3, r3, #1
 8003f00:	6213      	str	r3, [r2, #32]
 8003f02:	4b58      	ldr	r3, [pc, #352]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	4a57      	ldr	r2, [pc, #348]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003f08:	f023 0304 	bic.w	r3, r3, #4
 8003f0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d015      	beq.n	8003f42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f16:	f7fe fd31 	bl	800297c <HAL_GetTick>
 8003f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f1c:	e00a      	b.n	8003f34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f1e:	f7fe fd2d 	bl	800297c <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d901      	bls.n	8003f34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e0b1      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f34:	4b4b      	ldr	r3, [pc, #300]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003f36:	6a1b      	ldr	r3, [r3, #32]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ee      	beq.n	8003f1e <HAL_RCC_OscConfig+0x37e>
 8003f40:	e014      	b.n	8003f6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f42:	f7fe fd1b 	bl	800297c <HAL_GetTick>
 8003f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f48:	e00a      	b.n	8003f60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f4a:	f7fe fd17 	bl	800297c <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e09b      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f60:	4b40      	ldr	r3, [pc, #256]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1ee      	bne.n	8003f4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f6c:	7dfb      	ldrb	r3, [r7, #23]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d105      	bne.n	8003f7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f72:	4b3c      	ldr	r3, [pc, #240]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	4a3b      	ldr	r2, [pc, #236]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f000 8087 	beq.w	8004096 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f88:	4b36      	ldr	r3, [pc, #216]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f003 030c 	and.w	r3, r3, #12
 8003f90:	2b08      	cmp	r3, #8
 8003f92:	d061      	beq.n	8004058 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	69db      	ldr	r3, [r3, #28]
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d146      	bne.n	800402a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f9c:	4b33      	ldr	r3, [pc, #204]	@ (800406c <HAL_RCC_OscConfig+0x4cc>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa2:	f7fe fceb 	bl	800297c <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003faa:	f7fe fce7 	bl	800297c <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e06d      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fbc:	4b29      	ldr	r3, [pc, #164]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1f0      	bne.n	8003faa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd0:	d108      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fd2:	4b24      	ldr	r3, [pc, #144]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	4921      	ldr	r1, [pc, #132]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a19      	ldr	r1, [r3, #32]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	491b      	ldr	r1, [pc, #108]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800406c <HAL_RCC_OscConfig+0x4cc>)
 8003ffe:	2201      	movs	r2, #1
 8004000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004002:	f7fe fcbb 	bl	800297c <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004008:	e008      	b.n	800401c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800400a:	f7fe fcb7 	bl	800297c <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e03d      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800401c:	4b11      	ldr	r3, [pc, #68]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0f0      	beq.n	800400a <HAL_RCC_OscConfig+0x46a>
 8004028:	e035      	b.n	8004096 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800402a:	4b10      	ldr	r3, [pc, #64]	@ (800406c <HAL_RCC_OscConfig+0x4cc>)
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004030:	f7fe fca4 	bl	800297c <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004038:	f7fe fca0 	bl	800297c <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e026      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800404a:	4b06      	ldr	r3, [pc, #24]	@ (8004064 <HAL_RCC_OscConfig+0x4c4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1f0      	bne.n	8004038 <HAL_RCC_OscConfig+0x498>
 8004056:	e01e      	b.n	8004096 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d107      	bne.n	8004070 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e019      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
 8004064:	40021000 	.word	0x40021000
 8004068:	40007000 	.word	0x40007000
 800406c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004070:	4b0b      	ldr	r3, [pc, #44]	@ (80040a0 <HAL_RCC_OscConfig+0x500>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a1b      	ldr	r3, [r3, #32]
 8004080:	429a      	cmp	r2, r3
 8004082:	d106      	bne.n	8004092 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800408e:	429a      	cmp	r2, r3
 8004090:	d001      	beq.n	8004096 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e000      	b.n	8004098 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3718      	adds	r7, #24
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40021000 	.word	0x40021000

080040a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d101      	bne.n	80040b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0d0      	b.n	800425a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040b8:	4b6a      	ldr	r3, [pc, #424]	@ (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d910      	bls.n	80040e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040c6:	4b67      	ldr	r3, [pc, #412]	@ (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f023 0207 	bic.w	r2, r3, #7
 80040ce:	4965      	ldr	r1, [pc, #404]	@ (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d6:	4b63      	ldr	r3, [pc, #396]	@ (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	683a      	ldr	r2, [r7, #0]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d001      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e0b8      	b.n	800425a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d020      	beq.n	8004136 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0304 	and.w	r3, r3, #4
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004100:	4b59      	ldr	r3, [pc, #356]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	4a58      	ldr	r2, [pc, #352]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004106:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800410a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0308 	and.w	r3, r3, #8
 8004114:	2b00      	cmp	r3, #0
 8004116:	d005      	beq.n	8004124 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004118:	4b53      	ldr	r3, [pc, #332]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	4a52      	ldr	r2, [pc, #328]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 800411e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004122:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004124:	4b50      	ldr	r3, [pc, #320]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	494d      	ldr	r1, [pc, #308]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004132:	4313      	orrs	r3, r2
 8004134:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d040      	beq.n	80041c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d107      	bne.n	800415a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800414a:	4b47      	ldr	r3, [pc, #284]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d115      	bne.n	8004182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e07f      	b.n	800425a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2b02      	cmp	r3, #2
 8004160:	d107      	bne.n	8004172 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004162:	4b41      	ldr	r3, [pc, #260]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d109      	bne.n	8004182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e073      	b.n	800425a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004172:	4b3d      	ldr	r3, [pc, #244]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e06b      	b.n	800425a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004182:	4b39      	ldr	r3, [pc, #228]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f023 0203 	bic.w	r2, r3, #3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	4936      	ldr	r1, [pc, #216]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004190:	4313      	orrs	r3, r2
 8004192:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004194:	f7fe fbf2 	bl	800297c <HAL_GetTick>
 8004198:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800419a:	e00a      	b.n	80041b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800419c:	f7fe fbee 	bl	800297c <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e053      	b.n	800425a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f003 020c 	and.w	r2, r3, #12
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d1eb      	bne.n	800419c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041c4:	4b27      	ldr	r3, [pc, #156]	@ (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0307 	and.w	r3, r3, #7
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d210      	bcs.n	80041f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d2:	4b24      	ldr	r3, [pc, #144]	@ (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f023 0207 	bic.w	r2, r3, #7
 80041da:	4922      	ldr	r1, [pc, #136]	@ (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	4313      	orrs	r3, r2
 80041e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e2:	4b20      	ldr	r3, [pc, #128]	@ (8004264 <HAL_RCC_ClockConfig+0x1c0>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0307 	and.w	r3, r3, #7
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d001      	beq.n	80041f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e032      	b.n	800425a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d008      	beq.n	8004212 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004200:	4b19      	ldr	r3, [pc, #100]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	4916      	ldr	r1, [pc, #88]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 800420e:	4313      	orrs	r3, r2
 8004210:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0308 	and.w	r3, r3, #8
 800421a:	2b00      	cmp	r3, #0
 800421c:	d009      	beq.n	8004232 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800421e:	4b12      	ldr	r3, [pc, #72]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	490e      	ldr	r1, [pc, #56]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 800422e:	4313      	orrs	r3, r2
 8004230:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004232:	f000 f821 	bl	8004278 <HAL_RCC_GetSysClockFreq>
 8004236:	4602      	mov	r2, r0
 8004238:	4b0b      	ldr	r3, [pc, #44]	@ (8004268 <HAL_RCC_ClockConfig+0x1c4>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	091b      	lsrs	r3, r3, #4
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	490a      	ldr	r1, [pc, #40]	@ (800426c <HAL_RCC_ClockConfig+0x1c8>)
 8004244:	5ccb      	ldrb	r3, [r1, r3]
 8004246:	fa22 f303 	lsr.w	r3, r2, r3
 800424a:	4a09      	ldr	r2, [pc, #36]	@ (8004270 <HAL_RCC_ClockConfig+0x1cc>)
 800424c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800424e:	4b09      	ldr	r3, [pc, #36]	@ (8004274 <HAL_RCC_ClockConfig+0x1d0>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4618      	mov	r0, r3
 8004254:	f7fe fb50 	bl	80028f8 <HAL_InitTick>

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	40022000 	.word	0x40022000
 8004268:	40021000 	.word	0x40021000
 800426c:	0800d1dc 	.word	0x0800d1dc
 8004270:	20000010 	.word	0x20000010
 8004274:	20000014 	.word	0x20000014

08004278 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004278:	b480      	push	{r7}
 800427a:	b087      	sub	sp, #28
 800427c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800427e:	2300      	movs	r3, #0
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	2300      	movs	r3, #0
 8004284:	60bb      	str	r3, [r7, #8]
 8004286:	2300      	movs	r3, #0
 8004288:	617b      	str	r3, [r7, #20]
 800428a:	2300      	movs	r3, #0
 800428c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800428e:	2300      	movs	r3, #0
 8004290:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004292:	4b1e      	ldr	r3, [pc, #120]	@ (800430c <HAL_RCC_GetSysClockFreq+0x94>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f003 030c 	and.w	r3, r3, #12
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d002      	beq.n	80042a8 <HAL_RCC_GetSysClockFreq+0x30>
 80042a2:	2b08      	cmp	r3, #8
 80042a4:	d003      	beq.n	80042ae <HAL_RCC_GetSysClockFreq+0x36>
 80042a6:	e027      	b.n	80042f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042a8:	4b19      	ldr	r3, [pc, #100]	@ (8004310 <HAL_RCC_GetSysClockFreq+0x98>)
 80042aa:	613b      	str	r3, [r7, #16]
      break;
 80042ac:	e027      	b.n	80042fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	0c9b      	lsrs	r3, r3, #18
 80042b2:	f003 030f 	and.w	r3, r3, #15
 80042b6:	4a17      	ldr	r2, [pc, #92]	@ (8004314 <HAL_RCC_GetSysClockFreq+0x9c>)
 80042b8:	5cd3      	ldrb	r3, [r2, r3]
 80042ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d010      	beq.n	80042e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042c6:	4b11      	ldr	r3, [pc, #68]	@ (800430c <HAL_RCC_GetSysClockFreq+0x94>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	0c5b      	lsrs	r3, r3, #17
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	4a11      	ldr	r2, [pc, #68]	@ (8004318 <HAL_RCC_GetSysClockFreq+0xa0>)
 80042d2:	5cd3      	ldrb	r3, [r2, r3]
 80042d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a0d      	ldr	r2, [pc, #52]	@ (8004310 <HAL_RCC_GetSysClockFreq+0x98>)
 80042da:	fb03 f202 	mul.w	r2, r3, r2
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e4:	617b      	str	r3, [r7, #20]
 80042e6:	e004      	b.n	80042f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a0c      	ldr	r2, [pc, #48]	@ (800431c <HAL_RCC_GetSysClockFreq+0xa4>)
 80042ec:	fb02 f303 	mul.w	r3, r2, r3
 80042f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	613b      	str	r3, [r7, #16]
      break;
 80042f6:	e002      	b.n	80042fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042f8:	4b05      	ldr	r3, [pc, #20]	@ (8004310 <HAL_RCC_GetSysClockFreq+0x98>)
 80042fa:	613b      	str	r3, [r7, #16]
      break;
 80042fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042fe:	693b      	ldr	r3, [r7, #16]
}
 8004300:	4618      	mov	r0, r3
 8004302:	371c      	adds	r7, #28
 8004304:	46bd      	mov	sp, r7
 8004306:	bc80      	pop	{r7}
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40021000 	.word	0x40021000
 8004310:	007a1200 	.word	0x007a1200
 8004314:	0800d1f4 	.word	0x0800d1f4
 8004318:	0800d204 	.word	0x0800d204
 800431c:	003d0900 	.word	0x003d0900

08004320 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004324:	4b02      	ldr	r3, [pc, #8]	@ (8004330 <HAL_RCC_GetHCLKFreq+0x10>)
 8004326:	681b      	ldr	r3, [r3, #0]
}
 8004328:	4618      	mov	r0, r3
 800432a:	46bd      	mov	sp, r7
 800432c:	bc80      	pop	{r7}
 800432e:	4770      	bx	lr
 8004330:	20000010 	.word	0x20000010

08004334 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004338:	f7ff fff2 	bl	8004320 <HAL_RCC_GetHCLKFreq>
 800433c:	4602      	mov	r2, r0
 800433e:	4b05      	ldr	r3, [pc, #20]	@ (8004354 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	0a1b      	lsrs	r3, r3, #8
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	4903      	ldr	r1, [pc, #12]	@ (8004358 <HAL_RCC_GetPCLK1Freq+0x24>)
 800434a:	5ccb      	ldrb	r3, [r1, r3]
 800434c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004350:	4618      	mov	r0, r3
 8004352:	bd80      	pop	{r7, pc}
 8004354:	40021000 	.word	0x40021000
 8004358:	0800d1ec 	.word	0x0800d1ec

0800435c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004360:	f7ff ffde 	bl	8004320 <HAL_RCC_GetHCLKFreq>
 8004364:	4602      	mov	r2, r0
 8004366:	4b05      	ldr	r3, [pc, #20]	@ (800437c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	0adb      	lsrs	r3, r3, #11
 800436c:	f003 0307 	and.w	r3, r3, #7
 8004370:	4903      	ldr	r1, [pc, #12]	@ (8004380 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004372:	5ccb      	ldrb	r3, [r1, r3]
 8004374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004378:	4618      	mov	r0, r3
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40021000 	.word	0x40021000
 8004380:	0800d1ec 	.word	0x0800d1ec

08004384 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004384:	b480      	push	{r7}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800438c:	4b0a      	ldr	r3, [pc, #40]	@ (80043b8 <RCC_Delay+0x34>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a0a      	ldr	r2, [pc, #40]	@ (80043bc <RCC_Delay+0x38>)
 8004392:	fba2 2303 	umull	r2, r3, r2, r3
 8004396:	0a5b      	lsrs	r3, r3, #9
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	fb02 f303 	mul.w	r3, r2, r3
 800439e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80043a0:	bf00      	nop
  }
  while (Delay --);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	1e5a      	subs	r2, r3, #1
 80043a6:	60fa      	str	r2, [r7, #12]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1f9      	bne.n	80043a0 <RCC_Delay+0x1c>
}
 80043ac:	bf00      	nop
 80043ae:	bf00      	nop
 80043b0:	3714      	adds	r7, #20
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bc80      	pop	{r7}
 80043b6:	4770      	bx	lr
 80043b8:	20000010 	.word	0x20000010
 80043bc:	10624dd3 	.word	0x10624dd3

080043c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d101      	bne.n	80043d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e041      	b.n	8004456 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d106      	bne.n	80043ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f7fe f8b2 	bl	8002550 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	3304      	adds	r3, #4
 80043fc:	4619      	mov	r1, r3
 80043fe:	4610      	mov	r0, r2
 8004400:	f000 fa82 	bl	8004908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
	...

08004460 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b01      	cmp	r3, #1
 8004472:	d001      	beq.n	8004478 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e032      	b.n	80044de <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a18      	ldr	r2, [pc, #96]	@ (80044e8 <HAL_TIM_Base_Start+0x88>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d00e      	beq.n	80044a8 <HAL_TIM_Base_Start+0x48>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004492:	d009      	beq.n	80044a8 <HAL_TIM_Base_Start+0x48>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a14      	ldr	r2, [pc, #80]	@ (80044ec <HAL_TIM_Base_Start+0x8c>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d004      	beq.n	80044a8 <HAL_TIM_Base_Start+0x48>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a13      	ldr	r2, [pc, #76]	@ (80044f0 <HAL_TIM_Base_Start+0x90>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d111      	bne.n	80044cc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2b06      	cmp	r3, #6
 80044b8:	d010      	beq.n	80044dc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0201 	orr.w	r2, r2, #1
 80044c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ca:	e007      	b.n	80044dc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 0201 	orr.w	r2, r2, #1
 80044da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3714      	adds	r7, #20
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bc80      	pop	{r7}
 80044e6:	4770      	bx	lr
 80044e8:	40012c00 	.word	0x40012c00
 80044ec:	40000400 	.word	0x40000400
 80044f0:	40000800 	.word	0x40000800

080044f4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6a1a      	ldr	r2, [r3, #32]
 8004502:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004506:	4013      	ands	r3, r2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10f      	bne.n	800452c <HAL_TIM_Base_Stop+0x38>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6a1a      	ldr	r2, [r3, #32]
 8004512:	f240 4344 	movw	r3, #1092	@ 0x444
 8004516:	4013      	ands	r3, r2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d107      	bne.n	800452c <HAL_TIM_Base_Stop+0x38>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0201 	bic.w	r2, r2, #1
 800452a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr

08004540 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d020      	beq.n	80045a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d01b      	beq.n	80045a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f06f 0202 	mvn.w	r2, #2
 8004574:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f9a1 	bl	80048d2 <HAL_TIM_IC_CaptureCallback>
 8004590:	e005      	b.n	800459e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f994 	bl	80048c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f9a3 	bl	80048e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f003 0304 	and.w	r3, r3, #4
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d020      	beq.n	80045f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f003 0304 	and.w	r3, r3, #4
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d01b      	beq.n	80045f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f06f 0204 	mvn.w	r2, #4
 80045c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2202      	movs	r2, #2
 80045c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f97b 	bl	80048d2 <HAL_TIM_IC_CaptureCallback>
 80045dc:	e005      	b.n	80045ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 f96e 	bl	80048c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 f97d 	bl	80048e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f003 0308 	and.w	r3, r3, #8
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d020      	beq.n	800463c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f003 0308 	and.w	r3, r3, #8
 8004600:	2b00      	cmp	r3, #0
 8004602:	d01b      	beq.n	800463c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f06f 0208 	mvn.w	r2, #8
 800460c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2204      	movs	r2, #4
 8004612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	f003 0303 	and.w	r3, r3, #3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f955 	bl	80048d2 <HAL_TIM_IC_CaptureCallback>
 8004628:	e005      	b.n	8004636 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f948 	bl	80048c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 f957 	bl	80048e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0310 	and.w	r3, r3, #16
 8004642:	2b00      	cmp	r3, #0
 8004644:	d020      	beq.n	8004688 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f003 0310 	and.w	r3, r3, #16
 800464c:	2b00      	cmp	r3, #0
 800464e:	d01b      	beq.n	8004688 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f06f 0210 	mvn.w	r2, #16
 8004658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2208      	movs	r2, #8
 800465e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 f92f 	bl	80048d2 <HAL_TIM_IC_CaptureCallback>
 8004674:	e005      	b.n	8004682 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f922 	bl	80048c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f931 	bl	80048e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00c      	beq.n	80046ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d007      	beq.n	80046ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0201 	mvn.w	r2, #1
 80046a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f901 	bl	80048ae <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00c      	beq.n	80046d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d007      	beq.n	80046d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80046c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 fa87 	bl	8004bde <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00c      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d007      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f901 	bl	80048f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	f003 0320 	and.w	r3, r3, #32
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00c      	beq.n	8004718 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f003 0320 	and.w	r3, r3, #32
 8004704:	2b00      	cmp	r3, #0
 8004706:	d007      	beq.n	8004718 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f06f 0220 	mvn.w	r2, #32
 8004710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 fa5a 	bl	8004bcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004718:	bf00      	nop
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800472a:	2300      	movs	r3, #0
 800472c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_TIM_ConfigClockSource+0x1c>
 8004738:	2302      	movs	r3, #2
 800473a:	e0b4      	b.n	80048a6 <HAL_TIM_ConfigClockSource+0x186>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2202      	movs	r2, #2
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800475a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004762:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004774:	d03e      	beq.n	80047f4 <HAL_TIM_ConfigClockSource+0xd4>
 8004776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800477a:	f200 8087 	bhi.w	800488c <HAL_TIM_ConfigClockSource+0x16c>
 800477e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004782:	f000 8086 	beq.w	8004892 <HAL_TIM_ConfigClockSource+0x172>
 8004786:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800478a:	d87f      	bhi.n	800488c <HAL_TIM_ConfigClockSource+0x16c>
 800478c:	2b70      	cmp	r3, #112	@ 0x70
 800478e:	d01a      	beq.n	80047c6 <HAL_TIM_ConfigClockSource+0xa6>
 8004790:	2b70      	cmp	r3, #112	@ 0x70
 8004792:	d87b      	bhi.n	800488c <HAL_TIM_ConfigClockSource+0x16c>
 8004794:	2b60      	cmp	r3, #96	@ 0x60
 8004796:	d050      	beq.n	800483a <HAL_TIM_ConfigClockSource+0x11a>
 8004798:	2b60      	cmp	r3, #96	@ 0x60
 800479a:	d877      	bhi.n	800488c <HAL_TIM_ConfigClockSource+0x16c>
 800479c:	2b50      	cmp	r3, #80	@ 0x50
 800479e:	d03c      	beq.n	800481a <HAL_TIM_ConfigClockSource+0xfa>
 80047a0:	2b50      	cmp	r3, #80	@ 0x50
 80047a2:	d873      	bhi.n	800488c <HAL_TIM_ConfigClockSource+0x16c>
 80047a4:	2b40      	cmp	r3, #64	@ 0x40
 80047a6:	d058      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x13a>
 80047a8:	2b40      	cmp	r3, #64	@ 0x40
 80047aa:	d86f      	bhi.n	800488c <HAL_TIM_ConfigClockSource+0x16c>
 80047ac:	2b30      	cmp	r3, #48	@ 0x30
 80047ae:	d064      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x15a>
 80047b0:	2b30      	cmp	r3, #48	@ 0x30
 80047b2:	d86b      	bhi.n	800488c <HAL_TIM_ConfigClockSource+0x16c>
 80047b4:	2b20      	cmp	r3, #32
 80047b6:	d060      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x15a>
 80047b8:	2b20      	cmp	r3, #32
 80047ba:	d867      	bhi.n	800488c <HAL_TIM_ConfigClockSource+0x16c>
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d05c      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x15a>
 80047c0:	2b10      	cmp	r3, #16
 80047c2:	d05a      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x15a>
 80047c4:	e062      	b.n	800488c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047d6:	f000 f97c 	bl	8004ad2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	609a      	str	r2, [r3, #8]
      break;
 80047f2:	e04f      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004804:	f000 f965 	bl	8004ad2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689a      	ldr	r2, [r3, #8]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004816:	609a      	str	r2, [r3, #8]
      break;
 8004818:	e03c      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004826:	461a      	mov	r2, r3
 8004828:	f000 f8dc 	bl	80049e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2150      	movs	r1, #80	@ 0x50
 8004832:	4618      	mov	r0, r3
 8004834:	f000 f933 	bl	8004a9e <TIM_ITRx_SetConfig>
      break;
 8004838:	e02c      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004846:	461a      	mov	r2, r3
 8004848:	f000 f8fa 	bl	8004a40 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2160      	movs	r1, #96	@ 0x60
 8004852:	4618      	mov	r0, r3
 8004854:	f000 f923 	bl	8004a9e <TIM_ITRx_SetConfig>
      break;
 8004858:	e01c      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004866:	461a      	mov	r2, r3
 8004868:	f000 f8bc 	bl	80049e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2140      	movs	r1, #64	@ 0x40
 8004872:	4618      	mov	r0, r3
 8004874:	f000 f913 	bl	8004a9e <TIM_ITRx_SetConfig>
      break;
 8004878:	e00c      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4619      	mov	r1, r3
 8004884:	4610      	mov	r0, r2
 8004886:	f000 f90a 	bl	8004a9e <TIM_ITRx_SetConfig>
      break;
 800488a:	e003      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	73fb      	strb	r3, [r7, #15]
      break;
 8004890:	e000      	b.n	8004894 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004892:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048ae:	b480      	push	{r7}
 80048b0:	b083      	sub	sp, #12
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bc80      	pop	{r7}
 80048be:	4770      	bx	lr

080048c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr

080048d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048d2:	b480      	push	{r7}
 80048d4:	b083      	sub	sp, #12
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048da:	bf00      	nop
 80048dc:	370c      	adds	r7, #12
 80048de:	46bd      	mov	sp, r7
 80048e0:	bc80      	pop	{r7}
 80048e2:	4770      	bx	lr

080048e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bc80      	pop	{r7}
 80048f4:	4770      	bx	lr

080048f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b083      	sub	sp, #12
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	bc80      	pop	{r7}
 8004906:	4770      	bx	lr

08004908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a2f      	ldr	r2, [pc, #188]	@ (80049d8 <TIM_Base_SetConfig+0xd0>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d00b      	beq.n	8004938 <TIM_Base_SetConfig+0x30>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004926:	d007      	beq.n	8004938 <TIM_Base_SetConfig+0x30>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a2c      	ldr	r2, [pc, #176]	@ (80049dc <TIM_Base_SetConfig+0xd4>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d003      	beq.n	8004938 <TIM_Base_SetConfig+0x30>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a2b      	ldr	r2, [pc, #172]	@ (80049e0 <TIM_Base_SetConfig+0xd8>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d108      	bne.n	800494a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800493e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a22      	ldr	r2, [pc, #136]	@ (80049d8 <TIM_Base_SetConfig+0xd0>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d00b      	beq.n	800496a <TIM_Base_SetConfig+0x62>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004958:	d007      	beq.n	800496a <TIM_Base_SetConfig+0x62>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a1f      	ldr	r2, [pc, #124]	@ (80049dc <TIM_Base_SetConfig+0xd4>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d003      	beq.n	800496a <TIM_Base_SetConfig+0x62>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a1e      	ldr	r2, [pc, #120]	@ (80049e0 <TIM_Base_SetConfig+0xd8>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d108      	bne.n	800497c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004970:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	68fa      	ldr	r2, [r7, #12]
 8004978:	4313      	orrs	r3, r2
 800497a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	4313      	orrs	r3, r2
 8004988:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a0d      	ldr	r2, [pc, #52]	@ (80049d8 <TIM_Base_SetConfig+0xd0>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d103      	bne.n	80049b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	691a      	ldr	r2, [r3, #16]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d005      	beq.n	80049ce <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	f023 0201 	bic.w	r2, r3, #1
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	611a      	str	r2, [r3, #16]
  }
}
 80049ce:	bf00      	nop
 80049d0:	3714      	adds	r7, #20
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bc80      	pop	{r7}
 80049d6:	4770      	bx	lr
 80049d8:	40012c00 	.word	0x40012c00
 80049dc:	40000400 	.word	0x40000400
 80049e0:	40000800 	.word	0x40000800

080049e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	f023 0201 	bic.w	r2, r3, #1
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	011b      	lsls	r3, r3, #4
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f023 030a 	bic.w	r3, r3, #10
 8004a20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	621a      	str	r2, [r3, #32]
}
 8004a36:	bf00      	nop
 8004a38:	371c      	adds	r7, #28
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bc80      	pop	{r7}
 8004a3e:	4770      	bx	lr

08004a40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	f023 0210 	bic.w	r2, r3, #16
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	031b      	lsls	r3, r3, #12
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004a7c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	011b      	lsls	r3, r3, #4
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	621a      	str	r2, [r3, #32]
}
 8004a94:	bf00      	nop
 8004a96:	371c      	adds	r7, #28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bc80      	pop	{r7}
 8004a9c:	4770      	bx	lr

08004a9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b085      	sub	sp, #20
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
 8004aa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	f043 0307 	orr.w	r3, r3, #7
 8004ac0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	609a      	str	r2, [r3, #8]
}
 8004ac8:	bf00      	nop
 8004aca:	3714      	adds	r7, #20
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr

08004ad2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b087      	sub	sp, #28
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	60f8      	str	r0, [r7, #12]
 8004ada:	60b9      	str	r1, [r7, #8]
 8004adc:	607a      	str	r2, [r7, #4]
 8004ade:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004aec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	021a      	lsls	r2, r3, #8
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	431a      	orrs	r2, r3
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	609a      	str	r2, [r3, #8]
}
 8004b06:	bf00      	nop
 8004b08:	371c      	adds	r7, #28
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bc80      	pop	{r7}
 8004b0e:	4770      	bx	lr

08004b10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d101      	bne.n	8004b28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b24:	2302      	movs	r3, #2
 8004b26:	e046      	b.n	8004bb6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2202      	movs	r2, #2
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a16      	ldr	r2, [pc, #88]	@ (8004bc0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d00e      	beq.n	8004b8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b74:	d009      	beq.n	8004b8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a12      	ldr	r2, [pc, #72]	@ (8004bc4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d004      	beq.n	8004b8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a10      	ldr	r2, [pc, #64]	@ (8004bc8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d10c      	bne.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr
 8004bc0:	40012c00 	.word	0x40012c00
 8004bc4:	40000400 	.word	0x40000400
 8004bc8:	40000800 	.word	0x40000800

08004bcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bc80      	pop	{r7}
 8004bdc:	4770      	bx	lr

08004bde <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bc80      	pop	{r7}
 8004bee:	4770      	bx	lr

08004bf0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d101      	bne.n	8004c02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e042      	b.n	8004c88 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d106      	bne.n	8004c1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7fd fcd2 	bl	80025c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2224      	movs	r2, #36	@ 0x24
 8004c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68da      	ldr	r2, [r3, #12]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 fdb7 	bl	80057a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	691a      	ldr	r2, [r3, #16]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	695a      	ldr	r2, [r3, #20]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68da      	ldr	r2, [r3, #12]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2220      	movs	r2, #32
 8004c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3708      	adds	r7, #8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b08a      	sub	sp, #40	@ 0x28
 8004c94:	af02      	add	r7, sp, #8
 8004c96:	60f8      	str	r0, [r7, #12]
 8004c98:	60b9      	str	r1, [r7, #8]
 8004c9a:	603b      	str	r3, [r7, #0]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b20      	cmp	r3, #32
 8004cae:	d175      	bne.n	8004d9c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d002      	beq.n	8004cbc <HAL_UART_Transmit+0x2c>
 8004cb6:	88fb      	ldrh	r3, [r7, #6]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e06e      	b.n	8004d9e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2221      	movs	r2, #33	@ 0x21
 8004cca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004cce:	f7fd fe55 	bl	800297c <HAL_GetTick>
 8004cd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	88fa      	ldrh	r2, [r7, #6]
 8004cd8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	88fa      	ldrh	r2, [r7, #6]
 8004cde:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ce8:	d108      	bne.n	8004cfc <HAL_UART_Transmit+0x6c>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d104      	bne.n	8004cfc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	61bb      	str	r3, [r7, #24]
 8004cfa:	e003      	b.n	8004d04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d00:	2300      	movs	r3, #0
 8004d02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d04:	e02e      	b.n	8004d64 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2180      	movs	r1, #128	@ 0x80
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 fb1c 	bl	800534e <UART_WaitOnFlagUntilTimeout>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d005      	beq.n	8004d28 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2220      	movs	r2, #32
 8004d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e03a      	b.n	8004d9e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10b      	bne.n	8004d46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	881b      	ldrh	r3, [r3, #0]
 8004d32:	461a      	mov	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	3302      	adds	r3, #2
 8004d42:	61bb      	str	r3, [r7, #24]
 8004d44:	e007      	b.n	8004d56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	781a      	ldrb	r2, [r3, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	3301      	adds	r3, #1
 8004d54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	b29a      	uxth	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1cb      	bne.n	8004d06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	2200      	movs	r2, #0
 8004d76:	2140      	movs	r1, #64	@ 0x40
 8004d78:	68f8      	ldr	r0, [r7, #12]
 8004d7a:	f000 fae8 	bl	800534e <UART_WaitOnFlagUntilTimeout>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e006      	b.n	8004d9e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2220      	movs	r2, #32
 8004d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e000      	b.n	8004d9e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d9c:	2302      	movs	r3, #2
  }
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3720      	adds	r7, #32
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b084      	sub	sp, #16
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	60b9      	str	r1, [r7, #8]
 8004db0:	4613      	mov	r3, r2
 8004db2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b20      	cmp	r3, #32
 8004dbe:	d112      	bne.n	8004de6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <HAL_UART_Receive_IT+0x26>
 8004dc6:	88fb      	ldrh	r3, [r7, #6]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d101      	bne.n	8004dd0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e00b      	b.n	8004de8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004dd6:	88fb      	ldrh	r3, [r7, #6]
 8004dd8:	461a      	mov	r2, r3
 8004dda:	68b9      	ldr	r1, [r7, #8]
 8004ddc:	68f8      	ldr	r0, [r7, #12]
 8004dde:	f000 fb0f 	bl	8005400 <UART_Start_Receive_IT>
 8004de2:	4603      	mov	r3, r0
 8004de4:	e000      	b.n	8004de8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004de6:	2302      	movs	r3, #2
  }
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b0ba      	sub	sp, #232	@ 0xe8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004e16:	2300      	movs	r3, #0
 8004e18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e26:	f003 030f 	and.w	r3, r3, #15
 8004e2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004e2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10f      	bne.n	8004e56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e3a:	f003 0320 	and.w	r3, r3, #32
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d009      	beq.n	8004e56 <HAL_UART_IRQHandler+0x66>
 8004e42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e46:	f003 0320 	and.w	r3, r3, #32
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 fbec 	bl	800562c <UART_Receive_IT>
      return;
 8004e54:	e25b      	b.n	800530e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f000 80de 	beq.w	800501c <HAL_UART_IRQHandler+0x22c>
 8004e60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d106      	bne.n	8004e7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e70:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f000 80d1 	beq.w	800501c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00b      	beq.n	8004e9e <HAL_UART_IRQHandler+0xae>
 8004e86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d005      	beq.n	8004e9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e96:	f043 0201 	orr.w	r2, r3, #1
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ea2:	f003 0304 	and.w	r3, r3, #4
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00b      	beq.n	8004ec2 <HAL_UART_IRQHandler+0xd2>
 8004eaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eba:	f043 0202 	orr.w	r2, r3, #2
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00b      	beq.n	8004ee6 <HAL_UART_IRQHandler+0xf6>
 8004ece:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d005      	beq.n	8004ee6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ede:	f043 0204 	orr.w	r2, r3, #4
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eea:	f003 0308 	and.w	r3, r3, #8
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d011      	beq.n	8004f16 <HAL_UART_IRQHandler+0x126>
 8004ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d105      	bne.n	8004f0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004efe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f02:	f003 0301 	and.w	r3, r3, #1
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d005      	beq.n	8004f16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f0e:	f043 0208 	orr.w	r2, r3, #8
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f000 81f2 	beq.w	8005304 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f24:	f003 0320 	and.w	r3, r3, #32
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d008      	beq.n	8004f3e <HAL_UART_IRQHandler+0x14e>
 8004f2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f30:	f003 0320 	and.w	r3, r3, #32
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d002      	beq.n	8004f3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 fb77 	bl	800562c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	695b      	ldr	r3, [r3, #20]
 8004f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	bf14      	ite	ne
 8004f4c:	2301      	movne	r3, #1
 8004f4e:	2300      	moveq	r3, #0
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5a:	f003 0308 	and.w	r3, r3, #8
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d103      	bne.n	8004f6a <HAL_UART_IRQHandler+0x17a>
 8004f62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d04f      	beq.n	800500a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 fa81 	bl	8005472 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d041      	beq.n	8005002 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	3314      	adds	r3, #20
 8004f84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f8c:	e853 3f00 	ldrex	r3, [r3]
 8004f90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3314      	adds	r3, #20
 8004fa6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004faa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004fae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004fb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004fba:	e841 2300 	strex	r3, r2, [r1]
 8004fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004fc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1d9      	bne.n	8004f7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d013      	beq.n	8004ffa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd6:	4a7e      	ldr	r2, [pc, #504]	@ (80051d0 <HAL_UART_IRQHandler+0x3e0>)
 8004fd8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7fd fe42 	bl	8002c68 <HAL_DMA_Abort_IT>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d016      	beq.n	8005018 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ff4:	4610      	mov	r0, r2
 8004ff6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff8:	e00e      	b.n	8005018 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 f993 	bl	8005326 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005000:	e00a      	b.n	8005018 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f98f 	bl	8005326 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005008:	e006      	b.n	8005018 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f98b 	bl	8005326 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005016:	e175      	b.n	8005304 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005018:	bf00      	nop
    return;
 800501a:	e173      	b.n	8005304 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005020:	2b01      	cmp	r3, #1
 8005022:	f040 814f 	bne.w	80052c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800502a:	f003 0310 	and.w	r3, r3, #16
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 8148 	beq.w	80052c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005038:	f003 0310 	and.w	r3, r3, #16
 800503c:	2b00      	cmp	r3, #0
 800503e:	f000 8141 	beq.w	80052c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005042:	2300      	movs	r3, #0
 8005044:	60bb      	str	r3, [r7, #8]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	60bb      	str	r3, [r7, #8]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 80b6 	beq.w	80051d4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005074:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005078:	2b00      	cmp	r3, #0
 800507a:	f000 8145 	beq.w	8005308 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005082:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005086:	429a      	cmp	r2, r3
 8005088:	f080 813e 	bcs.w	8005308 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005092:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005098:	699b      	ldr	r3, [r3, #24]
 800509a:	2b20      	cmp	r3, #32
 800509c:	f000 8088 	beq.w	80051b0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	330c      	adds	r3, #12
 80050a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80050ae:	e853 3f00 	ldrex	r3, [r3]
 80050b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80050b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80050ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	330c      	adds	r3, #12
 80050c8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80050cc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80050d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050dc:	e841 2300 	strex	r3, r2, [r1]
 80050e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80050e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1d9      	bne.n	80050a0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	3314      	adds	r3, #20
 80050f2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050f6:	e853 3f00 	ldrex	r3, [r3]
 80050fa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050fe:	f023 0301 	bic.w	r3, r3, #1
 8005102:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	3314      	adds	r3, #20
 800510c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005110:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005114:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005118:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800511c:	e841 2300 	strex	r3, r2, [r1]
 8005120:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005122:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1e1      	bne.n	80050ec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	3314      	adds	r3, #20
 800512e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005130:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005132:	e853 3f00 	ldrex	r3, [r3]
 8005136:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005138:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800513a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800513e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3314      	adds	r3, #20
 8005148:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800514c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800514e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005150:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005152:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005154:	e841 2300 	strex	r3, r2, [r1]
 8005158:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800515a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800515c:	2b00      	cmp	r3, #0
 800515e:	d1e3      	bne.n	8005128 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	330c      	adds	r3, #12
 8005174:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005176:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005178:	e853 3f00 	ldrex	r3, [r3]
 800517c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800517e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005180:	f023 0310 	bic.w	r3, r3, #16
 8005184:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	330c      	adds	r3, #12
 800518e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005192:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005194:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005198:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80051a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e3      	bne.n	800516e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fd fd21 	bl	8002bf2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051be:	b29b      	uxth	r3, r3
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	4619      	mov	r1, r3
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f8b6 	bl	8005338 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051cc:	e09c      	b.n	8005308 <HAL_UART_IRQHandler+0x518>
 80051ce:	bf00      	nop
 80051d0:	08005537 	.word	0x08005537
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051dc:	b29b      	uxth	r3, r3
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 808e 	beq.w	800530c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80051f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	f000 8089 	beq.w	800530c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	330c      	adds	r3, #12
 8005200:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005204:	e853 3f00 	ldrex	r3, [r3]
 8005208:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800520a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800520c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005210:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	330c      	adds	r3, #12
 800521a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800521e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005220:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005222:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005224:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005226:	e841 2300 	strex	r3, r2, [r1]
 800522a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800522c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1e3      	bne.n	80051fa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3314      	adds	r3, #20
 8005238:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523c:	e853 3f00 	ldrex	r3, [r3]
 8005240:	623b      	str	r3, [r7, #32]
   return(result);
 8005242:	6a3b      	ldr	r3, [r7, #32]
 8005244:	f023 0301 	bic.w	r3, r3, #1
 8005248:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	3314      	adds	r3, #20
 8005252:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005256:	633a      	str	r2, [r7, #48]	@ 0x30
 8005258:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800525c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800525e:	e841 2300 	strex	r3, r2, [r1]
 8005262:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1e3      	bne.n	8005232 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2220      	movs	r2, #32
 800526e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	330c      	adds	r3, #12
 800527e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	e853 3f00 	ldrex	r3, [r3]
 8005286:	60fb      	str	r3, [r7, #12]
   return(result);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f023 0310 	bic.w	r3, r3, #16
 800528e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	330c      	adds	r3, #12
 8005298:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800529c:	61fa      	str	r2, [r7, #28]
 800529e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a0:	69b9      	ldr	r1, [r7, #24]
 80052a2:	69fa      	ldr	r2, [r7, #28]
 80052a4:	e841 2300 	strex	r3, r2, [r1]
 80052a8:	617b      	str	r3, [r7, #20]
   return(result);
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1e3      	bne.n	8005278 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2202      	movs	r2, #2
 80052b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052ba:	4619      	mov	r1, r3
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f000 f83b 	bl	8005338 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052c2:	e023      	b.n	800530c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d009      	beq.n	80052e4 <HAL_UART_IRQHandler+0x4f4>
 80052d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f93e 	bl	800555e <UART_Transmit_IT>
    return;
 80052e2:	e014      	b.n	800530e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80052e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00e      	beq.n	800530e <HAL_UART_IRQHandler+0x51e>
 80052f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d008      	beq.n	800530e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 f97d 	bl	80055fc <UART_EndTransmit_IT>
    return;
 8005302:	e004      	b.n	800530e <HAL_UART_IRQHandler+0x51e>
    return;
 8005304:	bf00      	nop
 8005306:	e002      	b.n	800530e <HAL_UART_IRQHandler+0x51e>
      return;
 8005308:	bf00      	nop
 800530a:	e000      	b.n	800530e <HAL_UART_IRQHandler+0x51e>
      return;
 800530c:	bf00      	nop
  }
}
 800530e:	37e8      	adds	r7, #232	@ 0xe8
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	bc80      	pop	{r7}
 8005324:	4770      	bx	lr

08005326 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005326:	b480      	push	{r7}
 8005328:	b083      	sub	sp, #12
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800532e:	bf00      	nop
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr

08005338 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	460b      	mov	r3, r1
 8005342:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	bc80      	pop	{r7}
 800534c:	4770      	bx	lr

0800534e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b086      	sub	sp, #24
 8005352:	af00      	add	r7, sp, #0
 8005354:	60f8      	str	r0, [r7, #12]
 8005356:	60b9      	str	r1, [r7, #8]
 8005358:	603b      	str	r3, [r7, #0]
 800535a:	4613      	mov	r3, r2
 800535c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800535e:	e03b      	b.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005360:	6a3b      	ldr	r3, [r7, #32]
 8005362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005366:	d037      	beq.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005368:	f7fd fb08 	bl	800297c <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	6a3a      	ldr	r2, [r7, #32]
 8005374:	429a      	cmp	r2, r3
 8005376:	d302      	bcc.n	800537e <UART_WaitOnFlagUntilTimeout+0x30>
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e03a      	b.n	80053f8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b00      	cmp	r3, #0
 800538e:	d023      	beq.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2b80      	cmp	r3, #128	@ 0x80
 8005394:	d020      	beq.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2b40      	cmp	r3, #64	@ 0x40
 800539a:	d01d      	beq.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0308 	and.w	r3, r3, #8
 80053a6:	2b08      	cmp	r3, #8
 80053a8:	d116      	bne.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80053aa:	2300      	movs	r3, #0
 80053ac:	617b      	str	r3, [r7, #20]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	617b      	str	r3, [r7, #20]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	617b      	str	r3, [r7, #20]
 80053be:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 f856 	bl	8005472 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2208      	movs	r2, #8
 80053ca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e00f      	b.n	80053f8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	4013      	ands	r3, r2
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	bf0c      	ite	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	2300      	movne	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	461a      	mov	r2, r3
 80053f0:	79fb      	ldrb	r3, [r7, #7]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d0b4      	beq.n	8005360 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3718      	adds	r7, #24
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	4613      	mov	r3, r2
 800540c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	88fa      	ldrh	r2, [r7, #6]
 8005418:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	88fa      	ldrh	r2, [r7, #6]
 800541e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2222      	movs	r2, #34	@ 0x22
 800542a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d007      	beq.n	8005446 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68da      	ldr	r2, [r3, #12]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005444:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	695a      	ldr	r2, [r3, #20]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f042 0201 	orr.w	r2, r2, #1
 8005454:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68da      	ldr	r2, [r3, #12]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f042 0220 	orr.w	r2, r2, #32
 8005464:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3714      	adds	r7, #20
 800546c:	46bd      	mov	sp, r7
 800546e:	bc80      	pop	{r7}
 8005470:	4770      	bx	lr

08005472 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005472:	b480      	push	{r7}
 8005474:	b095      	sub	sp, #84	@ 0x54
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	330c      	adds	r3, #12
 8005480:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800548a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005490:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	330c      	adds	r3, #12
 8005498:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800549a:	643a      	str	r2, [r7, #64]	@ 0x40
 800549c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e5      	bne.n	800547a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	3314      	adds	r3, #20
 80054b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	f023 0301 	bic.w	r3, r3, #1
 80054c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3314      	adds	r3, #20
 80054cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e5      	bne.n	80054ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d119      	bne.n	800551e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	330c      	adds	r3, #12
 80054f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	e853 3f00 	ldrex	r3, [r3]
 80054f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f023 0310 	bic.w	r3, r3, #16
 8005500:	647b      	str	r3, [r7, #68]	@ 0x44
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	330c      	adds	r3, #12
 8005508:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800550a:	61ba      	str	r2, [r7, #24]
 800550c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	6979      	ldr	r1, [r7, #20]
 8005510:	69ba      	ldr	r2, [r7, #24]
 8005512:	e841 2300 	strex	r3, r2, [r1]
 8005516:	613b      	str	r3, [r7, #16]
   return(result);
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1e5      	bne.n	80054ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2220      	movs	r2, #32
 8005522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800552c:	bf00      	nop
 800552e:	3754      	adds	r7, #84	@ 0x54
 8005530:	46bd      	mov	sp, r7
 8005532:	bc80      	pop	{r7}
 8005534:	4770      	bx	lr

08005536 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b084      	sub	sp, #16
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005542:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	f7ff fee8 	bl	8005326 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005556:	bf00      	nop
 8005558:	3710      	adds	r7, #16
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}

0800555e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800555e:	b480      	push	{r7}
 8005560:	b085      	sub	sp, #20
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b21      	cmp	r3, #33	@ 0x21
 8005570:	d13e      	bne.n	80055f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800557a:	d114      	bne.n	80055a6 <UART_Transmit_IT+0x48>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d110      	bne.n	80055a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a1b      	ldr	r3, [r3, #32]
 8005588:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	881b      	ldrh	r3, [r3, #0]
 800558e:	461a      	mov	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005598:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	1c9a      	adds	r2, r3, #2
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	621a      	str	r2, [r3, #32]
 80055a4:	e008      	b.n	80055b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a1b      	ldr	r3, [r3, #32]
 80055aa:	1c59      	adds	r1, r3, #1
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6211      	str	r1, [r2, #32]
 80055b0:	781a      	ldrb	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	4619      	mov	r1, r3
 80055c6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10f      	bne.n	80055ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68da      	ldr	r2, [r3, #12]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80055da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055ec:	2300      	movs	r3, #0
 80055ee:	e000      	b.n	80055f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055f0:	2302      	movs	r3, #2
  }
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3714      	adds	r7, #20
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bc80      	pop	{r7}
 80055fa:	4770      	bx	lr

080055fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005612:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2220      	movs	r2, #32
 8005618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f7ff fe79 	bl	8005314 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3708      	adds	r7, #8
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b08c      	sub	sp, #48	@ 0x30
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b22      	cmp	r3, #34	@ 0x22
 800563e:	f040 80ae 	bne.w	800579e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800564a:	d117      	bne.n	800567c <UART_Receive_IT+0x50>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d113      	bne.n	800567c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005654:	2300      	movs	r3, #0
 8005656:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800565c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	b29b      	uxth	r3, r3
 8005666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800566a:	b29a      	uxth	r2, r3
 800566c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005674:	1c9a      	adds	r2, r3, #2
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	629a      	str	r2, [r3, #40]	@ 0x28
 800567a:	e026      	b.n	80056ca <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005680:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005682:	2300      	movs	r3, #0
 8005684:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800568e:	d007      	beq.n	80056a0 <UART_Receive_IT+0x74>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10a      	bne.n	80056ae <UART_Receive_IT+0x82>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	691b      	ldr	r3, [r3, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d106      	bne.n	80056ae <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	b2da      	uxtb	r2, r3
 80056a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056aa:	701a      	strb	r2, [r3, #0]
 80056ac:	e008      	b.n	80056c0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056ba:	b2da      	uxtb	r2, r3
 80056bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056be:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c4:	1c5a      	adds	r2, r3, #1
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	3b01      	subs	r3, #1
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	4619      	mov	r1, r3
 80056d8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d15d      	bne.n	800579a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68da      	ldr	r2, [r3, #12]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f022 0220 	bic.w	r2, r2, #32
 80056ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68da      	ldr	r2, [r3, #12]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695a      	ldr	r2, [r3, #20]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0201 	bic.w	r2, r2, #1
 800570c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2220      	movs	r2, #32
 8005712:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005720:	2b01      	cmp	r3, #1
 8005722:	d135      	bne.n	8005790 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	330c      	adds	r3, #12
 8005730:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	e853 3f00 	ldrex	r3, [r3]
 8005738:	613b      	str	r3, [r7, #16]
   return(result);
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f023 0310 	bic.w	r3, r3, #16
 8005740:	627b      	str	r3, [r7, #36]	@ 0x24
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	330c      	adds	r3, #12
 8005748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800574a:	623a      	str	r2, [r7, #32]
 800574c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574e:	69f9      	ldr	r1, [r7, #28]
 8005750:	6a3a      	ldr	r2, [r7, #32]
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	61bb      	str	r3, [r7, #24]
   return(result);
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1e5      	bne.n	800572a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0310 	and.w	r3, r3, #16
 8005768:	2b10      	cmp	r3, #16
 800576a:	d10a      	bne.n	8005782 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800576c:	2300      	movs	r3, #0
 800576e:	60fb      	str	r3, [r7, #12]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	60fb      	str	r3, [r7, #12]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	60fb      	str	r3, [r7, #12]
 8005780:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005786:	4619      	mov	r1, r3
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f7ff fdd5 	bl	8005338 <HAL_UARTEx_RxEventCallback>
 800578e:	e002      	b.n	8005796 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f7fc fb6f 	bl	8001e74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	e002      	b.n	80057a0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800579a:	2300      	movs	r3, #0
 800579c:	e000      	b.n	80057a0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800579e:	2302      	movs	r3, #2
  }
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3730      	adds	r7, #48	@ 0x30
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	68da      	ldr	r2, [r3, #12]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	689a      	ldr	r2, [r3, #8]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	431a      	orrs	r2, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	695b      	ldr	r3, [r3, #20]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80057e2:	f023 030c 	bic.w	r3, r3, #12
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	6812      	ldr	r2, [r2, #0]
 80057ea:	68b9      	ldr	r1, [r7, #8]
 80057ec:	430b      	orrs	r3, r1
 80057ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	695b      	ldr	r3, [r3, #20]
 80057f6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	699a      	ldr	r2, [r3, #24]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a2c      	ldr	r2, [pc, #176]	@ (80058bc <UART_SetConfig+0x114>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d103      	bne.n	8005818 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005810:	f7fe fda4 	bl	800435c <HAL_RCC_GetPCLK2Freq>
 8005814:	60f8      	str	r0, [r7, #12]
 8005816:	e002      	b.n	800581e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005818:	f7fe fd8c 	bl	8004334 <HAL_RCC_GetPCLK1Freq>
 800581c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	4613      	mov	r3, r2
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	4413      	add	r3, r2
 8005826:	009a      	lsls	r2, r3, #2
 8005828:	441a      	add	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	fbb2 f3f3 	udiv	r3, r2, r3
 8005834:	4a22      	ldr	r2, [pc, #136]	@ (80058c0 <UART_SetConfig+0x118>)
 8005836:	fba2 2303 	umull	r2, r3, r2, r3
 800583a:	095b      	lsrs	r3, r3, #5
 800583c:	0119      	lsls	r1, r3, #4
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	4613      	mov	r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	4413      	add	r3, r2
 8005846:	009a      	lsls	r2, r3, #2
 8005848:	441a      	add	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	fbb2 f2f3 	udiv	r2, r2, r3
 8005854:	4b1a      	ldr	r3, [pc, #104]	@ (80058c0 <UART_SetConfig+0x118>)
 8005856:	fba3 0302 	umull	r0, r3, r3, r2
 800585a:	095b      	lsrs	r3, r3, #5
 800585c:	2064      	movs	r0, #100	@ 0x64
 800585e:	fb00 f303 	mul.w	r3, r0, r3
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	011b      	lsls	r3, r3, #4
 8005866:	3332      	adds	r3, #50	@ 0x32
 8005868:	4a15      	ldr	r2, [pc, #84]	@ (80058c0 <UART_SetConfig+0x118>)
 800586a:	fba2 2303 	umull	r2, r3, r2, r3
 800586e:	095b      	lsrs	r3, r3, #5
 8005870:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005874:	4419      	add	r1, r3
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	4613      	mov	r3, r2
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	4413      	add	r3, r2
 800587e:	009a      	lsls	r2, r3, #2
 8005880:	441a      	add	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	fbb2 f2f3 	udiv	r2, r2, r3
 800588c:	4b0c      	ldr	r3, [pc, #48]	@ (80058c0 <UART_SetConfig+0x118>)
 800588e:	fba3 0302 	umull	r0, r3, r3, r2
 8005892:	095b      	lsrs	r3, r3, #5
 8005894:	2064      	movs	r0, #100	@ 0x64
 8005896:	fb00 f303 	mul.w	r3, r0, r3
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	011b      	lsls	r3, r3, #4
 800589e:	3332      	adds	r3, #50	@ 0x32
 80058a0:	4a07      	ldr	r2, [pc, #28]	@ (80058c0 <UART_SetConfig+0x118>)
 80058a2:	fba2 2303 	umull	r2, r3, r2, r3
 80058a6:	095b      	lsrs	r3, r3, #5
 80058a8:	f003 020f 	and.w	r2, r3, #15
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	440a      	add	r2, r1
 80058b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80058b4:	bf00      	nop
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	40013800 	.word	0x40013800
 80058c0:	51eb851f 	.word	0x51eb851f

080058c4 <__NVIC_SetPriority>:
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	4603      	mov	r3, r0
 80058cc:	6039      	str	r1, [r7, #0]
 80058ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	db0a      	blt.n	80058ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	b2da      	uxtb	r2, r3
 80058dc:	490c      	ldr	r1, [pc, #48]	@ (8005910 <__NVIC_SetPriority+0x4c>)
 80058de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058e2:	0112      	lsls	r2, r2, #4
 80058e4:	b2d2      	uxtb	r2, r2
 80058e6:	440b      	add	r3, r1
 80058e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80058ec:	e00a      	b.n	8005904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	4908      	ldr	r1, [pc, #32]	@ (8005914 <__NVIC_SetPriority+0x50>)
 80058f4:	79fb      	ldrb	r3, [r7, #7]
 80058f6:	f003 030f 	and.w	r3, r3, #15
 80058fa:	3b04      	subs	r3, #4
 80058fc:	0112      	lsls	r2, r2, #4
 80058fe:	b2d2      	uxtb	r2, r2
 8005900:	440b      	add	r3, r1
 8005902:	761a      	strb	r2, [r3, #24]
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	bc80      	pop	{r7}
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	e000e100 	.word	0xe000e100
 8005914:	e000ed00 	.word	0xe000ed00

08005918 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005918:	b580      	push	{r7, lr}
 800591a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800591c:	2100      	movs	r1, #0
 800591e:	f06f 0004 	mvn.w	r0, #4
 8005922:	f7ff ffcf 	bl	80058c4 <__NVIC_SetPriority>
#endif
}
 8005926:	bf00      	nop
 8005928:	bd80      	pop	{r7, pc}
	...

0800592c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005932:	f3ef 8305 	mrs	r3, IPSR
 8005936:	603b      	str	r3, [r7, #0]
  return(result);
 8005938:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800593e:	f06f 0305 	mvn.w	r3, #5
 8005942:	607b      	str	r3, [r7, #4]
 8005944:	e00c      	b.n	8005960 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005946:	4b09      	ldr	r3, [pc, #36]	@ (800596c <osKernelInitialize+0x40>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d105      	bne.n	800595a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800594e:	4b07      	ldr	r3, [pc, #28]	@ (800596c <osKernelInitialize+0x40>)
 8005950:	2201      	movs	r2, #1
 8005952:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005954:	2300      	movs	r3, #0
 8005956:	607b      	str	r3, [r7, #4]
 8005958:	e002      	b.n	8005960 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800595a:	f04f 33ff 	mov.w	r3, #4294967295
 800595e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005960:	687b      	ldr	r3, [r7, #4]
}
 8005962:	4618      	mov	r0, r3
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	bc80      	pop	{r7}
 800596a:	4770      	bx	lr
 800596c:	200003d4 	.word	0x200003d4

08005970 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005976:	f3ef 8305 	mrs	r3, IPSR
 800597a:	603b      	str	r3, [r7, #0]
  return(result);
 800597c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005982:	f06f 0305 	mvn.w	r3, #5
 8005986:	607b      	str	r3, [r7, #4]
 8005988:	e010      	b.n	80059ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800598a:	4b0b      	ldr	r3, [pc, #44]	@ (80059b8 <osKernelStart+0x48>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d109      	bne.n	80059a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005992:	f7ff ffc1 	bl	8005918 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005996:	4b08      	ldr	r3, [pc, #32]	@ (80059b8 <osKernelStart+0x48>)
 8005998:	2202      	movs	r2, #2
 800599a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800599c:	f001 ffa8 	bl	80078f0 <vTaskStartScheduler>
      stat = osOK;
 80059a0:	2300      	movs	r3, #0
 80059a2:	607b      	str	r3, [r7, #4]
 80059a4:	e002      	b.n	80059ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80059a6:	f04f 33ff 	mov.w	r3, #4294967295
 80059aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80059ac:	687b      	ldr	r3, [r7, #4]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3708      	adds	r7, #8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	200003d4 	.word	0x200003d4

080059bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80059bc:	b580      	push	{r7, lr}
 80059be:	b08e      	sub	sp, #56	@ 0x38
 80059c0:	af04      	add	r7, sp, #16
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059cc:	f3ef 8305 	mrs	r3, IPSR
 80059d0:	617b      	str	r3, [r7, #20]
  return(result);
 80059d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d17e      	bne.n	8005ad6 <osThreadNew+0x11a>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d07b      	beq.n	8005ad6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80059de:	2380      	movs	r3, #128	@ 0x80
 80059e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80059e2:	2318      	movs	r3, #24
 80059e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80059e6:	2300      	movs	r3, #0
 80059e8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80059ea:	f04f 33ff 	mov.w	r3, #4294967295
 80059ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d045      	beq.n	8005a82 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d002      	beq.n	8005a04 <osThreadNew+0x48>
        name = attr->name;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d008      	beq.n	8005a2a <osThreadNew+0x6e>
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	2b38      	cmp	r3, #56	@ 0x38
 8005a1c:	d805      	bhi.n	8005a2a <osThreadNew+0x6e>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f003 0301 	and.w	r3, r3, #1
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <osThreadNew+0x72>
        return (NULL);
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	e054      	b.n	8005ad8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	089b      	lsrs	r3, r3, #2
 8005a3c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00e      	beq.n	8005a64 <osThreadNew+0xa8>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	2ba7      	cmp	r3, #167	@ 0xa7
 8005a4c:	d90a      	bls.n	8005a64 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d006      	beq.n	8005a64 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d002      	beq.n	8005a64 <osThreadNew+0xa8>
        mem = 1;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	61bb      	str	r3, [r7, #24]
 8005a62:	e010      	b.n	8005a86 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10c      	bne.n	8005a86 <osThreadNew+0xca>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d108      	bne.n	8005a86 <osThreadNew+0xca>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d104      	bne.n	8005a86 <osThreadNew+0xca>
          mem = 0;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	61bb      	str	r3, [r7, #24]
 8005a80:	e001      	b.n	8005a86 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005a82:	2300      	movs	r3, #0
 8005a84:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d110      	bne.n	8005aae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a94:	9202      	str	r2, [sp, #8]
 8005a96:	9301      	str	r3, [sp, #4]
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	6a3a      	ldr	r2, [r7, #32]
 8005aa0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f001 fb70 	bl	8007188 <xTaskCreateStatic>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	613b      	str	r3, [r7, #16]
 8005aac:	e013      	b.n	8005ad6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d110      	bne.n	8005ad6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005ab4:	6a3b      	ldr	r3, [r7, #32]
 8005ab6:	b29a      	uxth	r2, r3
 8005ab8:	f107 0310 	add.w	r3, r7, #16
 8005abc:	9301      	str	r3, [sp, #4]
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f001 fbbe 	bl	8007248 <xTaskCreate>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d001      	beq.n	8005ad6 <osThreadNew+0x11a>
            hTask = NULL;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005ad6:	693b      	ldr	r3, [r7, #16]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3728      	adds	r7, #40	@ 0x28
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005aee:	f3ef 8305 	mrs	r3, IPSR
 8005af2:	60fb      	str	r3, [r7, #12]
  return(result);
 8005af4:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <osThreadSetPriority+0x22>
    stat = osErrorISR;
 8005afa:	f06f 0305 	mvn.w	r3, #5
 8005afe:	617b      	str	r3, [r7, #20]
 8005b00:	e013      	b.n	8005b2a <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d005      	beq.n	8005b14 <osThreadSetPriority+0x34>
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	dd02      	ble.n	8005b14 <osThreadSetPriority+0x34>
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b38      	cmp	r3, #56	@ 0x38
 8005b12:	dd03      	ble.n	8005b1c <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 8005b14:	f06f 0303 	mvn.w	r3, #3
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	e006      	b.n	8005b2a <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	4619      	mov	r1, r3
 8005b24:	6938      	ldr	r0, [r7, #16]
 8005b26:	f001 fd3d 	bl	80075a4 <vTaskPrioritySet>
  }

  return (stat);
 8005b2a:	697b      	ldr	r3, [r7, #20]
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3718      	adds	r7, #24
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <osThreadGetPriority>:

osPriority_t osThreadGetPriority (osThreadId_t thread_id) {
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b40:	f3ef 8305 	mrs	r3, IPSR
 8005b44:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b46:	68fb      	ldr	r3, [r7, #12]
  osPriority_t prio;

  if (IS_IRQ() || (hTask == NULL)) {
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d102      	bne.n	8005b52 <osThreadGetPriority+0x1e>
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d103      	bne.n	8005b5a <osThreadGetPriority+0x26>
    prio = osPriorityError;
 8005b52:	f04f 33ff 	mov.w	r3, #4294967295
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	e004      	b.n	8005b64 <osThreadGetPriority+0x30>
  } else {
    prio = (osPriority_t)((int32_t)uxTaskPriorityGet (hTask));
 8005b5a:	6938      	ldr	r0, [r7, #16]
 8005b5c:	f001 fd08 	bl	8007570 <uxTaskPriorityGet>
 8005b60:	4603      	mov	r3, r0
 8005b62:	617b      	str	r3, [r7, #20]
  }

  return (prio);
 8005b64:	697b      	ldr	r3, [r7, #20]
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3718      	adds	r7, #24
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}

08005b6e <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8005b6e:	b580      	push	{r7, lr}
 8005b70:	b086      	sub	sp, #24
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b7a:	f3ef 8305 	mrs	r3, IPSR
 8005b7e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b80:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d003      	beq.n	8005b8e <osThreadSuspend+0x20>
    stat = osErrorISR;
 8005b86:	f06f 0305 	mvn.w	r3, #5
 8005b8a:	617b      	str	r3, [r7, #20]
 8005b8c:	e00b      	b.n	8005ba6 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d103      	bne.n	8005b9c <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8005b94:	f06f 0303 	mvn.w	r3, #3
 8005b98:	617b      	str	r3, [r7, #20]
 8005b9a:	e004      	b.n	8005ba6 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8005ba0:	6938      	ldr	r0, [r7, #16]
 8005ba2:	f001 fd9d 	bl	80076e0 <vTaskSuspend>
  }

  return (stat);
 8005ba6:	697b      	ldr	r3, [r7, #20]
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3718      	adds	r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b086      	sub	sp, #24
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bbc:	f3ef 8305 	mrs	r3, IPSR
 8005bc0:	60fb      	str	r3, [r7, #12]
  return(result);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <osThreadResume+0x20>
    stat = osErrorISR;
 8005bc8:	f06f 0305 	mvn.w	r3, #5
 8005bcc:	617b      	str	r3, [r7, #20]
 8005bce:	e00b      	b.n	8005be8 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d103      	bne.n	8005bde <osThreadResume+0x2e>
    stat = osErrorParameter;
 8005bd6:	f06f 0303 	mvn.w	r3, #3
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	e004      	b.n	8005be8 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8005bde:	2300      	movs	r3, #0
 8005be0:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8005be2:	6938      	ldr	r0, [r7, #16]
 8005be4:	f001 fe24 	bl	8007830 <vTaskResume>
  }

  return (stat);
 8005be8:	697b      	ldr	r3, [r7, #20]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3718      	adds	r7, #24
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
	...

08005bf4 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b088      	sub	sp, #32
 8005bf8:	af02      	add	r7, sp, #8
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <osThreadFlagsSet+0x1a>
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	da03      	bge.n	8005c16 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8005c0e:	f06f 0303 	mvn.w	r3, #3
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	e035      	b.n	8005c82 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8005c16:	f04f 33ff 	mov.w	r3, #4294967295
 8005c1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c1c:	f3ef 8305 	mrs	r3, IPSR
 8005c20:	613b      	str	r3, [r7, #16]
  return(result);
 8005c22:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d01f      	beq.n	8005c68 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8005c2c:	f107 0308 	add.w	r3, r7, #8
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	2300      	movs	r3, #0
 8005c34:	2201      	movs	r2, #1
 8005c36:	6839      	ldr	r1, [r7, #0]
 8005c38:	6978      	ldr	r0, [r7, #20]
 8005c3a:	f002 fc69 	bl	8008510 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8005c3e:	f107 030c 	add.w	r3, r7, #12
 8005c42:	2200      	movs	r2, #0
 8005c44:	9200      	str	r2, [sp, #0]
 8005c46:	2200      	movs	r2, #0
 8005c48:	2100      	movs	r1, #0
 8005c4a:	6978      	ldr	r0, [r7, #20]
 8005c4c:	f002 fc60 	bl	8008510 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d015      	beq.n	8005c82 <osThreadFlagsSet+0x8e>
 8005c56:	4b0d      	ldr	r3, [pc, #52]	@ (8005c8c <osThreadFlagsSet+0x98>)
 8005c58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c5c:	601a      	str	r2, [r3, #0]
 8005c5e:	f3bf 8f4f 	dsb	sy
 8005c62:	f3bf 8f6f 	isb	sy
 8005c66:	e00c      	b.n	8005c82 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8005c68:	2300      	movs	r3, #0
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	6839      	ldr	r1, [r7, #0]
 8005c6e:	6978      	ldr	r0, [r7, #20]
 8005c70:	f002 fb8c 	bl	800838c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8005c74:	f107 030c 	add.w	r3, r7, #12
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	6978      	ldr	r0, [r7, #20]
 8005c7e:	f002 fb85 	bl	800838c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8005c82:	68fb      	ldr	r3, [r7, #12]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3718      	adds	r7, #24
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	e000ed04 	.word	0xe000ed04

08005c90 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b08c      	sub	sp, #48	@ 0x30
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c9c:	f3ef 8305 	mrs	r3, IPSR
 8005ca0:	617b      	str	r3, [r7, #20]
  return(result);
 8005ca2:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d003      	beq.n	8005cb0 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8005ca8:	f06f 0305 	mvn.w	r3, #5
 8005cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cae:	e06b      	b.n	8005d88 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	da03      	bge.n	8005cbe <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8005cb6:	f06f 0303 	mvn.w	r3, #3
 8005cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cbc:	e064      	b.n	8005d88 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d002      	beq.n	8005cce <osThreadFlagsWait+0x3e>
      clear = 0U;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ccc:	e001      	b.n	8005cd2 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8005cda:	f001 ff25 	bl	8007b28 <xTaskGetTickCount>
 8005cde:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8005ce0:	f107 0210 	add.w	r2, r7, #16
 8005ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ce8:	2000      	movs	r0, #0
 8005cea:	f002 faef 	bl	80082cc <xTaskNotifyWait>
 8005cee:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d137      	bne.n	8005d66 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8005cf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d02:	4313      	orrs	r3, r2
 8005d04:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00c      	beq.n	8005d2a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d14:	4013      	ands	r3, r2
 8005d16:	68fa      	ldr	r2, [r7, #12]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d032      	beq.n	8005d82 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10f      	bne.n	8005d42 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8005d22:	f06f 0302 	mvn.w	r3, #2
 8005d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8005d28:	e02e      	b.n	8005d88 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d2e:	4013      	ands	r3, r2
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d128      	bne.n	8005d86 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d103      	bne.n	8005d42 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8005d3a:	f06f 0302 	mvn.w	r3, #2
 8005d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8005d40:	e022      	b.n	8005d88 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8005d42:	f001 fef1 	bl	8007b28 <xTaskGetTickCount>
 8005d46:	4602      	mov	r2, r0
 8005d48:	6a3b      	ldr	r3, [r7, #32]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8005d4e:	69ba      	ldr	r2, [r7, #24]
 8005d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d902      	bls.n	8005d5c <osThreadFlagsWait+0xcc>
          tout  = 0;
 8005d56:	2300      	movs	r3, #0
 8005d58:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d5a:	e00e      	b.n	8005d7a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8005d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d64:	e009      	b.n	8005d7a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d103      	bne.n	8005d74 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8005d6c:	f06f 0302 	mvn.w	r3, #2
 8005d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d72:	e002      	b.n	8005d7a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8005d74:	f06f 0301 	mvn.w	r3, #1
 8005d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1af      	bne.n	8005ce0 <osThreadFlagsWait+0x50>
 8005d80:	e002      	b.n	8005d88 <osThreadFlagsWait+0xf8>
            break;
 8005d82:	bf00      	nop
 8005d84:	e000      	b.n	8005d88 <osThreadFlagsWait+0xf8>
            break;
 8005d86:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8005d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3730      	adds	r7, #48	@ 0x30
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b084      	sub	sp, #16
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d9a:	f3ef 8305 	mrs	r3, IPSR
 8005d9e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005da0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d003      	beq.n	8005dae <osDelay+0x1c>
    stat = osErrorISR;
 8005da6:	f06f 0305 	mvn.w	r3, #5
 8005daa:	60fb      	str	r3, [r7, #12]
 8005dac:	e007      	b.n	8005dbe <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005dae:	2300      	movs	r3, #0
 8005db0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d002      	beq.n	8005dbe <osDelay+0x2c>
      vTaskDelay(ticks);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f001 fba3 	bl	8007504 <vTaskDelay>
    }
  }

  return (stat);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b088      	sub	sp, #32
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dd4:	f3ef 8305 	mrs	r3, IPSR
 8005dd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8005dda:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d174      	bne.n	8005eca <osMutexNew+0x102>
    if (attr != NULL) {
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <osMutexNew+0x26>
      type = attr->attr_bits;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	61bb      	str	r3, [r7, #24]
 8005dec:	e001      	b.n	8005df2 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005dee:	2300      	movs	r3, #0
 8005df0:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d002      	beq.n	8005e02 <osMutexNew+0x3a>
      rmtx = 1U;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	617b      	str	r3, [r7, #20]
 8005e00:	e001      	b.n	8005e06 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005e02:	2300      	movs	r3, #0
 8005e04:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	f003 0308 	and.w	r3, r3, #8
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d15c      	bne.n	8005eca <osMutexNew+0x102>
      mem = -1;
 8005e10:	f04f 33ff 	mov.w	r3, #4294967295
 8005e14:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d015      	beq.n	8005e48 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d006      	beq.n	8005e32 <osMutexNew+0x6a>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	2b4f      	cmp	r3, #79	@ 0x4f
 8005e2a:	d902      	bls.n	8005e32 <osMutexNew+0x6a>
          mem = 1;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	613b      	str	r3, [r7, #16]
 8005e30:	e00c      	b.n	8005e4c <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d108      	bne.n	8005e4c <osMutexNew+0x84>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d104      	bne.n	8005e4c <osMutexNew+0x84>
            mem = 0;
 8005e42:	2300      	movs	r3, #0
 8005e44:	613b      	str	r3, [r7, #16]
 8005e46:	e001      	b.n	8005e4c <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d112      	bne.n	8005e78 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d007      	beq.n	8005e68 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	2004      	movs	r0, #4
 8005e60:	f000 fc4b 	bl	80066fa <xQueueCreateMutexStatic>
 8005e64:	61f8      	str	r0, [r7, #28]
 8005e66:	e016      	b.n	8005e96 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	2001      	movs	r0, #1
 8005e70:	f000 fc43 	bl	80066fa <xQueueCreateMutexStatic>
 8005e74:	61f8      	str	r0, [r7, #28]
 8005e76:	e00e      	b.n	8005e96 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10b      	bne.n	8005e96 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d004      	beq.n	8005e8e <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005e84:	2004      	movs	r0, #4
 8005e86:	f000 fc20 	bl	80066ca <xQueueCreateMutex>
 8005e8a:	61f8      	str	r0, [r7, #28]
 8005e8c:	e003      	b.n	8005e96 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005e8e:	2001      	movs	r0, #1
 8005e90:	f000 fc1b 	bl	80066ca <xQueueCreateMutex>
 8005e94:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00c      	beq.n	8005eb6 <osMutexNew+0xee>
        if (attr != NULL) {
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d003      	beq.n	8005eaa <osMutexNew+0xe2>
          name = attr->name;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	60fb      	str	r3, [r7, #12]
 8005ea8:	e001      	b.n	8005eae <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005eae:	68f9      	ldr	r1, [r7, #12]
 8005eb0:	69f8      	ldr	r0, [r7, #28]
 8005eb2:	f001 f8e3 	bl	800707c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d006      	beq.n	8005eca <osMutexNew+0x102>
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	f043 0301 	orr.w	r3, r3, #1
 8005ec8:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005eca:	69fb      	ldr	r3, [r7, #28]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3720      	adds	r7, #32
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b08a      	sub	sp, #40	@ 0x28
 8005ed8:	af02      	add	r7, sp, #8
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ee4:	f3ef 8305 	mrs	r3, IPSR
 8005ee8:	613b      	str	r3, [r7, #16]
  return(result);
 8005eea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d175      	bne.n	8005fdc <osSemaphoreNew+0x108>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d072      	beq.n	8005fdc <osSemaphoreNew+0x108>
 8005ef6:	68ba      	ldr	r2, [r7, #8]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d86e      	bhi.n	8005fdc <osSemaphoreNew+0x108>
    mem = -1;
 8005efe:	f04f 33ff 	mov.w	r3, #4294967295
 8005f02:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d015      	beq.n	8005f36 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d006      	beq.n	8005f20 <osSemaphoreNew+0x4c>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	2b4f      	cmp	r3, #79	@ 0x4f
 8005f18:	d902      	bls.n	8005f20 <osSemaphoreNew+0x4c>
        mem = 1;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	61bb      	str	r3, [r7, #24]
 8005f1e:	e00c      	b.n	8005f3a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d108      	bne.n	8005f3a <osSemaphoreNew+0x66>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d104      	bne.n	8005f3a <osSemaphoreNew+0x66>
          mem = 0;
 8005f30:	2300      	movs	r3, #0
 8005f32:	61bb      	str	r3, [r7, #24]
 8005f34:	e001      	b.n	8005f3a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8005f36:	2300      	movs	r3, #0
 8005f38:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f40:	d04c      	beq.n	8005fdc <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d128      	bne.n	8005f9a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d10a      	bne.n	8005f64 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	2203      	movs	r2, #3
 8005f54:	9200      	str	r2, [sp, #0]
 8005f56:	2200      	movs	r2, #0
 8005f58:	2100      	movs	r1, #0
 8005f5a:	2001      	movs	r0, #1
 8005f5c:	f000 fac0 	bl	80064e0 <xQueueGenericCreateStatic>
 8005f60:	61f8      	str	r0, [r7, #28]
 8005f62:	e005      	b.n	8005f70 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8005f64:	2203      	movs	r2, #3
 8005f66:	2100      	movs	r1, #0
 8005f68:	2001      	movs	r0, #1
 8005f6a:	f000 fb36 	bl	80065da <xQueueGenericCreate>
 8005f6e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d022      	beq.n	8005fbc <osSemaphoreNew+0xe8>
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d01f      	beq.n	8005fbc <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2100      	movs	r1, #0
 8005f82:	69f8      	ldr	r0, [r7, #28]
 8005f84:	f000 fc42 	bl	800680c <xQueueGenericSend>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d016      	beq.n	8005fbc <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8005f8e:	69f8      	ldr	r0, [r7, #28]
 8005f90:	f000 ff40 	bl	8006e14 <vQueueDelete>
            hSemaphore = NULL;
 8005f94:	2300      	movs	r3, #0
 8005f96:	61fb      	str	r3, [r7, #28]
 8005f98:	e010      	b.n	8005fbc <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d108      	bne.n	8005fb2 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	68b9      	ldr	r1, [r7, #8]
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f000 fbc1 	bl	8006730 <xQueueCreateCountingSemaphoreStatic>
 8005fae:	61f8      	str	r0, [r7, #28]
 8005fb0:	e004      	b.n	8005fbc <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005fb2:	68b9      	ldr	r1, [r7, #8]
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 fbf4 	bl	80067a2 <xQueueCreateCountingSemaphore>
 8005fba:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00c      	beq.n	8005fdc <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d003      	beq.n	8005fd0 <osSemaphoreNew+0xfc>
          name = attr->name;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	617b      	str	r3, [r7, #20]
 8005fce:	e001      	b.n	8005fd4 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005fd4:	6979      	ldr	r1, [r7, #20]
 8005fd6:	69f8      	ldr	r0, [r7, #28]
 8005fd8:	f001 f850 	bl	800707c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005fdc:	69fb      	ldr	r3, [r7, #28]
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3720      	adds	r7, #32
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b08a      	sub	sp, #40	@ 0x28
 8005fea:	af02      	add	r7, sp, #8
 8005fec:	60f8      	str	r0, [r7, #12]
 8005fee:	60b9      	str	r1, [r7, #8]
 8005ff0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ff6:	f3ef 8305 	mrs	r3, IPSR
 8005ffa:	613b      	str	r3, [r7, #16]
  return(result);
 8005ffc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d15f      	bne.n	80060c2 <osMessageQueueNew+0xdc>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d05c      	beq.n	80060c2 <osMessageQueueNew+0xdc>
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d059      	beq.n	80060c2 <osMessageQueueNew+0xdc>
    mem = -1;
 800600e:	f04f 33ff 	mov.w	r3, #4294967295
 8006012:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d029      	beq.n	800606e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d012      	beq.n	8006048 <osMessageQueueNew+0x62>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	2b4f      	cmp	r3, #79	@ 0x4f
 8006028:	d90e      	bls.n	8006048 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00a      	beq.n	8006048 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	695a      	ldr	r2, [r3, #20]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	68b9      	ldr	r1, [r7, #8]
 800603a:	fb01 f303 	mul.w	r3, r1, r3
 800603e:	429a      	cmp	r2, r3
 8006040:	d302      	bcc.n	8006048 <osMessageQueueNew+0x62>
        mem = 1;
 8006042:	2301      	movs	r3, #1
 8006044:	61bb      	str	r3, [r7, #24]
 8006046:	e014      	b.n	8006072 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d110      	bne.n	8006072 <osMessageQueueNew+0x8c>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d10c      	bne.n	8006072 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800605c:	2b00      	cmp	r3, #0
 800605e:	d108      	bne.n	8006072 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d104      	bne.n	8006072 <osMessageQueueNew+0x8c>
          mem = 0;
 8006068:	2300      	movs	r3, #0
 800606a:	61bb      	str	r3, [r7, #24]
 800606c:	e001      	b.n	8006072 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800606e:	2300      	movs	r3, #0
 8006070:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	2b01      	cmp	r3, #1
 8006076:	d10b      	bne.n	8006090 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	691a      	ldr	r2, [r3, #16]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	2100      	movs	r1, #0
 8006082:	9100      	str	r1, [sp, #0]
 8006084:	68b9      	ldr	r1, [r7, #8]
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 fa2a 	bl	80064e0 <xQueueGenericCreateStatic>
 800608c:	61f8      	str	r0, [r7, #28]
 800608e:	e008      	b.n	80060a2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d105      	bne.n	80060a2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006096:	2200      	movs	r2, #0
 8006098:	68b9      	ldr	r1, [r7, #8]
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f000 fa9d 	bl	80065da <xQueueGenericCreate>
 80060a0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00c      	beq.n	80060c2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d003      	beq.n	80060b6 <osMessageQueueNew+0xd0>
        name = attr->name;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	617b      	str	r3, [r7, #20]
 80060b4:	e001      	b.n	80060ba <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80060b6:	2300      	movs	r3, #0
 80060b8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80060ba:	6979      	ldr	r1, [r7, #20]
 80060bc:	69f8      	ldr	r0, [r7, #28]
 80060be:	f000 ffdd 	bl	800707c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80060c2:	69fb      	ldr	r3, [r7, #28]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3720      	adds	r7, #32
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b088      	sub	sp, #32
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	603b      	str	r3, [r7, #0]
 80060d8:	4613      	mov	r3, r2
 80060da:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80060e0:	2300      	movs	r3, #0
 80060e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060e4:	f3ef 8305 	mrs	r3, IPSR
 80060e8:	617b      	str	r3, [r7, #20]
  return(result);
 80060ea:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d028      	beq.n	8006142 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d005      	beq.n	8006102 <osMessageQueuePut+0x36>
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d002      	beq.n	8006102 <osMessageQueuePut+0x36>
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d003      	beq.n	800610a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006102:	f06f 0303 	mvn.w	r3, #3
 8006106:	61fb      	str	r3, [r7, #28]
 8006108:	e038      	b.n	800617c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800610a:	2300      	movs	r3, #0
 800610c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800610e:	f107 0210 	add.w	r2, r7, #16
 8006112:	2300      	movs	r3, #0
 8006114:	68b9      	ldr	r1, [r7, #8]
 8006116:	69b8      	ldr	r0, [r7, #24]
 8006118:	f000 fc7a 	bl	8006a10 <xQueueGenericSendFromISR>
 800611c:	4603      	mov	r3, r0
 800611e:	2b01      	cmp	r3, #1
 8006120:	d003      	beq.n	800612a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006122:	f06f 0302 	mvn.w	r3, #2
 8006126:	61fb      	str	r3, [r7, #28]
 8006128:	e028      	b.n	800617c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d025      	beq.n	800617c <osMessageQueuePut+0xb0>
 8006130:	4b15      	ldr	r3, [pc, #84]	@ (8006188 <osMessageQueuePut+0xbc>)
 8006132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	f3bf 8f6f 	isb	sy
 8006140:	e01c      	b.n	800617c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d002      	beq.n	800614e <osMessageQueuePut+0x82>
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d103      	bne.n	8006156 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800614e:	f06f 0303 	mvn.w	r3, #3
 8006152:	61fb      	str	r3, [r7, #28]
 8006154:	e012      	b.n	800617c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006156:	2300      	movs	r3, #0
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	68b9      	ldr	r1, [r7, #8]
 800615c:	69b8      	ldr	r0, [r7, #24]
 800615e:	f000 fb55 	bl	800680c <xQueueGenericSend>
 8006162:	4603      	mov	r3, r0
 8006164:	2b01      	cmp	r3, #1
 8006166:	d009      	beq.n	800617c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800616e:	f06f 0301 	mvn.w	r3, #1
 8006172:	61fb      	str	r3, [r7, #28]
 8006174:	e002      	b.n	800617c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8006176:	f06f 0302 	mvn.w	r3, #2
 800617a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800617c:	69fb      	ldr	r3, [r7, #28]
}
 800617e:	4618      	mov	r0, r3
 8006180:	3720      	adds	r7, #32
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	e000ed04 	.word	0xe000ed04

0800618c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800618c:	b580      	push	{r7, lr}
 800618e:	b088      	sub	sp, #32
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
 8006198:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800619e:	2300      	movs	r3, #0
 80061a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061a2:	f3ef 8305 	mrs	r3, IPSR
 80061a6:	617b      	str	r3, [r7, #20]
  return(result);
 80061a8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d028      	beq.n	8006200 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d005      	beq.n	80061c0 <osMessageQueueGet+0x34>
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <osMessageQueueGet+0x34>
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d003      	beq.n	80061c8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80061c0:	f06f 0303 	mvn.w	r3, #3
 80061c4:	61fb      	str	r3, [r7, #28]
 80061c6:	e037      	b.n	8006238 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80061c8:	2300      	movs	r3, #0
 80061ca:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80061cc:	f107 0310 	add.w	r3, r7, #16
 80061d0:	461a      	mov	r2, r3
 80061d2:	68b9      	ldr	r1, [r7, #8]
 80061d4:	69b8      	ldr	r0, [r7, #24]
 80061d6:	f000 fd9b 	bl	8006d10 <xQueueReceiveFromISR>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d003      	beq.n	80061e8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80061e0:	f06f 0302 	mvn.w	r3, #2
 80061e4:	61fb      	str	r3, [r7, #28]
 80061e6:	e027      	b.n	8006238 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d024      	beq.n	8006238 <osMessageQueueGet+0xac>
 80061ee:	4b15      	ldr	r3, [pc, #84]	@ (8006244 <osMessageQueueGet+0xb8>)
 80061f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	f3bf 8f6f 	isb	sy
 80061fe:	e01b      	b.n	8006238 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006200:	69bb      	ldr	r3, [r7, #24]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d002      	beq.n	800620c <osMessageQueueGet+0x80>
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d103      	bne.n	8006214 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800620c:	f06f 0303 	mvn.w	r3, #3
 8006210:	61fb      	str	r3, [r7, #28]
 8006212:	e011      	b.n	8006238 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006214:	683a      	ldr	r2, [r7, #0]
 8006216:	68b9      	ldr	r1, [r7, #8]
 8006218:	69b8      	ldr	r0, [r7, #24]
 800621a:	f000 fc97 	bl	8006b4c <xQueueReceive>
 800621e:	4603      	mov	r3, r0
 8006220:	2b01      	cmp	r3, #1
 8006222:	d009      	beq.n	8006238 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800622a:	f06f 0301 	mvn.w	r3, #1
 800622e:	61fb      	str	r3, [r7, #28]
 8006230:	e002      	b.n	8006238 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8006232:	f06f 0302 	mvn.w	r3, #2
 8006236:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006238:	69fb      	ldr	r3, [r7, #28]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3720      	adds	r7, #32
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	e000ed04 	.word	0xe000ed04

08006248 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	4a06      	ldr	r2, [pc, #24]	@ (8006270 <vApplicationGetIdleTaskMemory+0x28>)
 8006258:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	4a05      	ldr	r2, [pc, #20]	@ (8006274 <vApplicationGetIdleTaskMemory+0x2c>)
 800625e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2280      	movs	r2, #128	@ 0x80
 8006264:	601a      	str	r2, [r3, #0]
}
 8006266:	bf00      	nop
 8006268:	3714      	adds	r7, #20
 800626a:	46bd      	mov	sp, r7
 800626c:	bc80      	pop	{r7}
 800626e:	4770      	bx	lr
 8006270:	200003d8 	.word	0x200003d8
 8006274:	20000480 	.word	0x20000480

08006278 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006278:	b480      	push	{r7}
 800627a:	b085      	sub	sp, #20
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	4a07      	ldr	r2, [pc, #28]	@ (80062a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006288:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	4a06      	ldr	r2, [pc, #24]	@ (80062a8 <vApplicationGetTimerTaskMemory+0x30>)
 800628e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006296:	601a      	str	r2, [r3, #0]
}
 8006298:	bf00      	nop
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	bc80      	pop	{r7}
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	20000680 	.word	0x20000680
 80062a8:	20000728 	.word	0x20000728

080062ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f103 0208 	add.w	r2, r3, #8
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295
 80062c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f103 0208 	add.w	r2, r3, #8
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f103 0208 	add.w	r2, r3, #8
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bc80      	pop	{r7}
 80062e8:	4770      	bx	lr

080062ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062ea:	b480      	push	{r7}
 80062ec:	b083      	sub	sp, #12
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bc80      	pop	{r7}
 8006300:	4770      	bx	lr

08006302 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006302:	b480      	push	{r7}
 8006304:	b085      	sub	sp, #20
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
 800630a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	683a      	ldr	r2, [r7, #0]
 8006326:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	1c5a      	adds	r2, r3, #1
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	601a      	str	r2, [r3, #0]
}
 800633e:	bf00      	nop
 8006340:	3714      	adds	r7, #20
 8006342:	46bd      	mov	sp, r7
 8006344:	bc80      	pop	{r7}
 8006346:	4770      	bx	lr

08006348 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006348:	b480      	push	{r7}
 800634a:	b085      	sub	sp, #20
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800635e:	d103      	bne.n	8006368 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	60fb      	str	r3, [r7, #12]
 8006366:	e00c      	b.n	8006382 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	3308      	adds	r3, #8
 800636c:	60fb      	str	r3, [r7, #12]
 800636e:	e002      	b.n	8006376 <vListInsert+0x2e>
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	60fb      	str	r3, [r7, #12]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	429a      	cmp	r2, r3
 8006380:	d2f6      	bcs.n	8006370 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	685a      	ldr	r2, [r3, #4]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	1c5a      	adds	r2, r3, #1
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	601a      	str	r2, [r3, #0]
}
 80063ae:	bf00      	nop
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bc80      	pop	{r7}
 80063b6:	4770      	bx	lr

080063b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	6892      	ldr	r2, [r2, #8]
 80063ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6852      	ldr	r2, [r2, #4]
 80063d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d103      	bne.n	80063ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	689a      	ldr	r2, [r3, #8]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	1e5a      	subs	r2, r3, #1
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
}
 8006400:	4618      	mov	r0, r3
 8006402:	3714      	adds	r7, #20
 8006404:	46bd      	mov	sp, r7
 8006406:	bc80      	pop	{r7}
 8006408:	4770      	bx	lr
	...

0800640c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10b      	bne.n	8006438 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006424:	f383 8811 	msr	BASEPRI, r3
 8006428:	f3bf 8f6f 	isb	sy
 800642c:	f3bf 8f4f 	dsb	sy
 8006430:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006432:	bf00      	nop
 8006434:	bf00      	nop
 8006436:	e7fd      	b.n	8006434 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006438:	f002 fdf0 	bl	800901c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006444:	68f9      	ldr	r1, [r7, #12]
 8006446:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006448:	fb01 f303 	mul.w	r3, r1, r3
 800644c:	441a      	add	r2, r3
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006468:	3b01      	subs	r3, #1
 800646a:	68f9      	ldr	r1, [r7, #12]
 800646c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800646e:	fb01 f303 	mul.w	r3, r1, r3
 8006472:	441a      	add	r2, r3
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	22ff      	movs	r2, #255	@ 0xff
 800647c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	22ff      	movs	r2, #255	@ 0xff
 8006484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d114      	bne.n	80064b8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d01a      	beq.n	80064cc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	3310      	adds	r3, #16
 800649a:	4618      	mov	r0, r3
 800649c:	f001 fcc2 	bl	8007e24 <xTaskRemoveFromEventList>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d012      	beq.n	80064cc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80064a6:	4b0d      	ldr	r3, [pc, #52]	@ (80064dc <xQueueGenericReset+0xd0>)
 80064a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ac:	601a      	str	r2, [r3, #0]
 80064ae:	f3bf 8f4f 	dsb	sy
 80064b2:	f3bf 8f6f 	isb	sy
 80064b6:	e009      	b.n	80064cc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	3310      	adds	r3, #16
 80064bc:	4618      	mov	r0, r3
 80064be:	f7ff fef5 	bl	80062ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	3324      	adds	r3, #36	@ 0x24
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7ff fef0 	bl	80062ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064cc:	f002 fdd6 	bl	800907c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064d0:	2301      	movs	r3, #1
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3710      	adds	r7, #16
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	e000ed04 	.word	0xe000ed04

080064e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b08e      	sub	sp, #56	@ 0x38
 80064e4:	af02      	add	r7, sp, #8
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
 80064ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d10b      	bne.n	800650c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80064f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f8:	f383 8811 	msr	BASEPRI, r3
 80064fc:	f3bf 8f6f 	isb	sy
 8006500:	f3bf 8f4f 	dsb	sy
 8006504:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006506:	bf00      	nop
 8006508:	bf00      	nop
 800650a:	e7fd      	b.n	8006508 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d10b      	bne.n	800652a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006516:	f383 8811 	msr	BASEPRI, r3
 800651a:	f3bf 8f6f 	isb	sy
 800651e:	f3bf 8f4f 	dsb	sy
 8006522:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop
 8006528:	e7fd      	b.n	8006526 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <xQueueGenericCreateStatic+0x56>
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <xQueueGenericCreateStatic+0x5a>
 8006536:	2301      	movs	r3, #1
 8006538:	e000      	b.n	800653c <xQueueGenericCreateStatic+0x5c>
 800653a:	2300      	movs	r3, #0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d10b      	bne.n	8006558 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006544:	f383 8811 	msr	BASEPRI, r3
 8006548:	f3bf 8f6f 	isb	sy
 800654c:	f3bf 8f4f 	dsb	sy
 8006550:	623b      	str	r3, [r7, #32]
}
 8006552:	bf00      	nop
 8006554:	bf00      	nop
 8006556:	e7fd      	b.n	8006554 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d102      	bne.n	8006564 <xQueueGenericCreateStatic+0x84>
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d101      	bne.n	8006568 <xQueueGenericCreateStatic+0x88>
 8006564:	2301      	movs	r3, #1
 8006566:	e000      	b.n	800656a <xQueueGenericCreateStatic+0x8a>
 8006568:	2300      	movs	r3, #0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d10b      	bne.n	8006586 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	61fb      	str	r3, [r7, #28]
}
 8006580:	bf00      	nop
 8006582:	bf00      	nop
 8006584:	e7fd      	b.n	8006582 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006586:	2350      	movs	r3, #80	@ 0x50
 8006588:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2b50      	cmp	r3, #80	@ 0x50
 800658e:	d00b      	beq.n	80065a8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006594:	f383 8811 	msr	BASEPRI, r3
 8006598:	f3bf 8f6f 	isb	sy
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	61bb      	str	r3, [r7, #24]
}
 80065a2:	bf00      	nop
 80065a4:	bf00      	nop
 80065a6:	e7fd      	b.n	80065a4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80065a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80065ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00d      	beq.n	80065d0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80065b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80065c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	4613      	mov	r3, r2
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	68b9      	ldr	r1, [r7, #8]
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f000 f840 	bl	8006650 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80065d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3730      	adds	r7, #48	@ 0x30
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b08a      	sub	sp, #40	@ 0x28
 80065de:	af02      	add	r7, sp, #8
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	4613      	mov	r3, r2
 80065e6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10b      	bne.n	8006606 <xQueueGenericCreate+0x2c>
	__asm volatile
 80065ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f2:	f383 8811 	msr	BASEPRI, r3
 80065f6:	f3bf 8f6f 	isb	sy
 80065fa:	f3bf 8f4f 	dsb	sy
 80065fe:	613b      	str	r3, [r7, #16]
}
 8006600:	bf00      	nop
 8006602:	bf00      	nop
 8006604:	e7fd      	b.n	8006602 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	68ba      	ldr	r2, [r7, #8]
 800660a:	fb02 f303 	mul.w	r3, r2, r3
 800660e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	3350      	adds	r3, #80	@ 0x50
 8006614:	4618      	mov	r0, r3
 8006616:	f002 fe03 	bl	8009220 <pvPortMalloc>
 800661a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d011      	beq.n	8006646 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	3350      	adds	r3, #80	@ 0x50
 800662a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006634:	79fa      	ldrb	r2, [r7, #7]
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	4613      	mov	r3, r2
 800663c:	697a      	ldr	r2, [r7, #20]
 800663e:	68b9      	ldr	r1, [r7, #8]
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f000 f805 	bl	8006650 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006646:	69bb      	ldr	r3, [r7, #24]
	}
 8006648:	4618      	mov	r0, r3
 800664a:	3720      	adds	r7, #32
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
 800665c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d103      	bne.n	800666c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	69ba      	ldr	r2, [r7, #24]
 8006668:	601a      	str	r2, [r3, #0]
 800666a:	e002      	b.n	8006672 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800666c:	69bb      	ldr	r3, [r7, #24]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	68ba      	ldr	r2, [r7, #8]
 800667c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800667e:	2101      	movs	r1, #1
 8006680:	69b8      	ldr	r0, [r7, #24]
 8006682:	f7ff fec3 	bl	800640c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	78fa      	ldrb	r2, [r7, #3]
 800668a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800668e:	bf00      	nop
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006696:	b580      	push	{r7, lr}
 8006698:	b082      	sub	sp, #8
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00e      	beq.n	80066c2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80066b6:	2300      	movs	r3, #0
 80066b8:	2200      	movs	r2, #0
 80066ba:	2100      	movs	r1, #0
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 f8a5 	bl	800680c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80066c2:	bf00      	nop
 80066c4:	3708      	adds	r7, #8
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b086      	sub	sp, #24
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	4603      	mov	r3, r0
 80066d2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80066d4:	2301      	movs	r3, #1
 80066d6:	617b      	str	r3, [r7, #20]
 80066d8:	2300      	movs	r3, #0
 80066da:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80066dc:	79fb      	ldrb	r3, [r7, #7]
 80066de:	461a      	mov	r2, r3
 80066e0:	6939      	ldr	r1, [r7, #16]
 80066e2:	6978      	ldr	r0, [r7, #20]
 80066e4:	f7ff ff79 	bl	80065da <xQueueGenericCreate>
 80066e8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80066ea:	68f8      	ldr	r0, [r7, #12]
 80066ec:	f7ff ffd3 	bl	8006696 <prvInitialiseMutex>

		return xNewQueue;
 80066f0:	68fb      	ldr	r3, [r7, #12]
	}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3718      	adds	r7, #24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80066fa:	b580      	push	{r7, lr}
 80066fc:	b088      	sub	sp, #32
 80066fe:	af02      	add	r7, sp, #8
 8006700:	4603      	mov	r3, r0
 8006702:	6039      	str	r1, [r7, #0]
 8006704:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006706:	2301      	movs	r3, #1
 8006708:	617b      	str	r3, [r7, #20]
 800670a:	2300      	movs	r3, #0
 800670c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800670e:	79fb      	ldrb	r3, [r7, #7]
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	2200      	movs	r2, #0
 8006716:	6939      	ldr	r1, [r7, #16]
 8006718:	6978      	ldr	r0, [r7, #20]
 800671a:	f7ff fee1 	bl	80064e0 <xQueueGenericCreateStatic>
 800671e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f7ff ffb8 	bl	8006696 <prvInitialiseMutex>

		return xNewQueue;
 8006726:	68fb      	ldr	r3, [r7, #12]
	}
 8006728:	4618      	mov	r0, r3
 800672a:	3718      	adds	r7, #24
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006730:	b580      	push	{r7, lr}
 8006732:	b08a      	sub	sp, #40	@ 0x28
 8006734:	af02      	add	r7, sp, #8
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d10b      	bne.n	800675a <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8006742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006746:	f383 8811 	msr	BASEPRI, r3
 800674a:	f3bf 8f6f 	isb	sy
 800674e:	f3bf 8f4f 	dsb	sy
 8006752:	61bb      	str	r3, [r7, #24]
}
 8006754:	bf00      	nop
 8006756:	bf00      	nop
 8006758:	e7fd      	b.n	8006756 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800675a:	68ba      	ldr	r2, [r7, #8]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	429a      	cmp	r2, r3
 8006760:	d90b      	bls.n	800677a <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8006762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006766:	f383 8811 	msr	BASEPRI, r3
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	617b      	str	r3, [r7, #20]
}
 8006774:	bf00      	nop
 8006776:	bf00      	nop
 8006778:	e7fd      	b.n	8006776 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800677a:	2302      	movs	r3, #2
 800677c:	9300      	str	r3, [sp, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	2100      	movs	r1, #0
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	f7ff feab 	bl	80064e0 <xQueueGenericCreateStatic>
 800678a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d002      	beq.n	8006798 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	68ba      	ldr	r2, [r7, #8]
 8006796:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006798:	69fb      	ldr	r3, [r7, #28]
	}
 800679a:	4618      	mov	r0, r3
 800679c:	3720      	adds	r7, #32
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}

080067a2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80067a2:	b580      	push	{r7, lr}
 80067a4:	b086      	sub	sp, #24
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	6078      	str	r0, [r7, #4]
 80067aa:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d10b      	bne.n	80067ca <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80067b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	613b      	str	r3, [r7, #16]
}
 80067c4:	bf00      	nop
 80067c6:	bf00      	nop
 80067c8:	e7fd      	b.n	80067c6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80067ca:	683a      	ldr	r2, [r7, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d90b      	bls.n	80067ea <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80067d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d6:	f383 8811 	msr	BASEPRI, r3
 80067da:	f3bf 8f6f 	isb	sy
 80067de:	f3bf 8f4f 	dsb	sy
 80067e2:	60fb      	str	r3, [r7, #12]
}
 80067e4:	bf00      	nop
 80067e6:	bf00      	nop
 80067e8:	e7fd      	b.n	80067e6 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80067ea:	2202      	movs	r2, #2
 80067ec:	2100      	movs	r1, #0
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f7ff fef3 	bl	80065da <xQueueGenericCreate>
 80067f4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d002      	beq.n	8006802 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006802:	697b      	ldr	r3, [r7, #20]
	}
 8006804:	4618      	mov	r0, r3
 8006806:	3718      	adds	r7, #24
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}

0800680c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b08e      	sub	sp, #56	@ 0x38
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
 8006818:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800681a:	2300      	movs	r3, #0
 800681c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006824:	2b00      	cmp	r3, #0
 8006826:	d10b      	bne.n	8006840 <xQueueGenericSend+0x34>
	__asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800683a:	bf00      	nop
 800683c:	bf00      	nop
 800683e:	e7fd      	b.n	800683c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d103      	bne.n	800684e <xQueueGenericSend+0x42>
 8006846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <xQueueGenericSend+0x46>
 800684e:	2301      	movs	r3, #1
 8006850:	e000      	b.n	8006854 <xQueueGenericSend+0x48>
 8006852:	2300      	movs	r3, #0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10b      	bne.n	8006870 <xQueueGenericSend+0x64>
	__asm volatile
 8006858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800685c:	f383 8811 	msr	BASEPRI, r3
 8006860:	f3bf 8f6f 	isb	sy
 8006864:	f3bf 8f4f 	dsb	sy
 8006868:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800686a:	bf00      	nop
 800686c:	bf00      	nop
 800686e:	e7fd      	b.n	800686c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	2b02      	cmp	r3, #2
 8006874:	d103      	bne.n	800687e <xQueueGenericSend+0x72>
 8006876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800687a:	2b01      	cmp	r3, #1
 800687c:	d101      	bne.n	8006882 <xQueueGenericSend+0x76>
 800687e:	2301      	movs	r3, #1
 8006880:	e000      	b.n	8006884 <xQueueGenericSend+0x78>
 8006882:	2300      	movs	r3, #0
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10b      	bne.n	80068a0 <xQueueGenericSend+0x94>
	__asm volatile
 8006888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688c:	f383 8811 	msr	BASEPRI, r3
 8006890:	f3bf 8f6f 	isb	sy
 8006894:	f3bf 8f4f 	dsb	sy
 8006898:	623b      	str	r3, [r7, #32]
}
 800689a:	bf00      	nop
 800689c:	bf00      	nop
 800689e:	e7fd      	b.n	800689c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068a0:	f001 fc86 	bl	80081b0 <xTaskGetSchedulerState>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d102      	bne.n	80068b0 <xQueueGenericSend+0xa4>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d101      	bne.n	80068b4 <xQueueGenericSend+0xa8>
 80068b0:	2301      	movs	r3, #1
 80068b2:	e000      	b.n	80068b6 <xQueueGenericSend+0xaa>
 80068b4:	2300      	movs	r3, #0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10b      	bne.n	80068d2 <xQueueGenericSend+0xc6>
	__asm volatile
 80068ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068be:	f383 8811 	msr	BASEPRI, r3
 80068c2:	f3bf 8f6f 	isb	sy
 80068c6:	f3bf 8f4f 	dsb	sy
 80068ca:	61fb      	str	r3, [r7, #28]
}
 80068cc:	bf00      	nop
 80068ce:	bf00      	nop
 80068d0:	e7fd      	b.n	80068ce <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80068d2:	f002 fba3 	bl	800901c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80068d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068de:	429a      	cmp	r2, r3
 80068e0:	d302      	bcc.n	80068e8 <xQueueGenericSend+0xdc>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d129      	bne.n	800693c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068e8:	683a      	ldr	r2, [r7, #0]
 80068ea:	68b9      	ldr	r1, [r7, #8]
 80068ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80068ee:	f000 fab5 	bl	8006e5c <prvCopyDataToQueue>
 80068f2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d010      	beq.n	800691e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fe:	3324      	adds	r3, #36	@ 0x24
 8006900:	4618      	mov	r0, r3
 8006902:	f001 fa8f 	bl	8007e24 <xTaskRemoveFromEventList>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d013      	beq.n	8006934 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800690c:	4b3f      	ldr	r3, [pc, #252]	@ (8006a0c <xQueueGenericSend+0x200>)
 800690e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006912:	601a      	str	r2, [r3, #0]
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	f3bf 8f6f 	isb	sy
 800691c:	e00a      	b.n	8006934 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800691e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006920:	2b00      	cmp	r3, #0
 8006922:	d007      	beq.n	8006934 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006924:	4b39      	ldr	r3, [pc, #228]	@ (8006a0c <xQueueGenericSend+0x200>)
 8006926:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800692a:	601a      	str	r2, [r3, #0]
 800692c:	f3bf 8f4f 	dsb	sy
 8006930:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006934:	f002 fba2 	bl	800907c <vPortExitCritical>
				return pdPASS;
 8006938:	2301      	movs	r3, #1
 800693a:	e063      	b.n	8006a04 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d103      	bne.n	800694a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006942:	f002 fb9b 	bl	800907c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006946:	2300      	movs	r3, #0
 8006948:	e05c      	b.n	8006a04 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800694a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800694c:	2b00      	cmp	r3, #0
 800694e:	d106      	bne.n	800695e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006950:	f107 0314 	add.w	r3, r7, #20
 8006954:	4618      	mov	r0, r3
 8006956:	f001 fac9 	bl	8007eec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800695a:	2301      	movs	r3, #1
 800695c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800695e:	f002 fb8d 	bl	800907c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006962:	f001 f835 	bl	80079d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006966:	f002 fb59 	bl	800901c <vPortEnterCritical>
 800696a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800696c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006970:	b25b      	sxtb	r3, r3
 8006972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006976:	d103      	bne.n	8006980 <xQueueGenericSend+0x174>
 8006978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800697a:	2200      	movs	r2, #0
 800697c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006982:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006986:	b25b      	sxtb	r3, r3
 8006988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698c:	d103      	bne.n	8006996 <xQueueGenericSend+0x18a>
 800698e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006996:	f002 fb71 	bl	800907c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800699a:	1d3a      	adds	r2, r7, #4
 800699c:	f107 0314 	add.w	r3, r7, #20
 80069a0:	4611      	mov	r1, r2
 80069a2:	4618      	mov	r0, r3
 80069a4:	f001 fab8 	bl	8007f18 <xTaskCheckForTimeOut>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d124      	bne.n	80069f8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80069ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069b0:	f000 fb4c 	bl	800704c <prvIsQueueFull>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d018      	beq.n	80069ec <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80069ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069bc:	3310      	adds	r3, #16
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	4611      	mov	r1, r2
 80069c2:	4618      	mov	r0, r3
 80069c4:	f001 f9dc 	bl	8007d80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80069c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069ca:	f000 fad7 	bl	8006f7c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80069ce:	f001 f80d 	bl	80079ec <xTaskResumeAll>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	f47f af7c 	bne.w	80068d2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80069da:	4b0c      	ldr	r3, [pc, #48]	@ (8006a0c <xQueueGenericSend+0x200>)
 80069dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069e0:	601a      	str	r2, [r3, #0]
 80069e2:	f3bf 8f4f 	dsb	sy
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	e772      	b.n	80068d2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80069ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069ee:	f000 fac5 	bl	8006f7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069f2:	f000 fffb 	bl	80079ec <xTaskResumeAll>
 80069f6:	e76c      	b.n	80068d2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80069f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069fa:	f000 fabf 	bl	8006f7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069fe:	f000 fff5 	bl	80079ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006a02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3738      	adds	r7, #56	@ 0x38
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	e000ed04 	.word	0xe000ed04

08006a10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b090      	sub	sp, #64	@ 0x40
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
 8006a1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10b      	bne.n	8006a40 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006a3a:	bf00      	nop
 8006a3c:	bf00      	nop
 8006a3e:	e7fd      	b.n	8006a3c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d103      	bne.n	8006a4e <xQueueGenericSendFromISR+0x3e>
 8006a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <xQueueGenericSendFromISR+0x42>
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e000      	b.n	8006a54 <xQueueGenericSendFromISR+0x44>
 8006a52:	2300      	movs	r3, #0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d10b      	bne.n	8006a70 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5c:	f383 8811 	msr	BASEPRI, r3
 8006a60:	f3bf 8f6f 	isb	sy
 8006a64:	f3bf 8f4f 	dsb	sy
 8006a68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006a6a:	bf00      	nop
 8006a6c:	bf00      	nop
 8006a6e:	e7fd      	b.n	8006a6c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d103      	bne.n	8006a7e <xQueueGenericSendFromISR+0x6e>
 8006a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d101      	bne.n	8006a82 <xQueueGenericSendFromISR+0x72>
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e000      	b.n	8006a84 <xQueueGenericSendFromISR+0x74>
 8006a82:	2300      	movs	r3, #0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d10b      	bne.n	8006aa0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8c:	f383 8811 	msr	BASEPRI, r3
 8006a90:	f3bf 8f6f 	isb	sy
 8006a94:	f3bf 8f4f 	dsb	sy
 8006a98:	623b      	str	r3, [r7, #32]
}
 8006a9a:	bf00      	nop
 8006a9c:	bf00      	nop
 8006a9e:	e7fd      	b.n	8006a9c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006aa0:	f002 fb7e 	bl	80091a0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006aa4:	f3ef 8211 	mrs	r2, BASEPRI
 8006aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aac:	f383 8811 	msr	BASEPRI, r3
 8006ab0:	f3bf 8f6f 	isb	sy
 8006ab4:	f3bf 8f4f 	dsb	sy
 8006ab8:	61fa      	str	r2, [r7, #28]
 8006aba:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006abc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006abe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d302      	bcc.n	8006ad2 <xQueueGenericSendFromISR+0xc2>
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d12f      	bne.n	8006b32 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ad8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ae2:	683a      	ldr	r2, [r7, #0]
 8006ae4:	68b9      	ldr	r1, [r7, #8]
 8006ae6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006ae8:	f000 f9b8 	bl	8006e5c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006aec:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af4:	d112      	bne.n	8006b1c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d016      	beq.n	8006b2c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b00:	3324      	adds	r3, #36	@ 0x24
 8006b02:	4618      	mov	r0, r3
 8006b04:	f001 f98e 	bl	8007e24 <xTaskRemoveFromEventList>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00e      	beq.n	8006b2c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00b      	beq.n	8006b2c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	e007      	b.n	8006b2c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006b1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006b20:	3301      	adds	r3, #1
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	b25a      	sxtb	r2, r3
 8006b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006b30:	e001      	b.n	8006b36 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006b32:	2300      	movs	r3, #0
 8006b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b38:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006b40:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3740      	adds	r7, #64	@ 0x40
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b08c      	sub	sp, #48	@ 0x30
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10b      	bne.n	8006b7e <xQueueReceive+0x32>
	__asm volatile
 8006b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6a:	f383 8811 	msr	BASEPRI, r3
 8006b6e:	f3bf 8f6f 	isb	sy
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	623b      	str	r3, [r7, #32]
}
 8006b78:	bf00      	nop
 8006b7a:	bf00      	nop
 8006b7c:	e7fd      	b.n	8006b7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d103      	bne.n	8006b8c <xQueueReceive+0x40>
 8006b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d101      	bne.n	8006b90 <xQueueReceive+0x44>
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e000      	b.n	8006b92 <xQueueReceive+0x46>
 8006b90:	2300      	movs	r3, #0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d10b      	bne.n	8006bae <xQueueReceive+0x62>
	__asm volatile
 8006b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b9a:	f383 8811 	msr	BASEPRI, r3
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	f3bf 8f4f 	dsb	sy
 8006ba6:	61fb      	str	r3, [r7, #28]
}
 8006ba8:	bf00      	nop
 8006baa:	bf00      	nop
 8006bac:	e7fd      	b.n	8006baa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006bae:	f001 faff 	bl	80081b0 <xTaskGetSchedulerState>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d102      	bne.n	8006bbe <xQueueReceive+0x72>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d101      	bne.n	8006bc2 <xQueueReceive+0x76>
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e000      	b.n	8006bc4 <xQueueReceive+0x78>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d10b      	bne.n	8006be0 <xQueueReceive+0x94>
	__asm volatile
 8006bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bcc:	f383 8811 	msr	BASEPRI, r3
 8006bd0:	f3bf 8f6f 	isb	sy
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	61bb      	str	r3, [r7, #24]
}
 8006bda:	bf00      	nop
 8006bdc:	bf00      	nop
 8006bde:	e7fd      	b.n	8006bdc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006be0:	f002 fa1c 	bl	800901c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d01f      	beq.n	8006c30 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006bf0:	68b9      	ldr	r1, [r7, #8]
 8006bf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bf4:	f000 f99c 	bl	8006f30 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfa:	1e5a      	subs	r2, r3, #1
 8006bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d00f      	beq.n	8006c28 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c0a:	3310      	adds	r3, #16
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f001 f909 	bl	8007e24 <xTaskRemoveFromEventList>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d007      	beq.n	8006c28 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006c18:	4b3c      	ldr	r3, [pc, #240]	@ (8006d0c <xQueueReceive+0x1c0>)
 8006c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c1e:	601a      	str	r2, [r3, #0]
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006c28:	f002 fa28 	bl	800907c <vPortExitCritical>
				return pdPASS;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	e069      	b.n	8006d04 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d103      	bne.n	8006c3e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006c36:	f002 fa21 	bl	800907c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	e062      	b.n	8006d04 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d106      	bne.n	8006c52 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c44:	f107 0310 	add.w	r3, r7, #16
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f001 f94f 	bl	8007eec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c52:	f002 fa13 	bl	800907c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c56:	f000 febb 	bl	80079d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c5a:	f002 f9df 	bl	800901c <vPortEnterCritical>
 8006c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c64:	b25b      	sxtb	r3, r3
 8006c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c6a:	d103      	bne.n	8006c74 <xQueueReceive+0x128>
 8006c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c7a:	b25b      	sxtb	r3, r3
 8006c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c80:	d103      	bne.n	8006c8a <xQueueReceive+0x13e>
 8006c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c8a:	f002 f9f7 	bl	800907c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c8e:	1d3a      	adds	r2, r7, #4
 8006c90:	f107 0310 	add.w	r3, r7, #16
 8006c94:	4611      	mov	r1, r2
 8006c96:	4618      	mov	r0, r3
 8006c98:	f001 f93e 	bl	8007f18 <xTaskCheckForTimeOut>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d123      	bne.n	8006cea <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ca2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ca4:	f000 f9bc 	bl	8007020 <prvIsQueueEmpty>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d017      	beq.n	8006cde <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb0:	3324      	adds	r3, #36	@ 0x24
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f001 f862 	bl	8007d80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006cbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cbe:	f000 f95d 	bl	8006f7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006cc2:	f000 fe93 	bl	80079ec <xTaskResumeAll>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d189      	bne.n	8006be0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8006d0c <xQueueReceive+0x1c0>)
 8006cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	f3bf 8f6f 	isb	sy
 8006cdc:	e780      	b.n	8006be0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006cde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ce0:	f000 f94c 	bl	8006f7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ce4:	f000 fe82 	bl	80079ec <xTaskResumeAll>
 8006ce8:	e77a      	b.n	8006be0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006cea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cec:	f000 f946 	bl	8006f7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006cf0:	f000 fe7c 	bl	80079ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cf6:	f000 f993 	bl	8007020 <prvIsQueueEmpty>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f43f af6f 	beq.w	8006be0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006d02:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3730      	adds	r7, #48	@ 0x30
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	e000ed04 	.word	0xe000ed04

08006d10 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b08e      	sub	sp, #56	@ 0x38
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10b      	bne.n	8006d3e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8006d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2a:	f383 8811 	msr	BASEPRI, r3
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f3bf 8f4f 	dsb	sy
 8006d36:	623b      	str	r3, [r7, #32]
}
 8006d38:	bf00      	nop
 8006d3a:	bf00      	nop
 8006d3c:	e7fd      	b.n	8006d3a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d103      	bne.n	8006d4c <xQueueReceiveFromISR+0x3c>
 8006d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <xQueueReceiveFromISR+0x40>
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e000      	b.n	8006d52 <xQueueReceiveFromISR+0x42>
 8006d50:	2300      	movs	r3, #0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d10b      	bne.n	8006d6e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5a:	f383 8811 	msr	BASEPRI, r3
 8006d5e:	f3bf 8f6f 	isb	sy
 8006d62:	f3bf 8f4f 	dsb	sy
 8006d66:	61fb      	str	r3, [r7, #28]
}
 8006d68:	bf00      	nop
 8006d6a:	bf00      	nop
 8006d6c:	e7fd      	b.n	8006d6a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d6e:	f002 fa17 	bl	80091a0 <vPortValidateInterruptPriority>
	__asm volatile
 8006d72:	f3ef 8211 	mrs	r2, BASEPRI
 8006d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d7a:	f383 8811 	msr	BASEPRI, r3
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	f3bf 8f4f 	dsb	sy
 8006d86:	61ba      	str	r2, [r7, #24]
 8006d88:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006d8a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d92:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d02f      	beq.n	8006dfa <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006da0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006da4:	68b9      	ldr	r1, [r7, #8]
 8006da6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006da8:	f000 f8c2 	bl	8006f30 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dae:	1e5a      	subs	r2, r3, #1
 8006db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006db4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dbc:	d112      	bne.n	8006de4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d016      	beq.n	8006df4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc8:	3310      	adds	r3, #16
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f001 f82a 	bl	8007e24 <xTaskRemoveFromEventList>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00e      	beq.n	8006df4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00b      	beq.n	8006df4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	e007      	b.n	8006df4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006de4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006de8:	3301      	adds	r3, #1
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	b25a      	sxtb	r2, r3
 8006dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006df4:	2301      	movs	r3, #1
 8006df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006df8:	e001      	b.n	8006dfe <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e00:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	f383 8811 	msr	BASEPRI, r3
}
 8006e08:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3738      	adds	r7, #56	@ 0x38
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10b      	bne.n	8006e3e <vQueueDelete+0x2a>
	__asm volatile
 8006e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2a:	f383 8811 	msr	BASEPRI, r3
 8006e2e:	f3bf 8f6f 	isb	sy
 8006e32:	f3bf 8f4f 	dsb	sy
 8006e36:	60bb      	str	r3, [r7, #8]
}
 8006e38:	bf00      	nop
 8006e3a:	bf00      	nop
 8006e3c:	e7fd      	b.n	8006e3a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f000 f944 	bl	80070cc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d102      	bne.n	8006e54 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8006e4e:	68f8      	ldr	r0, [r7, #12]
 8006e50:	f002 fab4 	bl	80093bc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006e54:	bf00      	nop
 8006e56:	3710      	adds	r7, #16
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e70:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10d      	bne.n	8006e96 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d14d      	bne.n	8006f1e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	4618      	mov	r0, r3
 8006e88:	f001 f9b0 	bl	80081ec <xTaskPriorityDisinherit>
 8006e8c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2200      	movs	r2, #0
 8006e92:	609a      	str	r2, [r3, #8]
 8006e94:	e043      	b.n	8006f1e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d119      	bne.n	8006ed0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6858      	ldr	r0, [r3, #4]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	68b9      	ldr	r1, [r7, #8]
 8006ea8:	f003 fb3b 	bl	800a522 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb4:	441a      	add	r2, r3
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	685a      	ldr	r2, [r3, #4]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d32b      	bcc.n	8006f1e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	605a      	str	r2, [r3, #4]
 8006ece:	e026      	b.n	8006f1e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	68d8      	ldr	r0, [r3, #12]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed8:	461a      	mov	r2, r3
 8006eda:	68b9      	ldr	r1, [r7, #8]
 8006edc:	f003 fb21 	bl	800a522 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	68da      	ldr	r2, [r3, #12]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee8:	425b      	negs	r3, r3
 8006eea:	441a      	add	r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	68da      	ldr	r2, [r3, #12]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d207      	bcs.n	8006f0c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	689a      	ldr	r2, [r3, #8]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f04:	425b      	negs	r3, r3
 8006f06:	441a      	add	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b02      	cmp	r3, #2
 8006f10:	d105      	bne.n	8006f1e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d002      	beq.n	8006f1e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	1c5a      	adds	r2, r3, #1
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006f26:	697b      	ldr	r3, [r7, #20]
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3718      	adds	r7, #24
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d018      	beq.n	8006f74 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	68da      	ldr	r2, [r3, #12]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4a:	441a      	add	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	68da      	ldr	r2, [r3, #12]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d303      	bcc.n	8006f64 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	68d9      	ldr	r1, [r3, #12]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	6838      	ldr	r0, [r7, #0]
 8006f70:	f003 fad7 	bl	800a522 <memcpy>
	}
}
 8006f74:	bf00      	nop
 8006f76:	3708      	adds	r7, #8
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f84:	f002 f84a 	bl	800901c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f8e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f90:	e011      	b.n	8006fb6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d012      	beq.n	8006fc0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	3324      	adds	r3, #36	@ 0x24
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f000 ff40 	bl	8007e24 <xTaskRemoveFromEventList>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d001      	beq.n	8006fae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006faa:	f001 f819 	bl	8007fe0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006fae:	7bfb      	ldrb	r3, [r7, #15]
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	dce9      	bgt.n	8006f92 <prvUnlockQueue+0x16>
 8006fbe:	e000      	b.n	8006fc2 <prvUnlockQueue+0x46>
					break;
 8006fc0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	22ff      	movs	r2, #255	@ 0xff
 8006fc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006fca:	f002 f857 	bl	800907c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006fce:	f002 f825 	bl	800901c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006fd8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fda:	e011      	b.n	8007000 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	691b      	ldr	r3, [r3, #16]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d012      	beq.n	800700a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	3310      	adds	r3, #16
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f000 ff1b 	bl	8007e24 <xTaskRemoveFromEventList>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d001      	beq.n	8006ff8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006ff4:	f000 fff4 	bl	8007fe0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006ff8:	7bbb      	ldrb	r3, [r7, #14]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007000:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007004:	2b00      	cmp	r3, #0
 8007006:	dce9      	bgt.n	8006fdc <prvUnlockQueue+0x60>
 8007008:	e000      	b.n	800700c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800700a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	22ff      	movs	r2, #255	@ 0xff
 8007010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007014:	f002 f832 	bl	800907c <vPortExitCritical>
}
 8007018:	bf00      	nop
 800701a:	3710      	adds	r7, #16
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b084      	sub	sp, #16
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007028:	f001 fff8 	bl	800901c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007030:	2b00      	cmp	r3, #0
 8007032:	d102      	bne.n	800703a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007034:	2301      	movs	r3, #1
 8007036:	60fb      	str	r3, [r7, #12]
 8007038:	e001      	b.n	800703e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800703a:	2300      	movs	r3, #0
 800703c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800703e:	f002 f81d 	bl	800907c <vPortExitCritical>

	return xReturn;
 8007042:	68fb      	ldr	r3, [r7, #12]
}
 8007044:	4618      	mov	r0, r3
 8007046:	3710      	adds	r7, #16
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007054:	f001 ffe2 	bl	800901c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007060:	429a      	cmp	r2, r3
 8007062:	d102      	bne.n	800706a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007064:	2301      	movs	r3, #1
 8007066:	60fb      	str	r3, [r7, #12]
 8007068:	e001      	b.n	800706e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800706a:	2300      	movs	r3, #0
 800706c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800706e:	f002 f805 	bl	800907c <vPortExitCritical>

	return xReturn;
 8007072:	68fb      	ldr	r3, [r7, #12]
}
 8007074:	4618      	mov	r0, r3
 8007076:	3710      	adds	r7, #16
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}

0800707c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007086:	2300      	movs	r3, #0
 8007088:	60fb      	str	r3, [r7, #12]
 800708a:	e014      	b.n	80070b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800708c:	4a0e      	ldr	r2, [pc, #56]	@ (80070c8 <vQueueAddToRegistry+0x4c>)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10b      	bne.n	80070b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007098:	490b      	ldr	r1, [pc, #44]	@ (80070c8 <vQueueAddToRegistry+0x4c>)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	683a      	ldr	r2, [r7, #0]
 800709e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80070a2:	4a09      	ldr	r2, [pc, #36]	@ (80070c8 <vQueueAddToRegistry+0x4c>)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	00db      	lsls	r3, r3, #3
 80070a8:	4413      	add	r3, r2
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80070ae:	e006      	b.n	80070be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	3301      	adds	r3, #1
 80070b4:	60fb      	str	r3, [r7, #12]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2b07      	cmp	r3, #7
 80070ba:	d9e7      	bls.n	800708c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80070bc:	bf00      	nop
 80070be:	bf00      	nop
 80070c0:	3714      	adds	r7, #20
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bc80      	pop	{r7}
 80070c6:	4770      	bx	lr
 80070c8:	20000b28 	.word	0x20000b28

080070cc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80070cc:	b480      	push	{r7}
 80070ce:	b085      	sub	sp, #20
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80070d4:	2300      	movs	r3, #0
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	e016      	b.n	8007108 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80070da:	4a10      	ldr	r2, [pc, #64]	@ (800711c <vQueueUnregisterQueue+0x50>)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	00db      	lsls	r3, r3, #3
 80070e0:	4413      	add	r3, r2
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d10b      	bne.n	8007102 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80070ea:	4a0c      	ldr	r2, [pc, #48]	@ (800711c <vQueueUnregisterQueue+0x50>)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2100      	movs	r1, #0
 80070f0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80070f4:	4a09      	ldr	r2, [pc, #36]	@ (800711c <vQueueUnregisterQueue+0x50>)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	00db      	lsls	r3, r3, #3
 80070fa:	4413      	add	r3, r2
 80070fc:	2200      	movs	r2, #0
 80070fe:	605a      	str	r2, [r3, #4]
				break;
 8007100:	e006      	b.n	8007110 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	3301      	adds	r3, #1
 8007106:	60fb      	str	r3, [r7, #12]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2b07      	cmp	r3, #7
 800710c:	d9e5      	bls.n	80070da <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800710e:	bf00      	nop
 8007110:	bf00      	nop
 8007112:	3714      	adds	r7, #20
 8007114:	46bd      	mov	sp, r7
 8007116:	bc80      	pop	{r7}
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	20000b28 	.word	0x20000b28

08007120 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007120:	b580      	push	{r7, lr}
 8007122:	b086      	sub	sp, #24
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007130:	f001 ff74 	bl	800901c <vPortEnterCritical>
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800713a:	b25b      	sxtb	r3, r3
 800713c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007140:	d103      	bne.n	800714a <vQueueWaitForMessageRestricted+0x2a>
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007150:	b25b      	sxtb	r3, r3
 8007152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007156:	d103      	bne.n	8007160 <vQueueWaitForMessageRestricted+0x40>
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007160:	f001 ff8c 	bl	800907c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007168:	2b00      	cmp	r3, #0
 800716a:	d106      	bne.n	800717a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	3324      	adds	r3, #36	@ 0x24
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	68b9      	ldr	r1, [r7, #8]
 8007174:	4618      	mov	r0, r3
 8007176:	f000 fe29 	bl	8007dcc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800717a:	6978      	ldr	r0, [r7, #20]
 800717c:	f7ff fefe 	bl	8006f7c <prvUnlockQueue>
	}
 8007180:	bf00      	nop
 8007182:	3718      	adds	r7, #24
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007188:	b580      	push	{r7, lr}
 800718a:	b08e      	sub	sp, #56	@ 0x38
 800718c:	af04      	add	r7, sp, #16
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	607a      	str	r2, [r7, #4]
 8007194:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10b      	bne.n	80071b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800719c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a0:	f383 8811 	msr	BASEPRI, r3
 80071a4:	f3bf 8f6f 	isb	sy
 80071a8:	f3bf 8f4f 	dsb	sy
 80071ac:	623b      	str	r3, [r7, #32]
}
 80071ae:	bf00      	nop
 80071b0:	bf00      	nop
 80071b2:	e7fd      	b.n	80071b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80071b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d10b      	bne.n	80071d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80071ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071be:	f383 8811 	msr	BASEPRI, r3
 80071c2:	f3bf 8f6f 	isb	sy
 80071c6:	f3bf 8f4f 	dsb	sy
 80071ca:	61fb      	str	r3, [r7, #28]
}
 80071cc:	bf00      	nop
 80071ce:	bf00      	nop
 80071d0:	e7fd      	b.n	80071ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80071d2:	23a8      	movs	r3, #168	@ 0xa8
 80071d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	2ba8      	cmp	r3, #168	@ 0xa8
 80071da:	d00b      	beq.n	80071f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80071dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e0:	f383 8811 	msr	BASEPRI, r3
 80071e4:	f3bf 8f6f 	isb	sy
 80071e8:	f3bf 8f4f 	dsb	sy
 80071ec:	61bb      	str	r3, [r7, #24]
}
 80071ee:	bf00      	nop
 80071f0:	bf00      	nop
 80071f2:	e7fd      	b.n	80071f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80071f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80071f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d01e      	beq.n	800723a <xTaskCreateStatic+0xb2>
 80071fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d01b      	beq.n	800723a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007204:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007208:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800720a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800720c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720e:	2202      	movs	r2, #2
 8007210:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007214:	2300      	movs	r3, #0
 8007216:	9303      	str	r3, [sp, #12]
 8007218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800721a:	9302      	str	r3, [sp, #8]
 800721c:	f107 0314 	add.w	r3, r7, #20
 8007220:	9301      	str	r3, [sp, #4]
 8007222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	68b9      	ldr	r1, [r7, #8]
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f000 f851 	bl	80072d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007232:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007234:	f000 f8f6 	bl	8007424 <prvAddNewTaskToReadyList>
 8007238:	e001      	b.n	800723e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800723a:	2300      	movs	r3, #0
 800723c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800723e:	697b      	ldr	r3, [r7, #20]
	}
 8007240:	4618      	mov	r0, r3
 8007242:	3728      	adds	r7, #40	@ 0x28
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007248:	b580      	push	{r7, lr}
 800724a:	b08c      	sub	sp, #48	@ 0x30
 800724c:	af04      	add	r7, sp, #16
 800724e:	60f8      	str	r0, [r7, #12]
 8007250:	60b9      	str	r1, [r7, #8]
 8007252:	603b      	str	r3, [r7, #0]
 8007254:	4613      	mov	r3, r2
 8007256:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007258:	88fb      	ldrh	r3, [r7, #6]
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	4618      	mov	r0, r3
 800725e:	f001 ffdf 	bl	8009220 <pvPortMalloc>
 8007262:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00e      	beq.n	8007288 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800726a:	20a8      	movs	r0, #168	@ 0xa8
 800726c:	f001 ffd8 	bl	8009220 <pvPortMalloc>
 8007270:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007272:	69fb      	ldr	r3, [r7, #28]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d003      	beq.n	8007280 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007278:	69fb      	ldr	r3, [r7, #28]
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	631a      	str	r2, [r3, #48]	@ 0x30
 800727e:	e005      	b.n	800728c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007280:	6978      	ldr	r0, [r7, #20]
 8007282:	f002 f89b 	bl	80093bc <vPortFree>
 8007286:	e001      	b.n	800728c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007288:	2300      	movs	r3, #0
 800728a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d017      	beq.n	80072c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800729a:	88fa      	ldrh	r2, [r7, #6]
 800729c:	2300      	movs	r3, #0
 800729e:	9303      	str	r3, [sp, #12]
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	9302      	str	r3, [sp, #8]
 80072a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a6:	9301      	str	r3, [sp, #4]
 80072a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	68b9      	ldr	r1, [r7, #8]
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f000 f80f 	bl	80072d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072b6:	69f8      	ldr	r0, [r7, #28]
 80072b8:	f000 f8b4 	bl	8007424 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80072bc:	2301      	movs	r3, #1
 80072be:	61bb      	str	r3, [r7, #24]
 80072c0:	e002      	b.n	80072c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80072c2:	f04f 33ff 	mov.w	r3, #4294967295
 80072c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80072c8:	69bb      	ldr	r3, [r7, #24]
	}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3720      	adds	r7, #32
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
	...

080072d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b088      	sub	sp, #32
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]
 80072e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80072e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	461a      	mov	r2, r3
 80072ec:	21a5      	movs	r1, #165	@ 0xa5
 80072ee:	f003 f835 	bl	800a35c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80072f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80072fc:	3b01      	subs	r3, #1
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	f023 0307 	bic.w	r3, r3, #7
 800730a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	f003 0307 	and.w	r3, r3, #7
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00b      	beq.n	800732e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731a:	f383 8811 	msr	BASEPRI, r3
 800731e:	f3bf 8f6f 	isb	sy
 8007322:	f3bf 8f4f 	dsb	sy
 8007326:	617b      	str	r3, [r7, #20]
}
 8007328:	bf00      	nop
 800732a:	bf00      	nop
 800732c:	e7fd      	b.n	800732a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d01f      	beq.n	8007374 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007334:	2300      	movs	r3, #0
 8007336:	61fb      	str	r3, [r7, #28]
 8007338:	e012      	b.n	8007360 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	4413      	add	r3, r2
 8007340:	7819      	ldrb	r1, [r3, #0]
 8007342:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007344:	69fb      	ldr	r3, [r7, #28]
 8007346:	4413      	add	r3, r2
 8007348:	3334      	adds	r3, #52	@ 0x34
 800734a:	460a      	mov	r2, r1
 800734c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	4413      	add	r3, r2
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d006      	beq.n	8007368 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	3301      	adds	r3, #1
 800735e:	61fb      	str	r3, [r7, #28]
 8007360:	69fb      	ldr	r3, [r7, #28]
 8007362:	2b0f      	cmp	r3, #15
 8007364:	d9e9      	bls.n	800733a <prvInitialiseNewTask+0x66>
 8007366:	e000      	b.n	800736a <prvInitialiseNewTask+0x96>
			{
				break;
 8007368:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007372:	e003      	b.n	800737c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007376:	2200      	movs	r2, #0
 8007378:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800737c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800737e:	2b37      	cmp	r3, #55	@ 0x37
 8007380:	d901      	bls.n	8007386 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007382:	2337      	movs	r3, #55	@ 0x37
 8007384:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007388:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800738a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800738c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007390:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007394:	2200      	movs	r2, #0
 8007396:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739a:	3304      	adds	r3, #4
 800739c:	4618      	mov	r0, r3
 800739e:	f7fe ffa4 	bl	80062ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80073a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a4:	3318      	adds	r3, #24
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fe ff9f 	bl	80062ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80073ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80073b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80073bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073c0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80073c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c4:	2200      	movs	r2, #0
 80073c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80073ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073cc:	2200      	movs	r2, #0
 80073ce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80073d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d4:	3354      	adds	r3, #84	@ 0x54
 80073d6:	224c      	movs	r2, #76	@ 0x4c
 80073d8:	2100      	movs	r1, #0
 80073da:	4618      	mov	r0, r3
 80073dc:	f002 ffbe 	bl	800a35c <memset>
 80073e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e2:	4a0d      	ldr	r2, [pc, #52]	@ (8007418 <prvInitialiseNewTask+0x144>)
 80073e4:	659a      	str	r2, [r3, #88]	@ 0x58
 80073e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e8:	4a0c      	ldr	r2, [pc, #48]	@ (800741c <prvInitialiseNewTask+0x148>)
 80073ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80073ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007420 <prvInitialiseNewTask+0x14c>)
 80073f0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80073f2:	683a      	ldr	r2, [r7, #0]
 80073f4:	68f9      	ldr	r1, [r7, #12]
 80073f6:	69b8      	ldr	r0, [r7, #24]
 80073f8:	f001 fd1c 	bl	8008e34 <pxPortInitialiseStack>
 80073fc:	4602      	mov	r2, r0
 80073fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007400:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007404:	2b00      	cmp	r3, #0
 8007406:	d002      	beq.n	800740e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800740a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800740c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800740e:	bf00      	nop
 8007410:	3720      	adds	r7, #32
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	2000409c 	.word	0x2000409c
 800741c:	20004104 	.word	0x20004104
 8007420:	2000416c 	.word	0x2000416c

08007424 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800742c:	f001 fdf6 	bl	800901c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007430:	4b2d      	ldr	r3, [pc, #180]	@ (80074e8 <prvAddNewTaskToReadyList+0xc4>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	3301      	adds	r3, #1
 8007436:	4a2c      	ldr	r2, [pc, #176]	@ (80074e8 <prvAddNewTaskToReadyList+0xc4>)
 8007438:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800743a:	4b2c      	ldr	r3, [pc, #176]	@ (80074ec <prvAddNewTaskToReadyList+0xc8>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d109      	bne.n	8007456 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007442:	4a2a      	ldr	r2, [pc, #168]	@ (80074ec <prvAddNewTaskToReadyList+0xc8>)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007448:	4b27      	ldr	r3, [pc, #156]	@ (80074e8 <prvAddNewTaskToReadyList+0xc4>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d110      	bne.n	8007472 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007450:	f000 fdea 	bl	8008028 <prvInitialiseTaskLists>
 8007454:	e00d      	b.n	8007472 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007456:	4b26      	ldr	r3, [pc, #152]	@ (80074f0 <prvAddNewTaskToReadyList+0xcc>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d109      	bne.n	8007472 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800745e:	4b23      	ldr	r3, [pc, #140]	@ (80074ec <prvAddNewTaskToReadyList+0xc8>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007468:	429a      	cmp	r2, r3
 800746a:	d802      	bhi.n	8007472 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800746c:	4a1f      	ldr	r2, [pc, #124]	@ (80074ec <prvAddNewTaskToReadyList+0xc8>)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007472:	4b20      	ldr	r3, [pc, #128]	@ (80074f4 <prvAddNewTaskToReadyList+0xd0>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	3301      	adds	r3, #1
 8007478:	4a1e      	ldr	r2, [pc, #120]	@ (80074f4 <prvAddNewTaskToReadyList+0xd0>)
 800747a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800747c:	4b1d      	ldr	r3, [pc, #116]	@ (80074f4 <prvAddNewTaskToReadyList+0xd0>)
 800747e:	681a      	ldr	r2, [r3, #0]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007488:	4b1b      	ldr	r3, [pc, #108]	@ (80074f8 <prvAddNewTaskToReadyList+0xd4>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	429a      	cmp	r2, r3
 800748e:	d903      	bls.n	8007498 <prvAddNewTaskToReadyList+0x74>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007494:	4a18      	ldr	r2, [pc, #96]	@ (80074f8 <prvAddNewTaskToReadyList+0xd4>)
 8007496:	6013      	str	r3, [r2, #0]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800749c:	4613      	mov	r3, r2
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	4a15      	ldr	r2, [pc, #84]	@ (80074fc <prvAddNewTaskToReadyList+0xd8>)
 80074a6:	441a      	add	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	3304      	adds	r3, #4
 80074ac:	4619      	mov	r1, r3
 80074ae:	4610      	mov	r0, r2
 80074b0:	f7fe ff27 	bl	8006302 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80074b4:	f001 fde2 	bl	800907c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80074b8:	4b0d      	ldr	r3, [pc, #52]	@ (80074f0 <prvAddNewTaskToReadyList+0xcc>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00e      	beq.n	80074de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80074c0:	4b0a      	ldr	r3, [pc, #40]	@ (80074ec <prvAddNewTaskToReadyList+0xc8>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ca:	429a      	cmp	r2, r3
 80074cc:	d207      	bcs.n	80074de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80074ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007500 <prvAddNewTaskToReadyList+0xdc>)
 80074d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074d4:	601a      	str	r2, [r3, #0]
 80074d6:	f3bf 8f4f 	dsb	sy
 80074da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074de:	bf00      	nop
 80074e0:	3708      	adds	r7, #8
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
 80074e6:	bf00      	nop
 80074e8:	2000103c 	.word	0x2000103c
 80074ec:	20000b68 	.word	0x20000b68
 80074f0:	20001048 	.word	0x20001048
 80074f4:	20001058 	.word	0x20001058
 80074f8:	20001044 	.word	0x20001044
 80074fc:	20000b6c 	.word	0x20000b6c
 8007500:	e000ed04 	.word	0xe000ed04

08007504 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800750c:	2300      	movs	r3, #0
 800750e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d018      	beq.n	8007548 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007516:	4b14      	ldr	r3, [pc, #80]	@ (8007568 <vTaskDelay+0x64>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00b      	beq.n	8007536 <vTaskDelay+0x32>
	__asm volatile
 800751e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007522:	f383 8811 	msr	BASEPRI, r3
 8007526:	f3bf 8f6f 	isb	sy
 800752a:	f3bf 8f4f 	dsb	sy
 800752e:	60bb      	str	r3, [r7, #8]
}
 8007530:	bf00      	nop
 8007532:	bf00      	nop
 8007534:	e7fd      	b.n	8007532 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007536:	f000 fa4b 	bl	80079d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800753a:	2100      	movs	r1, #0
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f001 f8cd 	bl	80086dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007542:	f000 fa53 	bl	80079ec <xTaskResumeAll>
 8007546:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d107      	bne.n	800755e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800754e:	4b07      	ldr	r3, [pc, #28]	@ (800756c <vTaskDelay+0x68>)
 8007550:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007554:	601a      	str	r2, [r3, #0]
 8007556:	f3bf 8f4f 	dsb	sy
 800755a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800755e:	bf00      	nop
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop
 8007568:	20001064 	.word	0x20001064
 800756c:	e000ed04 	.word	0xe000ed04

08007570 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 8007578:	f001 fd50 	bl	800901c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d102      	bne.n	8007588 <uxTaskPriorityGet+0x18>
 8007582:	4b07      	ldr	r3, [pc, #28]	@ (80075a0 <uxTaskPriorityGet+0x30>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	e000      	b.n	800758a <uxTaskPriorityGet+0x1a>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007590:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 8007592:	f001 fd73 	bl	800907c <vPortExitCritical>

		return uxReturn;
 8007596:	68bb      	ldr	r3, [r7, #8]
	}
 8007598:	4618      	mov	r0, r3
 800759a:	3710      	adds	r7, #16
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}
 80075a0:	20000b68 	.word	0x20000b68

080075a4 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b088      	sub	sp, #32
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 80075ae:	2300      	movs	r3, #0
 80075b0:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	2b37      	cmp	r3, #55	@ 0x37
 80075b6:	d90b      	bls.n	80075d0 <vTaskPrioritySet+0x2c>
	__asm volatile
 80075b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075bc:	f383 8811 	msr	BASEPRI, r3
 80075c0:	f3bf 8f6f 	isb	sy
 80075c4:	f3bf 8f4f 	dsb	sy
 80075c8:	60fb      	str	r3, [r7, #12]
}
 80075ca:	bf00      	nop
 80075cc:	bf00      	nop
 80075ce:	e7fd      	b.n	80075cc <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	2b37      	cmp	r3, #55	@ 0x37
 80075d4:	d901      	bls.n	80075da <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80075d6:	2337      	movs	r3, #55	@ 0x37
 80075d8:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 80075da:	f001 fd1f 	bl	800901c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d102      	bne.n	80075ea <vTaskPrioritySet+0x46>
 80075e4:	4b3a      	ldr	r3, [pc, #232]	@ (80076d0 <vTaskPrioritySet+0x12c>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	e000      	b.n	80075ec <vTaskPrioritySet+0x48>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075f2:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d063      	beq.n	80076c4 <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 80075fc:	683a      	ldr	r2, [r7, #0]
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	429a      	cmp	r2, r3
 8007602:	d90d      	bls.n	8007620 <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8007604:	4b32      	ldr	r3, [pc, #200]	@ (80076d0 <vTaskPrioritySet+0x12c>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	69ba      	ldr	r2, [r7, #24]
 800760a:	429a      	cmp	r2, r3
 800760c:	d00f      	beq.n	800762e <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800760e:	4b30      	ldr	r3, [pc, #192]	@ (80076d0 <vTaskPrioritySet+0x12c>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007614:	683a      	ldr	r2, [r7, #0]
 8007616:	429a      	cmp	r2, r3
 8007618:	d309      	bcc.n	800762e <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 800761a:	2301      	movs	r3, #1
 800761c:	61fb      	str	r3, [r7, #28]
 800761e:	e006      	b.n	800762e <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8007620:	4b2b      	ldr	r3, [pc, #172]	@ (80076d0 <vTaskPrioritySet+0x12c>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	69ba      	ldr	r2, [r7, #24]
 8007626:	429a      	cmp	r2, r3
 8007628:	d101      	bne.n	800762e <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 800762a:	2301      	movs	r3, #1
 800762c:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007632:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800763c:	429a      	cmp	r2, r3
 800763e:	d102      	bne.n	8007646 <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8007646:	69bb      	ldr	r3, [r7, #24]
 8007648:	683a      	ldr	r2, [r7, #0]
 800764a:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	699b      	ldr	r3, [r3, #24]
 8007650:	2b00      	cmp	r3, #0
 8007652:	db04      	blt.n	800765e <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	6959      	ldr	r1, [r3, #20]
 8007662:	693a      	ldr	r2, [r7, #16]
 8007664:	4613      	mov	r3, r2
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	4413      	add	r3, r2
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	4a19      	ldr	r2, [pc, #100]	@ (80076d4 <vTaskPrioritySet+0x130>)
 800766e:	4413      	add	r3, r2
 8007670:	4299      	cmp	r1, r3
 8007672:	d11c      	bne.n	80076ae <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	3304      	adds	r3, #4
 8007678:	4618      	mov	r0, r3
 800767a:	f7fe fe9d 	bl	80063b8 <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007682:	4b15      	ldr	r3, [pc, #84]	@ (80076d8 <vTaskPrioritySet+0x134>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	429a      	cmp	r2, r3
 8007688:	d903      	bls.n	8007692 <vTaskPrioritySet+0xee>
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800768e:	4a12      	ldr	r2, [pc, #72]	@ (80076d8 <vTaskPrioritySet+0x134>)
 8007690:	6013      	str	r3, [r2, #0]
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007696:	4613      	mov	r3, r2
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	4413      	add	r3, r2
 800769c:	009b      	lsls	r3, r3, #2
 800769e:	4a0d      	ldr	r2, [pc, #52]	@ (80076d4 <vTaskPrioritySet+0x130>)
 80076a0:	441a      	add	r2, r3
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	3304      	adds	r3, #4
 80076a6:	4619      	mov	r1, r3
 80076a8:	4610      	mov	r0, r2
 80076aa:	f7fe fe2a 	bl	8006302 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d007      	beq.n	80076c4 <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 80076b4:	4b09      	ldr	r3, [pc, #36]	@ (80076dc <vTaskPrioritySet+0x138>)
 80076b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076ba:	601a      	str	r2, [r3, #0]
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 80076c4:	f001 fcda 	bl	800907c <vPortExitCritical>
	}
 80076c8:	bf00      	nop
 80076ca:	3720      	adds	r7, #32
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}
 80076d0:	20000b68 	.word	0x20000b68
 80076d4:	20000b6c 	.word	0x20000b6c
 80076d8:	20001044 	.word	0x20001044
 80076dc:	e000ed04 	.word	0xe000ed04

080076e0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80076e8:	f001 fc98 	bl	800901c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d102      	bne.n	80076f8 <vTaskSuspend+0x18>
 80076f2:	4b30      	ldr	r3, [pc, #192]	@ (80077b4 <vTaskSuspend+0xd4>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	e000      	b.n	80076fa <vTaskSuspend+0x1a>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	3304      	adds	r3, #4
 8007700:	4618      	mov	r0, r3
 8007702:	f7fe fe59 	bl	80063b8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800770a:	2b00      	cmp	r3, #0
 800770c:	d004      	beq.n	8007718 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	3318      	adds	r3, #24
 8007712:	4618      	mov	r0, r3
 8007714:	f7fe fe50 	bl	80063b8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	3304      	adds	r3, #4
 800771c:	4619      	mov	r1, r3
 800771e:	4826      	ldr	r0, [pc, #152]	@ (80077b8 <vTaskSuspend+0xd8>)
 8007720:	f7fe fdef 	bl	8006302 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800772a:	b2db      	uxtb	r3, r3
 800772c:	2b01      	cmp	r3, #1
 800772e:	d103      	bne.n	8007738 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2200      	movs	r2, #0
 8007734:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8007738:	f001 fca0 	bl	800907c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800773c:	4b1f      	ldr	r3, [pc, #124]	@ (80077bc <vTaskSuspend+0xdc>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d005      	beq.n	8007750 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8007744:	f001 fc6a 	bl	800901c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8007748:	f000 fd12 	bl	8008170 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800774c:	f001 fc96 	bl	800907c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8007750:	4b18      	ldr	r3, [pc, #96]	@ (80077b4 <vTaskSuspend+0xd4>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	429a      	cmp	r2, r3
 8007758:	d128      	bne.n	80077ac <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 800775a:	4b18      	ldr	r3, [pc, #96]	@ (80077bc <vTaskSuspend+0xdc>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d018      	beq.n	8007794 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007762:	4b17      	ldr	r3, [pc, #92]	@ (80077c0 <vTaskSuspend+0xe0>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00b      	beq.n	8007782 <vTaskSuspend+0xa2>
	__asm volatile
 800776a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776e:	f383 8811 	msr	BASEPRI, r3
 8007772:	f3bf 8f6f 	isb	sy
 8007776:	f3bf 8f4f 	dsb	sy
 800777a:	60bb      	str	r3, [r7, #8]
}
 800777c:	bf00      	nop
 800777e:	bf00      	nop
 8007780:	e7fd      	b.n	800777e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8007782:	4b10      	ldr	r3, [pc, #64]	@ (80077c4 <vTaskSuspend+0xe4>)
 8007784:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007788:	601a      	str	r2, [r3, #0]
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007792:	e00b      	b.n	80077ac <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8007794:	4b08      	ldr	r3, [pc, #32]	@ (80077b8 <vTaskSuspend+0xd8>)
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	4b0b      	ldr	r3, [pc, #44]	@ (80077c8 <vTaskSuspend+0xe8>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	429a      	cmp	r2, r3
 800779e:	d103      	bne.n	80077a8 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 80077a0:	4b04      	ldr	r3, [pc, #16]	@ (80077b4 <vTaskSuspend+0xd4>)
 80077a2:	2200      	movs	r2, #0
 80077a4:	601a      	str	r2, [r3, #0]
	}
 80077a6:	e001      	b.n	80077ac <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 80077a8:	f000 fa86 	bl	8007cb8 <vTaskSwitchContext>
	}
 80077ac:	bf00      	nop
 80077ae:	3710      	adds	r7, #16
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	20000b68 	.word	0x20000b68
 80077b8:	20001028 	.word	0x20001028
 80077bc:	20001048 	.word	0x20001048
 80077c0:	20001064 	.word	0x20001064
 80077c4:	e000ed04 	.word	0xe000ed04
 80077c8:	2000103c 	.word	0x2000103c

080077cc <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80077cc:	b480      	push	{r7}
 80077ce:	b087      	sub	sp, #28
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80077d4:	2300      	movs	r3, #0
 80077d6:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10b      	bne.n	80077fa <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 80077e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e6:	f383 8811 	msr	BASEPRI, r3
 80077ea:	f3bf 8f6f 	isb	sy
 80077ee:	f3bf 8f4f 	dsb	sy
 80077f2:	60fb      	str	r3, [r7, #12]
}
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop
 80077f8:	e7fd      	b.n	80077f6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	695b      	ldr	r3, [r3, #20]
 80077fe:	4a0a      	ldr	r2, [pc, #40]	@ (8007828 <prvTaskIsTaskSuspended+0x5c>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d10a      	bne.n	800781a <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007808:	4a08      	ldr	r2, [pc, #32]	@ (800782c <prvTaskIsTaskSuspended+0x60>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d005      	beq.n	800781a <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007812:	2b00      	cmp	r3, #0
 8007814:	d101      	bne.n	800781a <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8007816:	2301      	movs	r3, #1
 8007818:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800781a:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800781c:	4618      	mov	r0, r3
 800781e:	371c      	adds	r7, #28
 8007820:	46bd      	mov	sp, r7
 8007822:	bc80      	pop	{r7}
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	20001028 	.word	0x20001028
 800782c:	20000ffc 	.word	0x20000ffc

08007830 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d10b      	bne.n	800785a <vTaskResume+0x2a>
	__asm volatile
 8007842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007846:	f383 8811 	msr	BASEPRI, r3
 800784a:	f3bf 8f6f 	isb	sy
 800784e:	f3bf 8f4f 	dsb	sy
 8007852:	60bb      	str	r3, [r7, #8]
}
 8007854:	bf00      	nop
 8007856:	bf00      	nop
 8007858:	e7fd      	b.n	8007856 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800785a:	4b21      	ldr	r3, [pc, #132]	@ (80078e0 <vTaskResume+0xb0>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	429a      	cmp	r2, r3
 8007862:	d038      	beq.n	80078d6 <vTaskResume+0xa6>
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d035      	beq.n	80078d6 <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 800786a:	f001 fbd7 	bl	800901c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f7ff ffac 	bl	80077cc <prvTaskIsTaskSuspended>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d02b      	beq.n	80078d2 <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	3304      	adds	r3, #4
 800787e:	4618      	mov	r0, r3
 8007880:	f7fe fd9a 	bl	80063b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007888:	4b16      	ldr	r3, [pc, #88]	@ (80078e4 <vTaskResume+0xb4>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	429a      	cmp	r2, r3
 800788e:	d903      	bls.n	8007898 <vTaskResume+0x68>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007894:	4a13      	ldr	r2, [pc, #76]	@ (80078e4 <vTaskResume+0xb4>)
 8007896:	6013      	str	r3, [r2, #0]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800789c:	4613      	mov	r3, r2
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4413      	add	r3, r2
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	4a10      	ldr	r2, [pc, #64]	@ (80078e8 <vTaskResume+0xb8>)
 80078a6:	441a      	add	r2, r3
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	3304      	adds	r3, #4
 80078ac:	4619      	mov	r1, r3
 80078ae:	4610      	mov	r0, r2
 80078b0:	f7fe fd27 	bl	8006302 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078b8:	4b09      	ldr	r3, [pc, #36]	@ (80078e0 <vTaskResume+0xb0>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078be:	429a      	cmp	r2, r3
 80078c0:	d307      	bcc.n	80078d2 <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80078c2:	4b0a      	ldr	r3, [pc, #40]	@ (80078ec <vTaskResume+0xbc>)
 80078c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078c8:	601a      	str	r2, [r3, #0]
 80078ca:	f3bf 8f4f 	dsb	sy
 80078ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80078d2:	f001 fbd3 	bl	800907c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80078d6:	bf00      	nop
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	20000b68 	.word	0x20000b68
 80078e4:	20001044 	.word	0x20001044
 80078e8:	20000b6c 	.word	0x20000b6c
 80078ec:	e000ed04 	.word	0xe000ed04

080078f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b08a      	sub	sp, #40	@ 0x28
 80078f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80078f6:	2300      	movs	r3, #0
 80078f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80078fa:	2300      	movs	r3, #0
 80078fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80078fe:	463a      	mov	r2, r7
 8007900:	1d39      	adds	r1, r7, #4
 8007902:	f107 0308 	add.w	r3, r7, #8
 8007906:	4618      	mov	r0, r3
 8007908:	f7fe fc9e 	bl	8006248 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800790c:	6839      	ldr	r1, [r7, #0]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	9202      	str	r2, [sp, #8]
 8007914:	9301      	str	r3, [sp, #4]
 8007916:	2300      	movs	r3, #0
 8007918:	9300      	str	r3, [sp, #0]
 800791a:	2300      	movs	r3, #0
 800791c:	460a      	mov	r2, r1
 800791e:	4924      	ldr	r1, [pc, #144]	@ (80079b0 <vTaskStartScheduler+0xc0>)
 8007920:	4824      	ldr	r0, [pc, #144]	@ (80079b4 <vTaskStartScheduler+0xc4>)
 8007922:	f7ff fc31 	bl	8007188 <xTaskCreateStatic>
 8007926:	4603      	mov	r3, r0
 8007928:	4a23      	ldr	r2, [pc, #140]	@ (80079b8 <vTaskStartScheduler+0xc8>)
 800792a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800792c:	4b22      	ldr	r3, [pc, #136]	@ (80079b8 <vTaskStartScheduler+0xc8>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007934:	2301      	movs	r3, #1
 8007936:	617b      	str	r3, [r7, #20]
 8007938:	e001      	b.n	800793e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800793a:	2300      	movs	r3, #0
 800793c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	2b01      	cmp	r3, #1
 8007942:	d102      	bne.n	800794a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007944:	f000 ff1e 	bl	8008784 <xTimerCreateTimerTask>
 8007948:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	2b01      	cmp	r3, #1
 800794e:	d11b      	bne.n	8007988 <vTaskStartScheduler+0x98>
	__asm volatile
 8007950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007954:	f383 8811 	msr	BASEPRI, r3
 8007958:	f3bf 8f6f 	isb	sy
 800795c:	f3bf 8f4f 	dsb	sy
 8007960:	613b      	str	r3, [r7, #16]
}
 8007962:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007964:	4b15      	ldr	r3, [pc, #84]	@ (80079bc <vTaskStartScheduler+0xcc>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	3354      	adds	r3, #84	@ 0x54
 800796a:	4a15      	ldr	r2, [pc, #84]	@ (80079c0 <vTaskStartScheduler+0xd0>)
 800796c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800796e:	4b15      	ldr	r3, [pc, #84]	@ (80079c4 <vTaskStartScheduler+0xd4>)
 8007970:	f04f 32ff 	mov.w	r2, #4294967295
 8007974:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007976:	4b14      	ldr	r3, [pc, #80]	@ (80079c8 <vTaskStartScheduler+0xd8>)
 8007978:	2201      	movs	r2, #1
 800797a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800797c:	4b13      	ldr	r3, [pc, #76]	@ (80079cc <vTaskStartScheduler+0xdc>)
 800797e:	2200      	movs	r2, #0
 8007980:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007982:	f001 fad9 	bl	8008f38 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007986:	e00f      	b.n	80079a8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800798e:	d10b      	bne.n	80079a8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	60fb      	str	r3, [r7, #12]
}
 80079a2:	bf00      	nop
 80079a4:	bf00      	nop
 80079a6:	e7fd      	b.n	80079a4 <vTaskStartScheduler+0xb4>
}
 80079a8:	bf00      	nop
 80079aa:	3718      	adds	r7, #24
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}
 80079b0:	0800d030 	.word	0x0800d030
 80079b4:	08007ff9 	.word	0x08007ff9
 80079b8:	20001060 	.word	0x20001060
 80079bc:	20000b68 	.word	0x20000b68
 80079c0:	2000002c 	.word	0x2000002c
 80079c4:	2000105c 	.word	0x2000105c
 80079c8:	20001048 	.word	0x20001048
 80079cc:	20001040 	.word	0x20001040

080079d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80079d0:	b480      	push	{r7}
 80079d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80079d4:	4b04      	ldr	r3, [pc, #16]	@ (80079e8 <vTaskSuspendAll+0x18>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	3301      	adds	r3, #1
 80079da:	4a03      	ldr	r2, [pc, #12]	@ (80079e8 <vTaskSuspendAll+0x18>)
 80079dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80079de:	bf00      	nop
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bc80      	pop	{r7}
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	20001064 	.word	0x20001064

080079ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80079f2:	2300      	movs	r3, #0
 80079f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80079f6:	2300      	movs	r3, #0
 80079f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80079fa:	4b42      	ldr	r3, [pc, #264]	@ (8007b04 <xTaskResumeAll+0x118>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10b      	bne.n	8007a1a <xTaskResumeAll+0x2e>
	__asm volatile
 8007a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a06:	f383 8811 	msr	BASEPRI, r3
 8007a0a:	f3bf 8f6f 	isb	sy
 8007a0e:	f3bf 8f4f 	dsb	sy
 8007a12:	603b      	str	r3, [r7, #0]
}
 8007a14:	bf00      	nop
 8007a16:	bf00      	nop
 8007a18:	e7fd      	b.n	8007a16 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a1a:	f001 faff 	bl	800901c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a1e:	4b39      	ldr	r3, [pc, #228]	@ (8007b04 <xTaskResumeAll+0x118>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	3b01      	subs	r3, #1
 8007a24:	4a37      	ldr	r2, [pc, #220]	@ (8007b04 <xTaskResumeAll+0x118>)
 8007a26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a28:	4b36      	ldr	r3, [pc, #216]	@ (8007b04 <xTaskResumeAll+0x118>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d162      	bne.n	8007af6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007a30:	4b35      	ldr	r3, [pc, #212]	@ (8007b08 <xTaskResumeAll+0x11c>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d05e      	beq.n	8007af6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a38:	e02f      	b.n	8007a9a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a3a:	4b34      	ldr	r3, [pc, #208]	@ (8007b0c <xTaskResumeAll+0x120>)
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	68db      	ldr	r3, [r3, #12]
 8007a40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	3318      	adds	r3, #24
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7fe fcb6 	bl	80063b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	3304      	adds	r3, #4
 8007a50:	4618      	mov	r0, r3
 8007a52:	f7fe fcb1 	bl	80063b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a5a:	4b2d      	ldr	r3, [pc, #180]	@ (8007b10 <xTaskResumeAll+0x124>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d903      	bls.n	8007a6a <xTaskResumeAll+0x7e>
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a66:	4a2a      	ldr	r2, [pc, #168]	@ (8007b10 <xTaskResumeAll+0x124>)
 8007a68:	6013      	str	r3, [r2, #0]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a6e:	4613      	mov	r3, r2
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	4413      	add	r3, r2
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	4a27      	ldr	r2, [pc, #156]	@ (8007b14 <xTaskResumeAll+0x128>)
 8007a78:	441a      	add	r2, r3
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3304      	adds	r3, #4
 8007a7e:	4619      	mov	r1, r3
 8007a80:	4610      	mov	r0, r2
 8007a82:	f7fe fc3e 	bl	8006302 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a8a:	4b23      	ldr	r3, [pc, #140]	@ (8007b18 <xTaskResumeAll+0x12c>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d302      	bcc.n	8007a9a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007a94:	4b21      	ldr	r3, [pc, #132]	@ (8007b1c <xTaskResumeAll+0x130>)
 8007a96:	2201      	movs	r2, #1
 8007a98:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8007b0c <xTaskResumeAll+0x120>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1cb      	bne.n	8007a3a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d001      	beq.n	8007aac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007aa8:	f000 fb62 	bl	8008170 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007aac:	4b1c      	ldr	r3, [pc, #112]	@ (8007b20 <xTaskResumeAll+0x134>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d010      	beq.n	8007ada <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007ab8:	f000 f844 	bl	8007b44 <xTaskIncrementTick>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d002      	beq.n	8007ac8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007ac2:	4b16      	ldr	r3, [pc, #88]	@ (8007b1c <xTaskResumeAll+0x130>)
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	3b01      	subs	r3, #1
 8007acc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d1f1      	bne.n	8007ab8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007ad4:	4b12      	ldr	r3, [pc, #72]	@ (8007b20 <xTaskResumeAll+0x134>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007ada:	4b10      	ldr	r3, [pc, #64]	@ (8007b1c <xTaskResumeAll+0x130>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d009      	beq.n	8007af6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8007b24 <xTaskResumeAll+0x138>)
 8007ae8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aec:	601a      	str	r2, [r3, #0]
 8007aee:	f3bf 8f4f 	dsb	sy
 8007af2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007af6:	f001 fac1 	bl	800907c <vPortExitCritical>

	return xAlreadyYielded;
 8007afa:	68bb      	ldr	r3, [r7, #8]
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	20001064 	.word	0x20001064
 8007b08:	2000103c 	.word	0x2000103c
 8007b0c:	20000ffc 	.word	0x20000ffc
 8007b10:	20001044 	.word	0x20001044
 8007b14:	20000b6c 	.word	0x20000b6c
 8007b18:	20000b68 	.word	0x20000b68
 8007b1c:	20001050 	.word	0x20001050
 8007b20:	2000104c 	.word	0x2000104c
 8007b24:	e000ed04 	.word	0xe000ed04

08007b28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007b2e:	4b04      	ldr	r3, [pc, #16]	@ (8007b40 <xTaskGetTickCount+0x18>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007b34:	687b      	ldr	r3, [r7, #4]
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bc80      	pop	{r7}
 8007b3e:	4770      	bx	lr
 8007b40:	20001040 	.word	0x20001040

08007b44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b086      	sub	sp, #24
 8007b48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b4e:	4b4f      	ldr	r3, [pc, #316]	@ (8007c8c <xTaskIncrementTick+0x148>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f040 8090 	bne.w	8007c78 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007b58:	4b4d      	ldr	r3, [pc, #308]	@ (8007c90 <xTaskIncrementTick+0x14c>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007b60:	4a4b      	ldr	r2, [pc, #300]	@ (8007c90 <xTaskIncrementTick+0x14c>)
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d121      	bne.n	8007bb0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007b6c:	4b49      	ldr	r3, [pc, #292]	@ (8007c94 <xTaskIncrementTick+0x150>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d00b      	beq.n	8007b8e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7a:	f383 8811 	msr	BASEPRI, r3
 8007b7e:	f3bf 8f6f 	isb	sy
 8007b82:	f3bf 8f4f 	dsb	sy
 8007b86:	603b      	str	r3, [r7, #0]
}
 8007b88:	bf00      	nop
 8007b8a:	bf00      	nop
 8007b8c:	e7fd      	b.n	8007b8a <xTaskIncrementTick+0x46>
 8007b8e:	4b41      	ldr	r3, [pc, #260]	@ (8007c94 <xTaskIncrementTick+0x150>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	60fb      	str	r3, [r7, #12]
 8007b94:	4b40      	ldr	r3, [pc, #256]	@ (8007c98 <xTaskIncrementTick+0x154>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a3e      	ldr	r2, [pc, #248]	@ (8007c94 <xTaskIncrementTick+0x150>)
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	4a3e      	ldr	r2, [pc, #248]	@ (8007c98 <xTaskIncrementTick+0x154>)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6013      	str	r3, [r2, #0]
 8007ba2:	4b3e      	ldr	r3, [pc, #248]	@ (8007c9c <xTaskIncrementTick+0x158>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	4a3c      	ldr	r2, [pc, #240]	@ (8007c9c <xTaskIncrementTick+0x158>)
 8007baa:	6013      	str	r3, [r2, #0]
 8007bac:	f000 fae0 	bl	8008170 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007bb0:	4b3b      	ldr	r3, [pc, #236]	@ (8007ca0 <xTaskIncrementTick+0x15c>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d349      	bcc.n	8007c4e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bba:	4b36      	ldr	r3, [pc, #216]	@ (8007c94 <xTaskIncrementTick+0x150>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d104      	bne.n	8007bce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bc4:	4b36      	ldr	r3, [pc, #216]	@ (8007ca0 <xTaskIncrementTick+0x15c>)
 8007bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8007bca:	601a      	str	r2, [r3, #0]
					break;
 8007bcc:	e03f      	b.n	8007c4e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bce:	4b31      	ldr	r3, [pc, #196]	@ (8007c94 <xTaskIncrementTick+0x150>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007bde:	693a      	ldr	r2, [r7, #16]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d203      	bcs.n	8007bee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007be6:	4a2e      	ldr	r2, [pc, #184]	@ (8007ca0 <xTaskIncrementTick+0x15c>)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007bec:	e02f      	b.n	8007c4e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	3304      	adds	r3, #4
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f7fe fbe0 	bl	80063b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d004      	beq.n	8007c0a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	3318      	adds	r3, #24
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7fe fbd7 	bl	80063b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c0e:	4b25      	ldr	r3, [pc, #148]	@ (8007ca4 <xTaskIncrementTick+0x160>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d903      	bls.n	8007c1e <xTaskIncrementTick+0xda>
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1a:	4a22      	ldr	r2, [pc, #136]	@ (8007ca4 <xTaskIncrementTick+0x160>)
 8007c1c:	6013      	str	r3, [r2, #0]
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c22:	4613      	mov	r3, r2
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	4413      	add	r3, r2
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	4a1f      	ldr	r2, [pc, #124]	@ (8007ca8 <xTaskIncrementTick+0x164>)
 8007c2c:	441a      	add	r2, r3
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	3304      	adds	r3, #4
 8007c32:	4619      	mov	r1, r3
 8007c34:	4610      	mov	r0, r2
 8007c36:	f7fe fb64 	bl	8006302 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8007cac <xTaskIncrementTick+0x168>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d3b8      	bcc.n	8007bba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c4c:	e7b5      	b.n	8007bba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007c4e:	4b17      	ldr	r3, [pc, #92]	@ (8007cac <xTaskIncrementTick+0x168>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c54:	4914      	ldr	r1, [pc, #80]	@ (8007ca8 <xTaskIncrementTick+0x164>)
 8007c56:	4613      	mov	r3, r2
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	4413      	add	r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	440b      	add	r3, r1
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d901      	bls.n	8007c6a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007c66:	2301      	movs	r3, #1
 8007c68:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007c6a:	4b11      	ldr	r3, [pc, #68]	@ (8007cb0 <xTaskIncrementTick+0x16c>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d007      	beq.n	8007c82 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007c72:	2301      	movs	r3, #1
 8007c74:	617b      	str	r3, [r7, #20]
 8007c76:	e004      	b.n	8007c82 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007c78:	4b0e      	ldr	r3, [pc, #56]	@ (8007cb4 <xTaskIncrementTick+0x170>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	4a0d      	ldr	r2, [pc, #52]	@ (8007cb4 <xTaskIncrementTick+0x170>)
 8007c80:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007c82:	697b      	ldr	r3, [r7, #20]
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3718      	adds	r7, #24
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	20001064 	.word	0x20001064
 8007c90:	20001040 	.word	0x20001040
 8007c94:	20000ff4 	.word	0x20000ff4
 8007c98:	20000ff8 	.word	0x20000ff8
 8007c9c:	20001054 	.word	0x20001054
 8007ca0:	2000105c 	.word	0x2000105c
 8007ca4:	20001044 	.word	0x20001044
 8007ca8:	20000b6c 	.word	0x20000b6c
 8007cac:	20000b68 	.word	0x20000b68
 8007cb0:	20001050 	.word	0x20001050
 8007cb4:	2000104c 	.word	0x2000104c

08007cb8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8007d68 <vTaskSwitchContext+0xb0>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007cc6:	4b29      	ldr	r3, [pc, #164]	@ (8007d6c <vTaskSwitchContext+0xb4>)
 8007cc8:	2201      	movs	r2, #1
 8007cca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007ccc:	e047      	b.n	8007d5e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007cce:	4b27      	ldr	r3, [pc, #156]	@ (8007d6c <vTaskSwitchContext+0xb4>)
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cd4:	4b26      	ldr	r3, [pc, #152]	@ (8007d70 <vTaskSwitchContext+0xb8>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	60fb      	str	r3, [r7, #12]
 8007cda:	e011      	b.n	8007d00 <vTaskSwitchContext+0x48>
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10b      	bne.n	8007cfa <vTaskSwitchContext+0x42>
	__asm volatile
 8007ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ce6:	f383 8811 	msr	BASEPRI, r3
 8007cea:	f3bf 8f6f 	isb	sy
 8007cee:	f3bf 8f4f 	dsb	sy
 8007cf2:	607b      	str	r3, [r7, #4]
}
 8007cf4:	bf00      	nop
 8007cf6:	bf00      	nop
 8007cf8:	e7fd      	b.n	8007cf6 <vTaskSwitchContext+0x3e>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	3b01      	subs	r3, #1
 8007cfe:	60fb      	str	r3, [r7, #12]
 8007d00:	491c      	ldr	r1, [pc, #112]	@ (8007d74 <vTaskSwitchContext+0xbc>)
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	4613      	mov	r3, r2
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	4413      	add	r3, r2
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	440b      	add	r3, r1
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d0e3      	beq.n	8007cdc <vTaskSwitchContext+0x24>
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	4613      	mov	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	4413      	add	r3, r2
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4a15      	ldr	r2, [pc, #84]	@ (8007d74 <vTaskSwitchContext+0xbc>)
 8007d20:	4413      	add	r3, r2
 8007d22:	60bb      	str	r3, [r7, #8]
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	685a      	ldr	r2, [r3, #4]
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	605a      	str	r2, [r3, #4]
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	685a      	ldr	r2, [r3, #4]
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	3308      	adds	r3, #8
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d104      	bne.n	8007d44 <vTaskSwitchContext+0x8c>
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	685a      	ldr	r2, [r3, #4]
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	605a      	str	r2, [r3, #4]
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	4a0b      	ldr	r2, [pc, #44]	@ (8007d78 <vTaskSwitchContext+0xc0>)
 8007d4c:	6013      	str	r3, [r2, #0]
 8007d4e:	4a08      	ldr	r2, [pc, #32]	@ (8007d70 <vTaskSwitchContext+0xb8>)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007d54:	4b08      	ldr	r3, [pc, #32]	@ (8007d78 <vTaskSwitchContext+0xc0>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	3354      	adds	r3, #84	@ 0x54
 8007d5a:	4a08      	ldr	r2, [pc, #32]	@ (8007d7c <vTaskSwitchContext+0xc4>)
 8007d5c:	6013      	str	r3, [r2, #0]
}
 8007d5e:	bf00      	nop
 8007d60:	3714      	adds	r7, #20
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bc80      	pop	{r7}
 8007d66:	4770      	bx	lr
 8007d68:	20001064 	.word	0x20001064
 8007d6c:	20001050 	.word	0x20001050
 8007d70:	20001044 	.word	0x20001044
 8007d74:	20000b6c 	.word	0x20000b6c
 8007d78:	20000b68 	.word	0x20000b68
 8007d7c:	2000002c 	.word	0x2000002c

08007d80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d10b      	bne.n	8007da8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d94:	f383 8811 	msr	BASEPRI, r3
 8007d98:	f3bf 8f6f 	isb	sy
 8007d9c:	f3bf 8f4f 	dsb	sy
 8007da0:	60fb      	str	r3, [r7, #12]
}
 8007da2:	bf00      	nop
 8007da4:	bf00      	nop
 8007da6:	e7fd      	b.n	8007da4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007da8:	4b07      	ldr	r3, [pc, #28]	@ (8007dc8 <vTaskPlaceOnEventList+0x48>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	3318      	adds	r3, #24
 8007dae:	4619      	mov	r1, r3
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f7fe fac9 	bl	8006348 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007db6:	2101      	movs	r1, #1
 8007db8:	6838      	ldr	r0, [r7, #0]
 8007dba:	f000 fc8f 	bl	80086dc <prvAddCurrentTaskToDelayedList>
}
 8007dbe:	bf00      	nop
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	20000b68 	.word	0x20000b68

08007dcc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10b      	bne.n	8007df6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	617b      	str	r3, [r7, #20]
}
 8007df0:	bf00      	nop
 8007df2:	bf00      	nop
 8007df4:	e7fd      	b.n	8007df2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007df6:	4b0a      	ldr	r3, [pc, #40]	@ (8007e20 <vTaskPlaceOnEventListRestricted+0x54>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	3318      	adds	r3, #24
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f7fe fa7f 	bl	8006302 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d002      	beq.n	8007e10 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e0e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007e10:	6879      	ldr	r1, [r7, #4]
 8007e12:	68b8      	ldr	r0, [r7, #8]
 8007e14:	f000 fc62 	bl	80086dc <prvAddCurrentTaskToDelayedList>
	}
 8007e18:	bf00      	nop
 8007e1a:	3718      	adds	r7, #24
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	20000b68 	.word	0x20000b68

08007e24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b086      	sub	sp, #24
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d10b      	bne.n	8007e52 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e3e:	f383 8811 	msr	BASEPRI, r3
 8007e42:	f3bf 8f6f 	isb	sy
 8007e46:	f3bf 8f4f 	dsb	sy
 8007e4a:	60fb      	str	r3, [r7, #12]
}
 8007e4c:	bf00      	nop
 8007e4e:	bf00      	nop
 8007e50:	e7fd      	b.n	8007e4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	3318      	adds	r3, #24
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7fe faae 	bl	80063b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ed4 <xTaskRemoveFromEventList+0xb0>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d11d      	bne.n	8007ea0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	3304      	adds	r3, #4
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f7fe faa5 	bl	80063b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e72:	4b19      	ldr	r3, [pc, #100]	@ (8007ed8 <xTaskRemoveFromEventList+0xb4>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d903      	bls.n	8007e82 <xTaskRemoveFromEventList+0x5e>
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7e:	4a16      	ldr	r2, [pc, #88]	@ (8007ed8 <xTaskRemoveFromEventList+0xb4>)
 8007e80:	6013      	str	r3, [r2, #0]
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e86:	4613      	mov	r3, r2
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	4413      	add	r3, r2
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	4a13      	ldr	r2, [pc, #76]	@ (8007edc <xTaskRemoveFromEventList+0xb8>)
 8007e90:	441a      	add	r2, r3
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	3304      	adds	r3, #4
 8007e96:	4619      	mov	r1, r3
 8007e98:	4610      	mov	r0, r2
 8007e9a:	f7fe fa32 	bl	8006302 <vListInsertEnd>
 8007e9e:	e005      	b.n	8007eac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	3318      	adds	r3, #24
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	480e      	ldr	r0, [pc, #56]	@ (8007ee0 <xTaskRemoveFromEventList+0xbc>)
 8007ea8:	f7fe fa2b 	bl	8006302 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee4 <xTaskRemoveFromEventList+0xc0>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d905      	bls.n	8007ec6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8007ee8 <xTaskRemoveFromEventList+0xc4>)
 8007ec0:	2201      	movs	r2, #1
 8007ec2:	601a      	str	r2, [r3, #0]
 8007ec4:	e001      	b.n	8007eca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007eca:	697b      	ldr	r3, [r7, #20]
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3718      	adds	r7, #24
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}
 8007ed4:	20001064 	.word	0x20001064
 8007ed8:	20001044 	.word	0x20001044
 8007edc:	20000b6c 	.word	0x20000b6c
 8007ee0:	20000ffc 	.word	0x20000ffc
 8007ee4:	20000b68 	.word	0x20000b68
 8007ee8:	20001050 	.word	0x20001050

08007eec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007ef4:	4b06      	ldr	r3, [pc, #24]	@ (8007f10 <vTaskInternalSetTimeOutState+0x24>)
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007efc:	4b05      	ldr	r3, [pc, #20]	@ (8007f14 <vTaskInternalSetTimeOutState+0x28>)
 8007efe:	681a      	ldr	r2, [r3, #0]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	605a      	str	r2, [r3, #4]
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bc80      	pop	{r7}
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	20001054 	.word	0x20001054
 8007f14:	20001040 	.word	0x20001040

08007f18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b088      	sub	sp, #32
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10b      	bne.n	8007f40 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f2c:	f383 8811 	msr	BASEPRI, r3
 8007f30:	f3bf 8f6f 	isb	sy
 8007f34:	f3bf 8f4f 	dsb	sy
 8007f38:	613b      	str	r3, [r7, #16]
}
 8007f3a:	bf00      	nop
 8007f3c:	bf00      	nop
 8007f3e:	e7fd      	b.n	8007f3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d10b      	bne.n	8007f5e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4a:	f383 8811 	msr	BASEPRI, r3
 8007f4e:	f3bf 8f6f 	isb	sy
 8007f52:	f3bf 8f4f 	dsb	sy
 8007f56:	60fb      	str	r3, [r7, #12]
}
 8007f58:	bf00      	nop
 8007f5a:	bf00      	nop
 8007f5c:	e7fd      	b.n	8007f5a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007f5e:	f001 f85d 	bl	800901c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007f62:	4b1d      	ldr	r3, [pc, #116]	@ (8007fd8 <xTaskCheckForTimeOut+0xc0>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	69ba      	ldr	r2, [r7, #24]
 8007f6e:	1ad3      	subs	r3, r2, r3
 8007f70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f7a:	d102      	bne.n	8007f82 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	61fb      	str	r3, [r7, #28]
 8007f80:	e023      	b.n	8007fca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	4b15      	ldr	r3, [pc, #84]	@ (8007fdc <xTaskCheckForTimeOut+0xc4>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d007      	beq.n	8007f9e <xTaskCheckForTimeOut+0x86>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	69ba      	ldr	r2, [r7, #24]
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d302      	bcc.n	8007f9e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	61fb      	str	r3, [r7, #28]
 8007f9c:	e015      	b.n	8007fca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d20b      	bcs.n	8007fc0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	1ad2      	subs	r2, r2, r3
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f7ff ff99 	bl	8007eec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	61fb      	str	r3, [r7, #28]
 8007fbe:	e004      	b.n	8007fca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007fca:	f001 f857 	bl	800907c <vPortExitCritical>

	return xReturn;
 8007fce:	69fb      	ldr	r3, [r7, #28]
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3720      	adds	r7, #32
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	20001040 	.word	0x20001040
 8007fdc:	20001054 	.word	0x20001054

08007fe0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007fe4:	4b03      	ldr	r3, [pc, #12]	@ (8007ff4 <vTaskMissedYield+0x14>)
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	601a      	str	r2, [r3, #0]
}
 8007fea:	bf00      	nop
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bc80      	pop	{r7}
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	20001050 	.word	0x20001050

08007ff8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008000:	f000 f852 	bl	80080a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008004:	4b06      	ldr	r3, [pc, #24]	@ (8008020 <prvIdleTask+0x28>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2b01      	cmp	r3, #1
 800800a:	d9f9      	bls.n	8008000 <prvIdleTask+0x8>
			{
				taskYIELD();
 800800c:	4b05      	ldr	r3, [pc, #20]	@ (8008024 <prvIdleTask+0x2c>)
 800800e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	f3bf 8f4f 	dsb	sy
 8008018:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800801c:	e7f0      	b.n	8008000 <prvIdleTask+0x8>
 800801e:	bf00      	nop
 8008020:	20000b6c 	.word	0x20000b6c
 8008024:	e000ed04 	.word	0xe000ed04

08008028 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b082      	sub	sp, #8
 800802c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800802e:	2300      	movs	r3, #0
 8008030:	607b      	str	r3, [r7, #4]
 8008032:	e00c      	b.n	800804e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	4613      	mov	r3, r2
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	4413      	add	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4a12      	ldr	r2, [pc, #72]	@ (8008088 <prvInitialiseTaskLists+0x60>)
 8008040:	4413      	add	r3, r2
 8008042:	4618      	mov	r0, r3
 8008044:	f7fe f932 	bl	80062ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	3301      	adds	r3, #1
 800804c:	607b      	str	r3, [r7, #4]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2b37      	cmp	r3, #55	@ 0x37
 8008052:	d9ef      	bls.n	8008034 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008054:	480d      	ldr	r0, [pc, #52]	@ (800808c <prvInitialiseTaskLists+0x64>)
 8008056:	f7fe f929 	bl	80062ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800805a:	480d      	ldr	r0, [pc, #52]	@ (8008090 <prvInitialiseTaskLists+0x68>)
 800805c:	f7fe f926 	bl	80062ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008060:	480c      	ldr	r0, [pc, #48]	@ (8008094 <prvInitialiseTaskLists+0x6c>)
 8008062:	f7fe f923 	bl	80062ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008066:	480c      	ldr	r0, [pc, #48]	@ (8008098 <prvInitialiseTaskLists+0x70>)
 8008068:	f7fe f920 	bl	80062ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800806c:	480b      	ldr	r0, [pc, #44]	@ (800809c <prvInitialiseTaskLists+0x74>)
 800806e:	f7fe f91d 	bl	80062ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008072:	4b0b      	ldr	r3, [pc, #44]	@ (80080a0 <prvInitialiseTaskLists+0x78>)
 8008074:	4a05      	ldr	r2, [pc, #20]	@ (800808c <prvInitialiseTaskLists+0x64>)
 8008076:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008078:	4b0a      	ldr	r3, [pc, #40]	@ (80080a4 <prvInitialiseTaskLists+0x7c>)
 800807a:	4a05      	ldr	r2, [pc, #20]	@ (8008090 <prvInitialiseTaskLists+0x68>)
 800807c:	601a      	str	r2, [r3, #0]
}
 800807e:	bf00      	nop
 8008080:	3708      	adds	r7, #8
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	20000b6c 	.word	0x20000b6c
 800808c:	20000fcc 	.word	0x20000fcc
 8008090:	20000fe0 	.word	0x20000fe0
 8008094:	20000ffc 	.word	0x20000ffc
 8008098:	20001010 	.word	0x20001010
 800809c:	20001028 	.word	0x20001028
 80080a0:	20000ff4 	.word	0x20000ff4
 80080a4:	20000ff8 	.word	0x20000ff8

080080a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b082      	sub	sp, #8
 80080ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080ae:	e019      	b.n	80080e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80080b0:	f000 ffb4 	bl	800901c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080b4:	4b10      	ldr	r3, [pc, #64]	@ (80080f8 <prvCheckTasksWaitingTermination+0x50>)
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	3304      	adds	r3, #4
 80080c0:	4618      	mov	r0, r3
 80080c2:	f7fe f979 	bl	80063b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80080c6:	4b0d      	ldr	r3, [pc, #52]	@ (80080fc <prvCheckTasksWaitingTermination+0x54>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	3b01      	subs	r3, #1
 80080cc:	4a0b      	ldr	r2, [pc, #44]	@ (80080fc <prvCheckTasksWaitingTermination+0x54>)
 80080ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80080d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008100 <prvCheckTasksWaitingTermination+0x58>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	3b01      	subs	r3, #1
 80080d6:	4a0a      	ldr	r2, [pc, #40]	@ (8008100 <prvCheckTasksWaitingTermination+0x58>)
 80080d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80080da:	f000 ffcf 	bl	800907c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 f810 	bl	8008104 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080e4:	4b06      	ldr	r3, [pc, #24]	@ (8008100 <prvCheckTasksWaitingTermination+0x58>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1e1      	bne.n	80080b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80080ec:	bf00      	nop
 80080ee:	bf00      	nop
 80080f0:	3708      	adds	r7, #8
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	20001010 	.word	0x20001010
 80080fc:	2000103c 	.word	0x2000103c
 8008100:	20001024 	.word	0x20001024

08008104 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008104:	b580      	push	{r7, lr}
 8008106:	b084      	sub	sp, #16
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	3354      	adds	r3, #84	@ 0x54
 8008110:	4618      	mov	r0, r3
 8008112:	f002 f93f 	bl	800a394 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800811c:	2b00      	cmp	r3, #0
 800811e:	d108      	bne.n	8008132 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008124:	4618      	mov	r0, r3
 8008126:	f001 f949 	bl	80093bc <vPortFree>
				vPortFree( pxTCB );
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f001 f946 	bl	80093bc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008130:	e019      	b.n	8008166 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008138:	2b01      	cmp	r3, #1
 800813a:	d103      	bne.n	8008144 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f001 f93d 	bl	80093bc <vPortFree>
	}
 8008142:	e010      	b.n	8008166 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800814a:	2b02      	cmp	r3, #2
 800814c:	d00b      	beq.n	8008166 <prvDeleteTCB+0x62>
	__asm volatile
 800814e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008152:	f383 8811 	msr	BASEPRI, r3
 8008156:	f3bf 8f6f 	isb	sy
 800815a:	f3bf 8f4f 	dsb	sy
 800815e:	60fb      	str	r3, [r7, #12]
}
 8008160:	bf00      	nop
 8008162:	bf00      	nop
 8008164:	e7fd      	b.n	8008162 <prvDeleteTCB+0x5e>
	}
 8008166:	bf00      	nop
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
	...

08008170 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008176:	4b0c      	ldr	r3, [pc, #48]	@ (80081a8 <prvResetNextTaskUnblockTime+0x38>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d104      	bne.n	800818a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008180:	4b0a      	ldr	r3, [pc, #40]	@ (80081ac <prvResetNextTaskUnblockTime+0x3c>)
 8008182:	f04f 32ff 	mov.w	r2, #4294967295
 8008186:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008188:	e008      	b.n	800819c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800818a:	4b07      	ldr	r3, [pc, #28]	@ (80081a8 <prvResetNextTaskUnblockTime+0x38>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	4a04      	ldr	r2, [pc, #16]	@ (80081ac <prvResetNextTaskUnblockTime+0x3c>)
 800819a:	6013      	str	r3, [r2, #0]
}
 800819c:	bf00      	nop
 800819e:	370c      	adds	r7, #12
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bc80      	pop	{r7}
 80081a4:	4770      	bx	lr
 80081a6:	bf00      	nop
 80081a8:	20000ff4 	.word	0x20000ff4
 80081ac:	2000105c 	.word	0x2000105c

080081b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80081b6:	4b0b      	ldr	r3, [pc, #44]	@ (80081e4 <xTaskGetSchedulerState+0x34>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d102      	bne.n	80081c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80081be:	2301      	movs	r3, #1
 80081c0:	607b      	str	r3, [r7, #4]
 80081c2:	e008      	b.n	80081d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081c4:	4b08      	ldr	r3, [pc, #32]	@ (80081e8 <xTaskGetSchedulerState+0x38>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d102      	bne.n	80081d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80081cc:	2302      	movs	r3, #2
 80081ce:	607b      	str	r3, [r7, #4]
 80081d0:	e001      	b.n	80081d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80081d2:	2300      	movs	r3, #0
 80081d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80081d6:	687b      	ldr	r3, [r7, #4]
	}
 80081d8:	4618      	mov	r0, r3
 80081da:	370c      	adds	r7, #12
 80081dc:	46bd      	mov	sp, r7
 80081de:	bc80      	pop	{r7}
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop
 80081e4:	20001048 	.word	0x20001048
 80081e8:	20001064 	.word	0x20001064

080081ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b086      	sub	sp, #24
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80081f8:	2300      	movs	r3, #0
 80081fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d058      	beq.n	80082b4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008202:	4b2f      	ldr	r3, [pc, #188]	@ (80082c0 <xTaskPriorityDisinherit+0xd4>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	693a      	ldr	r2, [r7, #16]
 8008208:	429a      	cmp	r2, r3
 800820a:	d00b      	beq.n	8008224 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800820c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008210:	f383 8811 	msr	BASEPRI, r3
 8008214:	f3bf 8f6f 	isb	sy
 8008218:	f3bf 8f4f 	dsb	sy
 800821c:	60fb      	str	r3, [r7, #12]
}
 800821e:	bf00      	nop
 8008220:	bf00      	nop
 8008222:	e7fd      	b.n	8008220 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008228:	2b00      	cmp	r3, #0
 800822a:	d10b      	bne.n	8008244 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800822c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008230:	f383 8811 	msr	BASEPRI, r3
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	60bb      	str	r3, [r7, #8]
}
 800823e:	bf00      	nop
 8008240:	bf00      	nop
 8008242:	e7fd      	b.n	8008240 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008248:	1e5a      	subs	r2, r3, #1
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008256:	429a      	cmp	r2, r3
 8008258:	d02c      	beq.n	80082b4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800825e:	2b00      	cmp	r3, #0
 8008260:	d128      	bne.n	80082b4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	3304      	adds	r3, #4
 8008266:	4618      	mov	r0, r3
 8008268:	f7fe f8a6 	bl	80063b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008278:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008284:	4b0f      	ldr	r3, [pc, #60]	@ (80082c4 <xTaskPriorityDisinherit+0xd8>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	429a      	cmp	r2, r3
 800828a:	d903      	bls.n	8008294 <xTaskPriorityDisinherit+0xa8>
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008290:	4a0c      	ldr	r2, [pc, #48]	@ (80082c4 <xTaskPriorityDisinherit+0xd8>)
 8008292:	6013      	str	r3, [r2, #0]
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008298:	4613      	mov	r3, r2
 800829a:	009b      	lsls	r3, r3, #2
 800829c:	4413      	add	r3, r2
 800829e:	009b      	lsls	r3, r3, #2
 80082a0:	4a09      	ldr	r2, [pc, #36]	@ (80082c8 <xTaskPriorityDisinherit+0xdc>)
 80082a2:	441a      	add	r2, r3
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	3304      	adds	r3, #4
 80082a8:	4619      	mov	r1, r3
 80082aa:	4610      	mov	r0, r2
 80082ac:	f7fe f829 	bl	8006302 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80082b0:	2301      	movs	r3, #1
 80082b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80082b4:	697b      	ldr	r3, [r7, #20]
	}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3718      	adds	r7, #24
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	20000b68 	.word	0x20000b68
 80082c4:	20001044 	.word	0x20001044
 80082c8:	20000b6c 	.word	0x20000b6c

080082cc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b086      	sub	sp, #24
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	60b9      	str	r1, [r7, #8]
 80082d6:	607a      	str	r2, [r7, #4]
 80082d8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80082da:	f000 fe9f 	bl	800901c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80082de:	4b29      	ldr	r3, [pc, #164]	@ (8008384 <xTaskNotifyWait+0xb8>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	2b02      	cmp	r3, #2
 80082ea:	d01c      	beq.n	8008326 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80082ec:	4b25      	ldr	r3, [pc, #148]	@ (8008384 <xTaskNotifyWait+0xb8>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	43d2      	mvns	r2, r2
 80082f8:	400a      	ands	r2, r1
 80082fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80082fe:	4b21      	ldr	r3, [pc, #132]	@ (8008384 <xTaskNotifyWait+0xb8>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00b      	beq.n	8008326 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800830e:	2101      	movs	r1, #1
 8008310:	6838      	ldr	r0, [r7, #0]
 8008312:	f000 f9e3 	bl	80086dc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008316:	4b1c      	ldr	r3, [pc, #112]	@ (8008388 <xTaskNotifyWait+0xbc>)
 8008318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800831c:	601a      	str	r2, [r3, #0]
 800831e:	f3bf 8f4f 	dsb	sy
 8008322:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008326:	f000 fea9 	bl	800907c <vPortExitCritical>

		taskENTER_CRITICAL();
 800832a:	f000 fe77 	bl	800901c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d005      	beq.n	8008340 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008334:	4b13      	ldr	r3, [pc, #76]	@ (8008384 <xTaskNotifyWait+0xb8>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008340:	4b10      	ldr	r3, [pc, #64]	@ (8008384 <xTaskNotifyWait+0xb8>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008348:	b2db      	uxtb	r3, r3
 800834a:	2b02      	cmp	r3, #2
 800834c:	d002      	beq.n	8008354 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800834e:	2300      	movs	r3, #0
 8008350:	617b      	str	r3, [r7, #20]
 8008352:	e00a      	b.n	800836a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008354:	4b0b      	ldr	r3, [pc, #44]	@ (8008384 <xTaskNotifyWait+0xb8>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800835c:	68ba      	ldr	r2, [r7, #8]
 800835e:	43d2      	mvns	r2, r2
 8008360:	400a      	ands	r2, r1
 8008362:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8008366:	2301      	movs	r3, #1
 8008368:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800836a:	4b06      	ldr	r3, [pc, #24]	@ (8008384 <xTaskNotifyWait+0xb8>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2200      	movs	r2, #0
 8008370:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8008374:	f000 fe82 	bl	800907c <vPortExitCritical>

		return xReturn;
 8008378:	697b      	ldr	r3, [r7, #20]
	}
 800837a:	4618      	mov	r0, r3
 800837c:	3718      	adds	r7, #24
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
 8008382:	bf00      	nop
 8008384:	20000b68 	.word	0x20000b68
 8008388:	e000ed04 	.word	0xe000ed04

0800838c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800838c:	b580      	push	{r7, lr}
 800838e:	b08a      	sub	sp, #40	@ 0x28
 8008390:	af00      	add	r7, sp, #0
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	60b9      	str	r1, [r7, #8]
 8008396:	603b      	str	r3, [r7, #0]
 8008398:	4613      	mov	r3, r2
 800839a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800839c:	2301      	movs	r3, #1
 800839e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d10b      	bne.n	80083be <xTaskGenericNotify+0x32>
	__asm volatile
 80083a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083aa:	f383 8811 	msr	BASEPRI, r3
 80083ae:	f3bf 8f6f 	isb	sy
 80083b2:	f3bf 8f4f 	dsb	sy
 80083b6:	61bb      	str	r3, [r7, #24]
}
 80083b8:	bf00      	nop
 80083ba:	bf00      	nop
 80083bc:	e7fd      	b.n	80083ba <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80083c2:	f000 fe2b 	bl	800901c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d004      	beq.n	80083d6 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80083cc:	6a3b      	ldr	r3, [r7, #32]
 80083ce:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80083d6:	6a3b      	ldr	r3, [r7, #32]
 80083d8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80083dc:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80083de:	6a3b      	ldr	r3, [r7, #32]
 80083e0:	2202      	movs	r2, #2
 80083e2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80083e6:	79fb      	ldrb	r3, [r7, #7]
 80083e8:	2b04      	cmp	r3, #4
 80083ea:	d82e      	bhi.n	800844a <xTaskGenericNotify+0xbe>
 80083ec:	a201      	add	r2, pc, #4	@ (adr r2, 80083f4 <xTaskGenericNotify+0x68>)
 80083ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f2:	bf00      	nop
 80083f4:	0800846f 	.word	0x0800846f
 80083f8:	08008409 	.word	0x08008409
 80083fc:	0800841b 	.word	0x0800841b
 8008400:	0800842b 	.word	0x0800842b
 8008404:	08008435 	.word	0x08008435
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008408:	6a3b      	ldr	r3, [r7, #32]
 800840a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	431a      	orrs	r2, r3
 8008412:	6a3b      	ldr	r3, [r7, #32]
 8008414:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008418:	e02c      	b.n	8008474 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800841a:	6a3b      	ldr	r3, [r7, #32]
 800841c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008420:	1c5a      	adds	r2, r3, #1
 8008422:	6a3b      	ldr	r3, [r7, #32]
 8008424:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008428:	e024      	b.n	8008474 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800842a:	6a3b      	ldr	r3, [r7, #32]
 800842c:	68ba      	ldr	r2, [r7, #8]
 800842e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008432:	e01f      	b.n	8008474 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008434:	7ffb      	ldrb	r3, [r7, #31]
 8008436:	2b02      	cmp	r3, #2
 8008438:	d004      	beq.n	8008444 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800843a:	6a3b      	ldr	r3, [r7, #32]
 800843c:	68ba      	ldr	r2, [r7, #8]
 800843e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008442:	e017      	b.n	8008474 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8008444:	2300      	movs	r3, #0
 8008446:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008448:	e014      	b.n	8008474 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800844a:	6a3b      	ldr	r3, [r7, #32]
 800844c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008454:	d00d      	beq.n	8008472 <xTaskGenericNotify+0xe6>
	__asm volatile
 8008456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800845a:	f383 8811 	msr	BASEPRI, r3
 800845e:	f3bf 8f6f 	isb	sy
 8008462:	f3bf 8f4f 	dsb	sy
 8008466:	617b      	str	r3, [r7, #20]
}
 8008468:	bf00      	nop
 800846a:	bf00      	nop
 800846c:	e7fd      	b.n	800846a <xTaskGenericNotify+0xde>
					break;
 800846e:	bf00      	nop
 8008470:	e000      	b.n	8008474 <xTaskGenericNotify+0xe8>

					break;
 8008472:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008474:	7ffb      	ldrb	r3, [r7, #31]
 8008476:	2b01      	cmp	r3, #1
 8008478:	d13b      	bne.n	80084f2 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	3304      	adds	r3, #4
 800847e:	4618      	mov	r0, r3
 8008480:	f7fd ff9a 	bl	80063b8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008484:	6a3b      	ldr	r3, [r7, #32]
 8008486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008488:	4b1d      	ldr	r3, [pc, #116]	@ (8008500 <xTaskGenericNotify+0x174>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	429a      	cmp	r2, r3
 800848e:	d903      	bls.n	8008498 <xTaskGenericNotify+0x10c>
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008494:	4a1a      	ldr	r2, [pc, #104]	@ (8008500 <xTaskGenericNotify+0x174>)
 8008496:	6013      	str	r3, [r2, #0]
 8008498:	6a3b      	ldr	r3, [r7, #32]
 800849a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800849c:	4613      	mov	r3, r2
 800849e:	009b      	lsls	r3, r3, #2
 80084a0:	4413      	add	r3, r2
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	4a17      	ldr	r2, [pc, #92]	@ (8008504 <xTaskGenericNotify+0x178>)
 80084a6:	441a      	add	r2, r3
 80084a8:	6a3b      	ldr	r3, [r7, #32]
 80084aa:	3304      	adds	r3, #4
 80084ac:	4619      	mov	r1, r3
 80084ae:	4610      	mov	r0, r2
 80084b0:	f7fd ff27 	bl	8006302 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00b      	beq.n	80084d4 <xTaskGenericNotify+0x148>
	__asm volatile
 80084bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c0:	f383 8811 	msr	BASEPRI, r3
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	f3bf 8f4f 	dsb	sy
 80084cc:	613b      	str	r3, [r7, #16]
}
 80084ce:	bf00      	nop
 80084d0:	bf00      	nop
 80084d2:	e7fd      	b.n	80084d0 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80084d4:	6a3b      	ldr	r3, [r7, #32]
 80084d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008508 <xTaskGenericNotify+0x17c>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084de:	429a      	cmp	r2, r3
 80084e0:	d907      	bls.n	80084f2 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80084e2:	4b0a      	ldr	r3, [pc, #40]	@ (800850c <xTaskGenericNotify+0x180>)
 80084e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084e8:	601a      	str	r2, [r3, #0]
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80084f2:	f000 fdc3 	bl	800907c <vPortExitCritical>

		return xReturn;
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3728      	adds	r7, #40	@ 0x28
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	20001044 	.word	0x20001044
 8008504:	20000b6c 	.word	0x20000b6c
 8008508:	20000b68 	.word	0x20000b68
 800850c:	e000ed04 	.word	0xe000ed04

08008510 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008510:	b580      	push	{r7, lr}
 8008512:	b08e      	sub	sp, #56	@ 0x38
 8008514:	af00      	add	r7, sp, #0
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	603b      	str	r3, [r7, #0]
 800851c:	4613      	mov	r3, r2
 800851e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8008520:	2301      	movs	r3, #1
 8008522:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10b      	bne.n	8008542 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800852a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800852e:	f383 8811 	msr	BASEPRI, r3
 8008532:	f3bf 8f6f 	isb	sy
 8008536:	f3bf 8f4f 	dsb	sy
 800853a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800853c:	bf00      	nop
 800853e:	bf00      	nop
 8008540:	e7fd      	b.n	800853e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008542:	f000 fe2d 	bl	80091a0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800854a:	f3ef 8211 	mrs	r2, BASEPRI
 800854e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	623a      	str	r2, [r7, #32]
 8008560:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8008562:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008564:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d004      	beq.n	8008576 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800856c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008578:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800857c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008582:	2202      	movs	r2, #2
 8008584:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8008588:	79fb      	ldrb	r3, [r7, #7]
 800858a:	2b04      	cmp	r3, #4
 800858c:	d82e      	bhi.n	80085ec <xTaskGenericNotifyFromISR+0xdc>
 800858e:	a201      	add	r2, pc, #4	@ (adr r2, 8008594 <xTaskGenericNotifyFromISR+0x84>)
 8008590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008594:	08008611 	.word	0x08008611
 8008598:	080085a9 	.word	0x080085a9
 800859c:	080085bb 	.word	0x080085bb
 80085a0:	080085cb 	.word	0x080085cb
 80085a4:	080085d5 	.word	0x080085d5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80085a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085aa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	431a      	orrs	r2, r3
 80085b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80085b8:	e02d      	b.n	8008616 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80085ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80085c0:	1c5a      	adds	r2, r3, #1
 80085c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80085c8:	e025      	b.n	8008616 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80085ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80085d2:	e020      	b.n	8008616 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80085d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d004      	beq.n	80085e6 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80085dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085de:	68ba      	ldr	r2, [r7, #8]
 80085e0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80085e4:	e017      	b.n	8008616 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 80085e6:	2300      	movs	r3, #0
 80085e8:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 80085ea:	e014      	b.n	8008616 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80085ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80085f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085f6:	d00d      	beq.n	8008614 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 80085f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fc:	f383 8811 	msr	BASEPRI, r3
 8008600:	f3bf 8f6f 	isb	sy
 8008604:	f3bf 8f4f 	dsb	sy
 8008608:	61bb      	str	r3, [r7, #24]
}
 800860a:	bf00      	nop
 800860c:	bf00      	nop
 800860e:	e7fd      	b.n	800860c <xTaskGenericNotifyFromISR+0xfc>
					break;
 8008610:	bf00      	nop
 8008612:	e000      	b.n	8008616 <xTaskGenericNotifyFromISR+0x106>
					break;
 8008614:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008616:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800861a:	2b01      	cmp	r3, #1
 800861c:	d147      	bne.n	80086ae <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008622:	2b00      	cmp	r3, #0
 8008624:	d00b      	beq.n	800863e <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8008626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862a:	f383 8811 	msr	BASEPRI, r3
 800862e:	f3bf 8f6f 	isb	sy
 8008632:	f3bf 8f4f 	dsb	sy
 8008636:	617b      	str	r3, [r7, #20]
}
 8008638:	bf00      	nop
 800863a:	bf00      	nop
 800863c:	e7fd      	b.n	800863a <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800863e:	4b21      	ldr	r3, [pc, #132]	@ (80086c4 <xTaskGenericNotifyFromISR+0x1b4>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d11d      	bne.n	8008682 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008648:	3304      	adds	r3, #4
 800864a:	4618      	mov	r0, r3
 800864c:	f7fd feb4 	bl	80063b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008654:	4b1c      	ldr	r3, [pc, #112]	@ (80086c8 <xTaskGenericNotifyFromISR+0x1b8>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	429a      	cmp	r2, r3
 800865a:	d903      	bls.n	8008664 <xTaskGenericNotifyFromISR+0x154>
 800865c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008660:	4a19      	ldr	r2, [pc, #100]	@ (80086c8 <xTaskGenericNotifyFromISR+0x1b8>)
 8008662:	6013      	str	r3, [r2, #0]
 8008664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008668:	4613      	mov	r3, r2
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	4413      	add	r3, r2
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	4a16      	ldr	r2, [pc, #88]	@ (80086cc <xTaskGenericNotifyFromISR+0x1bc>)
 8008672:	441a      	add	r2, r3
 8008674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008676:	3304      	adds	r3, #4
 8008678:	4619      	mov	r1, r3
 800867a:	4610      	mov	r0, r2
 800867c:	f7fd fe41 	bl	8006302 <vListInsertEnd>
 8008680:	e005      	b.n	800868e <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008684:	3318      	adds	r3, #24
 8008686:	4619      	mov	r1, r3
 8008688:	4811      	ldr	r0, [pc, #68]	@ (80086d0 <xTaskGenericNotifyFromISR+0x1c0>)
 800868a:	f7fd fe3a 	bl	8006302 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800868e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008692:	4b10      	ldr	r3, [pc, #64]	@ (80086d4 <xTaskGenericNotifyFromISR+0x1c4>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008698:	429a      	cmp	r2, r3
 800869a:	d908      	bls.n	80086ae <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800869c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d002      	beq.n	80086a8 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80086a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086a4:	2201      	movs	r2, #1
 80086a6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80086a8:	4b0b      	ldr	r3, [pc, #44]	@ (80086d8 <xTaskGenericNotifyFromISR+0x1c8>)
 80086aa:	2201      	movs	r2, #1
 80086ac:	601a      	str	r2, [r3, #0]
 80086ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086b0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	f383 8811 	msr	BASEPRI, r3
}
 80086b8:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80086ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80086bc:	4618      	mov	r0, r3
 80086be:	3738      	adds	r7, #56	@ 0x38
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	20001064 	.word	0x20001064
 80086c8:	20001044 	.word	0x20001044
 80086cc:	20000b6c 	.word	0x20000b6c
 80086d0:	20000ffc 	.word	0x20000ffc
 80086d4:	20000b68 	.word	0x20000b68
 80086d8:	20001050 	.word	0x20001050

080086dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b084      	sub	sp, #16
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80086e6:	4b21      	ldr	r3, [pc, #132]	@ (800876c <prvAddCurrentTaskToDelayedList+0x90>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086ec:	4b20      	ldr	r3, [pc, #128]	@ (8008770 <prvAddCurrentTaskToDelayedList+0x94>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	3304      	adds	r3, #4
 80086f2:	4618      	mov	r0, r3
 80086f4:	f7fd fe60 	bl	80063b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086fe:	d10a      	bne.n	8008716 <prvAddCurrentTaskToDelayedList+0x3a>
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d007      	beq.n	8008716 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008706:	4b1a      	ldr	r3, [pc, #104]	@ (8008770 <prvAddCurrentTaskToDelayedList+0x94>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	3304      	adds	r3, #4
 800870c:	4619      	mov	r1, r3
 800870e:	4819      	ldr	r0, [pc, #100]	@ (8008774 <prvAddCurrentTaskToDelayedList+0x98>)
 8008710:	f7fd fdf7 	bl	8006302 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008714:	e026      	b.n	8008764 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4413      	add	r3, r2
 800871c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800871e:	4b14      	ldr	r3, [pc, #80]	@ (8008770 <prvAddCurrentTaskToDelayedList+0x94>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008726:	68ba      	ldr	r2, [r7, #8]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	429a      	cmp	r2, r3
 800872c:	d209      	bcs.n	8008742 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800872e:	4b12      	ldr	r3, [pc, #72]	@ (8008778 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008730:	681a      	ldr	r2, [r3, #0]
 8008732:	4b0f      	ldr	r3, [pc, #60]	@ (8008770 <prvAddCurrentTaskToDelayedList+0x94>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	3304      	adds	r3, #4
 8008738:	4619      	mov	r1, r3
 800873a:	4610      	mov	r0, r2
 800873c:	f7fd fe04 	bl	8006348 <vListInsert>
}
 8008740:	e010      	b.n	8008764 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008742:	4b0e      	ldr	r3, [pc, #56]	@ (800877c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	4b0a      	ldr	r3, [pc, #40]	@ (8008770 <prvAddCurrentTaskToDelayedList+0x94>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	3304      	adds	r3, #4
 800874c:	4619      	mov	r1, r3
 800874e:	4610      	mov	r0, r2
 8008750:	f7fd fdfa 	bl	8006348 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008754:	4b0a      	ldr	r3, [pc, #40]	@ (8008780 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	68ba      	ldr	r2, [r7, #8]
 800875a:	429a      	cmp	r2, r3
 800875c:	d202      	bcs.n	8008764 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800875e:	4a08      	ldr	r2, [pc, #32]	@ (8008780 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	6013      	str	r3, [r2, #0]
}
 8008764:	bf00      	nop
 8008766:	3710      	adds	r7, #16
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}
 800876c:	20001040 	.word	0x20001040
 8008770:	20000b68 	.word	0x20000b68
 8008774:	20001028 	.word	0x20001028
 8008778:	20000ff8 	.word	0x20000ff8
 800877c:	20000ff4 	.word	0x20000ff4
 8008780:	2000105c 	.word	0x2000105c

08008784 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b08a      	sub	sp, #40	@ 0x28
 8008788:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800878a:	2300      	movs	r3, #0
 800878c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800878e:	f000 fb11 	bl	8008db4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008792:	4b1d      	ldr	r3, [pc, #116]	@ (8008808 <xTimerCreateTimerTask+0x84>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d021      	beq.n	80087de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800879a:	2300      	movs	r3, #0
 800879c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800879e:	2300      	movs	r3, #0
 80087a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80087a2:	1d3a      	adds	r2, r7, #4
 80087a4:	f107 0108 	add.w	r1, r7, #8
 80087a8:	f107 030c 	add.w	r3, r7, #12
 80087ac:	4618      	mov	r0, r3
 80087ae:	f7fd fd63 	bl	8006278 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80087b2:	6879      	ldr	r1, [r7, #4]
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	9202      	str	r2, [sp, #8]
 80087ba:	9301      	str	r3, [sp, #4]
 80087bc:	2302      	movs	r3, #2
 80087be:	9300      	str	r3, [sp, #0]
 80087c0:	2300      	movs	r3, #0
 80087c2:	460a      	mov	r2, r1
 80087c4:	4911      	ldr	r1, [pc, #68]	@ (800880c <xTimerCreateTimerTask+0x88>)
 80087c6:	4812      	ldr	r0, [pc, #72]	@ (8008810 <xTimerCreateTimerTask+0x8c>)
 80087c8:	f7fe fcde 	bl	8007188 <xTaskCreateStatic>
 80087cc:	4603      	mov	r3, r0
 80087ce:	4a11      	ldr	r2, [pc, #68]	@ (8008814 <xTimerCreateTimerTask+0x90>)
 80087d0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80087d2:	4b10      	ldr	r3, [pc, #64]	@ (8008814 <xTimerCreateTimerTask+0x90>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d001      	beq.n	80087de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80087da:	2301      	movs	r3, #1
 80087dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d10b      	bne.n	80087fc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80087e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087e8:	f383 8811 	msr	BASEPRI, r3
 80087ec:	f3bf 8f6f 	isb	sy
 80087f0:	f3bf 8f4f 	dsb	sy
 80087f4:	613b      	str	r3, [r7, #16]
}
 80087f6:	bf00      	nop
 80087f8:	bf00      	nop
 80087fa:	e7fd      	b.n	80087f8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80087fc:	697b      	ldr	r3, [r7, #20]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3718      	adds	r7, #24
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	20001098 	.word	0x20001098
 800880c:	0800d038 	.word	0x0800d038
 8008810:	08008951 	.word	0x08008951
 8008814:	2000109c 	.word	0x2000109c

08008818 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b08a      	sub	sp, #40	@ 0x28
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
 8008824:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008826:	2300      	movs	r3, #0
 8008828:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d10b      	bne.n	8008848 <xTimerGenericCommand+0x30>
	__asm volatile
 8008830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008834:	f383 8811 	msr	BASEPRI, r3
 8008838:	f3bf 8f6f 	isb	sy
 800883c:	f3bf 8f4f 	dsb	sy
 8008840:	623b      	str	r3, [r7, #32]
}
 8008842:	bf00      	nop
 8008844:	bf00      	nop
 8008846:	e7fd      	b.n	8008844 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008848:	4b19      	ldr	r3, [pc, #100]	@ (80088b0 <xTimerGenericCommand+0x98>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d02a      	beq.n	80088a6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	2b05      	cmp	r3, #5
 8008860:	dc18      	bgt.n	8008894 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008862:	f7ff fca5 	bl	80081b0 <xTaskGetSchedulerState>
 8008866:	4603      	mov	r3, r0
 8008868:	2b02      	cmp	r3, #2
 800886a:	d109      	bne.n	8008880 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800886c:	4b10      	ldr	r3, [pc, #64]	@ (80088b0 <xTimerGenericCommand+0x98>)
 800886e:	6818      	ldr	r0, [r3, #0]
 8008870:	f107 0110 	add.w	r1, r7, #16
 8008874:	2300      	movs	r3, #0
 8008876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008878:	f7fd ffc8 	bl	800680c <xQueueGenericSend>
 800887c:	6278      	str	r0, [r7, #36]	@ 0x24
 800887e:	e012      	b.n	80088a6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008880:	4b0b      	ldr	r3, [pc, #44]	@ (80088b0 <xTimerGenericCommand+0x98>)
 8008882:	6818      	ldr	r0, [r3, #0]
 8008884:	f107 0110 	add.w	r1, r7, #16
 8008888:	2300      	movs	r3, #0
 800888a:	2200      	movs	r2, #0
 800888c:	f7fd ffbe 	bl	800680c <xQueueGenericSend>
 8008890:	6278      	str	r0, [r7, #36]	@ 0x24
 8008892:	e008      	b.n	80088a6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008894:	4b06      	ldr	r3, [pc, #24]	@ (80088b0 <xTimerGenericCommand+0x98>)
 8008896:	6818      	ldr	r0, [r3, #0]
 8008898:	f107 0110 	add.w	r1, r7, #16
 800889c:	2300      	movs	r3, #0
 800889e:	683a      	ldr	r2, [r7, #0]
 80088a0:	f7fe f8b6 	bl	8006a10 <xQueueGenericSendFromISR>
 80088a4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80088a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3728      	adds	r7, #40	@ 0x28
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}
 80088b0:	20001098 	.word	0x20001098

080088b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b088      	sub	sp, #32
 80088b8:	af02      	add	r7, sp, #8
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088be:	4b23      	ldr	r3, [pc, #140]	@ (800894c <prvProcessExpiredTimer+0x98>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	3304      	adds	r3, #4
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7fd fd73 	bl	80063b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088d8:	f003 0304 	and.w	r3, r3, #4
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d023      	beq.n	8008928 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	699a      	ldr	r2, [r3, #24]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	18d1      	adds	r1, r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	6978      	ldr	r0, [r7, #20]
 80088ee:	f000 f8d3 	bl	8008a98 <prvInsertTimerInActiveList>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d020      	beq.n	800893a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088f8:	2300      	movs	r3, #0
 80088fa:	9300      	str	r3, [sp, #0]
 80088fc:	2300      	movs	r3, #0
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	2100      	movs	r1, #0
 8008902:	6978      	ldr	r0, [r7, #20]
 8008904:	f7ff ff88 	bl	8008818 <xTimerGenericCommand>
 8008908:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d114      	bne.n	800893a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008914:	f383 8811 	msr	BASEPRI, r3
 8008918:	f3bf 8f6f 	isb	sy
 800891c:	f3bf 8f4f 	dsb	sy
 8008920:	60fb      	str	r3, [r7, #12]
}
 8008922:	bf00      	nop
 8008924:	bf00      	nop
 8008926:	e7fd      	b.n	8008924 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800892e:	f023 0301 	bic.w	r3, r3, #1
 8008932:	b2da      	uxtb	r2, r3
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	6a1b      	ldr	r3, [r3, #32]
 800893e:	6978      	ldr	r0, [r7, #20]
 8008940:	4798      	blx	r3
}
 8008942:	bf00      	nop
 8008944:	3718      	adds	r7, #24
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
 800894a:	bf00      	nop
 800894c:	20001090 	.word	0x20001090

08008950 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008958:	f107 0308 	add.w	r3, r7, #8
 800895c:	4618      	mov	r0, r3
 800895e:	f000 f859 	bl	8008a14 <prvGetNextExpireTime>
 8008962:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	4619      	mov	r1, r3
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 f805 	bl	8008978 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800896e:	f000 f8d5 	bl	8008b1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008972:	bf00      	nop
 8008974:	e7f0      	b.n	8008958 <prvTimerTask+0x8>
	...

08008978 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b084      	sub	sp, #16
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008982:	f7ff f825 	bl	80079d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008986:	f107 0308 	add.w	r3, r7, #8
 800898a:	4618      	mov	r0, r3
 800898c:	f000 f864 	bl	8008a58 <prvSampleTimeNow>
 8008990:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d130      	bne.n	80089fa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d10a      	bne.n	80089b4 <prvProcessTimerOrBlockTask+0x3c>
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d806      	bhi.n	80089b4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80089a6:	f7ff f821 	bl	80079ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80089aa:	68f9      	ldr	r1, [r7, #12]
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f7ff ff81 	bl	80088b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80089b2:	e024      	b.n	80089fe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d008      	beq.n	80089cc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80089ba:	4b13      	ldr	r3, [pc, #76]	@ (8008a08 <prvProcessTimerOrBlockTask+0x90>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d101      	bne.n	80089c8 <prvProcessTimerOrBlockTask+0x50>
 80089c4:	2301      	movs	r3, #1
 80089c6:	e000      	b.n	80089ca <prvProcessTimerOrBlockTask+0x52>
 80089c8:	2300      	movs	r3, #0
 80089ca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80089cc:	4b0f      	ldr	r3, [pc, #60]	@ (8008a0c <prvProcessTimerOrBlockTask+0x94>)
 80089ce:	6818      	ldr	r0, [r3, #0]
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	1ad3      	subs	r3, r2, r3
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	4619      	mov	r1, r3
 80089da:	f7fe fba1 	bl	8007120 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80089de:	f7ff f805 	bl	80079ec <xTaskResumeAll>
 80089e2:	4603      	mov	r3, r0
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d10a      	bne.n	80089fe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80089e8:	4b09      	ldr	r3, [pc, #36]	@ (8008a10 <prvProcessTimerOrBlockTask+0x98>)
 80089ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089ee:	601a      	str	r2, [r3, #0]
 80089f0:	f3bf 8f4f 	dsb	sy
 80089f4:	f3bf 8f6f 	isb	sy
}
 80089f8:	e001      	b.n	80089fe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80089fa:	f7fe fff7 	bl	80079ec <xTaskResumeAll>
}
 80089fe:	bf00      	nop
 8008a00:	3710      	adds	r7, #16
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	20001094 	.word	0x20001094
 8008a0c:	20001098 	.word	0x20001098
 8008a10:	e000ed04 	.word	0xe000ed04

08008a14 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008a1c:	4b0d      	ldr	r3, [pc, #52]	@ (8008a54 <prvGetNextExpireTime+0x40>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d101      	bne.n	8008a2a <prvGetNextExpireTime+0x16>
 8008a26:	2201      	movs	r2, #1
 8008a28:	e000      	b.n	8008a2c <prvGetNextExpireTime+0x18>
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d105      	bne.n	8008a44 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a38:	4b06      	ldr	r3, [pc, #24]	@ (8008a54 <prvGetNextExpireTime+0x40>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	60fb      	str	r3, [r7, #12]
 8008a42:	e001      	b.n	8008a48 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008a44:	2300      	movs	r3, #0
 8008a46:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008a48:	68fb      	ldr	r3, [r7, #12]
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3714      	adds	r7, #20
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bc80      	pop	{r7}
 8008a52:	4770      	bx	lr
 8008a54:	20001090 	.word	0x20001090

08008a58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008a60:	f7ff f862 	bl	8007b28 <xTaskGetTickCount>
 8008a64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008a66:	4b0b      	ldr	r3, [pc, #44]	@ (8008a94 <prvSampleTimeNow+0x3c>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	68fa      	ldr	r2, [r7, #12]
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d205      	bcs.n	8008a7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008a70:	f000 f93a 	bl	8008ce8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	601a      	str	r2, [r3, #0]
 8008a7a:	e002      	b.n	8008a82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008a82:	4a04      	ldr	r2, [pc, #16]	@ (8008a94 <prvSampleTimeNow+0x3c>)
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008a88:	68fb      	ldr	r3, [r7, #12]
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	bf00      	nop
 8008a94:	200010a0 	.word	0x200010a0

08008a98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b086      	sub	sp, #24
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	60b9      	str	r1, [r7, #8]
 8008aa2:	607a      	str	r2, [r7, #4]
 8008aa4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	68ba      	ldr	r2, [r7, #8]
 8008aae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	68fa      	ldr	r2, [r7, #12]
 8008ab4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ab6:	68ba      	ldr	r2, [r7, #8]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d812      	bhi.n	8008ae4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	1ad2      	subs	r2, r2, r3
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d302      	bcc.n	8008ad2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008acc:	2301      	movs	r3, #1
 8008ace:	617b      	str	r3, [r7, #20]
 8008ad0:	e01b      	b.n	8008b0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008ad2:	4b10      	ldr	r3, [pc, #64]	@ (8008b14 <prvInsertTimerInActiveList+0x7c>)
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	3304      	adds	r3, #4
 8008ada:	4619      	mov	r1, r3
 8008adc:	4610      	mov	r0, r2
 8008ade:	f7fd fc33 	bl	8006348 <vListInsert>
 8008ae2:	e012      	b.n	8008b0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d206      	bcs.n	8008afa <prvInsertTimerInActiveList+0x62>
 8008aec:	68ba      	ldr	r2, [r7, #8]
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d302      	bcc.n	8008afa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008af4:	2301      	movs	r3, #1
 8008af6:	617b      	str	r3, [r7, #20]
 8008af8:	e007      	b.n	8008b0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008afa:	4b07      	ldr	r3, [pc, #28]	@ (8008b18 <prvInsertTimerInActiveList+0x80>)
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	3304      	adds	r3, #4
 8008b02:	4619      	mov	r1, r3
 8008b04:	4610      	mov	r0, r2
 8008b06:	f7fd fc1f 	bl	8006348 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008b0a:	697b      	ldr	r3, [r7, #20]
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3718      	adds	r7, #24
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}
 8008b14:	20001094 	.word	0x20001094
 8008b18:	20001090 	.word	0x20001090

08008b1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b08e      	sub	sp, #56	@ 0x38
 8008b20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008b22:	e0ce      	b.n	8008cc2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	da19      	bge.n	8008b5e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008b2a:	1d3b      	adds	r3, r7, #4
 8008b2c:	3304      	adds	r3, #4
 8008b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d10b      	bne.n	8008b4e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b3a:	f383 8811 	msr	BASEPRI, r3
 8008b3e:	f3bf 8f6f 	isb	sy
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	61fb      	str	r3, [r7, #28]
}
 8008b48:	bf00      	nop
 8008b4a:	bf00      	nop
 8008b4c:	e7fd      	b.n	8008b4a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b54:	6850      	ldr	r0, [r2, #4]
 8008b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b58:	6892      	ldr	r2, [r2, #8]
 8008b5a:	4611      	mov	r1, r2
 8008b5c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f2c0 80ae 	blt.w	8008cc2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b6c:	695b      	ldr	r3, [r3, #20]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d004      	beq.n	8008b7c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b74:	3304      	adds	r3, #4
 8008b76:	4618      	mov	r0, r3
 8008b78:	f7fd fc1e 	bl	80063b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b7c:	463b      	mov	r3, r7
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7ff ff6a 	bl	8008a58 <prvSampleTimeNow>
 8008b84:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2b09      	cmp	r3, #9
 8008b8a:	f200 8097 	bhi.w	8008cbc <prvProcessReceivedCommands+0x1a0>
 8008b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008b94 <prvProcessReceivedCommands+0x78>)
 8008b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b94:	08008bbd 	.word	0x08008bbd
 8008b98:	08008bbd 	.word	0x08008bbd
 8008b9c:	08008bbd 	.word	0x08008bbd
 8008ba0:	08008c33 	.word	0x08008c33
 8008ba4:	08008c47 	.word	0x08008c47
 8008ba8:	08008c93 	.word	0x08008c93
 8008bac:	08008bbd 	.word	0x08008bbd
 8008bb0:	08008bbd 	.word	0x08008bbd
 8008bb4:	08008c33 	.word	0x08008c33
 8008bb8:	08008c47 	.word	0x08008c47
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bc2:	f043 0301 	orr.w	r3, r3, #1
 8008bc6:	b2da      	uxtb	r2, r3
 8008bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008bce:	68ba      	ldr	r2, [r7, #8]
 8008bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd2:	699b      	ldr	r3, [r3, #24]
 8008bd4:	18d1      	adds	r1, r2, r3
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bdc:	f7ff ff5c 	bl	8008a98 <prvInsertTimerInActiveList>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d06c      	beq.n	8008cc0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be8:	6a1b      	ldr	r3, [r3, #32]
 8008bea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bf4:	f003 0304 	and.w	r3, r3, #4
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d061      	beq.n	8008cc0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008bfc:	68ba      	ldr	r2, [r7, #8]
 8008bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c00:	699b      	ldr	r3, [r3, #24]
 8008c02:	441a      	add	r2, r3
 8008c04:	2300      	movs	r3, #0
 8008c06:	9300      	str	r3, [sp, #0]
 8008c08:	2300      	movs	r3, #0
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c0e:	f7ff fe03 	bl	8008818 <xTimerGenericCommand>
 8008c12:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008c14:	6a3b      	ldr	r3, [r7, #32]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d152      	bne.n	8008cc0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1e:	f383 8811 	msr	BASEPRI, r3
 8008c22:	f3bf 8f6f 	isb	sy
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	61bb      	str	r3, [r7, #24]
}
 8008c2c:	bf00      	nop
 8008c2e:	bf00      	nop
 8008c30:	e7fd      	b.n	8008c2e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c38:	f023 0301 	bic.w	r3, r3, #1
 8008c3c:	b2da      	uxtb	r2, r3
 8008c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008c44:	e03d      	b.n	8008cc2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c4c:	f043 0301 	orr.w	r3, r3, #1
 8008c50:	b2da      	uxtb	r2, r3
 8008c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008c58:	68ba      	ldr	r2, [r7, #8]
 8008c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c60:	699b      	ldr	r3, [r3, #24]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d10b      	bne.n	8008c7e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	617b      	str	r3, [r7, #20]
}
 8008c78:	bf00      	nop
 8008c7a:	bf00      	nop
 8008c7c:	e7fd      	b.n	8008c7a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c80:	699a      	ldr	r2, [r3, #24]
 8008c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c84:	18d1      	adds	r1, r2, r3
 8008c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c8c:	f7ff ff04 	bl	8008a98 <prvInsertTimerInActiveList>
					break;
 8008c90:	e017      	b.n	8008cc2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c98:	f003 0302 	and.w	r3, r3, #2
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d103      	bne.n	8008ca8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008ca0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ca2:	f000 fb8b 	bl	80093bc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008ca6:	e00c      	b.n	8008cc2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008caa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cae:	f023 0301 	bic.w	r3, r3, #1
 8008cb2:	b2da      	uxtb	r2, r3
 8008cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008cba:	e002      	b.n	8008cc2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008cbc:	bf00      	nop
 8008cbe:	e000      	b.n	8008cc2 <prvProcessReceivedCommands+0x1a6>
					break;
 8008cc0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008cc2:	4b08      	ldr	r3, [pc, #32]	@ (8008ce4 <prvProcessReceivedCommands+0x1c8>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	1d39      	adds	r1, r7, #4
 8008cc8:	2200      	movs	r2, #0
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f7fd ff3e 	bl	8006b4c <xQueueReceive>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f47f af26 	bne.w	8008b24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008cd8:	bf00      	nop
 8008cda:	bf00      	nop
 8008cdc:	3730      	adds	r7, #48	@ 0x30
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	20001098 	.word	0x20001098

08008ce8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b088      	sub	sp, #32
 8008cec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008cee:	e049      	b.n	8008d84 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cf0:	4b2e      	ldr	r3, [pc, #184]	@ (8008dac <prvSwitchTimerLists+0xc4>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	68db      	ldr	r3, [r3, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8008dac <prvSwitchTimerLists+0xc4>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	3304      	adds	r3, #4
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7fd fb55 	bl	80063b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6a1b      	ldr	r3, [r3, #32]
 8008d12:	68f8      	ldr	r0, [r7, #12]
 8008d14:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d1c:	f003 0304 	and.w	r3, r3, #4
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d02f      	beq.n	8008d84 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	699b      	ldr	r3, [r3, #24]
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008d2e:	68ba      	ldr	r2, [r7, #8]
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d90e      	bls.n	8008d54 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	68ba      	ldr	r2, [r7, #8]
 8008d3a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d42:	4b1a      	ldr	r3, [pc, #104]	@ (8008dac <prvSwitchTimerLists+0xc4>)
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	3304      	adds	r3, #4
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	4610      	mov	r0, r2
 8008d4e:	f7fd fafb 	bl	8006348 <vListInsert>
 8008d52:	e017      	b.n	8008d84 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d54:	2300      	movs	r3, #0
 8008d56:	9300      	str	r3, [sp, #0]
 8008d58:	2300      	movs	r3, #0
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	2100      	movs	r1, #0
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f7ff fd5a 	bl	8008818 <xTimerGenericCommand>
 8008d64:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d10b      	bne.n	8008d84 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d70:	f383 8811 	msr	BASEPRI, r3
 8008d74:	f3bf 8f6f 	isb	sy
 8008d78:	f3bf 8f4f 	dsb	sy
 8008d7c:	603b      	str	r3, [r7, #0]
}
 8008d7e:	bf00      	nop
 8008d80:	bf00      	nop
 8008d82:	e7fd      	b.n	8008d80 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d84:	4b09      	ldr	r3, [pc, #36]	@ (8008dac <prvSwitchTimerLists+0xc4>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d1b0      	bne.n	8008cf0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008d8e:	4b07      	ldr	r3, [pc, #28]	@ (8008dac <prvSwitchTimerLists+0xc4>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008d94:	4b06      	ldr	r3, [pc, #24]	@ (8008db0 <prvSwitchTimerLists+0xc8>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a04      	ldr	r2, [pc, #16]	@ (8008dac <prvSwitchTimerLists+0xc4>)
 8008d9a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008d9c:	4a04      	ldr	r2, [pc, #16]	@ (8008db0 <prvSwitchTimerLists+0xc8>)
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	6013      	str	r3, [r2, #0]
}
 8008da2:	bf00      	nop
 8008da4:	3718      	adds	r7, #24
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	20001090 	.word	0x20001090
 8008db0:	20001094 	.word	0x20001094

08008db4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b082      	sub	sp, #8
 8008db8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008dba:	f000 f92f 	bl	800901c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008dbe:	4b15      	ldr	r3, [pc, #84]	@ (8008e14 <prvCheckForValidListAndQueue+0x60>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d120      	bne.n	8008e08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008dc6:	4814      	ldr	r0, [pc, #80]	@ (8008e18 <prvCheckForValidListAndQueue+0x64>)
 8008dc8:	f7fd fa70 	bl	80062ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008dcc:	4813      	ldr	r0, [pc, #76]	@ (8008e1c <prvCheckForValidListAndQueue+0x68>)
 8008dce:	f7fd fa6d 	bl	80062ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008dd2:	4b13      	ldr	r3, [pc, #76]	@ (8008e20 <prvCheckForValidListAndQueue+0x6c>)
 8008dd4:	4a10      	ldr	r2, [pc, #64]	@ (8008e18 <prvCheckForValidListAndQueue+0x64>)
 8008dd6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008dd8:	4b12      	ldr	r3, [pc, #72]	@ (8008e24 <prvCheckForValidListAndQueue+0x70>)
 8008dda:	4a10      	ldr	r2, [pc, #64]	@ (8008e1c <prvCheckForValidListAndQueue+0x68>)
 8008ddc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008dde:	2300      	movs	r3, #0
 8008de0:	9300      	str	r3, [sp, #0]
 8008de2:	4b11      	ldr	r3, [pc, #68]	@ (8008e28 <prvCheckForValidListAndQueue+0x74>)
 8008de4:	4a11      	ldr	r2, [pc, #68]	@ (8008e2c <prvCheckForValidListAndQueue+0x78>)
 8008de6:	2110      	movs	r1, #16
 8008de8:	200a      	movs	r0, #10
 8008dea:	f7fd fb79 	bl	80064e0 <xQueueGenericCreateStatic>
 8008dee:	4603      	mov	r3, r0
 8008df0:	4a08      	ldr	r2, [pc, #32]	@ (8008e14 <prvCheckForValidListAndQueue+0x60>)
 8008df2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008df4:	4b07      	ldr	r3, [pc, #28]	@ (8008e14 <prvCheckForValidListAndQueue+0x60>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d005      	beq.n	8008e08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008dfc:	4b05      	ldr	r3, [pc, #20]	@ (8008e14 <prvCheckForValidListAndQueue+0x60>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	490b      	ldr	r1, [pc, #44]	@ (8008e30 <prvCheckForValidListAndQueue+0x7c>)
 8008e02:	4618      	mov	r0, r3
 8008e04:	f7fe f93a 	bl	800707c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e08:	f000 f938 	bl	800907c <vPortExitCritical>
}
 8008e0c:	bf00      	nop
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	20001098 	.word	0x20001098
 8008e18:	20001068 	.word	0x20001068
 8008e1c:	2000107c 	.word	0x2000107c
 8008e20:	20001090 	.word	0x20001090
 8008e24:	20001094 	.word	0x20001094
 8008e28:	20001144 	.word	0x20001144
 8008e2c:	200010a4 	.word	0x200010a4
 8008e30:	0800d040 	.word	0x0800d040

08008e34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	3b04      	subs	r3, #4
 8008e44:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008e4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3b04      	subs	r3, #4
 8008e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	f023 0201 	bic.w	r2, r3, #1
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	3b04      	subs	r3, #4
 8008e62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008e64:	4a08      	ldr	r2, [pc, #32]	@ (8008e88 <pxPortInitialiseStack+0x54>)
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	3b14      	subs	r3, #20
 8008e6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	3b20      	subs	r3, #32
 8008e7a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3714      	adds	r7, #20
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bc80      	pop	{r7}
 8008e86:	4770      	bx	lr
 8008e88:	08008e8d 	.word	0x08008e8d

08008e8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b085      	sub	sp, #20
 8008e90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008e92:	2300      	movs	r3, #0
 8008e94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008e96:	4b12      	ldr	r3, [pc, #72]	@ (8008ee0 <prvTaskExitError+0x54>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e9e:	d00b      	beq.n	8008eb8 <prvTaskExitError+0x2c>
	__asm volatile
 8008ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea4:	f383 8811 	msr	BASEPRI, r3
 8008ea8:	f3bf 8f6f 	isb	sy
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	60fb      	str	r3, [r7, #12]
}
 8008eb2:	bf00      	nop
 8008eb4:	bf00      	nop
 8008eb6:	e7fd      	b.n	8008eb4 <prvTaskExitError+0x28>
	__asm volatile
 8008eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ebc:	f383 8811 	msr	BASEPRI, r3
 8008ec0:	f3bf 8f6f 	isb	sy
 8008ec4:	f3bf 8f4f 	dsb	sy
 8008ec8:	60bb      	str	r3, [r7, #8]
}
 8008eca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008ecc:	bf00      	nop
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d0fc      	beq.n	8008ece <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ed4:	bf00      	nop
 8008ed6:	bf00      	nop
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bc80      	pop	{r7}
 8008ede:	4770      	bx	lr
 8008ee0:	2000001c 	.word	0x2000001c
	...

08008ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ef0:	4b07      	ldr	r3, [pc, #28]	@ (8008f10 <pxCurrentTCBConst2>)
 8008ef2:	6819      	ldr	r1, [r3, #0]
 8008ef4:	6808      	ldr	r0, [r1, #0]
 8008ef6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008efa:	f380 8809 	msr	PSP, r0
 8008efe:	f3bf 8f6f 	isb	sy
 8008f02:	f04f 0000 	mov.w	r0, #0
 8008f06:	f380 8811 	msr	BASEPRI, r0
 8008f0a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008f0e:	4770      	bx	lr

08008f10 <pxCurrentTCBConst2>:
 8008f10:	20000b68 	.word	0x20000b68
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008f14:	bf00      	nop
 8008f16:	bf00      	nop

08008f18 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008f18:	4806      	ldr	r0, [pc, #24]	@ (8008f34 <prvPortStartFirstTask+0x1c>)
 8008f1a:	6800      	ldr	r0, [r0, #0]
 8008f1c:	6800      	ldr	r0, [r0, #0]
 8008f1e:	f380 8808 	msr	MSP, r0
 8008f22:	b662      	cpsie	i
 8008f24:	b661      	cpsie	f
 8008f26:	f3bf 8f4f 	dsb	sy
 8008f2a:	f3bf 8f6f 	isb	sy
 8008f2e:	df00      	svc	0
 8008f30:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008f32:	bf00      	nop
 8008f34:	e000ed08 	.word	0xe000ed08

08008f38 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b084      	sub	sp, #16
 8008f3c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008f3e:	4b32      	ldr	r3, [pc, #200]	@ (8009008 <xPortStartScheduler+0xd0>)
 8008f40:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	22ff      	movs	r2, #255	@ 0xff
 8008f4e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f58:	78fb      	ldrb	r3, [r7, #3]
 8008f5a:	b2db      	uxtb	r3, r3
 8008f5c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008f60:	b2da      	uxtb	r2, r3
 8008f62:	4b2a      	ldr	r3, [pc, #168]	@ (800900c <xPortStartScheduler+0xd4>)
 8008f64:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f66:	4b2a      	ldr	r3, [pc, #168]	@ (8009010 <xPortStartScheduler+0xd8>)
 8008f68:	2207      	movs	r2, #7
 8008f6a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f6c:	e009      	b.n	8008f82 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008f6e:	4b28      	ldr	r3, [pc, #160]	@ (8009010 <xPortStartScheduler+0xd8>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	3b01      	subs	r3, #1
 8008f74:	4a26      	ldr	r2, [pc, #152]	@ (8009010 <xPortStartScheduler+0xd8>)
 8008f76:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008f78:	78fb      	ldrb	r3, [r7, #3]
 8008f7a:	b2db      	uxtb	r3, r3
 8008f7c:	005b      	lsls	r3, r3, #1
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f82:	78fb      	ldrb	r3, [r7, #3]
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f8a:	2b80      	cmp	r3, #128	@ 0x80
 8008f8c:	d0ef      	beq.n	8008f6e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008f8e:	4b20      	ldr	r3, [pc, #128]	@ (8009010 <xPortStartScheduler+0xd8>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f1c3 0307 	rsb	r3, r3, #7
 8008f96:	2b04      	cmp	r3, #4
 8008f98:	d00b      	beq.n	8008fb2 <xPortStartScheduler+0x7a>
	__asm volatile
 8008f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9e:	f383 8811 	msr	BASEPRI, r3
 8008fa2:	f3bf 8f6f 	isb	sy
 8008fa6:	f3bf 8f4f 	dsb	sy
 8008faa:	60bb      	str	r3, [r7, #8]
}
 8008fac:	bf00      	nop
 8008fae:	bf00      	nop
 8008fb0:	e7fd      	b.n	8008fae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008fb2:	4b17      	ldr	r3, [pc, #92]	@ (8009010 <xPortStartScheduler+0xd8>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	021b      	lsls	r3, r3, #8
 8008fb8:	4a15      	ldr	r2, [pc, #84]	@ (8009010 <xPortStartScheduler+0xd8>)
 8008fba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008fbc:	4b14      	ldr	r3, [pc, #80]	@ (8009010 <xPortStartScheduler+0xd8>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008fc4:	4a12      	ldr	r2, [pc, #72]	@ (8009010 <xPortStartScheduler+0xd8>)
 8008fc6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	b2da      	uxtb	r2, r3
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008fd0:	4b10      	ldr	r3, [pc, #64]	@ (8009014 <xPortStartScheduler+0xdc>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a0f      	ldr	r2, [pc, #60]	@ (8009014 <xPortStartScheduler+0xdc>)
 8008fd6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008fda:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8009014 <xPortStartScheduler+0xdc>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a0c      	ldr	r2, [pc, #48]	@ (8009014 <xPortStartScheduler+0xdc>)
 8008fe2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008fe6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008fe8:	f000 f8b8 	bl	800915c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008fec:	4b0a      	ldr	r3, [pc, #40]	@ (8009018 <xPortStartScheduler+0xe0>)
 8008fee:	2200      	movs	r2, #0
 8008ff0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008ff2:	f7ff ff91 	bl	8008f18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ff6:	f7fe fe5f 	bl	8007cb8 <vTaskSwitchContext>
	prvTaskExitError();
 8008ffa:	f7ff ff47 	bl	8008e8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008ffe:	2300      	movs	r3, #0
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	e000e400 	.word	0xe000e400
 800900c:	20001194 	.word	0x20001194
 8009010:	20001198 	.word	0x20001198
 8009014:	e000ed20 	.word	0xe000ed20
 8009018:	2000001c 	.word	0x2000001c

0800901c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
	__asm volatile
 8009022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009026:	f383 8811 	msr	BASEPRI, r3
 800902a:	f3bf 8f6f 	isb	sy
 800902e:	f3bf 8f4f 	dsb	sy
 8009032:	607b      	str	r3, [r7, #4]
}
 8009034:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009036:	4b0f      	ldr	r3, [pc, #60]	@ (8009074 <vPortEnterCritical+0x58>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3301      	adds	r3, #1
 800903c:	4a0d      	ldr	r2, [pc, #52]	@ (8009074 <vPortEnterCritical+0x58>)
 800903e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009040:	4b0c      	ldr	r3, [pc, #48]	@ (8009074 <vPortEnterCritical+0x58>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2b01      	cmp	r3, #1
 8009046:	d110      	bne.n	800906a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009048:	4b0b      	ldr	r3, [pc, #44]	@ (8009078 <vPortEnterCritical+0x5c>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	b2db      	uxtb	r3, r3
 800904e:	2b00      	cmp	r3, #0
 8009050:	d00b      	beq.n	800906a <vPortEnterCritical+0x4e>
	__asm volatile
 8009052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009056:	f383 8811 	msr	BASEPRI, r3
 800905a:	f3bf 8f6f 	isb	sy
 800905e:	f3bf 8f4f 	dsb	sy
 8009062:	603b      	str	r3, [r7, #0]
}
 8009064:	bf00      	nop
 8009066:	bf00      	nop
 8009068:	e7fd      	b.n	8009066 <vPortEnterCritical+0x4a>
	}
}
 800906a:	bf00      	nop
 800906c:	370c      	adds	r7, #12
 800906e:	46bd      	mov	sp, r7
 8009070:	bc80      	pop	{r7}
 8009072:	4770      	bx	lr
 8009074:	2000001c 	.word	0x2000001c
 8009078:	e000ed04 	.word	0xe000ed04

0800907c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009082:	4b12      	ldr	r3, [pc, #72]	@ (80090cc <vPortExitCritical+0x50>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d10b      	bne.n	80090a2 <vPortExitCritical+0x26>
	__asm volatile
 800908a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908e:	f383 8811 	msr	BASEPRI, r3
 8009092:	f3bf 8f6f 	isb	sy
 8009096:	f3bf 8f4f 	dsb	sy
 800909a:	607b      	str	r3, [r7, #4]
}
 800909c:	bf00      	nop
 800909e:	bf00      	nop
 80090a0:	e7fd      	b.n	800909e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80090a2:	4b0a      	ldr	r3, [pc, #40]	@ (80090cc <vPortExitCritical+0x50>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	3b01      	subs	r3, #1
 80090a8:	4a08      	ldr	r2, [pc, #32]	@ (80090cc <vPortExitCritical+0x50>)
 80090aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80090ac:	4b07      	ldr	r3, [pc, #28]	@ (80090cc <vPortExitCritical+0x50>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d105      	bne.n	80090c0 <vPortExitCritical+0x44>
 80090b4:	2300      	movs	r3, #0
 80090b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	f383 8811 	msr	BASEPRI, r3
}
 80090be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80090c0:	bf00      	nop
 80090c2:	370c      	adds	r7, #12
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bc80      	pop	{r7}
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop
 80090cc:	2000001c 	.word	0x2000001c

080090d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80090d0:	f3ef 8009 	mrs	r0, PSP
 80090d4:	f3bf 8f6f 	isb	sy
 80090d8:	4b0d      	ldr	r3, [pc, #52]	@ (8009110 <pxCurrentTCBConst>)
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80090e0:	6010      	str	r0, [r2, #0]
 80090e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80090e6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80090ea:	f380 8811 	msr	BASEPRI, r0
 80090ee:	f7fe fde3 	bl	8007cb8 <vTaskSwitchContext>
 80090f2:	f04f 0000 	mov.w	r0, #0
 80090f6:	f380 8811 	msr	BASEPRI, r0
 80090fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80090fe:	6819      	ldr	r1, [r3, #0]
 8009100:	6808      	ldr	r0, [r1, #0]
 8009102:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009106:	f380 8809 	msr	PSP, r0
 800910a:	f3bf 8f6f 	isb	sy
 800910e:	4770      	bx	lr

08009110 <pxCurrentTCBConst>:
 8009110:	20000b68 	.word	0x20000b68
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009114:	bf00      	nop
 8009116:	bf00      	nop

08009118 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	607b      	str	r3, [r7, #4]
}
 8009130:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009132:	f7fe fd07 	bl	8007b44 <xTaskIncrementTick>
 8009136:	4603      	mov	r3, r0
 8009138:	2b00      	cmp	r3, #0
 800913a:	d003      	beq.n	8009144 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800913c:	4b06      	ldr	r3, [pc, #24]	@ (8009158 <xPortSysTickHandler+0x40>)
 800913e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009142:	601a      	str	r2, [r3, #0]
 8009144:	2300      	movs	r3, #0
 8009146:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	f383 8811 	msr	BASEPRI, r3
}
 800914e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009150:	bf00      	nop
 8009152:	3708      	adds	r7, #8
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}
 8009158:	e000ed04 	.word	0xe000ed04

0800915c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800915c:	b480      	push	{r7}
 800915e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009160:	4b0a      	ldr	r3, [pc, #40]	@ (800918c <vPortSetupTimerInterrupt+0x30>)
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009166:	4b0a      	ldr	r3, [pc, #40]	@ (8009190 <vPortSetupTimerInterrupt+0x34>)
 8009168:	2200      	movs	r2, #0
 800916a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800916c:	4b09      	ldr	r3, [pc, #36]	@ (8009194 <vPortSetupTimerInterrupt+0x38>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a09      	ldr	r2, [pc, #36]	@ (8009198 <vPortSetupTimerInterrupt+0x3c>)
 8009172:	fba2 2303 	umull	r2, r3, r2, r3
 8009176:	099b      	lsrs	r3, r3, #6
 8009178:	4a08      	ldr	r2, [pc, #32]	@ (800919c <vPortSetupTimerInterrupt+0x40>)
 800917a:	3b01      	subs	r3, #1
 800917c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800917e:	4b03      	ldr	r3, [pc, #12]	@ (800918c <vPortSetupTimerInterrupt+0x30>)
 8009180:	2207      	movs	r2, #7
 8009182:	601a      	str	r2, [r3, #0]
}
 8009184:	bf00      	nop
 8009186:	46bd      	mov	sp, r7
 8009188:	bc80      	pop	{r7}
 800918a:	4770      	bx	lr
 800918c:	e000e010 	.word	0xe000e010
 8009190:	e000e018 	.word	0xe000e018
 8009194:	20000010 	.word	0x20000010
 8009198:	10624dd3 	.word	0x10624dd3
 800919c:	e000e014 	.word	0xe000e014

080091a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80091a0:	b480      	push	{r7}
 80091a2:	b085      	sub	sp, #20
 80091a4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80091a6:	f3ef 8305 	mrs	r3, IPSR
 80091aa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2b0f      	cmp	r3, #15
 80091b0:	d915      	bls.n	80091de <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80091b2:	4a17      	ldr	r2, [pc, #92]	@ (8009210 <vPortValidateInterruptPriority+0x70>)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	4413      	add	r3, r2
 80091b8:	781b      	ldrb	r3, [r3, #0]
 80091ba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80091bc:	4b15      	ldr	r3, [pc, #84]	@ (8009214 <vPortValidateInterruptPriority+0x74>)
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	7afa      	ldrb	r2, [r7, #11]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d20b      	bcs.n	80091de <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80091c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ca:	f383 8811 	msr	BASEPRI, r3
 80091ce:	f3bf 8f6f 	isb	sy
 80091d2:	f3bf 8f4f 	dsb	sy
 80091d6:	607b      	str	r3, [r7, #4]
}
 80091d8:	bf00      	nop
 80091da:	bf00      	nop
 80091dc:	e7fd      	b.n	80091da <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80091de:	4b0e      	ldr	r3, [pc, #56]	@ (8009218 <vPortValidateInterruptPriority+0x78>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80091e6:	4b0d      	ldr	r3, [pc, #52]	@ (800921c <vPortValidateInterruptPriority+0x7c>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d90b      	bls.n	8009206 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80091ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f2:	f383 8811 	msr	BASEPRI, r3
 80091f6:	f3bf 8f6f 	isb	sy
 80091fa:	f3bf 8f4f 	dsb	sy
 80091fe:	603b      	str	r3, [r7, #0]
}
 8009200:	bf00      	nop
 8009202:	bf00      	nop
 8009204:	e7fd      	b.n	8009202 <vPortValidateInterruptPriority+0x62>
	}
 8009206:	bf00      	nop
 8009208:	3714      	adds	r7, #20
 800920a:	46bd      	mov	sp, r7
 800920c:	bc80      	pop	{r7}
 800920e:	4770      	bx	lr
 8009210:	e000e3f0 	.word	0xe000e3f0
 8009214:	20001194 	.word	0x20001194
 8009218:	e000ed0c 	.word	0xe000ed0c
 800921c:	20001198 	.word	0x20001198

08009220 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b08a      	sub	sp, #40	@ 0x28
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009228:	2300      	movs	r3, #0
 800922a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800922c:	f7fe fbd0 	bl	80079d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009230:	4b5c      	ldr	r3, [pc, #368]	@ (80093a4 <pvPortMalloc+0x184>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d101      	bne.n	800923c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009238:	f000 f924 	bl	8009484 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800923c:	4b5a      	ldr	r3, [pc, #360]	@ (80093a8 <pvPortMalloc+0x188>)
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	4013      	ands	r3, r2
 8009244:	2b00      	cmp	r3, #0
 8009246:	f040 8095 	bne.w	8009374 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d01e      	beq.n	800928e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009250:	2208      	movs	r2, #8
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4413      	add	r3, r2
 8009256:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f003 0307 	and.w	r3, r3, #7
 800925e:	2b00      	cmp	r3, #0
 8009260:	d015      	beq.n	800928e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f023 0307 	bic.w	r3, r3, #7
 8009268:	3308      	adds	r3, #8
 800926a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f003 0307 	and.w	r3, r3, #7
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00b      	beq.n	800928e <pvPortMalloc+0x6e>
	__asm volatile
 8009276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927a:	f383 8811 	msr	BASEPRI, r3
 800927e:	f3bf 8f6f 	isb	sy
 8009282:	f3bf 8f4f 	dsb	sy
 8009286:	617b      	str	r3, [r7, #20]
}
 8009288:	bf00      	nop
 800928a:	bf00      	nop
 800928c:	e7fd      	b.n	800928a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d06f      	beq.n	8009374 <pvPortMalloc+0x154>
 8009294:	4b45      	ldr	r3, [pc, #276]	@ (80093ac <pvPortMalloc+0x18c>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	429a      	cmp	r2, r3
 800929c:	d86a      	bhi.n	8009374 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800929e:	4b44      	ldr	r3, [pc, #272]	@ (80093b0 <pvPortMalloc+0x190>)
 80092a0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80092a2:	4b43      	ldr	r3, [pc, #268]	@ (80093b0 <pvPortMalloc+0x190>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092a8:	e004      	b.n	80092b4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80092aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80092ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d903      	bls.n	80092c6 <pvPortMalloc+0xa6>
 80092be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d1f1      	bne.n	80092aa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80092c6:	4b37      	ldr	r3, [pc, #220]	@ (80093a4 <pvPortMalloc+0x184>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d051      	beq.n	8009374 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80092d0:	6a3b      	ldr	r3, [r7, #32]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2208      	movs	r2, #8
 80092d6:	4413      	add	r3, r2
 80092d8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80092da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	6a3b      	ldr	r3, [r7, #32]
 80092e0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80092e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e4:	685a      	ldr	r2, [r3, #4]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	1ad2      	subs	r2, r2, r3
 80092ea:	2308      	movs	r3, #8
 80092ec:	005b      	lsls	r3, r3, #1
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d920      	bls.n	8009334 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80092f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4413      	add	r3, r2
 80092f8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	f003 0307 	and.w	r3, r3, #7
 8009300:	2b00      	cmp	r3, #0
 8009302:	d00b      	beq.n	800931c <pvPortMalloc+0xfc>
	__asm volatile
 8009304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009308:	f383 8811 	msr	BASEPRI, r3
 800930c:	f3bf 8f6f 	isb	sy
 8009310:	f3bf 8f4f 	dsb	sy
 8009314:	613b      	str	r3, [r7, #16]
}
 8009316:	bf00      	nop
 8009318:	bf00      	nop
 800931a:	e7fd      	b.n	8009318 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800931c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931e:	685a      	ldr	r2, [r3, #4]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	1ad2      	subs	r2, r2, r3
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932a:	687a      	ldr	r2, [r7, #4]
 800932c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800932e:	69b8      	ldr	r0, [r7, #24]
 8009330:	f000 f90a 	bl	8009548 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009334:	4b1d      	ldr	r3, [pc, #116]	@ (80093ac <pvPortMalloc+0x18c>)
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	1ad3      	subs	r3, r2, r3
 800933e:	4a1b      	ldr	r2, [pc, #108]	@ (80093ac <pvPortMalloc+0x18c>)
 8009340:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009342:	4b1a      	ldr	r3, [pc, #104]	@ (80093ac <pvPortMalloc+0x18c>)
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	4b1b      	ldr	r3, [pc, #108]	@ (80093b4 <pvPortMalloc+0x194>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	429a      	cmp	r2, r3
 800934c:	d203      	bcs.n	8009356 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800934e:	4b17      	ldr	r3, [pc, #92]	@ (80093ac <pvPortMalloc+0x18c>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a18      	ldr	r2, [pc, #96]	@ (80093b4 <pvPortMalloc+0x194>)
 8009354:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009358:	685a      	ldr	r2, [r3, #4]
 800935a:	4b13      	ldr	r3, [pc, #76]	@ (80093a8 <pvPortMalloc+0x188>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	431a      	orrs	r2, r3
 8009360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009362:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009366:	2200      	movs	r2, #0
 8009368:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800936a:	4b13      	ldr	r3, [pc, #76]	@ (80093b8 <pvPortMalloc+0x198>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	3301      	adds	r3, #1
 8009370:	4a11      	ldr	r2, [pc, #68]	@ (80093b8 <pvPortMalloc+0x198>)
 8009372:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009374:	f7fe fb3a 	bl	80079ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	f003 0307 	and.w	r3, r3, #7
 800937e:	2b00      	cmp	r3, #0
 8009380:	d00b      	beq.n	800939a <pvPortMalloc+0x17a>
	__asm volatile
 8009382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009386:	f383 8811 	msr	BASEPRI, r3
 800938a:	f3bf 8f6f 	isb	sy
 800938e:	f3bf 8f4f 	dsb	sy
 8009392:	60fb      	str	r3, [r7, #12]
}
 8009394:	bf00      	nop
 8009396:	bf00      	nop
 8009398:	e7fd      	b.n	8009396 <pvPortMalloc+0x176>
	return pvReturn;
 800939a:	69fb      	ldr	r3, [r7, #28]
}
 800939c:	4618      	mov	r0, r3
 800939e:	3728      	adds	r7, #40	@ 0x28
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	20004084 	.word	0x20004084
 80093a8:	20004098 	.word	0x20004098
 80093ac:	20004088 	.word	0x20004088
 80093b0:	2000407c 	.word	0x2000407c
 80093b4:	2000408c 	.word	0x2000408c
 80093b8:	20004090 	.word	0x20004090

080093bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b086      	sub	sp, #24
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d04f      	beq.n	800946e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80093ce:	2308      	movs	r3, #8
 80093d0:	425b      	negs	r3, r3
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	4413      	add	r3, r2
 80093d6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	685a      	ldr	r2, [r3, #4]
 80093e0:	4b25      	ldr	r3, [pc, #148]	@ (8009478 <vPortFree+0xbc>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4013      	ands	r3, r2
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d10b      	bne.n	8009402 <vPortFree+0x46>
	__asm volatile
 80093ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ee:	f383 8811 	msr	BASEPRI, r3
 80093f2:	f3bf 8f6f 	isb	sy
 80093f6:	f3bf 8f4f 	dsb	sy
 80093fa:	60fb      	str	r3, [r7, #12]
}
 80093fc:	bf00      	nop
 80093fe:	bf00      	nop
 8009400:	e7fd      	b.n	80093fe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d00b      	beq.n	8009422 <vPortFree+0x66>
	__asm volatile
 800940a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800940e:	f383 8811 	msr	BASEPRI, r3
 8009412:	f3bf 8f6f 	isb	sy
 8009416:	f3bf 8f4f 	dsb	sy
 800941a:	60bb      	str	r3, [r7, #8]
}
 800941c:	bf00      	nop
 800941e:	bf00      	nop
 8009420:	e7fd      	b.n	800941e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	685a      	ldr	r2, [r3, #4]
 8009426:	4b14      	ldr	r3, [pc, #80]	@ (8009478 <vPortFree+0xbc>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4013      	ands	r3, r2
 800942c:	2b00      	cmp	r3, #0
 800942e:	d01e      	beq.n	800946e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d11a      	bne.n	800946e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	685a      	ldr	r2, [r3, #4]
 800943c:	4b0e      	ldr	r3, [pc, #56]	@ (8009478 <vPortFree+0xbc>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	43db      	mvns	r3, r3
 8009442:	401a      	ands	r2, r3
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009448:	f7fe fac2 	bl	80079d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	685a      	ldr	r2, [r3, #4]
 8009450:	4b0a      	ldr	r3, [pc, #40]	@ (800947c <vPortFree+0xc0>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4413      	add	r3, r2
 8009456:	4a09      	ldr	r2, [pc, #36]	@ (800947c <vPortFree+0xc0>)
 8009458:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800945a:	6938      	ldr	r0, [r7, #16]
 800945c:	f000 f874 	bl	8009548 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009460:	4b07      	ldr	r3, [pc, #28]	@ (8009480 <vPortFree+0xc4>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	3301      	adds	r3, #1
 8009466:	4a06      	ldr	r2, [pc, #24]	@ (8009480 <vPortFree+0xc4>)
 8009468:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800946a:	f7fe fabf 	bl	80079ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800946e:	bf00      	nop
 8009470:	3718      	adds	r7, #24
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	20004098 	.word	0x20004098
 800947c:	20004088 	.word	0x20004088
 8009480:	20004094 	.word	0x20004094

08009484 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009484:	b480      	push	{r7}
 8009486:	b085      	sub	sp, #20
 8009488:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800948a:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 800948e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009490:	4b27      	ldr	r3, [pc, #156]	@ (8009530 <prvHeapInit+0xac>)
 8009492:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f003 0307 	and.w	r3, r3, #7
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00c      	beq.n	80094b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	3307      	adds	r3, #7
 80094a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f023 0307 	bic.w	r3, r3, #7
 80094aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80094ac:	68ba      	ldr	r2, [r7, #8]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	1ad3      	subs	r3, r2, r3
 80094b2:	4a1f      	ldr	r2, [pc, #124]	@ (8009530 <prvHeapInit+0xac>)
 80094b4:	4413      	add	r3, r2
 80094b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80094bc:	4a1d      	ldr	r2, [pc, #116]	@ (8009534 <prvHeapInit+0xb0>)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80094c2:	4b1c      	ldr	r3, [pc, #112]	@ (8009534 <prvHeapInit+0xb0>)
 80094c4:	2200      	movs	r2, #0
 80094c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	68ba      	ldr	r2, [r7, #8]
 80094cc:	4413      	add	r3, r2
 80094ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80094d0:	2208      	movs	r2, #8
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	1a9b      	subs	r3, r3, r2
 80094d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f023 0307 	bic.w	r3, r3, #7
 80094de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	4a15      	ldr	r2, [pc, #84]	@ (8009538 <prvHeapInit+0xb4>)
 80094e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80094e6:	4b14      	ldr	r3, [pc, #80]	@ (8009538 <prvHeapInit+0xb4>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2200      	movs	r2, #0
 80094ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80094ee:	4b12      	ldr	r3, [pc, #72]	@ (8009538 <prvHeapInit+0xb4>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2200      	movs	r2, #0
 80094f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	1ad2      	subs	r2, r2, r3
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009504:	4b0c      	ldr	r3, [pc, #48]	@ (8009538 <prvHeapInit+0xb4>)
 8009506:	681a      	ldr	r2, [r3, #0]
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	4a0a      	ldr	r2, [pc, #40]	@ (800953c <prvHeapInit+0xb8>)
 8009512:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	4a09      	ldr	r2, [pc, #36]	@ (8009540 <prvHeapInit+0xbc>)
 800951a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800951c:	4b09      	ldr	r3, [pc, #36]	@ (8009544 <prvHeapInit+0xc0>)
 800951e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009522:	601a      	str	r2, [r3, #0]
}
 8009524:	bf00      	nop
 8009526:	3714      	adds	r7, #20
 8009528:	46bd      	mov	sp, r7
 800952a:	bc80      	pop	{r7}
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	2000119c 	.word	0x2000119c
 8009534:	2000407c 	.word	0x2000407c
 8009538:	20004084 	.word	0x20004084
 800953c:	2000408c 	.word	0x2000408c
 8009540:	20004088 	.word	0x20004088
 8009544:	20004098 	.word	0x20004098

08009548 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009548:	b480      	push	{r7}
 800954a:	b085      	sub	sp, #20
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009550:	4b27      	ldr	r3, [pc, #156]	@ (80095f0 <prvInsertBlockIntoFreeList+0xa8>)
 8009552:	60fb      	str	r3, [r7, #12]
 8009554:	e002      	b.n	800955c <prvInsertBlockIntoFreeList+0x14>
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	60fb      	str	r3, [r7, #12]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	429a      	cmp	r2, r3
 8009564:	d8f7      	bhi.n	8009556 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	4413      	add	r3, r2
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	429a      	cmp	r2, r3
 8009576:	d108      	bne.n	800958a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	685a      	ldr	r2, [r3, #4]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	441a      	add	r2, r3
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	68ba      	ldr	r2, [r7, #8]
 8009594:	441a      	add	r2, r3
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	429a      	cmp	r2, r3
 800959c:	d118      	bne.n	80095d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	4b14      	ldr	r3, [pc, #80]	@ (80095f4 <prvInsertBlockIntoFreeList+0xac>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d00d      	beq.n	80095c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	685a      	ldr	r2, [r3, #4]
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	441a      	add	r2, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	601a      	str	r2, [r3, #0]
 80095c4:	e008      	b.n	80095d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80095c6:	4b0b      	ldr	r3, [pc, #44]	@ (80095f4 <prvInsertBlockIntoFreeList+0xac>)
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	601a      	str	r2, [r3, #0]
 80095ce:	e003      	b.n	80095d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681a      	ldr	r2, [r3, #0]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80095d8:	68fa      	ldr	r2, [r7, #12]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	429a      	cmp	r2, r3
 80095de:	d002      	beq.n	80095e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	687a      	ldr	r2, [r7, #4]
 80095e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095e6:	bf00      	nop
 80095e8:	3714      	adds	r7, #20
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bc80      	pop	{r7}
 80095ee:	4770      	bx	lr
 80095f0:	2000407c 	.word	0x2000407c
 80095f4:	20004084 	.word	0x20004084

080095f8 <__cvt>:
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095fe:	461d      	mov	r5, r3
 8009600:	bfbb      	ittet	lt
 8009602:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8009606:	461d      	movlt	r5, r3
 8009608:	2300      	movge	r3, #0
 800960a:	232d      	movlt	r3, #45	@ 0x2d
 800960c:	b088      	sub	sp, #32
 800960e:	4614      	mov	r4, r2
 8009610:	bfb8      	it	lt
 8009612:	4614      	movlt	r4, r2
 8009614:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009616:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8009618:	7013      	strb	r3, [r2, #0]
 800961a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800961c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009620:	f023 0820 	bic.w	r8, r3, #32
 8009624:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009628:	d005      	beq.n	8009636 <__cvt+0x3e>
 800962a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800962e:	d100      	bne.n	8009632 <__cvt+0x3a>
 8009630:	3601      	adds	r6, #1
 8009632:	2302      	movs	r3, #2
 8009634:	e000      	b.n	8009638 <__cvt+0x40>
 8009636:	2303      	movs	r3, #3
 8009638:	aa07      	add	r2, sp, #28
 800963a:	9204      	str	r2, [sp, #16]
 800963c:	aa06      	add	r2, sp, #24
 800963e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009642:	e9cd 3600 	strd	r3, r6, [sp]
 8009646:	4622      	mov	r2, r4
 8009648:	462b      	mov	r3, r5
 800964a:	f001 f801 	bl	800a650 <_dtoa_r>
 800964e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009652:	4607      	mov	r7, r0
 8009654:	d119      	bne.n	800968a <__cvt+0x92>
 8009656:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009658:	07db      	lsls	r3, r3, #31
 800965a:	d50e      	bpl.n	800967a <__cvt+0x82>
 800965c:	eb00 0906 	add.w	r9, r0, r6
 8009660:	2200      	movs	r2, #0
 8009662:	2300      	movs	r3, #0
 8009664:	4620      	mov	r0, r4
 8009666:	4629      	mov	r1, r5
 8009668:	f7f7 f9a8 	bl	80009bc <__aeabi_dcmpeq>
 800966c:	b108      	cbz	r0, 8009672 <__cvt+0x7a>
 800966e:	f8cd 901c 	str.w	r9, [sp, #28]
 8009672:	2230      	movs	r2, #48	@ 0x30
 8009674:	9b07      	ldr	r3, [sp, #28]
 8009676:	454b      	cmp	r3, r9
 8009678:	d31e      	bcc.n	80096b8 <__cvt+0xc0>
 800967a:	4638      	mov	r0, r7
 800967c:	9b07      	ldr	r3, [sp, #28]
 800967e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009680:	1bdb      	subs	r3, r3, r7
 8009682:	6013      	str	r3, [r2, #0]
 8009684:	b008      	add	sp, #32
 8009686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800968a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800968e:	eb00 0906 	add.w	r9, r0, r6
 8009692:	d1e5      	bne.n	8009660 <__cvt+0x68>
 8009694:	7803      	ldrb	r3, [r0, #0]
 8009696:	2b30      	cmp	r3, #48	@ 0x30
 8009698:	d10a      	bne.n	80096b0 <__cvt+0xb8>
 800969a:	2200      	movs	r2, #0
 800969c:	2300      	movs	r3, #0
 800969e:	4620      	mov	r0, r4
 80096a0:	4629      	mov	r1, r5
 80096a2:	f7f7 f98b 	bl	80009bc <__aeabi_dcmpeq>
 80096a6:	b918      	cbnz	r0, 80096b0 <__cvt+0xb8>
 80096a8:	f1c6 0601 	rsb	r6, r6, #1
 80096ac:	f8ca 6000 	str.w	r6, [sl]
 80096b0:	f8da 3000 	ldr.w	r3, [sl]
 80096b4:	4499      	add	r9, r3
 80096b6:	e7d3      	b.n	8009660 <__cvt+0x68>
 80096b8:	1c59      	adds	r1, r3, #1
 80096ba:	9107      	str	r1, [sp, #28]
 80096bc:	701a      	strb	r2, [r3, #0]
 80096be:	e7d9      	b.n	8009674 <__cvt+0x7c>

080096c0 <__exponent>:
 80096c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096c2:	2900      	cmp	r1, #0
 80096c4:	bfb6      	itet	lt
 80096c6:	232d      	movlt	r3, #45	@ 0x2d
 80096c8:	232b      	movge	r3, #43	@ 0x2b
 80096ca:	4249      	neglt	r1, r1
 80096cc:	2909      	cmp	r1, #9
 80096ce:	7002      	strb	r2, [r0, #0]
 80096d0:	7043      	strb	r3, [r0, #1]
 80096d2:	dd29      	ble.n	8009728 <__exponent+0x68>
 80096d4:	f10d 0307 	add.w	r3, sp, #7
 80096d8:	461d      	mov	r5, r3
 80096da:	270a      	movs	r7, #10
 80096dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80096e0:	461a      	mov	r2, r3
 80096e2:	fb07 1416 	mls	r4, r7, r6, r1
 80096e6:	3430      	adds	r4, #48	@ 0x30
 80096e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80096ec:	460c      	mov	r4, r1
 80096ee:	2c63      	cmp	r4, #99	@ 0x63
 80096f0:	4631      	mov	r1, r6
 80096f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80096f6:	dcf1      	bgt.n	80096dc <__exponent+0x1c>
 80096f8:	3130      	adds	r1, #48	@ 0x30
 80096fa:	1e94      	subs	r4, r2, #2
 80096fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009700:	4623      	mov	r3, r4
 8009702:	1c41      	adds	r1, r0, #1
 8009704:	42ab      	cmp	r3, r5
 8009706:	d30a      	bcc.n	800971e <__exponent+0x5e>
 8009708:	f10d 0309 	add.w	r3, sp, #9
 800970c:	1a9b      	subs	r3, r3, r2
 800970e:	42ac      	cmp	r4, r5
 8009710:	bf88      	it	hi
 8009712:	2300      	movhi	r3, #0
 8009714:	3302      	adds	r3, #2
 8009716:	4403      	add	r3, r0
 8009718:	1a18      	subs	r0, r3, r0
 800971a:	b003      	add	sp, #12
 800971c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800971e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009722:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009726:	e7ed      	b.n	8009704 <__exponent+0x44>
 8009728:	2330      	movs	r3, #48	@ 0x30
 800972a:	3130      	adds	r1, #48	@ 0x30
 800972c:	7083      	strb	r3, [r0, #2]
 800972e:	70c1      	strb	r1, [r0, #3]
 8009730:	1d03      	adds	r3, r0, #4
 8009732:	e7f1      	b.n	8009718 <__exponent+0x58>

08009734 <_printf_float>:
 8009734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009738:	b091      	sub	sp, #68	@ 0x44
 800973a:	460c      	mov	r4, r1
 800973c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009740:	4616      	mov	r6, r2
 8009742:	461f      	mov	r7, r3
 8009744:	4605      	mov	r5, r0
 8009746:	f000 fe11 	bl	800a36c <_localeconv_r>
 800974a:	6803      	ldr	r3, [r0, #0]
 800974c:	4618      	mov	r0, r3
 800974e:	9308      	str	r3, [sp, #32]
 8009750:	f7f6 fd08 	bl	8000164 <strlen>
 8009754:	2300      	movs	r3, #0
 8009756:	930e      	str	r3, [sp, #56]	@ 0x38
 8009758:	f8d8 3000 	ldr.w	r3, [r8]
 800975c:	9009      	str	r0, [sp, #36]	@ 0x24
 800975e:	3307      	adds	r3, #7
 8009760:	f023 0307 	bic.w	r3, r3, #7
 8009764:	f103 0208 	add.w	r2, r3, #8
 8009768:	f894 a018 	ldrb.w	sl, [r4, #24]
 800976c:	f8d4 b000 	ldr.w	fp, [r4]
 8009770:	f8c8 2000 	str.w	r2, [r8]
 8009774:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009778:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800977c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800977e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009782:	f04f 32ff 	mov.w	r2, #4294967295
 8009786:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800978a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800978e:	4b9c      	ldr	r3, [pc, #624]	@ (8009a00 <_printf_float+0x2cc>)
 8009790:	f7f7 f946 	bl	8000a20 <__aeabi_dcmpun>
 8009794:	bb70      	cbnz	r0, 80097f4 <_printf_float+0xc0>
 8009796:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800979a:	f04f 32ff 	mov.w	r2, #4294967295
 800979e:	4b98      	ldr	r3, [pc, #608]	@ (8009a00 <_printf_float+0x2cc>)
 80097a0:	f7f7 f920 	bl	80009e4 <__aeabi_dcmple>
 80097a4:	bb30      	cbnz	r0, 80097f4 <_printf_float+0xc0>
 80097a6:	2200      	movs	r2, #0
 80097a8:	2300      	movs	r3, #0
 80097aa:	4640      	mov	r0, r8
 80097ac:	4649      	mov	r1, r9
 80097ae:	f7f7 f90f 	bl	80009d0 <__aeabi_dcmplt>
 80097b2:	b110      	cbz	r0, 80097ba <_printf_float+0x86>
 80097b4:	232d      	movs	r3, #45	@ 0x2d
 80097b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097ba:	4a92      	ldr	r2, [pc, #584]	@ (8009a04 <_printf_float+0x2d0>)
 80097bc:	4b92      	ldr	r3, [pc, #584]	@ (8009a08 <_printf_float+0x2d4>)
 80097be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80097c2:	bf94      	ite	ls
 80097c4:	4690      	movls	r8, r2
 80097c6:	4698      	movhi	r8, r3
 80097c8:	2303      	movs	r3, #3
 80097ca:	f04f 0900 	mov.w	r9, #0
 80097ce:	6123      	str	r3, [r4, #16]
 80097d0:	f02b 0304 	bic.w	r3, fp, #4
 80097d4:	6023      	str	r3, [r4, #0]
 80097d6:	4633      	mov	r3, r6
 80097d8:	4621      	mov	r1, r4
 80097da:	4628      	mov	r0, r5
 80097dc:	9700      	str	r7, [sp, #0]
 80097de:	aa0f      	add	r2, sp, #60	@ 0x3c
 80097e0:	f000 f9d4 	bl	8009b8c <_printf_common>
 80097e4:	3001      	adds	r0, #1
 80097e6:	f040 8090 	bne.w	800990a <_printf_float+0x1d6>
 80097ea:	f04f 30ff 	mov.w	r0, #4294967295
 80097ee:	b011      	add	sp, #68	@ 0x44
 80097f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f4:	4642      	mov	r2, r8
 80097f6:	464b      	mov	r3, r9
 80097f8:	4640      	mov	r0, r8
 80097fa:	4649      	mov	r1, r9
 80097fc:	f7f7 f910 	bl	8000a20 <__aeabi_dcmpun>
 8009800:	b148      	cbz	r0, 8009816 <_printf_float+0xe2>
 8009802:	464b      	mov	r3, r9
 8009804:	2b00      	cmp	r3, #0
 8009806:	bfb8      	it	lt
 8009808:	232d      	movlt	r3, #45	@ 0x2d
 800980a:	4a80      	ldr	r2, [pc, #512]	@ (8009a0c <_printf_float+0x2d8>)
 800980c:	bfb8      	it	lt
 800980e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009812:	4b7f      	ldr	r3, [pc, #508]	@ (8009a10 <_printf_float+0x2dc>)
 8009814:	e7d3      	b.n	80097be <_printf_float+0x8a>
 8009816:	6863      	ldr	r3, [r4, #4]
 8009818:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800981c:	1c5a      	adds	r2, r3, #1
 800981e:	d13f      	bne.n	80098a0 <_printf_float+0x16c>
 8009820:	2306      	movs	r3, #6
 8009822:	6063      	str	r3, [r4, #4]
 8009824:	2200      	movs	r2, #0
 8009826:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800982a:	6023      	str	r3, [r4, #0]
 800982c:	9206      	str	r2, [sp, #24]
 800982e:	aa0e      	add	r2, sp, #56	@ 0x38
 8009830:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009834:	aa0d      	add	r2, sp, #52	@ 0x34
 8009836:	9203      	str	r2, [sp, #12]
 8009838:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800983c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009840:	6863      	ldr	r3, [r4, #4]
 8009842:	4642      	mov	r2, r8
 8009844:	9300      	str	r3, [sp, #0]
 8009846:	4628      	mov	r0, r5
 8009848:	464b      	mov	r3, r9
 800984a:	910a      	str	r1, [sp, #40]	@ 0x28
 800984c:	f7ff fed4 	bl	80095f8 <__cvt>
 8009850:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009852:	4680      	mov	r8, r0
 8009854:	2947      	cmp	r1, #71	@ 0x47
 8009856:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009858:	d128      	bne.n	80098ac <_printf_float+0x178>
 800985a:	1cc8      	adds	r0, r1, #3
 800985c:	db02      	blt.n	8009864 <_printf_float+0x130>
 800985e:	6863      	ldr	r3, [r4, #4]
 8009860:	4299      	cmp	r1, r3
 8009862:	dd40      	ble.n	80098e6 <_printf_float+0x1b2>
 8009864:	f1aa 0a02 	sub.w	sl, sl, #2
 8009868:	fa5f fa8a 	uxtb.w	sl, sl
 800986c:	4652      	mov	r2, sl
 800986e:	3901      	subs	r1, #1
 8009870:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009874:	910d      	str	r1, [sp, #52]	@ 0x34
 8009876:	f7ff ff23 	bl	80096c0 <__exponent>
 800987a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800987c:	4681      	mov	r9, r0
 800987e:	1813      	adds	r3, r2, r0
 8009880:	2a01      	cmp	r2, #1
 8009882:	6123      	str	r3, [r4, #16]
 8009884:	dc02      	bgt.n	800988c <_printf_float+0x158>
 8009886:	6822      	ldr	r2, [r4, #0]
 8009888:	07d2      	lsls	r2, r2, #31
 800988a:	d501      	bpl.n	8009890 <_printf_float+0x15c>
 800988c:	3301      	adds	r3, #1
 800988e:	6123      	str	r3, [r4, #16]
 8009890:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009894:	2b00      	cmp	r3, #0
 8009896:	d09e      	beq.n	80097d6 <_printf_float+0xa2>
 8009898:	232d      	movs	r3, #45	@ 0x2d
 800989a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800989e:	e79a      	b.n	80097d6 <_printf_float+0xa2>
 80098a0:	2947      	cmp	r1, #71	@ 0x47
 80098a2:	d1bf      	bne.n	8009824 <_printf_float+0xf0>
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d1bd      	bne.n	8009824 <_printf_float+0xf0>
 80098a8:	2301      	movs	r3, #1
 80098aa:	e7ba      	b.n	8009822 <_printf_float+0xee>
 80098ac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80098b0:	d9dc      	bls.n	800986c <_printf_float+0x138>
 80098b2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80098b6:	d118      	bne.n	80098ea <_printf_float+0x1b6>
 80098b8:	2900      	cmp	r1, #0
 80098ba:	6863      	ldr	r3, [r4, #4]
 80098bc:	dd0b      	ble.n	80098d6 <_printf_float+0x1a2>
 80098be:	6121      	str	r1, [r4, #16]
 80098c0:	b913      	cbnz	r3, 80098c8 <_printf_float+0x194>
 80098c2:	6822      	ldr	r2, [r4, #0]
 80098c4:	07d0      	lsls	r0, r2, #31
 80098c6:	d502      	bpl.n	80098ce <_printf_float+0x19a>
 80098c8:	3301      	adds	r3, #1
 80098ca:	440b      	add	r3, r1
 80098cc:	6123      	str	r3, [r4, #16]
 80098ce:	f04f 0900 	mov.w	r9, #0
 80098d2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80098d4:	e7dc      	b.n	8009890 <_printf_float+0x15c>
 80098d6:	b913      	cbnz	r3, 80098de <_printf_float+0x1aa>
 80098d8:	6822      	ldr	r2, [r4, #0]
 80098da:	07d2      	lsls	r2, r2, #31
 80098dc:	d501      	bpl.n	80098e2 <_printf_float+0x1ae>
 80098de:	3302      	adds	r3, #2
 80098e0:	e7f4      	b.n	80098cc <_printf_float+0x198>
 80098e2:	2301      	movs	r3, #1
 80098e4:	e7f2      	b.n	80098cc <_printf_float+0x198>
 80098e6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80098ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098ec:	4299      	cmp	r1, r3
 80098ee:	db05      	blt.n	80098fc <_printf_float+0x1c8>
 80098f0:	6823      	ldr	r3, [r4, #0]
 80098f2:	6121      	str	r1, [r4, #16]
 80098f4:	07d8      	lsls	r0, r3, #31
 80098f6:	d5ea      	bpl.n	80098ce <_printf_float+0x19a>
 80098f8:	1c4b      	adds	r3, r1, #1
 80098fa:	e7e7      	b.n	80098cc <_printf_float+0x198>
 80098fc:	2900      	cmp	r1, #0
 80098fe:	bfcc      	ite	gt
 8009900:	2201      	movgt	r2, #1
 8009902:	f1c1 0202 	rsble	r2, r1, #2
 8009906:	4413      	add	r3, r2
 8009908:	e7e0      	b.n	80098cc <_printf_float+0x198>
 800990a:	6823      	ldr	r3, [r4, #0]
 800990c:	055a      	lsls	r2, r3, #21
 800990e:	d407      	bmi.n	8009920 <_printf_float+0x1ec>
 8009910:	6923      	ldr	r3, [r4, #16]
 8009912:	4642      	mov	r2, r8
 8009914:	4631      	mov	r1, r6
 8009916:	4628      	mov	r0, r5
 8009918:	47b8      	blx	r7
 800991a:	3001      	adds	r0, #1
 800991c:	d12b      	bne.n	8009976 <_printf_float+0x242>
 800991e:	e764      	b.n	80097ea <_printf_float+0xb6>
 8009920:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009924:	f240 80dc 	bls.w	8009ae0 <_printf_float+0x3ac>
 8009928:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800992c:	2200      	movs	r2, #0
 800992e:	2300      	movs	r3, #0
 8009930:	f7f7 f844 	bl	80009bc <__aeabi_dcmpeq>
 8009934:	2800      	cmp	r0, #0
 8009936:	d033      	beq.n	80099a0 <_printf_float+0x26c>
 8009938:	2301      	movs	r3, #1
 800993a:	4631      	mov	r1, r6
 800993c:	4628      	mov	r0, r5
 800993e:	4a35      	ldr	r2, [pc, #212]	@ (8009a14 <_printf_float+0x2e0>)
 8009940:	47b8      	blx	r7
 8009942:	3001      	adds	r0, #1
 8009944:	f43f af51 	beq.w	80097ea <_printf_float+0xb6>
 8009948:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800994c:	4543      	cmp	r3, r8
 800994e:	db02      	blt.n	8009956 <_printf_float+0x222>
 8009950:	6823      	ldr	r3, [r4, #0]
 8009952:	07d8      	lsls	r0, r3, #31
 8009954:	d50f      	bpl.n	8009976 <_printf_float+0x242>
 8009956:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800995a:	4631      	mov	r1, r6
 800995c:	4628      	mov	r0, r5
 800995e:	47b8      	blx	r7
 8009960:	3001      	adds	r0, #1
 8009962:	f43f af42 	beq.w	80097ea <_printf_float+0xb6>
 8009966:	f04f 0900 	mov.w	r9, #0
 800996a:	f108 38ff 	add.w	r8, r8, #4294967295
 800996e:	f104 0a1a 	add.w	sl, r4, #26
 8009972:	45c8      	cmp	r8, r9
 8009974:	dc09      	bgt.n	800998a <_printf_float+0x256>
 8009976:	6823      	ldr	r3, [r4, #0]
 8009978:	079b      	lsls	r3, r3, #30
 800997a:	f100 8102 	bmi.w	8009b82 <_printf_float+0x44e>
 800997e:	68e0      	ldr	r0, [r4, #12]
 8009980:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009982:	4298      	cmp	r0, r3
 8009984:	bfb8      	it	lt
 8009986:	4618      	movlt	r0, r3
 8009988:	e731      	b.n	80097ee <_printf_float+0xba>
 800998a:	2301      	movs	r3, #1
 800998c:	4652      	mov	r2, sl
 800998e:	4631      	mov	r1, r6
 8009990:	4628      	mov	r0, r5
 8009992:	47b8      	blx	r7
 8009994:	3001      	adds	r0, #1
 8009996:	f43f af28 	beq.w	80097ea <_printf_float+0xb6>
 800999a:	f109 0901 	add.w	r9, r9, #1
 800999e:	e7e8      	b.n	8009972 <_printf_float+0x23e>
 80099a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	dc38      	bgt.n	8009a18 <_printf_float+0x2e4>
 80099a6:	2301      	movs	r3, #1
 80099a8:	4631      	mov	r1, r6
 80099aa:	4628      	mov	r0, r5
 80099ac:	4a19      	ldr	r2, [pc, #100]	@ (8009a14 <_printf_float+0x2e0>)
 80099ae:	47b8      	blx	r7
 80099b0:	3001      	adds	r0, #1
 80099b2:	f43f af1a 	beq.w	80097ea <_printf_float+0xb6>
 80099b6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80099ba:	ea59 0303 	orrs.w	r3, r9, r3
 80099be:	d102      	bne.n	80099c6 <_printf_float+0x292>
 80099c0:	6823      	ldr	r3, [r4, #0]
 80099c2:	07d9      	lsls	r1, r3, #31
 80099c4:	d5d7      	bpl.n	8009976 <_printf_float+0x242>
 80099c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80099ca:	4631      	mov	r1, r6
 80099cc:	4628      	mov	r0, r5
 80099ce:	47b8      	blx	r7
 80099d0:	3001      	adds	r0, #1
 80099d2:	f43f af0a 	beq.w	80097ea <_printf_float+0xb6>
 80099d6:	f04f 0a00 	mov.w	sl, #0
 80099da:	f104 0b1a 	add.w	fp, r4, #26
 80099de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099e0:	425b      	negs	r3, r3
 80099e2:	4553      	cmp	r3, sl
 80099e4:	dc01      	bgt.n	80099ea <_printf_float+0x2b6>
 80099e6:	464b      	mov	r3, r9
 80099e8:	e793      	b.n	8009912 <_printf_float+0x1de>
 80099ea:	2301      	movs	r3, #1
 80099ec:	465a      	mov	r2, fp
 80099ee:	4631      	mov	r1, r6
 80099f0:	4628      	mov	r0, r5
 80099f2:	47b8      	blx	r7
 80099f4:	3001      	adds	r0, #1
 80099f6:	f43f aef8 	beq.w	80097ea <_printf_float+0xb6>
 80099fa:	f10a 0a01 	add.w	sl, sl, #1
 80099fe:	e7ee      	b.n	80099de <_printf_float+0x2aa>
 8009a00:	7fefffff 	.word	0x7fefffff
 8009a04:	0800d206 	.word	0x0800d206
 8009a08:	0800d20a 	.word	0x0800d20a
 8009a0c:	0800d20e 	.word	0x0800d20e
 8009a10:	0800d212 	.word	0x0800d212
 8009a14:	0800d447 	.word	0x0800d447
 8009a18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a1a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009a1e:	4553      	cmp	r3, sl
 8009a20:	bfa8      	it	ge
 8009a22:	4653      	movge	r3, sl
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	4699      	mov	r9, r3
 8009a28:	dc36      	bgt.n	8009a98 <_printf_float+0x364>
 8009a2a:	f04f 0b00 	mov.w	fp, #0
 8009a2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a32:	f104 021a 	add.w	r2, r4, #26
 8009a36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a38:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a3a:	eba3 0309 	sub.w	r3, r3, r9
 8009a3e:	455b      	cmp	r3, fp
 8009a40:	dc31      	bgt.n	8009aa6 <_printf_float+0x372>
 8009a42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a44:	459a      	cmp	sl, r3
 8009a46:	dc3a      	bgt.n	8009abe <_printf_float+0x38a>
 8009a48:	6823      	ldr	r3, [r4, #0]
 8009a4a:	07da      	lsls	r2, r3, #31
 8009a4c:	d437      	bmi.n	8009abe <_printf_float+0x38a>
 8009a4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a50:	ebaa 0903 	sub.w	r9, sl, r3
 8009a54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a56:	ebaa 0303 	sub.w	r3, sl, r3
 8009a5a:	4599      	cmp	r9, r3
 8009a5c:	bfa8      	it	ge
 8009a5e:	4699      	movge	r9, r3
 8009a60:	f1b9 0f00 	cmp.w	r9, #0
 8009a64:	dc33      	bgt.n	8009ace <_printf_float+0x39a>
 8009a66:	f04f 0800 	mov.w	r8, #0
 8009a6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a6e:	f104 0b1a 	add.w	fp, r4, #26
 8009a72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a74:	ebaa 0303 	sub.w	r3, sl, r3
 8009a78:	eba3 0309 	sub.w	r3, r3, r9
 8009a7c:	4543      	cmp	r3, r8
 8009a7e:	f77f af7a 	ble.w	8009976 <_printf_float+0x242>
 8009a82:	2301      	movs	r3, #1
 8009a84:	465a      	mov	r2, fp
 8009a86:	4631      	mov	r1, r6
 8009a88:	4628      	mov	r0, r5
 8009a8a:	47b8      	blx	r7
 8009a8c:	3001      	adds	r0, #1
 8009a8e:	f43f aeac 	beq.w	80097ea <_printf_float+0xb6>
 8009a92:	f108 0801 	add.w	r8, r8, #1
 8009a96:	e7ec      	b.n	8009a72 <_printf_float+0x33e>
 8009a98:	4642      	mov	r2, r8
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	4628      	mov	r0, r5
 8009a9e:	47b8      	blx	r7
 8009aa0:	3001      	adds	r0, #1
 8009aa2:	d1c2      	bne.n	8009a2a <_printf_float+0x2f6>
 8009aa4:	e6a1      	b.n	80097ea <_printf_float+0xb6>
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	4631      	mov	r1, r6
 8009aaa:	4628      	mov	r0, r5
 8009aac:	920a      	str	r2, [sp, #40]	@ 0x28
 8009aae:	47b8      	blx	r7
 8009ab0:	3001      	adds	r0, #1
 8009ab2:	f43f ae9a 	beq.w	80097ea <_printf_float+0xb6>
 8009ab6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ab8:	f10b 0b01 	add.w	fp, fp, #1
 8009abc:	e7bb      	b.n	8009a36 <_printf_float+0x302>
 8009abe:	4631      	mov	r1, r6
 8009ac0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009ac4:	4628      	mov	r0, r5
 8009ac6:	47b8      	blx	r7
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d1c0      	bne.n	8009a4e <_printf_float+0x31a>
 8009acc:	e68d      	b.n	80097ea <_printf_float+0xb6>
 8009ace:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ad0:	464b      	mov	r3, r9
 8009ad2:	4631      	mov	r1, r6
 8009ad4:	4628      	mov	r0, r5
 8009ad6:	4442      	add	r2, r8
 8009ad8:	47b8      	blx	r7
 8009ada:	3001      	adds	r0, #1
 8009adc:	d1c3      	bne.n	8009a66 <_printf_float+0x332>
 8009ade:	e684      	b.n	80097ea <_printf_float+0xb6>
 8009ae0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009ae4:	f1ba 0f01 	cmp.w	sl, #1
 8009ae8:	dc01      	bgt.n	8009aee <_printf_float+0x3ba>
 8009aea:	07db      	lsls	r3, r3, #31
 8009aec:	d536      	bpl.n	8009b5c <_printf_float+0x428>
 8009aee:	2301      	movs	r3, #1
 8009af0:	4642      	mov	r2, r8
 8009af2:	4631      	mov	r1, r6
 8009af4:	4628      	mov	r0, r5
 8009af6:	47b8      	blx	r7
 8009af8:	3001      	adds	r0, #1
 8009afa:	f43f ae76 	beq.w	80097ea <_printf_float+0xb6>
 8009afe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b02:	4631      	mov	r1, r6
 8009b04:	4628      	mov	r0, r5
 8009b06:	47b8      	blx	r7
 8009b08:	3001      	adds	r0, #1
 8009b0a:	f43f ae6e 	beq.w	80097ea <_printf_float+0xb6>
 8009b0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b12:	2200      	movs	r2, #0
 8009b14:	2300      	movs	r3, #0
 8009b16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b1a:	f7f6 ff4f 	bl	80009bc <__aeabi_dcmpeq>
 8009b1e:	b9c0      	cbnz	r0, 8009b52 <_printf_float+0x41e>
 8009b20:	4653      	mov	r3, sl
 8009b22:	f108 0201 	add.w	r2, r8, #1
 8009b26:	4631      	mov	r1, r6
 8009b28:	4628      	mov	r0, r5
 8009b2a:	47b8      	blx	r7
 8009b2c:	3001      	adds	r0, #1
 8009b2e:	d10c      	bne.n	8009b4a <_printf_float+0x416>
 8009b30:	e65b      	b.n	80097ea <_printf_float+0xb6>
 8009b32:	2301      	movs	r3, #1
 8009b34:	465a      	mov	r2, fp
 8009b36:	4631      	mov	r1, r6
 8009b38:	4628      	mov	r0, r5
 8009b3a:	47b8      	blx	r7
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	f43f ae54 	beq.w	80097ea <_printf_float+0xb6>
 8009b42:	f108 0801 	add.w	r8, r8, #1
 8009b46:	45d0      	cmp	r8, sl
 8009b48:	dbf3      	blt.n	8009b32 <_printf_float+0x3fe>
 8009b4a:	464b      	mov	r3, r9
 8009b4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009b50:	e6e0      	b.n	8009914 <_printf_float+0x1e0>
 8009b52:	f04f 0800 	mov.w	r8, #0
 8009b56:	f104 0b1a 	add.w	fp, r4, #26
 8009b5a:	e7f4      	b.n	8009b46 <_printf_float+0x412>
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	4642      	mov	r2, r8
 8009b60:	e7e1      	b.n	8009b26 <_printf_float+0x3f2>
 8009b62:	2301      	movs	r3, #1
 8009b64:	464a      	mov	r2, r9
 8009b66:	4631      	mov	r1, r6
 8009b68:	4628      	mov	r0, r5
 8009b6a:	47b8      	blx	r7
 8009b6c:	3001      	adds	r0, #1
 8009b6e:	f43f ae3c 	beq.w	80097ea <_printf_float+0xb6>
 8009b72:	f108 0801 	add.w	r8, r8, #1
 8009b76:	68e3      	ldr	r3, [r4, #12]
 8009b78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b7a:	1a5b      	subs	r3, r3, r1
 8009b7c:	4543      	cmp	r3, r8
 8009b7e:	dcf0      	bgt.n	8009b62 <_printf_float+0x42e>
 8009b80:	e6fd      	b.n	800997e <_printf_float+0x24a>
 8009b82:	f04f 0800 	mov.w	r8, #0
 8009b86:	f104 0919 	add.w	r9, r4, #25
 8009b8a:	e7f4      	b.n	8009b76 <_printf_float+0x442>

08009b8c <_printf_common>:
 8009b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b90:	4616      	mov	r6, r2
 8009b92:	4698      	mov	r8, r3
 8009b94:	688a      	ldr	r2, [r1, #8]
 8009b96:	690b      	ldr	r3, [r1, #16]
 8009b98:	4607      	mov	r7, r0
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	bfb8      	it	lt
 8009b9e:	4613      	movlt	r3, r2
 8009ba0:	6033      	str	r3, [r6, #0]
 8009ba2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009bac:	b10a      	cbz	r2, 8009bb2 <_printf_common+0x26>
 8009bae:	3301      	adds	r3, #1
 8009bb0:	6033      	str	r3, [r6, #0]
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	0699      	lsls	r1, r3, #26
 8009bb6:	bf42      	ittt	mi
 8009bb8:	6833      	ldrmi	r3, [r6, #0]
 8009bba:	3302      	addmi	r3, #2
 8009bbc:	6033      	strmi	r3, [r6, #0]
 8009bbe:	6825      	ldr	r5, [r4, #0]
 8009bc0:	f015 0506 	ands.w	r5, r5, #6
 8009bc4:	d106      	bne.n	8009bd4 <_printf_common+0x48>
 8009bc6:	f104 0a19 	add.w	sl, r4, #25
 8009bca:	68e3      	ldr	r3, [r4, #12]
 8009bcc:	6832      	ldr	r2, [r6, #0]
 8009bce:	1a9b      	subs	r3, r3, r2
 8009bd0:	42ab      	cmp	r3, r5
 8009bd2:	dc2b      	bgt.n	8009c2c <_printf_common+0xa0>
 8009bd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009bd8:	6822      	ldr	r2, [r4, #0]
 8009bda:	3b00      	subs	r3, #0
 8009bdc:	bf18      	it	ne
 8009bde:	2301      	movne	r3, #1
 8009be0:	0692      	lsls	r2, r2, #26
 8009be2:	d430      	bmi.n	8009c46 <_printf_common+0xba>
 8009be4:	4641      	mov	r1, r8
 8009be6:	4638      	mov	r0, r7
 8009be8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009bec:	47c8      	blx	r9
 8009bee:	3001      	adds	r0, #1
 8009bf0:	d023      	beq.n	8009c3a <_printf_common+0xae>
 8009bf2:	6823      	ldr	r3, [r4, #0]
 8009bf4:	6922      	ldr	r2, [r4, #16]
 8009bf6:	f003 0306 	and.w	r3, r3, #6
 8009bfa:	2b04      	cmp	r3, #4
 8009bfc:	bf14      	ite	ne
 8009bfe:	2500      	movne	r5, #0
 8009c00:	6833      	ldreq	r3, [r6, #0]
 8009c02:	f04f 0600 	mov.w	r6, #0
 8009c06:	bf08      	it	eq
 8009c08:	68e5      	ldreq	r5, [r4, #12]
 8009c0a:	f104 041a 	add.w	r4, r4, #26
 8009c0e:	bf08      	it	eq
 8009c10:	1aed      	subeq	r5, r5, r3
 8009c12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009c16:	bf08      	it	eq
 8009c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	bfc4      	itt	gt
 8009c20:	1a9b      	subgt	r3, r3, r2
 8009c22:	18ed      	addgt	r5, r5, r3
 8009c24:	42b5      	cmp	r5, r6
 8009c26:	d11a      	bne.n	8009c5e <_printf_common+0xd2>
 8009c28:	2000      	movs	r0, #0
 8009c2a:	e008      	b.n	8009c3e <_printf_common+0xb2>
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	4652      	mov	r2, sl
 8009c30:	4641      	mov	r1, r8
 8009c32:	4638      	mov	r0, r7
 8009c34:	47c8      	blx	r9
 8009c36:	3001      	adds	r0, #1
 8009c38:	d103      	bne.n	8009c42 <_printf_common+0xb6>
 8009c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c42:	3501      	adds	r5, #1
 8009c44:	e7c1      	b.n	8009bca <_printf_common+0x3e>
 8009c46:	2030      	movs	r0, #48	@ 0x30
 8009c48:	18e1      	adds	r1, r4, r3
 8009c4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c4e:	1c5a      	adds	r2, r3, #1
 8009c50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c54:	4422      	add	r2, r4
 8009c56:	3302      	adds	r3, #2
 8009c58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c5c:	e7c2      	b.n	8009be4 <_printf_common+0x58>
 8009c5e:	2301      	movs	r3, #1
 8009c60:	4622      	mov	r2, r4
 8009c62:	4641      	mov	r1, r8
 8009c64:	4638      	mov	r0, r7
 8009c66:	47c8      	blx	r9
 8009c68:	3001      	adds	r0, #1
 8009c6a:	d0e6      	beq.n	8009c3a <_printf_common+0xae>
 8009c6c:	3601      	adds	r6, #1
 8009c6e:	e7d9      	b.n	8009c24 <_printf_common+0x98>

08009c70 <_printf_i>:
 8009c70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c74:	7e0f      	ldrb	r7, [r1, #24]
 8009c76:	4691      	mov	r9, r2
 8009c78:	2f78      	cmp	r7, #120	@ 0x78
 8009c7a:	4680      	mov	r8, r0
 8009c7c:	460c      	mov	r4, r1
 8009c7e:	469a      	mov	sl, r3
 8009c80:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c86:	d807      	bhi.n	8009c98 <_printf_i+0x28>
 8009c88:	2f62      	cmp	r7, #98	@ 0x62
 8009c8a:	d80a      	bhi.n	8009ca2 <_printf_i+0x32>
 8009c8c:	2f00      	cmp	r7, #0
 8009c8e:	f000 80d3 	beq.w	8009e38 <_printf_i+0x1c8>
 8009c92:	2f58      	cmp	r7, #88	@ 0x58
 8009c94:	f000 80ba 	beq.w	8009e0c <_printf_i+0x19c>
 8009c98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009ca0:	e03a      	b.n	8009d18 <_printf_i+0xa8>
 8009ca2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009ca6:	2b15      	cmp	r3, #21
 8009ca8:	d8f6      	bhi.n	8009c98 <_printf_i+0x28>
 8009caa:	a101      	add	r1, pc, #4	@ (adr r1, 8009cb0 <_printf_i+0x40>)
 8009cac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009cb0:	08009d09 	.word	0x08009d09
 8009cb4:	08009d1d 	.word	0x08009d1d
 8009cb8:	08009c99 	.word	0x08009c99
 8009cbc:	08009c99 	.word	0x08009c99
 8009cc0:	08009c99 	.word	0x08009c99
 8009cc4:	08009c99 	.word	0x08009c99
 8009cc8:	08009d1d 	.word	0x08009d1d
 8009ccc:	08009c99 	.word	0x08009c99
 8009cd0:	08009c99 	.word	0x08009c99
 8009cd4:	08009c99 	.word	0x08009c99
 8009cd8:	08009c99 	.word	0x08009c99
 8009cdc:	08009e1f 	.word	0x08009e1f
 8009ce0:	08009d47 	.word	0x08009d47
 8009ce4:	08009dd9 	.word	0x08009dd9
 8009ce8:	08009c99 	.word	0x08009c99
 8009cec:	08009c99 	.word	0x08009c99
 8009cf0:	08009e41 	.word	0x08009e41
 8009cf4:	08009c99 	.word	0x08009c99
 8009cf8:	08009d47 	.word	0x08009d47
 8009cfc:	08009c99 	.word	0x08009c99
 8009d00:	08009c99 	.word	0x08009c99
 8009d04:	08009de1 	.word	0x08009de1
 8009d08:	6833      	ldr	r3, [r6, #0]
 8009d0a:	1d1a      	adds	r2, r3, #4
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	6032      	str	r2, [r6, #0]
 8009d10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009d18:	2301      	movs	r3, #1
 8009d1a:	e09e      	b.n	8009e5a <_printf_i+0x1ea>
 8009d1c:	6833      	ldr	r3, [r6, #0]
 8009d1e:	6820      	ldr	r0, [r4, #0]
 8009d20:	1d19      	adds	r1, r3, #4
 8009d22:	6031      	str	r1, [r6, #0]
 8009d24:	0606      	lsls	r6, r0, #24
 8009d26:	d501      	bpl.n	8009d2c <_printf_i+0xbc>
 8009d28:	681d      	ldr	r5, [r3, #0]
 8009d2a:	e003      	b.n	8009d34 <_printf_i+0xc4>
 8009d2c:	0645      	lsls	r5, r0, #25
 8009d2e:	d5fb      	bpl.n	8009d28 <_printf_i+0xb8>
 8009d30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009d34:	2d00      	cmp	r5, #0
 8009d36:	da03      	bge.n	8009d40 <_printf_i+0xd0>
 8009d38:	232d      	movs	r3, #45	@ 0x2d
 8009d3a:	426d      	negs	r5, r5
 8009d3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d40:	230a      	movs	r3, #10
 8009d42:	4859      	ldr	r0, [pc, #356]	@ (8009ea8 <_printf_i+0x238>)
 8009d44:	e011      	b.n	8009d6a <_printf_i+0xfa>
 8009d46:	6821      	ldr	r1, [r4, #0]
 8009d48:	6833      	ldr	r3, [r6, #0]
 8009d4a:	0608      	lsls	r0, r1, #24
 8009d4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d50:	d402      	bmi.n	8009d58 <_printf_i+0xe8>
 8009d52:	0649      	lsls	r1, r1, #25
 8009d54:	bf48      	it	mi
 8009d56:	b2ad      	uxthmi	r5, r5
 8009d58:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d5a:	6033      	str	r3, [r6, #0]
 8009d5c:	bf14      	ite	ne
 8009d5e:	230a      	movne	r3, #10
 8009d60:	2308      	moveq	r3, #8
 8009d62:	4851      	ldr	r0, [pc, #324]	@ (8009ea8 <_printf_i+0x238>)
 8009d64:	2100      	movs	r1, #0
 8009d66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d6a:	6866      	ldr	r6, [r4, #4]
 8009d6c:	2e00      	cmp	r6, #0
 8009d6e:	bfa8      	it	ge
 8009d70:	6821      	ldrge	r1, [r4, #0]
 8009d72:	60a6      	str	r6, [r4, #8]
 8009d74:	bfa4      	itt	ge
 8009d76:	f021 0104 	bicge.w	r1, r1, #4
 8009d7a:	6021      	strge	r1, [r4, #0]
 8009d7c:	b90d      	cbnz	r5, 8009d82 <_printf_i+0x112>
 8009d7e:	2e00      	cmp	r6, #0
 8009d80:	d04b      	beq.n	8009e1a <_printf_i+0x1aa>
 8009d82:	4616      	mov	r6, r2
 8009d84:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d88:	fb03 5711 	mls	r7, r3, r1, r5
 8009d8c:	5dc7      	ldrb	r7, [r0, r7]
 8009d8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d92:	462f      	mov	r7, r5
 8009d94:	42bb      	cmp	r3, r7
 8009d96:	460d      	mov	r5, r1
 8009d98:	d9f4      	bls.n	8009d84 <_printf_i+0x114>
 8009d9a:	2b08      	cmp	r3, #8
 8009d9c:	d10b      	bne.n	8009db6 <_printf_i+0x146>
 8009d9e:	6823      	ldr	r3, [r4, #0]
 8009da0:	07df      	lsls	r7, r3, #31
 8009da2:	d508      	bpl.n	8009db6 <_printf_i+0x146>
 8009da4:	6923      	ldr	r3, [r4, #16]
 8009da6:	6861      	ldr	r1, [r4, #4]
 8009da8:	4299      	cmp	r1, r3
 8009daa:	bfde      	ittt	le
 8009dac:	2330      	movle	r3, #48	@ 0x30
 8009dae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009db2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009db6:	1b92      	subs	r2, r2, r6
 8009db8:	6122      	str	r2, [r4, #16]
 8009dba:	464b      	mov	r3, r9
 8009dbc:	4621      	mov	r1, r4
 8009dbe:	4640      	mov	r0, r8
 8009dc0:	f8cd a000 	str.w	sl, [sp]
 8009dc4:	aa03      	add	r2, sp, #12
 8009dc6:	f7ff fee1 	bl	8009b8c <_printf_common>
 8009dca:	3001      	adds	r0, #1
 8009dcc:	d14a      	bne.n	8009e64 <_printf_i+0x1f4>
 8009dce:	f04f 30ff 	mov.w	r0, #4294967295
 8009dd2:	b004      	add	sp, #16
 8009dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dd8:	6823      	ldr	r3, [r4, #0]
 8009dda:	f043 0320 	orr.w	r3, r3, #32
 8009dde:	6023      	str	r3, [r4, #0]
 8009de0:	2778      	movs	r7, #120	@ 0x78
 8009de2:	4832      	ldr	r0, [pc, #200]	@ (8009eac <_printf_i+0x23c>)
 8009de4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009de8:	6823      	ldr	r3, [r4, #0]
 8009dea:	6831      	ldr	r1, [r6, #0]
 8009dec:	061f      	lsls	r7, r3, #24
 8009dee:	f851 5b04 	ldr.w	r5, [r1], #4
 8009df2:	d402      	bmi.n	8009dfa <_printf_i+0x18a>
 8009df4:	065f      	lsls	r7, r3, #25
 8009df6:	bf48      	it	mi
 8009df8:	b2ad      	uxthmi	r5, r5
 8009dfa:	6031      	str	r1, [r6, #0]
 8009dfc:	07d9      	lsls	r1, r3, #31
 8009dfe:	bf44      	itt	mi
 8009e00:	f043 0320 	orrmi.w	r3, r3, #32
 8009e04:	6023      	strmi	r3, [r4, #0]
 8009e06:	b11d      	cbz	r5, 8009e10 <_printf_i+0x1a0>
 8009e08:	2310      	movs	r3, #16
 8009e0a:	e7ab      	b.n	8009d64 <_printf_i+0xf4>
 8009e0c:	4826      	ldr	r0, [pc, #152]	@ (8009ea8 <_printf_i+0x238>)
 8009e0e:	e7e9      	b.n	8009de4 <_printf_i+0x174>
 8009e10:	6823      	ldr	r3, [r4, #0]
 8009e12:	f023 0320 	bic.w	r3, r3, #32
 8009e16:	6023      	str	r3, [r4, #0]
 8009e18:	e7f6      	b.n	8009e08 <_printf_i+0x198>
 8009e1a:	4616      	mov	r6, r2
 8009e1c:	e7bd      	b.n	8009d9a <_printf_i+0x12a>
 8009e1e:	6833      	ldr	r3, [r6, #0]
 8009e20:	6825      	ldr	r5, [r4, #0]
 8009e22:	1d18      	adds	r0, r3, #4
 8009e24:	6961      	ldr	r1, [r4, #20]
 8009e26:	6030      	str	r0, [r6, #0]
 8009e28:	062e      	lsls	r6, r5, #24
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	d501      	bpl.n	8009e32 <_printf_i+0x1c2>
 8009e2e:	6019      	str	r1, [r3, #0]
 8009e30:	e002      	b.n	8009e38 <_printf_i+0x1c8>
 8009e32:	0668      	lsls	r0, r5, #25
 8009e34:	d5fb      	bpl.n	8009e2e <_printf_i+0x1be>
 8009e36:	8019      	strh	r1, [r3, #0]
 8009e38:	2300      	movs	r3, #0
 8009e3a:	4616      	mov	r6, r2
 8009e3c:	6123      	str	r3, [r4, #16]
 8009e3e:	e7bc      	b.n	8009dba <_printf_i+0x14a>
 8009e40:	6833      	ldr	r3, [r6, #0]
 8009e42:	2100      	movs	r1, #0
 8009e44:	1d1a      	adds	r2, r3, #4
 8009e46:	6032      	str	r2, [r6, #0]
 8009e48:	681e      	ldr	r6, [r3, #0]
 8009e4a:	6862      	ldr	r2, [r4, #4]
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	f000 fb5a 	bl	800a506 <memchr>
 8009e52:	b108      	cbz	r0, 8009e58 <_printf_i+0x1e8>
 8009e54:	1b80      	subs	r0, r0, r6
 8009e56:	6060      	str	r0, [r4, #4]
 8009e58:	6863      	ldr	r3, [r4, #4]
 8009e5a:	6123      	str	r3, [r4, #16]
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e62:	e7aa      	b.n	8009dba <_printf_i+0x14a>
 8009e64:	4632      	mov	r2, r6
 8009e66:	4649      	mov	r1, r9
 8009e68:	4640      	mov	r0, r8
 8009e6a:	6923      	ldr	r3, [r4, #16]
 8009e6c:	47d0      	blx	sl
 8009e6e:	3001      	adds	r0, #1
 8009e70:	d0ad      	beq.n	8009dce <_printf_i+0x15e>
 8009e72:	6823      	ldr	r3, [r4, #0]
 8009e74:	079b      	lsls	r3, r3, #30
 8009e76:	d413      	bmi.n	8009ea0 <_printf_i+0x230>
 8009e78:	68e0      	ldr	r0, [r4, #12]
 8009e7a:	9b03      	ldr	r3, [sp, #12]
 8009e7c:	4298      	cmp	r0, r3
 8009e7e:	bfb8      	it	lt
 8009e80:	4618      	movlt	r0, r3
 8009e82:	e7a6      	b.n	8009dd2 <_printf_i+0x162>
 8009e84:	2301      	movs	r3, #1
 8009e86:	4632      	mov	r2, r6
 8009e88:	4649      	mov	r1, r9
 8009e8a:	4640      	mov	r0, r8
 8009e8c:	47d0      	blx	sl
 8009e8e:	3001      	adds	r0, #1
 8009e90:	d09d      	beq.n	8009dce <_printf_i+0x15e>
 8009e92:	3501      	adds	r5, #1
 8009e94:	68e3      	ldr	r3, [r4, #12]
 8009e96:	9903      	ldr	r1, [sp, #12]
 8009e98:	1a5b      	subs	r3, r3, r1
 8009e9a:	42ab      	cmp	r3, r5
 8009e9c:	dcf2      	bgt.n	8009e84 <_printf_i+0x214>
 8009e9e:	e7eb      	b.n	8009e78 <_printf_i+0x208>
 8009ea0:	2500      	movs	r5, #0
 8009ea2:	f104 0619 	add.w	r6, r4, #25
 8009ea6:	e7f5      	b.n	8009e94 <_printf_i+0x224>
 8009ea8:	0800d216 	.word	0x0800d216
 8009eac:	0800d227 	.word	0x0800d227

08009eb0 <std>:
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	b510      	push	{r4, lr}
 8009eb4:	4604      	mov	r4, r0
 8009eb6:	e9c0 3300 	strd	r3, r3, [r0]
 8009eba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ebe:	6083      	str	r3, [r0, #8]
 8009ec0:	8181      	strh	r1, [r0, #12]
 8009ec2:	6643      	str	r3, [r0, #100]	@ 0x64
 8009ec4:	81c2      	strh	r2, [r0, #14]
 8009ec6:	6183      	str	r3, [r0, #24]
 8009ec8:	4619      	mov	r1, r3
 8009eca:	2208      	movs	r2, #8
 8009ecc:	305c      	adds	r0, #92	@ 0x5c
 8009ece:	f000 fa45 	bl	800a35c <memset>
 8009ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8009f08 <std+0x58>)
 8009ed4:	6224      	str	r4, [r4, #32]
 8009ed6:	6263      	str	r3, [r4, #36]	@ 0x24
 8009ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8009f0c <std+0x5c>)
 8009eda:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009edc:	4b0c      	ldr	r3, [pc, #48]	@ (8009f10 <std+0x60>)
 8009ede:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8009f14 <std+0x64>)
 8009ee2:	6323      	str	r3, [r4, #48]	@ 0x30
 8009ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8009f18 <std+0x68>)
 8009ee6:	429c      	cmp	r4, r3
 8009ee8:	d006      	beq.n	8009ef8 <std+0x48>
 8009eea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009eee:	4294      	cmp	r4, r2
 8009ef0:	d002      	beq.n	8009ef8 <std+0x48>
 8009ef2:	33d0      	adds	r3, #208	@ 0xd0
 8009ef4:	429c      	cmp	r4, r3
 8009ef6:	d105      	bne.n	8009f04 <std+0x54>
 8009ef8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f00:	f000 bafe 	b.w	800a500 <__retarget_lock_init_recursive>
 8009f04:	bd10      	pop	{r4, pc}
 8009f06:	bf00      	nop
 8009f08:	0800a1a9 	.word	0x0800a1a9
 8009f0c:	0800a1cf 	.word	0x0800a1cf
 8009f10:	0800a207 	.word	0x0800a207
 8009f14:	0800a22b 	.word	0x0800a22b
 8009f18:	2000409c 	.word	0x2000409c

08009f1c <stdio_exit_handler>:
 8009f1c:	4a02      	ldr	r2, [pc, #8]	@ (8009f28 <stdio_exit_handler+0xc>)
 8009f1e:	4903      	ldr	r1, [pc, #12]	@ (8009f2c <stdio_exit_handler+0x10>)
 8009f20:	4803      	ldr	r0, [pc, #12]	@ (8009f30 <stdio_exit_handler+0x14>)
 8009f22:	f000 b869 	b.w	8009ff8 <_fwalk_sglue>
 8009f26:	bf00      	nop
 8009f28:	20000020 	.word	0x20000020
 8009f2c:	0800c739 	.word	0x0800c739
 8009f30:	20000030 	.word	0x20000030

08009f34 <cleanup_stdio>:
 8009f34:	6841      	ldr	r1, [r0, #4]
 8009f36:	4b0c      	ldr	r3, [pc, #48]	@ (8009f68 <cleanup_stdio+0x34>)
 8009f38:	b510      	push	{r4, lr}
 8009f3a:	4299      	cmp	r1, r3
 8009f3c:	4604      	mov	r4, r0
 8009f3e:	d001      	beq.n	8009f44 <cleanup_stdio+0x10>
 8009f40:	f002 fbfa 	bl	800c738 <_fflush_r>
 8009f44:	68a1      	ldr	r1, [r4, #8]
 8009f46:	4b09      	ldr	r3, [pc, #36]	@ (8009f6c <cleanup_stdio+0x38>)
 8009f48:	4299      	cmp	r1, r3
 8009f4a:	d002      	beq.n	8009f52 <cleanup_stdio+0x1e>
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	f002 fbf3 	bl	800c738 <_fflush_r>
 8009f52:	68e1      	ldr	r1, [r4, #12]
 8009f54:	4b06      	ldr	r3, [pc, #24]	@ (8009f70 <cleanup_stdio+0x3c>)
 8009f56:	4299      	cmp	r1, r3
 8009f58:	d004      	beq.n	8009f64 <cleanup_stdio+0x30>
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f60:	f002 bbea 	b.w	800c738 <_fflush_r>
 8009f64:	bd10      	pop	{r4, pc}
 8009f66:	bf00      	nop
 8009f68:	2000409c 	.word	0x2000409c
 8009f6c:	20004104 	.word	0x20004104
 8009f70:	2000416c 	.word	0x2000416c

08009f74 <global_stdio_init.part.0>:
 8009f74:	b510      	push	{r4, lr}
 8009f76:	4b0b      	ldr	r3, [pc, #44]	@ (8009fa4 <global_stdio_init.part.0+0x30>)
 8009f78:	4c0b      	ldr	r4, [pc, #44]	@ (8009fa8 <global_stdio_init.part.0+0x34>)
 8009f7a:	4a0c      	ldr	r2, [pc, #48]	@ (8009fac <global_stdio_init.part.0+0x38>)
 8009f7c:	4620      	mov	r0, r4
 8009f7e:	601a      	str	r2, [r3, #0]
 8009f80:	2104      	movs	r1, #4
 8009f82:	2200      	movs	r2, #0
 8009f84:	f7ff ff94 	bl	8009eb0 <std>
 8009f88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	2109      	movs	r1, #9
 8009f90:	f7ff ff8e 	bl	8009eb0 <std>
 8009f94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009f98:	2202      	movs	r2, #2
 8009f9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f9e:	2112      	movs	r1, #18
 8009fa0:	f7ff bf86 	b.w	8009eb0 <std>
 8009fa4:	200041d4 	.word	0x200041d4
 8009fa8:	2000409c 	.word	0x2000409c
 8009fac:	08009f1d 	.word	0x08009f1d

08009fb0 <__sfp_lock_acquire>:
 8009fb0:	4801      	ldr	r0, [pc, #4]	@ (8009fb8 <__sfp_lock_acquire+0x8>)
 8009fb2:	f000 baa6 	b.w	800a502 <__retarget_lock_acquire_recursive>
 8009fb6:	bf00      	nop
 8009fb8:	200041dd 	.word	0x200041dd

08009fbc <__sfp_lock_release>:
 8009fbc:	4801      	ldr	r0, [pc, #4]	@ (8009fc4 <__sfp_lock_release+0x8>)
 8009fbe:	f000 baa1 	b.w	800a504 <__retarget_lock_release_recursive>
 8009fc2:	bf00      	nop
 8009fc4:	200041dd 	.word	0x200041dd

08009fc8 <__sinit>:
 8009fc8:	b510      	push	{r4, lr}
 8009fca:	4604      	mov	r4, r0
 8009fcc:	f7ff fff0 	bl	8009fb0 <__sfp_lock_acquire>
 8009fd0:	6a23      	ldr	r3, [r4, #32]
 8009fd2:	b11b      	cbz	r3, 8009fdc <__sinit+0x14>
 8009fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fd8:	f7ff bff0 	b.w	8009fbc <__sfp_lock_release>
 8009fdc:	4b04      	ldr	r3, [pc, #16]	@ (8009ff0 <__sinit+0x28>)
 8009fde:	6223      	str	r3, [r4, #32]
 8009fe0:	4b04      	ldr	r3, [pc, #16]	@ (8009ff4 <__sinit+0x2c>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d1f5      	bne.n	8009fd4 <__sinit+0xc>
 8009fe8:	f7ff ffc4 	bl	8009f74 <global_stdio_init.part.0>
 8009fec:	e7f2      	b.n	8009fd4 <__sinit+0xc>
 8009fee:	bf00      	nop
 8009ff0:	08009f35 	.word	0x08009f35
 8009ff4:	200041d4 	.word	0x200041d4

08009ff8 <_fwalk_sglue>:
 8009ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ffc:	4607      	mov	r7, r0
 8009ffe:	4688      	mov	r8, r1
 800a000:	4614      	mov	r4, r2
 800a002:	2600      	movs	r6, #0
 800a004:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a008:	f1b9 0901 	subs.w	r9, r9, #1
 800a00c:	d505      	bpl.n	800a01a <_fwalk_sglue+0x22>
 800a00e:	6824      	ldr	r4, [r4, #0]
 800a010:	2c00      	cmp	r4, #0
 800a012:	d1f7      	bne.n	800a004 <_fwalk_sglue+0xc>
 800a014:	4630      	mov	r0, r6
 800a016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a01a:	89ab      	ldrh	r3, [r5, #12]
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d907      	bls.n	800a030 <_fwalk_sglue+0x38>
 800a020:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a024:	3301      	adds	r3, #1
 800a026:	d003      	beq.n	800a030 <_fwalk_sglue+0x38>
 800a028:	4629      	mov	r1, r5
 800a02a:	4638      	mov	r0, r7
 800a02c:	47c0      	blx	r8
 800a02e:	4306      	orrs	r6, r0
 800a030:	3568      	adds	r5, #104	@ 0x68
 800a032:	e7e9      	b.n	800a008 <_fwalk_sglue+0x10>

0800a034 <iprintf>:
 800a034:	b40f      	push	{r0, r1, r2, r3}
 800a036:	b507      	push	{r0, r1, r2, lr}
 800a038:	4906      	ldr	r1, [pc, #24]	@ (800a054 <iprintf+0x20>)
 800a03a:	ab04      	add	r3, sp, #16
 800a03c:	6808      	ldr	r0, [r1, #0]
 800a03e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a042:	6881      	ldr	r1, [r0, #8]
 800a044:	9301      	str	r3, [sp, #4]
 800a046:	f002 f893 	bl	800c170 <_vfiprintf_r>
 800a04a:	b003      	add	sp, #12
 800a04c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a050:	b004      	add	sp, #16
 800a052:	4770      	bx	lr
 800a054:	2000002c 	.word	0x2000002c

0800a058 <_puts_r>:
 800a058:	6a03      	ldr	r3, [r0, #32]
 800a05a:	b570      	push	{r4, r5, r6, lr}
 800a05c:	4605      	mov	r5, r0
 800a05e:	460e      	mov	r6, r1
 800a060:	6884      	ldr	r4, [r0, #8]
 800a062:	b90b      	cbnz	r3, 800a068 <_puts_r+0x10>
 800a064:	f7ff ffb0 	bl	8009fc8 <__sinit>
 800a068:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a06a:	07db      	lsls	r3, r3, #31
 800a06c:	d405      	bmi.n	800a07a <_puts_r+0x22>
 800a06e:	89a3      	ldrh	r3, [r4, #12]
 800a070:	0598      	lsls	r0, r3, #22
 800a072:	d402      	bmi.n	800a07a <_puts_r+0x22>
 800a074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a076:	f000 fa44 	bl	800a502 <__retarget_lock_acquire_recursive>
 800a07a:	89a3      	ldrh	r3, [r4, #12]
 800a07c:	0719      	lsls	r1, r3, #28
 800a07e:	d502      	bpl.n	800a086 <_puts_r+0x2e>
 800a080:	6923      	ldr	r3, [r4, #16]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d135      	bne.n	800a0f2 <_puts_r+0x9a>
 800a086:	4621      	mov	r1, r4
 800a088:	4628      	mov	r0, r5
 800a08a:	f000 f911 	bl	800a2b0 <__swsetup_r>
 800a08e:	b380      	cbz	r0, 800a0f2 <_puts_r+0x9a>
 800a090:	f04f 35ff 	mov.w	r5, #4294967295
 800a094:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a096:	07da      	lsls	r2, r3, #31
 800a098:	d405      	bmi.n	800a0a6 <_puts_r+0x4e>
 800a09a:	89a3      	ldrh	r3, [r4, #12]
 800a09c:	059b      	lsls	r3, r3, #22
 800a09e:	d402      	bmi.n	800a0a6 <_puts_r+0x4e>
 800a0a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0a2:	f000 fa2f 	bl	800a504 <__retarget_lock_release_recursive>
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	bd70      	pop	{r4, r5, r6, pc}
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	da04      	bge.n	800a0b8 <_puts_r+0x60>
 800a0ae:	69a2      	ldr	r2, [r4, #24]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	dc17      	bgt.n	800a0e4 <_puts_r+0x8c>
 800a0b4:	290a      	cmp	r1, #10
 800a0b6:	d015      	beq.n	800a0e4 <_puts_r+0x8c>
 800a0b8:	6823      	ldr	r3, [r4, #0]
 800a0ba:	1c5a      	adds	r2, r3, #1
 800a0bc:	6022      	str	r2, [r4, #0]
 800a0be:	7019      	strb	r1, [r3, #0]
 800a0c0:	68a3      	ldr	r3, [r4, #8]
 800a0c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	60a3      	str	r3, [r4, #8]
 800a0ca:	2900      	cmp	r1, #0
 800a0cc:	d1ed      	bne.n	800a0aa <_puts_r+0x52>
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	da11      	bge.n	800a0f6 <_puts_r+0x9e>
 800a0d2:	4622      	mov	r2, r4
 800a0d4:	210a      	movs	r1, #10
 800a0d6:	4628      	mov	r0, r5
 800a0d8:	f000 f8ab 	bl	800a232 <__swbuf_r>
 800a0dc:	3001      	adds	r0, #1
 800a0de:	d0d7      	beq.n	800a090 <_puts_r+0x38>
 800a0e0:	250a      	movs	r5, #10
 800a0e2:	e7d7      	b.n	800a094 <_puts_r+0x3c>
 800a0e4:	4622      	mov	r2, r4
 800a0e6:	4628      	mov	r0, r5
 800a0e8:	f000 f8a3 	bl	800a232 <__swbuf_r>
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	d1e7      	bne.n	800a0c0 <_puts_r+0x68>
 800a0f0:	e7ce      	b.n	800a090 <_puts_r+0x38>
 800a0f2:	3e01      	subs	r6, #1
 800a0f4:	e7e4      	b.n	800a0c0 <_puts_r+0x68>
 800a0f6:	6823      	ldr	r3, [r4, #0]
 800a0f8:	1c5a      	adds	r2, r3, #1
 800a0fa:	6022      	str	r2, [r4, #0]
 800a0fc:	220a      	movs	r2, #10
 800a0fe:	701a      	strb	r2, [r3, #0]
 800a100:	e7ee      	b.n	800a0e0 <_puts_r+0x88>
	...

0800a104 <puts>:
 800a104:	4b02      	ldr	r3, [pc, #8]	@ (800a110 <puts+0xc>)
 800a106:	4601      	mov	r1, r0
 800a108:	6818      	ldr	r0, [r3, #0]
 800a10a:	f7ff bfa5 	b.w	800a058 <_puts_r>
 800a10e:	bf00      	nop
 800a110:	2000002c 	.word	0x2000002c

0800a114 <siprintf>:
 800a114:	b40e      	push	{r1, r2, r3}
 800a116:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a11a:	b500      	push	{lr}
 800a11c:	b09c      	sub	sp, #112	@ 0x70
 800a11e:	ab1d      	add	r3, sp, #116	@ 0x74
 800a120:	9002      	str	r0, [sp, #8]
 800a122:	9006      	str	r0, [sp, #24]
 800a124:	9107      	str	r1, [sp, #28]
 800a126:	9104      	str	r1, [sp, #16]
 800a128:	4808      	ldr	r0, [pc, #32]	@ (800a14c <siprintf+0x38>)
 800a12a:	4909      	ldr	r1, [pc, #36]	@ (800a150 <siprintf+0x3c>)
 800a12c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a130:	9105      	str	r1, [sp, #20]
 800a132:	6800      	ldr	r0, [r0, #0]
 800a134:	a902      	add	r1, sp, #8
 800a136:	9301      	str	r3, [sp, #4]
 800a138:	f001 fd2c 	bl	800bb94 <_svfiprintf_r>
 800a13c:	2200      	movs	r2, #0
 800a13e:	9b02      	ldr	r3, [sp, #8]
 800a140:	701a      	strb	r2, [r3, #0]
 800a142:	b01c      	add	sp, #112	@ 0x70
 800a144:	f85d eb04 	ldr.w	lr, [sp], #4
 800a148:	b003      	add	sp, #12
 800a14a:	4770      	bx	lr
 800a14c:	2000002c 	.word	0x2000002c
 800a150:	ffff0208 	.word	0xffff0208

0800a154 <siscanf>:
 800a154:	b40e      	push	{r1, r2, r3}
 800a156:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a15a:	b530      	push	{r4, r5, lr}
 800a15c:	b09c      	sub	sp, #112	@ 0x70
 800a15e:	ac1f      	add	r4, sp, #124	@ 0x7c
 800a160:	f854 5b04 	ldr.w	r5, [r4], #4
 800a164:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a168:	9002      	str	r0, [sp, #8]
 800a16a:	9006      	str	r0, [sp, #24]
 800a16c:	f7f5 fffa 	bl	8000164 <strlen>
 800a170:	4b0b      	ldr	r3, [pc, #44]	@ (800a1a0 <siscanf+0x4c>)
 800a172:	9003      	str	r0, [sp, #12]
 800a174:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a176:	2300      	movs	r3, #0
 800a178:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a17a:	9314      	str	r3, [sp, #80]	@ 0x50
 800a17c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a180:	9007      	str	r0, [sp, #28]
 800a182:	4808      	ldr	r0, [pc, #32]	@ (800a1a4 <siscanf+0x50>)
 800a184:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a188:	462a      	mov	r2, r5
 800a18a:	4623      	mov	r3, r4
 800a18c:	a902      	add	r1, sp, #8
 800a18e:	6800      	ldr	r0, [r0, #0]
 800a190:	9401      	str	r4, [sp, #4]
 800a192:	f001 fe53 	bl	800be3c <__ssvfiscanf_r>
 800a196:	b01c      	add	sp, #112	@ 0x70
 800a198:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a19c:	b003      	add	sp, #12
 800a19e:	4770      	bx	lr
 800a1a0:	0800a1cb 	.word	0x0800a1cb
 800a1a4:	2000002c 	.word	0x2000002c

0800a1a8 <__sread>:
 800a1a8:	b510      	push	{r4, lr}
 800a1aa:	460c      	mov	r4, r1
 800a1ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1b0:	f000 f958 	bl	800a464 <_read_r>
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	bfab      	itete	ge
 800a1b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a1ba:	89a3      	ldrhlt	r3, [r4, #12]
 800a1bc:	181b      	addge	r3, r3, r0
 800a1be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a1c2:	bfac      	ite	ge
 800a1c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a1c6:	81a3      	strhlt	r3, [r4, #12]
 800a1c8:	bd10      	pop	{r4, pc}

0800a1ca <__seofread>:
 800a1ca:	2000      	movs	r0, #0
 800a1cc:	4770      	bx	lr

0800a1ce <__swrite>:
 800a1ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1d2:	461f      	mov	r7, r3
 800a1d4:	898b      	ldrh	r3, [r1, #12]
 800a1d6:	4605      	mov	r5, r0
 800a1d8:	05db      	lsls	r3, r3, #23
 800a1da:	460c      	mov	r4, r1
 800a1dc:	4616      	mov	r6, r2
 800a1de:	d505      	bpl.n	800a1ec <__swrite+0x1e>
 800a1e0:	2302      	movs	r3, #2
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1e8:	f000 f92a 	bl	800a440 <_lseek_r>
 800a1ec:	89a3      	ldrh	r3, [r4, #12]
 800a1ee:	4632      	mov	r2, r6
 800a1f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a1f4:	81a3      	strh	r3, [r4, #12]
 800a1f6:	4628      	mov	r0, r5
 800a1f8:	463b      	mov	r3, r7
 800a1fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a202:	f000 b941 	b.w	800a488 <_write_r>

0800a206 <__sseek>:
 800a206:	b510      	push	{r4, lr}
 800a208:	460c      	mov	r4, r1
 800a20a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a20e:	f000 f917 	bl	800a440 <_lseek_r>
 800a212:	1c43      	adds	r3, r0, #1
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	bf15      	itete	ne
 800a218:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a21a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a21e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a222:	81a3      	strheq	r3, [r4, #12]
 800a224:	bf18      	it	ne
 800a226:	81a3      	strhne	r3, [r4, #12]
 800a228:	bd10      	pop	{r4, pc}

0800a22a <__sclose>:
 800a22a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a22e:	f000 b8a1 	b.w	800a374 <_close_r>

0800a232 <__swbuf_r>:
 800a232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a234:	460e      	mov	r6, r1
 800a236:	4614      	mov	r4, r2
 800a238:	4605      	mov	r5, r0
 800a23a:	b118      	cbz	r0, 800a244 <__swbuf_r+0x12>
 800a23c:	6a03      	ldr	r3, [r0, #32]
 800a23e:	b90b      	cbnz	r3, 800a244 <__swbuf_r+0x12>
 800a240:	f7ff fec2 	bl	8009fc8 <__sinit>
 800a244:	69a3      	ldr	r3, [r4, #24]
 800a246:	60a3      	str	r3, [r4, #8]
 800a248:	89a3      	ldrh	r3, [r4, #12]
 800a24a:	071a      	lsls	r2, r3, #28
 800a24c:	d501      	bpl.n	800a252 <__swbuf_r+0x20>
 800a24e:	6923      	ldr	r3, [r4, #16]
 800a250:	b943      	cbnz	r3, 800a264 <__swbuf_r+0x32>
 800a252:	4621      	mov	r1, r4
 800a254:	4628      	mov	r0, r5
 800a256:	f000 f82b 	bl	800a2b0 <__swsetup_r>
 800a25a:	b118      	cbz	r0, 800a264 <__swbuf_r+0x32>
 800a25c:	f04f 37ff 	mov.w	r7, #4294967295
 800a260:	4638      	mov	r0, r7
 800a262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a264:	6823      	ldr	r3, [r4, #0]
 800a266:	6922      	ldr	r2, [r4, #16]
 800a268:	b2f6      	uxtb	r6, r6
 800a26a:	1a98      	subs	r0, r3, r2
 800a26c:	6963      	ldr	r3, [r4, #20]
 800a26e:	4637      	mov	r7, r6
 800a270:	4283      	cmp	r3, r0
 800a272:	dc05      	bgt.n	800a280 <__swbuf_r+0x4e>
 800a274:	4621      	mov	r1, r4
 800a276:	4628      	mov	r0, r5
 800a278:	f002 fa5e 	bl	800c738 <_fflush_r>
 800a27c:	2800      	cmp	r0, #0
 800a27e:	d1ed      	bne.n	800a25c <__swbuf_r+0x2a>
 800a280:	68a3      	ldr	r3, [r4, #8]
 800a282:	3b01      	subs	r3, #1
 800a284:	60a3      	str	r3, [r4, #8]
 800a286:	6823      	ldr	r3, [r4, #0]
 800a288:	1c5a      	adds	r2, r3, #1
 800a28a:	6022      	str	r2, [r4, #0]
 800a28c:	701e      	strb	r6, [r3, #0]
 800a28e:	6962      	ldr	r2, [r4, #20]
 800a290:	1c43      	adds	r3, r0, #1
 800a292:	429a      	cmp	r2, r3
 800a294:	d004      	beq.n	800a2a0 <__swbuf_r+0x6e>
 800a296:	89a3      	ldrh	r3, [r4, #12]
 800a298:	07db      	lsls	r3, r3, #31
 800a29a:	d5e1      	bpl.n	800a260 <__swbuf_r+0x2e>
 800a29c:	2e0a      	cmp	r6, #10
 800a29e:	d1df      	bne.n	800a260 <__swbuf_r+0x2e>
 800a2a0:	4621      	mov	r1, r4
 800a2a2:	4628      	mov	r0, r5
 800a2a4:	f002 fa48 	bl	800c738 <_fflush_r>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	d0d9      	beq.n	800a260 <__swbuf_r+0x2e>
 800a2ac:	e7d6      	b.n	800a25c <__swbuf_r+0x2a>
	...

0800a2b0 <__swsetup_r>:
 800a2b0:	b538      	push	{r3, r4, r5, lr}
 800a2b2:	4b29      	ldr	r3, [pc, #164]	@ (800a358 <__swsetup_r+0xa8>)
 800a2b4:	4605      	mov	r5, r0
 800a2b6:	6818      	ldr	r0, [r3, #0]
 800a2b8:	460c      	mov	r4, r1
 800a2ba:	b118      	cbz	r0, 800a2c4 <__swsetup_r+0x14>
 800a2bc:	6a03      	ldr	r3, [r0, #32]
 800a2be:	b90b      	cbnz	r3, 800a2c4 <__swsetup_r+0x14>
 800a2c0:	f7ff fe82 	bl	8009fc8 <__sinit>
 800a2c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2c8:	0719      	lsls	r1, r3, #28
 800a2ca:	d422      	bmi.n	800a312 <__swsetup_r+0x62>
 800a2cc:	06da      	lsls	r2, r3, #27
 800a2ce:	d407      	bmi.n	800a2e0 <__swsetup_r+0x30>
 800a2d0:	2209      	movs	r2, #9
 800a2d2:	602a      	str	r2, [r5, #0]
 800a2d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2dc:	81a3      	strh	r3, [r4, #12]
 800a2de:	e033      	b.n	800a348 <__swsetup_r+0x98>
 800a2e0:	0758      	lsls	r0, r3, #29
 800a2e2:	d512      	bpl.n	800a30a <__swsetup_r+0x5a>
 800a2e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2e6:	b141      	cbz	r1, 800a2fa <__swsetup_r+0x4a>
 800a2e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2ec:	4299      	cmp	r1, r3
 800a2ee:	d002      	beq.n	800a2f6 <__swsetup_r+0x46>
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	f000 ff75 	bl	800b1e0 <_free_r>
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a2fa:	89a3      	ldrh	r3, [r4, #12]
 800a2fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a300:	81a3      	strh	r3, [r4, #12]
 800a302:	2300      	movs	r3, #0
 800a304:	6063      	str	r3, [r4, #4]
 800a306:	6923      	ldr	r3, [r4, #16]
 800a308:	6023      	str	r3, [r4, #0]
 800a30a:	89a3      	ldrh	r3, [r4, #12]
 800a30c:	f043 0308 	orr.w	r3, r3, #8
 800a310:	81a3      	strh	r3, [r4, #12]
 800a312:	6923      	ldr	r3, [r4, #16]
 800a314:	b94b      	cbnz	r3, 800a32a <__swsetup_r+0x7a>
 800a316:	89a3      	ldrh	r3, [r4, #12]
 800a318:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a31c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a320:	d003      	beq.n	800a32a <__swsetup_r+0x7a>
 800a322:	4621      	mov	r1, r4
 800a324:	4628      	mov	r0, r5
 800a326:	f002 fa54 	bl	800c7d2 <__smakebuf_r>
 800a32a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a32e:	f013 0201 	ands.w	r2, r3, #1
 800a332:	d00a      	beq.n	800a34a <__swsetup_r+0x9a>
 800a334:	2200      	movs	r2, #0
 800a336:	60a2      	str	r2, [r4, #8]
 800a338:	6962      	ldr	r2, [r4, #20]
 800a33a:	4252      	negs	r2, r2
 800a33c:	61a2      	str	r2, [r4, #24]
 800a33e:	6922      	ldr	r2, [r4, #16]
 800a340:	b942      	cbnz	r2, 800a354 <__swsetup_r+0xa4>
 800a342:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a346:	d1c5      	bne.n	800a2d4 <__swsetup_r+0x24>
 800a348:	bd38      	pop	{r3, r4, r5, pc}
 800a34a:	0799      	lsls	r1, r3, #30
 800a34c:	bf58      	it	pl
 800a34e:	6962      	ldrpl	r2, [r4, #20]
 800a350:	60a2      	str	r2, [r4, #8]
 800a352:	e7f4      	b.n	800a33e <__swsetup_r+0x8e>
 800a354:	2000      	movs	r0, #0
 800a356:	e7f7      	b.n	800a348 <__swsetup_r+0x98>
 800a358:	2000002c 	.word	0x2000002c

0800a35c <memset>:
 800a35c:	4603      	mov	r3, r0
 800a35e:	4402      	add	r2, r0
 800a360:	4293      	cmp	r3, r2
 800a362:	d100      	bne.n	800a366 <memset+0xa>
 800a364:	4770      	bx	lr
 800a366:	f803 1b01 	strb.w	r1, [r3], #1
 800a36a:	e7f9      	b.n	800a360 <memset+0x4>

0800a36c <_localeconv_r>:
 800a36c:	4800      	ldr	r0, [pc, #0]	@ (800a370 <_localeconv_r+0x4>)
 800a36e:	4770      	bx	lr
 800a370:	2000016c 	.word	0x2000016c

0800a374 <_close_r>:
 800a374:	b538      	push	{r3, r4, r5, lr}
 800a376:	2300      	movs	r3, #0
 800a378:	4d05      	ldr	r5, [pc, #20]	@ (800a390 <_close_r+0x1c>)
 800a37a:	4604      	mov	r4, r0
 800a37c:	4608      	mov	r0, r1
 800a37e:	602b      	str	r3, [r5, #0]
 800a380:	f7f8 fa11 	bl	80027a6 <_close>
 800a384:	1c43      	adds	r3, r0, #1
 800a386:	d102      	bne.n	800a38e <_close_r+0x1a>
 800a388:	682b      	ldr	r3, [r5, #0]
 800a38a:	b103      	cbz	r3, 800a38e <_close_r+0x1a>
 800a38c:	6023      	str	r3, [r4, #0]
 800a38e:	bd38      	pop	{r3, r4, r5, pc}
 800a390:	200041d8 	.word	0x200041d8

0800a394 <_reclaim_reent>:
 800a394:	4b29      	ldr	r3, [pc, #164]	@ (800a43c <_reclaim_reent+0xa8>)
 800a396:	b570      	push	{r4, r5, r6, lr}
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4604      	mov	r4, r0
 800a39c:	4283      	cmp	r3, r0
 800a39e:	d04b      	beq.n	800a438 <_reclaim_reent+0xa4>
 800a3a0:	69c3      	ldr	r3, [r0, #28]
 800a3a2:	b1ab      	cbz	r3, 800a3d0 <_reclaim_reent+0x3c>
 800a3a4:	68db      	ldr	r3, [r3, #12]
 800a3a6:	b16b      	cbz	r3, 800a3c4 <_reclaim_reent+0x30>
 800a3a8:	2500      	movs	r5, #0
 800a3aa:	69e3      	ldr	r3, [r4, #28]
 800a3ac:	68db      	ldr	r3, [r3, #12]
 800a3ae:	5959      	ldr	r1, [r3, r5]
 800a3b0:	2900      	cmp	r1, #0
 800a3b2:	d13b      	bne.n	800a42c <_reclaim_reent+0x98>
 800a3b4:	3504      	adds	r5, #4
 800a3b6:	2d80      	cmp	r5, #128	@ 0x80
 800a3b8:	d1f7      	bne.n	800a3aa <_reclaim_reent+0x16>
 800a3ba:	69e3      	ldr	r3, [r4, #28]
 800a3bc:	4620      	mov	r0, r4
 800a3be:	68d9      	ldr	r1, [r3, #12]
 800a3c0:	f000 ff0e 	bl	800b1e0 <_free_r>
 800a3c4:	69e3      	ldr	r3, [r4, #28]
 800a3c6:	6819      	ldr	r1, [r3, #0]
 800a3c8:	b111      	cbz	r1, 800a3d0 <_reclaim_reent+0x3c>
 800a3ca:	4620      	mov	r0, r4
 800a3cc:	f000 ff08 	bl	800b1e0 <_free_r>
 800a3d0:	6961      	ldr	r1, [r4, #20]
 800a3d2:	b111      	cbz	r1, 800a3da <_reclaim_reent+0x46>
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	f000 ff03 	bl	800b1e0 <_free_r>
 800a3da:	69e1      	ldr	r1, [r4, #28]
 800a3dc:	b111      	cbz	r1, 800a3e4 <_reclaim_reent+0x50>
 800a3de:	4620      	mov	r0, r4
 800a3e0:	f000 fefe 	bl	800b1e0 <_free_r>
 800a3e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a3e6:	b111      	cbz	r1, 800a3ee <_reclaim_reent+0x5a>
 800a3e8:	4620      	mov	r0, r4
 800a3ea:	f000 fef9 	bl	800b1e0 <_free_r>
 800a3ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3f0:	b111      	cbz	r1, 800a3f8 <_reclaim_reent+0x64>
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	f000 fef4 	bl	800b1e0 <_free_r>
 800a3f8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a3fa:	b111      	cbz	r1, 800a402 <_reclaim_reent+0x6e>
 800a3fc:	4620      	mov	r0, r4
 800a3fe:	f000 feef 	bl	800b1e0 <_free_r>
 800a402:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a404:	b111      	cbz	r1, 800a40c <_reclaim_reent+0x78>
 800a406:	4620      	mov	r0, r4
 800a408:	f000 feea 	bl	800b1e0 <_free_r>
 800a40c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a40e:	b111      	cbz	r1, 800a416 <_reclaim_reent+0x82>
 800a410:	4620      	mov	r0, r4
 800a412:	f000 fee5 	bl	800b1e0 <_free_r>
 800a416:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a418:	b111      	cbz	r1, 800a420 <_reclaim_reent+0x8c>
 800a41a:	4620      	mov	r0, r4
 800a41c:	f000 fee0 	bl	800b1e0 <_free_r>
 800a420:	6a23      	ldr	r3, [r4, #32]
 800a422:	b14b      	cbz	r3, 800a438 <_reclaim_reent+0xa4>
 800a424:	4620      	mov	r0, r4
 800a426:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a42a:	4718      	bx	r3
 800a42c:	680e      	ldr	r6, [r1, #0]
 800a42e:	4620      	mov	r0, r4
 800a430:	f000 fed6 	bl	800b1e0 <_free_r>
 800a434:	4631      	mov	r1, r6
 800a436:	e7bb      	b.n	800a3b0 <_reclaim_reent+0x1c>
 800a438:	bd70      	pop	{r4, r5, r6, pc}
 800a43a:	bf00      	nop
 800a43c:	2000002c 	.word	0x2000002c

0800a440 <_lseek_r>:
 800a440:	b538      	push	{r3, r4, r5, lr}
 800a442:	4604      	mov	r4, r0
 800a444:	4608      	mov	r0, r1
 800a446:	4611      	mov	r1, r2
 800a448:	2200      	movs	r2, #0
 800a44a:	4d05      	ldr	r5, [pc, #20]	@ (800a460 <_lseek_r+0x20>)
 800a44c:	602a      	str	r2, [r5, #0]
 800a44e:	461a      	mov	r2, r3
 800a450:	f7f8 f9cd 	bl	80027ee <_lseek>
 800a454:	1c43      	adds	r3, r0, #1
 800a456:	d102      	bne.n	800a45e <_lseek_r+0x1e>
 800a458:	682b      	ldr	r3, [r5, #0]
 800a45a:	b103      	cbz	r3, 800a45e <_lseek_r+0x1e>
 800a45c:	6023      	str	r3, [r4, #0]
 800a45e:	bd38      	pop	{r3, r4, r5, pc}
 800a460:	200041d8 	.word	0x200041d8

0800a464 <_read_r>:
 800a464:	b538      	push	{r3, r4, r5, lr}
 800a466:	4604      	mov	r4, r0
 800a468:	4608      	mov	r0, r1
 800a46a:	4611      	mov	r1, r2
 800a46c:	2200      	movs	r2, #0
 800a46e:	4d05      	ldr	r5, [pc, #20]	@ (800a484 <_read_r+0x20>)
 800a470:	602a      	str	r2, [r5, #0]
 800a472:	461a      	mov	r2, r3
 800a474:	f7f8 f95e 	bl	8002734 <_read>
 800a478:	1c43      	adds	r3, r0, #1
 800a47a:	d102      	bne.n	800a482 <_read_r+0x1e>
 800a47c:	682b      	ldr	r3, [r5, #0]
 800a47e:	b103      	cbz	r3, 800a482 <_read_r+0x1e>
 800a480:	6023      	str	r3, [r4, #0]
 800a482:	bd38      	pop	{r3, r4, r5, pc}
 800a484:	200041d8 	.word	0x200041d8

0800a488 <_write_r>:
 800a488:	b538      	push	{r3, r4, r5, lr}
 800a48a:	4604      	mov	r4, r0
 800a48c:	4608      	mov	r0, r1
 800a48e:	4611      	mov	r1, r2
 800a490:	2200      	movs	r2, #0
 800a492:	4d05      	ldr	r5, [pc, #20]	@ (800a4a8 <_write_r+0x20>)
 800a494:	602a      	str	r2, [r5, #0]
 800a496:	461a      	mov	r2, r3
 800a498:	f7f8 f969 	bl	800276e <_write>
 800a49c:	1c43      	adds	r3, r0, #1
 800a49e:	d102      	bne.n	800a4a6 <_write_r+0x1e>
 800a4a0:	682b      	ldr	r3, [r5, #0]
 800a4a2:	b103      	cbz	r3, 800a4a6 <_write_r+0x1e>
 800a4a4:	6023      	str	r3, [r4, #0]
 800a4a6:	bd38      	pop	{r3, r4, r5, pc}
 800a4a8:	200041d8 	.word	0x200041d8

0800a4ac <__errno>:
 800a4ac:	4b01      	ldr	r3, [pc, #4]	@ (800a4b4 <__errno+0x8>)
 800a4ae:	6818      	ldr	r0, [r3, #0]
 800a4b0:	4770      	bx	lr
 800a4b2:	bf00      	nop
 800a4b4:	2000002c 	.word	0x2000002c

0800a4b8 <__libc_init_array>:
 800a4b8:	b570      	push	{r4, r5, r6, lr}
 800a4ba:	2600      	movs	r6, #0
 800a4bc:	4d0c      	ldr	r5, [pc, #48]	@ (800a4f0 <__libc_init_array+0x38>)
 800a4be:	4c0d      	ldr	r4, [pc, #52]	@ (800a4f4 <__libc_init_array+0x3c>)
 800a4c0:	1b64      	subs	r4, r4, r5
 800a4c2:	10a4      	asrs	r4, r4, #2
 800a4c4:	42a6      	cmp	r6, r4
 800a4c6:	d109      	bne.n	800a4dc <__libc_init_array+0x24>
 800a4c8:	f002 fc4e 	bl	800cd68 <_init>
 800a4cc:	2600      	movs	r6, #0
 800a4ce:	4d0a      	ldr	r5, [pc, #40]	@ (800a4f8 <__libc_init_array+0x40>)
 800a4d0:	4c0a      	ldr	r4, [pc, #40]	@ (800a4fc <__libc_init_array+0x44>)
 800a4d2:	1b64      	subs	r4, r4, r5
 800a4d4:	10a4      	asrs	r4, r4, #2
 800a4d6:	42a6      	cmp	r6, r4
 800a4d8:	d105      	bne.n	800a4e6 <__libc_init_array+0x2e>
 800a4da:	bd70      	pop	{r4, r5, r6, pc}
 800a4dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4e0:	4798      	blx	r3
 800a4e2:	3601      	adds	r6, #1
 800a4e4:	e7ee      	b.n	800a4c4 <__libc_init_array+0xc>
 800a4e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4ea:	4798      	blx	r3
 800a4ec:	3601      	adds	r6, #1
 800a4ee:	e7f2      	b.n	800a4d6 <__libc_init_array+0x1e>
 800a4f0:	0800d59c 	.word	0x0800d59c
 800a4f4:	0800d59c 	.word	0x0800d59c
 800a4f8:	0800d59c 	.word	0x0800d59c
 800a4fc:	0800d5a0 	.word	0x0800d5a0

0800a500 <__retarget_lock_init_recursive>:
 800a500:	4770      	bx	lr

0800a502 <__retarget_lock_acquire_recursive>:
 800a502:	4770      	bx	lr

0800a504 <__retarget_lock_release_recursive>:
 800a504:	4770      	bx	lr

0800a506 <memchr>:
 800a506:	4603      	mov	r3, r0
 800a508:	b510      	push	{r4, lr}
 800a50a:	b2c9      	uxtb	r1, r1
 800a50c:	4402      	add	r2, r0
 800a50e:	4293      	cmp	r3, r2
 800a510:	4618      	mov	r0, r3
 800a512:	d101      	bne.n	800a518 <memchr+0x12>
 800a514:	2000      	movs	r0, #0
 800a516:	e003      	b.n	800a520 <memchr+0x1a>
 800a518:	7804      	ldrb	r4, [r0, #0]
 800a51a:	3301      	adds	r3, #1
 800a51c:	428c      	cmp	r4, r1
 800a51e:	d1f6      	bne.n	800a50e <memchr+0x8>
 800a520:	bd10      	pop	{r4, pc}

0800a522 <memcpy>:
 800a522:	440a      	add	r2, r1
 800a524:	4291      	cmp	r1, r2
 800a526:	f100 33ff 	add.w	r3, r0, #4294967295
 800a52a:	d100      	bne.n	800a52e <memcpy+0xc>
 800a52c:	4770      	bx	lr
 800a52e:	b510      	push	{r4, lr}
 800a530:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a534:	4291      	cmp	r1, r2
 800a536:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a53a:	d1f9      	bne.n	800a530 <memcpy+0xe>
 800a53c:	bd10      	pop	{r4, pc}

0800a53e <quorem>:
 800a53e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a542:	6903      	ldr	r3, [r0, #16]
 800a544:	690c      	ldr	r4, [r1, #16]
 800a546:	4607      	mov	r7, r0
 800a548:	42a3      	cmp	r3, r4
 800a54a:	db7e      	blt.n	800a64a <quorem+0x10c>
 800a54c:	3c01      	subs	r4, #1
 800a54e:	00a3      	lsls	r3, r4, #2
 800a550:	f100 0514 	add.w	r5, r0, #20
 800a554:	f101 0814 	add.w	r8, r1, #20
 800a558:	9300      	str	r3, [sp, #0]
 800a55a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a55e:	9301      	str	r3, [sp, #4]
 800a560:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a564:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a568:	3301      	adds	r3, #1
 800a56a:	429a      	cmp	r2, r3
 800a56c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a570:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a574:	d32e      	bcc.n	800a5d4 <quorem+0x96>
 800a576:	f04f 0a00 	mov.w	sl, #0
 800a57a:	46c4      	mov	ip, r8
 800a57c:	46ae      	mov	lr, r5
 800a57e:	46d3      	mov	fp, sl
 800a580:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a584:	b298      	uxth	r0, r3
 800a586:	fb06 a000 	mla	r0, r6, r0, sl
 800a58a:	0c1b      	lsrs	r3, r3, #16
 800a58c:	0c02      	lsrs	r2, r0, #16
 800a58e:	fb06 2303 	mla	r3, r6, r3, r2
 800a592:	f8de 2000 	ldr.w	r2, [lr]
 800a596:	b280      	uxth	r0, r0
 800a598:	b292      	uxth	r2, r2
 800a59a:	1a12      	subs	r2, r2, r0
 800a59c:	445a      	add	r2, fp
 800a59e:	f8de 0000 	ldr.w	r0, [lr]
 800a5a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a5ac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a5b0:	b292      	uxth	r2, r2
 800a5b2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a5b6:	45e1      	cmp	r9, ip
 800a5b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a5bc:	f84e 2b04 	str.w	r2, [lr], #4
 800a5c0:	d2de      	bcs.n	800a580 <quorem+0x42>
 800a5c2:	9b00      	ldr	r3, [sp, #0]
 800a5c4:	58eb      	ldr	r3, [r5, r3]
 800a5c6:	b92b      	cbnz	r3, 800a5d4 <quorem+0x96>
 800a5c8:	9b01      	ldr	r3, [sp, #4]
 800a5ca:	3b04      	subs	r3, #4
 800a5cc:	429d      	cmp	r5, r3
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	d32f      	bcc.n	800a632 <quorem+0xf4>
 800a5d2:	613c      	str	r4, [r7, #16]
 800a5d4:	4638      	mov	r0, r7
 800a5d6:	f001 f979 	bl	800b8cc <__mcmp>
 800a5da:	2800      	cmp	r0, #0
 800a5dc:	db25      	blt.n	800a62a <quorem+0xec>
 800a5de:	4629      	mov	r1, r5
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	f858 2b04 	ldr.w	r2, [r8], #4
 800a5e6:	f8d1 c000 	ldr.w	ip, [r1]
 800a5ea:	fa1f fe82 	uxth.w	lr, r2
 800a5ee:	fa1f f38c 	uxth.w	r3, ip
 800a5f2:	eba3 030e 	sub.w	r3, r3, lr
 800a5f6:	4403      	add	r3, r0
 800a5f8:	0c12      	lsrs	r2, r2, #16
 800a5fa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a5fe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a602:	b29b      	uxth	r3, r3
 800a604:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a608:	45c1      	cmp	r9, r8
 800a60a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a60e:	f841 3b04 	str.w	r3, [r1], #4
 800a612:	d2e6      	bcs.n	800a5e2 <quorem+0xa4>
 800a614:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a618:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a61c:	b922      	cbnz	r2, 800a628 <quorem+0xea>
 800a61e:	3b04      	subs	r3, #4
 800a620:	429d      	cmp	r5, r3
 800a622:	461a      	mov	r2, r3
 800a624:	d30b      	bcc.n	800a63e <quorem+0x100>
 800a626:	613c      	str	r4, [r7, #16]
 800a628:	3601      	adds	r6, #1
 800a62a:	4630      	mov	r0, r6
 800a62c:	b003      	add	sp, #12
 800a62e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a632:	6812      	ldr	r2, [r2, #0]
 800a634:	3b04      	subs	r3, #4
 800a636:	2a00      	cmp	r2, #0
 800a638:	d1cb      	bne.n	800a5d2 <quorem+0x94>
 800a63a:	3c01      	subs	r4, #1
 800a63c:	e7c6      	b.n	800a5cc <quorem+0x8e>
 800a63e:	6812      	ldr	r2, [r2, #0]
 800a640:	3b04      	subs	r3, #4
 800a642:	2a00      	cmp	r2, #0
 800a644:	d1ef      	bne.n	800a626 <quorem+0xe8>
 800a646:	3c01      	subs	r4, #1
 800a648:	e7ea      	b.n	800a620 <quorem+0xe2>
 800a64a:	2000      	movs	r0, #0
 800a64c:	e7ee      	b.n	800a62c <quorem+0xee>
	...

0800a650 <_dtoa_r>:
 800a650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a654:	4614      	mov	r4, r2
 800a656:	461d      	mov	r5, r3
 800a658:	69c7      	ldr	r7, [r0, #28]
 800a65a:	b097      	sub	sp, #92	@ 0x5c
 800a65c:	4683      	mov	fp, r0
 800a65e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a662:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a664:	b97f      	cbnz	r7, 800a686 <_dtoa_r+0x36>
 800a666:	2010      	movs	r0, #16
 800a668:	f000 fe02 	bl	800b270 <malloc>
 800a66c:	4602      	mov	r2, r0
 800a66e:	f8cb 001c 	str.w	r0, [fp, #28]
 800a672:	b920      	cbnz	r0, 800a67e <_dtoa_r+0x2e>
 800a674:	21ef      	movs	r1, #239	@ 0xef
 800a676:	4ba8      	ldr	r3, [pc, #672]	@ (800a918 <_dtoa_r+0x2c8>)
 800a678:	48a8      	ldr	r0, [pc, #672]	@ (800a91c <_dtoa_r+0x2cc>)
 800a67a:	f002 f9a3 	bl	800c9c4 <__assert_func>
 800a67e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a682:	6007      	str	r7, [r0, #0]
 800a684:	60c7      	str	r7, [r0, #12]
 800a686:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a68a:	6819      	ldr	r1, [r3, #0]
 800a68c:	b159      	cbz	r1, 800a6a6 <_dtoa_r+0x56>
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	2301      	movs	r3, #1
 800a692:	4093      	lsls	r3, r2
 800a694:	604a      	str	r2, [r1, #4]
 800a696:	608b      	str	r3, [r1, #8]
 800a698:	4658      	mov	r0, fp
 800a69a:	f000 fedf 	bl	800b45c <_Bfree>
 800a69e:	2200      	movs	r2, #0
 800a6a0:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a6a4:	601a      	str	r2, [r3, #0]
 800a6a6:	1e2b      	subs	r3, r5, #0
 800a6a8:	bfaf      	iteee	ge
 800a6aa:	2300      	movge	r3, #0
 800a6ac:	2201      	movlt	r2, #1
 800a6ae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a6b2:	9303      	strlt	r3, [sp, #12]
 800a6b4:	bfa8      	it	ge
 800a6b6:	6033      	strge	r3, [r6, #0]
 800a6b8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a6bc:	4b98      	ldr	r3, [pc, #608]	@ (800a920 <_dtoa_r+0x2d0>)
 800a6be:	bfb8      	it	lt
 800a6c0:	6032      	strlt	r2, [r6, #0]
 800a6c2:	ea33 0308 	bics.w	r3, r3, r8
 800a6c6:	d112      	bne.n	800a6ee <_dtoa_r+0x9e>
 800a6c8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a6cc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a6ce:	6013      	str	r3, [r2, #0]
 800a6d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a6d4:	4323      	orrs	r3, r4
 800a6d6:	f000 8550 	beq.w	800b17a <_dtoa_r+0xb2a>
 800a6da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a6dc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800a924 <_dtoa_r+0x2d4>
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	f000 8552 	beq.w	800b18a <_dtoa_r+0xb3a>
 800a6e6:	f10a 0303 	add.w	r3, sl, #3
 800a6ea:	f000 bd4c 	b.w	800b186 <_dtoa_r+0xb36>
 800a6ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a6f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	f7f6 f95d 	bl	80009bc <__aeabi_dcmpeq>
 800a702:	4607      	mov	r7, r0
 800a704:	b158      	cbz	r0, 800a71e <_dtoa_r+0xce>
 800a706:	2301      	movs	r3, #1
 800a708:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a70a:	6013      	str	r3, [r2, #0]
 800a70c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a70e:	b113      	cbz	r3, 800a716 <_dtoa_r+0xc6>
 800a710:	4b85      	ldr	r3, [pc, #532]	@ (800a928 <_dtoa_r+0x2d8>)
 800a712:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a714:	6013      	str	r3, [r2, #0]
 800a716:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800a92c <_dtoa_r+0x2dc>
 800a71a:	f000 bd36 	b.w	800b18a <_dtoa_r+0xb3a>
 800a71e:	ab14      	add	r3, sp, #80	@ 0x50
 800a720:	9301      	str	r3, [sp, #4]
 800a722:	ab15      	add	r3, sp, #84	@ 0x54
 800a724:	9300      	str	r3, [sp, #0]
 800a726:	4658      	mov	r0, fp
 800a728:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a72c:	f001 f97e 	bl	800ba2c <__d2b>
 800a730:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a734:	4681      	mov	r9, r0
 800a736:	2e00      	cmp	r6, #0
 800a738:	d077      	beq.n	800a82a <_dtoa_r+0x1da>
 800a73a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a73e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a740:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a748:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a74c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a750:	9712      	str	r7, [sp, #72]	@ 0x48
 800a752:	4619      	mov	r1, r3
 800a754:	2200      	movs	r2, #0
 800a756:	4b76      	ldr	r3, [pc, #472]	@ (800a930 <_dtoa_r+0x2e0>)
 800a758:	f7f5 fd10 	bl	800017c <__aeabi_dsub>
 800a75c:	a368      	add	r3, pc, #416	@ (adr r3, 800a900 <_dtoa_r+0x2b0>)
 800a75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a762:	f7f5 fec3 	bl	80004ec <__aeabi_dmul>
 800a766:	a368      	add	r3, pc, #416	@ (adr r3, 800a908 <_dtoa_r+0x2b8>)
 800a768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a76c:	f7f5 fd08 	bl	8000180 <__adddf3>
 800a770:	4604      	mov	r4, r0
 800a772:	4630      	mov	r0, r6
 800a774:	460d      	mov	r5, r1
 800a776:	f7f5 fe4f 	bl	8000418 <__aeabi_i2d>
 800a77a:	a365      	add	r3, pc, #404	@ (adr r3, 800a910 <_dtoa_r+0x2c0>)
 800a77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a780:	f7f5 feb4 	bl	80004ec <__aeabi_dmul>
 800a784:	4602      	mov	r2, r0
 800a786:	460b      	mov	r3, r1
 800a788:	4620      	mov	r0, r4
 800a78a:	4629      	mov	r1, r5
 800a78c:	f7f5 fcf8 	bl	8000180 <__adddf3>
 800a790:	4604      	mov	r4, r0
 800a792:	460d      	mov	r5, r1
 800a794:	f7f6 f95a 	bl	8000a4c <__aeabi_d2iz>
 800a798:	2200      	movs	r2, #0
 800a79a:	4607      	mov	r7, r0
 800a79c:	2300      	movs	r3, #0
 800a79e:	4620      	mov	r0, r4
 800a7a0:	4629      	mov	r1, r5
 800a7a2:	f7f6 f915 	bl	80009d0 <__aeabi_dcmplt>
 800a7a6:	b140      	cbz	r0, 800a7ba <_dtoa_r+0x16a>
 800a7a8:	4638      	mov	r0, r7
 800a7aa:	f7f5 fe35 	bl	8000418 <__aeabi_i2d>
 800a7ae:	4622      	mov	r2, r4
 800a7b0:	462b      	mov	r3, r5
 800a7b2:	f7f6 f903 	bl	80009bc <__aeabi_dcmpeq>
 800a7b6:	b900      	cbnz	r0, 800a7ba <_dtoa_r+0x16a>
 800a7b8:	3f01      	subs	r7, #1
 800a7ba:	2f16      	cmp	r7, #22
 800a7bc:	d853      	bhi.n	800a866 <_dtoa_r+0x216>
 800a7be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a7c2:	4b5c      	ldr	r3, [pc, #368]	@ (800a934 <_dtoa_r+0x2e4>)
 800a7c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7cc:	f7f6 f900 	bl	80009d0 <__aeabi_dcmplt>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	d04a      	beq.n	800a86a <_dtoa_r+0x21a>
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	3f01      	subs	r7, #1
 800a7d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a7da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a7dc:	1b9b      	subs	r3, r3, r6
 800a7de:	1e5a      	subs	r2, r3, #1
 800a7e0:	bf46      	itte	mi
 800a7e2:	f1c3 0801 	rsbmi	r8, r3, #1
 800a7e6:	2300      	movmi	r3, #0
 800a7e8:	f04f 0800 	movpl.w	r8, #0
 800a7ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7ee:	bf48      	it	mi
 800a7f0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a7f2:	2f00      	cmp	r7, #0
 800a7f4:	db3b      	blt.n	800a86e <_dtoa_r+0x21e>
 800a7f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7f8:	970e      	str	r7, [sp, #56]	@ 0x38
 800a7fa:	443b      	add	r3, r7
 800a7fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7fe:	2300      	movs	r3, #0
 800a800:	930a      	str	r3, [sp, #40]	@ 0x28
 800a802:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a804:	2b09      	cmp	r3, #9
 800a806:	d866      	bhi.n	800a8d6 <_dtoa_r+0x286>
 800a808:	2b05      	cmp	r3, #5
 800a80a:	bfc4      	itt	gt
 800a80c:	3b04      	subgt	r3, #4
 800a80e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a810:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a812:	bfc8      	it	gt
 800a814:	2400      	movgt	r4, #0
 800a816:	f1a3 0302 	sub.w	r3, r3, #2
 800a81a:	bfd8      	it	le
 800a81c:	2401      	movle	r4, #1
 800a81e:	2b03      	cmp	r3, #3
 800a820:	d864      	bhi.n	800a8ec <_dtoa_r+0x29c>
 800a822:	e8df f003 	tbb	[pc, r3]
 800a826:	382b      	.short	0x382b
 800a828:	5636      	.short	0x5636
 800a82a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a82e:	441e      	add	r6, r3
 800a830:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a834:	2b20      	cmp	r3, #32
 800a836:	bfc1      	itttt	gt
 800a838:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a83c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a840:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a844:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a848:	bfd6      	itet	le
 800a84a:	f1c3 0320 	rsble	r3, r3, #32
 800a84e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a852:	fa04 f003 	lslle.w	r0, r4, r3
 800a856:	f7f5 fdcf 	bl	80003f8 <__aeabi_ui2d>
 800a85a:	2201      	movs	r2, #1
 800a85c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a860:	3e01      	subs	r6, #1
 800a862:	9212      	str	r2, [sp, #72]	@ 0x48
 800a864:	e775      	b.n	800a752 <_dtoa_r+0x102>
 800a866:	2301      	movs	r3, #1
 800a868:	e7b6      	b.n	800a7d8 <_dtoa_r+0x188>
 800a86a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a86c:	e7b5      	b.n	800a7da <_dtoa_r+0x18a>
 800a86e:	427b      	negs	r3, r7
 800a870:	930a      	str	r3, [sp, #40]	@ 0x28
 800a872:	2300      	movs	r3, #0
 800a874:	eba8 0807 	sub.w	r8, r8, r7
 800a878:	930e      	str	r3, [sp, #56]	@ 0x38
 800a87a:	e7c2      	b.n	800a802 <_dtoa_r+0x1b2>
 800a87c:	2300      	movs	r3, #0
 800a87e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a880:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a882:	2b00      	cmp	r3, #0
 800a884:	dc35      	bgt.n	800a8f2 <_dtoa_r+0x2a2>
 800a886:	2301      	movs	r3, #1
 800a888:	461a      	mov	r2, r3
 800a88a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a88e:	9221      	str	r2, [sp, #132]	@ 0x84
 800a890:	e00b      	b.n	800a8aa <_dtoa_r+0x25a>
 800a892:	2301      	movs	r3, #1
 800a894:	e7f3      	b.n	800a87e <_dtoa_r+0x22e>
 800a896:	2300      	movs	r3, #0
 800a898:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a89a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a89c:	18fb      	adds	r3, r7, r3
 800a89e:	9308      	str	r3, [sp, #32]
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	9307      	str	r3, [sp, #28]
 800a8a6:	bfb8      	it	lt
 800a8a8:	2301      	movlt	r3, #1
 800a8aa:	2100      	movs	r1, #0
 800a8ac:	2204      	movs	r2, #4
 800a8ae:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a8b2:	f102 0514 	add.w	r5, r2, #20
 800a8b6:	429d      	cmp	r5, r3
 800a8b8:	d91f      	bls.n	800a8fa <_dtoa_r+0x2aa>
 800a8ba:	6041      	str	r1, [r0, #4]
 800a8bc:	4658      	mov	r0, fp
 800a8be:	f000 fd8d 	bl	800b3dc <_Balloc>
 800a8c2:	4682      	mov	sl, r0
 800a8c4:	2800      	cmp	r0, #0
 800a8c6:	d139      	bne.n	800a93c <_dtoa_r+0x2ec>
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800a8ce:	4b1a      	ldr	r3, [pc, #104]	@ (800a938 <_dtoa_r+0x2e8>)
 800a8d0:	e6d2      	b.n	800a678 <_dtoa_r+0x28>
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	e7e0      	b.n	800a898 <_dtoa_r+0x248>
 800a8d6:	2401      	movs	r4, #1
 800a8d8:	2300      	movs	r3, #0
 800a8da:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a8dc:	9320      	str	r3, [sp, #128]	@ 0x80
 800a8de:	f04f 33ff 	mov.w	r3, #4294967295
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a8e8:	2312      	movs	r3, #18
 800a8ea:	e7d0      	b.n	800a88e <_dtoa_r+0x23e>
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8f0:	e7f5      	b.n	800a8de <_dtoa_r+0x28e>
 800a8f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a8f4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a8f8:	e7d7      	b.n	800a8aa <_dtoa_r+0x25a>
 800a8fa:	3101      	adds	r1, #1
 800a8fc:	0052      	lsls	r2, r2, #1
 800a8fe:	e7d8      	b.n	800a8b2 <_dtoa_r+0x262>
 800a900:	636f4361 	.word	0x636f4361
 800a904:	3fd287a7 	.word	0x3fd287a7
 800a908:	8b60c8b3 	.word	0x8b60c8b3
 800a90c:	3fc68a28 	.word	0x3fc68a28
 800a910:	509f79fb 	.word	0x509f79fb
 800a914:	3fd34413 	.word	0x3fd34413
 800a918:	0800d245 	.word	0x0800d245
 800a91c:	0800d25c 	.word	0x0800d25c
 800a920:	7ff00000 	.word	0x7ff00000
 800a924:	0800d241 	.word	0x0800d241
 800a928:	0800d448 	.word	0x0800d448
 800a92c:	0800d447 	.word	0x0800d447
 800a930:	3ff80000 	.word	0x3ff80000
 800a934:	0800d358 	.word	0x0800d358
 800a938:	0800d2b4 	.word	0x0800d2b4
 800a93c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a940:	6018      	str	r0, [r3, #0]
 800a942:	9b07      	ldr	r3, [sp, #28]
 800a944:	2b0e      	cmp	r3, #14
 800a946:	f200 80a4 	bhi.w	800aa92 <_dtoa_r+0x442>
 800a94a:	2c00      	cmp	r4, #0
 800a94c:	f000 80a1 	beq.w	800aa92 <_dtoa_r+0x442>
 800a950:	2f00      	cmp	r7, #0
 800a952:	dd33      	ble.n	800a9bc <_dtoa_r+0x36c>
 800a954:	4b86      	ldr	r3, [pc, #536]	@ (800ab70 <_dtoa_r+0x520>)
 800a956:	f007 020f 	and.w	r2, r7, #15
 800a95a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a95e:	05f8      	lsls	r0, r7, #23
 800a960:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a964:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a968:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a96c:	d516      	bpl.n	800a99c <_dtoa_r+0x34c>
 800a96e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a972:	4b80      	ldr	r3, [pc, #512]	@ (800ab74 <_dtoa_r+0x524>)
 800a974:	2603      	movs	r6, #3
 800a976:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a97a:	f7f5 fee1 	bl	8000740 <__aeabi_ddiv>
 800a97e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a982:	f004 040f 	and.w	r4, r4, #15
 800a986:	4d7b      	ldr	r5, [pc, #492]	@ (800ab74 <_dtoa_r+0x524>)
 800a988:	b954      	cbnz	r4, 800a9a0 <_dtoa_r+0x350>
 800a98a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a98e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a992:	f7f5 fed5 	bl	8000740 <__aeabi_ddiv>
 800a996:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a99a:	e028      	b.n	800a9ee <_dtoa_r+0x39e>
 800a99c:	2602      	movs	r6, #2
 800a99e:	e7f2      	b.n	800a986 <_dtoa_r+0x336>
 800a9a0:	07e1      	lsls	r1, r4, #31
 800a9a2:	d508      	bpl.n	800a9b6 <_dtoa_r+0x366>
 800a9a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a9ac:	f7f5 fd9e 	bl	80004ec <__aeabi_dmul>
 800a9b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9b4:	3601      	adds	r6, #1
 800a9b6:	1064      	asrs	r4, r4, #1
 800a9b8:	3508      	adds	r5, #8
 800a9ba:	e7e5      	b.n	800a988 <_dtoa_r+0x338>
 800a9bc:	f000 80d2 	beq.w	800ab64 <_dtoa_r+0x514>
 800a9c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9c4:	427c      	negs	r4, r7
 800a9c6:	4b6a      	ldr	r3, [pc, #424]	@ (800ab70 <_dtoa_r+0x520>)
 800a9c8:	f004 020f 	and.w	r2, r4, #15
 800a9cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d4:	f7f5 fd8a 	bl	80004ec <__aeabi_dmul>
 800a9d8:	2602      	movs	r6, #2
 800a9da:	2300      	movs	r3, #0
 800a9dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9e0:	4d64      	ldr	r5, [pc, #400]	@ (800ab74 <_dtoa_r+0x524>)
 800a9e2:	1124      	asrs	r4, r4, #4
 800a9e4:	2c00      	cmp	r4, #0
 800a9e6:	f040 80b2 	bne.w	800ab4e <_dtoa_r+0x4fe>
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d1d3      	bne.n	800a996 <_dtoa_r+0x346>
 800a9ee:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a9f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	f000 80b7 	beq.w	800ab68 <_dtoa_r+0x518>
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	4629      	mov	r1, r5
 800aa00:	4b5d      	ldr	r3, [pc, #372]	@ (800ab78 <_dtoa_r+0x528>)
 800aa02:	f7f5 ffe5 	bl	80009d0 <__aeabi_dcmplt>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	f000 80ae 	beq.w	800ab68 <_dtoa_r+0x518>
 800aa0c:	9b07      	ldr	r3, [sp, #28]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	f000 80aa 	beq.w	800ab68 <_dtoa_r+0x518>
 800aa14:	9b08      	ldr	r3, [sp, #32]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	dd37      	ble.n	800aa8a <_dtoa_r+0x43a>
 800aa1a:	1e7b      	subs	r3, r7, #1
 800aa1c:	4620      	mov	r0, r4
 800aa1e:	9304      	str	r3, [sp, #16]
 800aa20:	2200      	movs	r2, #0
 800aa22:	4629      	mov	r1, r5
 800aa24:	4b55      	ldr	r3, [pc, #340]	@ (800ab7c <_dtoa_r+0x52c>)
 800aa26:	f7f5 fd61 	bl	80004ec <__aeabi_dmul>
 800aa2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa2e:	9c08      	ldr	r4, [sp, #32]
 800aa30:	3601      	adds	r6, #1
 800aa32:	4630      	mov	r0, r6
 800aa34:	f7f5 fcf0 	bl	8000418 <__aeabi_i2d>
 800aa38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa3c:	f7f5 fd56 	bl	80004ec <__aeabi_dmul>
 800aa40:	2200      	movs	r2, #0
 800aa42:	4b4f      	ldr	r3, [pc, #316]	@ (800ab80 <_dtoa_r+0x530>)
 800aa44:	f7f5 fb9c 	bl	8000180 <__adddf3>
 800aa48:	4605      	mov	r5, r0
 800aa4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aa4e:	2c00      	cmp	r4, #0
 800aa50:	f040 809a 	bne.w	800ab88 <_dtoa_r+0x538>
 800aa54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa58:	2200      	movs	r2, #0
 800aa5a:	4b4a      	ldr	r3, [pc, #296]	@ (800ab84 <_dtoa_r+0x534>)
 800aa5c:	f7f5 fb8e 	bl	800017c <__aeabi_dsub>
 800aa60:	4602      	mov	r2, r0
 800aa62:	460b      	mov	r3, r1
 800aa64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aa68:	462a      	mov	r2, r5
 800aa6a:	4633      	mov	r3, r6
 800aa6c:	f7f5 ffce 	bl	8000a0c <__aeabi_dcmpgt>
 800aa70:	2800      	cmp	r0, #0
 800aa72:	f040 828e 	bne.w	800af92 <_dtoa_r+0x942>
 800aa76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa7a:	462a      	mov	r2, r5
 800aa7c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aa80:	f7f5 ffa6 	bl	80009d0 <__aeabi_dcmplt>
 800aa84:	2800      	cmp	r0, #0
 800aa86:	f040 8127 	bne.w	800acd8 <_dtoa_r+0x688>
 800aa8a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800aa8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800aa92:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	f2c0 8163 	blt.w	800ad60 <_dtoa_r+0x710>
 800aa9a:	2f0e      	cmp	r7, #14
 800aa9c:	f300 8160 	bgt.w	800ad60 <_dtoa_r+0x710>
 800aaa0:	4b33      	ldr	r3, [pc, #204]	@ (800ab70 <_dtoa_r+0x520>)
 800aaa2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aaa6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aaaa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800aaae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	da03      	bge.n	800aabc <_dtoa_r+0x46c>
 800aab4:	9b07      	ldr	r3, [sp, #28]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	f340 8100 	ble.w	800acbc <_dtoa_r+0x66c>
 800aabc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aac0:	4656      	mov	r6, sl
 800aac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aac6:	4620      	mov	r0, r4
 800aac8:	4629      	mov	r1, r5
 800aaca:	f7f5 fe39 	bl	8000740 <__aeabi_ddiv>
 800aace:	f7f5 ffbd 	bl	8000a4c <__aeabi_d2iz>
 800aad2:	4680      	mov	r8, r0
 800aad4:	f7f5 fca0 	bl	8000418 <__aeabi_i2d>
 800aad8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aadc:	f7f5 fd06 	bl	80004ec <__aeabi_dmul>
 800aae0:	4602      	mov	r2, r0
 800aae2:	460b      	mov	r3, r1
 800aae4:	4620      	mov	r0, r4
 800aae6:	4629      	mov	r1, r5
 800aae8:	f7f5 fb48 	bl	800017c <__aeabi_dsub>
 800aaec:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800aaf0:	9d07      	ldr	r5, [sp, #28]
 800aaf2:	f806 4b01 	strb.w	r4, [r6], #1
 800aaf6:	eba6 040a 	sub.w	r4, r6, sl
 800aafa:	42a5      	cmp	r5, r4
 800aafc:	4602      	mov	r2, r0
 800aafe:	460b      	mov	r3, r1
 800ab00:	f040 8116 	bne.w	800ad30 <_dtoa_r+0x6e0>
 800ab04:	f7f5 fb3c 	bl	8000180 <__adddf3>
 800ab08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab0c:	4604      	mov	r4, r0
 800ab0e:	460d      	mov	r5, r1
 800ab10:	f7f5 ff7c 	bl	8000a0c <__aeabi_dcmpgt>
 800ab14:	2800      	cmp	r0, #0
 800ab16:	f040 80f8 	bne.w	800ad0a <_dtoa_r+0x6ba>
 800ab1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab1e:	4620      	mov	r0, r4
 800ab20:	4629      	mov	r1, r5
 800ab22:	f7f5 ff4b 	bl	80009bc <__aeabi_dcmpeq>
 800ab26:	b118      	cbz	r0, 800ab30 <_dtoa_r+0x4e0>
 800ab28:	f018 0f01 	tst.w	r8, #1
 800ab2c:	f040 80ed 	bne.w	800ad0a <_dtoa_r+0x6ba>
 800ab30:	4649      	mov	r1, r9
 800ab32:	4658      	mov	r0, fp
 800ab34:	f000 fc92 	bl	800b45c <_Bfree>
 800ab38:	2300      	movs	r3, #0
 800ab3a:	7033      	strb	r3, [r6, #0]
 800ab3c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ab3e:	3701      	adds	r7, #1
 800ab40:	601f      	str	r7, [r3, #0]
 800ab42:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	f000 8320 	beq.w	800b18a <_dtoa_r+0xb3a>
 800ab4a:	601e      	str	r6, [r3, #0]
 800ab4c:	e31d      	b.n	800b18a <_dtoa_r+0xb3a>
 800ab4e:	07e2      	lsls	r2, r4, #31
 800ab50:	d505      	bpl.n	800ab5e <_dtoa_r+0x50e>
 800ab52:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab56:	f7f5 fcc9 	bl	80004ec <__aeabi_dmul>
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	3601      	adds	r6, #1
 800ab5e:	1064      	asrs	r4, r4, #1
 800ab60:	3508      	adds	r5, #8
 800ab62:	e73f      	b.n	800a9e4 <_dtoa_r+0x394>
 800ab64:	2602      	movs	r6, #2
 800ab66:	e742      	b.n	800a9ee <_dtoa_r+0x39e>
 800ab68:	9c07      	ldr	r4, [sp, #28]
 800ab6a:	9704      	str	r7, [sp, #16]
 800ab6c:	e761      	b.n	800aa32 <_dtoa_r+0x3e2>
 800ab6e:	bf00      	nop
 800ab70:	0800d358 	.word	0x0800d358
 800ab74:	0800d330 	.word	0x0800d330
 800ab78:	3ff00000 	.word	0x3ff00000
 800ab7c:	40240000 	.word	0x40240000
 800ab80:	401c0000 	.word	0x401c0000
 800ab84:	40140000 	.word	0x40140000
 800ab88:	4b70      	ldr	r3, [pc, #448]	@ (800ad4c <_dtoa_r+0x6fc>)
 800ab8a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ab8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab94:	4454      	add	r4, sl
 800ab96:	2900      	cmp	r1, #0
 800ab98:	d045      	beq.n	800ac26 <_dtoa_r+0x5d6>
 800ab9a:	2000      	movs	r0, #0
 800ab9c:	496c      	ldr	r1, [pc, #432]	@ (800ad50 <_dtoa_r+0x700>)
 800ab9e:	f7f5 fdcf 	bl	8000740 <__aeabi_ddiv>
 800aba2:	4633      	mov	r3, r6
 800aba4:	462a      	mov	r2, r5
 800aba6:	f7f5 fae9 	bl	800017c <__aeabi_dsub>
 800abaa:	4656      	mov	r6, sl
 800abac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800abb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abb4:	f7f5 ff4a 	bl	8000a4c <__aeabi_d2iz>
 800abb8:	4605      	mov	r5, r0
 800abba:	f7f5 fc2d 	bl	8000418 <__aeabi_i2d>
 800abbe:	4602      	mov	r2, r0
 800abc0:	460b      	mov	r3, r1
 800abc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abc6:	f7f5 fad9 	bl	800017c <__aeabi_dsub>
 800abca:	4602      	mov	r2, r0
 800abcc:	460b      	mov	r3, r1
 800abce:	3530      	adds	r5, #48	@ 0x30
 800abd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800abd4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800abd8:	f806 5b01 	strb.w	r5, [r6], #1
 800abdc:	f7f5 fef8 	bl	80009d0 <__aeabi_dcmplt>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	d163      	bne.n	800acac <_dtoa_r+0x65c>
 800abe4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abe8:	2000      	movs	r0, #0
 800abea:	495a      	ldr	r1, [pc, #360]	@ (800ad54 <_dtoa_r+0x704>)
 800abec:	f7f5 fac6 	bl	800017c <__aeabi_dsub>
 800abf0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800abf4:	f7f5 feec 	bl	80009d0 <__aeabi_dcmplt>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	f040 8087 	bne.w	800ad0c <_dtoa_r+0x6bc>
 800abfe:	42a6      	cmp	r6, r4
 800ac00:	f43f af43 	beq.w	800aa8a <_dtoa_r+0x43a>
 800ac04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ac08:	2200      	movs	r2, #0
 800ac0a:	4b53      	ldr	r3, [pc, #332]	@ (800ad58 <_dtoa_r+0x708>)
 800ac0c:	f7f5 fc6e 	bl	80004ec <__aeabi_dmul>
 800ac10:	2200      	movs	r2, #0
 800ac12:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac1a:	4b4f      	ldr	r3, [pc, #316]	@ (800ad58 <_dtoa_r+0x708>)
 800ac1c:	f7f5 fc66 	bl	80004ec <__aeabi_dmul>
 800ac20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac24:	e7c4      	b.n	800abb0 <_dtoa_r+0x560>
 800ac26:	4631      	mov	r1, r6
 800ac28:	4628      	mov	r0, r5
 800ac2a:	f7f5 fc5f 	bl	80004ec <__aeabi_dmul>
 800ac2e:	4656      	mov	r6, sl
 800ac30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac34:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ac36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac3a:	f7f5 ff07 	bl	8000a4c <__aeabi_d2iz>
 800ac3e:	4605      	mov	r5, r0
 800ac40:	f7f5 fbea 	bl	8000418 <__aeabi_i2d>
 800ac44:	4602      	mov	r2, r0
 800ac46:	460b      	mov	r3, r1
 800ac48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac4c:	f7f5 fa96 	bl	800017c <__aeabi_dsub>
 800ac50:	4602      	mov	r2, r0
 800ac52:	460b      	mov	r3, r1
 800ac54:	3530      	adds	r5, #48	@ 0x30
 800ac56:	f806 5b01 	strb.w	r5, [r6], #1
 800ac5a:	42a6      	cmp	r6, r4
 800ac5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac60:	f04f 0200 	mov.w	r2, #0
 800ac64:	d124      	bne.n	800acb0 <_dtoa_r+0x660>
 800ac66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ac6a:	4b39      	ldr	r3, [pc, #228]	@ (800ad50 <_dtoa_r+0x700>)
 800ac6c:	f7f5 fa88 	bl	8000180 <__adddf3>
 800ac70:	4602      	mov	r2, r0
 800ac72:	460b      	mov	r3, r1
 800ac74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac78:	f7f5 fec8 	bl	8000a0c <__aeabi_dcmpgt>
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	d145      	bne.n	800ad0c <_dtoa_r+0x6bc>
 800ac80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac84:	2000      	movs	r0, #0
 800ac86:	4932      	ldr	r1, [pc, #200]	@ (800ad50 <_dtoa_r+0x700>)
 800ac88:	f7f5 fa78 	bl	800017c <__aeabi_dsub>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	460b      	mov	r3, r1
 800ac90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac94:	f7f5 fe9c 	bl	80009d0 <__aeabi_dcmplt>
 800ac98:	2800      	cmp	r0, #0
 800ac9a:	f43f aef6 	beq.w	800aa8a <_dtoa_r+0x43a>
 800ac9e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aca0:	1e73      	subs	r3, r6, #1
 800aca2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aca4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aca8:	2b30      	cmp	r3, #48	@ 0x30
 800acaa:	d0f8      	beq.n	800ac9e <_dtoa_r+0x64e>
 800acac:	9f04      	ldr	r7, [sp, #16]
 800acae:	e73f      	b.n	800ab30 <_dtoa_r+0x4e0>
 800acb0:	4b29      	ldr	r3, [pc, #164]	@ (800ad58 <_dtoa_r+0x708>)
 800acb2:	f7f5 fc1b 	bl	80004ec <__aeabi_dmul>
 800acb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acba:	e7bc      	b.n	800ac36 <_dtoa_r+0x5e6>
 800acbc:	d10c      	bne.n	800acd8 <_dtoa_r+0x688>
 800acbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acc2:	2200      	movs	r2, #0
 800acc4:	4b25      	ldr	r3, [pc, #148]	@ (800ad5c <_dtoa_r+0x70c>)
 800acc6:	f7f5 fc11 	bl	80004ec <__aeabi_dmul>
 800acca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800acce:	f7f5 fe93 	bl	80009f8 <__aeabi_dcmpge>
 800acd2:	2800      	cmp	r0, #0
 800acd4:	f000 815b 	beq.w	800af8e <_dtoa_r+0x93e>
 800acd8:	2400      	movs	r4, #0
 800acda:	4625      	mov	r5, r4
 800acdc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800acde:	4656      	mov	r6, sl
 800ace0:	43db      	mvns	r3, r3
 800ace2:	9304      	str	r3, [sp, #16]
 800ace4:	2700      	movs	r7, #0
 800ace6:	4621      	mov	r1, r4
 800ace8:	4658      	mov	r0, fp
 800acea:	f000 fbb7 	bl	800b45c <_Bfree>
 800acee:	2d00      	cmp	r5, #0
 800acf0:	d0dc      	beq.n	800acac <_dtoa_r+0x65c>
 800acf2:	b12f      	cbz	r7, 800ad00 <_dtoa_r+0x6b0>
 800acf4:	42af      	cmp	r7, r5
 800acf6:	d003      	beq.n	800ad00 <_dtoa_r+0x6b0>
 800acf8:	4639      	mov	r1, r7
 800acfa:	4658      	mov	r0, fp
 800acfc:	f000 fbae 	bl	800b45c <_Bfree>
 800ad00:	4629      	mov	r1, r5
 800ad02:	4658      	mov	r0, fp
 800ad04:	f000 fbaa 	bl	800b45c <_Bfree>
 800ad08:	e7d0      	b.n	800acac <_dtoa_r+0x65c>
 800ad0a:	9704      	str	r7, [sp, #16]
 800ad0c:	4633      	mov	r3, r6
 800ad0e:	461e      	mov	r6, r3
 800ad10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad14:	2a39      	cmp	r2, #57	@ 0x39
 800ad16:	d107      	bne.n	800ad28 <_dtoa_r+0x6d8>
 800ad18:	459a      	cmp	sl, r3
 800ad1a:	d1f8      	bne.n	800ad0e <_dtoa_r+0x6be>
 800ad1c:	9a04      	ldr	r2, [sp, #16]
 800ad1e:	3201      	adds	r2, #1
 800ad20:	9204      	str	r2, [sp, #16]
 800ad22:	2230      	movs	r2, #48	@ 0x30
 800ad24:	f88a 2000 	strb.w	r2, [sl]
 800ad28:	781a      	ldrb	r2, [r3, #0]
 800ad2a:	3201      	adds	r2, #1
 800ad2c:	701a      	strb	r2, [r3, #0]
 800ad2e:	e7bd      	b.n	800acac <_dtoa_r+0x65c>
 800ad30:	2200      	movs	r2, #0
 800ad32:	4b09      	ldr	r3, [pc, #36]	@ (800ad58 <_dtoa_r+0x708>)
 800ad34:	f7f5 fbda 	bl	80004ec <__aeabi_dmul>
 800ad38:	2200      	movs	r2, #0
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	4604      	mov	r4, r0
 800ad3e:	460d      	mov	r5, r1
 800ad40:	f7f5 fe3c 	bl	80009bc <__aeabi_dcmpeq>
 800ad44:	2800      	cmp	r0, #0
 800ad46:	f43f aebc 	beq.w	800aac2 <_dtoa_r+0x472>
 800ad4a:	e6f1      	b.n	800ab30 <_dtoa_r+0x4e0>
 800ad4c:	0800d358 	.word	0x0800d358
 800ad50:	3fe00000 	.word	0x3fe00000
 800ad54:	3ff00000 	.word	0x3ff00000
 800ad58:	40240000 	.word	0x40240000
 800ad5c:	40140000 	.word	0x40140000
 800ad60:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ad62:	2a00      	cmp	r2, #0
 800ad64:	f000 80db 	beq.w	800af1e <_dtoa_r+0x8ce>
 800ad68:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ad6a:	2a01      	cmp	r2, #1
 800ad6c:	f300 80bf 	bgt.w	800aeee <_dtoa_r+0x89e>
 800ad70:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ad72:	2a00      	cmp	r2, #0
 800ad74:	f000 80b7 	beq.w	800aee6 <_dtoa_r+0x896>
 800ad78:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ad7c:	4646      	mov	r6, r8
 800ad7e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ad80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad82:	2101      	movs	r1, #1
 800ad84:	441a      	add	r2, r3
 800ad86:	4658      	mov	r0, fp
 800ad88:	4498      	add	r8, r3
 800ad8a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad8c:	f000 fc1a 	bl	800b5c4 <__i2b>
 800ad90:	4605      	mov	r5, r0
 800ad92:	b15e      	cbz	r6, 800adac <_dtoa_r+0x75c>
 800ad94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	dd08      	ble.n	800adac <_dtoa_r+0x75c>
 800ad9a:	42b3      	cmp	r3, r6
 800ad9c:	bfa8      	it	ge
 800ad9e:	4633      	movge	r3, r6
 800ada0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ada2:	eba8 0803 	sub.w	r8, r8, r3
 800ada6:	1af6      	subs	r6, r6, r3
 800ada8:	1ad3      	subs	r3, r2, r3
 800adaa:	9309      	str	r3, [sp, #36]	@ 0x24
 800adac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adae:	b1f3      	cbz	r3, 800adee <_dtoa_r+0x79e>
 800adb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	f000 80b7 	beq.w	800af26 <_dtoa_r+0x8d6>
 800adb8:	b18c      	cbz	r4, 800adde <_dtoa_r+0x78e>
 800adba:	4629      	mov	r1, r5
 800adbc:	4622      	mov	r2, r4
 800adbe:	4658      	mov	r0, fp
 800adc0:	f000 fcbe 	bl	800b740 <__pow5mult>
 800adc4:	464a      	mov	r2, r9
 800adc6:	4601      	mov	r1, r0
 800adc8:	4605      	mov	r5, r0
 800adca:	4658      	mov	r0, fp
 800adcc:	f000 fc10 	bl	800b5f0 <__multiply>
 800add0:	4649      	mov	r1, r9
 800add2:	9004      	str	r0, [sp, #16]
 800add4:	4658      	mov	r0, fp
 800add6:	f000 fb41 	bl	800b45c <_Bfree>
 800adda:	9b04      	ldr	r3, [sp, #16]
 800addc:	4699      	mov	r9, r3
 800adde:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ade0:	1b1a      	subs	r2, r3, r4
 800ade2:	d004      	beq.n	800adee <_dtoa_r+0x79e>
 800ade4:	4649      	mov	r1, r9
 800ade6:	4658      	mov	r0, fp
 800ade8:	f000 fcaa 	bl	800b740 <__pow5mult>
 800adec:	4681      	mov	r9, r0
 800adee:	2101      	movs	r1, #1
 800adf0:	4658      	mov	r0, fp
 800adf2:	f000 fbe7 	bl	800b5c4 <__i2b>
 800adf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adf8:	4604      	mov	r4, r0
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	f000 81c9 	beq.w	800b192 <_dtoa_r+0xb42>
 800ae00:	461a      	mov	r2, r3
 800ae02:	4601      	mov	r1, r0
 800ae04:	4658      	mov	r0, fp
 800ae06:	f000 fc9b 	bl	800b740 <__pow5mult>
 800ae0a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ae0c:	4604      	mov	r4, r0
 800ae0e:	2b01      	cmp	r3, #1
 800ae10:	f300 808f 	bgt.w	800af32 <_dtoa_r+0x8e2>
 800ae14:	9b02      	ldr	r3, [sp, #8]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	f040 8087 	bne.w	800af2a <_dtoa_r+0x8da>
 800ae1c:	9b03      	ldr	r3, [sp, #12]
 800ae1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	f040 8083 	bne.w	800af2e <_dtoa_r+0x8de>
 800ae28:	9b03      	ldr	r3, [sp, #12]
 800ae2a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae2e:	0d1b      	lsrs	r3, r3, #20
 800ae30:	051b      	lsls	r3, r3, #20
 800ae32:	b12b      	cbz	r3, 800ae40 <_dtoa_r+0x7f0>
 800ae34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae36:	f108 0801 	add.w	r8, r8, #1
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae3e:	2301      	movs	r3, #1
 800ae40:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	f000 81aa 	beq.w	800b19e <_dtoa_r+0xb4e>
 800ae4a:	6923      	ldr	r3, [r4, #16]
 800ae4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ae50:	6918      	ldr	r0, [r3, #16]
 800ae52:	f000 fb6b 	bl	800b52c <__hi0bits>
 800ae56:	f1c0 0020 	rsb	r0, r0, #32
 800ae5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae5c:	4418      	add	r0, r3
 800ae5e:	f010 001f 	ands.w	r0, r0, #31
 800ae62:	d071      	beq.n	800af48 <_dtoa_r+0x8f8>
 800ae64:	f1c0 0320 	rsb	r3, r0, #32
 800ae68:	2b04      	cmp	r3, #4
 800ae6a:	dd65      	ble.n	800af38 <_dtoa_r+0x8e8>
 800ae6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae6e:	f1c0 001c 	rsb	r0, r0, #28
 800ae72:	4403      	add	r3, r0
 800ae74:	4480      	add	r8, r0
 800ae76:	4406      	add	r6, r0
 800ae78:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae7a:	f1b8 0f00 	cmp.w	r8, #0
 800ae7e:	dd05      	ble.n	800ae8c <_dtoa_r+0x83c>
 800ae80:	4649      	mov	r1, r9
 800ae82:	4642      	mov	r2, r8
 800ae84:	4658      	mov	r0, fp
 800ae86:	f000 fcb5 	bl	800b7f4 <__lshift>
 800ae8a:	4681      	mov	r9, r0
 800ae8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	dd05      	ble.n	800ae9e <_dtoa_r+0x84e>
 800ae92:	4621      	mov	r1, r4
 800ae94:	461a      	mov	r2, r3
 800ae96:	4658      	mov	r0, fp
 800ae98:	f000 fcac 	bl	800b7f4 <__lshift>
 800ae9c:	4604      	mov	r4, r0
 800ae9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d053      	beq.n	800af4c <_dtoa_r+0x8fc>
 800aea4:	4621      	mov	r1, r4
 800aea6:	4648      	mov	r0, r9
 800aea8:	f000 fd10 	bl	800b8cc <__mcmp>
 800aeac:	2800      	cmp	r0, #0
 800aeae:	da4d      	bge.n	800af4c <_dtoa_r+0x8fc>
 800aeb0:	1e7b      	subs	r3, r7, #1
 800aeb2:	4649      	mov	r1, r9
 800aeb4:	9304      	str	r3, [sp, #16]
 800aeb6:	220a      	movs	r2, #10
 800aeb8:	2300      	movs	r3, #0
 800aeba:	4658      	mov	r0, fp
 800aebc:	f000 faf0 	bl	800b4a0 <__multadd>
 800aec0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aec2:	4681      	mov	r9, r0
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	f000 816c 	beq.w	800b1a2 <_dtoa_r+0xb52>
 800aeca:	2300      	movs	r3, #0
 800aecc:	4629      	mov	r1, r5
 800aece:	220a      	movs	r2, #10
 800aed0:	4658      	mov	r0, fp
 800aed2:	f000 fae5 	bl	800b4a0 <__multadd>
 800aed6:	9b08      	ldr	r3, [sp, #32]
 800aed8:	4605      	mov	r5, r0
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	dc61      	bgt.n	800afa2 <_dtoa_r+0x952>
 800aede:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800aee0:	2b02      	cmp	r3, #2
 800aee2:	dc3b      	bgt.n	800af5c <_dtoa_r+0x90c>
 800aee4:	e05d      	b.n	800afa2 <_dtoa_r+0x952>
 800aee6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aee8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800aeec:	e746      	b.n	800ad7c <_dtoa_r+0x72c>
 800aeee:	9b07      	ldr	r3, [sp, #28]
 800aef0:	1e5c      	subs	r4, r3, #1
 800aef2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aef4:	42a3      	cmp	r3, r4
 800aef6:	bfbf      	itttt	lt
 800aef8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800aefa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800aefc:	1ae3      	sublt	r3, r4, r3
 800aefe:	18d2      	addlt	r2, r2, r3
 800af00:	bfa8      	it	ge
 800af02:	1b1c      	subge	r4, r3, r4
 800af04:	9b07      	ldr	r3, [sp, #28]
 800af06:	bfbe      	ittt	lt
 800af08:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800af0a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800af0c:	2400      	movlt	r4, #0
 800af0e:	2b00      	cmp	r3, #0
 800af10:	bfb5      	itete	lt
 800af12:	eba8 0603 	sublt.w	r6, r8, r3
 800af16:	4646      	movge	r6, r8
 800af18:	2300      	movlt	r3, #0
 800af1a:	9b07      	ldrge	r3, [sp, #28]
 800af1c:	e730      	b.n	800ad80 <_dtoa_r+0x730>
 800af1e:	4646      	mov	r6, r8
 800af20:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800af22:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800af24:	e735      	b.n	800ad92 <_dtoa_r+0x742>
 800af26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af28:	e75c      	b.n	800ade4 <_dtoa_r+0x794>
 800af2a:	2300      	movs	r3, #0
 800af2c:	e788      	b.n	800ae40 <_dtoa_r+0x7f0>
 800af2e:	9b02      	ldr	r3, [sp, #8]
 800af30:	e786      	b.n	800ae40 <_dtoa_r+0x7f0>
 800af32:	2300      	movs	r3, #0
 800af34:	930a      	str	r3, [sp, #40]	@ 0x28
 800af36:	e788      	b.n	800ae4a <_dtoa_r+0x7fa>
 800af38:	d09f      	beq.n	800ae7a <_dtoa_r+0x82a>
 800af3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af3c:	331c      	adds	r3, #28
 800af3e:	441a      	add	r2, r3
 800af40:	4498      	add	r8, r3
 800af42:	441e      	add	r6, r3
 800af44:	9209      	str	r2, [sp, #36]	@ 0x24
 800af46:	e798      	b.n	800ae7a <_dtoa_r+0x82a>
 800af48:	4603      	mov	r3, r0
 800af4a:	e7f6      	b.n	800af3a <_dtoa_r+0x8ea>
 800af4c:	9b07      	ldr	r3, [sp, #28]
 800af4e:	9704      	str	r7, [sp, #16]
 800af50:	2b00      	cmp	r3, #0
 800af52:	dc20      	bgt.n	800af96 <_dtoa_r+0x946>
 800af54:	9308      	str	r3, [sp, #32]
 800af56:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800af58:	2b02      	cmp	r3, #2
 800af5a:	dd1e      	ble.n	800af9a <_dtoa_r+0x94a>
 800af5c:	9b08      	ldr	r3, [sp, #32]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	f47f aebc 	bne.w	800acdc <_dtoa_r+0x68c>
 800af64:	4621      	mov	r1, r4
 800af66:	2205      	movs	r2, #5
 800af68:	4658      	mov	r0, fp
 800af6a:	f000 fa99 	bl	800b4a0 <__multadd>
 800af6e:	4601      	mov	r1, r0
 800af70:	4604      	mov	r4, r0
 800af72:	4648      	mov	r0, r9
 800af74:	f000 fcaa 	bl	800b8cc <__mcmp>
 800af78:	2800      	cmp	r0, #0
 800af7a:	f77f aeaf 	ble.w	800acdc <_dtoa_r+0x68c>
 800af7e:	2331      	movs	r3, #49	@ 0x31
 800af80:	4656      	mov	r6, sl
 800af82:	f806 3b01 	strb.w	r3, [r6], #1
 800af86:	9b04      	ldr	r3, [sp, #16]
 800af88:	3301      	adds	r3, #1
 800af8a:	9304      	str	r3, [sp, #16]
 800af8c:	e6aa      	b.n	800ace4 <_dtoa_r+0x694>
 800af8e:	9c07      	ldr	r4, [sp, #28]
 800af90:	9704      	str	r7, [sp, #16]
 800af92:	4625      	mov	r5, r4
 800af94:	e7f3      	b.n	800af7e <_dtoa_r+0x92e>
 800af96:	9b07      	ldr	r3, [sp, #28]
 800af98:	9308      	str	r3, [sp, #32]
 800af9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	f000 8104 	beq.w	800b1aa <_dtoa_r+0xb5a>
 800afa2:	2e00      	cmp	r6, #0
 800afa4:	dd05      	ble.n	800afb2 <_dtoa_r+0x962>
 800afa6:	4629      	mov	r1, r5
 800afa8:	4632      	mov	r2, r6
 800afaa:	4658      	mov	r0, fp
 800afac:	f000 fc22 	bl	800b7f4 <__lshift>
 800afb0:	4605      	mov	r5, r0
 800afb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d05a      	beq.n	800b06e <_dtoa_r+0xa1e>
 800afb8:	4658      	mov	r0, fp
 800afba:	6869      	ldr	r1, [r5, #4]
 800afbc:	f000 fa0e 	bl	800b3dc <_Balloc>
 800afc0:	4606      	mov	r6, r0
 800afc2:	b928      	cbnz	r0, 800afd0 <_dtoa_r+0x980>
 800afc4:	4602      	mov	r2, r0
 800afc6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800afca:	4b83      	ldr	r3, [pc, #524]	@ (800b1d8 <_dtoa_r+0xb88>)
 800afcc:	f7ff bb54 	b.w	800a678 <_dtoa_r+0x28>
 800afd0:	692a      	ldr	r2, [r5, #16]
 800afd2:	f105 010c 	add.w	r1, r5, #12
 800afd6:	3202      	adds	r2, #2
 800afd8:	0092      	lsls	r2, r2, #2
 800afda:	300c      	adds	r0, #12
 800afdc:	f7ff faa1 	bl	800a522 <memcpy>
 800afe0:	2201      	movs	r2, #1
 800afe2:	4631      	mov	r1, r6
 800afe4:	4658      	mov	r0, fp
 800afe6:	f000 fc05 	bl	800b7f4 <__lshift>
 800afea:	462f      	mov	r7, r5
 800afec:	4605      	mov	r5, r0
 800afee:	f10a 0301 	add.w	r3, sl, #1
 800aff2:	9307      	str	r3, [sp, #28]
 800aff4:	9b08      	ldr	r3, [sp, #32]
 800aff6:	4453      	add	r3, sl
 800aff8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800affa:	9b02      	ldr	r3, [sp, #8]
 800affc:	f003 0301 	and.w	r3, r3, #1
 800b000:	930a      	str	r3, [sp, #40]	@ 0x28
 800b002:	9b07      	ldr	r3, [sp, #28]
 800b004:	4621      	mov	r1, r4
 800b006:	3b01      	subs	r3, #1
 800b008:	4648      	mov	r0, r9
 800b00a:	9302      	str	r3, [sp, #8]
 800b00c:	f7ff fa97 	bl	800a53e <quorem>
 800b010:	4639      	mov	r1, r7
 800b012:	9008      	str	r0, [sp, #32]
 800b014:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b018:	4648      	mov	r0, r9
 800b01a:	f000 fc57 	bl	800b8cc <__mcmp>
 800b01e:	462a      	mov	r2, r5
 800b020:	9009      	str	r0, [sp, #36]	@ 0x24
 800b022:	4621      	mov	r1, r4
 800b024:	4658      	mov	r0, fp
 800b026:	f000 fc6d 	bl	800b904 <__mdiff>
 800b02a:	68c2      	ldr	r2, [r0, #12]
 800b02c:	4606      	mov	r6, r0
 800b02e:	bb02      	cbnz	r2, 800b072 <_dtoa_r+0xa22>
 800b030:	4601      	mov	r1, r0
 800b032:	4648      	mov	r0, r9
 800b034:	f000 fc4a 	bl	800b8cc <__mcmp>
 800b038:	4602      	mov	r2, r0
 800b03a:	4631      	mov	r1, r6
 800b03c:	4658      	mov	r0, fp
 800b03e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b040:	f000 fa0c 	bl	800b45c <_Bfree>
 800b044:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b046:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b048:	9e07      	ldr	r6, [sp, #28]
 800b04a:	ea43 0102 	orr.w	r1, r3, r2
 800b04e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b050:	4319      	orrs	r1, r3
 800b052:	d110      	bne.n	800b076 <_dtoa_r+0xa26>
 800b054:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b058:	d029      	beq.n	800b0ae <_dtoa_r+0xa5e>
 800b05a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	dd02      	ble.n	800b066 <_dtoa_r+0xa16>
 800b060:	9b08      	ldr	r3, [sp, #32]
 800b062:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b066:	9b02      	ldr	r3, [sp, #8]
 800b068:	f883 8000 	strb.w	r8, [r3]
 800b06c:	e63b      	b.n	800ace6 <_dtoa_r+0x696>
 800b06e:	4628      	mov	r0, r5
 800b070:	e7bb      	b.n	800afea <_dtoa_r+0x99a>
 800b072:	2201      	movs	r2, #1
 800b074:	e7e1      	b.n	800b03a <_dtoa_r+0x9ea>
 800b076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b078:	2b00      	cmp	r3, #0
 800b07a:	db04      	blt.n	800b086 <_dtoa_r+0xa36>
 800b07c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800b07e:	430b      	orrs	r3, r1
 800b080:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b082:	430b      	orrs	r3, r1
 800b084:	d120      	bne.n	800b0c8 <_dtoa_r+0xa78>
 800b086:	2a00      	cmp	r2, #0
 800b088:	dded      	ble.n	800b066 <_dtoa_r+0xa16>
 800b08a:	4649      	mov	r1, r9
 800b08c:	2201      	movs	r2, #1
 800b08e:	4658      	mov	r0, fp
 800b090:	f000 fbb0 	bl	800b7f4 <__lshift>
 800b094:	4621      	mov	r1, r4
 800b096:	4681      	mov	r9, r0
 800b098:	f000 fc18 	bl	800b8cc <__mcmp>
 800b09c:	2800      	cmp	r0, #0
 800b09e:	dc03      	bgt.n	800b0a8 <_dtoa_r+0xa58>
 800b0a0:	d1e1      	bne.n	800b066 <_dtoa_r+0xa16>
 800b0a2:	f018 0f01 	tst.w	r8, #1
 800b0a6:	d0de      	beq.n	800b066 <_dtoa_r+0xa16>
 800b0a8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b0ac:	d1d8      	bne.n	800b060 <_dtoa_r+0xa10>
 800b0ae:	2339      	movs	r3, #57	@ 0x39
 800b0b0:	9a02      	ldr	r2, [sp, #8]
 800b0b2:	7013      	strb	r3, [r2, #0]
 800b0b4:	4633      	mov	r3, r6
 800b0b6:	461e      	mov	r6, r3
 800b0b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b0bc:	3b01      	subs	r3, #1
 800b0be:	2a39      	cmp	r2, #57	@ 0x39
 800b0c0:	d052      	beq.n	800b168 <_dtoa_r+0xb18>
 800b0c2:	3201      	adds	r2, #1
 800b0c4:	701a      	strb	r2, [r3, #0]
 800b0c6:	e60e      	b.n	800ace6 <_dtoa_r+0x696>
 800b0c8:	2a00      	cmp	r2, #0
 800b0ca:	dd07      	ble.n	800b0dc <_dtoa_r+0xa8c>
 800b0cc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b0d0:	d0ed      	beq.n	800b0ae <_dtoa_r+0xa5e>
 800b0d2:	9a02      	ldr	r2, [sp, #8]
 800b0d4:	f108 0301 	add.w	r3, r8, #1
 800b0d8:	7013      	strb	r3, [r2, #0]
 800b0da:	e604      	b.n	800ace6 <_dtoa_r+0x696>
 800b0dc:	9b07      	ldr	r3, [sp, #28]
 800b0de:	9a07      	ldr	r2, [sp, #28]
 800b0e0:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b0e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d028      	beq.n	800b13c <_dtoa_r+0xaec>
 800b0ea:	4649      	mov	r1, r9
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	220a      	movs	r2, #10
 800b0f0:	4658      	mov	r0, fp
 800b0f2:	f000 f9d5 	bl	800b4a0 <__multadd>
 800b0f6:	42af      	cmp	r7, r5
 800b0f8:	4681      	mov	r9, r0
 800b0fa:	f04f 0300 	mov.w	r3, #0
 800b0fe:	f04f 020a 	mov.w	r2, #10
 800b102:	4639      	mov	r1, r7
 800b104:	4658      	mov	r0, fp
 800b106:	d107      	bne.n	800b118 <_dtoa_r+0xac8>
 800b108:	f000 f9ca 	bl	800b4a0 <__multadd>
 800b10c:	4607      	mov	r7, r0
 800b10e:	4605      	mov	r5, r0
 800b110:	9b07      	ldr	r3, [sp, #28]
 800b112:	3301      	adds	r3, #1
 800b114:	9307      	str	r3, [sp, #28]
 800b116:	e774      	b.n	800b002 <_dtoa_r+0x9b2>
 800b118:	f000 f9c2 	bl	800b4a0 <__multadd>
 800b11c:	4629      	mov	r1, r5
 800b11e:	4607      	mov	r7, r0
 800b120:	2300      	movs	r3, #0
 800b122:	220a      	movs	r2, #10
 800b124:	4658      	mov	r0, fp
 800b126:	f000 f9bb 	bl	800b4a0 <__multadd>
 800b12a:	4605      	mov	r5, r0
 800b12c:	e7f0      	b.n	800b110 <_dtoa_r+0xac0>
 800b12e:	9b08      	ldr	r3, [sp, #32]
 800b130:	2700      	movs	r7, #0
 800b132:	2b00      	cmp	r3, #0
 800b134:	bfcc      	ite	gt
 800b136:	461e      	movgt	r6, r3
 800b138:	2601      	movle	r6, #1
 800b13a:	4456      	add	r6, sl
 800b13c:	4649      	mov	r1, r9
 800b13e:	2201      	movs	r2, #1
 800b140:	4658      	mov	r0, fp
 800b142:	f000 fb57 	bl	800b7f4 <__lshift>
 800b146:	4621      	mov	r1, r4
 800b148:	4681      	mov	r9, r0
 800b14a:	f000 fbbf 	bl	800b8cc <__mcmp>
 800b14e:	2800      	cmp	r0, #0
 800b150:	dcb0      	bgt.n	800b0b4 <_dtoa_r+0xa64>
 800b152:	d102      	bne.n	800b15a <_dtoa_r+0xb0a>
 800b154:	f018 0f01 	tst.w	r8, #1
 800b158:	d1ac      	bne.n	800b0b4 <_dtoa_r+0xa64>
 800b15a:	4633      	mov	r3, r6
 800b15c:	461e      	mov	r6, r3
 800b15e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b162:	2a30      	cmp	r2, #48	@ 0x30
 800b164:	d0fa      	beq.n	800b15c <_dtoa_r+0xb0c>
 800b166:	e5be      	b.n	800ace6 <_dtoa_r+0x696>
 800b168:	459a      	cmp	sl, r3
 800b16a:	d1a4      	bne.n	800b0b6 <_dtoa_r+0xa66>
 800b16c:	9b04      	ldr	r3, [sp, #16]
 800b16e:	3301      	adds	r3, #1
 800b170:	9304      	str	r3, [sp, #16]
 800b172:	2331      	movs	r3, #49	@ 0x31
 800b174:	f88a 3000 	strb.w	r3, [sl]
 800b178:	e5b5      	b.n	800ace6 <_dtoa_r+0x696>
 800b17a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b17c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b1dc <_dtoa_r+0xb8c>
 800b180:	b11b      	cbz	r3, 800b18a <_dtoa_r+0xb3a>
 800b182:	f10a 0308 	add.w	r3, sl, #8
 800b186:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b188:	6013      	str	r3, [r2, #0]
 800b18a:	4650      	mov	r0, sl
 800b18c:	b017      	add	sp, #92	@ 0x5c
 800b18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b192:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b194:	2b01      	cmp	r3, #1
 800b196:	f77f ae3d 	ble.w	800ae14 <_dtoa_r+0x7c4>
 800b19a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b19c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b19e:	2001      	movs	r0, #1
 800b1a0:	e65b      	b.n	800ae5a <_dtoa_r+0x80a>
 800b1a2:	9b08      	ldr	r3, [sp, #32]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	f77f aed6 	ble.w	800af56 <_dtoa_r+0x906>
 800b1aa:	4656      	mov	r6, sl
 800b1ac:	4621      	mov	r1, r4
 800b1ae:	4648      	mov	r0, r9
 800b1b0:	f7ff f9c5 	bl	800a53e <quorem>
 800b1b4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b1b8:	9b08      	ldr	r3, [sp, #32]
 800b1ba:	f806 8b01 	strb.w	r8, [r6], #1
 800b1be:	eba6 020a 	sub.w	r2, r6, sl
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	ddb3      	ble.n	800b12e <_dtoa_r+0xade>
 800b1c6:	4649      	mov	r1, r9
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	220a      	movs	r2, #10
 800b1cc:	4658      	mov	r0, fp
 800b1ce:	f000 f967 	bl	800b4a0 <__multadd>
 800b1d2:	4681      	mov	r9, r0
 800b1d4:	e7ea      	b.n	800b1ac <_dtoa_r+0xb5c>
 800b1d6:	bf00      	nop
 800b1d8:	0800d2b4 	.word	0x0800d2b4
 800b1dc:	0800d238 	.word	0x0800d238

0800b1e0 <_free_r>:
 800b1e0:	b538      	push	{r3, r4, r5, lr}
 800b1e2:	4605      	mov	r5, r0
 800b1e4:	2900      	cmp	r1, #0
 800b1e6:	d040      	beq.n	800b26a <_free_r+0x8a>
 800b1e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1ec:	1f0c      	subs	r4, r1, #4
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	bfb8      	it	lt
 800b1f2:	18e4      	addlt	r4, r4, r3
 800b1f4:	f000 f8e6 	bl	800b3c4 <__malloc_lock>
 800b1f8:	4a1c      	ldr	r2, [pc, #112]	@ (800b26c <_free_r+0x8c>)
 800b1fa:	6813      	ldr	r3, [r2, #0]
 800b1fc:	b933      	cbnz	r3, 800b20c <_free_r+0x2c>
 800b1fe:	6063      	str	r3, [r4, #4]
 800b200:	6014      	str	r4, [r2, #0]
 800b202:	4628      	mov	r0, r5
 800b204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b208:	f000 b8e2 	b.w	800b3d0 <__malloc_unlock>
 800b20c:	42a3      	cmp	r3, r4
 800b20e:	d908      	bls.n	800b222 <_free_r+0x42>
 800b210:	6820      	ldr	r0, [r4, #0]
 800b212:	1821      	adds	r1, r4, r0
 800b214:	428b      	cmp	r3, r1
 800b216:	bf01      	itttt	eq
 800b218:	6819      	ldreq	r1, [r3, #0]
 800b21a:	685b      	ldreq	r3, [r3, #4]
 800b21c:	1809      	addeq	r1, r1, r0
 800b21e:	6021      	streq	r1, [r4, #0]
 800b220:	e7ed      	b.n	800b1fe <_free_r+0x1e>
 800b222:	461a      	mov	r2, r3
 800b224:	685b      	ldr	r3, [r3, #4]
 800b226:	b10b      	cbz	r3, 800b22c <_free_r+0x4c>
 800b228:	42a3      	cmp	r3, r4
 800b22a:	d9fa      	bls.n	800b222 <_free_r+0x42>
 800b22c:	6811      	ldr	r1, [r2, #0]
 800b22e:	1850      	adds	r0, r2, r1
 800b230:	42a0      	cmp	r0, r4
 800b232:	d10b      	bne.n	800b24c <_free_r+0x6c>
 800b234:	6820      	ldr	r0, [r4, #0]
 800b236:	4401      	add	r1, r0
 800b238:	1850      	adds	r0, r2, r1
 800b23a:	4283      	cmp	r3, r0
 800b23c:	6011      	str	r1, [r2, #0]
 800b23e:	d1e0      	bne.n	800b202 <_free_r+0x22>
 800b240:	6818      	ldr	r0, [r3, #0]
 800b242:	685b      	ldr	r3, [r3, #4]
 800b244:	4408      	add	r0, r1
 800b246:	6010      	str	r0, [r2, #0]
 800b248:	6053      	str	r3, [r2, #4]
 800b24a:	e7da      	b.n	800b202 <_free_r+0x22>
 800b24c:	d902      	bls.n	800b254 <_free_r+0x74>
 800b24e:	230c      	movs	r3, #12
 800b250:	602b      	str	r3, [r5, #0]
 800b252:	e7d6      	b.n	800b202 <_free_r+0x22>
 800b254:	6820      	ldr	r0, [r4, #0]
 800b256:	1821      	adds	r1, r4, r0
 800b258:	428b      	cmp	r3, r1
 800b25a:	bf01      	itttt	eq
 800b25c:	6819      	ldreq	r1, [r3, #0]
 800b25e:	685b      	ldreq	r3, [r3, #4]
 800b260:	1809      	addeq	r1, r1, r0
 800b262:	6021      	streq	r1, [r4, #0]
 800b264:	6063      	str	r3, [r4, #4]
 800b266:	6054      	str	r4, [r2, #4]
 800b268:	e7cb      	b.n	800b202 <_free_r+0x22>
 800b26a:	bd38      	pop	{r3, r4, r5, pc}
 800b26c:	200041e4 	.word	0x200041e4

0800b270 <malloc>:
 800b270:	4b02      	ldr	r3, [pc, #8]	@ (800b27c <malloc+0xc>)
 800b272:	4601      	mov	r1, r0
 800b274:	6818      	ldr	r0, [r3, #0]
 800b276:	f000 b825 	b.w	800b2c4 <_malloc_r>
 800b27a:	bf00      	nop
 800b27c:	2000002c 	.word	0x2000002c

0800b280 <sbrk_aligned>:
 800b280:	b570      	push	{r4, r5, r6, lr}
 800b282:	4e0f      	ldr	r6, [pc, #60]	@ (800b2c0 <sbrk_aligned+0x40>)
 800b284:	460c      	mov	r4, r1
 800b286:	6831      	ldr	r1, [r6, #0]
 800b288:	4605      	mov	r5, r0
 800b28a:	b911      	cbnz	r1, 800b292 <sbrk_aligned+0x12>
 800b28c:	f001 fb8a 	bl	800c9a4 <_sbrk_r>
 800b290:	6030      	str	r0, [r6, #0]
 800b292:	4621      	mov	r1, r4
 800b294:	4628      	mov	r0, r5
 800b296:	f001 fb85 	bl	800c9a4 <_sbrk_r>
 800b29a:	1c43      	adds	r3, r0, #1
 800b29c:	d103      	bne.n	800b2a6 <sbrk_aligned+0x26>
 800b29e:	f04f 34ff 	mov.w	r4, #4294967295
 800b2a2:	4620      	mov	r0, r4
 800b2a4:	bd70      	pop	{r4, r5, r6, pc}
 800b2a6:	1cc4      	adds	r4, r0, #3
 800b2a8:	f024 0403 	bic.w	r4, r4, #3
 800b2ac:	42a0      	cmp	r0, r4
 800b2ae:	d0f8      	beq.n	800b2a2 <sbrk_aligned+0x22>
 800b2b0:	1a21      	subs	r1, r4, r0
 800b2b2:	4628      	mov	r0, r5
 800b2b4:	f001 fb76 	bl	800c9a4 <_sbrk_r>
 800b2b8:	3001      	adds	r0, #1
 800b2ba:	d1f2      	bne.n	800b2a2 <sbrk_aligned+0x22>
 800b2bc:	e7ef      	b.n	800b29e <sbrk_aligned+0x1e>
 800b2be:	bf00      	nop
 800b2c0:	200041e0 	.word	0x200041e0

0800b2c4 <_malloc_r>:
 800b2c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2c8:	1ccd      	adds	r5, r1, #3
 800b2ca:	f025 0503 	bic.w	r5, r5, #3
 800b2ce:	3508      	adds	r5, #8
 800b2d0:	2d0c      	cmp	r5, #12
 800b2d2:	bf38      	it	cc
 800b2d4:	250c      	movcc	r5, #12
 800b2d6:	2d00      	cmp	r5, #0
 800b2d8:	4606      	mov	r6, r0
 800b2da:	db01      	blt.n	800b2e0 <_malloc_r+0x1c>
 800b2dc:	42a9      	cmp	r1, r5
 800b2de:	d904      	bls.n	800b2ea <_malloc_r+0x26>
 800b2e0:	230c      	movs	r3, #12
 800b2e2:	6033      	str	r3, [r6, #0]
 800b2e4:	2000      	movs	r0, #0
 800b2e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3c0 <_malloc_r+0xfc>
 800b2ee:	f000 f869 	bl	800b3c4 <__malloc_lock>
 800b2f2:	f8d8 3000 	ldr.w	r3, [r8]
 800b2f6:	461c      	mov	r4, r3
 800b2f8:	bb44      	cbnz	r4, 800b34c <_malloc_r+0x88>
 800b2fa:	4629      	mov	r1, r5
 800b2fc:	4630      	mov	r0, r6
 800b2fe:	f7ff ffbf 	bl	800b280 <sbrk_aligned>
 800b302:	1c43      	adds	r3, r0, #1
 800b304:	4604      	mov	r4, r0
 800b306:	d158      	bne.n	800b3ba <_malloc_r+0xf6>
 800b308:	f8d8 4000 	ldr.w	r4, [r8]
 800b30c:	4627      	mov	r7, r4
 800b30e:	2f00      	cmp	r7, #0
 800b310:	d143      	bne.n	800b39a <_malloc_r+0xd6>
 800b312:	2c00      	cmp	r4, #0
 800b314:	d04b      	beq.n	800b3ae <_malloc_r+0xea>
 800b316:	6823      	ldr	r3, [r4, #0]
 800b318:	4639      	mov	r1, r7
 800b31a:	4630      	mov	r0, r6
 800b31c:	eb04 0903 	add.w	r9, r4, r3
 800b320:	f001 fb40 	bl	800c9a4 <_sbrk_r>
 800b324:	4581      	cmp	r9, r0
 800b326:	d142      	bne.n	800b3ae <_malloc_r+0xea>
 800b328:	6821      	ldr	r1, [r4, #0]
 800b32a:	4630      	mov	r0, r6
 800b32c:	1a6d      	subs	r5, r5, r1
 800b32e:	4629      	mov	r1, r5
 800b330:	f7ff ffa6 	bl	800b280 <sbrk_aligned>
 800b334:	3001      	adds	r0, #1
 800b336:	d03a      	beq.n	800b3ae <_malloc_r+0xea>
 800b338:	6823      	ldr	r3, [r4, #0]
 800b33a:	442b      	add	r3, r5
 800b33c:	6023      	str	r3, [r4, #0]
 800b33e:	f8d8 3000 	ldr.w	r3, [r8]
 800b342:	685a      	ldr	r2, [r3, #4]
 800b344:	bb62      	cbnz	r2, 800b3a0 <_malloc_r+0xdc>
 800b346:	f8c8 7000 	str.w	r7, [r8]
 800b34a:	e00f      	b.n	800b36c <_malloc_r+0xa8>
 800b34c:	6822      	ldr	r2, [r4, #0]
 800b34e:	1b52      	subs	r2, r2, r5
 800b350:	d420      	bmi.n	800b394 <_malloc_r+0xd0>
 800b352:	2a0b      	cmp	r2, #11
 800b354:	d917      	bls.n	800b386 <_malloc_r+0xc2>
 800b356:	1961      	adds	r1, r4, r5
 800b358:	42a3      	cmp	r3, r4
 800b35a:	6025      	str	r5, [r4, #0]
 800b35c:	bf18      	it	ne
 800b35e:	6059      	strne	r1, [r3, #4]
 800b360:	6863      	ldr	r3, [r4, #4]
 800b362:	bf08      	it	eq
 800b364:	f8c8 1000 	streq.w	r1, [r8]
 800b368:	5162      	str	r2, [r4, r5]
 800b36a:	604b      	str	r3, [r1, #4]
 800b36c:	4630      	mov	r0, r6
 800b36e:	f000 f82f 	bl	800b3d0 <__malloc_unlock>
 800b372:	f104 000b 	add.w	r0, r4, #11
 800b376:	1d23      	adds	r3, r4, #4
 800b378:	f020 0007 	bic.w	r0, r0, #7
 800b37c:	1ac2      	subs	r2, r0, r3
 800b37e:	bf1c      	itt	ne
 800b380:	1a1b      	subne	r3, r3, r0
 800b382:	50a3      	strne	r3, [r4, r2]
 800b384:	e7af      	b.n	800b2e6 <_malloc_r+0x22>
 800b386:	6862      	ldr	r2, [r4, #4]
 800b388:	42a3      	cmp	r3, r4
 800b38a:	bf0c      	ite	eq
 800b38c:	f8c8 2000 	streq.w	r2, [r8]
 800b390:	605a      	strne	r2, [r3, #4]
 800b392:	e7eb      	b.n	800b36c <_malloc_r+0xa8>
 800b394:	4623      	mov	r3, r4
 800b396:	6864      	ldr	r4, [r4, #4]
 800b398:	e7ae      	b.n	800b2f8 <_malloc_r+0x34>
 800b39a:	463c      	mov	r4, r7
 800b39c:	687f      	ldr	r7, [r7, #4]
 800b39e:	e7b6      	b.n	800b30e <_malloc_r+0x4a>
 800b3a0:	461a      	mov	r2, r3
 800b3a2:	685b      	ldr	r3, [r3, #4]
 800b3a4:	42a3      	cmp	r3, r4
 800b3a6:	d1fb      	bne.n	800b3a0 <_malloc_r+0xdc>
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	6053      	str	r3, [r2, #4]
 800b3ac:	e7de      	b.n	800b36c <_malloc_r+0xa8>
 800b3ae:	230c      	movs	r3, #12
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	6033      	str	r3, [r6, #0]
 800b3b4:	f000 f80c 	bl	800b3d0 <__malloc_unlock>
 800b3b8:	e794      	b.n	800b2e4 <_malloc_r+0x20>
 800b3ba:	6005      	str	r5, [r0, #0]
 800b3bc:	e7d6      	b.n	800b36c <_malloc_r+0xa8>
 800b3be:	bf00      	nop
 800b3c0:	200041e4 	.word	0x200041e4

0800b3c4 <__malloc_lock>:
 800b3c4:	4801      	ldr	r0, [pc, #4]	@ (800b3cc <__malloc_lock+0x8>)
 800b3c6:	f7ff b89c 	b.w	800a502 <__retarget_lock_acquire_recursive>
 800b3ca:	bf00      	nop
 800b3cc:	200041dc 	.word	0x200041dc

0800b3d0 <__malloc_unlock>:
 800b3d0:	4801      	ldr	r0, [pc, #4]	@ (800b3d8 <__malloc_unlock+0x8>)
 800b3d2:	f7ff b897 	b.w	800a504 <__retarget_lock_release_recursive>
 800b3d6:	bf00      	nop
 800b3d8:	200041dc 	.word	0x200041dc

0800b3dc <_Balloc>:
 800b3dc:	b570      	push	{r4, r5, r6, lr}
 800b3de:	69c6      	ldr	r6, [r0, #28]
 800b3e0:	4604      	mov	r4, r0
 800b3e2:	460d      	mov	r5, r1
 800b3e4:	b976      	cbnz	r6, 800b404 <_Balloc+0x28>
 800b3e6:	2010      	movs	r0, #16
 800b3e8:	f7ff ff42 	bl	800b270 <malloc>
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	61e0      	str	r0, [r4, #28]
 800b3f0:	b920      	cbnz	r0, 800b3fc <_Balloc+0x20>
 800b3f2:	216b      	movs	r1, #107	@ 0x6b
 800b3f4:	4b17      	ldr	r3, [pc, #92]	@ (800b454 <_Balloc+0x78>)
 800b3f6:	4818      	ldr	r0, [pc, #96]	@ (800b458 <_Balloc+0x7c>)
 800b3f8:	f001 fae4 	bl	800c9c4 <__assert_func>
 800b3fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b400:	6006      	str	r6, [r0, #0]
 800b402:	60c6      	str	r6, [r0, #12]
 800b404:	69e6      	ldr	r6, [r4, #28]
 800b406:	68f3      	ldr	r3, [r6, #12]
 800b408:	b183      	cbz	r3, 800b42c <_Balloc+0x50>
 800b40a:	69e3      	ldr	r3, [r4, #28]
 800b40c:	68db      	ldr	r3, [r3, #12]
 800b40e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b412:	b9b8      	cbnz	r0, 800b444 <_Balloc+0x68>
 800b414:	2101      	movs	r1, #1
 800b416:	fa01 f605 	lsl.w	r6, r1, r5
 800b41a:	1d72      	adds	r2, r6, #5
 800b41c:	4620      	mov	r0, r4
 800b41e:	0092      	lsls	r2, r2, #2
 800b420:	f001 faee 	bl	800ca00 <_calloc_r>
 800b424:	b160      	cbz	r0, 800b440 <_Balloc+0x64>
 800b426:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b42a:	e00e      	b.n	800b44a <_Balloc+0x6e>
 800b42c:	2221      	movs	r2, #33	@ 0x21
 800b42e:	2104      	movs	r1, #4
 800b430:	4620      	mov	r0, r4
 800b432:	f001 fae5 	bl	800ca00 <_calloc_r>
 800b436:	69e3      	ldr	r3, [r4, #28]
 800b438:	60f0      	str	r0, [r6, #12]
 800b43a:	68db      	ldr	r3, [r3, #12]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d1e4      	bne.n	800b40a <_Balloc+0x2e>
 800b440:	2000      	movs	r0, #0
 800b442:	bd70      	pop	{r4, r5, r6, pc}
 800b444:	6802      	ldr	r2, [r0, #0]
 800b446:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b44a:	2300      	movs	r3, #0
 800b44c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b450:	e7f7      	b.n	800b442 <_Balloc+0x66>
 800b452:	bf00      	nop
 800b454:	0800d245 	.word	0x0800d245
 800b458:	0800d2c5 	.word	0x0800d2c5

0800b45c <_Bfree>:
 800b45c:	b570      	push	{r4, r5, r6, lr}
 800b45e:	69c6      	ldr	r6, [r0, #28]
 800b460:	4605      	mov	r5, r0
 800b462:	460c      	mov	r4, r1
 800b464:	b976      	cbnz	r6, 800b484 <_Bfree+0x28>
 800b466:	2010      	movs	r0, #16
 800b468:	f7ff ff02 	bl	800b270 <malloc>
 800b46c:	4602      	mov	r2, r0
 800b46e:	61e8      	str	r0, [r5, #28]
 800b470:	b920      	cbnz	r0, 800b47c <_Bfree+0x20>
 800b472:	218f      	movs	r1, #143	@ 0x8f
 800b474:	4b08      	ldr	r3, [pc, #32]	@ (800b498 <_Bfree+0x3c>)
 800b476:	4809      	ldr	r0, [pc, #36]	@ (800b49c <_Bfree+0x40>)
 800b478:	f001 faa4 	bl	800c9c4 <__assert_func>
 800b47c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b480:	6006      	str	r6, [r0, #0]
 800b482:	60c6      	str	r6, [r0, #12]
 800b484:	b13c      	cbz	r4, 800b496 <_Bfree+0x3a>
 800b486:	69eb      	ldr	r3, [r5, #28]
 800b488:	6862      	ldr	r2, [r4, #4]
 800b48a:	68db      	ldr	r3, [r3, #12]
 800b48c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b490:	6021      	str	r1, [r4, #0]
 800b492:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b496:	bd70      	pop	{r4, r5, r6, pc}
 800b498:	0800d245 	.word	0x0800d245
 800b49c:	0800d2c5 	.word	0x0800d2c5

0800b4a0 <__multadd>:
 800b4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4a4:	4607      	mov	r7, r0
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	461e      	mov	r6, r3
 800b4aa:	2000      	movs	r0, #0
 800b4ac:	690d      	ldr	r5, [r1, #16]
 800b4ae:	f101 0c14 	add.w	ip, r1, #20
 800b4b2:	f8dc 3000 	ldr.w	r3, [ip]
 800b4b6:	3001      	adds	r0, #1
 800b4b8:	b299      	uxth	r1, r3
 800b4ba:	fb02 6101 	mla	r1, r2, r1, r6
 800b4be:	0c1e      	lsrs	r6, r3, #16
 800b4c0:	0c0b      	lsrs	r3, r1, #16
 800b4c2:	fb02 3306 	mla	r3, r2, r6, r3
 800b4c6:	b289      	uxth	r1, r1
 800b4c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b4cc:	4285      	cmp	r5, r0
 800b4ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b4d2:	f84c 1b04 	str.w	r1, [ip], #4
 800b4d6:	dcec      	bgt.n	800b4b2 <__multadd+0x12>
 800b4d8:	b30e      	cbz	r6, 800b51e <__multadd+0x7e>
 800b4da:	68a3      	ldr	r3, [r4, #8]
 800b4dc:	42ab      	cmp	r3, r5
 800b4de:	dc19      	bgt.n	800b514 <__multadd+0x74>
 800b4e0:	6861      	ldr	r1, [r4, #4]
 800b4e2:	4638      	mov	r0, r7
 800b4e4:	3101      	adds	r1, #1
 800b4e6:	f7ff ff79 	bl	800b3dc <_Balloc>
 800b4ea:	4680      	mov	r8, r0
 800b4ec:	b928      	cbnz	r0, 800b4fa <__multadd+0x5a>
 800b4ee:	4602      	mov	r2, r0
 800b4f0:	21ba      	movs	r1, #186	@ 0xba
 800b4f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b524 <__multadd+0x84>)
 800b4f4:	480c      	ldr	r0, [pc, #48]	@ (800b528 <__multadd+0x88>)
 800b4f6:	f001 fa65 	bl	800c9c4 <__assert_func>
 800b4fa:	6922      	ldr	r2, [r4, #16]
 800b4fc:	f104 010c 	add.w	r1, r4, #12
 800b500:	3202      	adds	r2, #2
 800b502:	0092      	lsls	r2, r2, #2
 800b504:	300c      	adds	r0, #12
 800b506:	f7ff f80c 	bl	800a522 <memcpy>
 800b50a:	4621      	mov	r1, r4
 800b50c:	4638      	mov	r0, r7
 800b50e:	f7ff ffa5 	bl	800b45c <_Bfree>
 800b512:	4644      	mov	r4, r8
 800b514:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b518:	3501      	adds	r5, #1
 800b51a:	615e      	str	r6, [r3, #20]
 800b51c:	6125      	str	r5, [r4, #16]
 800b51e:	4620      	mov	r0, r4
 800b520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b524:	0800d2b4 	.word	0x0800d2b4
 800b528:	0800d2c5 	.word	0x0800d2c5

0800b52c <__hi0bits>:
 800b52c:	4603      	mov	r3, r0
 800b52e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b532:	bf3a      	itte	cc
 800b534:	0403      	lslcc	r3, r0, #16
 800b536:	2010      	movcc	r0, #16
 800b538:	2000      	movcs	r0, #0
 800b53a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b53e:	bf3c      	itt	cc
 800b540:	021b      	lslcc	r3, r3, #8
 800b542:	3008      	addcc	r0, #8
 800b544:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b548:	bf3c      	itt	cc
 800b54a:	011b      	lslcc	r3, r3, #4
 800b54c:	3004      	addcc	r0, #4
 800b54e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b552:	bf3c      	itt	cc
 800b554:	009b      	lslcc	r3, r3, #2
 800b556:	3002      	addcc	r0, #2
 800b558:	2b00      	cmp	r3, #0
 800b55a:	db05      	blt.n	800b568 <__hi0bits+0x3c>
 800b55c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b560:	f100 0001 	add.w	r0, r0, #1
 800b564:	bf08      	it	eq
 800b566:	2020      	moveq	r0, #32
 800b568:	4770      	bx	lr

0800b56a <__lo0bits>:
 800b56a:	6803      	ldr	r3, [r0, #0]
 800b56c:	4602      	mov	r2, r0
 800b56e:	f013 0007 	ands.w	r0, r3, #7
 800b572:	d00b      	beq.n	800b58c <__lo0bits+0x22>
 800b574:	07d9      	lsls	r1, r3, #31
 800b576:	d421      	bmi.n	800b5bc <__lo0bits+0x52>
 800b578:	0798      	lsls	r0, r3, #30
 800b57a:	bf49      	itett	mi
 800b57c:	085b      	lsrmi	r3, r3, #1
 800b57e:	089b      	lsrpl	r3, r3, #2
 800b580:	2001      	movmi	r0, #1
 800b582:	6013      	strmi	r3, [r2, #0]
 800b584:	bf5c      	itt	pl
 800b586:	2002      	movpl	r0, #2
 800b588:	6013      	strpl	r3, [r2, #0]
 800b58a:	4770      	bx	lr
 800b58c:	b299      	uxth	r1, r3
 800b58e:	b909      	cbnz	r1, 800b594 <__lo0bits+0x2a>
 800b590:	2010      	movs	r0, #16
 800b592:	0c1b      	lsrs	r3, r3, #16
 800b594:	b2d9      	uxtb	r1, r3
 800b596:	b909      	cbnz	r1, 800b59c <__lo0bits+0x32>
 800b598:	3008      	adds	r0, #8
 800b59a:	0a1b      	lsrs	r3, r3, #8
 800b59c:	0719      	lsls	r1, r3, #28
 800b59e:	bf04      	itt	eq
 800b5a0:	091b      	lsreq	r3, r3, #4
 800b5a2:	3004      	addeq	r0, #4
 800b5a4:	0799      	lsls	r1, r3, #30
 800b5a6:	bf04      	itt	eq
 800b5a8:	089b      	lsreq	r3, r3, #2
 800b5aa:	3002      	addeq	r0, #2
 800b5ac:	07d9      	lsls	r1, r3, #31
 800b5ae:	d403      	bmi.n	800b5b8 <__lo0bits+0x4e>
 800b5b0:	085b      	lsrs	r3, r3, #1
 800b5b2:	f100 0001 	add.w	r0, r0, #1
 800b5b6:	d003      	beq.n	800b5c0 <__lo0bits+0x56>
 800b5b8:	6013      	str	r3, [r2, #0]
 800b5ba:	4770      	bx	lr
 800b5bc:	2000      	movs	r0, #0
 800b5be:	4770      	bx	lr
 800b5c0:	2020      	movs	r0, #32
 800b5c2:	4770      	bx	lr

0800b5c4 <__i2b>:
 800b5c4:	b510      	push	{r4, lr}
 800b5c6:	460c      	mov	r4, r1
 800b5c8:	2101      	movs	r1, #1
 800b5ca:	f7ff ff07 	bl	800b3dc <_Balloc>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	b928      	cbnz	r0, 800b5de <__i2b+0x1a>
 800b5d2:	f240 1145 	movw	r1, #325	@ 0x145
 800b5d6:	4b04      	ldr	r3, [pc, #16]	@ (800b5e8 <__i2b+0x24>)
 800b5d8:	4804      	ldr	r0, [pc, #16]	@ (800b5ec <__i2b+0x28>)
 800b5da:	f001 f9f3 	bl	800c9c4 <__assert_func>
 800b5de:	2301      	movs	r3, #1
 800b5e0:	6144      	str	r4, [r0, #20]
 800b5e2:	6103      	str	r3, [r0, #16]
 800b5e4:	bd10      	pop	{r4, pc}
 800b5e6:	bf00      	nop
 800b5e8:	0800d2b4 	.word	0x0800d2b4
 800b5ec:	0800d2c5 	.word	0x0800d2c5

0800b5f0 <__multiply>:
 800b5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f4:	4614      	mov	r4, r2
 800b5f6:	690a      	ldr	r2, [r1, #16]
 800b5f8:	6923      	ldr	r3, [r4, #16]
 800b5fa:	460f      	mov	r7, r1
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	bfa2      	ittt	ge
 800b600:	4623      	movge	r3, r4
 800b602:	460c      	movge	r4, r1
 800b604:	461f      	movge	r7, r3
 800b606:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b60a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b60e:	68a3      	ldr	r3, [r4, #8]
 800b610:	6861      	ldr	r1, [r4, #4]
 800b612:	eb0a 0609 	add.w	r6, sl, r9
 800b616:	42b3      	cmp	r3, r6
 800b618:	b085      	sub	sp, #20
 800b61a:	bfb8      	it	lt
 800b61c:	3101      	addlt	r1, #1
 800b61e:	f7ff fedd 	bl	800b3dc <_Balloc>
 800b622:	b930      	cbnz	r0, 800b632 <__multiply+0x42>
 800b624:	4602      	mov	r2, r0
 800b626:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b62a:	4b43      	ldr	r3, [pc, #268]	@ (800b738 <__multiply+0x148>)
 800b62c:	4843      	ldr	r0, [pc, #268]	@ (800b73c <__multiply+0x14c>)
 800b62e:	f001 f9c9 	bl	800c9c4 <__assert_func>
 800b632:	f100 0514 	add.w	r5, r0, #20
 800b636:	462b      	mov	r3, r5
 800b638:	2200      	movs	r2, #0
 800b63a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b63e:	4543      	cmp	r3, r8
 800b640:	d321      	bcc.n	800b686 <__multiply+0x96>
 800b642:	f107 0114 	add.w	r1, r7, #20
 800b646:	f104 0214 	add.w	r2, r4, #20
 800b64a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b64e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b652:	9302      	str	r3, [sp, #8]
 800b654:	1b13      	subs	r3, r2, r4
 800b656:	3b15      	subs	r3, #21
 800b658:	f023 0303 	bic.w	r3, r3, #3
 800b65c:	3304      	adds	r3, #4
 800b65e:	f104 0715 	add.w	r7, r4, #21
 800b662:	42ba      	cmp	r2, r7
 800b664:	bf38      	it	cc
 800b666:	2304      	movcc	r3, #4
 800b668:	9301      	str	r3, [sp, #4]
 800b66a:	9b02      	ldr	r3, [sp, #8]
 800b66c:	9103      	str	r1, [sp, #12]
 800b66e:	428b      	cmp	r3, r1
 800b670:	d80c      	bhi.n	800b68c <__multiply+0x9c>
 800b672:	2e00      	cmp	r6, #0
 800b674:	dd03      	ble.n	800b67e <__multiply+0x8e>
 800b676:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d05a      	beq.n	800b734 <__multiply+0x144>
 800b67e:	6106      	str	r6, [r0, #16]
 800b680:	b005      	add	sp, #20
 800b682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b686:	f843 2b04 	str.w	r2, [r3], #4
 800b68a:	e7d8      	b.n	800b63e <__multiply+0x4e>
 800b68c:	f8b1 a000 	ldrh.w	sl, [r1]
 800b690:	f1ba 0f00 	cmp.w	sl, #0
 800b694:	d023      	beq.n	800b6de <__multiply+0xee>
 800b696:	46a9      	mov	r9, r5
 800b698:	f04f 0c00 	mov.w	ip, #0
 800b69c:	f104 0e14 	add.w	lr, r4, #20
 800b6a0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b6a4:	f8d9 3000 	ldr.w	r3, [r9]
 800b6a8:	fa1f fb87 	uxth.w	fp, r7
 800b6ac:	b29b      	uxth	r3, r3
 800b6ae:	fb0a 330b 	mla	r3, sl, fp, r3
 800b6b2:	4463      	add	r3, ip
 800b6b4:	f8d9 c000 	ldr.w	ip, [r9]
 800b6b8:	0c3f      	lsrs	r7, r7, #16
 800b6ba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b6be:	fb0a c707 	mla	r7, sl, r7, ip
 800b6c2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b6cc:	4572      	cmp	r2, lr
 800b6ce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b6d2:	f849 3b04 	str.w	r3, [r9], #4
 800b6d6:	d8e3      	bhi.n	800b6a0 <__multiply+0xb0>
 800b6d8:	9b01      	ldr	r3, [sp, #4]
 800b6da:	f845 c003 	str.w	ip, [r5, r3]
 800b6de:	9b03      	ldr	r3, [sp, #12]
 800b6e0:	3104      	adds	r1, #4
 800b6e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b6e6:	f1b9 0f00 	cmp.w	r9, #0
 800b6ea:	d021      	beq.n	800b730 <__multiply+0x140>
 800b6ec:	46ae      	mov	lr, r5
 800b6ee:	f04f 0a00 	mov.w	sl, #0
 800b6f2:	682b      	ldr	r3, [r5, #0]
 800b6f4:	f104 0c14 	add.w	ip, r4, #20
 800b6f8:	f8bc b000 	ldrh.w	fp, [ip]
 800b6fc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b700:	b29b      	uxth	r3, r3
 800b702:	fb09 770b 	mla	r7, r9, fp, r7
 800b706:	4457      	add	r7, sl
 800b708:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b70c:	f84e 3b04 	str.w	r3, [lr], #4
 800b710:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b714:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b718:	f8be 3000 	ldrh.w	r3, [lr]
 800b71c:	4562      	cmp	r2, ip
 800b71e:	fb09 330a 	mla	r3, r9, sl, r3
 800b722:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b726:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b72a:	d8e5      	bhi.n	800b6f8 <__multiply+0x108>
 800b72c:	9f01      	ldr	r7, [sp, #4]
 800b72e:	51eb      	str	r3, [r5, r7]
 800b730:	3504      	adds	r5, #4
 800b732:	e79a      	b.n	800b66a <__multiply+0x7a>
 800b734:	3e01      	subs	r6, #1
 800b736:	e79c      	b.n	800b672 <__multiply+0x82>
 800b738:	0800d2b4 	.word	0x0800d2b4
 800b73c:	0800d2c5 	.word	0x0800d2c5

0800b740 <__pow5mult>:
 800b740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b744:	4615      	mov	r5, r2
 800b746:	f012 0203 	ands.w	r2, r2, #3
 800b74a:	4607      	mov	r7, r0
 800b74c:	460e      	mov	r6, r1
 800b74e:	d007      	beq.n	800b760 <__pow5mult+0x20>
 800b750:	4c25      	ldr	r4, [pc, #148]	@ (800b7e8 <__pow5mult+0xa8>)
 800b752:	3a01      	subs	r2, #1
 800b754:	2300      	movs	r3, #0
 800b756:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b75a:	f7ff fea1 	bl	800b4a0 <__multadd>
 800b75e:	4606      	mov	r6, r0
 800b760:	10ad      	asrs	r5, r5, #2
 800b762:	d03d      	beq.n	800b7e0 <__pow5mult+0xa0>
 800b764:	69fc      	ldr	r4, [r7, #28]
 800b766:	b97c      	cbnz	r4, 800b788 <__pow5mult+0x48>
 800b768:	2010      	movs	r0, #16
 800b76a:	f7ff fd81 	bl	800b270 <malloc>
 800b76e:	4602      	mov	r2, r0
 800b770:	61f8      	str	r0, [r7, #28]
 800b772:	b928      	cbnz	r0, 800b780 <__pow5mult+0x40>
 800b774:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b778:	4b1c      	ldr	r3, [pc, #112]	@ (800b7ec <__pow5mult+0xac>)
 800b77a:	481d      	ldr	r0, [pc, #116]	@ (800b7f0 <__pow5mult+0xb0>)
 800b77c:	f001 f922 	bl	800c9c4 <__assert_func>
 800b780:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b784:	6004      	str	r4, [r0, #0]
 800b786:	60c4      	str	r4, [r0, #12]
 800b788:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b78c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b790:	b94c      	cbnz	r4, 800b7a6 <__pow5mult+0x66>
 800b792:	f240 2171 	movw	r1, #625	@ 0x271
 800b796:	4638      	mov	r0, r7
 800b798:	f7ff ff14 	bl	800b5c4 <__i2b>
 800b79c:	2300      	movs	r3, #0
 800b79e:	4604      	mov	r4, r0
 800b7a0:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7a4:	6003      	str	r3, [r0, #0]
 800b7a6:	f04f 0900 	mov.w	r9, #0
 800b7aa:	07eb      	lsls	r3, r5, #31
 800b7ac:	d50a      	bpl.n	800b7c4 <__pow5mult+0x84>
 800b7ae:	4631      	mov	r1, r6
 800b7b0:	4622      	mov	r2, r4
 800b7b2:	4638      	mov	r0, r7
 800b7b4:	f7ff ff1c 	bl	800b5f0 <__multiply>
 800b7b8:	4680      	mov	r8, r0
 800b7ba:	4631      	mov	r1, r6
 800b7bc:	4638      	mov	r0, r7
 800b7be:	f7ff fe4d 	bl	800b45c <_Bfree>
 800b7c2:	4646      	mov	r6, r8
 800b7c4:	106d      	asrs	r5, r5, #1
 800b7c6:	d00b      	beq.n	800b7e0 <__pow5mult+0xa0>
 800b7c8:	6820      	ldr	r0, [r4, #0]
 800b7ca:	b938      	cbnz	r0, 800b7dc <__pow5mult+0x9c>
 800b7cc:	4622      	mov	r2, r4
 800b7ce:	4621      	mov	r1, r4
 800b7d0:	4638      	mov	r0, r7
 800b7d2:	f7ff ff0d 	bl	800b5f0 <__multiply>
 800b7d6:	6020      	str	r0, [r4, #0]
 800b7d8:	f8c0 9000 	str.w	r9, [r0]
 800b7dc:	4604      	mov	r4, r0
 800b7de:	e7e4      	b.n	800b7aa <__pow5mult+0x6a>
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7e6:	bf00      	nop
 800b7e8:	0800d320 	.word	0x0800d320
 800b7ec:	0800d245 	.word	0x0800d245
 800b7f0:	0800d2c5 	.word	0x0800d2c5

0800b7f4 <__lshift>:
 800b7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7f8:	460c      	mov	r4, r1
 800b7fa:	4607      	mov	r7, r0
 800b7fc:	4691      	mov	r9, r2
 800b7fe:	6923      	ldr	r3, [r4, #16]
 800b800:	6849      	ldr	r1, [r1, #4]
 800b802:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b806:	68a3      	ldr	r3, [r4, #8]
 800b808:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b80c:	f108 0601 	add.w	r6, r8, #1
 800b810:	42b3      	cmp	r3, r6
 800b812:	db0b      	blt.n	800b82c <__lshift+0x38>
 800b814:	4638      	mov	r0, r7
 800b816:	f7ff fde1 	bl	800b3dc <_Balloc>
 800b81a:	4605      	mov	r5, r0
 800b81c:	b948      	cbnz	r0, 800b832 <__lshift+0x3e>
 800b81e:	4602      	mov	r2, r0
 800b820:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b824:	4b27      	ldr	r3, [pc, #156]	@ (800b8c4 <__lshift+0xd0>)
 800b826:	4828      	ldr	r0, [pc, #160]	@ (800b8c8 <__lshift+0xd4>)
 800b828:	f001 f8cc 	bl	800c9c4 <__assert_func>
 800b82c:	3101      	adds	r1, #1
 800b82e:	005b      	lsls	r3, r3, #1
 800b830:	e7ee      	b.n	800b810 <__lshift+0x1c>
 800b832:	2300      	movs	r3, #0
 800b834:	f100 0114 	add.w	r1, r0, #20
 800b838:	f100 0210 	add.w	r2, r0, #16
 800b83c:	4618      	mov	r0, r3
 800b83e:	4553      	cmp	r3, sl
 800b840:	db33      	blt.n	800b8aa <__lshift+0xb6>
 800b842:	6920      	ldr	r0, [r4, #16]
 800b844:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b848:	f104 0314 	add.w	r3, r4, #20
 800b84c:	f019 091f 	ands.w	r9, r9, #31
 800b850:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b854:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b858:	d02b      	beq.n	800b8b2 <__lshift+0xbe>
 800b85a:	468a      	mov	sl, r1
 800b85c:	2200      	movs	r2, #0
 800b85e:	f1c9 0e20 	rsb	lr, r9, #32
 800b862:	6818      	ldr	r0, [r3, #0]
 800b864:	fa00 f009 	lsl.w	r0, r0, r9
 800b868:	4310      	orrs	r0, r2
 800b86a:	f84a 0b04 	str.w	r0, [sl], #4
 800b86e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b872:	459c      	cmp	ip, r3
 800b874:	fa22 f20e 	lsr.w	r2, r2, lr
 800b878:	d8f3      	bhi.n	800b862 <__lshift+0x6e>
 800b87a:	ebac 0304 	sub.w	r3, ip, r4
 800b87e:	3b15      	subs	r3, #21
 800b880:	f023 0303 	bic.w	r3, r3, #3
 800b884:	3304      	adds	r3, #4
 800b886:	f104 0015 	add.w	r0, r4, #21
 800b88a:	4584      	cmp	ip, r0
 800b88c:	bf38      	it	cc
 800b88e:	2304      	movcc	r3, #4
 800b890:	50ca      	str	r2, [r1, r3]
 800b892:	b10a      	cbz	r2, 800b898 <__lshift+0xa4>
 800b894:	f108 0602 	add.w	r6, r8, #2
 800b898:	3e01      	subs	r6, #1
 800b89a:	4638      	mov	r0, r7
 800b89c:	4621      	mov	r1, r4
 800b89e:	612e      	str	r6, [r5, #16]
 800b8a0:	f7ff fddc 	bl	800b45c <_Bfree>
 800b8a4:	4628      	mov	r0, r5
 800b8a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8aa:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	e7c5      	b.n	800b83e <__lshift+0x4a>
 800b8b2:	3904      	subs	r1, #4
 800b8b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8b8:	459c      	cmp	ip, r3
 800b8ba:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8be:	d8f9      	bhi.n	800b8b4 <__lshift+0xc0>
 800b8c0:	e7ea      	b.n	800b898 <__lshift+0xa4>
 800b8c2:	bf00      	nop
 800b8c4:	0800d2b4 	.word	0x0800d2b4
 800b8c8:	0800d2c5 	.word	0x0800d2c5

0800b8cc <__mcmp>:
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	690a      	ldr	r2, [r1, #16]
 800b8d0:	6900      	ldr	r0, [r0, #16]
 800b8d2:	b530      	push	{r4, r5, lr}
 800b8d4:	1a80      	subs	r0, r0, r2
 800b8d6:	d10e      	bne.n	800b8f6 <__mcmp+0x2a>
 800b8d8:	3314      	adds	r3, #20
 800b8da:	3114      	adds	r1, #20
 800b8dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b8e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b8e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b8e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b8ec:	4295      	cmp	r5, r2
 800b8ee:	d003      	beq.n	800b8f8 <__mcmp+0x2c>
 800b8f0:	d205      	bcs.n	800b8fe <__mcmp+0x32>
 800b8f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8f6:	bd30      	pop	{r4, r5, pc}
 800b8f8:	42a3      	cmp	r3, r4
 800b8fa:	d3f3      	bcc.n	800b8e4 <__mcmp+0x18>
 800b8fc:	e7fb      	b.n	800b8f6 <__mcmp+0x2a>
 800b8fe:	2001      	movs	r0, #1
 800b900:	e7f9      	b.n	800b8f6 <__mcmp+0x2a>
	...

0800b904 <__mdiff>:
 800b904:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b908:	4689      	mov	r9, r1
 800b90a:	4606      	mov	r6, r0
 800b90c:	4611      	mov	r1, r2
 800b90e:	4648      	mov	r0, r9
 800b910:	4614      	mov	r4, r2
 800b912:	f7ff ffdb 	bl	800b8cc <__mcmp>
 800b916:	1e05      	subs	r5, r0, #0
 800b918:	d112      	bne.n	800b940 <__mdiff+0x3c>
 800b91a:	4629      	mov	r1, r5
 800b91c:	4630      	mov	r0, r6
 800b91e:	f7ff fd5d 	bl	800b3dc <_Balloc>
 800b922:	4602      	mov	r2, r0
 800b924:	b928      	cbnz	r0, 800b932 <__mdiff+0x2e>
 800b926:	f240 2137 	movw	r1, #567	@ 0x237
 800b92a:	4b3e      	ldr	r3, [pc, #248]	@ (800ba24 <__mdiff+0x120>)
 800b92c:	483e      	ldr	r0, [pc, #248]	@ (800ba28 <__mdiff+0x124>)
 800b92e:	f001 f849 	bl	800c9c4 <__assert_func>
 800b932:	2301      	movs	r3, #1
 800b934:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b938:	4610      	mov	r0, r2
 800b93a:	b003      	add	sp, #12
 800b93c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b940:	bfbc      	itt	lt
 800b942:	464b      	movlt	r3, r9
 800b944:	46a1      	movlt	r9, r4
 800b946:	4630      	mov	r0, r6
 800b948:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b94c:	bfba      	itte	lt
 800b94e:	461c      	movlt	r4, r3
 800b950:	2501      	movlt	r5, #1
 800b952:	2500      	movge	r5, #0
 800b954:	f7ff fd42 	bl	800b3dc <_Balloc>
 800b958:	4602      	mov	r2, r0
 800b95a:	b918      	cbnz	r0, 800b964 <__mdiff+0x60>
 800b95c:	f240 2145 	movw	r1, #581	@ 0x245
 800b960:	4b30      	ldr	r3, [pc, #192]	@ (800ba24 <__mdiff+0x120>)
 800b962:	e7e3      	b.n	800b92c <__mdiff+0x28>
 800b964:	f100 0b14 	add.w	fp, r0, #20
 800b968:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b96c:	f109 0310 	add.w	r3, r9, #16
 800b970:	60c5      	str	r5, [r0, #12]
 800b972:	f04f 0c00 	mov.w	ip, #0
 800b976:	f109 0514 	add.w	r5, r9, #20
 800b97a:	46d9      	mov	r9, fp
 800b97c:	6926      	ldr	r6, [r4, #16]
 800b97e:	f104 0e14 	add.w	lr, r4, #20
 800b982:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b986:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b98a:	9301      	str	r3, [sp, #4]
 800b98c:	9b01      	ldr	r3, [sp, #4]
 800b98e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b992:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b996:	b281      	uxth	r1, r0
 800b998:	9301      	str	r3, [sp, #4]
 800b99a:	fa1f f38a 	uxth.w	r3, sl
 800b99e:	1a5b      	subs	r3, r3, r1
 800b9a0:	0c00      	lsrs	r0, r0, #16
 800b9a2:	4463      	add	r3, ip
 800b9a4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b9a8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b9b2:	4576      	cmp	r6, lr
 800b9b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b9b8:	f849 3b04 	str.w	r3, [r9], #4
 800b9bc:	d8e6      	bhi.n	800b98c <__mdiff+0x88>
 800b9be:	1b33      	subs	r3, r6, r4
 800b9c0:	3b15      	subs	r3, #21
 800b9c2:	f023 0303 	bic.w	r3, r3, #3
 800b9c6:	3415      	adds	r4, #21
 800b9c8:	3304      	adds	r3, #4
 800b9ca:	42a6      	cmp	r6, r4
 800b9cc:	bf38      	it	cc
 800b9ce:	2304      	movcc	r3, #4
 800b9d0:	441d      	add	r5, r3
 800b9d2:	445b      	add	r3, fp
 800b9d4:	461e      	mov	r6, r3
 800b9d6:	462c      	mov	r4, r5
 800b9d8:	4544      	cmp	r4, r8
 800b9da:	d30e      	bcc.n	800b9fa <__mdiff+0xf6>
 800b9dc:	f108 0103 	add.w	r1, r8, #3
 800b9e0:	1b49      	subs	r1, r1, r5
 800b9e2:	f021 0103 	bic.w	r1, r1, #3
 800b9e6:	3d03      	subs	r5, #3
 800b9e8:	45a8      	cmp	r8, r5
 800b9ea:	bf38      	it	cc
 800b9ec:	2100      	movcc	r1, #0
 800b9ee:	440b      	add	r3, r1
 800b9f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b9f4:	b199      	cbz	r1, 800ba1e <__mdiff+0x11a>
 800b9f6:	6117      	str	r7, [r2, #16]
 800b9f8:	e79e      	b.n	800b938 <__mdiff+0x34>
 800b9fa:	46e6      	mov	lr, ip
 800b9fc:	f854 1b04 	ldr.w	r1, [r4], #4
 800ba00:	fa1f fc81 	uxth.w	ip, r1
 800ba04:	44f4      	add	ip, lr
 800ba06:	0c08      	lsrs	r0, r1, #16
 800ba08:	4471      	add	r1, lr
 800ba0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ba0e:	b289      	uxth	r1, r1
 800ba10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ba14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba18:	f846 1b04 	str.w	r1, [r6], #4
 800ba1c:	e7dc      	b.n	800b9d8 <__mdiff+0xd4>
 800ba1e:	3f01      	subs	r7, #1
 800ba20:	e7e6      	b.n	800b9f0 <__mdiff+0xec>
 800ba22:	bf00      	nop
 800ba24:	0800d2b4 	.word	0x0800d2b4
 800ba28:	0800d2c5 	.word	0x0800d2c5

0800ba2c <__d2b>:
 800ba2c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800ba30:	2101      	movs	r1, #1
 800ba32:	4690      	mov	r8, r2
 800ba34:	4699      	mov	r9, r3
 800ba36:	9e08      	ldr	r6, [sp, #32]
 800ba38:	f7ff fcd0 	bl	800b3dc <_Balloc>
 800ba3c:	4604      	mov	r4, r0
 800ba3e:	b930      	cbnz	r0, 800ba4e <__d2b+0x22>
 800ba40:	4602      	mov	r2, r0
 800ba42:	f240 310f 	movw	r1, #783	@ 0x30f
 800ba46:	4b23      	ldr	r3, [pc, #140]	@ (800bad4 <__d2b+0xa8>)
 800ba48:	4823      	ldr	r0, [pc, #140]	@ (800bad8 <__d2b+0xac>)
 800ba4a:	f000 ffbb 	bl	800c9c4 <__assert_func>
 800ba4e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ba52:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba56:	b10d      	cbz	r5, 800ba5c <__d2b+0x30>
 800ba58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba5c:	9301      	str	r3, [sp, #4]
 800ba5e:	f1b8 0300 	subs.w	r3, r8, #0
 800ba62:	d024      	beq.n	800baae <__d2b+0x82>
 800ba64:	4668      	mov	r0, sp
 800ba66:	9300      	str	r3, [sp, #0]
 800ba68:	f7ff fd7f 	bl	800b56a <__lo0bits>
 800ba6c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ba70:	b1d8      	cbz	r0, 800baaa <__d2b+0x7e>
 800ba72:	f1c0 0320 	rsb	r3, r0, #32
 800ba76:	fa02 f303 	lsl.w	r3, r2, r3
 800ba7a:	430b      	orrs	r3, r1
 800ba7c:	40c2      	lsrs	r2, r0
 800ba7e:	6163      	str	r3, [r4, #20]
 800ba80:	9201      	str	r2, [sp, #4]
 800ba82:	9b01      	ldr	r3, [sp, #4]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	bf0c      	ite	eq
 800ba88:	2201      	moveq	r2, #1
 800ba8a:	2202      	movne	r2, #2
 800ba8c:	61a3      	str	r3, [r4, #24]
 800ba8e:	6122      	str	r2, [r4, #16]
 800ba90:	b1ad      	cbz	r5, 800babe <__d2b+0x92>
 800ba92:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ba96:	4405      	add	r5, r0
 800ba98:	6035      	str	r5, [r6, #0]
 800ba9a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ba9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baa0:	6018      	str	r0, [r3, #0]
 800baa2:	4620      	mov	r0, r4
 800baa4:	b002      	add	sp, #8
 800baa6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800baaa:	6161      	str	r1, [r4, #20]
 800baac:	e7e9      	b.n	800ba82 <__d2b+0x56>
 800baae:	a801      	add	r0, sp, #4
 800bab0:	f7ff fd5b 	bl	800b56a <__lo0bits>
 800bab4:	9b01      	ldr	r3, [sp, #4]
 800bab6:	2201      	movs	r2, #1
 800bab8:	6163      	str	r3, [r4, #20]
 800baba:	3020      	adds	r0, #32
 800babc:	e7e7      	b.n	800ba8e <__d2b+0x62>
 800babe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bac2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bac6:	6030      	str	r0, [r6, #0]
 800bac8:	6918      	ldr	r0, [r3, #16]
 800baca:	f7ff fd2f 	bl	800b52c <__hi0bits>
 800bace:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bad2:	e7e4      	b.n	800ba9e <__d2b+0x72>
 800bad4:	0800d2b4 	.word	0x0800d2b4
 800bad8:	0800d2c5 	.word	0x0800d2c5

0800badc <__ssputs_r>:
 800badc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bae0:	461f      	mov	r7, r3
 800bae2:	688e      	ldr	r6, [r1, #8]
 800bae4:	4682      	mov	sl, r0
 800bae6:	42be      	cmp	r6, r7
 800bae8:	460c      	mov	r4, r1
 800baea:	4690      	mov	r8, r2
 800baec:	680b      	ldr	r3, [r1, #0]
 800baee:	d82d      	bhi.n	800bb4c <__ssputs_r+0x70>
 800baf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800baf4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800baf8:	d026      	beq.n	800bb48 <__ssputs_r+0x6c>
 800bafa:	6965      	ldr	r5, [r4, #20]
 800bafc:	6909      	ldr	r1, [r1, #16]
 800bafe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb02:	eba3 0901 	sub.w	r9, r3, r1
 800bb06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb0a:	1c7b      	adds	r3, r7, #1
 800bb0c:	444b      	add	r3, r9
 800bb0e:	106d      	asrs	r5, r5, #1
 800bb10:	429d      	cmp	r5, r3
 800bb12:	bf38      	it	cc
 800bb14:	461d      	movcc	r5, r3
 800bb16:	0553      	lsls	r3, r2, #21
 800bb18:	d527      	bpl.n	800bb6a <__ssputs_r+0x8e>
 800bb1a:	4629      	mov	r1, r5
 800bb1c:	f7ff fbd2 	bl	800b2c4 <_malloc_r>
 800bb20:	4606      	mov	r6, r0
 800bb22:	b360      	cbz	r0, 800bb7e <__ssputs_r+0xa2>
 800bb24:	464a      	mov	r2, r9
 800bb26:	6921      	ldr	r1, [r4, #16]
 800bb28:	f7fe fcfb 	bl	800a522 <memcpy>
 800bb2c:	89a3      	ldrh	r3, [r4, #12]
 800bb2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bb32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb36:	81a3      	strh	r3, [r4, #12]
 800bb38:	6126      	str	r6, [r4, #16]
 800bb3a:	444e      	add	r6, r9
 800bb3c:	6026      	str	r6, [r4, #0]
 800bb3e:	463e      	mov	r6, r7
 800bb40:	6165      	str	r5, [r4, #20]
 800bb42:	eba5 0509 	sub.w	r5, r5, r9
 800bb46:	60a5      	str	r5, [r4, #8]
 800bb48:	42be      	cmp	r6, r7
 800bb4a:	d900      	bls.n	800bb4e <__ssputs_r+0x72>
 800bb4c:	463e      	mov	r6, r7
 800bb4e:	4632      	mov	r2, r6
 800bb50:	4641      	mov	r1, r8
 800bb52:	6820      	ldr	r0, [r4, #0]
 800bb54:	f000 feea 	bl	800c92c <memmove>
 800bb58:	2000      	movs	r0, #0
 800bb5a:	68a3      	ldr	r3, [r4, #8]
 800bb5c:	1b9b      	subs	r3, r3, r6
 800bb5e:	60a3      	str	r3, [r4, #8]
 800bb60:	6823      	ldr	r3, [r4, #0]
 800bb62:	4433      	add	r3, r6
 800bb64:	6023      	str	r3, [r4, #0]
 800bb66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb6a:	462a      	mov	r2, r5
 800bb6c:	f000 ff6e 	bl	800ca4c <_realloc_r>
 800bb70:	4606      	mov	r6, r0
 800bb72:	2800      	cmp	r0, #0
 800bb74:	d1e0      	bne.n	800bb38 <__ssputs_r+0x5c>
 800bb76:	4650      	mov	r0, sl
 800bb78:	6921      	ldr	r1, [r4, #16]
 800bb7a:	f7ff fb31 	bl	800b1e0 <_free_r>
 800bb7e:	230c      	movs	r3, #12
 800bb80:	f8ca 3000 	str.w	r3, [sl]
 800bb84:	89a3      	ldrh	r3, [r4, #12]
 800bb86:	f04f 30ff 	mov.w	r0, #4294967295
 800bb8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb8e:	81a3      	strh	r3, [r4, #12]
 800bb90:	e7e9      	b.n	800bb66 <__ssputs_r+0x8a>
	...

0800bb94 <_svfiprintf_r>:
 800bb94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb98:	4698      	mov	r8, r3
 800bb9a:	898b      	ldrh	r3, [r1, #12]
 800bb9c:	4607      	mov	r7, r0
 800bb9e:	061b      	lsls	r3, r3, #24
 800bba0:	460d      	mov	r5, r1
 800bba2:	4614      	mov	r4, r2
 800bba4:	b09d      	sub	sp, #116	@ 0x74
 800bba6:	d510      	bpl.n	800bbca <_svfiprintf_r+0x36>
 800bba8:	690b      	ldr	r3, [r1, #16]
 800bbaa:	b973      	cbnz	r3, 800bbca <_svfiprintf_r+0x36>
 800bbac:	2140      	movs	r1, #64	@ 0x40
 800bbae:	f7ff fb89 	bl	800b2c4 <_malloc_r>
 800bbb2:	6028      	str	r0, [r5, #0]
 800bbb4:	6128      	str	r0, [r5, #16]
 800bbb6:	b930      	cbnz	r0, 800bbc6 <_svfiprintf_r+0x32>
 800bbb8:	230c      	movs	r3, #12
 800bbba:	603b      	str	r3, [r7, #0]
 800bbbc:	f04f 30ff 	mov.w	r0, #4294967295
 800bbc0:	b01d      	add	sp, #116	@ 0x74
 800bbc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbc6:	2340      	movs	r3, #64	@ 0x40
 800bbc8:	616b      	str	r3, [r5, #20]
 800bbca:	2300      	movs	r3, #0
 800bbcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbce:	2320      	movs	r3, #32
 800bbd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bbd4:	2330      	movs	r3, #48	@ 0x30
 800bbd6:	f04f 0901 	mov.w	r9, #1
 800bbda:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbde:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800bd78 <_svfiprintf_r+0x1e4>
 800bbe2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bbe6:	4623      	mov	r3, r4
 800bbe8:	469a      	mov	sl, r3
 800bbea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbee:	b10a      	cbz	r2, 800bbf4 <_svfiprintf_r+0x60>
 800bbf0:	2a25      	cmp	r2, #37	@ 0x25
 800bbf2:	d1f9      	bne.n	800bbe8 <_svfiprintf_r+0x54>
 800bbf4:	ebba 0b04 	subs.w	fp, sl, r4
 800bbf8:	d00b      	beq.n	800bc12 <_svfiprintf_r+0x7e>
 800bbfa:	465b      	mov	r3, fp
 800bbfc:	4622      	mov	r2, r4
 800bbfe:	4629      	mov	r1, r5
 800bc00:	4638      	mov	r0, r7
 800bc02:	f7ff ff6b 	bl	800badc <__ssputs_r>
 800bc06:	3001      	adds	r0, #1
 800bc08:	f000 80a7 	beq.w	800bd5a <_svfiprintf_r+0x1c6>
 800bc0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc0e:	445a      	add	r2, fp
 800bc10:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc12:	f89a 3000 	ldrb.w	r3, [sl]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	f000 809f 	beq.w	800bd5a <_svfiprintf_r+0x1c6>
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	f04f 32ff 	mov.w	r2, #4294967295
 800bc22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc26:	f10a 0a01 	add.w	sl, sl, #1
 800bc2a:	9304      	str	r3, [sp, #16]
 800bc2c:	9307      	str	r3, [sp, #28]
 800bc2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc32:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc34:	4654      	mov	r4, sl
 800bc36:	2205      	movs	r2, #5
 800bc38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc3c:	484e      	ldr	r0, [pc, #312]	@ (800bd78 <_svfiprintf_r+0x1e4>)
 800bc3e:	f7fe fc62 	bl	800a506 <memchr>
 800bc42:	9a04      	ldr	r2, [sp, #16]
 800bc44:	b9d8      	cbnz	r0, 800bc7e <_svfiprintf_r+0xea>
 800bc46:	06d0      	lsls	r0, r2, #27
 800bc48:	bf44      	itt	mi
 800bc4a:	2320      	movmi	r3, #32
 800bc4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc50:	0711      	lsls	r1, r2, #28
 800bc52:	bf44      	itt	mi
 800bc54:	232b      	movmi	r3, #43	@ 0x2b
 800bc56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc5a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc60:	d015      	beq.n	800bc8e <_svfiprintf_r+0xfa>
 800bc62:	4654      	mov	r4, sl
 800bc64:	2000      	movs	r0, #0
 800bc66:	f04f 0c0a 	mov.w	ip, #10
 800bc6a:	9a07      	ldr	r2, [sp, #28]
 800bc6c:	4621      	mov	r1, r4
 800bc6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc72:	3b30      	subs	r3, #48	@ 0x30
 800bc74:	2b09      	cmp	r3, #9
 800bc76:	d94b      	bls.n	800bd10 <_svfiprintf_r+0x17c>
 800bc78:	b1b0      	cbz	r0, 800bca8 <_svfiprintf_r+0x114>
 800bc7a:	9207      	str	r2, [sp, #28]
 800bc7c:	e014      	b.n	800bca8 <_svfiprintf_r+0x114>
 800bc7e:	eba0 0308 	sub.w	r3, r0, r8
 800bc82:	fa09 f303 	lsl.w	r3, r9, r3
 800bc86:	4313      	orrs	r3, r2
 800bc88:	46a2      	mov	sl, r4
 800bc8a:	9304      	str	r3, [sp, #16]
 800bc8c:	e7d2      	b.n	800bc34 <_svfiprintf_r+0xa0>
 800bc8e:	9b03      	ldr	r3, [sp, #12]
 800bc90:	1d19      	adds	r1, r3, #4
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	9103      	str	r1, [sp, #12]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	bfbb      	ittet	lt
 800bc9a:	425b      	neglt	r3, r3
 800bc9c:	f042 0202 	orrlt.w	r2, r2, #2
 800bca0:	9307      	strge	r3, [sp, #28]
 800bca2:	9307      	strlt	r3, [sp, #28]
 800bca4:	bfb8      	it	lt
 800bca6:	9204      	strlt	r2, [sp, #16]
 800bca8:	7823      	ldrb	r3, [r4, #0]
 800bcaa:	2b2e      	cmp	r3, #46	@ 0x2e
 800bcac:	d10a      	bne.n	800bcc4 <_svfiprintf_r+0x130>
 800bcae:	7863      	ldrb	r3, [r4, #1]
 800bcb0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcb2:	d132      	bne.n	800bd1a <_svfiprintf_r+0x186>
 800bcb4:	9b03      	ldr	r3, [sp, #12]
 800bcb6:	3402      	adds	r4, #2
 800bcb8:	1d1a      	adds	r2, r3, #4
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	9203      	str	r2, [sp, #12]
 800bcbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bcc2:	9305      	str	r3, [sp, #20]
 800bcc4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800bd7c <_svfiprintf_r+0x1e8>
 800bcc8:	2203      	movs	r2, #3
 800bcca:	4650      	mov	r0, sl
 800bccc:	7821      	ldrb	r1, [r4, #0]
 800bcce:	f7fe fc1a 	bl	800a506 <memchr>
 800bcd2:	b138      	cbz	r0, 800bce4 <_svfiprintf_r+0x150>
 800bcd4:	2240      	movs	r2, #64	@ 0x40
 800bcd6:	9b04      	ldr	r3, [sp, #16]
 800bcd8:	eba0 000a 	sub.w	r0, r0, sl
 800bcdc:	4082      	lsls	r2, r0
 800bcde:	4313      	orrs	r3, r2
 800bce0:	3401      	adds	r4, #1
 800bce2:	9304      	str	r3, [sp, #16]
 800bce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bce8:	2206      	movs	r2, #6
 800bcea:	4825      	ldr	r0, [pc, #148]	@ (800bd80 <_svfiprintf_r+0x1ec>)
 800bcec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bcf0:	f7fe fc09 	bl	800a506 <memchr>
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	d036      	beq.n	800bd66 <_svfiprintf_r+0x1d2>
 800bcf8:	4b22      	ldr	r3, [pc, #136]	@ (800bd84 <_svfiprintf_r+0x1f0>)
 800bcfa:	bb1b      	cbnz	r3, 800bd44 <_svfiprintf_r+0x1b0>
 800bcfc:	9b03      	ldr	r3, [sp, #12]
 800bcfe:	3307      	adds	r3, #7
 800bd00:	f023 0307 	bic.w	r3, r3, #7
 800bd04:	3308      	adds	r3, #8
 800bd06:	9303      	str	r3, [sp, #12]
 800bd08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd0a:	4433      	add	r3, r6
 800bd0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd0e:	e76a      	b.n	800bbe6 <_svfiprintf_r+0x52>
 800bd10:	460c      	mov	r4, r1
 800bd12:	2001      	movs	r0, #1
 800bd14:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd18:	e7a8      	b.n	800bc6c <_svfiprintf_r+0xd8>
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	f04f 0c0a 	mov.w	ip, #10
 800bd20:	4619      	mov	r1, r3
 800bd22:	3401      	adds	r4, #1
 800bd24:	9305      	str	r3, [sp, #20]
 800bd26:	4620      	mov	r0, r4
 800bd28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd2c:	3a30      	subs	r2, #48	@ 0x30
 800bd2e:	2a09      	cmp	r2, #9
 800bd30:	d903      	bls.n	800bd3a <_svfiprintf_r+0x1a6>
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d0c6      	beq.n	800bcc4 <_svfiprintf_r+0x130>
 800bd36:	9105      	str	r1, [sp, #20]
 800bd38:	e7c4      	b.n	800bcc4 <_svfiprintf_r+0x130>
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd42:	e7f0      	b.n	800bd26 <_svfiprintf_r+0x192>
 800bd44:	ab03      	add	r3, sp, #12
 800bd46:	9300      	str	r3, [sp, #0]
 800bd48:	462a      	mov	r2, r5
 800bd4a:	4638      	mov	r0, r7
 800bd4c:	4b0e      	ldr	r3, [pc, #56]	@ (800bd88 <_svfiprintf_r+0x1f4>)
 800bd4e:	a904      	add	r1, sp, #16
 800bd50:	f7fd fcf0 	bl	8009734 <_printf_float>
 800bd54:	1c42      	adds	r2, r0, #1
 800bd56:	4606      	mov	r6, r0
 800bd58:	d1d6      	bne.n	800bd08 <_svfiprintf_r+0x174>
 800bd5a:	89ab      	ldrh	r3, [r5, #12]
 800bd5c:	065b      	lsls	r3, r3, #25
 800bd5e:	f53f af2d 	bmi.w	800bbbc <_svfiprintf_r+0x28>
 800bd62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd64:	e72c      	b.n	800bbc0 <_svfiprintf_r+0x2c>
 800bd66:	ab03      	add	r3, sp, #12
 800bd68:	9300      	str	r3, [sp, #0]
 800bd6a:	462a      	mov	r2, r5
 800bd6c:	4638      	mov	r0, r7
 800bd6e:	4b06      	ldr	r3, [pc, #24]	@ (800bd88 <_svfiprintf_r+0x1f4>)
 800bd70:	a904      	add	r1, sp, #16
 800bd72:	f7fd ff7d 	bl	8009c70 <_printf_i>
 800bd76:	e7ed      	b.n	800bd54 <_svfiprintf_r+0x1c0>
 800bd78:	0800d420 	.word	0x0800d420
 800bd7c:	0800d426 	.word	0x0800d426
 800bd80:	0800d42a 	.word	0x0800d42a
 800bd84:	08009735 	.word	0x08009735
 800bd88:	0800badd 	.word	0x0800badd

0800bd8c <_sungetc_r>:
 800bd8c:	b538      	push	{r3, r4, r5, lr}
 800bd8e:	1c4b      	adds	r3, r1, #1
 800bd90:	4614      	mov	r4, r2
 800bd92:	d103      	bne.n	800bd9c <_sungetc_r+0x10>
 800bd94:	f04f 35ff 	mov.w	r5, #4294967295
 800bd98:	4628      	mov	r0, r5
 800bd9a:	bd38      	pop	{r3, r4, r5, pc}
 800bd9c:	8993      	ldrh	r3, [r2, #12]
 800bd9e:	b2cd      	uxtb	r5, r1
 800bda0:	f023 0320 	bic.w	r3, r3, #32
 800bda4:	8193      	strh	r3, [r2, #12]
 800bda6:	6853      	ldr	r3, [r2, #4]
 800bda8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800bdaa:	b18a      	cbz	r2, 800bdd0 <_sungetc_r+0x44>
 800bdac:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800bdae:	429a      	cmp	r2, r3
 800bdb0:	dd08      	ble.n	800bdc4 <_sungetc_r+0x38>
 800bdb2:	6823      	ldr	r3, [r4, #0]
 800bdb4:	1e5a      	subs	r2, r3, #1
 800bdb6:	6022      	str	r2, [r4, #0]
 800bdb8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bdbc:	6863      	ldr	r3, [r4, #4]
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	6063      	str	r3, [r4, #4]
 800bdc2:	e7e9      	b.n	800bd98 <_sungetc_r+0xc>
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	f000 fd79 	bl	800c8bc <__submore>
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	d0f1      	beq.n	800bdb2 <_sungetc_r+0x26>
 800bdce:	e7e1      	b.n	800bd94 <_sungetc_r+0x8>
 800bdd0:	6921      	ldr	r1, [r4, #16]
 800bdd2:	6822      	ldr	r2, [r4, #0]
 800bdd4:	b141      	cbz	r1, 800bde8 <_sungetc_r+0x5c>
 800bdd6:	4291      	cmp	r1, r2
 800bdd8:	d206      	bcs.n	800bde8 <_sungetc_r+0x5c>
 800bdda:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800bdde:	42a9      	cmp	r1, r5
 800bde0:	d102      	bne.n	800bde8 <_sungetc_r+0x5c>
 800bde2:	3a01      	subs	r2, #1
 800bde4:	6022      	str	r2, [r4, #0]
 800bde6:	e7ea      	b.n	800bdbe <_sungetc_r+0x32>
 800bde8:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800bdec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdf0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bdf2:	2303      	movs	r3, #3
 800bdf4:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bdf6:	4623      	mov	r3, r4
 800bdf8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bdfc:	6023      	str	r3, [r4, #0]
 800bdfe:	2301      	movs	r3, #1
 800be00:	e7de      	b.n	800bdc0 <_sungetc_r+0x34>

0800be02 <__ssrefill_r>:
 800be02:	b510      	push	{r4, lr}
 800be04:	460c      	mov	r4, r1
 800be06:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800be08:	b169      	cbz	r1, 800be26 <__ssrefill_r+0x24>
 800be0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be0e:	4299      	cmp	r1, r3
 800be10:	d001      	beq.n	800be16 <__ssrefill_r+0x14>
 800be12:	f7ff f9e5 	bl	800b1e0 <_free_r>
 800be16:	2000      	movs	r0, #0
 800be18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be1a:	6360      	str	r0, [r4, #52]	@ 0x34
 800be1c:	6063      	str	r3, [r4, #4]
 800be1e:	b113      	cbz	r3, 800be26 <__ssrefill_r+0x24>
 800be20:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800be22:	6023      	str	r3, [r4, #0]
 800be24:	bd10      	pop	{r4, pc}
 800be26:	6923      	ldr	r3, [r4, #16]
 800be28:	f04f 30ff 	mov.w	r0, #4294967295
 800be2c:	6023      	str	r3, [r4, #0]
 800be2e:	2300      	movs	r3, #0
 800be30:	6063      	str	r3, [r4, #4]
 800be32:	89a3      	ldrh	r3, [r4, #12]
 800be34:	f043 0320 	orr.w	r3, r3, #32
 800be38:	81a3      	strh	r3, [r4, #12]
 800be3a:	e7f3      	b.n	800be24 <__ssrefill_r+0x22>

0800be3c <__ssvfiscanf_r>:
 800be3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be40:	460c      	mov	r4, r1
 800be42:	2100      	movs	r1, #0
 800be44:	4606      	mov	r6, r0
 800be46:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800be4a:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800be4e:	49aa      	ldr	r1, [pc, #680]	@ (800c0f8 <__ssvfiscanf_r+0x2bc>)
 800be50:	f10d 0804 	add.w	r8, sp, #4
 800be54:	91a0      	str	r1, [sp, #640]	@ 0x280
 800be56:	49a9      	ldr	r1, [pc, #676]	@ (800c0fc <__ssvfiscanf_r+0x2c0>)
 800be58:	4fa9      	ldr	r7, [pc, #676]	@ (800c100 <__ssvfiscanf_r+0x2c4>)
 800be5a:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800be5e:	91a1      	str	r1, [sp, #644]	@ 0x284
 800be60:	9300      	str	r3, [sp, #0]
 800be62:	7813      	ldrb	r3, [r2, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	f000 8159 	beq.w	800c11c <__ssvfiscanf_r+0x2e0>
 800be6a:	5cf9      	ldrb	r1, [r7, r3]
 800be6c:	1c55      	adds	r5, r2, #1
 800be6e:	f011 0108 	ands.w	r1, r1, #8
 800be72:	d019      	beq.n	800bea8 <__ssvfiscanf_r+0x6c>
 800be74:	6863      	ldr	r3, [r4, #4]
 800be76:	2b00      	cmp	r3, #0
 800be78:	dd0f      	ble.n	800be9a <__ssvfiscanf_r+0x5e>
 800be7a:	6823      	ldr	r3, [r4, #0]
 800be7c:	781a      	ldrb	r2, [r3, #0]
 800be7e:	5cba      	ldrb	r2, [r7, r2]
 800be80:	0712      	lsls	r2, r2, #28
 800be82:	d401      	bmi.n	800be88 <__ssvfiscanf_r+0x4c>
 800be84:	462a      	mov	r2, r5
 800be86:	e7ec      	b.n	800be62 <__ssvfiscanf_r+0x26>
 800be88:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800be8a:	3301      	adds	r3, #1
 800be8c:	3201      	adds	r2, #1
 800be8e:	9245      	str	r2, [sp, #276]	@ 0x114
 800be90:	6862      	ldr	r2, [r4, #4]
 800be92:	6023      	str	r3, [r4, #0]
 800be94:	3a01      	subs	r2, #1
 800be96:	6062      	str	r2, [r4, #4]
 800be98:	e7ec      	b.n	800be74 <__ssvfiscanf_r+0x38>
 800be9a:	4621      	mov	r1, r4
 800be9c:	4630      	mov	r0, r6
 800be9e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bea0:	4798      	blx	r3
 800bea2:	2800      	cmp	r0, #0
 800bea4:	d0e9      	beq.n	800be7a <__ssvfiscanf_r+0x3e>
 800bea6:	e7ed      	b.n	800be84 <__ssvfiscanf_r+0x48>
 800bea8:	2b25      	cmp	r3, #37	@ 0x25
 800beaa:	d012      	beq.n	800bed2 <__ssvfiscanf_r+0x96>
 800beac:	4699      	mov	r9, r3
 800beae:	6863      	ldr	r3, [r4, #4]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	f340 8094 	ble.w	800bfde <__ssvfiscanf_r+0x1a2>
 800beb6:	6822      	ldr	r2, [r4, #0]
 800beb8:	7813      	ldrb	r3, [r2, #0]
 800beba:	454b      	cmp	r3, r9
 800bebc:	f040 812e 	bne.w	800c11c <__ssvfiscanf_r+0x2e0>
 800bec0:	6863      	ldr	r3, [r4, #4]
 800bec2:	3201      	adds	r2, #1
 800bec4:	3b01      	subs	r3, #1
 800bec6:	6063      	str	r3, [r4, #4]
 800bec8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800beca:	6022      	str	r2, [r4, #0]
 800becc:	3301      	adds	r3, #1
 800bece:	9345      	str	r3, [sp, #276]	@ 0x114
 800bed0:	e7d8      	b.n	800be84 <__ssvfiscanf_r+0x48>
 800bed2:	9141      	str	r1, [sp, #260]	@ 0x104
 800bed4:	9143      	str	r1, [sp, #268]	@ 0x10c
 800bed6:	7853      	ldrb	r3, [r2, #1]
 800bed8:	2b2a      	cmp	r3, #42	@ 0x2a
 800beda:	bf04      	itt	eq
 800bedc:	2310      	moveq	r3, #16
 800bede:	1c95      	addeq	r5, r2, #2
 800bee0:	f04f 020a 	mov.w	r2, #10
 800bee4:	bf08      	it	eq
 800bee6:	9341      	streq	r3, [sp, #260]	@ 0x104
 800bee8:	46a9      	mov	r9, r5
 800beea:	f819 1b01 	ldrb.w	r1, [r9], #1
 800beee:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800bef2:	2b09      	cmp	r3, #9
 800bef4:	d91e      	bls.n	800bf34 <__ssvfiscanf_r+0xf8>
 800bef6:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 800c104 <__ssvfiscanf_r+0x2c8>
 800befa:	2203      	movs	r2, #3
 800befc:	4650      	mov	r0, sl
 800befe:	f7fe fb02 	bl	800a506 <memchr>
 800bf02:	b138      	cbz	r0, 800bf14 <__ssvfiscanf_r+0xd8>
 800bf04:	2301      	movs	r3, #1
 800bf06:	464d      	mov	r5, r9
 800bf08:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bf0a:	eba0 000a 	sub.w	r0, r0, sl
 800bf0e:	4083      	lsls	r3, r0
 800bf10:	4313      	orrs	r3, r2
 800bf12:	9341      	str	r3, [sp, #260]	@ 0x104
 800bf14:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bf18:	2b78      	cmp	r3, #120	@ 0x78
 800bf1a:	d806      	bhi.n	800bf2a <__ssvfiscanf_r+0xee>
 800bf1c:	2b57      	cmp	r3, #87	@ 0x57
 800bf1e:	d810      	bhi.n	800bf42 <__ssvfiscanf_r+0x106>
 800bf20:	2b25      	cmp	r3, #37	@ 0x25
 800bf22:	d0c3      	beq.n	800beac <__ssvfiscanf_r+0x70>
 800bf24:	d856      	bhi.n	800bfd4 <__ssvfiscanf_r+0x198>
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d064      	beq.n	800bff4 <__ssvfiscanf_r+0x1b8>
 800bf2a:	2303      	movs	r3, #3
 800bf2c:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bf2e:	230a      	movs	r3, #10
 800bf30:	9342      	str	r3, [sp, #264]	@ 0x108
 800bf32:	e077      	b.n	800c024 <__ssvfiscanf_r+0x1e8>
 800bf34:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800bf36:	464d      	mov	r5, r9
 800bf38:	fb02 1103 	mla	r1, r2, r3, r1
 800bf3c:	3930      	subs	r1, #48	@ 0x30
 800bf3e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800bf40:	e7d2      	b.n	800bee8 <__ssvfiscanf_r+0xac>
 800bf42:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800bf46:	2a20      	cmp	r2, #32
 800bf48:	d8ef      	bhi.n	800bf2a <__ssvfiscanf_r+0xee>
 800bf4a:	a101      	add	r1, pc, #4	@ (adr r1, 800bf50 <__ssvfiscanf_r+0x114>)
 800bf4c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bf50:	0800c003 	.word	0x0800c003
 800bf54:	0800bf2b 	.word	0x0800bf2b
 800bf58:	0800bf2b 	.word	0x0800bf2b
 800bf5c:	0800c05d 	.word	0x0800c05d
 800bf60:	0800bf2b 	.word	0x0800bf2b
 800bf64:	0800bf2b 	.word	0x0800bf2b
 800bf68:	0800bf2b 	.word	0x0800bf2b
 800bf6c:	0800bf2b 	.word	0x0800bf2b
 800bf70:	0800bf2b 	.word	0x0800bf2b
 800bf74:	0800bf2b 	.word	0x0800bf2b
 800bf78:	0800bf2b 	.word	0x0800bf2b
 800bf7c:	0800c073 	.word	0x0800c073
 800bf80:	0800c059 	.word	0x0800c059
 800bf84:	0800bfdb 	.word	0x0800bfdb
 800bf88:	0800bfdb 	.word	0x0800bfdb
 800bf8c:	0800bfdb 	.word	0x0800bfdb
 800bf90:	0800bf2b 	.word	0x0800bf2b
 800bf94:	0800c015 	.word	0x0800c015
 800bf98:	0800bf2b 	.word	0x0800bf2b
 800bf9c:	0800bf2b 	.word	0x0800bf2b
 800bfa0:	0800bf2b 	.word	0x0800bf2b
 800bfa4:	0800bf2b 	.word	0x0800bf2b
 800bfa8:	0800c083 	.word	0x0800c083
 800bfac:	0800c01d 	.word	0x0800c01d
 800bfb0:	0800bffb 	.word	0x0800bffb
 800bfb4:	0800bf2b 	.word	0x0800bf2b
 800bfb8:	0800bf2b 	.word	0x0800bf2b
 800bfbc:	0800c07f 	.word	0x0800c07f
 800bfc0:	0800bf2b 	.word	0x0800bf2b
 800bfc4:	0800c059 	.word	0x0800c059
 800bfc8:	0800bf2b 	.word	0x0800bf2b
 800bfcc:	0800bf2b 	.word	0x0800bf2b
 800bfd0:	0800c003 	.word	0x0800c003
 800bfd4:	3b45      	subs	r3, #69	@ 0x45
 800bfd6:	2b02      	cmp	r3, #2
 800bfd8:	d8a7      	bhi.n	800bf2a <__ssvfiscanf_r+0xee>
 800bfda:	2305      	movs	r3, #5
 800bfdc:	e021      	b.n	800c022 <__ssvfiscanf_r+0x1e6>
 800bfde:	4621      	mov	r1, r4
 800bfe0:	4630      	mov	r0, r6
 800bfe2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bfe4:	4798      	blx	r3
 800bfe6:	2800      	cmp	r0, #0
 800bfe8:	f43f af65 	beq.w	800beb6 <__ssvfiscanf_r+0x7a>
 800bfec:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800bfee:	2800      	cmp	r0, #0
 800bff0:	f040 808c 	bne.w	800c10c <__ssvfiscanf_r+0x2d0>
 800bff4:	f04f 30ff 	mov.w	r0, #4294967295
 800bff8:	e08c      	b.n	800c114 <__ssvfiscanf_r+0x2d8>
 800bffa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bffc:	f042 0220 	orr.w	r2, r2, #32
 800c000:	9241      	str	r2, [sp, #260]	@ 0x104
 800c002:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c004:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c008:	9241      	str	r2, [sp, #260]	@ 0x104
 800c00a:	2210      	movs	r2, #16
 800c00c:	2b6e      	cmp	r3, #110	@ 0x6e
 800c00e:	9242      	str	r2, [sp, #264]	@ 0x108
 800c010:	d902      	bls.n	800c018 <__ssvfiscanf_r+0x1dc>
 800c012:	e005      	b.n	800c020 <__ssvfiscanf_r+0x1e4>
 800c014:	2300      	movs	r3, #0
 800c016:	9342      	str	r3, [sp, #264]	@ 0x108
 800c018:	2303      	movs	r3, #3
 800c01a:	e002      	b.n	800c022 <__ssvfiscanf_r+0x1e6>
 800c01c:	2308      	movs	r3, #8
 800c01e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c020:	2304      	movs	r3, #4
 800c022:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c024:	6863      	ldr	r3, [r4, #4]
 800c026:	2b00      	cmp	r3, #0
 800c028:	dd39      	ble.n	800c09e <__ssvfiscanf_r+0x262>
 800c02a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c02c:	0659      	lsls	r1, r3, #25
 800c02e:	d404      	bmi.n	800c03a <__ssvfiscanf_r+0x1fe>
 800c030:	6823      	ldr	r3, [r4, #0]
 800c032:	781a      	ldrb	r2, [r3, #0]
 800c034:	5cba      	ldrb	r2, [r7, r2]
 800c036:	0712      	lsls	r2, r2, #28
 800c038:	d438      	bmi.n	800c0ac <__ssvfiscanf_r+0x270>
 800c03a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c03c:	2b02      	cmp	r3, #2
 800c03e:	dc47      	bgt.n	800c0d0 <__ssvfiscanf_r+0x294>
 800c040:	466b      	mov	r3, sp
 800c042:	4622      	mov	r2, r4
 800c044:	4630      	mov	r0, r6
 800c046:	a941      	add	r1, sp, #260	@ 0x104
 800c048:	f000 f9aa 	bl	800c3a0 <_scanf_chars>
 800c04c:	2801      	cmp	r0, #1
 800c04e:	d065      	beq.n	800c11c <__ssvfiscanf_r+0x2e0>
 800c050:	2802      	cmp	r0, #2
 800c052:	f47f af17 	bne.w	800be84 <__ssvfiscanf_r+0x48>
 800c056:	e7c9      	b.n	800bfec <__ssvfiscanf_r+0x1b0>
 800c058:	220a      	movs	r2, #10
 800c05a:	e7d7      	b.n	800c00c <__ssvfiscanf_r+0x1d0>
 800c05c:	4629      	mov	r1, r5
 800c05e:	4640      	mov	r0, r8
 800c060:	f000 fbf3 	bl	800c84a <__sccl>
 800c064:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c066:	4605      	mov	r5, r0
 800c068:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c06c:	9341      	str	r3, [sp, #260]	@ 0x104
 800c06e:	2301      	movs	r3, #1
 800c070:	e7d7      	b.n	800c022 <__ssvfiscanf_r+0x1e6>
 800c072:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c074:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c078:	9341      	str	r3, [sp, #260]	@ 0x104
 800c07a:	2300      	movs	r3, #0
 800c07c:	e7d1      	b.n	800c022 <__ssvfiscanf_r+0x1e6>
 800c07e:	2302      	movs	r3, #2
 800c080:	e7cf      	b.n	800c022 <__ssvfiscanf_r+0x1e6>
 800c082:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c084:	06c3      	lsls	r3, r0, #27
 800c086:	f53f aefd 	bmi.w	800be84 <__ssvfiscanf_r+0x48>
 800c08a:	9b00      	ldr	r3, [sp, #0]
 800c08c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c08e:	1d19      	adds	r1, r3, #4
 800c090:	9100      	str	r1, [sp, #0]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	07c0      	lsls	r0, r0, #31
 800c096:	bf4c      	ite	mi
 800c098:	801a      	strhmi	r2, [r3, #0]
 800c09a:	601a      	strpl	r2, [r3, #0]
 800c09c:	e6f2      	b.n	800be84 <__ssvfiscanf_r+0x48>
 800c09e:	4621      	mov	r1, r4
 800c0a0:	4630      	mov	r0, r6
 800c0a2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c0a4:	4798      	blx	r3
 800c0a6:	2800      	cmp	r0, #0
 800c0a8:	d0bf      	beq.n	800c02a <__ssvfiscanf_r+0x1ee>
 800c0aa:	e79f      	b.n	800bfec <__ssvfiscanf_r+0x1b0>
 800c0ac:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c0ae:	3201      	adds	r2, #1
 800c0b0:	9245      	str	r2, [sp, #276]	@ 0x114
 800c0b2:	6862      	ldr	r2, [r4, #4]
 800c0b4:	3a01      	subs	r2, #1
 800c0b6:	2a00      	cmp	r2, #0
 800c0b8:	6062      	str	r2, [r4, #4]
 800c0ba:	dd02      	ble.n	800c0c2 <__ssvfiscanf_r+0x286>
 800c0bc:	3301      	adds	r3, #1
 800c0be:	6023      	str	r3, [r4, #0]
 800c0c0:	e7b6      	b.n	800c030 <__ssvfiscanf_r+0x1f4>
 800c0c2:	4621      	mov	r1, r4
 800c0c4:	4630      	mov	r0, r6
 800c0c6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c0c8:	4798      	blx	r3
 800c0ca:	2800      	cmp	r0, #0
 800c0cc:	d0b0      	beq.n	800c030 <__ssvfiscanf_r+0x1f4>
 800c0ce:	e78d      	b.n	800bfec <__ssvfiscanf_r+0x1b0>
 800c0d0:	2b04      	cmp	r3, #4
 800c0d2:	dc06      	bgt.n	800c0e2 <__ssvfiscanf_r+0x2a6>
 800c0d4:	466b      	mov	r3, sp
 800c0d6:	4622      	mov	r2, r4
 800c0d8:	4630      	mov	r0, r6
 800c0da:	a941      	add	r1, sp, #260	@ 0x104
 800c0dc:	f000 f9ba 	bl	800c454 <_scanf_i>
 800c0e0:	e7b4      	b.n	800c04c <__ssvfiscanf_r+0x210>
 800c0e2:	4b09      	ldr	r3, [pc, #36]	@ (800c108 <__ssvfiscanf_r+0x2cc>)
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	f43f aecd 	beq.w	800be84 <__ssvfiscanf_r+0x48>
 800c0ea:	466b      	mov	r3, sp
 800c0ec:	4622      	mov	r2, r4
 800c0ee:	4630      	mov	r0, r6
 800c0f0:	a941      	add	r1, sp, #260	@ 0x104
 800c0f2:	f3af 8000 	nop.w
 800c0f6:	e7a9      	b.n	800c04c <__ssvfiscanf_r+0x210>
 800c0f8:	0800bd8d 	.word	0x0800bd8d
 800c0fc:	0800be03 	.word	0x0800be03
 800c100:	0800d493 	.word	0x0800d493
 800c104:	0800d426 	.word	0x0800d426
 800c108:	00000000 	.word	0x00000000
 800c10c:	89a3      	ldrh	r3, [r4, #12]
 800c10e:	065b      	lsls	r3, r3, #25
 800c110:	f53f af70 	bmi.w	800bff4 <__ssvfiscanf_r+0x1b8>
 800c114:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800c118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c11c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c11e:	e7f9      	b.n	800c114 <__ssvfiscanf_r+0x2d8>

0800c120 <__sfputc_r>:
 800c120:	6893      	ldr	r3, [r2, #8]
 800c122:	b410      	push	{r4}
 800c124:	3b01      	subs	r3, #1
 800c126:	2b00      	cmp	r3, #0
 800c128:	6093      	str	r3, [r2, #8]
 800c12a:	da07      	bge.n	800c13c <__sfputc_r+0x1c>
 800c12c:	6994      	ldr	r4, [r2, #24]
 800c12e:	42a3      	cmp	r3, r4
 800c130:	db01      	blt.n	800c136 <__sfputc_r+0x16>
 800c132:	290a      	cmp	r1, #10
 800c134:	d102      	bne.n	800c13c <__sfputc_r+0x1c>
 800c136:	bc10      	pop	{r4}
 800c138:	f7fe b87b 	b.w	800a232 <__swbuf_r>
 800c13c:	6813      	ldr	r3, [r2, #0]
 800c13e:	1c58      	adds	r0, r3, #1
 800c140:	6010      	str	r0, [r2, #0]
 800c142:	7019      	strb	r1, [r3, #0]
 800c144:	4608      	mov	r0, r1
 800c146:	bc10      	pop	{r4}
 800c148:	4770      	bx	lr

0800c14a <__sfputs_r>:
 800c14a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c14c:	4606      	mov	r6, r0
 800c14e:	460f      	mov	r7, r1
 800c150:	4614      	mov	r4, r2
 800c152:	18d5      	adds	r5, r2, r3
 800c154:	42ac      	cmp	r4, r5
 800c156:	d101      	bne.n	800c15c <__sfputs_r+0x12>
 800c158:	2000      	movs	r0, #0
 800c15a:	e007      	b.n	800c16c <__sfputs_r+0x22>
 800c15c:	463a      	mov	r2, r7
 800c15e:	4630      	mov	r0, r6
 800c160:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c164:	f7ff ffdc 	bl	800c120 <__sfputc_r>
 800c168:	1c43      	adds	r3, r0, #1
 800c16a:	d1f3      	bne.n	800c154 <__sfputs_r+0xa>
 800c16c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c170 <_vfiprintf_r>:
 800c170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c174:	460d      	mov	r5, r1
 800c176:	4614      	mov	r4, r2
 800c178:	4698      	mov	r8, r3
 800c17a:	4606      	mov	r6, r0
 800c17c:	b09d      	sub	sp, #116	@ 0x74
 800c17e:	b118      	cbz	r0, 800c188 <_vfiprintf_r+0x18>
 800c180:	6a03      	ldr	r3, [r0, #32]
 800c182:	b90b      	cbnz	r3, 800c188 <_vfiprintf_r+0x18>
 800c184:	f7fd ff20 	bl	8009fc8 <__sinit>
 800c188:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c18a:	07d9      	lsls	r1, r3, #31
 800c18c:	d405      	bmi.n	800c19a <_vfiprintf_r+0x2a>
 800c18e:	89ab      	ldrh	r3, [r5, #12]
 800c190:	059a      	lsls	r2, r3, #22
 800c192:	d402      	bmi.n	800c19a <_vfiprintf_r+0x2a>
 800c194:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c196:	f7fe f9b4 	bl	800a502 <__retarget_lock_acquire_recursive>
 800c19a:	89ab      	ldrh	r3, [r5, #12]
 800c19c:	071b      	lsls	r3, r3, #28
 800c19e:	d501      	bpl.n	800c1a4 <_vfiprintf_r+0x34>
 800c1a0:	692b      	ldr	r3, [r5, #16]
 800c1a2:	b99b      	cbnz	r3, 800c1cc <_vfiprintf_r+0x5c>
 800c1a4:	4629      	mov	r1, r5
 800c1a6:	4630      	mov	r0, r6
 800c1a8:	f7fe f882 	bl	800a2b0 <__swsetup_r>
 800c1ac:	b170      	cbz	r0, 800c1cc <_vfiprintf_r+0x5c>
 800c1ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1b0:	07dc      	lsls	r4, r3, #31
 800c1b2:	d504      	bpl.n	800c1be <_vfiprintf_r+0x4e>
 800c1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1b8:	b01d      	add	sp, #116	@ 0x74
 800c1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1be:	89ab      	ldrh	r3, [r5, #12]
 800c1c0:	0598      	lsls	r0, r3, #22
 800c1c2:	d4f7      	bmi.n	800c1b4 <_vfiprintf_r+0x44>
 800c1c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1c6:	f7fe f99d 	bl	800a504 <__retarget_lock_release_recursive>
 800c1ca:	e7f3      	b.n	800c1b4 <_vfiprintf_r+0x44>
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1d0:	2320      	movs	r3, #32
 800c1d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c1d6:	2330      	movs	r3, #48	@ 0x30
 800c1d8:	f04f 0901 	mov.w	r9, #1
 800c1dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1e0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c38c <_vfiprintf_r+0x21c>
 800c1e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1e8:	4623      	mov	r3, r4
 800c1ea:	469a      	mov	sl, r3
 800c1ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1f0:	b10a      	cbz	r2, 800c1f6 <_vfiprintf_r+0x86>
 800c1f2:	2a25      	cmp	r2, #37	@ 0x25
 800c1f4:	d1f9      	bne.n	800c1ea <_vfiprintf_r+0x7a>
 800c1f6:	ebba 0b04 	subs.w	fp, sl, r4
 800c1fa:	d00b      	beq.n	800c214 <_vfiprintf_r+0xa4>
 800c1fc:	465b      	mov	r3, fp
 800c1fe:	4622      	mov	r2, r4
 800c200:	4629      	mov	r1, r5
 800c202:	4630      	mov	r0, r6
 800c204:	f7ff ffa1 	bl	800c14a <__sfputs_r>
 800c208:	3001      	adds	r0, #1
 800c20a:	f000 80a7 	beq.w	800c35c <_vfiprintf_r+0x1ec>
 800c20e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c210:	445a      	add	r2, fp
 800c212:	9209      	str	r2, [sp, #36]	@ 0x24
 800c214:	f89a 3000 	ldrb.w	r3, [sl]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	f000 809f 	beq.w	800c35c <_vfiprintf_r+0x1ec>
 800c21e:	2300      	movs	r3, #0
 800c220:	f04f 32ff 	mov.w	r2, #4294967295
 800c224:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c228:	f10a 0a01 	add.w	sl, sl, #1
 800c22c:	9304      	str	r3, [sp, #16]
 800c22e:	9307      	str	r3, [sp, #28]
 800c230:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c234:	931a      	str	r3, [sp, #104]	@ 0x68
 800c236:	4654      	mov	r4, sl
 800c238:	2205      	movs	r2, #5
 800c23a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c23e:	4853      	ldr	r0, [pc, #332]	@ (800c38c <_vfiprintf_r+0x21c>)
 800c240:	f7fe f961 	bl	800a506 <memchr>
 800c244:	9a04      	ldr	r2, [sp, #16]
 800c246:	b9d8      	cbnz	r0, 800c280 <_vfiprintf_r+0x110>
 800c248:	06d1      	lsls	r1, r2, #27
 800c24a:	bf44      	itt	mi
 800c24c:	2320      	movmi	r3, #32
 800c24e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c252:	0713      	lsls	r3, r2, #28
 800c254:	bf44      	itt	mi
 800c256:	232b      	movmi	r3, #43	@ 0x2b
 800c258:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c25c:	f89a 3000 	ldrb.w	r3, [sl]
 800c260:	2b2a      	cmp	r3, #42	@ 0x2a
 800c262:	d015      	beq.n	800c290 <_vfiprintf_r+0x120>
 800c264:	4654      	mov	r4, sl
 800c266:	2000      	movs	r0, #0
 800c268:	f04f 0c0a 	mov.w	ip, #10
 800c26c:	9a07      	ldr	r2, [sp, #28]
 800c26e:	4621      	mov	r1, r4
 800c270:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c274:	3b30      	subs	r3, #48	@ 0x30
 800c276:	2b09      	cmp	r3, #9
 800c278:	d94b      	bls.n	800c312 <_vfiprintf_r+0x1a2>
 800c27a:	b1b0      	cbz	r0, 800c2aa <_vfiprintf_r+0x13a>
 800c27c:	9207      	str	r2, [sp, #28]
 800c27e:	e014      	b.n	800c2aa <_vfiprintf_r+0x13a>
 800c280:	eba0 0308 	sub.w	r3, r0, r8
 800c284:	fa09 f303 	lsl.w	r3, r9, r3
 800c288:	4313      	orrs	r3, r2
 800c28a:	46a2      	mov	sl, r4
 800c28c:	9304      	str	r3, [sp, #16]
 800c28e:	e7d2      	b.n	800c236 <_vfiprintf_r+0xc6>
 800c290:	9b03      	ldr	r3, [sp, #12]
 800c292:	1d19      	adds	r1, r3, #4
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	9103      	str	r1, [sp, #12]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	bfbb      	ittet	lt
 800c29c:	425b      	neglt	r3, r3
 800c29e:	f042 0202 	orrlt.w	r2, r2, #2
 800c2a2:	9307      	strge	r3, [sp, #28]
 800c2a4:	9307      	strlt	r3, [sp, #28]
 800c2a6:	bfb8      	it	lt
 800c2a8:	9204      	strlt	r2, [sp, #16]
 800c2aa:	7823      	ldrb	r3, [r4, #0]
 800c2ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2ae:	d10a      	bne.n	800c2c6 <_vfiprintf_r+0x156>
 800c2b0:	7863      	ldrb	r3, [r4, #1]
 800c2b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2b4:	d132      	bne.n	800c31c <_vfiprintf_r+0x1ac>
 800c2b6:	9b03      	ldr	r3, [sp, #12]
 800c2b8:	3402      	adds	r4, #2
 800c2ba:	1d1a      	adds	r2, r3, #4
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	9203      	str	r2, [sp, #12]
 800c2c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c2c4:	9305      	str	r3, [sp, #20]
 800c2c6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c390 <_vfiprintf_r+0x220>
 800c2ca:	2203      	movs	r2, #3
 800c2cc:	4650      	mov	r0, sl
 800c2ce:	7821      	ldrb	r1, [r4, #0]
 800c2d0:	f7fe f919 	bl	800a506 <memchr>
 800c2d4:	b138      	cbz	r0, 800c2e6 <_vfiprintf_r+0x176>
 800c2d6:	2240      	movs	r2, #64	@ 0x40
 800c2d8:	9b04      	ldr	r3, [sp, #16]
 800c2da:	eba0 000a 	sub.w	r0, r0, sl
 800c2de:	4082      	lsls	r2, r0
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	3401      	adds	r4, #1
 800c2e4:	9304      	str	r3, [sp, #16]
 800c2e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2ea:	2206      	movs	r2, #6
 800c2ec:	4829      	ldr	r0, [pc, #164]	@ (800c394 <_vfiprintf_r+0x224>)
 800c2ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2f2:	f7fe f908 	bl	800a506 <memchr>
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	d03f      	beq.n	800c37a <_vfiprintf_r+0x20a>
 800c2fa:	4b27      	ldr	r3, [pc, #156]	@ (800c398 <_vfiprintf_r+0x228>)
 800c2fc:	bb1b      	cbnz	r3, 800c346 <_vfiprintf_r+0x1d6>
 800c2fe:	9b03      	ldr	r3, [sp, #12]
 800c300:	3307      	adds	r3, #7
 800c302:	f023 0307 	bic.w	r3, r3, #7
 800c306:	3308      	adds	r3, #8
 800c308:	9303      	str	r3, [sp, #12]
 800c30a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c30c:	443b      	add	r3, r7
 800c30e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c310:	e76a      	b.n	800c1e8 <_vfiprintf_r+0x78>
 800c312:	460c      	mov	r4, r1
 800c314:	2001      	movs	r0, #1
 800c316:	fb0c 3202 	mla	r2, ip, r2, r3
 800c31a:	e7a8      	b.n	800c26e <_vfiprintf_r+0xfe>
 800c31c:	2300      	movs	r3, #0
 800c31e:	f04f 0c0a 	mov.w	ip, #10
 800c322:	4619      	mov	r1, r3
 800c324:	3401      	adds	r4, #1
 800c326:	9305      	str	r3, [sp, #20]
 800c328:	4620      	mov	r0, r4
 800c32a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c32e:	3a30      	subs	r2, #48	@ 0x30
 800c330:	2a09      	cmp	r2, #9
 800c332:	d903      	bls.n	800c33c <_vfiprintf_r+0x1cc>
 800c334:	2b00      	cmp	r3, #0
 800c336:	d0c6      	beq.n	800c2c6 <_vfiprintf_r+0x156>
 800c338:	9105      	str	r1, [sp, #20]
 800c33a:	e7c4      	b.n	800c2c6 <_vfiprintf_r+0x156>
 800c33c:	4604      	mov	r4, r0
 800c33e:	2301      	movs	r3, #1
 800c340:	fb0c 2101 	mla	r1, ip, r1, r2
 800c344:	e7f0      	b.n	800c328 <_vfiprintf_r+0x1b8>
 800c346:	ab03      	add	r3, sp, #12
 800c348:	9300      	str	r3, [sp, #0]
 800c34a:	462a      	mov	r2, r5
 800c34c:	4630      	mov	r0, r6
 800c34e:	4b13      	ldr	r3, [pc, #76]	@ (800c39c <_vfiprintf_r+0x22c>)
 800c350:	a904      	add	r1, sp, #16
 800c352:	f7fd f9ef 	bl	8009734 <_printf_float>
 800c356:	4607      	mov	r7, r0
 800c358:	1c78      	adds	r0, r7, #1
 800c35a:	d1d6      	bne.n	800c30a <_vfiprintf_r+0x19a>
 800c35c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c35e:	07d9      	lsls	r1, r3, #31
 800c360:	d405      	bmi.n	800c36e <_vfiprintf_r+0x1fe>
 800c362:	89ab      	ldrh	r3, [r5, #12]
 800c364:	059a      	lsls	r2, r3, #22
 800c366:	d402      	bmi.n	800c36e <_vfiprintf_r+0x1fe>
 800c368:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c36a:	f7fe f8cb 	bl	800a504 <__retarget_lock_release_recursive>
 800c36e:	89ab      	ldrh	r3, [r5, #12]
 800c370:	065b      	lsls	r3, r3, #25
 800c372:	f53f af1f 	bmi.w	800c1b4 <_vfiprintf_r+0x44>
 800c376:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c378:	e71e      	b.n	800c1b8 <_vfiprintf_r+0x48>
 800c37a:	ab03      	add	r3, sp, #12
 800c37c:	9300      	str	r3, [sp, #0]
 800c37e:	462a      	mov	r2, r5
 800c380:	4630      	mov	r0, r6
 800c382:	4b06      	ldr	r3, [pc, #24]	@ (800c39c <_vfiprintf_r+0x22c>)
 800c384:	a904      	add	r1, sp, #16
 800c386:	f7fd fc73 	bl	8009c70 <_printf_i>
 800c38a:	e7e4      	b.n	800c356 <_vfiprintf_r+0x1e6>
 800c38c:	0800d420 	.word	0x0800d420
 800c390:	0800d426 	.word	0x0800d426
 800c394:	0800d42a 	.word	0x0800d42a
 800c398:	08009735 	.word	0x08009735
 800c39c:	0800c14b 	.word	0x0800c14b

0800c3a0 <_scanf_chars>:
 800c3a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3a4:	4615      	mov	r5, r2
 800c3a6:	688a      	ldr	r2, [r1, #8]
 800c3a8:	4680      	mov	r8, r0
 800c3aa:	460c      	mov	r4, r1
 800c3ac:	b932      	cbnz	r2, 800c3bc <_scanf_chars+0x1c>
 800c3ae:	698a      	ldr	r2, [r1, #24]
 800c3b0:	2a00      	cmp	r2, #0
 800c3b2:	bf14      	ite	ne
 800c3b4:	f04f 32ff 	movne.w	r2, #4294967295
 800c3b8:	2201      	moveq	r2, #1
 800c3ba:	608a      	str	r2, [r1, #8]
 800c3bc:	2700      	movs	r7, #0
 800c3be:	6822      	ldr	r2, [r4, #0]
 800c3c0:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800c450 <_scanf_chars+0xb0>
 800c3c4:	06d1      	lsls	r1, r2, #27
 800c3c6:	bf5f      	itttt	pl
 800c3c8:	681a      	ldrpl	r2, [r3, #0]
 800c3ca:	1d11      	addpl	r1, r2, #4
 800c3cc:	6019      	strpl	r1, [r3, #0]
 800c3ce:	6816      	ldrpl	r6, [r2, #0]
 800c3d0:	69a0      	ldr	r0, [r4, #24]
 800c3d2:	b188      	cbz	r0, 800c3f8 <_scanf_chars+0x58>
 800c3d4:	2801      	cmp	r0, #1
 800c3d6:	d107      	bne.n	800c3e8 <_scanf_chars+0x48>
 800c3d8:	682b      	ldr	r3, [r5, #0]
 800c3da:	781a      	ldrb	r2, [r3, #0]
 800c3dc:	6963      	ldr	r3, [r4, #20]
 800c3de:	5c9b      	ldrb	r3, [r3, r2]
 800c3e0:	b953      	cbnz	r3, 800c3f8 <_scanf_chars+0x58>
 800c3e2:	2f00      	cmp	r7, #0
 800c3e4:	d031      	beq.n	800c44a <_scanf_chars+0xaa>
 800c3e6:	e022      	b.n	800c42e <_scanf_chars+0x8e>
 800c3e8:	2802      	cmp	r0, #2
 800c3ea:	d120      	bne.n	800c42e <_scanf_chars+0x8e>
 800c3ec:	682b      	ldr	r3, [r5, #0]
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c3f4:	071b      	lsls	r3, r3, #28
 800c3f6:	d41a      	bmi.n	800c42e <_scanf_chars+0x8e>
 800c3f8:	6823      	ldr	r3, [r4, #0]
 800c3fa:	3701      	adds	r7, #1
 800c3fc:	06da      	lsls	r2, r3, #27
 800c3fe:	bf5e      	ittt	pl
 800c400:	682b      	ldrpl	r3, [r5, #0]
 800c402:	781b      	ldrbpl	r3, [r3, #0]
 800c404:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c408:	682a      	ldr	r2, [r5, #0]
 800c40a:	686b      	ldr	r3, [r5, #4]
 800c40c:	3201      	adds	r2, #1
 800c40e:	602a      	str	r2, [r5, #0]
 800c410:	68a2      	ldr	r2, [r4, #8]
 800c412:	3b01      	subs	r3, #1
 800c414:	3a01      	subs	r2, #1
 800c416:	606b      	str	r3, [r5, #4]
 800c418:	60a2      	str	r2, [r4, #8]
 800c41a:	b142      	cbz	r2, 800c42e <_scanf_chars+0x8e>
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	dcd7      	bgt.n	800c3d0 <_scanf_chars+0x30>
 800c420:	4629      	mov	r1, r5
 800c422:	4640      	mov	r0, r8
 800c424:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c428:	4798      	blx	r3
 800c42a:	2800      	cmp	r0, #0
 800c42c:	d0d0      	beq.n	800c3d0 <_scanf_chars+0x30>
 800c42e:	6823      	ldr	r3, [r4, #0]
 800c430:	f013 0310 	ands.w	r3, r3, #16
 800c434:	d105      	bne.n	800c442 <_scanf_chars+0xa2>
 800c436:	68e2      	ldr	r2, [r4, #12]
 800c438:	3201      	adds	r2, #1
 800c43a:	60e2      	str	r2, [r4, #12]
 800c43c:	69a2      	ldr	r2, [r4, #24]
 800c43e:	b102      	cbz	r2, 800c442 <_scanf_chars+0xa2>
 800c440:	7033      	strb	r3, [r6, #0]
 800c442:	2000      	movs	r0, #0
 800c444:	6923      	ldr	r3, [r4, #16]
 800c446:	443b      	add	r3, r7
 800c448:	6123      	str	r3, [r4, #16]
 800c44a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c44e:	bf00      	nop
 800c450:	0800d493 	.word	0x0800d493

0800c454 <_scanf_i>:
 800c454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c458:	460c      	mov	r4, r1
 800c45a:	4698      	mov	r8, r3
 800c45c:	4b72      	ldr	r3, [pc, #456]	@ (800c628 <_scanf_i+0x1d4>)
 800c45e:	b087      	sub	sp, #28
 800c460:	4682      	mov	sl, r0
 800c462:	4616      	mov	r6, r2
 800c464:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c468:	ab03      	add	r3, sp, #12
 800c46a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c46e:	4b6f      	ldr	r3, [pc, #444]	@ (800c62c <_scanf_i+0x1d8>)
 800c470:	69a1      	ldr	r1, [r4, #24]
 800c472:	4a6f      	ldr	r2, [pc, #444]	@ (800c630 <_scanf_i+0x1dc>)
 800c474:	4627      	mov	r7, r4
 800c476:	2903      	cmp	r1, #3
 800c478:	bf08      	it	eq
 800c47a:	461a      	moveq	r2, r3
 800c47c:	68a3      	ldr	r3, [r4, #8]
 800c47e:	9201      	str	r2, [sp, #4]
 800c480:	1e5a      	subs	r2, r3, #1
 800c482:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c486:	bf81      	itttt	hi
 800c488:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c48c:	eb03 0905 	addhi.w	r9, r3, r5
 800c490:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c494:	60a3      	strhi	r3, [r4, #8]
 800c496:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c49a:	bf98      	it	ls
 800c49c:	f04f 0900 	movls.w	r9, #0
 800c4a0:	463d      	mov	r5, r7
 800c4a2:	f04f 0b00 	mov.w	fp, #0
 800c4a6:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c4aa:	6023      	str	r3, [r4, #0]
 800c4ac:	6831      	ldr	r1, [r6, #0]
 800c4ae:	ab03      	add	r3, sp, #12
 800c4b0:	2202      	movs	r2, #2
 800c4b2:	7809      	ldrb	r1, [r1, #0]
 800c4b4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c4b8:	f7fe f825 	bl	800a506 <memchr>
 800c4bc:	b328      	cbz	r0, 800c50a <_scanf_i+0xb6>
 800c4be:	f1bb 0f01 	cmp.w	fp, #1
 800c4c2:	d159      	bne.n	800c578 <_scanf_i+0x124>
 800c4c4:	6862      	ldr	r2, [r4, #4]
 800c4c6:	b92a      	cbnz	r2, 800c4d4 <_scanf_i+0x80>
 800c4c8:	2108      	movs	r1, #8
 800c4ca:	6822      	ldr	r2, [r4, #0]
 800c4cc:	6061      	str	r1, [r4, #4]
 800c4ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c4d2:	6022      	str	r2, [r4, #0]
 800c4d4:	6822      	ldr	r2, [r4, #0]
 800c4d6:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c4da:	6022      	str	r2, [r4, #0]
 800c4dc:	68a2      	ldr	r2, [r4, #8]
 800c4de:	1e51      	subs	r1, r2, #1
 800c4e0:	60a1      	str	r1, [r4, #8]
 800c4e2:	b192      	cbz	r2, 800c50a <_scanf_i+0xb6>
 800c4e4:	6832      	ldr	r2, [r6, #0]
 800c4e6:	1c51      	adds	r1, r2, #1
 800c4e8:	6031      	str	r1, [r6, #0]
 800c4ea:	7812      	ldrb	r2, [r2, #0]
 800c4ec:	f805 2b01 	strb.w	r2, [r5], #1
 800c4f0:	6872      	ldr	r2, [r6, #4]
 800c4f2:	3a01      	subs	r2, #1
 800c4f4:	2a00      	cmp	r2, #0
 800c4f6:	6072      	str	r2, [r6, #4]
 800c4f8:	dc07      	bgt.n	800c50a <_scanf_i+0xb6>
 800c4fa:	4631      	mov	r1, r6
 800c4fc:	4650      	mov	r0, sl
 800c4fe:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c502:	4790      	blx	r2
 800c504:	2800      	cmp	r0, #0
 800c506:	f040 8085 	bne.w	800c614 <_scanf_i+0x1c0>
 800c50a:	f10b 0b01 	add.w	fp, fp, #1
 800c50e:	f1bb 0f03 	cmp.w	fp, #3
 800c512:	d1cb      	bne.n	800c4ac <_scanf_i+0x58>
 800c514:	6863      	ldr	r3, [r4, #4]
 800c516:	b90b      	cbnz	r3, 800c51c <_scanf_i+0xc8>
 800c518:	230a      	movs	r3, #10
 800c51a:	6063      	str	r3, [r4, #4]
 800c51c:	6863      	ldr	r3, [r4, #4]
 800c51e:	4945      	ldr	r1, [pc, #276]	@ (800c634 <_scanf_i+0x1e0>)
 800c520:	6960      	ldr	r0, [r4, #20]
 800c522:	1ac9      	subs	r1, r1, r3
 800c524:	f000 f991 	bl	800c84a <__sccl>
 800c528:	f04f 0b00 	mov.w	fp, #0
 800c52c:	68a3      	ldr	r3, [r4, #8]
 800c52e:	6822      	ldr	r2, [r4, #0]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d03d      	beq.n	800c5b0 <_scanf_i+0x15c>
 800c534:	6831      	ldr	r1, [r6, #0]
 800c536:	6960      	ldr	r0, [r4, #20]
 800c538:	f891 c000 	ldrb.w	ip, [r1]
 800c53c:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c540:	2800      	cmp	r0, #0
 800c542:	d035      	beq.n	800c5b0 <_scanf_i+0x15c>
 800c544:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c548:	d124      	bne.n	800c594 <_scanf_i+0x140>
 800c54a:	0510      	lsls	r0, r2, #20
 800c54c:	d522      	bpl.n	800c594 <_scanf_i+0x140>
 800c54e:	f10b 0b01 	add.w	fp, fp, #1
 800c552:	f1b9 0f00 	cmp.w	r9, #0
 800c556:	d003      	beq.n	800c560 <_scanf_i+0x10c>
 800c558:	3301      	adds	r3, #1
 800c55a:	f109 39ff 	add.w	r9, r9, #4294967295
 800c55e:	60a3      	str	r3, [r4, #8]
 800c560:	6873      	ldr	r3, [r6, #4]
 800c562:	3b01      	subs	r3, #1
 800c564:	2b00      	cmp	r3, #0
 800c566:	6073      	str	r3, [r6, #4]
 800c568:	dd1b      	ble.n	800c5a2 <_scanf_i+0x14e>
 800c56a:	6833      	ldr	r3, [r6, #0]
 800c56c:	3301      	adds	r3, #1
 800c56e:	6033      	str	r3, [r6, #0]
 800c570:	68a3      	ldr	r3, [r4, #8]
 800c572:	3b01      	subs	r3, #1
 800c574:	60a3      	str	r3, [r4, #8]
 800c576:	e7d9      	b.n	800c52c <_scanf_i+0xd8>
 800c578:	f1bb 0f02 	cmp.w	fp, #2
 800c57c:	d1ae      	bne.n	800c4dc <_scanf_i+0x88>
 800c57e:	6822      	ldr	r2, [r4, #0]
 800c580:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c584:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c588:	d1bf      	bne.n	800c50a <_scanf_i+0xb6>
 800c58a:	2110      	movs	r1, #16
 800c58c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c590:	6061      	str	r1, [r4, #4]
 800c592:	e7a2      	b.n	800c4da <_scanf_i+0x86>
 800c594:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c598:	6022      	str	r2, [r4, #0]
 800c59a:	780b      	ldrb	r3, [r1, #0]
 800c59c:	f805 3b01 	strb.w	r3, [r5], #1
 800c5a0:	e7de      	b.n	800c560 <_scanf_i+0x10c>
 800c5a2:	4631      	mov	r1, r6
 800c5a4:	4650      	mov	r0, sl
 800c5a6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c5aa:	4798      	blx	r3
 800c5ac:	2800      	cmp	r0, #0
 800c5ae:	d0df      	beq.n	800c570 <_scanf_i+0x11c>
 800c5b0:	6823      	ldr	r3, [r4, #0]
 800c5b2:	05d9      	lsls	r1, r3, #23
 800c5b4:	d50d      	bpl.n	800c5d2 <_scanf_i+0x17e>
 800c5b6:	42bd      	cmp	r5, r7
 800c5b8:	d909      	bls.n	800c5ce <_scanf_i+0x17a>
 800c5ba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c5be:	4632      	mov	r2, r6
 800c5c0:	4650      	mov	r0, sl
 800c5c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c5c6:	f105 39ff 	add.w	r9, r5, #4294967295
 800c5ca:	4798      	blx	r3
 800c5cc:	464d      	mov	r5, r9
 800c5ce:	42bd      	cmp	r5, r7
 800c5d0:	d028      	beq.n	800c624 <_scanf_i+0x1d0>
 800c5d2:	6822      	ldr	r2, [r4, #0]
 800c5d4:	f012 0210 	ands.w	r2, r2, #16
 800c5d8:	d113      	bne.n	800c602 <_scanf_i+0x1ae>
 800c5da:	702a      	strb	r2, [r5, #0]
 800c5dc:	4639      	mov	r1, r7
 800c5de:	6863      	ldr	r3, [r4, #4]
 800c5e0:	4650      	mov	r0, sl
 800c5e2:	9e01      	ldr	r6, [sp, #4]
 800c5e4:	47b0      	blx	r6
 800c5e6:	f8d8 3000 	ldr.w	r3, [r8]
 800c5ea:	6821      	ldr	r1, [r4, #0]
 800c5ec:	1d1a      	adds	r2, r3, #4
 800c5ee:	f8c8 2000 	str.w	r2, [r8]
 800c5f2:	f011 0f20 	tst.w	r1, #32
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	d00f      	beq.n	800c61a <_scanf_i+0x1c6>
 800c5fa:	6018      	str	r0, [r3, #0]
 800c5fc:	68e3      	ldr	r3, [r4, #12]
 800c5fe:	3301      	adds	r3, #1
 800c600:	60e3      	str	r3, [r4, #12]
 800c602:	2000      	movs	r0, #0
 800c604:	6923      	ldr	r3, [r4, #16]
 800c606:	1bed      	subs	r5, r5, r7
 800c608:	445d      	add	r5, fp
 800c60a:	442b      	add	r3, r5
 800c60c:	6123      	str	r3, [r4, #16]
 800c60e:	b007      	add	sp, #28
 800c610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c614:	f04f 0b00 	mov.w	fp, #0
 800c618:	e7ca      	b.n	800c5b0 <_scanf_i+0x15c>
 800c61a:	07ca      	lsls	r2, r1, #31
 800c61c:	bf4c      	ite	mi
 800c61e:	8018      	strhmi	r0, [r3, #0]
 800c620:	6018      	strpl	r0, [r3, #0]
 800c622:	e7eb      	b.n	800c5fc <_scanf_i+0x1a8>
 800c624:	2001      	movs	r0, #1
 800c626:	e7f2      	b.n	800c60e <_scanf_i+0x1ba>
 800c628:	0800d048 	.word	0x0800d048
 800c62c:	0800cb9d 	.word	0x0800cb9d
 800c630:	0800cc7d 	.word	0x0800cc7d
 800c634:	0800d441 	.word	0x0800d441

0800c638 <__sflush_r>:
 800c638:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c63e:	0716      	lsls	r6, r2, #28
 800c640:	4605      	mov	r5, r0
 800c642:	460c      	mov	r4, r1
 800c644:	d454      	bmi.n	800c6f0 <__sflush_r+0xb8>
 800c646:	684b      	ldr	r3, [r1, #4]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	dc02      	bgt.n	800c652 <__sflush_r+0x1a>
 800c64c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c64e:	2b00      	cmp	r3, #0
 800c650:	dd48      	ble.n	800c6e4 <__sflush_r+0xac>
 800c652:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c654:	2e00      	cmp	r6, #0
 800c656:	d045      	beq.n	800c6e4 <__sflush_r+0xac>
 800c658:	2300      	movs	r3, #0
 800c65a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c65e:	682f      	ldr	r7, [r5, #0]
 800c660:	6a21      	ldr	r1, [r4, #32]
 800c662:	602b      	str	r3, [r5, #0]
 800c664:	d030      	beq.n	800c6c8 <__sflush_r+0x90>
 800c666:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c668:	89a3      	ldrh	r3, [r4, #12]
 800c66a:	0759      	lsls	r1, r3, #29
 800c66c:	d505      	bpl.n	800c67a <__sflush_r+0x42>
 800c66e:	6863      	ldr	r3, [r4, #4]
 800c670:	1ad2      	subs	r2, r2, r3
 800c672:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c674:	b10b      	cbz	r3, 800c67a <__sflush_r+0x42>
 800c676:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c678:	1ad2      	subs	r2, r2, r3
 800c67a:	2300      	movs	r3, #0
 800c67c:	4628      	mov	r0, r5
 800c67e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c680:	6a21      	ldr	r1, [r4, #32]
 800c682:	47b0      	blx	r6
 800c684:	1c43      	adds	r3, r0, #1
 800c686:	89a3      	ldrh	r3, [r4, #12]
 800c688:	d106      	bne.n	800c698 <__sflush_r+0x60>
 800c68a:	6829      	ldr	r1, [r5, #0]
 800c68c:	291d      	cmp	r1, #29
 800c68e:	d82b      	bhi.n	800c6e8 <__sflush_r+0xb0>
 800c690:	4a28      	ldr	r2, [pc, #160]	@ (800c734 <__sflush_r+0xfc>)
 800c692:	410a      	asrs	r2, r1
 800c694:	07d6      	lsls	r6, r2, #31
 800c696:	d427      	bmi.n	800c6e8 <__sflush_r+0xb0>
 800c698:	2200      	movs	r2, #0
 800c69a:	6062      	str	r2, [r4, #4]
 800c69c:	6922      	ldr	r2, [r4, #16]
 800c69e:	04d9      	lsls	r1, r3, #19
 800c6a0:	6022      	str	r2, [r4, #0]
 800c6a2:	d504      	bpl.n	800c6ae <__sflush_r+0x76>
 800c6a4:	1c42      	adds	r2, r0, #1
 800c6a6:	d101      	bne.n	800c6ac <__sflush_r+0x74>
 800c6a8:	682b      	ldr	r3, [r5, #0]
 800c6aa:	b903      	cbnz	r3, 800c6ae <__sflush_r+0x76>
 800c6ac:	6560      	str	r0, [r4, #84]	@ 0x54
 800c6ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c6b0:	602f      	str	r7, [r5, #0]
 800c6b2:	b1b9      	cbz	r1, 800c6e4 <__sflush_r+0xac>
 800c6b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c6b8:	4299      	cmp	r1, r3
 800c6ba:	d002      	beq.n	800c6c2 <__sflush_r+0x8a>
 800c6bc:	4628      	mov	r0, r5
 800c6be:	f7fe fd8f 	bl	800b1e0 <_free_r>
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c6c6:	e00d      	b.n	800c6e4 <__sflush_r+0xac>
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	47b0      	blx	r6
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	1c50      	adds	r0, r2, #1
 800c6d2:	d1c9      	bne.n	800c668 <__sflush_r+0x30>
 800c6d4:	682b      	ldr	r3, [r5, #0]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d0c6      	beq.n	800c668 <__sflush_r+0x30>
 800c6da:	2b1d      	cmp	r3, #29
 800c6dc:	d001      	beq.n	800c6e2 <__sflush_r+0xaa>
 800c6de:	2b16      	cmp	r3, #22
 800c6e0:	d11d      	bne.n	800c71e <__sflush_r+0xe6>
 800c6e2:	602f      	str	r7, [r5, #0]
 800c6e4:	2000      	movs	r0, #0
 800c6e6:	e021      	b.n	800c72c <__sflush_r+0xf4>
 800c6e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6ec:	b21b      	sxth	r3, r3
 800c6ee:	e01a      	b.n	800c726 <__sflush_r+0xee>
 800c6f0:	690f      	ldr	r7, [r1, #16]
 800c6f2:	2f00      	cmp	r7, #0
 800c6f4:	d0f6      	beq.n	800c6e4 <__sflush_r+0xac>
 800c6f6:	0793      	lsls	r3, r2, #30
 800c6f8:	bf18      	it	ne
 800c6fa:	2300      	movne	r3, #0
 800c6fc:	680e      	ldr	r6, [r1, #0]
 800c6fe:	bf08      	it	eq
 800c700:	694b      	ldreq	r3, [r1, #20]
 800c702:	1bf6      	subs	r6, r6, r7
 800c704:	600f      	str	r7, [r1, #0]
 800c706:	608b      	str	r3, [r1, #8]
 800c708:	2e00      	cmp	r6, #0
 800c70a:	ddeb      	ble.n	800c6e4 <__sflush_r+0xac>
 800c70c:	4633      	mov	r3, r6
 800c70e:	463a      	mov	r2, r7
 800c710:	4628      	mov	r0, r5
 800c712:	6a21      	ldr	r1, [r4, #32]
 800c714:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c718:	47e0      	blx	ip
 800c71a:	2800      	cmp	r0, #0
 800c71c:	dc07      	bgt.n	800c72e <__sflush_r+0xf6>
 800c71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c722:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c726:	f04f 30ff 	mov.w	r0, #4294967295
 800c72a:	81a3      	strh	r3, [r4, #12]
 800c72c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c72e:	4407      	add	r7, r0
 800c730:	1a36      	subs	r6, r6, r0
 800c732:	e7e9      	b.n	800c708 <__sflush_r+0xd0>
 800c734:	dfbffffe 	.word	0xdfbffffe

0800c738 <_fflush_r>:
 800c738:	b538      	push	{r3, r4, r5, lr}
 800c73a:	690b      	ldr	r3, [r1, #16]
 800c73c:	4605      	mov	r5, r0
 800c73e:	460c      	mov	r4, r1
 800c740:	b913      	cbnz	r3, 800c748 <_fflush_r+0x10>
 800c742:	2500      	movs	r5, #0
 800c744:	4628      	mov	r0, r5
 800c746:	bd38      	pop	{r3, r4, r5, pc}
 800c748:	b118      	cbz	r0, 800c752 <_fflush_r+0x1a>
 800c74a:	6a03      	ldr	r3, [r0, #32]
 800c74c:	b90b      	cbnz	r3, 800c752 <_fflush_r+0x1a>
 800c74e:	f7fd fc3b 	bl	8009fc8 <__sinit>
 800c752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d0f3      	beq.n	800c742 <_fflush_r+0xa>
 800c75a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c75c:	07d0      	lsls	r0, r2, #31
 800c75e:	d404      	bmi.n	800c76a <_fflush_r+0x32>
 800c760:	0599      	lsls	r1, r3, #22
 800c762:	d402      	bmi.n	800c76a <_fflush_r+0x32>
 800c764:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c766:	f7fd fecc 	bl	800a502 <__retarget_lock_acquire_recursive>
 800c76a:	4628      	mov	r0, r5
 800c76c:	4621      	mov	r1, r4
 800c76e:	f7ff ff63 	bl	800c638 <__sflush_r>
 800c772:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c774:	4605      	mov	r5, r0
 800c776:	07da      	lsls	r2, r3, #31
 800c778:	d4e4      	bmi.n	800c744 <_fflush_r+0xc>
 800c77a:	89a3      	ldrh	r3, [r4, #12]
 800c77c:	059b      	lsls	r3, r3, #22
 800c77e:	d4e1      	bmi.n	800c744 <_fflush_r+0xc>
 800c780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c782:	f7fd febf 	bl	800a504 <__retarget_lock_release_recursive>
 800c786:	e7dd      	b.n	800c744 <_fflush_r+0xc>

0800c788 <__swhatbuf_r>:
 800c788:	b570      	push	{r4, r5, r6, lr}
 800c78a:	460c      	mov	r4, r1
 800c78c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c790:	4615      	mov	r5, r2
 800c792:	2900      	cmp	r1, #0
 800c794:	461e      	mov	r6, r3
 800c796:	b096      	sub	sp, #88	@ 0x58
 800c798:	da0c      	bge.n	800c7b4 <__swhatbuf_r+0x2c>
 800c79a:	89a3      	ldrh	r3, [r4, #12]
 800c79c:	2100      	movs	r1, #0
 800c79e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c7a2:	bf14      	ite	ne
 800c7a4:	2340      	movne	r3, #64	@ 0x40
 800c7a6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c7aa:	2000      	movs	r0, #0
 800c7ac:	6031      	str	r1, [r6, #0]
 800c7ae:	602b      	str	r3, [r5, #0]
 800c7b0:	b016      	add	sp, #88	@ 0x58
 800c7b2:	bd70      	pop	{r4, r5, r6, pc}
 800c7b4:	466a      	mov	r2, sp
 800c7b6:	f000 f8d3 	bl	800c960 <_fstat_r>
 800c7ba:	2800      	cmp	r0, #0
 800c7bc:	dbed      	blt.n	800c79a <__swhatbuf_r+0x12>
 800c7be:	9901      	ldr	r1, [sp, #4]
 800c7c0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c7c4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c7c8:	4259      	negs	r1, r3
 800c7ca:	4159      	adcs	r1, r3
 800c7cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7d0:	e7eb      	b.n	800c7aa <__swhatbuf_r+0x22>

0800c7d2 <__smakebuf_r>:
 800c7d2:	898b      	ldrh	r3, [r1, #12]
 800c7d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7d6:	079d      	lsls	r5, r3, #30
 800c7d8:	4606      	mov	r6, r0
 800c7da:	460c      	mov	r4, r1
 800c7dc:	d507      	bpl.n	800c7ee <__smakebuf_r+0x1c>
 800c7de:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c7e2:	6023      	str	r3, [r4, #0]
 800c7e4:	6123      	str	r3, [r4, #16]
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	6163      	str	r3, [r4, #20]
 800c7ea:	b003      	add	sp, #12
 800c7ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ee:	466a      	mov	r2, sp
 800c7f0:	ab01      	add	r3, sp, #4
 800c7f2:	f7ff ffc9 	bl	800c788 <__swhatbuf_r>
 800c7f6:	9f00      	ldr	r7, [sp, #0]
 800c7f8:	4605      	mov	r5, r0
 800c7fa:	4639      	mov	r1, r7
 800c7fc:	4630      	mov	r0, r6
 800c7fe:	f7fe fd61 	bl	800b2c4 <_malloc_r>
 800c802:	b948      	cbnz	r0, 800c818 <__smakebuf_r+0x46>
 800c804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c808:	059a      	lsls	r2, r3, #22
 800c80a:	d4ee      	bmi.n	800c7ea <__smakebuf_r+0x18>
 800c80c:	f023 0303 	bic.w	r3, r3, #3
 800c810:	f043 0302 	orr.w	r3, r3, #2
 800c814:	81a3      	strh	r3, [r4, #12]
 800c816:	e7e2      	b.n	800c7de <__smakebuf_r+0xc>
 800c818:	89a3      	ldrh	r3, [r4, #12]
 800c81a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c81e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c822:	81a3      	strh	r3, [r4, #12]
 800c824:	9b01      	ldr	r3, [sp, #4]
 800c826:	6020      	str	r0, [r4, #0]
 800c828:	b15b      	cbz	r3, 800c842 <__smakebuf_r+0x70>
 800c82a:	4630      	mov	r0, r6
 800c82c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c830:	f000 f8a8 	bl	800c984 <_isatty_r>
 800c834:	b128      	cbz	r0, 800c842 <__smakebuf_r+0x70>
 800c836:	89a3      	ldrh	r3, [r4, #12]
 800c838:	f023 0303 	bic.w	r3, r3, #3
 800c83c:	f043 0301 	orr.w	r3, r3, #1
 800c840:	81a3      	strh	r3, [r4, #12]
 800c842:	89a3      	ldrh	r3, [r4, #12]
 800c844:	431d      	orrs	r5, r3
 800c846:	81a5      	strh	r5, [r4, #12]
 800c848:	e7cf      	b.n	800c7ea <__smakebuf_r+0x18>

0800c84a <__sccl>:
 800c84a:	b570      	push	{r4, r5, r6, lr}
 800c84c:	780b      	ldrb	r3, [r1, #0]
 800c84e:	4604      	mov	r4, r0
 800c850:	2b5e      	cmp	r3, #94	@ 0x5e
 800c852:	bf0b      	itete	eq
 800c854:	784b      	ldrbeq	r3, [r1, #1]
 800c856:	1c4a      	addne	r2, r1, #1
 800c858:	1c8a      	addeq	r2, r1, #2
 800c85a:	2100      	movne	r1, #0
 800c85c:	bf08      	it	eq
 800c85e:	2101      	moveq	r1, #1
 800c860:	3801      	subs	r0, #1
 800c862:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c866:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c86a:	42a8      	cmp	r0, r5
 800c86c:	d1fb      	bne.n	800c866 <__sccl+0x1c>
 800c86e:	b90b      	cbnz	r3, 800c874 <__sccl+0x2a>
 800c870:	1e50      	subs	r0, r2, #1
 800c872:	bd70      	pop	{r4, r5, r6, pc}
 800c874:	f081 0101 	eor.w	r1, r1, #1
 800c878:	4610      	mov	r0, r2
 800c87a:	54e1      	strb	r1, [r4, r3]
 800c87c:	4602      	mov	r2, r0
 800c87e:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c882:	2d2d      	cmp	r5, #45	@ 0x2d
 800c884:	d005      	beq.n	800c892 <__sccl+0x48>
 800c886:	2d5d      	cmp	r5, #93	@ 0x5d
 800c888:	d016      	beq.n	800c8b8 <__sccl+0x6e>
 800c88a:	2d00      	cmp	r5, #0
 800c88c:	d0f1      	beq.n	800c872 <__sccl+0x28>
 800c88e:	462b      	mov	r3, r5
 800c890:	e7f2      	b.n	800c878 <__sccl+0x2e>
 800c892:	7846      	ldrb	r6, [r0, #1]
 800c894:	2e5d      	cmp	r6, #93	@ 0x5d
 800c896:	d0fa      	beq.n	800c88e <__sccl+0x44>
 800c898:	42b3      	cmp	r3, r6
 800c89a:	dcf8      	bgt.n	800c88e <__sccl+0x44>
 800c89c:	461a      	mov	r2, r3
 800c89e:	3002      	adds	r0, #2
 800c8a0:	3201      	adds	r2, #1
 800c8a2:	4296      	cmp	r6, r2
 800c8a4:	54a1      	strb	r1, [r4, r2]
 800c8a6:	dcfb      	bgt.n	800c8a0 <__sccl+0x56>
 800c8a8:	1af2      	subs	r2, r6, r3
 800c8aa:	3a01      	subs	r2, #1
 800c8ac:	42b3      	cmp	r3, r6
 800c8ae:	bfa8      	it	ge
 800c8b0:	2200      	movge	r2, #0
 800c8b2:	1c5d      	adds	r5, r3, #1
 800c8b4:	18ab      	adds	r3, r5, r2
 800c8b6:	e7e1      	b.n	800c87c <__sccl+0x32>
 800c8b8:	4610      	mov	r0, r2
 800c8ba:	e7da      	b.n	800c872 <__sccl+0x28>

0800c8bc <__submore>:
 800c8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8c0:	460c      	mov	r4, r1
 800c8c2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c8c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c8c8:	4299      	cmp	r1, r3
 800c8ca:	d11b      	bne.n	800c904 <__submore+0x48>
 800c8cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c8d0:	f7fe fcf8 	bl	800b2c4 <_malloc_r>
 800c8d4:	b918      	cbnz	r0, 800c8de <__submore+0x22>
 800c8d6:	f04f 30ff 	mov.w	r0, #4294967295
 800c8da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c8e2:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c8e4:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c8e8:	6360      	str	r0, [r4, #52]	@ 0x34
 800c8ea:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c8ee:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c8f2:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c8f6:	7043      	strb	r3, [r0, #1]
 800c8f8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c8fc:	7003      	strb	r3, [r0, #0]
 800c8fe:	6020      	str	r0, [r4, #0]
 800c900:	2000      	movs	r0, #0
 800c902:	e7ea      	b.n	800c8da <__submore+0x1e>
 800c904:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c906:	0077      	lsls	r7, r6, #1
 800c908:	463a      	mov	r2, r7
 800c90a:	f000 f89f 	bl	800ca4c <_realloc_r>
 800c90e:	4605      	mov	r5, r0
 800c910:	2800      	cmp	r0, #0
 800c912:	d0e0      	beq.n	800c8d6 <__submore+0x1a>
 800c914:	eb00 0806 	add.w	r8, r0, r6
 800c918:	4601      	mov	r1, r0
 800c91a:	4632      	mov	r2, r6
 800c91c:	4640      	mov	r0, r8
 800c91e:	f7fd fe00 	bl	800a522 <memcpy>
 800c922:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c926:	f8c4 8000 	str.w	r8, [r4]
 800c92a:	e7e9      	b.n	800c900 <__submore+0x44>

0800c92c <memmove>:
 800c92c:	4288      	cmp	r0, r1
 800c92e:	b510      	push	{r4, lr}
 800c930:	eb01 0402 	add.w	r4, r1, r2
 800c934:	d902      	bls.n	800c93c <memmove+0x10>
 800c936:	4284      	cmp	r4, r0
 800c938:	4623      	mov	r3, r4
 800c93a:	d807      	bhi.n	800c94c <memmove+0x20>
 800c93c:	1e43      	subs	r3, r0, #1
 800c93e:	42a1      	cmp	r1, r4
 800c940:	d008      	beq.n	800c954 <memmove+0x28>
 800c942:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c946:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c94a:	e7f8      	b.n	800c93e <memmove+0x12>
 800c94c:	4601      	mov	r1, r0
 800c94e:	4402      	add	r2, r0
 800c950:	428a      	cmp	r2, r1
 800c952:	d100      	bne.n	800c956 <memmove+0x2a>
 800c954:	bd10      	pop	{r4, pc}
 800c956:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c95a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c95e:	e7f7      	b.n	800c950 <memmove+0x24>

0800c960 <_fstat_r>:
 800c960:	b538      	push	{r3, r4, r5, lr}
 800c962:	2300      	movs	r3, #0
 800c964:	4d06      	ldr	r5, [pc, #24]	@ (800c980 <_fstat_r+0x20>)
 800c966:	4604      	mov	r4, r0
 800c968:	4608      	mov	r0, r1
 800c96a:	4611      	mov	r1, r2
 800c96c:	602b      	str	r3, [r5, #0]
 800c96e:	f7f5 ff25 	bl	80027bc <_fstat>
 800c972:	1c43      	adds	r3, r0, #1
 800c974:	d102      	bne.n	800c97c <_fstat_r+0x1c>
 800c976:	682b      	ldr	r3, [r5, #0]
 800c978:	b103      	cbz	r3, 800c97c <_fstat_r+0x1c>
 800c97a:	6023      	str	r3, [r4, #0]
 800c97c:	bd38      	pop	{r3, r4, r5, pc}
 800c97e:	bf00      	nop
 800c980:	200041d8 	.word	0x200041d8

0800c984 <_isatty_r>:
 800c984:	b538      	push	{r3, r4, r5, lr}
 800c986:	2300      	movs	r3, #0
 800c988:	4d05      	ldr	r5, [pc, #20]	@ (800c9a0 <_isatty_r+0x1c>)
 800c98a:	4604      	mov	r4, r0
 800c98c:	4608      	mov	r0, r1
 800c98e:	602b      	str	r3, [r5, #0]
 800c990:	f7f5 ff23 	bl	80027da <_isatty>
 800c994:	1c43      	adds	r3, r0, #1
 800c996:	d102      	bne.n	800c99e <_isatty_r+0x1a>
 800c998:	682b      	ldr	r3, [r5, #0]
 800c99a:	b103      	cbz	r3, 800c99e <_isatty_r+0x1a>
 800c99c:	6023      	str	r3, [r4, #0]
 800c99e:	bd38      	pop	{r3, r4, r5, pc}
 800c9a0:	200041d8 	.word	0x200041d8

0800c9a4 <_sbrk_r>:
 800c9a4:	b538      	push	{r3, r4, r5, lr}
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	4d05      	ldr	r5, [pc, #20]	@ (800c9c0 <_sbrk_r+0x1c>)
 800c9aa:	4604      	mov	r4, r0
 800c9ac:	4608      	mov	r0, r1
 800c9ae:	602b      	str	r3, [r5, #0]
 800c9b0:	f7f5 ff2a 	bl	8002808 <_sbrk>
 800c9b4:	1c43      	adds	r3, r0, #1
 800c9b6:	d102      	bne.n	800c9be <_sbrk_r+0x1a>
 800c9b8:	682b      	ldr	r3, [r5, #0]
 800c9ba:	b103      	cbz	r3, 800c9be <_sbrk_r+0x1a>
 800c9bc:	6023      	str	r3, [r4, #0]
 800c9be:	bd38      	pop	{r3, r4, r5, pc}
 800c9c0:	200041d8 	.word	0x200041d8

0800c9c4 <__assert_func>:
 800c9c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c9c6:	4614      	mov	r4, r2
 800c9c8:	461a      	mov	r2, r3
 800c9ca:	4b09      	ldr	r3, [pc, #36]	@ (800c9f0 <__assert_func+0x2c>)
 800c9cc:	4605      	mov	r5, r0
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	68d8      	ldr	r0, [r3, #12]
 800c9d2:	b954      	cbnz	r4, 800c9ea <__assert_func+0x26>
 800c9d4:	4b07      	ldr	r3, [pc, #28]	@ (800c9f4 <__assert_func+0x30>)
 800c9d6:	461c      	mov	r4, r3
 800c9d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c9dc:	9100      	str	r1, [sp, #0]
 800c9de:	462b      	mov	r3, r5
 800c9e0:	4905      	ldr	r1, [pc, #20]	@ (800c9f8 <__assert_func+0x34>)
 800c9e2:	f000 f95b 	bl	800cc9c <fiprintf>
 800c9e6:	f000 f96b 	bl	800ccc0 <abort>
 800c9ea:	4b04      	ldr	r3, [pc, #16]	@ (800c9fc <__assert_func+0x38>)
 800c9ec:	e7f4      	b.n	800c9d8 <__assert_func+0x14>
 800c9ee:	bf00      	nop
 800c9f0:	2000002c 	.word	0x2000002c
 800c9f4:	0800d491 	.word	0x0800d491
 800c9f8:	0800d463 	.word	0x0800d463
 800c9fc:	0800d456 	.word	0x0800d456

0800ca00 <_calloc_r>:
 800ca00:	b570      	push	{r4, r5, r6, lr}
 800ca02:	fba1 5402 	umull	r5, r4, r1, r2
 800ca06:	b93c      	cbnz	r4, 800ca18 <_calloc_r+0x18>
 800ca08:	4629      	mov	r1, r5
 800ca0a:	f7fe fc5b 	bl	800b2c4 <_malloc_r>
 800ca0e:	4606      	mov	r6, r0
 800ca10:	b928      	cbnz	r0, 800ca1e <_calloc_r+0x1e>
 800ca12:	2600      	movs	r6, #0
 800ca14:	4630      	mov	r0, r6
 800ca16:	bd70      	pop	{r4, r5, r6, pc}
 800ca18:	220c      	movs	r2, #12
 800ca1a:	6002      	str	r2, [r0, #0]
 800ca1c:	e7f9      	b.n	800ca12 <_calloc_r+0x12>
 800ca1e:	462a      	mov	r2, r5
 800ca20:	4621      	mov	r1, r4
 800ca22:	f7fd fc9b 	bl	800a35c <memset>
 800ca26:	e7f5      	b.n	800ca14 <_calloc_r+0x14>

0800ca28 <__ascii_mbtowc>:
 800ca28:	b082      	sub	sp, #8
 800ca2a:	b901      	cbnz	r1, 800ca2e <__ascii_mbtowc+0x6>
 800ca2c:	a901      	add	r1, sp, #4
 800ca2e:	b142      	cbz	r2, 800ca42 <__ascii_mbtowc+0x1a>
 800ca30:	b14b      	cbz	r3, 800ca46 <__ascii_mbtowc+0x1e>
 800ca32:	7813      	ldrb	r3, [r2, #0]
 800ca34:	600b      	str	r3, [r1, #0]
 800ca36:	7812      	ldrb	r2, [r2, #0]
 800ca38:	1e10      	subs	r0, r2, #0
 800ca3a:	bf18      	it	ne
 800ca3c:	2001      	movne	r0, #1
 800ca3e:	b002      	add	sp, #8
 800ca40:	4770      	bx	lr
 800ca42:	4610      	mov	r0, r2
 800ca44:	e7fb      	b.n	800ca3e <__ascii_mbtowc+0x16>
 800ca46:	f06f 0001 	mvn.w	r0, #1
 800ca4a:	e7f8      	b.n	800ca3e <__ascii_mbtowc+0x16>

0800ca4c <_realloc_r>:
 800ca4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca50:	4680      	mov	r8, r0
 800ca52:	4615      	mov	r5, r2
 800ca54:	460c      	mov	r4, r1
 800ca56:	b921      	cbnz	r1, 800ca62 <_realloc_r+0x16>
 800ca58:	4611      	mov	r1, r2
 800ca5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca5e:	f7fe bc31 	b.w	800b2c4 <_malloc_r>
 800ca62:	b92a      	cbnz	r2, 800ca70 <_realloc_r+0x24>
 800ca64:	f7fe fbbc 	bl	800b1e0 <_free_r>
 800ca68:	2400      	movs	r4, #0
 800ca6a:	4620      	mov	r0, r4
 800ca6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca70:	f000 f92d 	bl	800ccce <_malloc_usable_size_r>
 800ca74:	4285      	cmp	r5, r0
 800ca76:	4606      	mov	r6, r0
 800ca78:	d802      	bhi.n	800ca80 <_realloc_r+0x34>
 800ca7a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ca7e:	d8f4      	bhi.n	800ca6a <_realloc_r+0x1e>
 800ca80:	4629      	mov	r1, r5
 800ca82:	4640      	mov	r0, r8
 800ca84:	f7fe fc1e 	bl	800b2c4 <_malloc_r>
 800ca88:	4607      	mov	r7, r0
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	d0ec      	beq.n	800ca68 <_realloc_r+0x1c>
 800ca8e:	42b5      	cmp	r5, r6
 800ca90:	462a      	mov	r2, r5
 800ca92:	4621      	mov	r1, r4
 800ca94:	bf28      	it	cs
 800ca96:	4632      	movcs	r2, r6
 800ca98:	f7fd fd43 	bl	800a522 <memcpy>
 800ca9c:	4621      	mov	r1, r4
 800ca9e:	4640      	mov	r0, r8
 800caa0:	f7fe fb9e 	bl	800b1e0 <_free_r>
 800caa4:	463c      	mov	r4, r7
 800caa6:	e7e0      	b.n	800ca6a <_realloc_r+0x1e>

0800caa8 <_strtol_l.constprop.0>:
 800caa8:	2b24      	cmp	r3, #36	@ 0x24
 800caaa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800caae:	4686      	mov	lr, r0
 800cab0:	4690      	mov	r8, r2
 800cab2:	d801      	bhi.n	800cab8 <_strtol_l.constprop.0+0x10>
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d106      	bne.n	800cac6 <_strtol_l.constprop.0+0x1e>
 800cab8:	f7fd fcf8 	bl	800a4ac <__errno>
 800cabc:	2316      	movs	r3, #22
 800cabe:	6003      	str	r3, [r0, #0]
 800cac0:	2000      	movs	r0, #0
 800cac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cac6:	460d      	mov	r5, r1
 800cac8:	4833      	ldr	r0, [pc, #204]	@ (800cb98 <_strtol_l.constprop.0+0xf0>)
 800caca:	462a      	mov	r2, r5
 800cacc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cad0:	5d06      	ldrb	r6, [r0, r4]
 800cad2:	f016 0608 	ands.w	r6, r6, #8
 800cad6:	d1f8      	bne.n	800caca <_strtol_l.constprop.0+0x22>
 800cad8:	2c2d      	cmp	r4, #45	@ 0x2d
 800cada:	d12d      	bne.n	800cb38 <_strtol_l.constprop.0+0x90>
 800cadc:	2601      	movs	r6, #1
 800cade:	782c      	ldrb	r4, [r5, #0]
 800cae0:	1c95      	adds	r5, r2, #2
 800cae2:	f033 0210 	bics.w	r2, r3, #16
 800cae6:	d109      	bne.n	800cafc <_strtol_l.constprop.0+0x54>
 800cae8:	2c30      	cmp	r4, #48	@ 0x30
 800caea:	d12a      	bne.n	800cb42 <_strtol_l.constprop.0+0x9a>
 800caec:	782a      	ldrb	r2, [r5, #0]
 800caee:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800caf2:	2a58      	cmp	r2, #88	@ 0x58
 800caf4:	d125      	bne.n	800cb42 <_strtol_l.constprop.0+0x9a>
 800caf6:	2310      	movs	r3, #16
 800caf8:	786c      	ldrb	r4, [r5, #1]
 800cafa:	3502      	adds	r5, #2
 800cafc:	2200      	movs	r2, #0
 800cafe:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cb02:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cb06:	fbbc f9f3 	udiv	r9, ip, r3
 800cb0a:	4610      	mov	r0, r2
 800cb0c:	fb03 ca19 	mls	sl, r3, r9, ip
 800cb10:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cb14:	2f09      	cmp	r7, #9
 800cb16:	d81b      	bhi.n	800cb50 <_strtol_l.constprop.0+0xa8>
 800cb18:	463c      	mov	r4, r7
 800cb1a:	42a3      	cmp	r3, r4
 800cb1c:	dd27      	ble.n	800cb6e <_strtol_l.constprop.0+0xc6>
 800cb1e:	1c57      	adds	r7, r2, #1
 800cb20:	d007      	beq.n	800cb32 <_strtol_l.constprop.0+0x8a>
 800cb22:	4581      	cmp	r9, r0
 800cb24:	d320      	bcc.n	800cb68 <_strtol_l.constprop.0+0xc0>
 800cb26:	d101      	bne.n	800cb2c <_strtol_l.constprop.0+0x84>
 800cb28:	45a2      	cmp	sl, r4
 800cb2a:	db1d      	blt.n	800cb68 <_strtol_l.constprop.0+0xc0>
 800cb2c:	2201      	movs	r2, #1
 800cb2e:	fb00 4003 	mla	r0, r0, r3, r4
 800cb32:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb36:	e7eb      	b.n	800cb10 <_strtol_l.constprop.0+0x68>
 800cb38:	2c2b      	cmp	r4, #43	@ 0x2b
 800cb3a:	bf04      	itt	eq
 800cb3c:	782c      	ldrbeq	r4, [r5, #0]
 800cb3e:	1c95      	addeq	r5, r2, #2
 800cb40:	e7cf      	b.n	800cae2 <_strtol_l.constprop.0+0x3a>
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d1da      	bne.n	800cafc <_strtol_l.constprop.0+0x54>
 800cb46:	2c30      	cmp	r4, #48	@ 0x30
 800cb48:	bf0c      	ite	eq
 800cb4a:	2308      	moveq	r3, #8
 800cb4c:	230a      	movne	r3, #10
 800cb4e:	e7d5      	b.n	800cafc <_strtol_l.constprop.0+0x54>
 800cb50:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cb54:	2f19      	cmp	r7, #25
 800cb56:	d801      	bhi.n	800cb5c <_strtol_l.constprop.0+0xb4>
 800cb58:	3c37      	subs	r4, #55	@ 0x37
 800cb5a:	e7de      	b.n	800cb1a <_strtol_l.constprop.0+0x72>
 800cb5c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cb60:	2f19      	cmp	r7, #25
 800cb62:	d804      	bhi.n	800cb6e <_strtol_l.constprop.0+0xc6>
 800cb64:	3c57      	subs	r4, #87	@ 0x57
 800cb66:	e7d8      	b.n	800cb1a <_strtol_l.constprop.0+0x72>
 800cb68:	f04f 32ff 	mov.w	r2, #4294967295
 800cb6c:	e7e1      	b.n	800cb32 <_strtol_l.constprop.0+0x8a>
 800cb6e:	1c53      	adds	r3, r2, #1
 800cb70:	d108      	bne.n	800cb84 <_strtol_l.constprop.0+0xdc>
 800cb72:	2322      	movs	r3, #34	@ 0x22
 800cb74:	4660      	mov	r0, ip
 800cb76:	f8ce 3000 	str.w	r3, [lr]
 800cb7a:	f1b8 0f00 	cmp.w	r8, #0
 800cb7e:	d0a0      	beq.n	800cac2 <_strtol_l.constprop.0+0x1a>
 800cb80:	1e69      	subs	r1, r5, #1
 800cb82:	e006      	b.n	800cb92 <_strtol_l.constprop.0+0xea>
 800cb84:	b106      	cbz	r6, 800cb88 <_strtol_l.constprop.0+0xe0>
 800cb86:	4240      	negs	r0, r0
 800cb88:	f1b8 0f00 	cmp.w	r8, #0
 800cb8c:	d099      	beq.n	800cac2 <_strtol_l.constprop.0+0x1a>
 800cb8e:	2a00      	cmp	r2, #0
 800cb90:	d1f6      	bne.n	800cb80 <_strtol_l.constprop.0+0xd8>
 800cb92:	f8c8 1000 	str.w	r1, [r8]
 800cb96:	e794      	b.n	800cac2 <_strtol_l.constprop.0+0x1a>
 800cb98:	0800d493 	.word	0x0800d493

0800cb9c <_strtol_r>:
 800cb9c:	f7ff bf84 	b.w	800caa8 <_strtol_l.constprop.0>

0800cba0 <_strtoul_l.constprop.0>:
 800cba0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cba4:	4686      	mov	lr, r0
 800cba6:	460d      	mov	r5, r1
 800cba8:	4e33      	ldr	r6, [pc, #204]	@ (800cc78 <_strtoul_l.constprop.0+0xd8>)
 800cbaa:	4628      	mov	r0, r5
 800cbac:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cbb0:	5d37      	ldrb	r7, [r6, r4]
 800cbb2:	f017 0708 	ands.w	r7, r7, #8
 800cbb6:	d1f8      	bne.n	800cbaa <_strtoul_l.constprop.0+0xa>
 800cbb8:	2c2d      	cmp	r4, #45	@ 0x2d
 800cbba:	d12f      	bne.n	800cc1c <_strtoul_l.constprop.0+0x7c>
 800cbbc:	2701      	movs	r7, #1
 800cbbe:	782c      	ldrb	r4, [r5, #0]
 800cbc0:	1c85      	adds	r5, r0, #2
 800cbc2:	f033 0010 	bics.w	r0, r3, #16
 800cbc6:	d109      	bne.n	800cbdc <_strtoul_l.constprop.0+0x3c>
 800cbc8:	2c30      	cmp	r4, #48	@ 0x30
 800cbca:	d12c      	bne.n	800cc26 <_strtoul_l.constprop.0+0x86>
 800cbcc:	7828      	ldrb	r0, [r5, #0]
 800cbce:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800cbd2:	2858      	cmp	r0, #88	@ 0x58
 800cbd4:	d127      	bne.n	800cc26 <_strtoul_l.constprop.0+0x86>
 800cbd6:	2310      	movs	r3, #16
 800cbd8:	786c      	ldrb	r4, [r5, #1]
 800cbda:	3502      	adds	r5, #2
 800cbdc:	f04f 38ff 	mov.w	r8, #4294967295
 800cbe0:	fbb8 f8f3 	udiv	r8, r8, r3
 800cbe4:	2600      	movs	r6, #0
 800cbe6:	fb03 f908 	mul.w	r9, r3, r8
 800cbea:	4630      	mov	r0, r6
 800cbec:	ea6f 0909 	mvn.w	r9, r9
 800cbf0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800cbf4:	f1bc 0f09 	cmp.w	ip, #9
 800cbf8:	d81c      	bhi.n	800cc34 <_strtoul_l.constprop.0+0x94>
 800cbfa:	4664      	mov	r4, ip
 800cbfc:	42a3      	cmp	r3, r4
 800cbfe:	dd2a      	ble.n	800cc56 <_strtoul_l.constprop.0+0xb6>
 800cc00:	f1b6 3fff 	cmp.w	r6, #4294967295
 800cc04:	d007      	beq.n	800cc16 <_strtoul_l.constprop.0+0x76>
 800cc06:	4580      	cmp	r8, r0
 800cc08:	d322      	bcc.n	800cc50 <_strtoul_l.constprop.0+0xb0>
 800cc0a:	d101      	bne.n	800cc10 <_strtoul_l.constprop.0+0x70>
 800cc0c:	45a1      	cmp	r9, r4
 800cc0e:	db1f      	blt.n	800cc50 <_strtoul_l.constprop.0+0xb0>
 800cc10:	2601      	movs	r6, #1
 800cc12:	fb00 4003 	mla	r0, r0, r3, r4
 800cc16:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc1a:	e7e9      	b.n	800cbf0 <_strtoul_l.constprop.0+0x50>
 800cc1c:	2c2b      	cmp	r4, #43	@ 0x2b
 800cc1e:	bf04      	itt	eq
 800cc20:	782c      	ldrbeq	r4, [r5, #0]
 800cc22:	1c85      	addeq	r5, r0, #2
 800cc24:	e7cd      	b.n	800cbc2 <_strtoul_l.constprop.0+0x22>
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d1d8      	bne.n	800cbdc <_strtoul_l.constprop.0+0x3c>
 800cc2a:	2c30      	cmp	r4, #48	@ 0x30
 800cc2c:	bf0c      	ite	eq
 800cc2e:	2308      	moveq	r3, #8
 800cc30:	230a      	movne	r3, #10
 800cc32:	e7d3      	b.n	800cbdc <_strtoul_l.constprop.0+0x3c>
 800cc34:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800cc38:	f1bc 0f19 	cmp.w	ip, #25
 800cc3c:	d801      	bhi.n	800cc42 <_strtoul_l.constprop.0+0xa2>
 800cc3e:	3c37      	subs	r4, #55	@ 0x37
 800cc40:	e7dc      	b.n	800cbfc <_strtoul_l.constprop.0+0x5c>
 800cc42:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800cc46:	f1bc 0f19 	cmp.w	ip, #25
 800cc4a:	d804      	bhi.n	800cc56 <_strtoul_l.constprop.0+0xb6>
 800cc4c:	3c57      	subs	r4, #87	@ 0x57
 800cc4e:	e7d5      	b.n	800cbfc <_strtoul_l.constprop.0+0x5c>
 800cc50:	f04f 36ff 	mov.w	r6, #4294967295
 800cc54:	e7df      	b.n	800cc16 <_strtoul_l.constprop.0+0x76>
 800cc56:	1c73      	adds	r3, r6, #1
 800cc58:	d106      	bne.n	800cc68 <_strtoul_l.constprop.0+0xc8>
 800cc5a:	2322      	movs	r3, #34	@ 0x22
 800cc5c:	4630      	mov	r0, r6
 800cc5e:	f8ce 3000 	str.w	r3, [lr]
 800cc62:	b932      	cbnz	r2, 800cc72 <_strtoul_l.constprop.0+0xd2>
 800cc64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc68:	b107      	cbz	r7, 800cc6c <_strtoul_l.constprop.0+0xcc>
 800cc6a:	4240      	negs	r0, r0
 800cc6c:	2a00      	cmp	r2, #0
 800cc6e:	d0f9      	beq.n	800cc64 <_strtoul_l.constprop.0+0xc4>
 800cc70:	b106      	cbz	r6, 800cc74 <_strtoul_l.constprop.0+0xd4>
 800cc72:	1e69      	subs	r1, r5, #1
 800cc74:	6011      	str	r1, [r2, #0]
 800cc76:	e7f5      	b.n	800cc64 <_strtoul_l.constprop.0+0xc4>
 800cc78:	0800d493 	.word	0x0800d493

0800cc7c <_strtoul_r>:
 800cc7c:	f7ff bf90 	b.w	800cba0 <_strtoul_l.constprop.0>

0800cc80 <__ascii_wctomb>:
 800cc80:	4603      	mov	r3, r0
 800cc82:	4608      	mov	r0, r1
 800cc84:	b141      	cbz	r1, 800cc98 <__ascii_wctomb+0x18>
 800cc86:	2aff      	cmp	r2, #255	@ 0xff
 800cc88:	d904      	bls.n	800cc94 <__ascii_wctomb+0x14>
 800cc8a:	228a      	movs	r2, #138	@ 0x8a
 800cc8c:	f04f 30ff 	mov.w	r0, #4294967295
 800cc90:	601a      	str	r2, [r3, #0]
 800cc92:	4770      	bx	lr
 800cc94:	2001      	movs	r0, #1
 800cc96:	700a      	strb	r2, [r1, #0]
 800cc98:	4770      	bx	lr
	...

0800cc9c <fiprintf>:
 800cc9c:	b40e      	push	{r1, r2, r3}
 800cc9e:	b503      	push	{r0, r1, lr}
 800cca0:	4601      	mov	r1, r0
 800cca2:	ab03      	add	r3, sp, #12
 800cca4:	4805      	ldr	r0, [pc, #20]	@ (800ccbc <fiprintf+0x20>)
 800cca6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccaa:	6800      	ldr	r0, [r0, #0]
 800ccac:	9301      	str	r3, [sp, #4]
 800ccae:	f7ff fa5f 	bl	800c170 <_vfiprintf_r>
 800ccb2:	b002      	add	sp, #8
 800ccb4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccb8:	b003      	add	sp, #12
 800ccba:	4770      	bx	lr
 800ccbc:	2000002c 	.word	0x2000002c

0800ccc0 <abort>:
 800ccc0:	2006      	movs	r0, #6
 800ccc2:	b508      	push	{r3, lr}
 800ccc4:	f000 f834 	bl	800cd30 <raise>
 800ccc8:	2001      	movs	r0, #1
 800ccca:	f7f5 fd28 	bl	800271e <_exit>

0800ccce <_malloc_usable_size_r>:
 800ccce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccd2:	1f18      	subs	r0, r3, #4
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	bfbc      	itt	lt
 800ccd8:	580b      	ldrlt	r3, [r1, r0]
 800ccda:	18c0      	addlt	r0, r0, r3
 800ccdc:	4770      	bx	lr

0800ccde <_raise_r>:
 800ccde:	291f      	cmp	r1, #31
 800cce0:	b538      	push	{r3, r4, r5, lr}
 800cce2:	4605      	mov	r5, r0
 800cce4:	460c      	mov	r4, r1
 800cce6:	d904      	bls.n	800ccf2 <_raise_r+0x14>
 800cce8:	2316      	movs	r3, #22
 800ccea:	6003      	str	r3, [r0, #0]
 800ccec:	f04f 30ff 	mov.w	r0, #4294967295
 800ccf0:	bd38      	pop	{r3, r4, r5, pc}
 800ccf2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ccf4:	b112      	cbz	r2, 800ccfc <_raise_r+0x1e>
 800ccf6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ccfa:	b94b      	cbnz	r3, 800cd10 <_raise_r+0x32>
 800ccfc:	4628      	mov	r0, r5
 800ccfe:	f000 f831 	bl	800cd64 <_getpid_r>
 800cd02:	4622      	mov	r2, r4
 800cd04:	4601      	mov	r1, r0
 800cd06:	4628      	mov	r0, r5
 800cd08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd0c:	f000 b818 	b.w	800cd40 <_kill_r>
 800cd10:	2b01      	cmp	r3, #1
 800cd12:	d00a      	beq.n	800cd2a <_raise_r+0x4c>
 800cd14:	1c59      	adds	r1, r3, #1
 800cd16:	d103      	bne.n	800cd20 <_raise_r+0x42>
 800cd18:	2316      	movs	r3, #22
 800cd1a:	6003      	str	r3, [r0, #0]
 800cd1c:	2001      	movs	r0, #1
 800cd1e:	e7e7      	b.n	800ccf0 <_raise_r+0x12>
 800cd20:	2100      	movs	r1, #0
 800cd22:	4620      	mov	r0, r4
 800cd24:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cd28:	4798      	blx	r3
 800cd2a:	2000      	movs	r0, #0
 800cd2c:	e7e0      	b.n	800ccf0 <_raise_r+0x12>
	...

0800cd30 <raise>:
 800cd30:	4b02      	ldr	r3, [pc, #8]	@ (800cd3c <raise+0xc>)
 800cd32:	4601      	mov	r1, r0
 800cd34:	6818      	ldr	r0, [r3, #0]
 800cd36:	f7ff bfd2 	b.w	800ccde <_raise_r>
 800cd3a:	bf00      	nop
 800cd3c:	2000002c 	.word	0x2000002c

0800cd40 <_kill_r>:
 800cd40:	b538      	push	{r3, r4, r5, lr}
 800cd42:	2300      	movs	r3, #0
 800cd44:	4d06      	ldr	r5, [pc, #24]	@ (800cd60 <_kill_r+0x20>)
 800cd46:	4604      	mov	r4, r0
 800cd48:	4608      	mov	r0, r1
 800cd4a:	4611      	mov	r1, r2
 800cd4c:	602b      	str	r3, [r5, #0]
 800cd4e:	f7f5 fcd6 	bl	80026fe <_kill>
 800cd52:	1c43      	adds	r3, r0, #1
 800cd54:	d102      	bne.n	800cd5c <_kill_r+0x1c>
 800cd56:	682b      	ldr	r3, [r5, #0]
 800cd58:	b103      	cbz	r3, 800cd5c <_kill_r+0x1c>
 800cd5a:	6023      	str	r3, [r4, #0]
 800cd5c:	bd38      	pop	{r3, r4, r5, pc}
 800cd5e:	bf00      	nop
 800cd60:	200041d8 	.word	0x200041d8

0800cd64 <_getpid_r>:
 800cd64:	f7f5 bcc4 	b.w	80026f0 <_getpid>

0800cd68 <_init>:
 800cd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd6a:	bf00      	nop
 800cd6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd6e:	bc08      	pop	{r3}
 800cd70:	469e      	mov	lr, r3
 800cd72:	4770      	bx	lr

0800cd74 <_fini>:
 800cd74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd76:	bf00      	nop
 800cd78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd7a:	bc08      	pop	{r3}
 800cd7c:	469e      	mov	lr, r3
 800cd7e:	4770      	bx	lr
