{:input (genetic.crossover/dumb-crossover 524708786 (genetic.mutation/change-constant-value 1222056063 (genetic.mutation/change-constant-value 1801051508 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))))) (genetic.mutation/change-constant-value 285670061 (genetic.mutation/change-constant-value 553285304 (genetic.mutation/change-constant-value 1999457424 (genetic.mutation/change-constant-value 1604116307 (genetic.mutation/change-constant-value 323011997 (genetic.mutation/change-constant-value 2048927328 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_7, \\wire4_:missing , wire5_8);\n  wire \\:missing_edge ;\n  output wire0_7;\n  wire wire0_7;\n  wire wire1;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  output wire5_8;\n  wire wire5_8;\n  wire wire6;\n  wire wire6_3;\n  wire wire6_8;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_3;\n  assign wire1 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire6 = 1'h0;\n  assign wire0_7 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire5_8 = wire6_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:3.1-23.10\" *)\nmodule postsynth(wire0_7, \\wire4_:missing , wire5_8);\n  (* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:5.10-5.17\" *)\n  output wire0_7;\n  wire wire0_7;\n  (* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:7.8-7.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:8.9-8.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:10.10-10.17\" *)\n  output wire5_8;\n  wire wire5_8;\n  (* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:12.8-12.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:14.8-14.15\" *)\n  wire wire6_8;\n  (* src = \"/tmp/fuzzmount6020635C/D85A80EC.v:15.8-15.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_7 = 1'h0;\n  assign wire1 = 1'h1;\n  assign wire5_8 = 1'hx;\n  assign wire6 = 1'h0;\n  assign wire6_8 = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 13:09:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd/src/top.v'.\nSBY 13:09:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] Copy '/tmp/fuzzmount6020635C/D85A80EC.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd/src/D85A80EC.v'.\nSBY 13:09:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] Copy '/tmp/fuzzmount6020635C/D85A80EC.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd/src/D85A80EC.post.v'.\nSBY 13:09:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] engine_0: abc pdr\nSBY 13:09:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:09:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] base: /tmp/fuzzmount6020635C/top.v:9: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:09:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] base: Warning: Wire presynth.\\wire5_8 is used but has no driver.\nSBY 13:09:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:09:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] base: finished (returncode=0)\nSBY 13:09:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:09:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] aig: Warning: Wire presynth.\\wire5_8 is used but has no driver.\nSBY 13:09:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] aig: finished (returncode=0)\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] engine_0: Warning: The network has no constraints.\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] engine_0: finished (returncode=0)\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] engine_0: Status returned by engine: FAIL\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd'.\nSBY 13:09:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphp_dfbfd] DONE (FAIL, rc=2)\n", :err ""}}}