

================================================================
== Vivado HLS Report for 'read_from_ddr_1_Loop'
================================================================
* Date:           Wed Aug 14 15:39:39 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MLP
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1002|  1002|  1002|  1002|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1000|  1000|         2|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %0" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %newFuncRoot ], [ %i_1, %1 ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i, -24" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19]   --->   Operation 9 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19]   --->   Operation 10 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.exitStub, label %1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast1 = zext i10 %i to i32" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19]   --->   Operation 12 'zext' 'i_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:20]   --->   Operation 13 'specregionbegin' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:21]   --->   Operation 14 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (3.63ns)   --->   "%input_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_r)" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:22]   --->   Operation 15 'read' 'input_read' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [1000 x i8]* %buffer_r, i32 0, i32 %i_cast1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:22]   --->   Operation 16 'getelementptr' 'buffer_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (3.25ns)   --->   "store i8 %input_read, i8* %buffer_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:22]   --->   Operation 17 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_3)" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:23]   --->   Operation 18 'specregionend' 'empty_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br label %0" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19]   --->   Operation 19 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19) [6]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19) [6]  (0 ns)
	'icmp' operation ('exitcond', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:19) [8]  (1.77 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'input_r' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:22) [15]  (3.63 ns)
	'store' operation (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:22) of variable 'input_read', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:22 on array 'buffer_r' [17]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
