Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 00:22:01 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/sub_0_root_sub_0_root_sub_253/CLOCK_r_REG239_S32
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_b0p0/add_3976/CLOCK_r_REG346_S57
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/sub_0_root_sub_0_root_sub_253/CLOCK_r_REG239_S32/CK (DFFS_X1)
                                                          0.00       0.00 r
  DP/sub_0_root_sub_0_root_sub_253/CLOCK_r_REG239_S32/Q (DFFS_X1)
                                                          0.11       0.11 r
  DP/sub_0_root_sub_0_root_sub_253/U323/ZN (OAI21_X1)     0.04       0.15 f
  DP/sub_0_root_sub_0_root_sub_253/U321/ZN (XNOR2_X1)     0.06       0.21 f
  DP/sub_0_root_sub_0_root_sub_253/DIFF[15] (iir_filterDP_DW01_sub_1)
                                                          0.00       0.21 f
  DP/reg_pipe00/D[15] (reg_N24_7)                         0.00       0.21 f
  DP/reg_pipe00/U6/Z (MUX2_X2)                            0.10       0.31 f
  DP/reg_pipe00/Q[15] (reg_N24_7)                         0.00       0.31 f
  DP/MULT_b0p0/x[15] (mbeDadda_mult_3)                    0.00       0.31 f
  DP/MULT_b0p0/recoding_block_1/x[15] (r4mbePP_preprocessing_n_bit24_37)
                                                          0.00       0.31 f
  DP/MULT_b0p0/recoding_block_1/MUX_X/i1[16] (mux2_n_bit25_75)
                                                          0.00       0.31 f
  DP/MULT_b0p0/recoding_block_1/MUX_X/U22/Z (MUX2_X1)     0.09       0.40 f
  DP/MULT_b0p0/recoding_block_1/MUX_X/o[16] (mux2_n_bit25_75)
                                                          0.00       0.40 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/i1[16] (mux2_n_bit25_74)
                                                          0.00       0.40 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/U21/ZN (AND2_X1)
                                                          0.04       0.44 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/o[16] (mux2_n_bit25_74)
                                                          0.00       0.44 f
  DP/MULT_b0p0/recoding_block_1/x_absY[16] (r4mbePP_preprocessing_n_bit24_37)
                                                          0.00       0.44 f
  DP/MULT_b0p0/bitwiseInverterX_1/dataIn[16] (bitwiseInv_n_bit25_34)
                                                          0.00       0.44 f
  DP/MULT_b0p0/bitwiseInverterX_1/U19/ZN (XNOR2_X1)       0.06       0.49 f
  DP/MULT_b0p0/bitwiseInverterX_1/dataOut[16] (bitwiseInv_n_bit25_34)
                                                          0.00       0.49 f
  DP/MULT_b0p0/lv4_c18_FA_0/i1 (fullAdder_907)            0.00       0.49 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/i1 (halfAdder_1815)      0.00       0.49 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/U2/Z (XOR2_X1)           0.08       0.58 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/s (halfAdder_1815)       0.00       0.58 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/i1 (halfAdder_1814)      0.00       0.58 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/U1/Z (XOR2_X1)           0.07       0.65 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/s (halfAdder_1814)       0.00       0.65 f
  DP/MULT_b0p0/lv4_c18_FA_0/s (fullAdder_907)             0.00       0.65 f
  DP/MULT_b0p0/lv3_c18_FA_0/i1 (fullAdder_867)            0.00       0.65 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/i1 (halfAdder_1735)      0.00       0.65 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/U2/Z (XOR2_X1)           0.07       0.73 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/s (halfAdder_1735)       0.00       0.73 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/i1 (halfAdder_1734)      0.00       0.73 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/U2/Z (XOR2_X1)           0.07       0.80 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/s (halfAdder_1734)       0.00       0.80 f
  DP/MULT_b0p0/lv3_c18_FA_0/s (fullAdder_867)             0.00       0.80 f
  DP/MULT_b0p0/lv2_c18_FA_1/i0 (fullAdder_797)            0.00       0.80 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_0/i0 (halfAdder_1595)      0.00       0.80 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_0/U2/Z (XOR2_X1)           0.07       0.87 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_0/s (halfAdder_1595)       0.00       0.87 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_1/i1 (halfAdder_1594)      0.00       0.87 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_1/U2/ZN (AND2_X1)          0.04       0.91 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_1/co (halfAdder_1594)      0.00       0.91 f
  DP/MULT_b0p0/lv2_c18_FA_1/U1/ZN (OR2_X2)                0.05       0.97 f
  DP/MULT_b0p0/lv2_c18_FA_1/co (fullAdder_797)            0.00       0.97 f
  DP/MULT_b0p0/lv1_c19_FA_0/i1 (fullAdder_742)            0.00       0.97 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_0/i1 (halfAdder_1485)      0.00       0.97 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_0/U2/Z (XOR2_X1)           0.07       1.04 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_0/s (halfAdder_1485)       0.00       1.04 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_1/i1 (halfAdder_1484)      0.00       1.04 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_1/U2/ZN (AND2_X1)          0.04       1.08 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_1/co (halfAdder_1484)      0.00       1.08 f
  DP/MULT_b0p0/lv1_c19_FA_0/U2/ZN (INV_X1)                0.02       1.10 r
  DP/MULT_b0p0/lv1_c19_FA_0/U1/ZN (NAND2_X1)              0.03       1.13 f
  DP/MULT_b0p0/lv1_c19_FA_0/co (fullAdder_742)            0.00       1.13 f
  DP/MULT_b0p0/lv0_c20_FA_0/i0 (fullAdder_705)            0.00       1.13 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/i0 (halfAdder_1411)      0.00       1.13 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/U2/Z (XOR2_X1)           0.08       1.21 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/s (halfAdder_1411)       0.00       1.21 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/i1 (halfAdder_1410)      0.00       1.21 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/U2/ZN (AND2_X1)          0.04       1.25 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/co (halfAdder_1410)      0.00       1.25 f
  DP/MULT_b0p0/lv0_c20_FA_0/U1/ZN (OR2_X1)                0.05       1.30 f
  DP/MULT_b0p0/lv0_c20_FA_0/co (fullAdder_705)            0.00       1.30 f
  DP/MULT_b0p0/add_3976/A[15] (mbeDadda_mult_3_DW01_add_0)
                                                          0.00       1.30 f
  DP/MULT_b0p0/add_3976/CLOCK_r_REG346_S57/D (DFFR_X1)
                                                          0.01       1.31 f
  data arrival time                                                  1.31

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_b0p0/add_3976/CLOCK_r_REG346_S57/CK (DFFR_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.42


1
