Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c64f3e04d77f40c3af00749198d490ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_fib_gen_func_synth xil_defaultlib.test_fib_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'state' on this module [D:/schoolfiles/School/cpe 133/exp12/fib_gen/fib_gen.srcs/sim_1/new/test_fibseq.v:31]
ERROR: [VRFC 10-3180] cannot find port 'slow_clk' on this module [D:/schoolfiles/School/cpe 133/exp12/fib_gen/fib_gen.srcs/sim_1/new/test_fibseq.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
