#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Jun 10 14:37:19 2015
# Process ID: 10210
# Log file: /home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1624.293 ; gain = 427.445 ; free physical = 649 ; free virtual = 10647
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1626.297 ; gain = 709.426 ; free physical = 659 ; free virtual = 10644
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1629.305 ; gain = 2.891 ; free physical = 657 ; free virtual = 10642
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cc32c86f

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1635.305 ; gain = 0.000 ; free physical = 668 ; free virtual = 10641

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 91 cells.
Phase 2 Constant Propagation | Checksum: 191e26788

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1635.305 ; gain = 0.000 ; free physical = 667 ; free virtual = 10641

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 1628 unconnected nets.
INFO: [Opt 31-11] Eliminated 4407 unconnected cells.
Phase 3 Sweep | Checksum: 165c70d84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.305 ; gain = 0.000 ; free physical = 667 ; free virtual = 10641

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1635.305 ; gain = 0.000 ; free physical = 667 ; free virtual = 10641
Ending Logic Optimization Task | Checksum: 165c70d84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.305 ; gain = 0.000 ; free physical = 667 ; free virtual = 10641
Implement Debug Cores | Checksum: 17645c68f
Logic Optimization | Checksum: 17645c68f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 165c70d84

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1699.312 ; gain = 0.000 ; free physical = 634 ; free virtual = 10607
Ending Power Optimization Task | Checksum: 165c70d84

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1699.312 ; gain = 64.008 ; free physical = 634 ; free virtual = 10607
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1731.320 ; gain = 0.000 ; free physical = 633 ; free virtual = 10607
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 13a37c3d9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 618 ; free virtual = 10593

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 618 ; free virtual = 10593
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 618 ; free virtual = 10593

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: fc4da18f

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 618 ; free virtual = 10593
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: fc4da18f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: fc4da18f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 97e3a62e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8543e9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1cb01f064

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568
Phase 2.2.1 Place Init Design | Checksum: 15920fba2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568
Phase 2.2 Build Placer Netlist Model | Checksum: 15920fba2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 15920fba2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568
Phase 2.3 Constrain Clocks/Macros | Checksum: 15920fba2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568
Phase 2 Placer Initialization | Checksum: 15920fba2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1731.340 ; gain = 0.000 ; free physical = 594 ; free virtual = 10568

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 11017a2a8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 11017a2a8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1497632ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 22585a92e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 22585a92e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1c7277706

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 205e4c903

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 18e29e05c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 18e29e05c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18e29e05c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18e29e05c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
Phase 4.6 Small Shape Detail Placement | Checksum: 18e29e05c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 18e29e05c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
Phase 4 Detail Placement | Checksum: 18e29e05c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 16f74925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 16f74925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.301. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
Phase 5.2.2 Post Placement Optimization | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
Phase 5.2 Post Commit Optimization | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
Phase 5.5 Placer Reporting | Checksum: 13abee298

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1f1345a0b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1f1345a0b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
Ending Placer Task | Checksum: 1af320807

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.328 ; gain = 15.988 ; free physical = 592 ; free virtual = 10567
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.328 ; gain = 16.000 ; free physical = 592 ; free virtual = 10567
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1747.328 ; gain = 0.000 ; free physical = 587 ; free virtual = 10567
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1747.328 ; gain = 0.000 ; free physical = 590 ; free virtual = 10566
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1747.328 ; gain = 0.000 ; free physical = 590 ; free virtual = 10566
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1747.328 ; gain = 0.000 ; free physical = 590 ; free virtual = 10566
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12834b672

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1807.988 ; gain = 60.660 ; free physical = 475 ; free virtual = 10451

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12834b672

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1811.988 ; gain = 64.660 ; free physical = 474 ; free virtual = 10450

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12834b672

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1825.988 ; gain = 78.660 ; free physical = 461 ; free virtual = 10437
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 187437f8f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 449 ; free virtual = 10425
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.250 | TNS=-94.251| WHS=-0.259 | THS=-108.489|

Phase 2 Router Initialization | Checksum: 1cf19f840

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 444 ; free virtual = 10421

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1144e52e9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 444 ; free virtual = 10420

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 598
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b9d3524d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 444 ; free virtual = 10420
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.100 | TNS=-112.134| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1bc5d9e6b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 444 ; free virtual = 10420

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 27a7d6a7d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 444 ; free virtual = 10420
Phase 4.1.2 GlobIterForTiming | Checksum: 2419b4be1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 444 ; free virtual = 10420
Phase 4.1 Global Iteration 0 | Checksum: 2419b4be1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 444 ; free virtual = 10420

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ec0b36a8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.131 | TNS=-112.373| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15214845b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420
Phase 4 Rip-up And Reroute | Checksum: 15214845b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14e976c5b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.021 | TNS=-110.136| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e1fc1d9c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e1fc1d9c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420
Phase 5 Delay and Skew Optimization | Checksum: e1fc1d9c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 8f0f0ee8

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.997 | TNS=-109.563| WHS=0.030  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: e838689c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.583061 %
  Global Horizontal Routing Utilization  = 0.814365 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: 6d66aa8f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6d66aa8f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 77f38fc9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.997 | TNS=-109.563| WHS=0.030  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 77f38fc9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1837.254 ; gain = 89.926 ; free physical = 443 ; free virtual = 10420
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1850.258 ; gain = 0.000 ; free physical = 437 ; free virtual = 10420
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/marshall/workspace/Nexys4DDR_DigiLED_demo/Nexys4DDR_DigiLED_demo.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jun 10 14:39:24 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2148.574 ; gain = 266.285 ; free physical = 159 ; free virtual = 10105
INFO: [Common 17-206] Exiting Vivado at Wed Jun 10 14:39:25 2015...
