#
# Copyright (C) 2014  Evgeni Dobrev <evgeni@studio-punkt.com>
#
# Based on sheevaplug/kwbimage.cfg originally written by
# Prafulla Wadaskar <prafulla@marvell.com>
# (C) Copyright 2009
# Marvell Semiconductor <www.marvell.com>
#
# SPDX-License-Identifier:      GPL-2.0+
#
# Refer doc/README.kwbimage for more details about how-to configure
# and create kirkwood boot image
#

# Boot Media configurations
BOOT_FROM	nand
NAND_ECC_MODE	default
NAND_PAGE_SIZE	0x0200

# SOC registers configuration using bootrom header extension
# Maximum KWBIMAGE_MAX_CONFIG configurations allowed

DATA 0xFFD100E0 0x1B1B1B9B
DATA 0xFFD20134 0xBBBBBBBB
DATA 0xFFD20138 0x00BBBBBB
DATA 0xFFD01400 0x43000C30
DATA 0xFFD01404 0x39543000
DATA 0xFFD01408 0x22125451
DATA 0xFFD0140C 0x00000833
DATA 0xFFD01410 0x0000000C
DATA 0xFFD01414 0x00000000
DATA 0xFFD01418 0x00000000
DATA 0xFFD0141C 0x00000C52
DATA 0xFFD01420 0x00000042
DATA 0xFFD01424 0x0000F1FF
DATA 0xFFD01428 0x00085520
DATA 0xFFD0147C 0x00008552
DATA 0xFFD01504 0x0FFFFFF1
DATA 0xFFD01508 0x00000000
DATA 0xFFD0150C 0x00000000
DATA 0xFFD01514 0x00000000
DATA 0xFFD0151C 0x00000000
DATA 0xFFD01494 0x003C0000
DATA 0xFFD01498 0x00000000
DATA 0xFFD0149C 0x0000F80F
DATA 0xFFD01480 0x00000001	# DDR Initialization Control
#bit0=1, enable DDR init upon this register write

# End of Header extension
DATA 0x0 0x0

