/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [14:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [36:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~celloutsig_1_0z;
  assign celloutsig_1_10z = ~_00_;
  assign celloutsig_0_20z = ~in_data[48];
  assign celloutsig_0_28z = ~celloutsig_0_8z;
  assign celloutsig_0_0z = ~((in_data[84] | in_data[65]) & (in_data[72] | in_data[49]));
  assign celloutsig_1_7z = in_data[187] | celloutsig_1_3z[1];
  assign celloutsig_0_30z = celloutsig_0_29z[2] | _01_;
  assign celloutsig_1_0z = in_data[136] | in_data[106];
  assign celloutsig_0_1z = ~(in_data[72] ^ in_data[95]);
  assign celloutsig_0_6z = { in_data[90:55], celloutsig_0_0z } + { in_data[70:43], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z };
  reg [6:0] _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _14_ <= 7'h00;
    else _14_ <= { celloutsig_0_9z[9:4], celloutsig_0_2z };
  assign { _02_[6:1], _01_ } = _14_;
  reg [14:0] _15_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 15'h0000;
    else _15_ <= in_data[147:133];
  assign { _03_[14:4], _00_, _03_[2:0] } = _15_;
  assign celloutsig_1_14z = { _03_[5:4], _00_, _03_[2] } & { _00_, _03_[2:1], celloutsig_1_6z };
  assign celloutsig_0_3z = in_data[33:29] / { 1'h1, in_data[88:85] };
  assign celloutsig_1_11z = celloutsig_1_2z / { 1'h1, celloutsig_1_3z[2:0] };
  assign celloutsig_0_10z = celloutsig_0_6z[30:23] == { celloutsig_0_4z[5:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[159:150] > { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_14z > celloutsig_1_3z[3:0];
  assign celloutsig_0_13z = celloutsig_0_6z[12:6] && celloutsig_0_9z[9:3];
  assign celloutsig_0_2z = { in_data[85:66], celloutsig_0_0z } < { in_data[55:44], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[6:1], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_23z = { in_data[87:83], celloutsig_0_20z, celloutsig_0_16z } % { 1'h1, celloutsig_0_12z[5:0], celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_23z[3], celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_13z } % { 1'h1, celloutsig_0_6z[30:27] };
  assign celloutsig_1_4z = { _03_[6:4], _00_, _03_[2] } * in_data[158:154];
  assign celloutsig_1_18z = celloutsig_1_4z[4] ? { celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_11z } : { celloutsig_1_14z[3:2], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_3z = - in_data[112:105];
  assign celloutsig_0_9z = - { celloutsig_0_4z[5:0], celloutsig_0_4z };
  assign celloutsig_0_5z = { celloutsig_0_4z[5], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z } !== in_data[55:42];
  assign celloutsig_0_8z = { celloutsig_0_6z[20:13], celloutsig_0_1z } !== { celloutsig_0_6z[16:10], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z } !== { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_19z = ~ celloutsig_1_3z[2:0];
  assign celloutsig_0_12z = ~ { in_data[82:80], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_2z = ~ _03_[10:7];
  assign celloutsig_0_25z = ~^ { celloutsig_0_9z[14:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_4z[5:3], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z } << { celloutsig_0_6z[21:17], celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } - { celloutsig_0_6z[29:28], celloutsig_0_0z };
  assign _02_[0] = _01_;
  assign _03_[3] = _00_;
  assign { out_data[134:128], out_data[98:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
