Fitter Status : Successful - Tue Apr 16 01:04:21 2019
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : course
Top-level Entity Name : main
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 3 %
    Combinational ALUTs : 233 / 12,480 ( 2 % )
    Dedicated logic registers : 162 / 12,480 ( 1 % )
Total registers : 162
Total pins : 104 / 343 ( 30 % )
Total virtual pins : 0
Total block memory bits : 163,840 / 419,328 ( 39 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
