{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525363715457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525363715458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  3 21:38:35 2018 " "Processing started: Thu May  3 21:38:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525363715458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363715458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTime -c ReactionTime " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTime -c ReactionTime" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363715458 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1525363715635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-Behavioral " "Found design unit 1: lcd_controller-Behavioral" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lcd_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726366 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lcd_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 df-behave " "Found design unit 1: df-behave" {  } { { "df.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/df.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726367 ""} { "Info" "ISGN_ENTITY_NAME" "1 df " "Found entity 1: df" {  } { { "df.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounceFSM-behave " "Found design unit 1: debounceFSM-behave" {  } { { "debounceFSM.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/debounceFSM.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726367 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounceFSM " "Found entity 1: debounceFSM" {  } { { "debounceFSM.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/debounceFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReactionTime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ReactionTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionTime-intelli " "Found design unit 1: ReactionTime-intelli" {  } { { "ReactionTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726368 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionTime " "Found entity 1: ReactionTime" {  } { { "ReactionTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debcntr " "Found design unit 1: debounce-debcntr" {  } { { "debounce.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726368 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randm-behave " "Found design unit 1: randm-behave" {  } { { "randm.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/randm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726368 ""} { "Info" "ISGN_ENTITY_NAME" "1 randm " "Found entity 1: randm" {  } { { "randm.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/randm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider4-behave " "Found design unit 1: divider4-behave" {  } { { "divider4.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/divider4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726369 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider4 " "Found entity 1: divider4" {  } { { "divider4.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/divider4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider2-behave " "Found design unit 1: divider2-behave" {  } { { "divider2.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/divider2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726369 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider2 " "Found entity 1: divider2" {  } { { "divider2.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/divider2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-behave " "Found design unit 1: divider-behave" {  } { { "divider.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/divider.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726370 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflip-behave " "Found design unit 1: dflip-behave" {  } { { "dflip.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/dflip.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726370 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Found entity 1: dflip" {  } { { "dflip.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/dflip.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowCLK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lowCLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowCLK-behave " "Found design unit 1: lowCLK-behave" {  } { { "lowCLK.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lowCLK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726371 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowCLK " "Found entity 1: lowCLK" {  } { { "lowCLK.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lowCLK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lighter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lighter-letsee " "Found design unit 1: lighter-letsee" {  } { { "lighter.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lighter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726371 ""} { "Info" "ISGN_ENTITY_NAME" "1 lighter " "Found entity 1: lighter" {  } { { "lighter.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lighter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculateTime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculateTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculateTime-notedown " "Found design unit 1: calculateTime-notedown" {  } { { "calculateTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/calculateTime.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726371 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculateTime " "Found entity 1: calculateTime" {  } { { "calculateTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/calculateTime.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 validation-check " "Found design unit 1: validation-check" {  } { { "validation.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/validation.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726372 ""} { "Info" "ISGN_ENTITY_NAME" "1 validation " "Found entity 1: validation" {  } { { "validation.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/validation.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runMultiple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file runMultiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 runMultiple-looparound " "Found design unit 1: runMultiple-looparound" {  } { { "runMultiple.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/runMultiple.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726372 ""} { "Info" "ISGN_ENTITY_NAME" "1 runMultiple " "Found entity 1: runMultiple" {  } { { "runMultiple.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/runMultiple.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionTime " "Elaborating entity \"ReactionTime\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525363726439 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rst ReactionTime.vhd(74) " "VHDL Signal Declaration warning at ReactionTime.vhd(74): used explicit default value for signal \"rst\" because signal was never assigned a value" {  } { { "ReactionTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525363726441 "|ReactionTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowCLK lowCLK:cmp2 " "Elaborating entity \"lowCLK\" for hierarchy \"lowCLK:cmp2\"" {  } { { "ReactionTime.vhd" "cmp2" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525363726460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randm randm:cmp3 " "Elaborating entity \"randm\" for hierarchy \"randm:cmp3\"" {  } { { "ReactionTime.vhd" "cmp3" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525363726461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighter lighter:cmp4 " "Elaborating entity \"lighter\" for hierarchy \"lighter:cmp4\"" {  } { { "ReactionTime.vhd" "cmp4" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525363726462 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "initialVal lighter.vhd(14) " "VHDL Signal Declaration warning at lighter.vhd(14): used explicit default value for signal \"initialVal\" because signal was never assigned a value" {  } { { "lighter.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lighter.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525363726462 "|ReactionTime|lighter:cmp4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculateTime calculateTime:cmp5 " "Elaborating entity \"calculateTime\" for hierarchy \"calculateTime:cmp5\"" {  } { { "ReactionTime.vhd" "cmp5" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525363726463 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "initVal calculateTime.vhd(13) " "VHDL Signal Declaration warning at calculateTime.vhd(13): used explicit default value for signal \"initVal\" because signal was never assigned a value" {  } { { "calculateTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/calculateTime.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525363726463 "|ReactionTime|calculateTime:cmp5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runMultiple runMultiple:cmp7 " "Elaborating entity \"runMultiple\" for hierarchy \"runMultiple:cmp7\"" {  } { { "ReactionTime.vhd" "cmp7" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525363726463 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "numTimes runMultiple.vhd(12) " "VHDL Signal Declaration warning at runMultiple.vhd(12): used explicit default value for signal \"numTimes\" because signal was never assigned a value" {  } { { "runMultiple.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/runMultiple.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525363726464 "|ReactionTime|runMultiple:cmp7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countTimes runMultiple.vhd(18) " "VHDL Process Statement warning at runMultiple.vhd(18): signal \"countTimes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "runMultiple.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/runMultiple.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525363726464 "|ReactionTime|runMultiple:cmp7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numTimes runMultiple.vhd(18) " "VHDL Process Statement warning at runMultiple.vhd(18): signal \"numTimes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "runMultiple.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/runMultiple.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525363726464 "|ReactionTime|runMultiple:cmp7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countTimes runMultiple.vhd(20) " "VHDL Process Statement warning at runMultiple.vhd(20): signal \"countTimes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "runMultiple.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/runMultiple.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525363726464 "|ReactionTime|runMultiple:cmp7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numTimes runMultiple.vhd(20) " "VHDL Process Statement warning at runMultiple.vhd(20): signal \"numTimes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "runMultiple.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/runMultiple.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525363726464 "|ReactionTime|runMultiple:cmp7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:cmp8 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:cmp8\"" {  } { { "ReactionTime.vhd" "cmp8" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525363726464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data lcd_controller.vhd(32) " "Verilog HDL or VHDL warning at lcd_controller.vhd(32): object \"count_next_data\" assigned a value but never read" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lcd_controller.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525363726465 "|ReactionTime|lcd_controller:cmp8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data1 lcd_controller.vhd(33) " "Verilog HDL or VHDL warning at lcd_controller.vhd(33): object \"count_next_data1\" assigned a value but never read" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lcd_controller.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525363726465 "|ReactionTime|lcd_controller:cmp8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_line_next lcd_controller.vhd(34) " "Verilog HDL or VHDL warning at lcd_controller.vhd(34): object \"cmd_line_next\" assigned a value but never read" {  } { { "lcd_controller.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/lcd_controller.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525363726465 "|ReactionTime|lcd_controller:cmp8"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ReactionTime.vhd" "Div0" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525363726635 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525363726635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ReactionTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525363726675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525363726675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525363726675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525363726675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525363726675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525363726675 ""}  } { { "ReactionTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525363726675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4co.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4co.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4co " "Found entity 1: lpm_divide_4co" {  } { { "db/lpm_divide_4co.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/lpm_divide_4co.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/abs_divider_kbg.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/alt_u_div_hie.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/add_sub_i4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/add_sub_j4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n4c " "Found entity 1: add_sub_n4c" {  } { { "db/add_sub_n4c.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/add_sub_n4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/add_sub_k4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/add_sub_l4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/add_sub_m4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_da9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_da9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_da9 " "Found entity 1: lpm_abs_da9" {  } { { "db/lpm_abs_da9.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/lpm_abs_da9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_tb9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_tb9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_tb9 " "Found entity 1: lpm_abs_tb9" {  } { { "db/lpm_abs_tb9.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/lpm_abs_tb9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363726975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363726975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tte.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tte.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tte " "Found entity 1: add_sub_tte" {  } { { "db/add_sub_tte.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/add_sub_tte.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363727013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363727013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dse " "Found entity 1: add_sub_dse" {  } { { "db/add_sub_dse.tdf" "" { Text "/home/ritesh/Desktop/ReactionTime/db/add_sub_dse.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525363727051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363727051 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525363727252 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readWrite GND " "Pin \"readWrite\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525363727334 "|ReactionTime|readWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "b11 VCC " "Pin \"b11\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525363727334 "|ReactionTime|b11"} { "Warning" "WMLS_MLS_STUCK_PIN" "b12 GND " "Pin \"b12\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "/home/ritesh/Desktop/ReactionTime/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525363727334 "|ReactionTime|b12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525363727334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525363727420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525363727431 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525363727431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525363727431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525363727431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1253 " "Peak virtual memory: 1253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525363727483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  3 21:38:47 2018 " "Processing ended: Thu May  3 21:38:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525363727483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525363727483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525363727483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525363727483 ""}
