# MARSSx86 : A Full System Computer-Architecture Simulator
# Copyright 2014 Arsalan Shahid & Touseef Yaqoob 
# <arsalan_shahid116@yahoo.com>
# 
# vim: filetype=yaml
#

import:
  - l1_cache.conf
  - l2_cache.conf
  - ooo_core.conf
core:
  xmulti:
    base: ooo 
    params:
      ISSUE_WIDTH: 5
      COMMIT_WIDTH: 5
      ROB_SIZE: 128
      ISSUE_Q_SIZE: 30
      ALU_FU_COUNT: 6
      FPU_FU_COUNT: 6
      LOAD_FU_COUNT: 1

cache: 
  l1_12K_xeon_multi:
    base: wb_cache
    params:
      SIZE: 12K
      LINE_SIZE: 64 # bytes
      ASSOC: 2
      LATENCY: 4
      READ_PORTS: 2
      WRITE_PORTS: 2
# ==================================================
  l1_64K_xeon_multi:
    base: wb_cache
    params:
      SIZE: 64K
      LINE_SIZE: 64 # bytes
      ASSOC: 4
      LATENCY: 4
      READ_PORTS: 2
      WRITE_PORTS: 1
# =================================================
  l1_12K_I_xeon_multi:
    base: wb_cache
    params:
      SIZE: 12K
      LINE_SIZE: 64 # bytes
      ASSOC: 2
      LATENCY: 2
      READ_PORTS: 2
      WRITE_PORTS: 2
# ==================================================
  l1_64K_I_xeon_multi:
    base: wb_cache
    params:
      SIZE: 64K
      LINE_SIZE: 64 # bytes
      ASSOC: 4
      LATENCY: 2
      READ_PORTS: 2
      WRITE_PORTS: 1
# ==================================================
  l2_256K_xeon_multi:
    base: wb_cache
    params:
      SIZE: 256K
      LINE_SIZE: 64 # bytes
      ASSOC: 4
      LATENCY: 6
      READ_PORTS: 2
      WRITE_PORTS: 2
# ==================================================
  l2_2M_xeon_multi:
    base: wb_cache
    params:
      SIZE: 2M
      LINE_SIZE: 64 # bytes
      ASSOC: 8
      LATENCY: 6
      READ_PORTS: 2
      WRITE_PORTS: 2
# ==================================================
  l3_2M_xeon_multi_mesi:
    base: mesi_cache
    params:
      SIZE: 2M
      LINE_SIZE: 64 # bytes
      ASSOC: 8
      LATENCY: 27
      READ_PORTS: 2
      WRITE_PORTS: 2
# ====================================================
  l3_4M_xeon_multi_mesi:
    base: mesi_cache
    params:
      SIZE: 4M
      LINE_SIZE: 64 # bytes
      ASSOC: 16
      LATENCY: 27
      READ_PORTS: 2
      WRITE_PORTS: 2
# ======================================================




machine:
                # ========================================
                # For Xeon dual Core,  22 nm,            |
                # l1 = 64 k , l2 = 256 K , l3 = 2 M      |
                # ========================================
  xeon_dual_core:
    description: dual Core Xeon configuration
    min_contexts: 2
    cores: 
      - type: xmulti
        name_prefix: xmulti_
        option:
            threads: 2
    caches:
      - type: l1_64K_I_xeon_multi
        name_prefix: L1_I_
        insts: $NUMCORES # Per core L1-I cache
        option:
          private: true
      - type: l1_64K_xeon_multi
        name_prefix: L1_D_
        insts: $NUMCORES # Per core L1-D cache
        option:
          private: true
      - type: l2_256K_xeon_multi
        name_prefix: L2_
        insts: 1 # Shared L2 config
        option:
          private: true
          last_private: true
      - type: l3_2M_xeon_multi_mesi
        name_prefix: L3_
        insts: 1
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 50 # In nano seconds
    interconnects:
      - type: p2p
        connections:
            - core_$: I
              L1_I_$: UPPER
            - core_$: D
              L1_D_$: UPPER
            - L1_I_0: LOWER
              L2_0: UPPER
            - L1_D_0: LOWER
              L2_0: UPPER2
            - L3_0: LOWER
              MEM_0: UPPER
      - type: split_bus
        connections:
            - L2_0: LOWER
              L3_0: UPPER
# __________________________________________________________
    # ===================================================
    # For Xeon quad Core, 5500 series, Gainestown. 45 nm |
    # l1 = 12 k , l2 = 2M ( 4 M each ) , l3 = 4M         |
    #====================================================
  xeon_quad_core:
    description: quad Core Xeon configuration
    min_contexts: 2
    cores: # The order in which core is defined is used to assign
           # the cores in a machine
      - type: xmulti
        name_prefix: xmulti_
        option:
            threads: 4
    caches:
      - type: l1_12K_I_xeon_multi
        name_prefix: L1_I_
        insts: $NUMCORES # Per core L1-I cache
        option:
          private: true
      - type: l1_12K_xeon_multi
        name_prefix: L1_D_
        insts: $NUMCORES # Per core L1-D cache
        option:
          private: true
      - type: l2_2M_xeon_multi
        name_prefix: L2_
        insts: 1 # Shared L2 config
        option:
          private: true
          last_private: true
      - type: l3_4M_xeon_multi_mesi
        name_prefix: L3_
        insts: 1
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 54 # In nano seconds
    interconnects:
      - type: p2p
        connections:
            - core_$: I
              L1_I_$: UPPER
            - core_$: D
              L1_D_$: UPPER
            - L1_I_0: LOWER
              L2_0: UPPER
            - L1_D_0: LOWER
              L2_0: UPPER2
            - L3_0: LOWER
              MEM_0: UPPER
      - type: split_bus
        connections:
            - L2_0: LOWER
              L3_0: UPPER
  

