{
  "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v": {
    "modules": [
      {
        "name": "apb",
        "lineno": 2,
        "ast": "ModuleDef",
        "startline": 2,
        "endline": 2
      }
    ],
    "ports": [
      {
        "name": "PCLK",
        "lineno": 3,
        "direction": "input",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 3,
        "endline": 3,
        "parent_module": "apb"
      },
      {
        "name": "PRESETn",
        "lineno": 4,
        "direction": "input",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 4,
        "endline": 4,
        "parent_module": "apb"
      },
      {
        "name": "PSELx",
        "lineno": 5,
        "direction": "input",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 5,
        "endline": 5,
        "parent_module": "apb"
      },
      {
        "name": "PWRITE",
        "lineno": 6,
        "direction": "input",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 6,
        "endline": 6,
        "parent_module": "apb"
      },
      {
        "name": "PENABLE",
        "lineno": 7,
        "direction": "input",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 7,
        "endline": 7,
        "parent_module": "apb"
      },
      {
        "name": "PADDR",
        "lineno": 8,
        "direction": "input",
        "msb": "31",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 8,
        "endline": 8,
        "parent_module": "apb"
      },
      {
        "name": "PWDATA",
        "lineno": 9,
        "direction": "input",
        "msb": "31",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 9,
        "endline": 9,
        "parent_module": "apb"
      },
      {
        "name": "READ_DATA_ON_RX",
        "lineno": 10,
        "direction": "input",
        "msb": "31",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 10,
        "endline": 10,
        "parent_module": "apb"
      },
      {
        "name": "ERROR",
        "lineno": 11,
        "direction": "input",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 11,
        "endline": 11,
        "parent_module": "apb"
      },
      {
        "name": "TX_EMPTY",
        "lineno": 12,
        "direction": "input",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 12,
        "endline": 12,
        "parent_module": "apb"
      },
      {
        "name": "RX_EMPTY",
        "lineno": 13,
        "direction": "input",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Input",
        "startline": 13,
        "endline": 13,
        "parent_module": "apb"
      },
      {
        "name": "PRDATA",
        "lineno": 14,
        "direction": "output",
        "msb": "31",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 14,
        "endline": 14,
        "parent_module": "apb"
      },
      {
        "name": "INTERNAL_I2C_REGISTER_CONFIG",
        "lineno": 15,
        "direction": "output",
        "msb": "13",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 15,
        "endline": 15,
        "parent_module": "apb"
      },
      {
        "name": "INTERNAL_I2C_REGISTER_TIMEOUT",
        "lineno": 16,
        "direction": "output",
        "msb": "13",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 16,
        "endline": 16,
        "parent_module": "apb"
      },
      {
        "name": "WRITE_DATA_ON_TX",
        "lineno": 17,
        "direction": "output",
        "msb": "31",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 17,
        "endline": 17,
        "parent_module": "apb"
      },
      {
        "name": "WR_ENA",
        "lineno": 18,
        "direction": "output",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 18,
        "endline": 18,
        "parent_module": "apb"
      },
      {
        "name": "RD_ENA",
        "lineno": 19,
        "direction": "output",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 19,
        "endline": 19,
        "parent_module": "apb"
      },
      {
        "name": "PREADY",
        "lineno": 20,
        "direction": "output",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 20,
        "endline": 20,
        "parent_module": "apb"
      },
      {
        "name": "PSLVERR",
        "lineno": 21,
        "direction": "output",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 21,
        "endline": 21,
        "parent_module": "apb"
      },
      {
        "name": "INT_RX",
        "lineno": 22,
        "direction": "output",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 22,
        "endline": 22,
        "parent_module": "apb"
      },
      {
        "name": "INT_TX",
        "lineno": 23,
        "direction": "output",
        "msb": 0,
        "lsb": 0,
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Output",
        "startline": 23,
        "endline": 23,
        "parent_module": "apb"
      }
    ],
    "signals": [],
    "registers": [
      {
        "name": "INTERNAL_I2C_REGISTER_CONFIG",
        "lineno": 15,
        "msb": "13",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Reg",
        "startline": 15,
        "endline": 15,
        "parent_module": "apb"
      },
      {
        "name": "INTERNAL_I2C_REGISTER_TIMEOUT",
        "lineno": 16,
        "msb": "13",
        "lsb": "0",
        "signed": false,
        "dimensions": [],
        "value": "None",
        "ast": "Reg",
        "startline": 16,
        "endline": 16,
        "parent_module": "apb"
      }
    ],
    "wires": [],
    "parameters": [],
    "instances": [],
    "assigns": [
      {
        "lineno": 25,
        "left": "WR_ENA",
        "right": "(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
        "ldelay": "None",
        "rdelay": "None",
        "ast": "Assign",
        "startline": 25,
        "endline": 25,
        "parent_module": "apb"
      },
      {
        "lineno": 26,
        "left": "RD_ENA",
        "right": "(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
        "ldelay": "None",
        "rdelay": "None",
        "ast": "Assign",
        "startline": 26,
        "endline": 26,
        "parent_module": "apb"
      },
      {
        "lineno": 27,
        "left": "PREADY",
        "right": "((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
        "ldelay": "None",
        "rdelay": "None",
        "ast": "Assign",
        "startline": 27,
        "endline": 27,
        "parent_module": "apb"
      },
      {
        "lineno": 28,
        "left": "WRITE_DATA_ON_TX",
        "right": "((PADDR == 32'd0))? PWDATA:PWDATA",
        "ldelay": "None",
        "rdelay": "None",
        "ast": "Assign",
        "startline": 28,
        "endline": 28,
        "parent_module": "apb"
      },
      {
        "lineno": 29,
        "left": "PRDATA",
        "right": "((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
        "ldelay": "None",
        "rdelay": "None",
        "ast": "Assign",
        "startline": 29,
        "endline": 29,
        "parent_module": "apb"
      },
      {
        "lineno": 30,
        "left": "PSLVERR",
        "right": "ERROR",
        "ldelay": "None",
        "rdelay": "None",
        "ast": "Assign",
        "startline": 30,
        "endline": 30,
        "parent_module": "apb"
      },
      {
        "lineno": 31,
        "left": "INT_TX",
        "right": "TX_EMPTY",
        "ldelay": "None",
        "rdelay": "None",
        "ast": "Assign",
        "startline": 31,
        "endline": 31,
        "parent_module": "apb"
      },
      {
        "lineno": 32,
        "left": "INT_RX",
        "right": "RX_EMPTY",
        "ldelay": "None",
        "rdelay": "None",
        "ast": "Assign",
        "startline": 32,
        "endline": 32,
        "parent_module": "apb"
      }
    ],
    "always_blocks": [
      {
        "lineno": 33,
        "senlist": [
          {
            "edge": "posedge",
            "sig": "PCLK"
          }
        ],
        "ast": "Always",
        "startline": 33,
        "endline": 52,
        "logic_type": "sequential",
        "cfg_data": {
          "INTERNAL_I2C_REGISTER_CONFIG": [
            {
              "condition": "!PRESETn",
              "line": 37,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "14'd0"
            },
            {
              "condition": "!(!PRESETn) && ((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))",
              "line": 44,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "PWDATA[13:0]"
            },
            {
              "condition": "!(!PRESETn) && !(((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))) && !(((((PADDR == 32'd12) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1)))",
              "line": 52,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "INTERNAL_I2C_REGISTER_CONFIG"
            }
          ],
          "INTERNAL_I2C_REGISTER_TIMEOUT": [
            {
              "condition": "!PRESETn",
              "line": 38,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "14'd0"
            },
            {
              "condition": "!(!PRESETn) && !(((((PADDR == 32'd8) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))) && ((((PADDR == 32'd12) && (PSELx == 1'b1)) && (PWRITE == 1'b1)) && (PREADY == 1'b1))",
              "line": 48,
              "logic_type": "sequential",
              "assignment_type": "non-blocking",
              "right_expr": "PWDATA[13:0]"
            }
          ]
        },
        "parent_module": "apb"
      }
    ],
    "initial_blocks": [],
    "dataflow": []
  }
}