Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 17 16:05:53 2022
| Host         : F210-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 226 register/latch pins with no clock driven by root clock pin: clk60_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[0]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[10]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[1]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[2]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[3]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[4]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[5]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[6]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[7]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[8]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: inst_1/curr_x_r_reg[9]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[0]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[10]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[1]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[2]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[3]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[4]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[5]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[6]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[7]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[8]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: inst_1/curr_y_r_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_move/blkpos_y_r_reg[9]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p1_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p2_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p3_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p4_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: x_in_p5_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p1_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p2_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p3_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p4_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: y_in_p5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 720 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.162        0.000                      0                  255        0.187        0.000                      0                  255        2.696        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_wiz_inst/inst/clk_in1  {0.000 4.696}        9.392           106.474         
  clk_out1_clk_wiz_0       {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0       {0.000 23.480}       46.960          21.295          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_inst/inst/clk_in1                                                                                                                                                    2.696        0.000                       0                     1  
  clk_out1_clk_wiz_0             2.162        0.000                      0                  255        0.187        0.000                      0                  255        4.500        0.000                       0                   365  
  clkfbout_clk_wiz_0                                                                                                                                                        44.805        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst/inst/clk_in1
  To Clock:  clk_wiz_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { clk_wiz_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.392       90.608     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.696       2.696      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.696       2.696      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.696       2.696      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.696       2.696      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 inst_1/curr_y_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 0.580ns (7.784%)  route 6.871ns (92.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 7.279 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.622    -2.399    inst_1/clk_out1
    SLICE_X59Y66         FDRE                                         r  inst_1/curr_y_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  inst_1/curr_y_r_reg[10]/Q
                         net (fo=91, routed)          5.720     3.776    inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.124     3.900 r  inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_39/O
                         net (fo=1, routed)           1.151     5.051    inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_20
    RAMB36_X0Y4          RAMB36E1                                     r  inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.711     7.279    inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.696    
                         clock uncertainty           -0.123     7.573    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.213    inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 inst_1/curr_y_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 0.580ns (7.889%)  route 6.772ns (92.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 7.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.623    -2.398    inst_1/clk_out1
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  inst_1/curr_y_r_reg[6]/Q
                         net (fo=88, routed)          6.109     4.166    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.124     4.290 r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=1, routed)           0.663     4.954    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_24
    RAMB36_X0Y6          RAMB36E1                                     r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.722     7.290    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.707    
                         clock uncertainty           -0.123     7.584    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.224    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 inst_1/curr_y_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 0.580ns (8.639%)  route 6.134ns (91.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 7.128 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.622    -2.399    inst_1/clk_out1
    SLICE_X59Y66         FDRE                                         r  inst_1/curr_y_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  inst_1/curr_y_r_reg[10]/Q
                         net (fo=91, routed)          5.470     3.527    inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt
    SLICE_X14Y52         LUT3 (Prop_lut3_I2_O)        0.124     3.651 r  inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.664     4.314    inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_19
    RAMB36_X0Y10         RAMB36E1                                     r  inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.561     7.128    inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.545    
                         clock uncertainty           -0.123     7.422    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     7.062    inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 inst_1/curr_x_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_1/curr_y_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.956ns (33.513%)  route 3.880ns (66.487%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.804    -2.217    inst_1/clk_out1
    SLICE_X58Y48         FDRE                                         r  inst_1/curr_x_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.699 f  inst_1/curr_x_r_reg[6]/Q
                         net (fo=66, routed)          1.998     0.299    inst_1/curr_x[6]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124     0.423 r  inst_1/curr_y_r[0]_i_3/O
                         net (fo=1, routed)           0.287     0.710    inst_1/p_0_out
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.834 r  inst_1/curr_y_r[0]_i_2/O
                         net (fo=1, routed)           0.000     0.834    inst_1/curr_y_r[0]_i_2_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.366 r  inst_1/curr_y_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    inst_1/curr_y_r_reg[0]_i_1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.601 f  inst_1/curr_y_r_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.672     2.273    inst_1/curr_y_r_reg[7]_i_1_n_7
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.299     2.572 f  inst_1/curr_y_r[10]_i_4/O
                         net (fo=1, routed)           0.282     2.854    inst_1/curr_y_r[10]_i_4_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=10, routed)          0.641     3.619    inst_1/curr_y_r[10]_i_1_n_0
    SLICE_X58Y65         FDRE                                         r  inst_1/curr_y_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.503     7.071    inst_1/clk_out1
    SLICE_X58Y65         FDRE                                         r  inst_1/curr_y_r_reg[1]/C
                         clock pessimism              0.417     7.488    
                         clock uncertainty           -0.123     7.365    
    SLICE_X58Y65         FDRE (Setup_fdre_C_R)       -0.524     6.841    inst_1/curr_y_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 inst_1/curr_x_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_1/curr_y_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.956ns (33.513%)  route 3.880ns (66.487%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.804    -2.217    inst_1/clk_out1
    SLICE_X58Y48         FDRE                                         r  inst_1/curr_x_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.699 f  inst_1/curr_x_r_reg[6]/Q
                         net (fo=66, routed)          1.998     0.299    inst_1/curr_x[6]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124     0.423 r  inst_1/curr_y_r[0]_i_3/O
                         net (fo=1, routed)           0.287     0.710    inst_1/p_0_out
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.834 r  inst_1/curr_y_r[0]_i_2/O
                         net (fo=1, routed)           0.000     0.834    inst_1/curr_y_r[0]_i_2_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.366 r  inst_1/curr_y_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    inst_1/curr_y_r_reg[0]_i_1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.601 f  inst_1/curr_y_r_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.672     2.273    inst_1/curr_y_r_reg[7]_i_1_n_7
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.299     2.572 f  inst_1/curr_y_r[10]_i_4/O
                         net (fo=1, routed)           0.282     2.854    inst_1/curr_y_r[10]_i_4_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=10, routed)          0.641     3.619    inst_1/curr_y_r[10]_i_1_n_0
    SLICE_X58Y65         FDRE                                         r  inst_1/curr_y_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.503     7.071    inst_1/clk_out1
    SLICE_X58Y65         FDRE                                         r  inst_1/curr_y_r_reg[2]/C
                         clock pessimism              0.417     7.488    
                         clock uncertainty           -0.123     7.365    
    SLICE_X58Y65         FDRE (Setup_fdre_C_R)       -0.524     6.841    inst_1/curr_y_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 inst_1/curr_x_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_1/curr_y_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.956ns (33.513%)  route 3.880ns (66.487%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.804    -2.217    inst_1/clk_out1
    SLICE_X58Y48         FDRE                                         r  inst_1/curr_x_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.699 f  inst_1/curr_x_r_reg[6]/Q
                         net (fo=66, routed)          1.998     0.299    inst_1/curr_x[6]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124     0.423 r  inst_1/curr_y_r[0]_i_3/O
                         net (fo=1, routed)           0.287     0.710    inst_1/p_0_out
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.834 r  inst_1/curr_y_r[0]_i_2/O
                         net (fo=1, routed)           0.000     0.834    inst_1/curr_y_r[0]_i_2_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.366 r  inst_1/curr_y_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    inst_1/curr_y_r_reg[0]_i_1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.601 f  inst_1/curr_y_r_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.672     2.273    inst_1/curr_y_r_reg[7]_i_1_n_7
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.299     2.572 f  inst_1/curr_y_r[10]_i_4/O
                         net (fo=1, routed)           0.282     2.854    inst_1/curr_y_r[10]_i_4_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=10, routed)          0.641     3.619    inst_1/curr_y_r[10]_i_1_n_0
    SLICE_X58Y65         FDRE                                         r  inst_1/curr_y_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.503     7.071    inst_1/clk_out1
    SLICE_X58Y65         FDRE                                         r  inst_1/curr_y_r_reg[3]/C
                         clock pessimism              0.417     7.488    
                         clock uncertainty           -0.123     7.365    
    SLICE_X58Y65         FDRE (Setup_fdre_C_R)       -0.524     6.841    inst_1/curr_y_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 inst_1/curr_x_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_1/curr_y_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.956ns (33.513%)  route 3.880ns (66.487%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.804    -2.217    inst_1/clk_out1
    SLICE_X58Y48         FDRE                                         r  inst_1/curr_x_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.699 f  inst_1/curr_x_r_reg[6]/Q
                         net (fo=66, routed)          1.998     0.299    inst_1/curr_x[6]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124     0.423 r  inst_1/curr_y_r[0]_i_3/O
                         net (fo=1, routed)           0.287     0.710    inst_1/p_0_out
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.834 r  inst_1/curr_y_r[0]_i_2/O
                         net (fo=1, routed)           0.000     0.834    inst_1/curr_y_r[0]_i_2_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.366 r  inst_1/curr_y_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    inst_1/curr_y_r_reg[0]_i_1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.601 f  inst_1/curr_y_r_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.672     2.273    inst_1/curr_y_r_reg[7]_i_1_n_7
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.299     2.572 f  inst_1/curr_y_r[10]_i_4/O
                         net (fo=1, routed)           0.282     2.854    inst_1/curr_y_r[10]_i_4_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=10, routed)          0.641     3.619    inst_1/curr_y_r[10]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.503     7.071    inst_1/clk_out1
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[4]/C
                         clock pessimism              0.417     7.488    
                         clock uncertainty           -0.123     7.365    
    SLICE_X59Y65         FDRE (Setup_fdre_C_R)       -0.429     6.936    inst_1/curr_y_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 inst_1/curr_x_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_1/curr_y_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.956ns (33.513%)  route 3.880ns (66.487%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.804    -2.217    inst_1/clk_out1
    SLICE_X58Y48         FDRE                                         r  inst_1/curr_x_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.699 f  inst_1/curr_x_r_reg[6]/Q
                         net (fo=66, routed)          1.998     0.299    inst_1/curr_x[6]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124     0.423 r  inst_1/curr_y_r[0]_i_3/O
                         net (fo=1, routed)           0.287     0.710    inst_1/p_0_out
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.834 r  inst_1/curr_y_r[0]_i_2/O
                         net (fo=1, routed)           0.000     0.834    inst_1/curr_y_r[0]_i_2_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.366 r  inst_1/curr_y_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    inst_1/curr_y_r_reg[0]_i_1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.601 f  inst_1/curr_y_r_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.672     2.273    inst_1/curr_y_r_reg[7]_i_1_n_7
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.299     2.572 f  inst_1/curr_y_r[10]_i_4/O
                         net (fo=1, routed)           0.282     2.854    inst_1/curr_y_r[10]_i_4_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=10, routed)          0.641     3.619    inst_1/curr_y_r[10]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.503     7.071    inst_1/clk_out1
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[5]/C
                         clock pessimism              0.417     7.488    
                         clock uncertainty           -0.123     7.365    
    SLICE_X59Y65         FDRE (Setup_fdre_C_R)       -0.429     6.936    inst_1/curr_y_r_reg[5]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 inst_1/curr_x_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_1/curr_y_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.956ns (33.513%)  route 3.880ns (66.487%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.804    -2.217    inst_1/clk_out1
    SLICE_X58Y48         FDRE                                         r  inst_1/curr_x_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.699 f  inst_1/curr_x_r_reg[6]/Q
                         net (fo=66, routed)          1.998     0.299    inst_1/curr_x[6]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124     0.423 r  inst_1/curr_y_r[0]_i_3/O
                         net (fo=1, routed)           0.287     0.710    inst_1/p_0_out
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.834 r  inst_1/curr_y_r[0]_i_2/O
                         net (fo=1, routed)           0.000     0.834    inst_1/curr_y_r[0]_i_2_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.366 r  inst_1/curr_y_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    inst_1/curr_y_r_reg[0]_i_1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.601 f  inst_1/curr_y_r_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.672     2.273    inst_1/curr_y_r_reg[7]_i_1_n_7
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.299     2.572 f  inst_1/curr_y_r[10]_i_4/O
                         net (fo=1, routed)           0.282     2.854    inst_1/curr_y_r[10]_i_4_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=10, routed)          0.641     3.619    inst_1/curr_y_r[10]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.503     7.071    inst_1/clk_out1
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[6]/C
                         clock pessimism              0.417     7.488    
                         clock uncertainty           -0.123     7.365    
    SLICE_X59Y65         FDRE (Setup_fdre_C_R)       -0.429     6.936    inst_1/curr_y_r_reg[6]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 inst_1/curr_x_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_1/curr_y_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.956ns (33.513%)  route 3.880ns (66.487%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.217ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.804    -2.217    inst_1/clk_out1
    SLICE_X58Y48         FDRE                                         r  inst_1/curr_x_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.699 f  inst_1/curr_x_r_reg[6]/Q
                         net (fo=66, routed)          1.998     0.299    inst_1/curr_x[6]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124     0.423 r  inst_1/curr_y_r[0]_i_3/O
                         net (fo=1, routed)           0.287     0.710    inst_1/p_0_out
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.124     0.834 r  inst_1/curr_y_r[0]_i_2/O
                         net (fo=1, routed)           0.000     0.834    inst_1/curr_y_r[0]_i_2_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.366 r  inst_1/curr_y_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    inst_1/curr_y_r_reg[0]_i_1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.601 f  inst_1/curr_y_r_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.672     2.273    inst_1/curr_y_r_reg[7]_i_1_n_7
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.299     2.572 f  inst_1/curr_y_r[10]_i_4/O
                         net (fo=1, routed)           0.282     2.854    inst_1/curr_y_r[10]_i_4_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  inst_1/curr_y_r[10]_i_1/O
                         net (fo=10, routed)          0.641     3.619    inst_1/curr_y_r[10]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    11.161    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.568 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         1.503     7.071    inst_1/clk_out1
    SLICE_X59Y65         FDRE                                         r  inst_1/curr_y_r_reg[7]/C
                         clock pessimism              0.417     7.488    
                         clock uncertainty           -0.123     7.365    
    SLICE_X59Y65         FDRE (Setup_fdre_C_R)       -0.429     6.936    inst_1/curr_y_r_reg[7]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.653    -0.760    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X73Y41         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.503    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X73Y41         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.929    -1.182    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X73Y41         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.422    -0.760    
    SLICE_X73Y41         FDRE (Hold_fdre_C_D)         0.070    -0.690    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.633    -0.780    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y40         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.524    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X64Y40         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.909    -1.202    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y40         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.422    -0.780    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.066    -0.714    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.589    -0.825    inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y82         FDRE                                         r  inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.569    inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X72Y82         FDRE                                         r  inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.859    -1.252    inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y82         FDRE                                         r  inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.427    -0.825    
    SLICE_X72Y82         FDRE (Hold_fdre_C_D)         0.066    -0.759    inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.382%)  route 0.374ns (72.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.204ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.633    -0.780    inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y48         FDRE                                         r  inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=6, routed)           0.374    -0.265    inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y45         FDRE                                         r  inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.907    -1.204    inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y45         FDRE                                         r  inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.688    -0.515    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.059    -0.456    inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.653    -0.760    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X73Y41         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.503    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X73Y41         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.929    -1.182    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X73Y41         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.422    -0.760    
    SLICE_X73Y41         FDRE (Hold_fdre_C_D)         0.066    -0.694    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.633    -0.780    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y40         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.639 r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.514    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X64Y40         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.909    -1.202    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y40         FDRE                                         r  inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.422    -0.780    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.070    -0.710    inst_2/info_r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.589    -0.825    inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y82         FDRE                                         r  inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.559    inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y82         FDRE                                         r  inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.859    -1.252    inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y82         FDRE                                         r  inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.427    -0.825    
    SLICE_X72Y82         FDRE (Hold_fdre_C_D)         0.070    -0.755    inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.635    -0.778    inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y47         FDRE                                         r  inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.510    inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y47         FDRE                                         r  inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.910    -1.201    inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y47         FDRE                                         r  inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.423    -0.778    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.070    -0.708    inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.631    -0.782    inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y45         FDRE                                         r  inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.618 r  inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.497    inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X56Y44         FDRE                                         r  inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.905    -1.206    inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y44         FDRE                                         r  inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.440    -0.766    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.059    -0.707    inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_1/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.075%)  route 0.164ns (46.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.568    -0.846    inst_1/clk_out1
    SLICE_X43Y54         FDRE                                         r  inst_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  inst_1/vcount_reg[5]/Q
                         net (fo=7, routed)           0.164    -0.540    inst_1/vcount_reg[5]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045    -0.495 r  inst_1/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    inst_1/p_0_in__0[6]
    SLICE_X42Y53         FDRE                                         r  inst_1/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=365, routed)         0.838    -1.273    inst_1/clk_out1
    SLICE_X42Y53         FDRE                                         r  inst_1/vcount_reg[6]/C
                         clock pessimism              0.443    -0.830    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.120    -0.710    inst_1/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9      inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y27     inst_2/pipe_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y28     inst_2/pipe_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4      inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0      inst_2/info_g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y20     inst_2/pipe_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5      inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y48     inst_2/over_red/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y44     inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y44     inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y44     inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y44     inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y45     inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y45     inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y45     inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y45     inst_2/over_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y82     inst_2/bg_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y53     inst_2/over_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y54     inst_1/vcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y43     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y43     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y43     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y43     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y43     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y43     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y43     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y43     inst_2/info_b1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 23.480 }
Period(ns):         46.960
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         46.960      44.805     BUFGCTRL_X0Y17   clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         46.960      45.711     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         46.960      45.711     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       46.960      53.040     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       46.960      166.400    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



