$date
	Tue Nov 22 08:04:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SevenSegmentDisplay_tb $end
$var wire 8 ! SSD [7:0] $end
$var reg 1 " Clk $end
$var reg 1 # DP $end
$var reg 1 $ En $end
$scope module uut $end
$var wire 1 " Clk $end
$var wire 1 # DP $end
$var wire 1 $ En $end
$var wire 8 % SSD [7:0] $end
$var reg 7 & InterSSD [6:0] $end
$var reg 4 ' NextState [3:0] $end
$var reg 4 ( PresentState [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b111111 &
b111111 %
0$
0#
1"
b111111 !
$end
#10
0"
#20
b1 (
b10 '
b110 !
b110 %
b110 &
1"
1$
#30
0"
#40
b11 '
b1011011 !
b1011011 %
b1011011 &
b10 (
1"
#50
0"
#60
b100 '
b1001111 !
b1001111 %
b1001111 &
b11 (
1"
#70
0"
#80
b101 '
b1100110 !
b1100110 %
b1100110 &
b100 (
1"
#90
0"
#100
b110 '
b1101101 !
b1101101 %
b1101101 &
b101 (
1"
#110
0"
#120
b111 '
b1111101 !
b1111101 %
b1111101 &
b110 (
1"
#130
0"
#140
b1000 '
b111 !
b111 %
b111 &
b111 (
1"
#150
0"
#160
b1001 '
b1111111 !
b1111111 %
b1111111 &
b1000 (
1"
#170
0"
#180
b1010 '
b1101111 !
b1101111 %
b1101111 &
b1001 (
1"
#190
0"
#200
b1011 '
b1110111 !
b1110111 %
b1110111 &
b1010 (
1"
#210
0"
#220
b1100 '
b1111100 !
b1111100 %
b1111100 &
b1011 (
1"
#230
0"
#240
b1101 '
b111001 !
b111001 %
b111001 &
b1100 (
1"
#250
0"
#260
b1110 '
b1011110 !
b1011110 %
b1011110 &
b1101 (
1"
#270
0"
#280
b1111 '
b1111001 !
b1111001 %
b1111001 &
b1110 (
1"
#290
0"
#300
b0 '
b1110001 !
b1110001 %
b1110001 &
b1111 (
1"
#310
0"
#320
b1 '
b111111 !
b111111 %
b111111 &
b0 (
1"
#330
0"
#340
b10 '
b110 !
b110 %
b110 &
b1 (
1"
#350
0"
#360
b11 '
b1011011 !
b1011011 %
b1011011 &
b10 (
1"
#370
0"
#380
b100 '
b1001111 !
b1001111 %
b1001111 &
b11 (
1"
#390
0"
#400
b101 '
b1100110 !
b1100110 %
b1100110 &
b100 (
1"
#410
0"
#420
b0 (
b0 '
b111111 !
b111111 %
b111111 &
1"
0$
#430
0"
#440
1"
