package ch.epfl.vlsc.hls.backend.kernel;

import ch.epfl.vlsc.attributes.Memories;
import ch.epfl.vlsc.hls.backend.ExternalMemory;
import ch.epfl.vlsc.hls.backend.VivadoHLSBackend;
import ch.epfl.vlsc.platformutils.Emitter;
import ch.epfl.vlsc.platformutils.PathUtils;
import org.multij.Binding;
import org.multij.BindingKind;
import org.multij.Module;
import se.lth.cs.tycho.ir.decl.VarDecl;
import se.lth.cs.tycho.ir.entity.PortDecl;
import se.lth.cs.tycho.ir.network.Network;
import se.lth.cs.tycho.ir.util.ImmutableList;

import java.util.Map;

@Module
public interface PackageKernel {

    @Binding(BindingKind.INJECTED)
    VivadoHLSBackend backend();

    default Emitter emitter() {
        return backend().emitter();
    }

    default void getPackageKernel() {
        // -- Identifier
        String identifier = backend().task().getIdentifier().getLast().toString();

        // -- Network
        Network network = backend().task().getNetwork();

        // -- Network file
        emitter().open(PathUtils.getTargetScript(backend().context()).resolve("package_kernel.tcl.in"));

        // -- Paths
        emitter().emit("set path_to_packaged \"@PROJECT_SOURCE_DIR@/output/kernel/packaged_kernel_${suffix}\"");
        emitter().emit("set path_to_tmp_project \"@PROJECT_SOURCE_DIR@/output/kernel/tmp_kernel_pack_${suffix}\"");
        emitter().emitNewLine();

        // -- Create Project
        emitter().emit("create_project -force kernel_pack $path_to_tmp_project ");

        // -- Import Files
        backend().vivadotcl().importVivadoHLSVerilogFiles(network);
        backend().vivadotcl().importVivadoHLSIpCres(network);
        backend().vivadotcl().importStreamblocksVerilogFiles(identifier);
        importKernelVerilogFiles(network, identifier);

        emitter().emitSharpBlockComment("Import Input/Output stages");
        for (PortDecl port : network.getInputPorts()) {
            importVivadoHLSIOStage(port, "input_stage");
        }
        for (PortDecl port : network.getOutputPorts()) {
            importVivadoHLSIOStage(port, "output_stage");
        }
/*
        // -- ILA
        emitter().emit("create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0");
        emitter().emit("set_property -dict [list CONFIG.C_NUM_OF_PROBES {%d} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_INPUT_PIPE_STAGES {2} CONFIG.C_ADV_TRIGGER {true} CONFIG.ALL_PROBE_SAME_MU_CNT {4} CONFIG.C_PROBE6_MU_CNT {4} CONFIG.C_PROBE5_MU_CNT {4} CONFIG.C_PROBE4_MU_CNT {4} CONFIG.C_PROBE3_MU_CNT {4} CONFIG.C_PROBE2_MU_CNT {4} CONFIG.C_PROBE1_MU_CNT {4} CONFIG.C_PROBE0_MU_CNT {4}] [get_ips ila_0]", network.getInstances().size());
        for (int i = 0; i < network.getInstances().size(); i++) {
            emitter().emit("set_property -dict [list CONFIG.C_PROBE%d_WIDTH {32}] [get_ips ila_0]", i);
        }
*/

        // -- Set Top
        setTop(identifier);

        // -- Package project
        emitter().emitSharpComment("Package kernel");
        emitter().emit("ipx::package_project -root_dir $path_to_packaged -vendor epfl.ch -library RTLKernel -taxonomy /KernelIP -import_files -set_current false");

        // -- Unload core
        emitter().emit("ipx::unload_core $path_to_packaged/component.xml");

        // -- Edit in project
        emitter().emit("ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory $path_to_packaged $path_to_packaged/component.xml");

        // -- Code revision
        emitter().emit("set_property core_revision 1 [ipx::current_core]");

        // -- Remove user parameters
        emitter().emit("foreach up [ipx::get_user_parameters] {");
        emitter().emit("\tipx::remove_user_parameter [get_property NAME $up] [ipx::current_core]");
        emitter().emit("}");
        emitter().emitNewLine();

        emitter().emit("set_property sdx_kernel true [ipx::current_core]");
        emitter().emit("set_property sdx_kernel_type rtl [ipx::current_core]");
        emitter().emit("ipx::create_xgui_files [ipx::current_core]");
        emitter().emitNewLine();

        // -- Kernel IO

        for (Memories.InstanceVarDeclPair mem : backend().externalMemory().getExternalMemories(network)) {
            String memName = backend().externalMemory().namePair(mem);
            createAxiMasterInterface(memName);
        }
        emitter().emitNewLine();

        ImmutableList<PortDecl> ports = ImmutableList.concat(network.getInputPorts(), network.getOutputPorts());
        for (PortDecl port : ports) {
            createAxiMasterInterface(port.getName());
        }

        emitter().emitNewLine();

        emitter().emit("ipx::associate_bus_interfaces -busif s_axi_control -clock ap_clk [ipx::current_core]");
        emitter().emitNewLine();

        emitter().emit("set_property xpm_libraries {XPM_CDC XPM_MEMORY XPM_FIFO} [ipx::current_core]");
        emitter().emit("set_property supported_families { } [ipx::current_core]");
        emitter().emit("set_property auto_family_support_level level_2 [ipx::current_core]");
        emitter().emit("ipx::update_checksums [ipx::current_core]");
        emitter().emit("ipx::save_core [ipx::current_core]");
        emitter().emitNewLine();

        emitter().emit("close_project -delete");

        emitter().close();
    }
    default void createAxiMasterInterface(String ifName) {
        emitter().emit("ipx::associate_bus_interfaces -busif m_axi_%s -clock ap_clk [ipx::current_core]", ifName);
        emitter().emit("ipx::add_bus_parameter HAS_BURST [ipx::get_bus_interfaces m_axi_%s -of_objects [ipx::current_core]]", ifName);
        emitter().emit("ipx::add_bus_parameter SUPPORTS_NARROW_BURST [ipx::get_bus_interfaces m_axi_%s -of_objects [ipx::current_core]]", ifName);
        emitter().emit("set_property value 0 [ipx::add_bus_parameter HAS_BURST [ipx::get_bus_interfaces m_axi_%s -of_objects [ipx::current_core]]]", ifName);
        emitter().emit("set_property value 0 [ipx::add_bus_parameter SUPPORTS_NARROW_BURST [ipx::get_bus_interfaces m_axi_%s -of_objects [ipx::current_core]]]", ifName);
    }
    default void importKernelVerilogFiles(Network network, String identifier) {
        emitter().emitSharpBlockComment("Import StreamBlocks Kernel Verilog RTL files");
        for (PortDecl port : network.getInputPorts()) {
            emitter().emit("import_files -norecurse {@PROJECT_SOURCE_DIR@/code-gen/rtl/%s_input_stage_triggered.sv}", port.getName());
        }
        for (PortDecl port : network.getOutputPorts()) {
            emitter().emit("import_files -norecurse {@PROJECT_SOURCE_DIR@/code-gen/rtl/%s_output_stage_triggered.sv}", port.getName());
        }
        emitter().emit("import_files -norecurse {@PROJECT_SOURCE_DIR@/code-gen/rtl/%s_control_s_axi.v}", identifier);
        emitter().emit("import_files -norecurse {@PROJECT_SOURCE_DIR@/code-gen/rtl/%s_wrapper.sv}", identifier);
        emitter().emit("import_files -norecurse {@PROJECT_SOURCE_DIR@/code-gen/rtl/%s_kernel.v}", identifier);
        emitter().emitNewLine();
    }

    default void importVivadoHLSIOStage(PortDecl port, String name) {
        String ioStageId = port.getName() + "_" + name;
        emitter().emit("# -- Import files for %s", ioStageId);
        emitter().emit("set %s_files [glob -directory @CMAKE_CURRENT_BINARY_DIR@/%1$s/solution/syn/verilog *{v,dat}]", ioStageId);
        emitter().emit("import_files -norecurse $%s_files", ioStageId);
        emitter().emitNewLine();
        emitter().emit("foreach script [glob -nocomplain [file join @CMAKE_CURRENT_BINARY_DIR@/%1$s/solution/syn/verilog *.tcl]] { source $script }", ioStageId);
        emitter().emit("update_compile_order -fileset sources_1");
        emitter().emitNewLine();
    }

    default void setTop(String name){
        emitter().emit("# -- Set top");
        emitter().emit("set_property top %s_kernel [current_fileset]", name);
        emitter().emitNewLine();
    }

}
