module cla4_dataflow(
  input  [3:0] a,
  input  [3:0] b,
  input        cin,
  output [3:0] sum,
  output       cout
);

  wire [3:0] p, g;
  wire c1, c2, c3;

  // 1. Generate (g) and Propagate (p) signals per bit
  assign #(2,3) g = a & b;
  assign #(2,3) p = a ^ b;

  // 2. Carry Lookahead Logic per bit
  assign #(2,3) c1 = g[0] | (p[0] & cin);
  assign #(2,3) c2 = g[1] | (p[1] & g[0]) | (p[1] & p[0] & cin);
  assign #(2,3) c3 = g[2] | (p[2] & g[1]) | (p[2] & p[1] & g[0]) | (p[2] & p[1] & p[0] & cin);
  assign #(2,3) cout = g[3] | (p[3] & g[2]) | (p[3] & p[2] & g[1]) | (p[3] & p[2] & p[1] & g[0]) | (p[3] & p[2] & p[1] & p[0] & cin);

  // 3. Exact bitwise Sum assignments
  assign #(2,3) sum[0] = p[0] ^ cin;
  assign #(2,3) sum[1] = p[1] ^ c1;
  assign #(2,3) sum[2] = p[2] ^ c2;
  assign #(2,3) sum[3] = p[3] ^ c3;

endmodule
