#ifndef _SYSREGS_H
#define _SYSREGS_H

// ***************************************
// SCTLR_EL1, System Control Register (EL1), Page 2654 of AArch64-Reference-Manual.
// ***************************************

#define SCTLR_EL1_RESERVED                  (3 << 28) | (3 << 22) | (1 << 20) | (1 << 11)
#define SCTLR_EL1_EE_LITTLE_ENDIAN          (0 << 25)
#define SCTLR_EL1_EOE_LITTLE_ENDIAN         (0 << 24)
#define SCTLR_EL1_I_CACHE_DISABLED          (0 << 12)
#define SCTLR_EL1_D_CACHE_DISABLED          (0 << 2)
#define SCTLR_EL1_MMU_DISABLED              (0 << 0)
#define SCTLR_EL1_MMU_ENABLED               (1 << 0)

#define SCTLR_EL1_VALUE_MMU_DISABLED        (SCTLR_EL1_RESERVED | SCTLR_EL1_EE_LITTLE_ENDIAN | SCTLR_EL1_I_CACHE_DISABLED | SCTLR_EL1_D_CACHE_DISABLED | SCTLR_EL1_MMU_DISABLED)


// **************************************
// SCTLR_EL2, System Control Register (EL2), Page 2665 of AArch64-Reference-Manual.
// **************************************
#define SCTLR_EL2_RESERVED                  (3 << 28) | (3 << 22) | (1 << 20) | (1 << 11)
#define SCTLR_EL2_EE_LITTLE_ENDIAN          (0 << 25)
#define SCTLR_EL2_EOE_LITTLE_ENDIAN         (0 << 24)
#define SCTLR_EL2_I_CACHE_DISABLED          (0 << 12)
#define SCTLR_EL2_C_CACHE_DISABLED          (0 << 2)
#define SCTLR_EL2_MMU_DISABLED              (0 << 0)
#define SCTLR_EL2_MMU_ENABLED               (1 << 0)


#define SCTLR_EL2_VALUE_MMU_DISABLED        (SCTLR_EL2_RESERVED | SCTLR_EL2_EE_LITTLE_ENDIAN | SCTLR_EL2_EOE_LITTLE_ENDIAN | SCTLR_EL2_I_CACHE_DISABLED | SCTLR_EL2_C_CACHE_DISABLED | SCTLR_EL2_MMU_DISABLED)


// ***************************************
// HCR_EL2, Hypervisor Configuration Register (EL2), Page 2487 of AArch64-Reference-Manual.
// ***************************************

#define HCR_RW                          (1 << 31)
#define HCR_VALUE                       HCR_RW

// ***************************************
// SCR_EL3, Secure Configuration Register (EL3), Page 2648 of AArch64-Reference-Manual.
// ***************************************

#define SCR_RESERVED                    (3 << 4)
#define SCR_RW                          (1 << 10)
#define SCR_NS                          (1 << 0)
#define SCR_VALUE                       (SCR_RESERVED | SCR_RW | SCR_NS)

// ***************************************
// SPSR_EL3, Saved Program Status Register (EL3) Page 389 of AArch64-Reference-Manual.
// ***************************************

#define SPSR_MASK_ALL                   (7 << 6)
#define SPSR_EL1h                       (5 << 0)
#define SPSR_EL2h                       (9 << 0)
#define SPSR_EL1_VALUE                  (SPSR_MASK_ALL | SPSR_EL1h)
#define SPSR_EL2_VALUE                  (SPSR_MASK_ALL | SPSR_EL2h)


// ***************************************
// CPACR_EL1, Architectural Feature Access Control Register (EL1), Page 2411
// ***************************************

#define CPACR_EL1_RESERVED              (7 << 29) | (127 << 22) | (3 << 18) | (3 << 16) | (0b111111111111111 << 0)
#define CPACR_EL1_TTA                   (0 << 28)
#define CPACR_EL1_FPEN_ENABLE           (3 << 20)

#define CPACR_EL1_VALUE                 (CPACR_EL1_FPEN_ENABLE)


// ***************************************
// ESR_EL1, Exception Syndrome Register (EL1). Page 2431 of AArch64-Reference-Manual.
// ***************************************

#define ESR_ELx_EC_SHIFT        26
#define ESR_ELx_EC_SVC64        0x15
#define ESR_ELx_EC_DABT_CUR     0x25
#define ESR_ELx_EC_DABT_LOW     0x24




#endif