# 4-Bit Up/Down Counter (Verilog RTL)

## ðŸ“Œ Overview

This project implements a 4-bit up/down counter using synthesizable Verilog RTL.

The counter supports:
- Asynchronous reset (active high)
- Enable control
- Direction control (up/down)
- Wrap-around behavior

The design was verified using ModelSim with a dedicated testbench.

---

## ðŸ§  Design Description

The counter is implemented using a sequential `always` block triggered on:

- Positive edge of clock
- Positive edge of asynchronous reset

On reset assertion:
q <= 4'b0000;


When enabled:
- If `dir = 1` â†’ counter increments
- If `dir = 0` â†’ counter decrements

Since the counter is 4-bit wide, it naturally wraps:
- `1111 + 1 â†’ 0000`
- `0000 - 1 â†’ 1111`

Non-blocking assignments (`<=`) are used to ensure proper sequential behavior.

---

## ðŸ“¥ Inputs

| Signal | Description |
|--------|-------------|
| clk    | Clock input |
| arst   | Asynchronous reset (active high) |
| en     | Enable signal |
| dir    | Direction control (1 = up, 0 = down) |

---

## ðŸ“¤ Output

| Signal | Description |
|--------|-------------|
| q[3:0] | 4-bit counter output |

---

## ðŸ§ª Testbench

The testbench verifies:
- Reset initialization
- Counting up
- Counting down
- Enable control behavior
- Wrap-around functionality

Simulation time unit:
`timescale 1ns/1ps

---

## ðŸ“Š Simulation Result

(Insert waveform screenshot here)

Example waveform demonstrates:
- Reset to 0000
- Up-counting
- Down-counting
- Proper wrap-around

---

## ðŸ›  Tools Used

- Verilog HDL
- ModelSim (Intel FPGA Edition)

---

## ðŸ”Ž Key Learning Outcomes

- Understanding of sequential logic in RTL
- Proper use of non-blocking assignments
- Reset handling in simulation
- Debugging unknown (`X`) states
- Time-scale awareness in simulation
