
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.40+25 (git sha1 171577f90, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \led_walker

2.2. Analyzing design hierarchy..
Top module:  \led_walker
Removed 0 unused modules.
Module led_walker directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== led_walker ===

   Number of wires:                113
   Number of wire bits:            500
   Number of public wires:          34
   Number of public wire bits:     217
   Number of ports:                 10
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add                            1
     $anyinit                       20
     $assert                         8
     $assume                         1
     $eq                            12
     $ff                            15
     $logic_and                     22
     $logic_not                      9
     $lt                             1
     $mux                           13
     $neg                            1
     $not                            1
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      2
     $shift                          1
     $shl                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module led_walker.

End of script. Logfile hash: 171463fd00, CPU: user 0.01s system 0.00s, MEM: 14.81 MB peak
Yosys 0.40+25 (git sha1 171577f90, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 59% 2x write_smt2 (0 sec), 29% 2x read_ilang (0 sec), ...
