{:input (genetic.crossover/dumb-crossover 235963654 (genetic.mutation/change-constant-value 1188062121 (genetic.mutation/change-constant-value 1697613658 (genetic.mutation/change-constant-value 1938528605 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif"))))) (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_24, wire1_30, \\wire2_:missing , \\wire3_:missing , \\wire4_:missing , \\wire:missing_edge , \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 , wire7_27, wire9_34, wire12_44, wire13_47, wire14_37, \\wire50_:missing , wire51_53);\n  wire \\:missing_edge ;\n  input wire0_24;\n  wire wire0_24;\n  wire wire0_25;\n  wire wire0_27;\n  wire wire0_28;\n  wire wire0_32;\n  wire wire0_33;\n  wire wire0_36;\n  wire wire0_42;\n  wire wire0_44;\n  wire wire0_53;\n  output wire12_44;\n  wire wire12_44;\n  output wire13_47;\n  wire wire13_47;\n  output wire14_37;\n  wire wire14_37;\n  wire wire15;\n  wire wire16_26;\n  wire wire16_37;\n  wire \\wire16_:missing ;\n  wire wire17_37;\n  wire wire17_45;\n  wire \\wire17_:missing ;\n  wire wire18_37;\n  wire wire18_46;\n  wire wire18_48;\n  wire wire19_37;\n  wire wire19_49;\n  wire \\wire19_:missing ;\n  input wire1_30;\n  wire wire1_30;\n  wire \\wire20_:missing ;\n  wire wire21_37;\n  wire wire21_38;\n  wire wire21_39;\n  wire wire22_40;\n  wire wire22_41;\n  wire \\wire22_:missing ;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire wire33_34;\n  wire \\wire38_:missing ;\n  input \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  wire \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire \\wire42_:missing ;\n  wire wire46_47;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  input \\wire50_:missing ;\n  wire \\wire50_:missing ;\n  output wire51_53;\n  wire wire51_53;\n  output wire7_27;\n  wire wire7_27;\n  output wire9_34;\n  wire wire9_34;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_43 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire16_:missing  = 4'h8 >> { wire16_26, wire16_37 };\n  assign \\wire17_:missing  = 4'h8 >> { wire17_45, wire17_37 };\n  assign wire18_46 = 4'h8 >> { wire18_48, wire18_37 };\n  assign \\wire19_:missing  = 4'h8 >> { wire19_49, wire19_37 };\n  assign \\wire20_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire21_38 = 4'h8 >> { wire21_39, wire21_37 };\n  assign \\wire22_:missing  = 4'h8 >> { wire22_41, wire22_40 };\n  assign wire15 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire51_53 = wire0_53;\n  assign wire19_49 = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign wire18_48 = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign wire13_47 = wire46_47;\n  assign wire46_47 = wire18_46;\n  assign wire17_45 = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign wire12_44 = wire0_44;\n  assign \\wire:missing_43  = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign \\wire42_:missing  = wire0_42;\n  assign wire22_41 = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign wire22_40 = \\wire:missing_edge ;\n  assign wire21_39 = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign \\wire38_:missing  = wire21_38;\n  assign \\wire:missing_37  = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign \\wire:missing_36  = wire0_36;\n  assign \\wire:missing_edge  = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign wire9_34 = wire33_34;\n  assign wire33_34 = wire0_33;\n  assign \\wire:missing_edge  = wire0_32;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire1_30;\n  assign \\wire:missing_edge  = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign \\wire:missing_edge  = wire0_28;\n  assign wire7_27 = wire0_27;\n  assign wire16_26 = \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  assign \\wire:missing_25  = wire0_25;\n  assign \\wire:missing_24  = wire0_24;\n  assign \\wire:missing_23  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:3.1-110.10\" *)\nmodule postsynth(wire0_24, wire1_30, \\wire2_:missing , \\wire3_:missing , \\wire4_:missing , \\wire:missing_edge , \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 , wire7_27, wire9_34, wire12_44, wire13_47, wire14_37, \\wire50_:missing , wire51_53);\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:5.9-5.17\" *)\n  input wire0_24;\n  wire wire0_24;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:8.8-8.16\" *)\n  wire wire0_27;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:9.8-9.16\" *)\n  wire wire0_28;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:10.8-10.16\" *)\n  wire wire0_32;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:11.8-11.16\" *)\n  wire wire0_33;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:14.8-14.16\" *)\n  wire wire0_44;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:15.8-15.16\" *)\n  wire wire0_53;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:16.10-16.19\" *)\n  output wire12_44;\n  wire wire12_44;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:18.10-18.19\" *)\n  output wire13_47;\n  wire wire13_47;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:20.10-20.19\" *)\n  output wire14_37;\n  wire wire14_37;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:22.8-22.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:23.8-23.17\" *)\n  wire wire16_26;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:27.8-27.17\" *)\n  wire wire17_45;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:29.8-29.17\" *)\n  wire wire18_37;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:30.8-30.17\" *)\n  wire wire18_46;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:31.8-31.17\" *)\n  wire wire18_48;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:33.8-33.17\" *)\n  wire wire19_49;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:35.9-35.17\" *)\n  input wire1_30;\n  wire wire1_30;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:37.8-37.24\" *)\n  wire \\wire20_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:40.8-40.17\" *)\n  wire wire21_39;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:41.8-41.17\" *)\n  wire wire22_40;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:42.8-42.17\" *)\n  wire wire22_41;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:43.8-43.24\" *)\n  wire \\wire22_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:44.9-44.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:46.8-46.17\" *)\n  wire wire33_34;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:48.9-48.54\" *)\n  input \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  wire \\wire39_48_41_43_29_6_35_45_:missing_26_37_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:50.9-50.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:53.8-53.17\" *)\n  wire wire46_47;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:54.9-54.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:56.9-56.25\" *)\n  input \\wire50_:missing ;\n  wire \\wire50_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:58.10-58.19\" *)\n  output wire51_53;\n  wire wire51_53;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:60.10-60.18\" *)\n  output wire7_27;\n  wire wire7_27;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:62.10-62.18\" *)\n  output wire9_34;\n  wire wire9_34;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:64.8-64.24\" *)\n  wire \\wire:missing_23 ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:65.8-65.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_24 ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:68.8-68.24\" *)\n  wire \\wire:missing_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:69.8-69.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount745B5940/93ACC25A.v:70.9-70.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_27 = 1'hx;\n  assign wire0_28 = 1'h0;\n  assign wire0_32 = 1'h0;\n  assign wire0_33 = 1'hx;\n  assign wire0_44 = 1'hx;\n  assign wire0_53 = 1'hx;\n  assign wire12_44 = 1'hx;\n  assign wire13_47 = 1'hx;\n  assign wire14_37 = 1'hx;\n  assign wire15 = 1'h1;\n  assign wire16_26 = 1'h0;\n  assign wire17_45 = 1'h0;\n  assign wire18_37 = 1'hx;\n  assign wire18_46 = 1'hx;\n  assign wire18_48 = 1'h0;\n  assign wire19_49 = 1'h0;\n  assign wire1_30 = 1'h0;\n  assign \\wire20_:missing  = 1'h0;\n  assign wire21_39 = 1'h0;\n  assign wire22_40 = 1'h0;\n  assign wire22_41 = 1'h0;\n  assign \\wire22_:missing  = 1'h0;\n  assign wire33_34 = 1'hx;\n  assign \\wire39_48_41_43_29_6_35_45_:missing_26_37_49  = 1'h0;\n  assign wire46_47 = 1'hx;\n  assign wire51_53 = 1'hx;\n  assign wire7_27 = 1'hx;\n  assign wire9_34 = 1'hx;\n  assign \\wire:missing_23  = 1'h0;\n  assign \\wire:missing_24  = wire0_24;\n  assign \\wire:missing_37  = 1'h0;\n  assign \\wire:missing_43  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:43:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj/src/top.v'.\nSBY 23:43:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] Copy '/tmp/fuzzmount745B5940/93ACC25A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj/src/93ACC25A.v'.\nSBY 23:43:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] Copy '/tmp/fuzzmount745B5940/93ACC25A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj/src/93ACC25A.post.v'.\nSBY 23:43:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] engine_0: abc pdr\nSBY 23:43:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: /tmp/fuzzmount745B5940/top.v:30: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire presynth.\\wire9_34 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire presynth.\\wire7_27 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire presynth.\\wire51_53 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire presynth.\\wire14_37 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire presynth.\\wire12_44 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire presynth.\\wire18_37 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:43:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:43:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] base: finished (returncode=0)\nSBY 23:43:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire presynth.\\wire9_34 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire presynth.\\wire7_27 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire presynth.\\wire51_53 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire presynth.\\wire14_37 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire presynth.\\wire12_44 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire presynth.\\wire18_37 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:43:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] aig: finished (returncode=0)\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] engine_0: Warning: The network has no constraints.\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] engine_0: finished (returncode=0)\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] engine_0: Status returned by engine: FAIL\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj'.\nSBY 23:43:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyoaynwpj] DONE (FAIL, rc=2)\n", :err ""}}}