Team Members: Robert Lainez Torres & Dia Agrawal
Assignment Overview
Lab 3: 16x1 Multiplexer Using Nested 2x1 MUXes with Debounced Toggle Select Controlâ€¢ Gate-level (structural) coding in Verilog
- Verilog source files (.v)
- Testbench
- PDF report
- A video demo uploaded to YouTube

CODE
- xdc snippet and verilog code is attached in the folder named ECE3300L-Lab3-GroupR

REPORT 
- pdf report is attached containing screenshots and video link named link.txt

YOUTUBE LINK: https://youtube.com/shorts/6nqgDPUFhLs?feature=share
