

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'
================================================================
* Date:           Sun Jan 26 21:39:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    57605|    57605|  0.576 ms|  0.576 ms|  57601|  57601|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3  |    57603|    57603|         5|          1|          1|  57600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.85>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 8 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_4 = alloca i32 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 11 'alloca' 'c_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten32"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln23 = store i9 0, i9 %c_4" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 14 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten19"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln24 = store i4 0, i4 %i" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 16 'store' 'store_ln24' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln25 = store i4 0, i4 %j_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 17 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i5"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i16 %indvar_flatten32" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 19 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_eq  i16 %indvar_flatten32_load, i16 57600" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 20 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%add_ln23_1 = add i16 %indvar_flatten32_load, i16 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 21 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc31.i, void %_Z4pad2PfS_.exit.exitStub" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 22 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_1_load = load i4 %j_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 23 'load' 'j_1_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i8 %indvar_flatten19" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 25 'load' 'indvar_flatten19_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.76ns)   --->   "%icmp_ln24 = icmp_eq  i8 %indvar_flatten19_load, i8 225" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 26 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.39ns)   --->   "%select_ln23 = select i1 %icmp_ln24, i4 0, i4 %i_load" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 27 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%xor_ln23 = xor i1 %icmp_ln24, i1 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 28 'xor' 'xor_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln2588 = icmp_eq  i4 %j_1_load, i4 15" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 29 'icmp' 'icmp_ln2588' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %icmp_ln2588, i1 %xor_ln23" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 30 'and' 'and_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln24 = add i4 %select_ln23, i4 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 31 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%empty = or i1 %and_ln23, i1 %icmp_ln24" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 32 'or' 'empty' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.39ns) (out node of the LUT)   --->   "%j_1_mid2 = select i1 %empty, i4 0, i4 %j_1_load" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 33 'select' 'j_1_mid2' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.39ns)   --->   "%select_ln24 = select i1 %and_ln23, i4 %add_ln24, i4 %select_ln23" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 34 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %select_ln24" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 35 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln24, i4 0" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 36 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%empty_1363 = sub i8 %p_shl, i8 %zext_ln24" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 37 'sub' 'empty_1363' <Predicate = (!icmp_ln23)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [3/3] (0.99ns) (grouped into DSP with root node add_ln30_1)   --->   "%empty_1364 = mul i8 %zext_ln24, i8 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 38 'mul' 'empty_1364' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%cmp18_i = icmp_eq  i4 %select_ln24, i4 0" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 39 'icmp' 'cmp18_i' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%cmp19_i = icmp_ugt  i4 %select_ln24, i4 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 40 'icmp' 'cmp19_i' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %j_1_mid2, i4 0" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34->NN.cpp:76]   --->   Operation 41 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln34_1 = icmp_ugt  i4 %j_1_mid2, i4 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34->NN.cpp:76]   --->   Operation 42 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_1)   --->   "%or_ln33 = or i1 %cmp18_i, i1 %cmp19_i" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 43 'or' 'or_ln33' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_1)   --->   "%or_ln33_2 = or i1 %icmp_ln34, i1 %icmp_ln34_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 44 'or' 'or_ln33_2' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln33_1 = or i1 %or_ln33_2, i1 %or_ln33" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 45 'or' 'or_ln33_1' <Predicate = (!icmp_ln23)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%add_ln25 = add i4 %j_1_mid2, i4 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 46 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln24_1 = add i8 %indvar_flatten19_load, i8 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 47 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%select_ln24_1 = select i1 %icmp_ln24, i8 1, i8 %add_ln24_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 48 'select' 'select_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln23 = store i16 %add_ln23_1, i16 %indvar_flatten32" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 49 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln24 = store i8 %select_ln24_1, i8 %indvar_flatten19" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 50 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln24 = store i4 %select_ln24, i4 %i" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 51 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln25 = store i4 %add_ln25, i4 %j_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 52 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c_4_load = load i9 %c_4" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 53 'load' 'c_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln23 = add i9 %c_4_load, i9 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 54 'add' 'add_ln23' <Predicate = (icmp_ln24)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln23_1 = select i1 %icmp_ln24, i9 %add_ln23, i9 %c_4_load" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 55 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%select_ln23_1_cast = zext i9 %select_ln23_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 56 'zext' 'select_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node add_ln29_1)   --->   "%p_cast27 = mul i16 %select_ln23_1_cast, i16 225" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 57 'mul' 'p_cast27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [2/3] (0.99ns) (grouped into DSP with root node add_ln30_1)   --->   "%empty_1364 = mul i8 %zext_ln24, i8 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 58 'mul' 'empty_1364' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln23 = store i9 %select_ln23_1, i9 %c_4" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 59 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node add_ln29_1)   --->   "%p_cast27 = mul i16 %select_ln23_1_cast, i16 225" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 60 'mul' 'p_cast27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (1.74ns)   --->   "%mul_ln24 = mul i16 %select_ln23_1_cast, i16 169" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 61 'mul' 'mul_ln24' <Predicate = (!or_ln33_1)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_1)   --->   "%empty_1364 = mul i8 %zext_ln24, i8 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 62 'mul' 'empty_1364' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_1)   --->   "%p_cast30 = zext i8 %empty_1364" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 63 'zext' 'p_cast30' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln30_1 = add i16 %mul_ln24, i16 %p_cast30" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 64 'add' 'add_ln30_1' <Predicate = (!or_ln33_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_1)   --->   "%p_cast27 = mul i16 %select_ln23_1_cast, i16 225" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 65 'mul' 'p_cast27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %j_1_mid2" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 66 'zext' 'zext_ln25' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i4 %j_1_mid2" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 67 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln29_1 = add i16 %p_cast27, i16 %zext_ln25_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:29->NN.cpp:76]   --->   Operation 68 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln30_1 = add i16 %mul_ln24, i16 %p_cast30" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 69 'add' 'add_ln30_1' <Predicate = (!or_ln33_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln30_2 = add i5 %zext_ln25, i5 18" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 70 'add' 'add_ln30_2' <Predicate = (!or_ln33_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i5 %add_ln30_2" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 71 'sext' 'sext_ln30' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.85ns)   --->   "%add_ln30 = add i16 %sext_ln30, i16 %add_ln30_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 72 'add' 'add_ln30' <Predicate = (!or_ln33_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i16 %add_ln30" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34->NN.cpp:76]   --->   Operation 73 'zext' 'zext_ln34' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%Norm2_out_img_addr = getelementptr i32 %Norm2_out_img, i64 0, i64 %zext_ln34" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76]   --->   Operation 74 'getelementptr' 'Norm2_out_img_addr' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.23ns)   --->   "%Norm2_out_img_load = load i16 %Norm2_out_img_addr" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76]   --->   Operation 75 'load' 'Norm2_out_img_load' <Predicate = (!or_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 43264> <RAM>
ST_4 : Operation 88 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 57600, i64 57600, i64 57600"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast28 = zext i8 %empty_1363" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 78 'zext' 'p_cast28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:26->NN.cpp:76]   --->   Operation 79 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln29_1 = add i16 %p_cast27, i16 %zext_ln25_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:29->NN.cpp:76]   --->   Operation 80 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.85ns)   --->   "%add_ln29 = add i16 %add_ln29_1, i16 %p_cast28" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:29->NN.cpp:76]   --->   Operation 81 'add' 'add_ln29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i16 %add_ln29" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 82 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%Pad2_out_img_addr = getelementptr i32 %Pad2_out_img, i64 0, i64 %zext_ln30" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35->NN.cpp:76]   --->   Operation 83 'getelementptr' 'Pad2_out_img_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Norm2_out_img_load = load i16 %Norm2_out_img_addr" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76]   --->   Operation 84 'load' 'Norm2_out_img_load' <Predicate = (!or_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 43264> <RAM>
ST_5 : Operation 85 [1/1] (0.44ns)   --->   "%storemerge67 = select i1 %or_ln33_1, i32 0, i32 %Norm2_out_img_load" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 85 'select' 'storemerge67' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln33 = store i32 %storemerge67, i16 %Pad2_out_img_addr" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 86 'store' 'store_ln33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57600> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body8.i5" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 87 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.855ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten19' [10]  (0.427 ns)
	'load' operation 8 bit ('indvar_flatten19_load', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76) on local variable 'indvar_flatten19' [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln24', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76) [27]  (0.765 ns)
	'select' operation 4 bit ('select_ln23', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76) [28]  (0.391 ns)
	'add' operation 4 bit ('add_ln24', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76) [33]  (0.797 ns)
	'select' operation 4 bit ('select_ln24', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76) [36]  (0.391 ns)
	'icmp' operation 1 bit ('cmp18_i', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76) [46]  (0.797 ns)
	'or' operation 1 bit ('or_ln33', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76) [61]  (0.000 ns)
	'or' operation 1 bit ('or_ln33_1', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76) [63]  (0.287 ns)

 <State 2>: 2.170ns
The critical path consists of the following:
	'load' operation 9 bit ('c_4_load', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76) on local variable 'c', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76 [23]  (0.000 ns)
	'add' operation 9 bit ('add_ln23', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76) [24]  (0.776 ns)
	'select' operation 9 bit ('select_ln23_1', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76) [32]  (0.398 ns)
	'mul' operation 16 bit of DSP[51] ('p_cast27', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76) [38]  (0.996 ns)

 <State 3>: 2.385ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln24', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76) [39]  (1.740 ns)
	'add' operation 16 bit of DSP[54] ('add_ln30_1', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76) [54]  (0.645 ns)

 <State 4>: 2.879ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln30_2', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76) [55]  (0.789 ns)
	'add' operation 16 bit ('add_ln30', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76) [57]  (0.853 ns)
	'getelementptr' operation 16 bit ('Norm2_out_img_addr', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76) [65]  (0.000 ns)
	'load' operation 32 bit ('Norm2_out_img_load', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76) on array 'Norm2_out_img' [66]  (1.237 ns)

 <State 5>: 2.923ns
The critical path consists of the following:
	'load' operation 32 bit ('Norm2_out_img_load', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76) on array 'Norm2_out_img' [66]  (1.237 ns)
	'select' operation 32 bit ('storemerge67', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76) [67]  (0.449 ns)
	'store' operation 0 bit ('store_ln33', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76) of variable 'storemerge67', ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76 on array 'Pad2_out_img' [68]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
