//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 Xiaoxi Lin@DESKTOP-A0VSQRS  10.0.17763 x64
//  
//  Start time Fri Apr 05 12:26:44 2019

***************************************************************
Device Utilization for 6SLX16CSG324
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               104     232      44.83%
Global Buffers                    0       16        0.00%
LUTs                              34      9112      0.37%
CLB Slices                        8       2278      0.35%
Dffs or Latches                   0       18224     0.00%
Block RAMs                        0       32        0.00%
DSP48A1s                          0       32        0.00%
---------------------------------------------------------------

************************************************

Library: work    Cell: Arbiter    View: Behavior

************************************************

  Cell    Library  References     Total Area

 IBUF    xis6    68 x
 LUT3    xis6     1 x      1      1 LUTs
 LUT4    xis6     1 x      1      1 LUTs
 LUT5    xis6    32 x      1     32 LUTs
 OBUF    xis6    36 x

 Number of ports :                          104
 Number of nets :                           206
 Number of instances :                      138
 Number of references to this view :          0

Total accumulated area : 
 Number of LUTs :                            34
 Number of LUTs with LUTNM/HLUTNM :           2
 Number of gates :                           34
 Number of accumulated instances :          138


*****************************
 IO Register Mapping Report
*****************************
Design: work.Arbiter.Behavior

+---------------+-----------+----------+----------+----------+
| Port          | Direction |   INFF   |  OUTFF   |  TRIFF   |
+---------------+-----------+----------+----------+----------+
| mdelay        | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| delay         | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| write         | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| read          | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| del           | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(31)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(30)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(29)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(28)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(27)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(26)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(25)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(24)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(23)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(22)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(21)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(20)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(19)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(18)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(17)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(16)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(15)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(14)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(13)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(12)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(11)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(10)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(9)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(8)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(7)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(6)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(5)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(4)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(3)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(2)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(1)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add(0)        | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(31)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(30)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(29)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(28)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(27)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(26)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(25)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(24)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(23)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(22)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(21)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(20)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(19)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(18)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(17)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(16)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(15)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(14)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(13)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(12)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(11)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(10)      | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(9)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(8)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(7)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(6)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(5)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(4)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(3)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(2)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(1)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Add2(0)       | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(31)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(30)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(29)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(28)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(27)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(26)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(25)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(24)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(23)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(22)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(21)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(20)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(19)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(18)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(17)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(16)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(15)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(14)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(13)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(12)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(11)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(10)    | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(9)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(8)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(7)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(6)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(5)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(4)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(3)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(2)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(1)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| Addout(0)     | Output    |          |          |          |
+---------------+-----------+----------+----------+----------+
| re            | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| we            | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
| fetch         | Input     |          |          |          |
+---------------+-----------+----------+----------+----------+
Total registers mapped: 0
