{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 06:03:53 2013 " "Info: Processing started: Wed Jul 03 06:03:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChrisLinn -c ChrisLinn --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ChrisLinn -c ChrisLinn --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AngryPuppy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AngryPuppy.v" { { "Info" "ISGN_ENTITY_NAME" "1 AngryPuppy " "Info: Found entity 1: AngryPuppy" {  } { { "AngryPuppy.v" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/AngryPuppy.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BugKiller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file BugKiller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BugKiller " "Info: Found entity 1: BugKiller" {  } { { "BugKiller.v" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/BugKiller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen " "Info: Found entity 1: Gen" {  } { { "Gen.v" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/Gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChrisLinn.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ChrisLinn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ChrisLinn " "Info: Found entity 1: ChrisLinn" {  } { { "ChrisLinn.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/ChrisLinn.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChrisLinn " "Info: Elaborating entity \"ChrisLinn\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen Gen:inst " "Info: Elaborating entity \"Gen\" for hierarchy \"Gen:inst\"" {  } { { "ChrisLinn.bdf" "inst" { Schematic "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/ChrisLinn.bdf" { { 120 600 720 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Gen.v(16) " "Warning (10230): Verilog HDL assignment warning at Gen.v(16): truncated value with size 32 to match size of target (21)" {  } { { "Gen.v" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/Gen.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AngryPuppy AngryPuppy:inst2 " "Info: Elaborating entity \"AngryPuppy\" for hierarchy \"AngryPuppy:inst2\"" {  } { { "ChrisLinn.bdf" "inst2" { Schematic "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/ChrisLinn.bdf" { { 120 336 472 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BugKiller BugKiller:inst13 " "Info: Elaborating entity \"BugKiller\" for hierarchy \"BugKiller:inst13\"" {  } { { "ChrisLinn.bdf" "inst13" { Schematic "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/ChrisLinn.bdf" { { 104 72 168 200 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 BugKiller.v(15) " "Warning (10230): Verilog HDL assignment warning at BugKiller.v(15): truncated value with size 32 to match size of target (20)" {  } { { "BugKiller.v" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/BugKiller.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/70/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/70/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "e:/altera/70/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Gen:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Gen:inst\|lpm_mux:Mux0\"" {  } { { "Gen.v" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/Gen.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_klc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_klc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_klc " "Info: Found entity 1: mux_klc" {  } { { "db/mux_klc.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/db/mux_klc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Gen:inst\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"Gen:inst\|lpm_mux:Mux1\"" {  } { { "Gen.v" "" { Text "C:/Documents and Settings/Administrator/桌面/数电实习版本控制/4++/Gen.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Allocated 124 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 06:03:56 2013 " "Info: Processing ended: Wed Jul 03 06:03:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
