#CHIPSEC: Platform Security Assessment Framework
#Copyright (c) 2010-2016, Intel Corporation
# 
#This program is free software; you can redistribute it and/or
#modify it under the terms of the GNU General Public License
#as published by the Free Software Foundation; Version 2.
#
#This program is distributed in the hope that it will be useful,
#but WITHOUT ANY WARRANTY; without even the implied warranty of
#MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#GNU General Public License for more details.
#
#You should have received a copy of the GNU General Public License
#along with this program; if not, write to the Free Software
#Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
#
#Contact information:
#chipsec@intel.com
#



"""
Simple PCIe device Memory-Mapped I/O (MMIO) and I/O ranges VMM emulation fuzzer

 Usage:
   ``chipsec_main.py -i -m tools.vmm.pcie_fuzz -l log.txt``
"""

from chipsec.module_common import *

from chipsec.hal.mmio import *
import chipsec.hal.pci  as pci

import time
import random

cs      = chipsec.chipset.cs()
logger  = chipsec.logger.logger()

#logger.VERBOSE = False

_EXCLUDE_MMIO_BAR = []

#################################################################
# Fuzzing configuration
#################################################################
#
IO_FUZZ = 0
CALC_MMIO_SIZE = 0
TIMEOUT = 1
ACTIVE_RANGE = 0
BIT_FLIP = 1

def get_mmio_range_size( bus, dev, fun, off ):
    size = 0
    base_lo = cs.pci.read_dword( bus, dev, fun, off )
    if base_lo:
        # BAR is initialized
        if (0 == (base_lo & 0x1)):
            # MMIO BAR
            # 32-bit only MMIO BAR
            cs.pci.write_dword( bus, dev, fun, off, 0xffffffff )
            new_lo = cs.pci.read_dword( bus, dev, fun, off )
            cs.pci.write_dword( bus, dev, fun, off,  base_lo)
            size = (~( new_lo & 0xFFFFF800 ) & 0xffffffff) + 1 & 0xFFFFF000
            return size
        else:
            return 0
    return size

def fuzz_io_bar( bar, size=0x100 ):
    #logger.log( "[*] Fuzzing I/O BAR 0x%08X, size = 0x%X.." % (bar,size) )
    port_off = 0
    # Issue 8/16/32-bit I/O requests with various values to all I/O ports (aligned and unaligned)
    for port_off in range(size):
        port_value = cs.io.read_port_byte( bar + port_off )
        cs.io.write_port_byte ( bar + port_off, port_value )
        cs.io.write_port_byte ( bar + port_off, ((~port_value) & 0xFF) )
        cs.io.write_port_byte ( bar + port_off, 0xFF )
        cs.io.write_port_byte ( bar + port_off, 0x00 )
        cs.io.write_port_word ( bar + port_off, 0xFFFF )
        cs.io.write_port_word ( bar + port_off, 0x0000 )
        cs.io.write_port_dword( bar + port_off, 0xFFFFFFFF )
        cs.io.write_port_dword( bar + port_off, 0x00000000 )


def fuzz_offset(cs, bar, reg_off, reg_value, is64bit):
    write_MMIO_reg( cs, bar, reg_off, reg_value ) # same value
    write_MMIO_reg( cs, bar, reg_off, ~reg_value & 0xFFFFFFFF )
    write_MMIO_reg( cs, bar, reg_off, 0xFFFFFFFF )
    write_MMIO_reg( cs, bar, reg_off, 0x5A5A5A5A )
    write_MMIO_reg( cs, bar, reg_off, 0x00000000 )

def fuzz_unaligned(cs, bar, reg_off, is64bit):
    dummy = read_MMIO_reg( cs, bar, reg_off + 1 )
    # @TODO: crosses the reg boundary
    #write_MMIO_reg( cs, bar, reg_off + 1, 0xFFFFFFFF )
    cs.mem.write_physical_mem_word( bar + reg_off + 1, 0xFFFF )
    cs.mem.write_physical_mem_byte( bar + reg_off + 1, 0xFF )

def fuzz_mmio_bar( bar, is64bit, size=0x1000 ):
    logger.log( "[*] Fuzzing MMIO BAR 0x%016X, size = 0x%X.." % (bar,size) )
    reg_off = 0
    # Issue aligned 32-bit MMIO requests with various values to all MMIO registers
    for reg_off in range(0,size,4):
        reg_value = read_MMIO_reg( cs, bar, reg_off )
        fuzz_offset( cs, bar, reg_off, reg_value, is64bit )
        fuzz_unaligned( cs, bar, reg_off, is64bit )
        # restore the original value
        write_MMIO_reg( cs, bar, reg_off, reg_value )


def fuzz_mmio_bar_random( bar, is64bit, size=0x1000 ):
    logger.log( "[*] Fuzzing MMIO BAR in random mode 0x%016X, size = 0x%X.." % (bar,size) )
    reg_off = 0
    while 1:
        rand = random.randint(0, size/4-1)
        fuzz_offset (cs, bar, rand*4, is64bit)
        fuzz_offset (cs, bar, rand*4+1, is64bit)
        fuzz_unaligned(cs, bar, rand*4, is64bit)

def fuzz_mmio_bar_in_active_range( bar, is64bit, list ):
    logger.log( "[*] Fuzzing MMIO BAR in Active range 0x%016X, size of range = 0x%X.." % (bar,len(list)) )
    reg_off = 0
    for reg_off in list:
        fuzz_offset (cs, bar, reg_off)
    fuzz_unaligned(cs,bar)
    
def fuzz_mmio_bar_in_active_range_random( bar, is64bit, list ):
    logger.log( "[*] Fuzzing MMIO BAR in Active range 0x%016X in random mode, size of range = 0x%X.." % (bar,len(list)) )
    reg_off = 0
    fuzz_unaligned(cs,bar)
    while 1:
        rand = random.randint(0, len(list)-1)
        fuzz_offset (cs, bar, list[rand])

def fuzz_mmio_bar_in_active_range_bit_flip( bar, is64bit, list):
    logger.log( "[*] Fuzzing (bit flipping) MMIO BAR in Active range 0x%016X, size of range = 0x%X.." % (bar,len(list)) )
    reg_off = 0
    while 1:
        rand_index = random.randint(0, len(list)-1)
        reg_value = read_MMIO_reg( cs, bar, list[rand_index] )

        rand_offset = random.randint(0,32)
        if 1<<rand_offset & reg_value:
           reg_value = ~(1<<rand_offset)& 0xffffffff & reg_value
        else:
            reg_value = reg_value | 1<<rand_offset
   
        write_MMIO_reg( cs, bar, reg_off, reg_value )

def find_active_range(bar, size):
    logger.log( "[*] Determine MMIO BAR Active range 0x%016X, size  0x%X.." % (bar,size) )
    one = cs.mem.read_physical_mem(bar, size)
    time.sleep(TIMEOUT)
    two = cs.mem.read_physical_mem(bar, size)
    diff_index = []
    print len(one)
    print len(two)
    for i in range(len(one)/4 - 1):
        if one[4*i] != two[4*i] or one[4*i+1] != two[4*i+1] or one[4*i+2] != two[4*i+2] or one[4*i+3] != two[4*i+3]:
            diff_index.append(i*4)
    print len(diff_index)
    return diff_index

def fuzz_pcie_device( b, d, f ):
    logger.log( "[*] Discovering MMIO and I/O BARs of the device.." )
    device_bars = cs.pci.get_device_bars( b, d, f )
    for (bar, isMMIO, is64bit, bar_off, bar_reg) in device_bars:
        if bar not in _EXCLUDE_MMIO_BAR:
            if isMMIO:
                if CALC_MMIO_SIZE:
                    size = get_mmio_range_size( b, d, f, bar_off )
                    logger.log( "[*] + 0x%02X (%X): MMIO BAR at 0x%016X (64-bit? %d) with size: 0x%08X. Fuzzing.." % (bar_off,bar_reg,bar,is64bit,size) )
                    if ACTIVE_RANGE and size > 0x1000:
                        list = []
                        list = find_active_range(bar, size)
                        if len(list) > 0:
                            if BIT_FLIP:
                                fuzz_mmio_bar_in_active_range_bit_flip( bar, is64bit, list)
                            else:
                                fuzz_mmio_bar_in_active_range( bar, is64bit, list)
                    elif size >= 0x02000000:
                        fuzz_mmio_bar( bar, is64bit, 0x02000000 )
                    elif size > 0x1000 and size < 0x02000000:
                        fuzz_mmio_bar( bar, is64bit, size )
                    else:
                        fuzz_mmio_bar( bar, is64bit )
                else:
                    logger.log( "[*] + 0x%02X (%X): MMIO BAR at 0x%016X (64-bit? %d). Fuzzing.." % (bar_off, bar_reg, bar,is64bit) )
                    fuzz_mmio_bar( bar, is64bit)
            elif IO_FUZZ:
                logger.log( "[*] + 0x%02X: I/O BAR at 0x%08X. Fuzzing.." % (bar_off,bar) )
                fuzz_io_bar( bar )

def run( module_argv ):
    logger.start_test( "PCIe device fuzzer (pass-through devices)" )

    pcie_devices = []
    if len(module_argv) > 2:
        _bus = int(module_argv[0],16)
        _dev = int(module_argv[1],16)
        _fun = int(module_argv[2],16)
        pcie_devices.append( (_bus, _dev, _fun, 0, 0) )
    else:
        logger.log( "[*] Enumerating available PCIe devices.." )
        pcie_devices = cs.pci.enumerate_devices()

    logger.log( "[*] About to fuzz the following PCIe devices.." )
    pci.print_pci_devices( pcie_devices )
    for (b, d, f, vid, did) in pcie_devices:
        logger.log( "[+] Fuzzing device %02X:%02X.%X" % (b, d, f) )
        fuzz_pcie_device( b, d, f )

    return True
