var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"dsogi_3phpll","ref":true,"files":[{"name":"dsogi_3phpll.c","type":"source","group":"model","path":"C:\\Users\\Angel\\Desktop\\hil\\pfc3ph\\stf7\\matlab\\dsogi_3phpll\\ARMCortex-M\\_ref\\dsogi_3phpll","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: dsogi_3phpll.c\r\n *\r\n * Code generated for Simulink model 'dsogi_3phpll'.\r\n *\r\n * Model version                  : 1.195\r\n * Simulink Coder version         : 24.2 (R2024b) 21-Jun-2024\r\n * C/C++ source code generated on : Sun May 11 13:26:55 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objective: Execution efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"dsogi_3phpll.h\"\r\n#include \"dsogi_3phpll_private.h\"\r\n#include <stdbool.h>\r\n\r\n/* Block states (default storage) */\r\nDW_dsogi_3phpll_f_T dsogi_3phpll_DW;\r\n\r\n/*\r\n * Output and update for atomic system:\r\n *    'alpha_sogi' (':28:2')\r\n *    'alpha_sogi' (':29:2')\r\n */\r\nvoid dsogi_3phpll_alpha_sogi(float rtu_v_ct_alpha, float rtu_v_ct_alpha_k_1,\r\n  float rtu_v_ct_alpha_k_2, float rtu_vd_sogi_alpha_k_1, float\r\n  rtu_vd_sogi_alpha_k_2, float rtu_vq_sogi_alpha_k_1, float\r\n  rtu_vq_sogi_alpha_k_2, float rtu_wolp, float *rty_vd_sogi_alpha, float\r\n  *rty_vq_sogi_alpha)\r\n{\r\n  float tmp;\r\n  float tmp_0;\r\n  tmp = 6.25E-5F * rtu_wolp * rtu_wolp;\r\n  *rty_vd_sogi_alpha = ((0.5F * rtu_wolp * (rtu_v_ct_alpha - rtu_v_ct_alpha_k_2)\r\n    - (0.000125F * rtu_wolp * rtu_wolp - 32000.0F) * rtu_vd_sogi_alpha_k_1) -\r\n                        ((16000.0F - 0.5F * rtu_wolp) + tmp) *\r\n                        rtu_vd_sogi_alpha_k_2) / ((0.5F * rtu_wolp + 16000.0F) +\r\n    tmp);\r\n  tmp = 0.5F * rtu_wolp * rtu_wolp;\r\n  tmp_0 = rtu_wolp * rtu_wolp;\r\n  *rty_vq_sogi_alpha = (((tmp * 2.0F * rtu_v_ct_alpha_k_1 + (rtu_v_ct_alpha_k_2\r\n    + rtu_v_ct_alpha) * tmp) - ((2.56E+8F - 8000.0F * rtu_wolp) + tmp_0) *\r\n    rtu_vq_sogi_alpha_k_2) - (2.0F * rtu_wolp * rtu_wolp - 5.12E+8F) *\r\n                        rtu_vq_sogi_alpha_k_1) / ((8000.0F * rtu_wolp + 2.56E+8F)\r\n    + tmp_0);\r\n}\r\n\r\n/* System initialize for referenced model: 'dsogi_3phpll' */\r\nvoid dsogi_3phpll_Init(void)\r\n{\r\n  /* SystemInitialize for RootInportFunctionCallGenerator generated from: 'trigger_pll_fcn' (':839') incorporates:\r\n   *  SubSystem: 'pll' (':212')\r\n   */\r\n  /* InitializeConditions for DiscreteIntegrator: 'Integrator1' (':1073') incorporates:\r\n   *  Constant: 'Constant2' (':1071')\r\n   */\r\n  dsogi_3phpll_DW.Integrator1_DSTATE = 314.159271F;\r\n\r\n  /* InitializeConditions for Memory: 'Memory2' (':108') */\r\n  dsogi_3phpll_DW.Memory2_PreviousInput_l = 0.99F;\r\n\r\n  /* End of SystemInitialize for RootInportFunctionCallGenerator generated from: 'trigger_pll_fcn' (':839') */\r\n}\r\n\r\n/* Output and update for referenced model: 'dsogi_3phpll' */\r\nvoid dsogi_3phpll_trigger_pll_fcn(const float *rtu_va, const float *rtu_vb,\r\n  const float *rtu_vc, float *rty_angle, float *rty_pll_lock, float *rty_sine,\r\n  float *rty_cos, float *rty_va_flt, float *rty_vb_flt, float *rty_vc_flt)\r\n{\r\n  float rtb_Add1_idx_0;\r\n  float rtb_Add1_idx_1;\r\n  float rtb_Add1_idx_2;\r\n  float rtb_Gain_idx_1;\r\n  float rtb_Gain_idx_2;\r\n  float rtb_Memory1;\r\n  float rtb_Memory3;\r\n  float rtb_Memory4;\r\n  float rtb_Memory5;\r\n  float rtb_Sum;\r\n  float rtb_Switch1_idx_0;\r\n  float rtb_cnt_k;\r\n  float rtb_valpha;\r\n  float rtb_vd_park;\r\n  float rtb_vd_sogi_alpha;\r\n  float rtb_vd_sogi_alpha_a;\r\n  float rtb_vp_alpha;\r\n  float rtb_vq_park;\r\n  float rtb_vq_sogi_alpha;\r\n  float rtb_vq_sogi_alpha_f;\r\n  float y;\r\n  bool rtb_y;\r\n\r\n  /* RootInportFunctionCallGenerator generated from: 'trigger_pll_fcn' (':839') incorporates:\r\n   *  SubSystem: 'pll' (':212')\r\n   */\r\n  /* Sum: 'Add1' (':862:360') incorporates:\r\n   *  Product: 'Product' (':862:364')\r\n   *  Product: 'Product1' (':862:365')\r\n   *  UnitDelay: 'Unit Delay' (':862:366')\r\n   */\r\n  rtb_Add1_idx_0 = *rtu_va * 0.1F + dsogi_3phpll_DW.UnitDelay_DSTATE[0] * 0.9F;\r\n  rtb_Add1_idx_1 = *rtu_vb * 0.1F + 0.9F * dsogi_3phpll_DW.UnitDelay_DSTATE[1];\r\n  rtb_Add1_idx_2 = *rtu_vc * 0.1F + 0.9F * dsogi_3phpll_DW.UnitDelay_DSTATE[2];\r\n\r\n  /* Gain: 'Gain' (':137') */\r\n  rtb_Gain_idx_1 = 0.0032141218F * rtb_Add1_idx_1;\r\n  rtb_Gain_idx_2 = 0.0032141218F * rtb_Add1_idx_2;\r\n\r\n  /* MATLAB Function: 'clark_trafo' (':9') incorporates:\r\n   *  Gain: 'Gain' (':137')\r\n   */\r\n  rtb_valpha = ((0.0032141218F * rtb_Add1_idx_0 - 0.5F * rtb_Gain_idx_1) - 0.5F *\r\n                rtb_Gain_idx_2) * 0.666666687F;\r\n  rtb_Gain_idx_1 = (rtb_Gain_idx_1 - rtb_Gain_idx_2) * 0.577350259F;\r\n\r\n  /* Memory: 'Memory10' (':17') */\r\n  rtb_Gain_idx_2 = dsogi_3phpll_DW.Memory10_PreviousInput;\r\n\r\n  /* Memory: 'Memory5' (':23') */\r\n  rtb_Memory5 = dsogi_3phpll_DW.Memory5_PreviousInput;\r\n\r\n  /* MATLAB Function: 'alpha_sogi' (':28:2') incorporates:\r\n   *  DiscreteIntegrator: 'Integrator1' (':1073')\r\n   *  Memory: 'Memory10' (':17')\r\n   *  Memory: 'Memory11' (':18')\r\n   *  Memory: 'Memory12' (':19')\r\n   *  Memory: 'Memory5' (':23')\r\n   *  Memory: 'Memory7' (':25')\r\n   *  Memory: 'Memory9' (':27')\r\n   */\r\n  dsogi_3phpll_alpha_sogi(rtb_Gain_idx_1, dsogi_3phpll_DW.Memory10_PreviousInput,\r\n    dsogi_3phpll_DW.Memory11_PreviousInput,\r\n    dsogi_3phpll_DW.Memory5_PreviousInput, dsogi_3phpll_DW.Memory7_PreviousInput,\r\n    dsogi_3phpll_DW.Memory9_PreviousInput,\r\n    dsogi_3phpll_DW.Memory12_PreviousInput, dsogi_3phpll_DW.Integrator1_DSTATE,\r\n    &rtb_vd_sogi_alpha_a, &rtb_vq_sogi_alpha_f);\r\n\r\n  /* Memory: 'Memory1' (':16') */\r\n  rtb_Memory1 = dsogi_3phpll_DW.Memory1_PreviousInput;\r\n\r\n  /* Memory: 'Memory3' (':21') */\r\n  rtb_Memory3 = dsogi_3phpll_DW.Memory3_PreviousInput;\r\n\r\n  /* Memory: 'Memory4' (':22') */\r\n  rtb_Memory4 = dsogi_3phpll_DW.Memory4_PreviousInput;\r\n\r\n  /* MATLAB Function: 'alpha_sogi' (':29:2') incorporates:\r\n   *  DiscreteIntegrator: 'Integrator1' (':1073')\r\n   *  Memory: 'Memory1' (':16')\r\n   *  Memory: 'Memory2' (':20')\r\n   *  Memory: 'Memory3' (':21')\r\n   *  Memory: 'Memory4' (':22')\r\n   *  Memory: 'Memory6' (':24')\r\n   *  Memory: 'Memory8' (':26')\r\n   */\r\n  dsogi_3phpll_alpha_sogi(rtb_valpha, dsogi_3phpll_DW.Memory4_PreviousInput,\r\n    dsogi_3phpll_DW.Memory6_PreviousInput, dsogi_3phpll_DW.Memory1_PreviousInput,\r\n    dsogi_3phpll_DW.Memory2_PreviousInput, dsogi_3phpll_DW.Memory3_PreviousInput,\r\n    dsogi_3phpll_DW.Memory8_PreviousInput, dsogi_3phpll_DW.Integrator1_DSTATE,\r\n    &rtb_vd_sogi_alpha, &rtb_vq_sogi_alpha);\r\n\r\n  /* Gain: 'Gain' (':875') incorporates:\r\n   *  Sum: 'Add' (':874')\r\n   */\r\n  rtb_vp_alpha = (rtb_vd_sogi_alpha - rtb_vq_sogi_alpha_f) * 0.5F;\r\n\r\n  /* Gain: 'Gain1' (':878') incorporates:\r\n   *  Sum: 'Add1' (':877')\r\n   */\r\n  rtb_Switch1_idx_0 = (rtb_vq_sogi_alpha + rtb_vd_sogi_alpha_a) * 0.5F;\r\n\r\n  /* MATLAB Function: 'park_tf' (':114') incorporates:\r\n   *  Delay: 'Delay' (':103')\r\n   *  Delay: 'Delay1' (':104')\r\n   */\r\n  rtb_vq_park = dsogi_3phpll_DW.Delay1_DSTATE * rtb_Switch1_idx_0 +\r\n    dsogi_3phpll_DW.Delay_DSTATE * rtb_vp_alpha;\r\n  rtb_vd_park = dsogi_3phpll_DW.Delay1_DSTATE * rtb_vp_alpha -\r\n    dsogi_3phpll_DW.Delay_DSTATE * rtb_Switch1_idx_0;\r\n\r\n  /* MATLAB Function: 'pi_ctrl' (':115') incorporates:\r\n   *  Memory: 'Memory1' (':107')\r\n   *  Memory: 'vq_park_k_1' (':106')\r\n   */\r\n  rtb_vp_alpha = (rtb_vq_park * 114.239738F +\r\n                  dsogi_3phpll_DW.vq_park_k_1_PreviousInput * -114.232101F) +\r\n    dsogi_3phpll_DW.Memory1_PreviousInput_h;\r\n  if (rtb_vp_alpha * 40.0F > 1790.70789F) {\r\n    rtb_vp_alpha = 534.07074F;\r\n  }\r\n\r\n  if (rtb_vp_alpha * 40.0F < -1790.70789F) {\r\n    rtb_vp_alpha = -534.07074F;\r\n  }\r\n\r\n  /* End of MATLAB Function: 'pi_ctrl' (':115') */\r\n\r\n  /* Gain: 'Gain' (':105') */\r\n  dsogi_3phpll_DW.w_fdbk = 40.0F * rtb_vp_alpha;\r\n\r\n  /* MATLAB Function: 'dco' (':113') incorporates:\r\n   *  Memory: 'Memory2' (':108')\r\n   *  Memory: 'Memory3' (':109')\r\n   *  Memory: 'Memory4' (':110')\r\n   */\r\n  rtb_Switch1_idx_0 = dsogi_3phpll_DW.Memory2_PreviousInput_l *\r\n    dsogi_3phpll_DW.w_fdbk * 0.000125F + dsogi_3phpll_DW.Memory3_PreviousInput_m;\r\n  if (rtb_Switch1_idx_0 < -1.0F) {\r\n    rtb_Sum = -1.0F;\r\n  } else {\r\n    rtb_Sum = rtb_Switch1_idx_0;\r\n  }\r\n\r\n  rtb_Switch1_idx_0 = dsogi_3phpll_DW.Memory2_PreviousInput_l -\r\n    dsogi_3phpll_DW.Memory3_PreviousInput_m * dsogi_3phpll_DW.w_fdbk * 0.000125F;\r\n  if (rtb_Switch1_idx_0 < -1.0F) {\r\n    rtb_Switch1_idx_0 = -1.0F;\r\n  }\r\n\r\n  if (rtb_Sum > 1.0F) {\r\n    rtb_Sum = 1.0F;\r\n  }\r\n\r\n  if (rtb_Switch1_idx_0 > 1.0F) {\r\n    *rty_cos = 1.0F;\r\n  } else {\r\n    *rty_cos = rtb_Switch1_idx_0;\r\n  }\r\n\r\n  rtb_Switch1_idx_0 = dsogi_3phpll_DW.w_fdbk * 0.000125F +\r\n    dsogi_3phpll_DW.Memory4_PreviousInput_b;\r\n  if ((rtb_Sum >= 0.0F) && (dsogi_3phpll_DW.Memory3_PreviousInput_m <= 0.0F)) {\r\n    rtb_Switch1_idx_0 = 0.0F;\r\n  }\r\n\r\n  *rty_sine = rtb_Sum;\r\n\r\n  /* End of MATLAB Function: 'dco' (':113') */\r\n\r\n  /* Saturate: 'Saturation' (':1075') */\r\n  if (rtb_Switch1_idx_0 > 6.28318548F) {\r\n    *rty_angle = 6.28318548F;\r\n  } else if (rtb_Switch1_idx_0 < 0.0F) {\r\n    *rty_angle = 0.0F;\r\n  } else {\r\n    *rty_angle = rtb_Switch1_idx_0;\r\n  }\r\n\r\n  /* End of Saturate: 'Saturation' (':1075') */\r\n\r\n  /* Sum: 'Sum' (':1064') incorporates:\r\n   *  DiscreteIntegrator: 'Integrator' (':1072')\r\n   *  DiscreteIntegrator: 'Integrator1' (':1073')\r\n   *  Gain: 'Gain1' (':1051')\r\n   */\r\n  rtb_Sum = (dsogi_3phpll_DW.w_fdbk - dsogi_3phpll_DW.Integrator1_DSTATE) -\r\n    0.02F * dsogi_3phpll_DW.Integrator_DSTATE;\r\n\r\n  /* MATLAB Function: 'MATLAB Function' (':1046') incorporates:\r\n   *  DiscreteIntegrator: 'Integrator1' (':1073')\r\n   */\r\n  if (dsogi_3phpll_DW.Integrator1_DSTATE >= 0.0001F) {\r\n    y = dsogi_3phpll_DW.Integrator1_DSTATE;\r\n  } else {\r\n    y = 0.0001F;\r\n  }\r\n\r\n  /* MATLAB Function: 'MATLAB Function' (':853') incorporates:\r\n   *  Constant: 'Constant2' (':190')\r\n   *  Constant: 'Constant3' (':192')\r\n   *  Logic: 'AND' (':177')\r\n   *  Memory: 'cnt' (':854')\r\n   *  RelationalOperator: 'Equal2' (':189')\r\n   *  RelationalOperator: 'Equal3' (':191')\r\n   */\r\n  rtb_cnt_k = dsogi_3phpll_DW.cnt_PreviousInput;\r\n  if ((rtb_vd_park >= 0.75F) && (rtb_vd_park <= 1.2F)) {\r\n    if (dsogi_3phpll_DW.cnt_PreviousInput <= 1000.0F) {\r\n      rtb_cnt_k = dsogi_3phpll_DW.cnt_PreviousInput + 1.0F;\r\n      rtb_y = false;\r\n    } else {\r\n      rtb_y = true;\r\n    }\r\n  } else {\r\n    rtb_y = false;\r\n    rtb_cnt_k = 0.0F;\r\n  }\r\n\r\n  /* End of MATLAB Function: 'MATLAB Function' (':853') */\r\n\r\n  /* DataTypeConversion: 'Data Type Conversion' (':188') */\r\n  *rty_pll_lock = rtb_y;\r\n\r\n  /* SignalConversion generated from: 'va_flt' (':863') */\r\n  *rty_va_flt = rtb_Add1_idx_0;\r\n\r\n  /* SignalConversion generated from: 'vb_flt' (':864') */\r\n  *rty_vb_flt = rtb_Add1_idx_1;\r\n\r\n  /* SignalConversion generated from: 'vc_flt' (':865') */\r\n  *rty_vc_flt = rtb_Add1_idx_2;\r\n\r\n  /* Update for UnitDelay: 'Unit Delay' (':862:366') */\r\n  dsogi_3phpll_DW.UnitDelay_DSTATE[0] = rtb_Add1_idx_0;\r\n  dsogi_3phpll_DW.UnitDelay_DSTATE[1] = rtb_Add1_idx_1;\r\n  dsogi_3phpll_DW.UnitDelay_DSTATE[2] = rtb_Add1_idx_2;\r\n\r\n  /* Update for Memory: 'Memory10' (':17') */\r\n  dsogi_3phpll_DW.Memory10_PreviousInput = rtb_Gain_idx_1;\r\n\r\n  /* Update for Memory: 'Memory11' (':18') */\r\n  dsogi_3phpll_DW.Memory11_PreviousInput = rtb_Gain_idx_2;\r\n\r\n  /* Update for Memory: 'Memory12' (':19') incorporates:\r\n   *  Memory: 'Memory9' (':27')\r\n   */\r\n  dsogi_3phpll_DW.Memory12_PreviousInput = dsogi_3phpll_DW.Memory9_PreviousInput;\r\n\r\n  /* Update for Memory: 'Memory5' (':23') */\r\n  dsogi_3phpll_DW.Memory5_PreviousInput = rtb_vd_sogi_alpha_a;\r\n\r\n  /* Update for Memory: 'Memory7' (':25') */\r\n  dsogi_3phpll_DW.Memory7_PreviousInput = rtb_Memory5;\r\n\r\n  /* Update for Memory: 'Memory9' (':27') */\r\n  dsogi_3phpll_DW.Memory9_PreviousInput = rtb_vq_sogi_alpha_f;\r\n\r\n  /* Update for DiscreteIntegrator: 'Integrator1' (':1073') incorporates:\r\n   *  DiscreteIntegrator: 'Integrator' (':1072')\r\n   */\r\n  dsogi_3phpll_DW.Integrator1_DSTATE += 0.000125F *\r\n    dsogi_3phpll_DW.Integrator_DSTATE;\r\n\r\n  /* Update for Memory: 'Memory1' (':16') */\r\n  dsogi_3phpll_DW.Memory1_PreviousInput = rtb_vd_sogi_alpha;\r\n\r\n  /* Update for Memory: 'Memory2' (':20') */\r\n  dsogi_3phpll_DW.Memory2_PreviousInput = rtb_Memory1;\r\n\r\n  /* Update for Memory: 'Memory3' (':21') */\r\n  dsogi_3phpll_DW.Memory3_PreviousInput = rtb_vq_sogi_alpha;\r\n\r\n  /* Update for Memory: 'Memory4' (':22') */\r\n  dsogi_3phpll_DW.Memory4_PreviousInput = rtb_valpha;\r\n\r\n  /* Update for Memory: 'Memory6' (':24') */\r\n  dsogi_3phpll_DW.Memory6_PreviousInput = rtb_Memory4;\r\n\r\n  /* Update for Memory: 'Memory8' (':26') */\r\n  dsogi_3phpll_DW.Memory8_PreviousInput = rtb_Memory3;\r\n\r\n  /* Update for Delay: 'Delay1' (':104') */\r\n  dsogi_3phpll_DW.Delay1_DSTATE = *rty_sine;\r\n\r\n  /* Update for Delay: 'Delay' (':103') */\r\n  dsogi_3phpll_DW.Delay_DSTATE = *rty_cos;\r\n\r\n  /* Update for Memory: 'vq_park_k_1' (':106') */\r\n  dsogi_3phpll_DW.vq_park_k_1_PreviousInput = rtb_vq_park;\r\n\r\n  /* Update for Memory: 'Memory1' (':107') */\r\n  dsogi_3phpll_DW.Memory1_PreviousInput_h = rtb_vp_alpha;\r\n\r\n  /* Update for Memory: 'Memory2' (':108') */\r\n  dsogi_3phpll_DW.Memory2_PreviousInput_l = *rty_cos;\r\n\r\n  /* Update for Memory: 'Memory3' (':109') */\r\n  dsogi_3phpll_DW.Memory3_PreviousInput_m = *rty_sine;\r\n\r\n  /* Update for Memory: 'Memory4' (':110') */\r\n  dsogi_3phpll_DW.Memory4_PreviousInput_b = rtb_Switch1_idx_0;\r\n\r\n  /* Update for DiscreteIntegrator: 'Integrator' (':1072') incorporates:\r\n   *  MATLAB Function: 'MATLAB Function' (':1046')\r\n   *  Product: 'Product' (':1063')\r\n   */\r\n  dsogi_3phpll_DW.Integrator_DSTATE += 1.0F / y * rtb_Sum * 0.000125F;\r\n\r\n  /* Update for Memory: 'cnt' (':854') */\r\n  dsogi_3phpll_DW.cnt_PreviousInput = rtb_cnt_k;\r\n\r\n  /* End of Outputs for RootInportFunctionCallGenerator generated from: 'trigger_pll_fcn' (':839') */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"dsogi_3phpll.h","type":"header","group":"model","path":"C:\\Users\\Angel\\Desktop\\hil\\pfc3ph\\stf7\\matlab\\dsogi_3phpll\\ARMCortex-M\\_ref\\dsogi_3phpll","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: dsogi_3phpll.h\r\n *\r\n * Code generated for Simulink model 'dsogi_3phpll'.\r\n *\r\n * Model version                  : 1.195\r\n * Simulink Coder version         : 24.2 (R2024b) 21-Jun-2024\r\n * C/C++ source code generated on : Sun May 11 13:26:55 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objective: Execution efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef dsogi_3phpll_h_\r\n#define dsogi_3phpll_h_\r\n#ifndef dsogi_3phpll_COMMON_INCLUDES_\r\n#define dsogi_3phpll_COMMON_INCLUDES_\r\n#include <stdbool.h>\r\n#include <stdint.h>\r\n#endif                                 /* dsogi_3phpll_COMMON_INCLUDES_ */\r\n\r\n#include \"dsogi_3phpll_types.h\"\r\n\r\nextern void dsogi_3phpll_Init(void);\r\nextern void dsogi_3phpll_trigger_pll_fcn(const float *rtu_va, const float\r\n  *rtu_vb, const float *rtu_vc, float *rty_angle, float *rty_pll_lock, float\r\n  *rty_sine, float *rty_cos, float *rty_va_flt, float *rty_vb_flt, float\r\n  *rty_vc_flt);\r\n\r\n/*-\r\n * These blocks were eliminated from the model due to optimizations:\r\n *\r\n * Block synthesized block : Unused code path elimination\r\n * Block 'One' (':862:479') : Unused code path elimination\r\n * Block synthesized block : Unused code path elimination\r\n * Block 'UseInputPort' (':862:484') : Unused code path elimination\r\n * Block 'a' (':862:844') : Unused code path elimination\r\n */\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is 'block_name' ('SID'), where block_name is the name of the block\r\n * and SID is the Simulink identifier of the block without the model name.\r\n *\r\n * Use the MATLAB hilite_system command to trace the generated code back\r\n * to the model.  For example,\r\n *\r\n * hilite_system(':3')    - opens block with Simulink identifier 'model:3'\r\n */\r\n\r\n/*-\r\n * Requirements for model: dsogi_3phpll\r\n\r\n\r\n */\r\n#endif                                 /* dsogi_3phpll_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"dsogi_3phpll_private.h","type":"header","group":"model","path":"C:\\Users\\Angel\\Desktop\\hil\\pfc3ph\\stf7\\matlab\\dsogi_3phpll\\ARMCortex-M\\_ref\\dsogi_3phpll","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: dsogi_3phpll_private.h\r\n *\r\n * Code generated for Simulink model 'dsogi_3phpll'.\r\n *\r\n * Model version                  : 1.195\r\n * Simulink Coder version         : 24.2 (R2024b) 21-Jun-2024\r\n * C/C++ source code generated on : Sun May 11 13:26:55 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objective: Execution efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef dsogi_3phpll_private_h_\r\n#define dsogi_3phpll_private_h_\r\n#include <stdbool.h>\r\n#include <stdint.h>\r\n#include \"dsogi_3phpll_types.h\"\r\n\r\n/* Block signals and states (default storage) for model 'dsogi_3phpll' */\r\ntypedef struct {\r\n  float UnitDelay_DSTATE[3];           /* 'Unit Delay' (':862:366') */\r\n  float w_fdbk;                        /* 'Gain' (':105') */\r\n  float Integrator1_DSTATE;            /* 'Integrator1' (':1073') */\r\n  float Delay1_DSTATE;                 /* 'Delay1' (':104') */\r\n  float Delay_DSTATE;                  /* 'Delay' (':103') */\r\n  float Integrator_DSTATE;             /* 'Integrator' (':1072') */\r\n  float Memory10_PreviousInput;        /* 'Memory10' (':17') */\r\n  float Memory11_PreviousInput;        /* 'Memory11' (':18') */\r\n  float Memory12_PreviousInput;        /* 'Memory12' (':19') */\r\n  float Memory5_PreviousInput;         /* 'Memory5' (':23') */\r\n  float Memory7_PreviousInput;         /* 'Memory7' (':25') */\r\n  float Memory9_PreviousInput;         /* 'Memory9' (':27') */\r\n  float Memory1_PreviousInput;         /* 'Memory1' (':16') */\r\n  float Memory2_PreviousInput;         /* 'Memory2' (':20') */\r\n  float Memory3_PreviousInput;         /* 'Memory3' (':21') */\r\n  float Memory4_PreviousInput;         /* 'Memory4' (':22') */\r\n  float Memory6_PreviousInput;         /* 'Memory6' (':24') */\r\n  float Memory8_PreviousInput;         /* 'Memory8' (':26') */\r\n  float vq_park_k_1_PreviousInput;     /* 'vq_park_k_1' (':106') */\r\n  float Memory1_PreviousInput_h;       /* 'Memory1' (':107') */\r\n  float Memory2_PreviousInput_l;       /* 'Memory2' (':108') */\r\n  float Memory3_PreviousInput_m;       /* 'Memory3' (':109') */\r\n  float Memory4_PreviousInput_b;       /* 'Memory4' (':110') */\r\n  float cnt_PreviousInput;             /* 'cnt' (':854') */\r\n} DW_dsogi_3phpll_f_T;\r\n\r\nextern void dsogi_3phpll_alpha_sogi(float rtu_v_ct_alpha, float\r\n  rtu_v_ct_alpha_k_1, float rtu_v_ct_alpha_k_2, float rtu_vd_sogi_alpha_k_1,\r\n  float rtu_vd_sogi_alpha_k_2, float rtu_vq_sogi_alpha_k_1, float\r\n  rtu_vq_sogi_alpha_k_2, float rtu_wolp, float *rty_vd_sogi_alpha, float\r\n  *rty_vq_sogi_alpha);\r\n\r\n/* Block states (default storage) */\r\nextern DW_dsogi_3phpll_f_T dsogi_3phpll_DW;\r\n\r\n#endif                                 /* dsogi_3phpll_private_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"dsogi_3phpll_types.h","type":"header","group":"model","path":"C:\\Users\\Angel\\Desktop\\hil\\pfc3ph\\stf7\\matlab\\dsogi_3phpll\\ARMCortex-M\\_ref\\dsogi_3phpll","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: dsogi_3phpll_types.h\r\n *\r\n * Code generated for Simulink model 'dsogi_3phpll'.\r\n *\r\n * Model version                  : 1.195\r\n * Simulink Coder version         : 24.2 (R2024b) 21-Jun-2024\r\n * C/C++ source code generated on : Sun May 11 13:26:55 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objective: Execution efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef dsogi_3phpll_types_h_\r\n#define dsogi_3phpll_types_h_\r\n#endif                                 /* dsogi_3phpll_types_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"}],"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true,"showProtectedV2Report":true}};