

================================================================
== Vitis HLS Report for 'Invert'
================================================================
* Date:           Sun Nov  5 13:33:51 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Image_Stream_Test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |        ?|        ?|        29|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   4372|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   84|    4608|   5974|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    360|    -|
|Register         |        -|    -|    1881|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   84|    6489|  10962|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   23|       4|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|   36|   40|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U2  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U3  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U4  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U7   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U8   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U9   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U10  |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U11  |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U12  |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U5  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U6  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |sitodp_32ns_64_4_no_dsp_1_U13      |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U14      |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U15      |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U16      |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U17      |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U18      |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  84| 4608| 5974|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Count_1_fu_599_p2                 |         +|   0|  0|   39|          32|           1|
    |Count_2_fu_568_p2                 |         +|   0|  0|   39|          32|           1|
    |Write_Count_1_fu_633_p2           |         +|   0|  0|   39|          32|           1|
    |Write_Count_2_fu_622_p2           |         +|   0|  0|   39|          32|           1|
    |add_ln510_1_fu_1034_p2            |         +|   0|  0|   19|          12|          11|
    |add_ln510_2_fu_745_p2             |         +|   0|  0|   19|          12|          11|
    |add_ln510_3_fu_889_p2             |         +|   0|  0|   19|          12|          11|
    |add_ln510_fu_1179_p2              |         +|   0|  0|   19|          12|          11|
    |result_V_10_fu_971_p2             |         -|   0|  0|   15|           1|           8|
    |result_V_2_fu_1261_p2             |         -|   0|  0|   15|           1|           8|
    |result_V_5_fu_1116_p2             |         -|   0|  0|   15|           1|           8|
    |result_V_9_fu_827_p2              |         -|   0|  0|   15|           1|           8|
    |sub_ln1311_1_fu_1048_p2           |         -|   0|  0|   18|          10|          11|
    |sub_ln1311_2_fu_759_p2            |         -|   0|  0|   18|          10|          11|
    |sub_ln1311_3_fu_903_p2            |         -|   0|  0|   18|          10|          11|
    |sub_ln1311_fu_1193_p2             |         -|   0|  0|   18|          10|          11|
    |ap_block_state29_io               |       and|   0|  0|    2|           1|           1|
    |ap_block_state30_io               |       and|   0|  0|    2|           1|           1|
    |ap_block_state33_io               |       and|   0|  0|    2|           1|           1|
    |ap_condition_560                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_76                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_811                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op452_write_state29  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op466_write_state30  |       and|   0|  0|    2|           1|           1|
    |grp_fu_358_p2                     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln46_fu_493_p2               |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln56_fu_499_p2               |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln66_fu_505_p2               |      icmp|   0|  0|   20|          32|           2|
    |icmp_ln85_fu_610_p2               |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln89_fu_616_p2               |      icmp|   0|  0|   20|          32|           2|
    |r_V_2_fu_1074_p2                  |      lshr|   0|  0|  460|         137|         137|
    |r_V_4_fu_785_p2                   |      lshr|   0|  0|  460|         137|         137|
    |r_V_6_fu_929_p2                   |      lshr|   0|  0|  460|         137|         137|
    |r_V_fu_1219_p2                    |      lshr|   0|  0|  460|         137|         137|
    |Current_Write_4_fu_1335_p2        |        or|   0|  0|   32|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state33                  |        or|   0|  0|    2|           1|           1|
    |or_ln86_fu_1362_p2                |        or|   0|  0|   16|          16|          16|
    |or_ln90_fu_1292_p2                |        or|   0|  0|   24|          24|          24|
    |result_V_12_fu_1267_p3            |    select|   0|  0|    8|           1|           8|
    |result_V_13_fu_1122_p3            |    select|   0|  0|    8|           1|           8|
    |result_V_14_fu_833_p3             |    select|   0|  0|    8|           1|           8|
    |result_V_fu_977_p3                |    select|   0|  0|    8|           1|           8|
    |ush_1_fu_1058_p3                  |    select|   0|  0|   12|           1|          12|
    |ush_2_fu_769_p3                   |    select|   0|  0|   12|           1|          12|
    |ush_3_fu_913_p3                   |    select|   0|  0|   12|           1|          12|
    |ush_fu_1203_p3                    |    select|   0|  0|   12|           1|          12|
    |val_1_fu_1108_p3                  |    select|   0|  0|    8|           1|           8|
    |val_2_fu_819_p3                   |    select|   0|  0|    8|           1|           8|
    |val_3_fu_963_p3                   |    select|   0|  0|    8|           1|           8|
    |val_fu_1253_p3                    |    select|   0|  0|    8|           1|           8|
    |r_V_1_fu_1225_p2                  |       shl|   0|  0|  460|         137|         137|
    |r_V_3_fu_1080_p2                  |       shl|   0|  0|  460|         137|         137|
    |r_V_5_fu_791_p2                   |       shl|   0|  0|  460|         137|         137|
    |r_V_7_fu_935_p2                   |       shl|   0|  0|  460|         137|         137|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 4372|        1604|        1425|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |B_fu_154                               |  26|          5|    8|         40|
    |Count_fu_158                           |  14|          3|   32|         96|
    |Current_Write_fu_170                   |  26|          5|   32|        160|
    |Data_In_TDATA_blk_n                    |   9|          2|    1|          2|
    |Data_Out_TDATA_blk_n                   |   9|          2|    1|          2|
    |Data_Out_TDATA_int_regslice            |  14|          3|   32|         96|
    |G_fu_150                               |  26|          5|    8|         40|
    |Inversed_Value_Old_fu_182              |   9|          2|    8|         16|
    |Inversed_Value_fu_178                  |  20|          4|    8|         32|
    |Old_G_fu_166                           |   9|          2|    8|         16|
    |Old_R_fu_162                           |  14|          3|    8|         24|
    |R_fu_146                               |  20|          4|    8|         32|
    |Write_Count_fu_174                     |  14|          3|   32|         96|
    |ap_NS_fsm                              |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter28               |   9|          2|    1|          2|
    |ap_sig_allocacmp_B_load_2              |   9|          2|    8|         16|
    |ap_sig_allocacmp_Current_Write_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_G_load_2              |   9|          2|    8|         16|
    |ap_sig_allocacmp_R_load_2              |   9|          2|    8|         16|
    |ap_sig_allocacmp_tmpout_data_V         |  14|          3|   32|         96|
    |grp_fu_291_p0                          |  20|          4|   32|        128|
    |grp_fu_294_p0                          |  20|          4|   32|        128|
    |grp_fu_297_p0                          |  20|          4|   32|        128|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 360|         74|  372|       1252|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |B_fu_154                   |   8|   0|    8|          0|
    |B_load_2_reg_1521          |   8|   0|    8|          0|
    |Count_fu_158               |  32|   0|   32|          0|
    |Current_Write_fu_170       |  32|   0|   32|          0|
    |G_fu_150                   |   8|   0|    8|          0|
    |G_load_2_reg_1516          |   8|   0|    8|          0|
    |Inversed_Value_Old_fu_182  |   8|   0|    8|          0|
    |Inversed_Value_fu_178      |   8|   0|    8|          0|
    |Old_G_fu_166               |   8|   0|    8|          0|
    |Old_R_fu_162               |   8|   0|    8|          0|
    |R_fu_146                   |   8|   0|    8|          0|
    |R_load_2_reg_1511          |   8|   0|    8|          0|
    |Write_Count_fu_174         |  32|   0|   32|          0|
    |add6_reg_1628              |  64|   0|   64|          0|
    |add7_reg_1633              |  64|   0|   64|          0|
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |conv10_reg_1603            |  64|   0|   64|          0|
    |conv11_reg_1608            |  64|   0|   64|          0|
    |conv9_reg_1598             |  64|   0|   64|          0|
    |dc_3_reg_1638              |  64|   0|   64|          0|
    |icmp_ln46_reg_1499         |   1|   0|    1|          0|
    |icmp_ln56_reg_1503         |   1|   0|    1|          0|
    |icmp_ln66_reg_1507         |   1|   0|    1|          0|
    |icmp_ln81_reg_1526         |   1|   0|    1|          0|
    |icmp_ln85_reg_1530         |   1|   0|    1|          0|
    |icmp_ln89_reg_1534         |   1|   0|    1|          0|
    |icmp_ln99_reg_1648         |   1|   0|    1|          0|
    |mul10_reg_1618             |  64|   0|   64|          0|
    |mul11_reg_1623             |  64|   0|   64|          0|
    |mul9_reg_1613              |  64|   0|   64|          0|
    |reg_386                    |  64|   0|   64|          0|
    |reg_391                    |  64|   0|   64|          0|
    |reg_396                    |  64|   0|   64|          0|
    |reg_401                    |  64|   0|   64|          0|
    |reg_406                    |  64|   0|   64|          0|
    |reg_411                    |  64|   0|   64|          0|
    |reg_416                    |  64|   0|   64|          0|
    |reg_421                    |  64|   0|   64|          0|
    |reg_426                    |  64|   0|   64|          0|
    |icmp_ln46_reg_1499         |  64|  32|    1|          0|
    |icmp_ln56_reg_1503         |  64|  32|    1|          0|
    |icmp_ln66_reg_1507         |  64|  32|    1|          0|
    |icmp_ln81_reg_1526         |  64|  32|    1|          0|
    |icmp_ln85_reg_1530         |  64|  32|    1|          0|
    |icmp_ln89_reg_1534         |  64|  32|    1|          0|
    |mul11_reg_1623             |  64|  32|   64|          0|
    |reg_411                    |  64|  32|   64|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1881| 256| 1503|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|            control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|            control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|            control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|            control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|            control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|            control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|            control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|            control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|            control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|            control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|            control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|             Invert|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|             Invert|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|             Invert|  return value|
|Data_In_TDATA          |   in|   32|        axis|   Data_In_V_data_V|       pointer|
|Data_In_TVALID         |   in|    1|        axis|   Data_In_V_dest_V|       pointer|
|Data_In_TREADY         |  out|    1|        axis|   Data_In_V_dest_V|       pointer|
|Data_In_TDEST          |   in|    6|        axis|   Data_In_V_dest_V|       pointer|
|Data_In_TKEEP          |   in|    4|        axis|   Data_In_V_keep_V|       pointer|
|Data_In_TSTRB          |   in|    4|        axis|   Data_In_V_strb_V|       pointer|
|Data_In_TUSER          |   in|    2|        axis|   Data_In_V_user_V|       pointer|
|Data_In_TLAST          |   in|    1|        axis|   Data_In_V_last_V|       pointer|
|Data_In_TID            |   in|    5|        axis|     Data_In_V_id_V|       pointer|
|Data_Out_TDATA         |  out|   32|        axis|  Data_Out_V_data_V|       pointer|
|Data_Out_TVALID        |  out|    1|        axis|  Data_Out_V_dest_V|       pointer|
|Data_Out_TREADY        |   in|    1|        axis|  Data_Out_V_dest_V|       pointer|
|Data_Out_TDEST         |  out|    6|        axis|  Data_Out_V_dest_V|       pointer|
|Data_Out_TKEEP         |  out|    4|        axis|  Data_Out_V_keep_V|       pointer|
|Data_Out_TSTRB         |  out|    4|        axis|  Data_Out_V_strb_V|       pointer|
|Data_Out_TUSER         |  out|    2|        axis|  Data_Out_V_user_V|       pointer|
|Data_Out_TLAST         |  out|    1|        axis|  Data_Out_V_last_V|       pointer|
|Data_Out_TID           |  out|    5|        axis|    Data_Out_V_id_V|       pointer|
+-----------------------+-----+-----+------------+-------------------+--------------+

