var namespacealpaka_1_1size_1_1traits =
[
    [ "SizeType", "structalpaka_1_1size_1_1traits_1_1SizeType.html", null ],
    [ "SizeType< acc::cuda::detail::AccGpuCuda< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1cuda_1_1detail_1_1AccGpuCuda_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1cuda_1_1detail_1_1AccGpuCuda_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< acc::fibers::detail::AccCpuFibers< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1fibers_1_1detail_1_1AccCpuFibers_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1fibers_1_1detail_1_1AccCpuFibers_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< acc::omp::omp2::blocks::detail::AccCpuOmp2Blocks< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1omp_1_1omp2_1_1blocks_1_1detail_1_1AccCpuOb54b304d11ddedc8e9f907446ce6173a.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1omp_1_1omp2_1_1blocks_1_1detail_1_1AccCpuOb54b304d11ddedc8e9f907446ce6173a" ],
    [ "SizeType< acc::omp::omp2::threads::detail::AccCpuOmp2Threads< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1omp_1_1omp2_1_1threads_1_1detail_1_1AccCpu9bf810fd4178e466a7c8bed3bd01ef70.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1omp_1_1omp2_1_1threads_1_1detail_1_1AccCpu9bf810fd4178e466a7c8bed3bd01ef70" ],
    [ "SizeType< acc::omp::omp4::cpu::detail::AccCpuOmp4< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1omp_1_1omp4_1_1cpu_1_1detail_1_1AccCpuOmp4_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1omp_1_1omp4_1_1cpu_1_1detail_1_1AccCpuOmp4_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< acc::serial::detail::AccCpuSerial< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1serial_1_1detail_1_1AccCpuSerial_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1serial_1_1detail_1_1AccCpuSerial_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< acc::threads::detail::AccCpuThreads< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1threads_1_1detail_1_1AccCpuThreads_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01acc_1_1threads_1_1detail_1_1AccCpuThreads_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< exec::ExecCpuFibers< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuFibers_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuFibers_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< exec::ExecCpuOmp2Blocks< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuOmp2Blocks_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuOmp2Blocks_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< exec::ExecCpuOmp2Threads< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuOmp2Threads_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuOmp2Threads_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< exec::ExecCpuOmp4< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuOmp4_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuOmp4_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< exec::ExecCpuSerial< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuSerial_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuSerial_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< exec::ExecCpuThreads< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuThreads_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecCpuThreads_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< exec::ExecGpuCuda< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecGpuCuda_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01exec_1_1ExecGpuCuda_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< idx::bt::IdxBtCudaBuiltIn< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtCudaBuiltIn_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtCudaBuiltIn_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< idx::bt::IdxBtOmp< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtOmp_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtOmp_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< idx::bt::IdxBtRefFiberIdMap< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtRefFiberIdMap_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtRefFiberIdMap_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< idx::bt::IdxBtRefThreadIdMap< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtRefThreadIdMap_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtRefThreadIdMap_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< idx::bt::IdxBtZero< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtZero_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1bt_1_1IdxBtZero_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< idx::gb::IdxGbCudaBuiltIn< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1gb_1_1IdxGbCudaBuiltIn_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1gb_1_1IdxGbCudaBuiltIn_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< idx::gb::IdxGbRef< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1gb_1_1IdxGbRef_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01idx_1_1gb_1_1IdxGbRef_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< mem::buf::BufCpu< TElem, TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< mem::buf::BufCudaRt< TElem, TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01mem_1_1buf_1_1BufCudaRt_3_01TElem_00_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01mem_1_1buf_1_1BufCudaRt_3_01TElem_00_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< mem::buf::BufPlainPtrWrapper< TDev, TElem, TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01mem_1_1buf_1_1BufPlainPtrWrapper_3_01TDev_00_01TE3d0de8a371d0b63494487a524f9e4fa3.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01mem_1_1buf_1_1BufPlainPtrWrapper_3_01TDev_00_01TE3d0de8a371d0b63494487a524f9e4fa3" ],
    [ "SizeType< mem::view::ViewBasic< TDev, TElem, TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01mem_1_1view_1_1ViewBasic_3_01TDev_00_01TElem_00_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01mem_1_1view_1_1ViewBasic_3_01TDev_00_01TElem_00_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< std::array< TElem, TuiSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01std_1_1array_3_01TElem_00_01TuiSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01std_1_1array_3_01TElem_00_01TuiSize_01_4_01_4" ],
    [ "SizeType< std::vector< TElem, TAllocator > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4" ],
    [ "SizeType< T, typename std::enable_if< std::is_arithmetic< T >::value >::type >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01T_00_01typename_01std_1_1enable__if_3_01std_1_1is282605e87fb2818b53ae3433917de5a1.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01T_00_01typename_01std_1_1enable__if_3_01std_1_1is282605e87fb2818b53ae3433917de5a1" ],
    [ "SizeType< TSize, typename std::enable_if< cuda::traits::IsCudaBuiltInType< TSize >::value >::type >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01TSize_00_01typename_01std_1_1enable__if_3_01cuda_d22e8f64acf6f3e4386570e81462b856.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01TSize_00_01typename_01std_1_1enable__if_3_01cuda_d22e8f64acf6f3e4386570e81462b856" ],
    [ "SizeType< Vec< TDim, TVal > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01Vec_3_01TDim_00_01TVal_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01Vec_3_01TDim_00_01TVal_01_4_01_4" ],
    [ "SizeType< workdiv::WorkDivCudaBuiltIn< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01workdiv_1_1WorkDivCudaBuiltIn_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01workdiv_1_1WorkDivCudaBuiltIn_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "SizeType< workdiv::WorkDivMembers< TDim, TSize > >", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01workdiv_1_1WorkDivMembers_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1size_1_1traits_1_1SizeType_3_01workdiv_1_1WorkDivMembers_3_01TDim_00_01TSize_01_4_01_4" ]
];