git clone --depth 1 --no-tags https://github.com/algyan/IntelFPGA_AzureOTA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293700107
git clone --depth 1 --no-tags https://github.com/eddygta17/avsdpll_3v3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293473527
git clone --depth 1 --no-tags https://github.com/ukashasohail/MIPS_32bit_SCDP_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295826597
git clone --depth 1 --no-tags https://github.com/nandland/bluetooth-rn4871-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301249549
git clone --depth 1 --no-tags https://github.com/mtpsa/P4-NetFPGA-MTPSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294227013
git clone --depth 1 --no-tags https://github.com/Petersoj/EdgeDetectionASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296720541
git clone --depth 1 --no-tags https://github.com/j-christensen/DE10-Lite-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297504750
git clone --depth 1 --no-tags https://github.com/sinofp/napalm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293441883
git clone --depth 1 --no-tags https://github.com/m-shahrestani/Cruise-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299686127
git clone --depth 1 --no-tags https://github.com/schilkp/PmodADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297885341
git clone --depth 1 --no-tags https://github.com/remberto-uaz/Rob7MicrosAgo2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293577086
git clone --depth 1 --no-tags https://github.com/trivik261/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293556365
git clone --depth 1 --no-tags https://github.com/mahdirezaie336/CruiseControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295111850
git clone --depth 1 --no-tags https://github.com/ucb-cs250/fabric_team.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300139162
git clone --depth 1 --no-tags https://github.com/tmahlburg/picoramsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296611298
git clone --depth 1 --no-tags https://github.com/SarahToscano/Verilog-for-fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293979972
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/board_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301218948
git clone --depth 1 --no-tags https://github.com/Adaptable-Switch/AS_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296997608
git clone --depth 1 --no-tags https://github.com/yuchaosu/Integrated-design-of-computer-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293502362
git clone --depth 1 --no-tags https://github.com/amadeus-mips/amadeus-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294719941
git clone --depth 1 --no-tags https://github.com/RW-FPGA-devel-Team/zet_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300428375
git clone --depth 1 --no-tags https://github.com/dh73/OpenCLue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300982420
git clone --depth 1 --no-tags https://github.com/haohaoqian/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299859943
git clone --depth 1 --no-tags https://github.com/nietzhuang/2017-CIC-Contest---LED-Display-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298178980
git clone --depth 1 --no-tags https://github.com/YushengZhao/BUAA_Computer_Organization_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294735878
git clone --depth 1 --no-tags https://github.com/AIChipx/Pixels-Machine-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296100034
git clone --depth 1 --no-tags https://github.com/kuby1412/Open-Source-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296655274
git clone --depth 1 --no-tags https://github.com/bingyizh233/ASAP2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300812013
git clone --depth 1 --no-tags https://github.com/amromanov/open_la.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297640166
git clone --depth 1 --no-tags https://github.com/makerinchina-iot/learning-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298474965
git clone --depth 1 --no-tags https://github.com/pgroupATusc/XOR-hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300706353
git clone --depth 1 --no-tags https://github.com/tirumalnaidu/uvm-i2c-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298325855
git clone --depth 1 --no-tags https://github.com/ht-zhou/IRsend_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297961600
git clone --depth 1 --no-tags https://github.com/dalilavieira/CGRAmapping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294720062
git clone --depth 1 --no-tags https://github.com/mhnam/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300234957
git clone --depth 1 --no-tags https://github.com/Kuurouukuu/cycloneII_lcd_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292506738
git clone --depth 1 --no-tags https://github.com/kunalg123/SystemDesignWorkshopCollaterals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297541925
git clone --depth 1 --no-tags https://github.com/pcornier/pit8254.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300067598
git clone --depth 1 --no-tags https://github.com/Kenji-Ishimaru/msim-sample-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300751032
git clone --depth 1 --no-tags https://github.com/usmanaslam712/Verilog-work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293949257
git clone --depth 1 --no-tags https://github.com/ylyyyyu/CSM152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296701940
git clone --depth 1 --no-tags https://github.com/harshitaanand2020/TCAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294968760
git clone --depth 1 --no-tags https://github.com/MSaaad/vlsi-lab-tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293349436
git clone --depth 1 --no-tags https://github.com/yoshiki9636/subleq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295137273
git clone --depth 1 --no-tags https://github.com/vibhor68/Flip-Flop-using-D_Latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292519899
git clone --depth 1 --no-tags https://github.com/nerm-osama/UART-hardware-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294430673
git clone --depth 1 --no-tags https://github.com/grahamjonesgs/fpga_stepper_car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294472092
git clone --depth 1 --no-tags https://github.com/pradyumnac26/Synchronous-Dual-port-DRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296924941
git clone --depth 1 --no-tags https://github.com/pradyumnac26/Illustration-of-hamming-code-generation-detection-and-error-correction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296884137
git clone --depth 1 --no-tags https://github.com/sahanHe/Custom-processor-for-image-down-sampling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297442872
git clone --depth 1 --no-tags https://github.com/yvkrishna/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296517094
git clone --depth 1 --no-tags https://github.com/chgarrettv/verilog-matrix-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294375372
git clone --depth 1 --no-tags https://github.com/rksingh23/Shift_register_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294301338
git clone --depth 1 --no-tags https://github.com/yuanfeng1987/I2C_E2PROM_MASTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293332508
git clone --depth 1 --no-tags https://github.com/C-Lappin/apb_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292543880
git clone --depth 1 --no-tags https://github.com/MuhammedSamy/Pipelining-5-Stages-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293552340
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Traffic-Light-Controller-on-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296182341
git clone --depth 1 --no-tags https://github.com/bingwaa/simple-2048FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295901264
git clone --depth 1 --no-tags https://github.com/mr-easy1/mMIG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300583200
git clone --depth 1 --no-tags https://github.com/lcharles123/IO2I_I2OI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298571192
git clone --depth 1 --no-tags https://github.com/mahmud624683/Hardware-Trojan-Circuit-Code-Repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299717273
git clone --depth 1 --no-tags https://github.com/LeiWang1999/EGO1_XADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297213857
git clone --depth 1 --no-tags https://github.com/rxlqn/ASI_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292506201
git clone --depth 1 --no-tags https://github.com/yangtau/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293661297
git clone --depth 1 --no-tags https://github.com/Z20x4/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293803821
git clone --depth 1 --no-tags https://github.com/SteveLRojas/Pipelined_8X300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300494112
git clone --depth 1 --no-tags https://github.com/gkalf/RISCV-Theseus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294073771
git clone --depth 1 --no-tags https://github.com/shawshank96/Round-Robin-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294230389
git clone --depth 1 --no-tags https://github.com/rksingh23/Cyclic_Redundancy_Code_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294298509
git clone --depth 1 --no-tags https://github.com/bimamuhammad/ALU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301909891
git clone --depth 1 --no-tags https://github.com/Justherozen/computer_architecture_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297702489
git clone --depth 1 --no-tags https://github.com/TheSuryaTeja/UART-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300452471
git clone --depth 1 --no-tags https://github.com/ashokn414/Radix-5-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299980973
git clone --depth 1 --no-tags https://github.com/guguguxiao/pipeline_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296909370
git clone --depth 1 --no-tags https://github.com/lakshay1704/VLSI-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294677671
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/Paths_Timing_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300694609
git clone --depth 1 --no-tags https://github.com/zarem21/Breakout-Game---System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301881566
git clone --depth 1 --no-tags https://github.com/yaochongguang/riscv_2020year.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293101879
git clone --depth 1 --no-tags https://github.com/CodiWanKenobi/Senior-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301903933
git clone --depth 1 --no-tags https://github.com/canesche/bench_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300595020
git clone --depth 1 --no-tags https://github.com/yucheng527/DL_IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296558319
git clone --depth 1 --no-tags https://github.com/CHESS-mission/OBC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299936323
git clone --depth 1 --no-tags https://github.com/UssashArafat/SCALABLE_UP_DOWN_COUNTER_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293871229
git clone --depth 1 --no-tags https://github.com/huaixil/bsg_offchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296142102
git clone --depth 1 --no-tags https://github.com/BITCPU2020/MultiCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295586239
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/Pipeline-MIPS-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297355735
git clone --depth 1 --no-tags https://github.com/cititude/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299010693
git clone --depth 1 --no-tags https://github.com/Dharmendradp/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293900213
git clone --depth 1 --no-tags https://github.com/GVictorsd/simple-8bitComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301075466
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Pipelined-Multiply-and-Accumulate-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300221697
git clone --depth 1 --no-tags https://github.com/grahamjonesgs/LCD_SPI_controller_16_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300986209
git clone --depth 1 --no-tags https://github.com/JocFrye/HNG_2020FPGA_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298598057
git clone --depth 1 --no-tags https://github.com/harshitaanand2020/TCAM_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295162034
git clone --depth 1 --no-tags https://github.com/hei-jung/digitalClockHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295111715
git clone --depth 1 --no-tags https://github.com/vulkanbets/CORDIC2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298766903
git clone --depth 1 --no-tags https://github.com/mor1ins/fpga-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297760450
git clone --depth 1 --no-tags https://github.com/Nagharjun17/Finite_State_Vending_Machine_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297927546
git clone --depth 1 --no-tags https://github.com/tbh111/Digital-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299599644
git clone --depth 1 --no-tags https://github.com/VsIG-official/Architecture-Of-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301463515
