

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-1180849dc704893da11f74676e8ec3c78cf66e8a_modified_211.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365.0:1365.0:1365.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile        b5e863ff4d89a46c26ec83c455f796cf  /home/lyh/gpgpu/sim_one/gpgpu-sim_distribution/clock
         NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/lyh/gpgpu/sim_one/gpgpu-sim_distribution/clock
self exe links to: /home/lyh/gpgpu/sim_one/gpgpu-sim_distribution/clock
4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=clock.cu
self exe links to: /home/lyh/gpgpu/sim_one/gpgpu-sim_distribution/clock
Running md5sum using "md5sum /home/lyh/gpgpu/sim_one/gpgpu-sim_distribution/clock "
Parsing file _cuobjdump_complete_output_qrPdmV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: clock.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: clock.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: clock.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: clock.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_30
Adding identifier: clock.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: clock.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14timedReductionPKfPfPl : hostFun 0x0x401660, fat_cubin_handle = 1
WARNING: No guarantee that PTX will be parsed for SM version 30
_1.ptx:1 Syntax error:

   
     ^

GPGPU-Sim PTX: allocating shared region for "shared" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14timedReductionPKfPfPl'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
self exe links to: clock
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_o5Ao6V"
Running: cat _ptx_o5Ao6V | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wL0TVX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_30 -v _ptx2_wL0TVX --output-file  /dev/null 2> _ptx_o5Ao6Vinfo"
GPGPU-Sim PTX: Kernel '_Z14timedReductionPKfPfPl' : regs=12, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_o5Ao6V _ptx2_wL0TVX _ptx_o5Ao6Vinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[clock] starting...

MapSMtoCores undefined SM 7.5 is undefined (please update to the latest SDK)!
> Using CUDA device [0]: GPGPU-Sim_vGPGPU-Sim Simulator Version 4.0.0 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd01aa0548..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd01aa0550..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd01aa0558..

GPGPU-Sim PTX: cudaLaunch for 0x0x401660 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: Finding dominators for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: Finding postdominators for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: reconvergence points for _Z14timedReductionPKfPfPl...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:40) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x080 (_1.ptx:56) mov.u32 %r28, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (_1.ptx:76) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:113) @!%p1 bra BB0_9;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_1.ptx:84) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (_1.ptx:103) shr.u32 %r17, %r4, 31;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x150 (_1.ptx:96) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (_1.ptx:103) shr.u32 %r17, %r4, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x188 (_1.ptx:109) @%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:113) @!%p1 bra BB0_9;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x190 (_1.ptx:113) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:126) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (_1.ptx:128) @%p1 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z14timedReductionPKfPfPl
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14timedReductionPKfPfPl'.
GPGPU-Sim PTX: pushing kernel '_Z14timedReductionPKfPfPl' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
<TEST>::Here issue_block2core 01.
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
<TEST>::Here issue_block2core 02 [0] [0].
<TEST>::	(shader_core_ctx)	[init_warps]	shader 0
	stack_size:1
<TEST>::Here issue_block2core DONE.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
paths 1
recvg test:: top:-1 next:8
compacted -1
testAAA 8
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x008 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16
paths 1
recvg test:: top:-1 next:16
compacted -1
testAAA 16
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x010 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24 24
paths 1
recvg test:: top:-1 next:24
compacted -1
testAAA 24
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x018 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32
paths 1
recvg test:: top:-1 next:32
compacted -1
testAAA 32
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x020 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
paths 1
recvg test:: top:-1 next:40
compacted -1
testAAA 40
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x028 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48 48
paths 1
recvg test:: top:-1 next:48
compacted -1
testAAA 48
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x030 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56
paths 1
recvg test:: top:-1 next:56
compacted -1
testAAA 56
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x038 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64 64
paths 1
recvg test:: top:-1 next:64
compacted -1
testAAA 64
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x040 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72 72
paths 1
recvg test:: top:-1 next:72
compacted -1
testAAA 72
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x048 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1   wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 80 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128
paths 2
!!!div it
recvg test:: top:-1 next:80
recvg test:: top:-1 next:128
testAAA 80
compacted 1
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x050 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x050 rp:  128 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 88 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128
paths 1
recvg test:: top:128 next:88
compacted -1
testAAA 88
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x058 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x050 rp:  128 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 96 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128
paths 1
recvg test:: top:128 next:96
compacted -1
testAAA 96
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x060 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x050 rp:  128 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 104 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128
paths 1
recvg test:: top:128 next:104
compacted -1
testAAA 104
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x068 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x050 rp:  128 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 112 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128
paths 1
recvg test:: top:128 next:112
compacted -1
testAAA 112
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x070 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x050 rp:  128 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 120 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128
paths 1
recvg test:: top:128 next:120
compacted -1
testAAA 120
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x078 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x050 rp:  128 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128 128
paths 1
recvg test:: top:128 next:128
!!recvg
!!recvg:  next is recvg
testAAA 128
compacted 1
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x080 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136
paths 1
recvg test:: top:-1 next:136
compacted -1
testAAA 136
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x088 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144 144
paths 1
recvg test:: top:-1 next:144
compacted -1
testAAA 144
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x090 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152 152
paths 1
recvg test:: top:-1 next:152
compacted -1
testAAA 152
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x098 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160 160
paths 1
recvg test:: top:-1 next:160
compacted -1
testAAA 160
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0a0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168 168
paths 1
recvg test:: top:-1 next:168
compacted -1
testAAA 168
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0a8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176 176
paths 1
recvg test:: top:-1 next:176
compacted -1
testAAA 176
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0b0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184
paths 1
recvg test:: top:-1 next:184
compacted -1
testAAA 184
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0b8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192 192
paths 1
recvg test:: top:-1 next:192
compacted -1
testAAA 192
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0c0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200 200
paths 1
recvg test:: top:-1 next:200
compacted -1
testAAA 200
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0c8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208 208
paths 1
recvg test:: top:-1 next:208
compacted -1
testAAA 208
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0d0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216 216
paths 1
recvg test:: top:-1 next:216
compacted -1
testAAA 216
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0d8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224
paths 1
recvg test:: top:-1 next:224
compacted -1
testAAA 224
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0e0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232 232
paths 1
recvg test:: top:-1 next:232
compacted -1
testAAA 232
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0e8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240 240
paths 1
recvg test:: top:-1 next:240
compacted -1
testAAA 240
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0f0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248 248
paths 1
recvg test:: top:-1 next:248
compacted -1
testAAA 248
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x0f8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 1
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 2
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 3
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 4
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 5
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 6
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 7
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 8
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 9
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 10
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 11
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 12
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 13
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 14
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 15
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 16
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 17
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 18
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 19
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 20
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 21
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 22
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 23
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 24
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 25
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 26
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 27
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 28
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 29
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 30
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 31
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256
paths 1
recvg test:: top:-1 next:256
compacted -1
testAAA 256
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x100 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264
paths 1
recvg test:: top:-1 next:264
compacted -1
testAAA 264
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x108 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272
paths 1
recvg test:: top:-1 next:272
compacted -1
testAAA 272
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x110 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280
paths 1
recvg test:: top:-1 next:280
compacted -1
testAAA 280
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x118 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 1
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 2
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 3
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 4
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 5
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 6
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 7
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 8
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 9
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 10
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 11
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 12
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 13
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 14
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 15
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 16
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 17
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 18
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 19
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 20
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 21
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 22
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 23
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 24
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 25
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 26
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 27
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 28
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 29
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 30
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 31
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288
paths 1
recvg test:: top:-1 next:288
compacted -1
testAAA 288
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x120 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296
paths 1
recvg test:: top:-1 next:296
compacted -1
testAAA 296
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x128 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304
paths 1
recvg test:: top:-1 next:304
compacted -1
testAAA 304
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x130 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312
paths 1
recvg test:: top:-1 next:312
compacted -1
testAAA 312
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x138 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320
paths 1
recvg test:: top:-1 next:320
compacted -1
testAAA 320
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x140 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328
paths 1
recvg test:: top:-1 next:328
compacted -1
testAAA 328
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x148 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336
paths 1
recvg test:: top:-1 next:336
compacted -1
testAAA 336
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x150 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:-1 next:352
compacted -1
testAAA 352
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x160 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360
paths 1
recvg test:: top:-1 next:360
compacted -1
testAAA 360
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x168 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368
paths 1
recvg test:: top:-1 next:368
compacted -1
testAAA 368
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x170 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376
paths 1
recvg test:: top:-1 next:376
compacted -1
testAAA 376
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x178 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384
paths 1
recvg test:: top:-1 next:384
compacted -1
testAAA 384
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x180 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392
paths 1
recvg test:: top:-1 next:392
compacted -1
testAAA 392
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x188 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256
paths 1
recvg test:: top:-1 next:256
compacted -1
testAAA 256
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x100 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264
paths 1
recvg test:: top:-1 next:264
compacted -1
testAAA 264
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x108 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272
paths 1
recvg test:: top:-1 next:272
compacted -1
testAAA 272
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x110 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280
paths 1
recvg test:: top:-1 next:280
compacted -1
testAAA 280
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x118 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x080 rp: ---- tp: N cd:  1  bd@  5021  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 1
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 2
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 3
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 4
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 5
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 6
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 7
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 8
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 9
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 10
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 11
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 12
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 13
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 14
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 15
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 288 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 2
!!!div it
recvg test:: top:-1 next:288
recvg test:: top:-1 next:352
testAAA 288
compacted 1
  mask:0
w00 0 11111111111111110000000000000000 pc: 0x120 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:0 tos:1
  1  11111111111111110000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 296 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:296
compacted -1
testAAA 296
  mask:0
w00 0 11111111111111110000000000000000 pc: 0x128 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:0 tos:1
  1  11111111111111110000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 304 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:304
compacted -1
testAAA 304
  mask:0
w00 0 11111111111111110000000000000000 pc: 0x130 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:0 tos:1
  1  11111111111111110000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 312 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:312
compacted -1
testAAA 312
  mask:0
w00 0 11111111111111110000000000000000 pc: 0x138 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:0 tos:1
  1  11111111111111110000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 320 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:320
compacted -1
testAAA 320
  mask:0
w00 0 11111111111111110000000000000000 pc: 0x140 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:0 tos:1
  1  11111111111111110000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 328 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:328
compacted -1
testAAA 328
  mask:0
w00 0 11111111111111110000000000000000 pc: 0x148 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:0 tos:1
  1  11111111111111110000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 336 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:336
compacted -1
testAAA 336
  mask:0
w00 0 11111111111111110000000000000000 pc: 0x150 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:0 tos:1
  1  11111111111111110000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:352
!!recvg
!!recvg:  next is recvg
testAAA 352
compacted 1
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x160 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360
paths 1
recvg test:: top:-1 next:360
compacted -1
testAAA 360
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x168 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368
paths 1
recvg test:: top:-1 next:368
compacted -1
testAAA 368
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x170 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376
paths 1
recvg test:: top:-1 next:376
compacted -1
testAAA 376
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x178 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384
paths 1
recvg test:: top:-1 next:384
compacted -1
testAAA 384
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x180 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392
paths 1
recvg test:: top:-1 next:392
compacted -1
testAAA 392
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x188 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256
paths 1
recvg test:: top:-1 next:256
compacted -1
testAAA 256
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x100 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264
paths 1
recvg test:: top:-1 next:264
compacted -1
testAAA 264
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x108 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272
paths 1
recvg test:: top:-1 next:272
compacted -1
testAAA 272
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x110 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280
paths 1
recvg test:: top:-1 next:280
compacted -1
testAAA 280
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x118 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5618  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 1
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 2
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 3
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 4
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 5
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 6
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 7
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 288 288 288 288 288 288 288 288 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 2
!!!div it
recvg test:: top:-1 next:288
recvg test:: top:-1 next:352
testAAA 288
compacted 1
  mask:0
w00 0 11111111000000000000000000000000 pc: 0x120 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:0 tos:1
  1  11111111000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 296 296 296 296 296 296 296 296 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:296
compacted -1
testAAA 296
  mask:0
w00 0 11111111000000000000000000000000 pc: 0x128 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:0 tos:1
  1  11111111000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 304 304 304 304 304 304 304 304 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:304
compacted -1
testAAA 304
  mask:0
w00 0 11111111000000000000000000000000 pc: 0x130 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:0 tos:1
  1  11111111000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 312 312 312 312 312 312 312 312 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:312
compacted -1
testAAA 312
  mask:0
w00 0 11111111000000000000000000000000 pc: 0x138 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:0 tos:1
  1  11111111000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 320 320 320 320 320 320 320 320 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:320
compacted -1
testAAA 320
  mask:0
w00 0 11111111000000000000000000000000 pc: 0x140 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:0 tos:1
  1  11111111000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 328 328 328 328 328 328 328 328 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:328
compacted -1
testAAA 328
  mask:0
w00 0 11111111000000000000000000000000 pc: 0x148 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:0 tos:1
  1  11111111000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 336 336 336 336 336 336 336 336 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:336
compacted -1
testAAA 336
  mask:0
w00 0 11111111000000000000000000000000 pc: 0x150 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:0 tos:1
  1  11111111000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:352
!!recvg
!!recvg:  next is recvg
testAAA 352
compacted 1
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x160 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360
paths 1
recvg test:: top:-1 next:360
compacted -1
testAAA 360
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x168 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368
paths 1
recvg test:: top:-1 next:368
compacted -1
testAAA 368
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x170 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376
paths 1
recvg test:: top:-1 next:376
compacted -1
testAAA 376
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x178 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384
paths 1
recvg test:: top:-1 next:384
compacted -1
testAAA 384
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x180 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392
paths 1
recvg test:: top:-1 next:392
compacted -1
testAAA 392
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x188 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256
paths 1
recvg test:: top:-1 next:256
compacted -1
testAAA 256
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x100 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264
paths 1
recvg test:: top:-1 next:264
compacted -1
testAAA 264
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x108 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272
paths 1
recvg test:: top:-1 next:272
compacted -1
testAAA 272
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x110 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280
paths 1
recvg test:: top:-1 next:280
compacted -1
testAAA 280
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x118 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5718  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 1
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 2
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 3
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 288 288 288 288 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 2
!!!div it
recvg test:: top:-1 next:288
recvg test:: top:-1 next:352
testAAA 288
compacted 1
  mask:0
w00 0 11110000000000000000000000000000 pc: 0x120 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:0 tos:1
  1  11110000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 296 296 296 296 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:296
compacted -1
testAAA 296
  mask:0
w00 0 11110000000000000000000000000000 pc: 0x128 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:0 tos:1
  1  11110000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 304 304 304 304 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:304
compacted -1
testAAA 304
  mask:0
w00 0 11110000000000000000000000000000 pc: 0x130 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:0 tos:1
  1  11110000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 312 312 312 312 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:312
compacted -1
testAAA 312
  mask:0
w00 0 11110000000000000000000000000000 pc: 0x138 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:0 tos:1
  1  11110000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 320 320 320 320 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:320
compacted -1
testAAA 320
  mask:0
w00 0 11110000000000000000000000000000 pc: 0x140 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:0 tos:1
  1  11110000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 328 328 328 328 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:328
compacted -1
testAAA 328
  mask:0
w00 0 11110000000000000000000000000000 pc: 0x148 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:0 tos:1
  1  11110000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 336 336 336 336 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:336
compacted -1
testAAA 336
  mask:0
w00 0 11110000000000000000000000000000 pc: 0x150 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:0 tos:1
  1  11110000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:352
!!recvg
!!recvg:  next is recvg
testAAA 352
compacted 1
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x160 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360
paths 1
recvg test:: top:-1 next:360
compacted -1
testAAA 360
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x168 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368
paths 1
recvg test:: top:-1 next:368
compacted -1
testAAA 368
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x170 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376
paths 1
recvg test:: top:-1 next:376
compacted -1
testAAA 376
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x178 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384
paths 1
recvg test:: top:-1 next:384
compacted -1
testAAA 384
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x180 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392
paths 1
recvg test:: top:-1 next:392
compacted -1
testAAA 392
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x188 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256
paths 1
recvg test:: top:-1 next:256
compacted -1
testAAA 256
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x100 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264
paths 1
recvg test:: top:-1 next:264
compacted -1
testAAA 264
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x108 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272
paths 1
recvg test:: top:-1 next:272
compacted -1
testAAA 272
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x110 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280
paths 1
recvg test:: top:-1 next:280
compacted -1
testAAA 280
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x118 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5818  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 1
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 288 288 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 2
!!!div it
recvg test:: top:-1 next:288
recvg test:: top:-1 next:352
testAAA 288
compacted 1
  mask:0
w00 0 11000000000000000000000000000000 pc: 0x120 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:0 tos:1
  1  11000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 296 296 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:296
compacted -1
testAAA 296
  mask:0
w00 0 11000000000000000000000000000000 pc: 0x128 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:0 tos:1
  1  11000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 304 304 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:304
compacted -1
testAAA 304
  mask:0
w00 0 11000000000000000000000000000000 pc: 0x130 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:0 tos:1
  1  11000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 312 312 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:312
compacted -1
testAAA 312
  mask:0
w00 0 11000000000000000000000000000000 pc: 0x138 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:0 tos:1
  1  11000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 320 320 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:320
compacted -1
testAAA 320
  mask:0
w00 0 11000000000000000000000000000000 pc: 0x140 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:0 tos:1
  1  11000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 328 328 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:328
compacted -1
testAAA 328
  mask:0
w00 0 11000000000000000000000000000000 pc: 0x148 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:0 tos:1
  1  11000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 336 336 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:336
compacted -1
testAAA 336
  mask:0
w00 0 11000000000000000000000000000000 pc: 0x150 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:0 tos:1
  1  11000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:352
!!recvg
!!recvg:  next is recvg
testAAA 352
compacted 1
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x160 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360
paths 1
recvg test:: top:-1 next:360
compacted -1
testAAA 360
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x168 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368
paths 1
recvg test:: top:-1 next:368
compacted -1
testAAA 368
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x170 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376
paths 1
recvg test:: top:-1 next:376
compacted -1
testAAA 376
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x178 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384
paths 1
recvg test:: top:-1 next:384
compacted -1
testAAA 384
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x180 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392
paths 1
recvg test:: top:-1 next:392
compacted -1
testAAA 392
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x188 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 256
paths 1
recvg test:: top:-1 next:256
compacted -1
testAAA 256
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x100 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264 264
paths 1
recvg test:: top:-1 next:264
compacted -1
testAAA 264
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x108 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272 272
paths 1
recvg test:: top:-1 next:272
compacted -1
testAAA 272
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x110 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280 280
paths 1
recvg test:: top:-1 next:280
compacted -1
testAAA 280
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x118 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  5918  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 288 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 2
!!!div it
recvg test:: top:-1 next:288
recvg test:: top:-1 next:352
testAAA 288
compacted 1
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x120 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 296 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:296
compacted -1
testAAA 296
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x128 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 304 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:304
compacted -1
testAAA 304
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x130 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 312 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:312
compacted -1
testAAA 312
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x138 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 320 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:320
compacted -1
testAAA 320
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x140 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 328 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:328
compacted -1
testAAA 328
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x148 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 336 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:336
compacted -1
testAAA 336
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x150 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x120 rp:  352 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352 352
paths 1
recvg test:: top:352 next:352
!!recvg
!!recvg:  next is recvg
testAAA 352
compacted 1
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x160 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360 360
paths 1
recvg test:: top:-1 next:360
compacted -1
testAAA 360
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x168 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368 368
paths 1
recvg test:: top:-1 next:368
compacted -1
testAAA 368
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x170 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376 376
paths 1
recvg test:: top:-1 next:376
compacted -1
testAAA 376
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x178 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384 384
paths 1
recvg test:: top:-1 next:384
compacted -1
testAAA 384
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x180 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392 392
paths 1
recvg test:: top:-1 next:392
compacted -1
testAAA 392
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x188 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 1
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 2
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 3
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 4
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 5
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 6
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 7
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 8
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 9
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 10
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 11
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 12
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 13
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 14
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 15
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 16
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 17
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 18
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 19
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 20
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 21
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 22
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 23
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 24
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 25
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 26
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 27
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 28
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 29
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 30
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 31
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400
paths 1
recvg test:: top:-1 next:400
compacted -1
testAAA 400
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x190 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x160 rp: ---- tp: N cd:  1  bd@  6018  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 0
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 408 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448
paths 2
!!!div it
recvg test:: top:-1 next:408
recvg test:: top:-1 next:448
testAAA 408
compacted 1
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x198 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1c0 rp: ---- tp: N cd:  1  bd@  6102  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x198 rp:  448 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 416 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448
paths 1
recvg test:: top:448 next:416
compacted -1
testAAA 416
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1a0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1c0 rp: ---- tp: N cd:  1  bd@  6102  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x198 rp:  448 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 424 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448
paths 1
recvg test:: top:448 next:424
compacted -1
testAAA 424
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1a8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1c0 rp: ---- tp: N cd:  1  bd@  6102  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x198 rp:  448 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 432 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448
paths 1
recvg test:: top:448 next:432
compacted -1
testAAA 432
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1b0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1c0 rp: ---- tp: N cd:  1  bd@  6102  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x198 rp:  448 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 440 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448
paths 1
recvg test:: top:448 next:440
compacted -1
testAAA 440
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1b8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1c0 rp: ---- tp: N cd:  1  bd@  6102  wcnt:0 tos:1
  1  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x198 rp:  448 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448 448
paths 1
recvg test:: top:448 next:448
!!recvg
!!recvg:  next is recvg
testAAA 448
compacted 1
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x1c0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1c0 rp: ---- tp: N cd:  1  bd@  6102  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456 456
paths 1
recvg test:: top:-1 next:456
compacted -1
testAAA 456
  mask:0
w00 0 11111111111111111111111111111111 pc: 0x1c8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1c0 rp: ---- tp: N cd:  1  bd@  6102  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 1
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 2
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 3
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 4
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 5
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 6
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 7
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 8
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 9
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 10
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 11
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 12
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 13
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 14
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 15
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 16
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 17
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 18
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 19
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 20
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 21
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 22
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 23
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 24
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 25
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 26
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 27
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 28
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 29
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 30
<TEST>::Here reset the m_warp_active_mask, warp 0, lane 31
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 472 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 2
!!!div it
recvg test:: top:-1 next:464
recvg test:: top:-1 next:472
testAAA 472
compacted 1
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1d8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 480 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 1
recvg test:: top:0 next:480
compacted -1
testAAA 480
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1e0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 488 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 1
recvg test:: top:0 next:488
compacted -1
testAAA 488
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1e8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 496 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 1
recvg test:: top:0 next:496
compacted -1
testAAA 496
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1f0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 504 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 1
recvg test:: top:0 next:504
compacted -1
testAAA 504
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x1f8 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
<TEST>::	[writeback]	preg 2, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 512 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 1
recvg test:: top:0 next:512
compacted -1
testAAA 512
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x200 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 520 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 1
recvg test:: top:0 next:520
compacted -1
testAAA 520
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x208 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 528 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 1
recvg test:: top:0 next:528
compacted -1
testAAA 528
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x210 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 536 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 1
recvg test:: top:0 next:536
compacted -1
testAAA 536
  mask:0
w00 0 10000000000000000000000000000000 pc: 0x218 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:2
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:0 tos:2
  2  10000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d8 rp:    0 tp: N cd:  0   wcnt:1 tos:2
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 -1 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464 464
paths 0
testAAA 464
compacted 1
  mask:0
w00 0 01111111111111111111111111111111 pc: 0x1d0 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:0 tos:1
  1  01111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x1d0 rp:    0 tp: N cd:  0   wcnt:1 tos:1
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[issue_warp]	 shader 0, warp 0
<TEST>::Here change the m_warp_active_mask, issue 0!
<TEST>::	(core)	[updateSIMTStack]	shader 0, warp 0

 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
paths 0
testAAA 0
compacted 1
  mask:0
w00 0 00000000000000000000000000000000 pc: 0x000 rp: ---- tp: N cd:  1  
TBC 0  11111111111111111111111111111111 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
 pc: 0x000 rp: ---- tp: N cd:  1  bd@  6129  wcnt:1 tos:0
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
<TEST>::	[writeback]	preg 1, warp 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::Here issue_block2core 01.
<TEST>::	(shader)	[writeback]	start, shader 0
Testing (warp_id 0, dynamic_warp_id 0)
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::	(shader)	[CTA THREAD] 0
<TEST>::Here issue_block2core 01.
Destroy streams for kernel 1: size 0
kernel_name = _Z14timedReductionPKfPfPl 
kernel_launch_uid = 1 
gpu_sim_cycle = 6361
gpu_sim_insn = 3180
gpu_ipc =       0.4999
gpu_tot_sim_cycle = 6361
gpu_tot_sim_insn = 3180
gpu_tot_ipc =       0.4999
gpu_tot_issued_cta = 1
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 3.1250% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.0017
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0755 GB/Sec
L2_BW_total  =       0.0755 GB/Sec
gpu_total_sim_rate=1590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11, Miss = 11, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 11
	L1D_total_cache_misses = 11
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
152, 
gpgpu_n_tot_thrd_icount = 4864
gpgpu_n_tot_w_icount = 152
gpgpu_n_stall_shd_mem = 6
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8
gpgpu_n_mem_write_global = 3
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 64
gpgpu_n_store_insn = 3
gpgpu_n_shmem_insn = 191
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:4281	W0_Scoreboard:1007	W1:27	W2:7	W3:0	W4:7	W5:0	W6:0	W7:0	W8:7	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:7	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:96
single_issue_nums: WS0:152	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 120 {40:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 320 {40:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24 {8:3,}
maxmflatency = 187 
max_icnt2mem_latency = 23 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 28 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        187         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        187         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=16308 n_nop=16308 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16308i bk1: 0a 16308i bk2: 0a 16308i bk3: 0a 16308i bk4: 0a 16308i bk5: 0a 16308i bk6: 0a 16308i bk7: 0a 16308i bk8: 0a 16308i bk9: 0a 16308i bk10: 0a 16308i bk11: 0a 16308i bk12: 0a 16308i bk13: 0a 16308i bk14: 0a 16308i bk15: 0a 16308i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16308 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16308 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16308 
n_nop = 16308 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.2727
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11
icnt_total_pkts_simt_to_mem=11
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11
Req_Network_cycles = 6361
Req_Network_injected_packets_per_cycle =       0.0017 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 11
Reply_Network_cycles = 6361
Reply_Network_injected_packets_per_cycle =        0.0017
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 1590 (inst/sec)
gpgpu_simulation_rate = 3180 (cycle/sec)
gpgpu_silicon_slowdown = 429245x
time = 1109
[clock] test results...
PASSED

> exiting in 3 seconds: 3...2...1...done!

GPGPU-Sim: *** exit detected ***
