ATOMIUM. 2008. Atomium tool suite. http://www.imec.be/design/atomium/.
A. Azevedo , I. Issenin , R. Cornea , R. Gupta , N. Dutt , A. Veidenbaum , A. Nicolau, Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints, Proceedings of the conference on Design, automation and test in Europe, p.168, March 04-08, 2002
Shekhar Borkar , Tanay Karnik , Vivek De, Design and reliability challenges in nanometer technologies, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996588]
Kim, C., Roy, K., Hsu, S., Alvandpour, A., Krishnamurthy, R., and Borkar, S. 2003. A process variation compensating technique for sub-90nm dynamic circuits. VLSI Circ. Digest Technic. Papers, 205--206.
Fadi J. Kurdahi , Ahmed M. Eltawil , Young-Hwan Park , Rouwaida N. Kanj , Sani R. Nassif, System-Level SRAM Yield Enhancement, Proceedings of the 7th International Symposium on Quality Electronic Design, p.179-184, March 27-29, 2006[doi>10.1109/ISQED.2006.130]
Palkovic, M. 2007. Enhanced applicability of loop transformations. Ph.D. thesis, IMEC.
A. Papanikolaou , F. Lobmaier , H. Wang , M. Miranda , F. Catthoor, A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084866]
Hua Wang , Miguel Miranda , Wim Dehaene , Francky Catthoor , Karen Maex, Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules, Proceedings of the conference on Design, Automation and Test in Europe, p.914-919, March 07-11, 2005[doi>10.1109/DATE.2005.291]
Hua Wang , Miguel Miranda , Antonis Papanikolaou , Francky Catthoor , Wim Dehaene, Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.10, p.1127-1135, October 2005[doi>10.1109/TVLSI.2005.859480]
