#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep  7 14:53:42 2020
# Process ID: 9488
# Current directory: C:/Users/hubel/Desktop/Praktyki2/FSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4152 C:\Users\hubel\Desktop\Praktyki2\FSM\FSM.xpr
# Log file: C:/Users/hubel/Desktop/Praktyki2/FSM/vivado.log
# Journal file: C:/Users/hubel/Desktop/Praktyki2/FSM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 777.164 ; gain = 163.824
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register x is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:20]
ERROR: [VRFC 10-2865] module 'fsm_tb' ignored due to previous errors [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:3]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:28]
ERROR: [VRFC 10-2790] SystemVerilog keyword endmodule used in incorrect context [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:28]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run impl_1
launch_runs impl_1 -jobs 2
[Mon Sep  7 14:57:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1102.473 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1185.340 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1185.340 ; gain = 0.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1185.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1330.039 ; gain = 515.395
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register x is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register en is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:20]
ERROR: [VRFC 10-2865] module 'fsm_tb' ignored due to previous errors [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:3]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:28]
ERROR: [VRFC 10-2790] SystemVerilog keyword endmodule used in incorrect context [C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.srcs/sim_1/new/fsm_tb.sv:28]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hubel/Desktop/Praktyki2/FSM/FSM.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  7 15:33:00 2020...
