<!DOCTYPE html>
<html
  lang="en"
  itemscope
  itemtype="http://schema.org/WebPage"
>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <title>
          Verilog入门笔记：第5章 模块 - Shangkun&#39;s Blog
        </title>
    

<meta name="renderer" content="webkit" />
<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=yes"/>

<meta name="MobileOptimized" content="width"/>
<meta name="HandheldFriendly" content="true"/>


<meta name="applicable-device" content="pc,mobile">

<meta name="theme-color" content="#f8f5ec" />
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">

<meta name="mobile-web-app-capable" content="yes">

<meta name="author" content="李尚坤" />
  <meta name="description" content="CHAPTER 5 5.1 Verilog模块与端口 模块 模块是verilog中基本单元的定义形式，是与外界交互的接口 module module_name #(parameter_list) (port_list) ; Declarations_and_Statements ;//模块内部的设计语句 endmodule 端口 模块" />







<meta name="generator" content="Hugo 0.110.0" />


<link rel="canonical" href="https://shangkunli.github.io/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC5%E7%AB%A0-%E6%A8%A1%E5%9D%97/" />





<link rel="icon" href="/favicon.ico" />











<link rel="stylesheet" href="/sass/jane.min.8b2596c0432498cede5e0f1b0a62e04a2c954bfc2f966b981f8ea2e348310be9.css" integrity="sha256-iyWWwEMkmM7eXg8bCmLgSiyVS/wvlmuYH46i40gxC&#43;k=" media="screen" crossorigin="anonymous">






<link rel="stylesheet" href="/css/custom.css">


<meta property="og:title" content="Verilog入门笔记：第5章 模块" />
<meta property="og:description" content="CHAPTER 5 5.1 Verilog模块与端口 模块 模块是verilog中基本单元的定义形式，是与外界交互的接口 module module_name #(parameter_list) (port_list) ; Declarations_and_Statements ;//模块内部的设计语句 endmodule 端口 模块" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://shangkunli.github.io/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC5%E7%AB%A0-%E6%A8%A1%E5%9D%97/" /><meta property="article:section" content="post" />

<meta property="article:modified_time" content="2023-01-20T00:00:00+00:00" />
<meta itemprop="name" content="Verilog入门笔记：第5章 模块">
<meta itemprop="description" content="CHAPTER 5 5.1 Verilog模块与端口 模块 模块是verilog中基本单元的定义形式，是与外界交互的接口 module module_name #(parameter_list) (port_list) ; Declarations_and_Statements ;//模块内部的设计语句 endmodule 端口 模块">
<meta itemprop="dateModified" content="2023-01-20T00:00:00+00:00" />
<meta itemprop="wordCount" content="1532">
<meta itemprop="keywords" content="Verilog,IC,开发," /><meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Verilog入门笔记：第5章 模块"/>
<meta name="twitter:description" content="CHAPTER 5 5.1 Verilog模块与端口 模块 模块是verilog中基本单元的定义形式，是与外界交互的接口 module module_name #(parameter_list) (port_list) ; Declarations_and_Statements ;//模块内部的设计语句 endmodule 端口 模块"/>

<!--[if lte IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js"></script>
<![endif]-->

<!--[if lt IE 9]>
  <script src="https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js"></script>
<![endif]-->




  </head>
  <body>
    <div id="back-to-top"></div>

    <div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/" class="logo">Shangkun's Bolg</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>
<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    <li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/">Home</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/post/">Archives</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/categories/">Categories</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/life/">Life</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/tags/">Tags</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/about/">About</a>
          
        
      </li>
    

    
  </ul>
</nav>


    
      






  <link rel="stylesheet" href="/lib/photoswipe/photoswipe.min.css" />
  <link rel="stylesheet" href="/lib/photoswipe/default-skin/default-skin.min.css" />




<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">

<div class="pswp__bg"></div>

<div class="pswp__scroll-wrap">
    
    <div class="pswp__container">
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
    </div>
    
    <div class="pswp__ui pswp__ui--hidden">
    <div class="pswp__top-bar">
      
      <div class="pswp__counter"></div>
      <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
      <button class="pswp__button pswp__button--share" title="Share"></button>
      <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
      <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>
      
      
      <div class="pswp__preloader">
        <div class="pswp__preloader__icn">
          <div class="pswp__preloader__cut">
            <div class="pswp__preloader__donut"></div>
          </div>
        </div>
      </div>
    </div>
    <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
      <div class="pswp__share-tooltip"></div>
    </div>
    <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
    </button>
    <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
    </button>
    <div class="pswp__caption">
      <div class="pswp__caption__center"></div>
    </div>
    </div>
    </div>
</div>

    

    

    


    <header id="header" class="header">
      <div class="logo-wrapper">
  <a href="/" class="logo">
    
      Shangkun's Bolg
    
  </a>
</div>

<nav class="site-navbar">
  <ul id="menu" class="menu">
    
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/">Home</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/post/">Archives</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/categories/">Categories</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/life/">Life</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/tags/">Tags</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/about/">About</a>
          

        

      </li>
    

    
    

    
  </ul>
</nav>

    </header>

    <div id="mobile-panel">
      <main id="main" class="main bg-llight wallpaper">
        <div class="content-wrapper">
    <div id="content" class="content">
      <article class="post">
        
        <header class="post-header">
          <h1 class="post-title">Verilog入门笔记：第5章 模块</h1>
          

          <div class="post-meta">
  <div class="post-meta-author">
    by
      <a href="/about">
        <span class="post-meta-author-name">
          李尚坤
        </span>
      </a>
    
  </div>

  <div class="post-meta-time">
    <time datetime="2023-01-20">
      2023-01-20
    </time>
  </div>

  


  <div class="post-meta__right">
    <span class="post-meta-more">
        1532 words -
        4 min read
      </span>

    <div class="post-meta-category">
        <a href="https://shangkunli.github.io/categories/verilog/"> Verilog </a>
          
      </div>


    
    


    
    
  </div>
</div>

        </header>

        
        <div class="post-content">
          <h1 id="chapter-5">CHAPTER 5</h1>
<h2 id="51-verilog模块与端口">5.1 Verilog模块与端口</h2>
<h3 id="模块">模块</h3>
<ul>
<li>
<p>模块是verilog中基本单元的定义形式，是与外界交互的接口</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> module_name 
</span></span><span style="display:flex;"><span>#(parameter_list)
</span></span><span style="display:flex;"><span>(port_list) ;
</span></span><span style="display:flex;"><span>              Declarations_and_Statements ;<span style="color:#75715e">//模块内部的设计语句
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div></li>
</ul>
<p><img src="/imag/Verilog/picture1.png" alt="jxRkciGWpiEbvz3D"></p>
<h3 id="端口">端口</h3>
<ul>
<li>模块与外界交互的接口</li>
</ul>
<p><strong>端口列表</strong></p>
<ul>
<li>
<p>模块的定义中包含一个可选的端口列表，一般将不带类型、不带位宽的信号变量罗列在模块声明里</p>
</li>
<li>
<p>如果模块与外界环境没有交互，则可以不用声明端口列表</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> pad(
</span></span><span style="display:flex;"><span>    DIN, OEN, PULL,
</span></span><span style="display:flex;"><span>    DOUT, PAD);
</span></span></code></pre></div></li>
</ul>
<p><strong>端口声明</strong></p>
<ol>
<li>
<p>端口信号在列表中列出之后，就可以在模块实体中进行声明</p>
<ul>
<li>端口类型：输入(input)，输出(output)，双向(inout)</li>
<li>Input, inout不能声明为reg类型</li>
<li>端口数据类型：wire, reg</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">//端口类型声明
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">input</span>        DIN, OEN ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  PULL ;  <span style="color:#75715e">//(00,01-dispull, 11-pullup, 10-pulldown)
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">inout</span>        PAD ;   <span style="color:#75715e">//pad value
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">output</span>       DOUT ;  <span style="color:#75715e">//pad load when pad configured as input
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span><span style="color:#75715e">//端口数据类型声明
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">wire</span>         DIN, OEN ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">wire</span>  [<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  PULL ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">wire</span>         PAD ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span>          DOUT ;
</span></span></code></pre></div></li>
<li>
<p>当端口具有wire属性时，不用再次声明端口为wire型。但当端口有reg属性时，则reg声明不可省</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">//端口类型声明
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">input</span>        DIN, OEN ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  PULL ;     
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">inout</span>        PAD ;     
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">output</span>       DOUT ;    
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span>          DOUT ;
</span></span></code></pre></div></li>
<li>
<p>代码中的最后两行可以合并</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> DOUT;
</span></span></code></pre></div></li>
<li>
<p>还有一种声明端口的方法，即在端口列表中同时列出端口及类型</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">//第一种写法
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">module</span> pad(
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>        DIN, OEN ,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  PULL ,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">inout</span>        PAD ,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span>   DOUT
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span><span style="color:#75715e">//第二种写法
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">module</span> pad(
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>        DIN, OEN ,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  PULL ,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">inout</span>        PAD ,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span>       DOUT
</span></span><span style="display:flex;"><span>    );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span>        DOUT ;
</span></span></code></pre></div></li>
</ol>
<h3 id="inout端口仿真">inout端口仿真</h3>
<h2 id="52-verilog模块例化">5.2 Verilog模块例化</h2>
<ul>
<li>在一个模块中引用另一个模块，对其端口进行相关连接，叫做模块例化</li>
</ul>
<h3 id="命名端口连接">命名端口连接</h3>
<ul>
<li>
<p>将需要例化的模块端口与外部信号按照其名字进行连接</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">//例化一个1bit全加器
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>full_adder1  u_adder0(
</span></span><span style="display:flex;"><span>    .Ai     (a[<span style="color:#ae81ff">0</span>]),
</span></span><span style="display:flex;"><span>    .Bi     (b[<span style="color:#ae81ff">0</span>]),
</span></span><span style="display:flex;"><span>    .Ci     (c<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b1</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span> <span style="color:#f92672">:</span> <span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b1</span>),
</span></span><span style="display:flex;"><span>    .So     (so_bit0),
</span></span><span style="display:flex;"><span>    .Co     (co_temp[<span style="color:#ae81ff">0</span>]));
</span></span></code></pre></div></li>
<li>
<p>如果某些输出端口并不需要在外部连接，例化时 可以悬空不连接，甚至删除。一般来说，input 端口在例化时不能删除，否则编译报错，output 端口在例化时可以删除</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">//output 端口 Co 悬空
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>full_adder1  u_adder0(
</span></span><span style="display:flex;"><span>    .Ai     (a[<span style="color:#ae81ff">0</span>]),
</span></span><span style="display:flex;"><span>    .Bi     (b[<span style="color:#ae81ff">0</span>]),
</span></span><span style="display:flex;"><span>    .Ci     (c<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b1</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span> <span style="color:#f92672">:</span> <span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b1</span>),
</span></span><span style="display:flex;"><span>    .So     (so_bit0),
</span></span><span style="display:flex;"><span>    .Co     ());
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#75715e">//output 端口 Co 删除
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>full_adder1  u_adder0(
</span></span><span style="display:flex;"><span>    .Ai     (a[<span style="color:#ae81ff">0</span>]),
</span></span><span style="display:flex;"><span>    .Bi     (b[<span style="color:#ae81ff">0</span>]),
</span></span><span style="display:flex;"><span>    .Ci     (c<span style="color:#f92672">==</span><span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b1</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span> <span style="color:#f92672">:</span> <span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b1</span>),
</span></span><span style="display:flex;"><span>    .So     (so_bit0));
</span></span></code></pre></div></li>
</ul>
<h3 id="顺序端口连接">顺序端口连接</h3>
<ul>
<li>将需要例化的模块端口按照模块声明时端口的顺序与外部信号进行匹配连接，位置要严格保持一致</li>
<li>不建议使用</li>
</ul>
<h3 id="端口连接规则">端口连接规则</h3>
<p><strong>输入端口</strong></p>
<p>模块例化时，从模块外部来讲， input 端口可以连接 wire 或 reg 型变量。注：模块声明时，从模块内部来讲，input端口只能是wire型</p>
<p><strong>输出端口</strong></p>
<p>模块例化时，从模块外部来讲，output 端口必须连接 wire 型变量。注：模块声明时，从模块内部来讲，output 端口可以是 wire 或 reg 型</p>
<p><strong>输入输出端口</strong></p>
<p>模块例化时，从模块外部来讲，inout 端口必须连接 wire 型变量。这与模块声明是相同的。</p>
<p><strong>悬空端口</strong></p>
<p>模块例化时，如果某些信号不需要与外部信号进行连接交互，我们可以将其悬空</p>
<ul>
<li>
<p>output 端口正常悬空时，我们甚至可以在例化时将其删除</p>
</li>
<li>
<p>input 端口正常悬空时，悬空信号的逻辑功能表现为高阻状态（逻辑值为 z）</p>
</li>
<li>
<p>一般来说，建议 input 端口不要做悬空处理，无其他外部连接时赋值其常量，例如：</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>full_adder4  u_adder4(
</span></span><span style="display:flex;"><span>    .a      (a),
</span></span><span style="display:flex;"><span>    .b      (b),
</span></span><span style="display:flex;"><span>    .c      (<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span>),
</span></span><span style="display:flex;"><span>    .so     (so),
</span></span><span style="display:flex;"><span>    .co     (co));
</span></span></code></pre></div></li>
</ul>
<p><strong>位宽匹配</strong></p>
<p>当例化端口与连续信号位宽不匹配时，端口会通过无符号数的右对齐或截断方式进行匹配</p>
<p><strong>端口连续信号规则</strong></p>
<p>连接端口的信号类型可以是，1）标识符，2）位选择，3）部分选择，4）上述类型的合并，5）用于输入端口的表达式</p>
<h3 id="用generate进行模块例化">用generate进行模块例化</h3>
<ul>
<li>用generate语句进行多个模块的重复例化，可以简化程序编写过程</li>
</ul>
<h3 id="层次访问">层次访问</h3>
<p>verilog中通过<code>.</code>对各个模块进行层次分隔</p>
<h2 id="53-verilog带参数例化">5.3 Verilog带参数例化</h2>
<ul>
<li>当一个模块被另一个模块引用例化时，高层模块可以对底层模块的参数值进行改写</li>
</ul>
<h3 id="defparam语句">defparam语句</h3>
<ul>
<li>
<p>用defparam关键字通过模块层次调用的方法，改写低层次模块的参数值</p>
</li>
<li>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">//instantiation
</span></span></span><span style="display:flex;"><span><span style="color:#75715e">//对一个单口地址线和数据线都是 4bit 宽度的 ram 模块的 MASK 参数进行改写
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">defparam</span>     u_ram_4x4.MASK <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span> ;
</span></span><span style="display:flex;"><span>ram_4x4    u_ram_4x4
</span></span><span style="display:flex;"><span>    (
</span></span><span style="display:flex;"><span>        .CLK    (clk),
</span></span><span style="display:flex;"><span>        .A      (a[<span style="color:#ae81ff">4</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]),
</span></span><span style="display:flex;"><span>        .D      (d),
</span></span><span style="display:flex;"><span>        .EN     (en),
</span></span><span style="display:flex;"><span>        .WR     (wr),    <span style="color:#75715e">//1 for write and 0 for read
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        .Q      (q)    );
</span></span></code></pre></div></li>
</ul>
<h3 id="带参数模块例化">带参数模块例化</h3>
<ul>
<li>
<p>例化模块时，将新的参数值写入模块例化语句，以此来改写原有 module 的参数值</p>
</li>
<li>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">//对一个地址和数据位宽都可变的 ram 模块进行带参数的模块例化
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>ram #(.AW(<span style="color:#ae81ff">4</span>), .DW(<span style="color:#ae81ff">4</span>))
</span></span><span style="display:flex;"><span>    u_ram
</span></span><span style="display:flex;"><span>    (
</span></span><span style="display:flex;"><span>        .CLK    (clk),
</span></span><span style="display:flex;"><span>        .A      (a[AW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]),
</span></span><span style="display:flex;"><span>        .D      (d),
</span></span><span style="display:flex;"><span>        .EN     (en),
</span></span><span style="display:flex;"><span>        .WR     (wr),    <span style="color:#75715e">//1 for write and 0 for read
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        .Q      (q)
</span></span><span style="display:flex;"><span>     );
</span></span></code></pre></div></li>
</ul>
<h3 id="区别与建议">区别与建议</h3>
<ul>
<li>也可以不指定参数名字，按顺序例化</li>
</ul>

        </div>

        
        
<div class="post-copyright">
  <p class="copyright-item">
    <span class="item-title">Author</span>
    <span class="item-content">李尚坤</span>
  </p>
  <p class="copyright-item">
    <span class="item-title">LastMod</span>
    <span class="item-content">
      2023-01-20
      
    </span>
  </p>
  
  <p class="copyright-item">
    <span class="item-title">License</span>
    <span class="item-content"><a rel="license noopener" href="https://creativecommons.org/licenses/by-nc-nd/4.0/" target="_blank">CC BY-NC-ND 4.0</a></span>
  </p>
</div>



        
        


        <footer class="post-footer">
          <div class="post-tags">
              <a href="https://shangkunli.github.io/tags/verilog/">Verilog</a>
                <a href="https://shangkunli.github.io/tags/ic/">IC</a>
                <a href="https://shangkunli.github.io/tags/%E5%BC%80%E5%8F%91/">开发</a>
                
            </div>


          
          <nav class="post-nav">
            
              <a class="prev" href="/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC4%E7%AB%A0-%E7%BB%93%E6%9E%84%E4%B8%8E%E6%8E%A7%E5%88%B6/">
                
                <i class="iconfont">
                  <svg  class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M691.908486 949.511495l75.369571-89.491197c10.963703-12.998035 10.285251-32.864502-1.499144-44.378743L479.499795 515.267417 757.434875 204.940602c11.338233-12.190647 11.035334-32.285311-0.638543-44.850487l-80.46666-86.564541c-11.680017-12.583596-30.356378-12.893658-41.662889-0.716314L257.233596 494.235404c-11.332093 12.183484-11.041474 32.266891 0.657986 44.844348l80.46666 86.564541c1.772366 1.910513 3.706415 3.533476 5.750981 4.877077l306.620399 321.703933C662.505829 963.726242 680.945807 962.528973 691.908486 949.511495z"></path>
</svg>

                </i>
                <span class="prev-text nav-default">Verilog入门笔记：第4章 结构与控制</span>
                <span class="prev-text nav-mobile">Prev</span>
              </a>
            
              <a class="next" href="/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC6%E7%AB%A0-%E5%87%BD%E6%95%B0/">
                <span class="next-text nav-default">Verilog入门笔记：第6章 函数</span>
                <span class="prev-text nav-mobile">Next</span>
                
                <i class="iconfont">
                  <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M332.091514 74.487481l-75.369571 89.491197c-10.963703 12.998035-10.285251 32.864502 1.499144 44.378743l286.278095 300.375162L266.565125 819.058374c-11.338233 12.190647-11.035334 32.285311 0.638543 44.850487l80.46666 86.564541c11.680017 12.583596 30.356378 12.893658 41.662889 0.716314l377.434212-421.426145c11.332093-12.183484 11.041474-32.266891-0.657986-44.844348l-80.46666-86.564541c-1.772366-1.910513-3.706415-3.533476-5.750981-4.877077L373.270379 71.774697C361.493148 60.273758 343.054193 61.470003 332.091514 74.487481z"></path>
</svg>

                </i>
              </a>
          </nav>
        </footer>
      </article>

      
      


      
      


    </div>

    
    <nav class="toc" id="toc">
    <div class="toc-title">Table of Contents</div>
    <div class="toc-content custom-scrollbar">
      <nav id="TableOfContents">
  <ul>
    <li><a href="#51-verilog模块与端口">5.1 Verilog模块与端口</a>
      <ul>
        <li><a href="#模块">模块</a></li>
        <li><a href="#端口">端口</a></li>
        <li><a href="#inout端口仿真">inout端口仿真</a></li>
      </ul>
    </li>
    <li><a href="#52-verilog模块例化">5.2 Verilog模块例化</a>
      <ul>
        <li><a href="#命名端口连接">命名端口连接</a></li>
        <li><a href="#顺序端口连接">顺序端口连接</a></li>
        <li><a href="#端口连接规则">端口连接规则</a></li>
        <li><a href="#用generate进行模块例化">用generate进行模块例化</a></li>
        <li><a href="#层次访问">层次访问</a></li>
      </ul>
    </li>
    <li><a href="#53-verilog带参数例化">5.3 Verilog带参数例化</a>
      <ul>
        <li><a href="#defparam语句">defparam语句</a></li>
        <li><a href="#带参数模块例化">带参数模块例化</a></li>
        <li><a href="#区别与建议">区别与建议</a></li>
      </ul>
    </li>
  </ul>
</nav>
    </div>
  </nav>


  </div>

      </main>

      <footer id="footer" class="footer">
        <div class="icon-links">
  
  
    <a href="mailto:%20shangkunlee27@gmail.com" rel="me noopener" class="iconfont"
      title="email" >
      <svg class="icon" viewBox="0 0 1451 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M664.781909 681.472759 0 97.881301C0 3.997201 71.046997 0 71.046997 0L474.477909 0 961.649408 0 1361.641813 0C1361.641813 0 1432.688811 3.997201 1432.688811 97.881301L771.345323 681.472759C771.345323 681.472759 764.482731 685.154773 753.594283 688.65053L753.594283 688.664858C741.602731 693.493018 729.424896 695.068979 718.077952 694.839748 706.731093 695.068979 694.553173 693.493018 682.561621 688.664858L682.561621 688.65053C671.644501 685.140446 664.781909 681.472759 664.781909 681.472759L664.781909 681.472759ZM718.063616 811.603883C693.779541 811.016482 658.879232 802.205449 619.10784 767.734955 542.989056 701.759633 0 212.052267 0 212.052267L0 942.809523C0 942.809523 0 1024 83.726336 1024L682.532949 1024 753.579947 1024 1348.948139 1024C1432.688811 1024 1432.688811 942.809523 1432.688811 942.809523L1432.688811 212.052267C1432.688811 212.052267 893.138176 701.759633 817.019477 767.734955 777.248 802.205449 742.347691 811.03081 718.063616 811.603883L718.063616 811.603883Z"></path>
</svg>

    </a>
  
    <a href="https://github.com/ShangkunLi" rel="me noopener" class="iconfont"
      title="github"  target="_blank"
      >
      <svg class="icon" style="" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M512 12.672c-282.88 0-512 229.248-512 512 0 226.261333 146.688 418.133333 350.08 485.76 25.6 4.821333 34.986667-11.008 34.986667-24.618667 0-12.16-0.426667-44.373333-0.64-87.04-142.421333 30.890667-172.458667-68.693333-172.458667-68.693333C188.672 770.986667 155.008 755.2 155.008 755.2c-46.378667-31.744 3.584-31.104 3.584-31.104 51.413333 3.584 78.421333 52.736 78.421333 52.736 45.653333 78.293333 119.850667 55.68 149.12 42.581333 4.608-33.109333 17.792-55.68 32.426667-68.48-113.706667-12.8-233.216-56.832-233.216-253.013333 0-55.893333 19.84-101.546667 52.693333-137.386667-5.76-12.928-23.04-64.981333 4.48-135.509333 0 0 42.88-13.738667 140.8 52.48 40.96-11.392 84.48-17.024 128-17.28 43.52 0.256 87.04 5.888 128 17.28 97.28-66.218667 140.16-52.48 140.16-52.48 27.52 70.528 10.24 122.581333 5.12 135.509333 32.64 35.84 52.48 81.493333 52.48 137.386667 0 196.693333-119.68 240-233.6 252.586667 17.92 15.36 34.56 46.762667 34.56 94.72 0 68.522667-0.64 123.562667-0.64 140.202666 0 13.44 8.96 29.44 35.2 24.32C877.44 942.592 1024 750.592 1024 524.672c0-282.752-229.248-512-512-512"></path>
</svg>

    </a>
  
    <a href="https://www.zhihu.com/people/lalala-57-8" rel="me noopener" class="iconfont"
      title="zhihu"  target="_blank"
      >
      <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M351.791182 562.469462l192.945407 0c0-45.367257-21.3871-71.939449-21.3871-71.939449L355.897709 490.530013c3.977591-82.182744 7.541767-187.659007 8.816806-226.835262l159.282726 0c0 0-0.86367-67.402109-18.578124-67.402109s-279.979646 0-279.979646 0 16.850783-88.141456 39.318494-127.053698c0 0-83.60514-4.510734-112.121614 106.962104S81.344656 355.077018 76.80834 367.390461c-4.536316 12.313443 24.62791 5.832845 36.941354 0 12.313443-5.832845 68.050885-25.924439 84.252893-103.69571l86.570681 0c1.165546 49.28652 4.596691 200.335724 3.515057 226.835262L109.86113 490.530013c-25.275663 18.147312-33.701566 71.939449-33.701566 71.939449L279.868105 562.469462c-8.497535 56.255235-23.417339 128.763642-44.275389 167.210279-33.05279 60.921511-50.55235 116.65793-169.802314 212.576513 0 0-19.442818 14.257725 40.829917 9.073656 60.273758-5.185093 117.305683-20.739347 156.840094-99.807147 20.553105-41.107233 41.805128-93.250824 58.386782-146.138358l-0.055259 0.185218 167.855986 193.263655c0 0 22.035876-51.847855 5.832845-108.880803L371.045711 650.610918l-42.1244 31.157627-0.045025 0.151449c11.69946-41.020252 20.11206-81.5749 22.726607-116.858498C351.665315 564.212152 351.72876 563.345412 351.791182 562.469462z"></path>
  <path d="M584.918753 182.033893l0 668.840094 70.318532 0 28.807093 80.512708 121.875768-80.512708 153.600307 0L959.520453 182.033893 584.918753 182.033893zM887.150192 778.934538l-79.837326 0-99.578949 65.782216-23.537066-65.782216-24.855084 0L659.341766 256.673847l227.807403 0L887.149169 778.934538z"></path>
</svg>

    </a>


<a href="https://shangkunli.github.io/index.xml" rel="noopener alternate" type="application/rss&#43;xml"
    class="iconfont" title="rss" target="_blank">
    <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="30" height="30">
  <path d="M819.157333 1024C819.157333 574.592 449.408 204.8 0 204.8V0c561.706667 0 1024 462.293333 1024 1024h-204.842667zM140.416 743.04a140.8 140.8 0 0 1 140.501333 140.586667A140.928 140.928 0 0 1 140.074667 1024C62.72 1024 0 961.109333 0 883.626667s62.933333-140.544 140.416-140.586667zM678.784 1024h-199.04c0-263.210667-216.533333-479.786667-479.744-479.786667V345.173333c372.352 0 678.784 306.517333 678.784 678.826667z"></path>
</svg>

  </a>
  
</div>

<div class="copyright">
  <span class="power-by">
    Powered by <a class="hexo-link" href="https://gohugo.io">Hugo</a>
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    Theme - <a class="theme-link" href="https://github.com/xianmin/hugo-theme-jane">Jane</a>
  </span>

  <span class="copyright-year">
    &copy;
    2023
    <span class="heart">
      
      <i class="iconfont">
        <svg class="icon" viewBox="0 0 1025 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="14" height="14">
  <path d="M1000.1 247.9c-15.5-37.3-37.6-70.6-65.7-98.9-54.4-54.8-125.8-85-201-85-85.7 0-166 39-221.4 107.4C456.6 103 376.3 64 290.6 64c-75.1 0-146.5 30.4-201.1 85.6-28.2 28.5-50.4 61.9-65.8 99.3-16 38.8-24 79.9-23.6 122.2 0.7 91.7 40.1 177.2 108.1 234.8 3.1 2.6 6 5.1 8.9 7.8 14.9 13.4 58 52.8 112.6 102.7 93.5 85.5 209.9 191.9 257.5 234.2 7 6.1 15.8 9.5 24.9 9.5 9.2 0 18.1-3.4 24.9-9.5 34.5-30.7 105.8-95.9 181.4-165 74.2-67.8 150.9-138 195.8-178.2 69.5-57.9 109.6-144.4 109.9-237.3 0.1-42.5-8-83.6-24-122.2z"
   fill="#8a8a8a"></path>
</svg>

      </i>
    </span><span class="author">
        Shangkun Li
        
      </span></span>

  
  

  
</div>

      </footer>

      <div class="button__back-to-top">
        <a href="#back-to-top">
          <i class="iconfont">
            
            <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="35" height="35">
  <path d="M510.866688 227.694839 95.449397 629.218702l235.761562 0-2.057869 328.796468 362.40389 0L691.55698 628.188232l241.942331-3.089361L510.866688 227.694839zM63.840492 63.962777l894.052392 0 0 131.813095L63.840492 195.775872 63.840492 63.962777 63.840492 63.962777zM63.840492 63.962777"></path>
</svg>

          </i>
        </a>
      </div>
    </div>
    
<script type="text/javascript" src="/lib/jquery/jquery-3.2.1.min.js"></script>
  <script type="text/javascript" src="/lib/slideout/slideout-1.0.1.min.js"></script>




<script type="text/javascript" src="/js/main.411d9c08e1340e26f2ffd1786a9f5abfb48553618457fe8f7dc681173a3ea4b7.js" integrity="sha256-QR2cCOE0Diby/9F4ap9av7SFU2GEV/6PfcaBFzo&#43;pLc=" crossorigin="anonymous"></script>



  <script type="text/javascript">
    window.MathJax = {
      showProcessingMessages: false,
      messageStyle: 'none'
    };
  </script>
  <script src='https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-MML-AM_CHTML' async></script>









  
    <script type="text/javascript" src="/lib/photoswipe/photoswipe.min.js"></script>
    <script type="text/javascript" src="/lib/photoswipe/photoswipe-ui-default.min.js"></script>
  
















  <script src="/js/custom.js"></script>


  </body>
</html>
