/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__DR CYREG_GPIO_PRT1_DR
#define Rx_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Rx_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Rx_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Rx_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Rx_1__0__HSIOM_MASK 0x0000000Fu
#define Rx_1__0__HSIOM_SHIFT 0u
#define Rx_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Rx_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Rx_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Rx_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Rx_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Rx_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Rx_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Rx_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Rx_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Rx_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Rx_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Rx_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Rx_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Rx_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Rx_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Rx_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Rx_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Rx_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Rx_1__0__PC CYREG_GPIO_PRT1_PC
#define Rx_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Rx_1__0__PORT 1u
#define Rx_1__0__PS CYREG_GPIO_PRT1_PS
#define Rx_1__0__SHIFT 0u
#define Rx_1__DR CYREG_GPIO_PRT1_DR
#define Rx_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Rx_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Rx_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Rx_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Rx_1__INTR CYREG_GPIO_PRT1_INTR
#define Rx_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Rx_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Rx_1__MASK 0x01u
#define Rx_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Rx_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Rx_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Rx_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Rx_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Rx_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Rx_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Rx_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Rx_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Rx_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Rx_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Rx_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Rx_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Rx_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Rx_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Rx_1__PC CYREG_GPIO_PRT1_PC
#define Rx_1__PC2 CYREG_GPIO_PRT1_PC2
#define Rx_1__PORT 1u
#define Rx_1__PS CYREG_GPIO_PRT1_PS
#define Rx_1__SHIFT 0u

/* Tx_1 */
#define Tx_1__0__DR CYREG_GPIO_PRT1_DR
#define Tx_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Tx_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Tx_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Tx_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Tx_1__0__HSIOM_MASK 0x000000F0u
#define Tx_1__0__HSIOM_SHIFT 4u
#define Tx_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Tx_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Tx_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Tx_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Tx_1__0__OUT_SEL_SHIFT 2u
#define Tx_1__0__OUT_SEL_VAL 2u
#define Tx_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Tx_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Tx_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Tx_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Tx_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Tx_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Tx_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Tx_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Tx_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Tx_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Tx_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Tx_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Tx_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Tx_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Tx_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Tx_1__0__PC CYREG_GPIO_PRT1_PC
#define Tx_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Tx_1__0__PORT 1u
#define Tx_1__0__PS CYREG_GPIO_PRT1_PS
#define Tx_1__0__SHIFT 1u
#define Tx_1__DR CYREG_GPIO_PRT1_DR
#define Tx_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Tx_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Tx_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Tx_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Tx_1__INTR CYREG_GPIO_PRT1_INTR
#define Tx_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Tx_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Tx_1__MASK 0x02u
#define Tx_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Tx_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Tx_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Tx_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Tx_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Tx_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Tx_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Tx_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Tx_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Tx_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Tx_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Tx_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Tx_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Tx_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Tx_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Tx_1__PC CYREG_GPIO_PRT1_PC
#define Tx_1__PC2 CYREG_GPIO_PRT1_PC2
#define Tx_1__PORT 1u
#define Tx_1__PS CYREG_GPIO_PRT1_PS
#define Tx_1__SHIFT 1u

/* adc */
#define adc_cy_psoc4_sar__CLOCK_DIV_ID 0x00000040u
#define adc_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define adc_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define adc_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define adc_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define adc_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define adc_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define adc_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define adc_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define adc_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define adc_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define adc_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define adc_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define adc_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define adc_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define adc_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define adc_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define adc_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define adc_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define adc_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define adc_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define adc_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define adc_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define adc_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define adc_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define adc_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define adc_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define adc_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define adc_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define adc_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define adc_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define adc_cy_psoc4_sar__SAR_NUMBER 0u
#define adc_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define adc_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define adc_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define adc_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define adc_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define adc_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define adc_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define adc_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define adc_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define adc_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define adc_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define adc_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define adc_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define adc_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define adc_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define adc_cy_psoc4_sarmux_8__CH_0_PIN 2
#define adc_cy_psoc4_sarmux_8__CH_0_PORT 7
#define adc_cy_psoc4_sarmux_8__CH_1_PIN 3
#define adc_cy_psoc4_sarmux_8__CH_1_PORT 7
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define adc_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define adc_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define adc_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define adc_cy_psoc4_sarmux_8__VNEG0 0
#define adc_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define adc_intClock__DIV_ID 0x00000040u
#define adc_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define adc_intClock__PA_DIV_ID 0x000000FFu
#define adc_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define adc_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define adc_IRQ__INTC_MASK 0x8000u
#define adc_IRQ__INTC_NUMBER 15u
#define adc_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define adc_IRQ__INTC_PRIOR_NUM 3u
#define adc_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define adc_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define adc_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* buzzer */
#define buzzer__0__DR CYREG_GPIO_PRT3_DR
#define buzzer__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define buzzer__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define buzzer__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define buzzer__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define buzzer__0__HSIOM_MASK 0x00000F00u
#define buzzer__0__HSIOM_SHIFT 8u
#define buzzer__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define buzzer__0__INTR CYREG_GPIO_PRT3_INTR
#define buzzer__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define buzzer__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define buzzer__0__MASK 0x04u
#define buzzer__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define buzzer__0__OUT_SEL_SHIFT 4u
#define buzzer__0__OUT_SEL_VAL 3u
#define buzzer__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define buzzer__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define buzzer__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define buzzer__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define buzzer__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define buzzer__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define buzzer__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define buzzer__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define buzzer__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define buzzer__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define buzzer__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define buzzer__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define buzzer__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define buzzer__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define buzzer__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define buzzer__0__PC CYREG_GPIO_PRT3_PC
#define buzzer__0__PC2 CYREG_GPIO_PRT3_PC2
#define buzzer__0__PORT 3u
#define buzzer__0__PS CYREG_GPIO_PRT3_PS
#define buzzer__0__SHIFT 2u
#define buzzer__DR CYREG_GPIO_PRT3_DR
#define buzzer__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define buzzer__DR_INV CYREG_GPIO_PRT3_DR_INV
#define buzzer__DR_SET CYREG_GPIO_PRT3_DR_SET
#define buzzer__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define buzzer__INTR CYREG_GPIO_PRT3_INTR
#define buzzer__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define buzzer__INTSTAT CYREG_GPIO_PRT3_INTR
#define buzzer__MASK 0x04u
#define buzzer__PA__CFG0 CYREG_UDB_PA3_CFG0
#define buzzer__PA__CFG1 CYREG_UDB_PA3_CFG1
#define buzzer__PA__CFG10 CYREG_UDB_PA3_CFG10
#define buzzer__PA__CFG11 CYREG_UDB_PA3_CFG11
#define buzzer__PA__CFG12 CYREG_UDB_PA3_CFG12
#define buzzer__PA__CFG13 CYREG_UDB_PA3_CFG13
#define buzzer__PA__CFG14 CYREG_UDB_PA3_CFG14
#define buzzer__PA__CFG2 CYREG_UDB_PA3_CFG2
#define buzzer__PA__CFG3 CYREG_UDB_PA3_CFG3
#define buzzer__PA__CFG4 CYREG_UDB_PA3_CFG4
#define buzzer__PA__CFG5 CYREG_UDB_PA3_CFG5
#define buzzer__PA__CFG6 CYREG_UDB_PA3_CFG6
#define buzzer__PA__CFG7 CYREG_UDB_PA3_CFG7
#define buzzer__PA__CFG8 CYREG_UDB_PA3_CFG8
#define buzzer__PA__CFG9 CYREG_UDB_PA3_CFG9
#define buzzer__PC CYREG_GPIO_PRT3_PC
#define buzzer__PC2 CYREG_GPIO_PRT3_PC2
#define buzzer__PORT 3u
#define buzzer__PS CYREG_GPIO_PRT3_PS
#define buzzer__SHIFT 2u

/* clockBuzzer */
#define clockBuzzer__CTRL_REGISTER CYREG_PERI_PCLK_CTL14
#define clockBuzzer__DIV_ID 0x00000042u
#define clockBuzzer__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define clockBuzzer__PA_DIV_ID 0x000000FFu

/* flexSensorA */
#define flexSensorA__0__DR CYREG_GPIO_PRT0_DR
#define flexSensorA__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define flexSensorA__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define flexSensorA__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define flexSensorA__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define flexSensorA__0__HSIOM_MASK 0x0000000Fu
#define flexSensorA__0__HSIOM_SHIFT 0u
#define flexSensorA__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define flexSensorA__0__INTR CYREG_GPIO_PRT0_INTR
#define flexSensorA__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define flexSensorA__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define flexSensorA__0__MASK 0x01u
#define flexSensorA__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define flexSensorA__0__OUT_SEL_SHIFT 0u
#define flexSensorA__0__OUT_SEL_VAL 2u
#define flexSensorA__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define flexSensorA__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define flexSensorA__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define flexSensorA__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define flexSensorA__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define flexSensorA__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define flexSensorA__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define flexSensorA__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define flexSensorA__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define flexSensorA__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define flexSensorA__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define flexSensorA__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define flexSensorA__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define flexSensorA__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define flexSensorA__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define flexSensorA__0__PC CYREG_GPIO_PRT0_PC
#define flexSensorA__0__PC2 CYREG_GPIO_PRT0_PC2
#define flexSensorA__0__PORT 0u
#define flexSensorA__0__PS CYREG_GPIO_PRT0_PS
#define flexSensorA__0__SHIFT 0u
#define flexSensorA__DR CYREG_GPIO_PRT0_DR
#define flexSensorA__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define flexSensorA__DR_INV CYREG_GPIO_PRT0_DR_INV
#define flexSensorA__DR_SET CYREG_GPIO_PRT0_DR_SET
#define flexSensorA__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define flexSensorA__INTR CYREG_GPIO_PRT0_INTR
#define flexSensorA__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define flexSensorA__INTSTAT CYREG_GPIO_PRT0_INTR
#define flexSensorA__MASK 0x01u
#define flexSensorA__PA__CFG0 CYREG_UDB_PA0_CFG0
#define flexSensorA__PA__CFG1 CYREG_UDB_PA0_CFG1
#define flexSensorA__PA__CFG10 CYREG_UDB_PA0_CFG10
#define flexSensorA__PA__CFG11 CYREG_UDB_PA0_CFG11
#define flexSensorA__PA__CFG12 CYREG_UDB_PA0_CFG12
#define flexSensorA__PA__CFG13 CYREG_UDB_PA0_CFG13
#define flexSensorA__PA__CFG14 CYREG_UDB_PA0_CFG14
#define flexSensorA__PA__CFG2 CYREG_UDB_PA0_CFG2
#define flexSensorA__PA__CFG3 CYREG_UDB_PA0_CFG3
#define flexSensorA__PA__CFG4 CYREG_UDB_PA0_CFG4
#define flexSensorA__PA__CFG5 CYREG_UDB_PA0_CFG5
#define flexSensorA__PA__CFG6 CYREG_UDB_PA0_CFG6
#define flexSensorA__PA__CFG7 CYREG_UDB_PA0_CFG7
#define flexSensorA__PA__CFG8 CYREG_UDB_PA0_CFG8
#define flexSensorA__PA__CFG9 CYREG_UDB_PA0_CFG9
#define flexSensorA__PC CYREG_GPIO_PRT0_PC
#define flexSensorA__PC2 CYREG_GPIO_PRT0_PC2
#define flexSensorA__PORT 0u
#define flexSensorA__PS CYREG_GPIO_PRT0_PS
#define flexSensorA__SHIFT 0u

/* flexSensorB */
#define flexSensorB__0__DR CYREG_GPIO_PRT0_DR
#define flexSensorB__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define flexSensorB__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define flexSensorB__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define flexSensorB__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define flexSensorB__0__HSIOM_MASK 0x000000F0u
#define flexSensorB__0__HSIOM_SHIFT 4u
#define flexSensorB__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define flexSensorB__0__INTR CYREG_GPIO_PRT0_INTR
#define flexSensorB__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define flexSensorB__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define flexSensorB__0__MASK 0x02u
#define flexSensorB__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define flexSensorB__0__OUT_SEL_SHIFT 2u
#define flexSensorB__0__OUT_SEL_VAL 2u
#define flexSensorB__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define flexSensorB__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define flexSensorB__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define flexSensorB__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define flexSensorB__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define flexSensorB__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define flexSensorB__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define flexSensorB__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define flexSensorB__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define flexSensorB__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define flexSensorB__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define flexSensorB__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define flexSensorB__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define flexSensorB__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define flexSensorB__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define flexSensorB__0__PC CYREG_GPIO_PRT0_PC
#define flexSensorB__0__PC2 CYREG_GPIO_PRT0_PC2
#define flexSensorB__0__PORT 0u
#define flexSensorB__0__PS CYREG_GPIO_PRT0_PS
#define flexSensorB__0__SHIFT 1u
#define flexSensorB__DR CYREG_GPIO_PRT0_DR
#define flexSensorB__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define flexSensorB__DR_INV CYREG_GPIO_PRT0_DR_INV
#define flexSensorB__DR_SET CYREG_GPIO_PRT0_DR_SET
#define flexSensorB__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define flexSensorB__INTR CYREG_GPIO_PRT0_INTR
#define flexSensorB__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define flexSensorB__INTSTAT CYREG_GPIO_PRT0_INTR
#define flexSensorB__MASK 0x02u
#define flexSensorB__PA__CFG0 CYREG_UDB_PA0_CFG0
#define flexSensorB__PA__CFG1 CYREG_UDB_PA0_CFG1
#define flexSensorB__PA__CFG10 CYREG_UDB_PA0_CFG10
#define flexSensorB__PA__CFG11 CYREG_UDB_PA0_CFG11
#define flexSensorB__PA__CFG12 CYREG_UDB_PA0_CFG12
#define flexSensorB__PA__CFG13 CYREG_UDB_PA0_CFG13
#define flexSensorB__PA__CFG14 CYREG_UDB_PA0_CFG14
#define flexSensorB__PA__CFG2 CYREG_UDB_PA0_CFG2
#define flexSensorB__PA__CFG3 CYREG_UDB_PA0_CFG3
#define flexSensorB__PA__CFG4 CYREG_UDB_PA0_CFG4
#define flexSensorB__PA__CFG5 CYREG_UDB_PA0_CFG5
#define flexSensorB__PA__CFG6 CYREG_UDB_PA0_CFG6
#define flexSensorB__PA__CFG7 CYREG_UDB_PA0_CFG7
#define flexSensorB__PA__CFG8 CYREG_UDB_PA0_CFG8
#define flexSensorB__PA__CFG9 CYREG_UDB_PA0_CFG9
#define flexSensorB__PC CYREG_GPIO_PRT0_PC
#define flexSensorB__PC2 CYREG_GPIO_PRT0_PC2
#define flexSensorB__PORT 0u
#define flexSensorB__PS CYREG_GPIO_PRT0_PS
#define flexSensorB__SHIFT 1u

/* motorA */
#define motorA__0__DR CYREG_GPIO_PRT2_DR
#define motorA__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define motorA__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define motorA__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define motorA__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define motorA__0__HSIOM_MASK 0x0F000000u
#define motorA__0__HSIOM_SHIFT 24u
#define motorA__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define motorA__0__INTR CYREG_GPIO_PRT2_INTR
#define motorA__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define motorA__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define motorA__0__MASK 0x40u
#define motorA__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define motorA__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define motorA__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define motorA__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define motorA__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define motorA__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define motorA__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define motorA__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define motorA__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define motorA__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define motorA__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define motorA__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define motorA__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define motorA__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define motorA__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define motorA__0__PC CYREG_GPIO_PRT2_PC
#define motorA__0__PC2 CYREG_GPIO_PRT2_PC2
#define motorA__0__PORT 2u
#define motorA__0__PS CYREG_GPIO_PRT2_PS
#define motorA__0__SHIFT 6u
#define motorA__DR CYREG_GPIO_PRT2_DR
#define motorA__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define motorA__DR_INV CYREG_GPIO_PRT2_DR_INV
#define motorA__DR_SET CYREG_GPIO_PRT2_DR_SET
#define motorA__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define motorA__INTR CYREG_GPIO_PRT2_INTR
#define motorA__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define motorA__INTSTAT CYREG_GPIO_PRT2_INTR
#define motorA__MASK 0x40u
#define motorA__PA__CFG0 CYREG_UDB_PA2_CFG0
#define motorA__PA__CFG1 CYREG_UDB_PA2_CFG1
#define motorA__PA__CFG10 CYREG_UDB_PA2_CFG10
#define motorA__PA__CFG11 CYREG_UDB_PA2_CFG11
#define motorA__PA__CFG12 CYREG_UDB_PA2_CFG12
#define motorA__PA__CFG13 CYREG_UDB_PA2_CFG13
#define motorA__PA__CFG14 CYREG_UDB_PA2_CFG14
#define motorA__PA__CFG2 CYREG_UDB_PA2_CFG2
#define motorA__PA__CFG3 CYREG_UDB_PA2_CFG3
#define motorA__PA__CFG4 CYREG_UDB_PA2_CFG4
#define motorA__PA__CFG5 CYREG_UDB_PA2_CFG5
#define motorA__PA__CFG6 CYREG_UDB_PA2_CFG6
#define motorA__PA__CFG7 CYREG_UDB_PA2_CFG7
#define motorA__PA__CFG8 CYREG_UDB_PA2_CFG8
#define motorA__PA__CFG9 CYREG_UDB_PA2_CFG9
#define motorA__PC CYREG_GPIO_PRT2_PC
#define motorA__PC2 CYREG_GPIO_PRT2_PC2
#define motorA__PORT 2u
#define motorA__PS CYREG_GPIO_PRT2_PS
#define motorA__SHIFT 6u

/* motorB */
#define motorB__0__DR CYREG_GPIO_PRT2_DR
#define motorB__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define motorB__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define motorB__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define motorB__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define motorB__0__HSIOM_MASK 0xF0000000u
#define motorB__0__HSIOM_SHIFT 28u
#define motorB__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define motorB__0__INTR CYREG_GPIO_PRT2_INTR
#define motorB__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define motorB__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define motorB__0__MASK 0x80u
#define motorB__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define motorB__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define motorB__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define motorB__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define motorB__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define motorB__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define motorB__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define motorB__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define motorB__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define motorB__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define motorB__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define motorB__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define motorB__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define motorB__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define motorB__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define motorB__0__PC CYREG_GPIO_PRT2_PC
#define motorB__0__PC2 CYREG_GPIO_PRT2_PC2
#define motorB__0__PORT 2u
#define motorB__0__PS CYREG_GPIO_PRT2_PS
#define motorB__0__SHIFT 7u
#define motorB__DR CYREG_GPIO_PRT2_DR
#define motorB__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define motorB__DR_INV CYREG_GPIO_PRT2_DR_INV
#define motorB__DR_SET CYREG_GPIO_PRT2_DR_SET
#define motorB__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define motorB__INTR CYREG_GPIO_PRT2_INTR
#define motorB__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define motorB__INTSTAT CYREG_GPIO_PRT2_INTR
#define motorB__MASK 0x80u
#define motorB__PA__CFG0 CYREG_UDB_PA2_CFG0
#define motorB__PA__CFG1 CYREG_UDB_PA2_CFG1
#define motorB__PA__CFG10 CYREG_UDB_PA2_CFG10
#define motorB__PA__CFG11 CYREG_UDB_PA2_CFG11
#define motorB__PA__CFG12 CYREG_UDB_PA2_CFG12
#define motorB__PA__CFG13 CYREG_UDB_PA2_CFG13
#define motorB__PA__CFG14 CYREG_UDB_PA2_CFG14
#define motorB__PA__CFG2 CYREG_UDB_PA2_CFG2
#define motorB__PA__CFG3 CYREG_UDB_PA2_CFG3
#define motorB__PA__CFG4 CYREG_UDB_PA2_CFG4
#define motorB__PA__CFG5 CYREG_UDB_PA2_CFG5
#define motorB__PA__CFG6 CYREG_UDB_PA2_CFG6
#define motorB__PA__CFG7 CYREG_UDB_PA2_CFG7
#define motorB__PA__CFG8 CYREG_UDB_PA2_CFG8
#define motorB__PA__CFG9 CYREG_UDB_PA2_CFG9
#define motorB__PC CYREG_GPIO_PRT2_PC
#define motorB__PC2 CYREG_GPIO_PRT2_PC2
#define motorB__PORT 2u
#define motorB__PS CYREG_GPIO_PRT2_PS
#define motorB__SHIFT 7u

/* pwmBuzzer_PWMUDB */
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__7__POS 7
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define pwmBuzzer_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define pwmBuzzer_PWMUDB_genblk8_stsreg__0__POS 0
#define pwmBuzzer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define pwmBuzzer_PWMUDB_genblk8_stsreg__2__POS 2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define pwmBuzzer_PWMUDB_genblk8_stsreg__3__POS 3
#define pwmBuzzer_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define pwmBuzzer_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST2
#define pwmBuzzer_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST2
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A02
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A12
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D02
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D12
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F02
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F12
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define pwmBuzzer_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2

/* uart_BUART */
#define uart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define uart_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL3
#define uart_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define uart_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL3
#define uart_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define uart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define uart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define uart_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK3
#define uart_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK3
#define uart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define uart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST3
#define uart_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A3
#define uart_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A03
#define uart_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A13
#define uart_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D3
#define uart_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D03
#define uart_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D13
#define uart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define uart_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F3
#define uart_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F03
#define uart_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F13
#define uart_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define uart_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define uart_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define uart_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define uart_BUART_sRX_RxSts__3__MASK 0x08u
#define uart_BUART_sRX_RxSts__3__POS 3
#define uart_BUART_sRX_RxSts__32BIT_MASK_REG CYREG_UDB_W32_MSK
#define uart_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define uart_BUART_sRX_RxSts__32BIT_STATUS_REG CYREG_UDB_W32_ST
#define uart_BUART_sRX_RxSts__4__MASK 0x10u
#define uart_BUART_sRX_RxSts__4__POS 4
#define uart_BUART_sRX_RxSts__5__MASK 0x20u
#define uart_BUART_sRX_RxSts__5__POS 5
#define uart_BUART_sRX_RxSts__MASK 0x38u
#define uart_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK0
#define uart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define uart_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_UDB_W16_A00
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_UDB_W16_A10
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_UDB_W16_D00
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_UDB_W16_D10
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_UDB_W16_F00
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_UDB_W16_F10
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A0_REG CYREG_UDB_W32_A0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A1_REG CYREG_UDB_W32_A1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D0_REG CYREG_UDB_W32_D0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D1_REG CYREG_UDB_W32_D1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F0_REG CYREG_UDB_W32_F0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F1_REG CYREG_UDB_W32_F1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A00
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A10
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D00
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D10
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F00
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F10
#define uart_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A01
#define uart_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A11
#define uart_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D01
#define uart_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D11
#define uart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define uart_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F01
#define uart_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F11
#define uart_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A1
#define uart_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A01
#define uart_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A11
#define uart_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D1
#define uart_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D01
#define uart_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D11
#define uart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define uart_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F1
#define uart_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F01
#define uart_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F11
#define uart_BUART_sTX_TxSts__0__MASK 0x01u
#define uart_BUART_sTX_TxSts__0__POS 0
#define uart_BUART_sTX_TxSts__1__MASK 0x02u
#define uart_BUART_sTX_TxSts__1__POS 1
#define uart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define uart_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define uart_BUART_sTX_TxSts__2__MASK 0x04u
#define uart_BUART_sTX_TxSts__2__POS 2
#define uart_BUART_sTX_TxSts__3__MASK 0x08u
#define uart_BUART_sTX_TxSts__3__POS 3
#define uart_BUART_sTX_TxSts__MASK 0x0Fu
#define uart_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK1
#define uart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define uart_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST1

/* uart_IntClock */
#define uart_IntClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define uart_IntClock__DIV_ID 0x00000041u
#define uart_IntClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define uart_IntClock__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "PeacefulPillow"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
