<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MCAN_reg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_189986733ad0ef179350757b9b4bee57.html">third_party</a></li><li class="navelem"><a class="el" href="dir_c9ec9fd17a4b36d60c65ac3e8ac07f70.html">mcan</a></li><li class="navelem"><a class="el" href="dir_fbf06e61cb75ce71ff45be01a79bb8ee.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MCAN_reg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_c_a_n__reg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2023, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*!*****************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  @file       MCAN_reg.h</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  @brief      M_CAN controller v3.2.1 register definitions</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *******************************************************************************</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __MCAN_REG_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __MCAN_REG_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// This section defines the register offsets for the MCAN controller</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// MCAN Core Release Register</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a48ac330934b4bcd831f00e543d40fd75">   47</a></span>&#160;<span class="preprocessor">#define MCAN_CREL 0x00000000U</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// MCAN Endian Register</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acbe26509c9e0db776e3ff52e48291831">   50</a></span>&#160;<span class="preprocessor">#define MCAN_ENDN 0x00000004U</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// MCAN Data Bit Timing and Prescaler Register</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a69166ac6fa0368c4709b1ccd732b639d">   53</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP 0x0000000CU</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// MCAN Test Register</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae43a47b7dbd4727a41e329eff419d356">   56</a></span>&#160;<span class="preprocessor">#define MCAN_TEST 0x00000010U</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// MCAN RAM Watchdog</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4d6f5820d49d7e6013e0fe0fb71dc046">   59</a></span>&#160;<span class="preprocessor">#define MCAN_RWD 0x00000014U</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// MCAN CC Control Register</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab17d355a4e74c6a194b4235a7c559866">   62</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR 0x00000018U</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// MCAN Nominal Bit Timing and Prescaler Register</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5601ce122d7117e153e4669b84bcc720">   65</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP 0x0000001CU</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// MCAN Timestamp Counter Configuration</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a179e64945f072ba71ed4a07c64c61ec7">   68</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC 0x00000020U</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// MCAN Timestamp Counter Value</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7f97afc0e9dfc5630864624d0353c75f">   71</a></span>&#160;<span class="preprocessor">#define MCAN_TSCV 0x00000024U</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// MCAN Timeout Counter Configuration</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a49a6f71d597913779b1ebdad070ea7e3">   74</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC 0x00000028U</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// MCAN Timeout Counter Value</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5d95cae032f9964cae94a012cd43c29f">   77</a></span>&#160;<span class="preprocessor">#define MCAN_TOCV 0x0000002CU</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// MCAN Error Counter Register</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac47017e04b4dcc872380ab97a8b80d4e">   80</a></span>&#160;<span class="preprocessor">#define MCAN_ECR 0x00000040U</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// MCAN Protocol Status Register</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aecf1ef88feec54e4a01a94c6f7734db0">   83</a></span>&#160;<span class="preprocessor">#define MCAN_PSR 0x00000044U</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// MCAN Transmitter Delay Compensation Register</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a24ce21229b348e45e4a9325429db0496">   86</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR 0x00000048U</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// MCAN Interrupt Register</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad976c2cc4b322b9b1f86d709a4532666">   89</a></span>&#160;<span class="preprocessor">#define MCAN_IR 0x00000050U</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// MCAN Interrupt Enable</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0803250dd45ab3bbb9a9768be538614d">   92</a></span>&#160;<span class="preprocessor">#define MCAN_IE 0x00000054U</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// MCAN Interrupt Line Select</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae98359e0b47a851ca0707458c7faed4b">   95</a></span>&#160;<span class="preprocessor">#define MCAN_ILS 0x00000058U</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// MCAN Interrupt Line Enable</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aae2a516ad62a23ca0f716176977435a4">   98</a></span>&#160;<span class="preprocessor">#define MCAN_ILE 0x0000005CU</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// MCAN Global Filter Configuration</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a88430438d45a481197033d3489b5f40a">  101</a></span>&#160;<span class="preprocessor">#define MCAN_GFC 0x00000080U</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// MCAN Standard ID Filter Configuration</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad2e43c5d66bec5ecf8e5fcf4eefeae6d">  104</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC 0x00000084U</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// MCAN Extended ID Filter Configuration</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aed4f58bc0e7d520f389ab8ddbe610326">  107</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC 0x00000088U</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// MCAN Extended ID and Mask</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac6235eb56ff6b5a70a2c42f04b6ced62">  110</a></span>&#160;<span class="preprocessor">#define MCAN_XIDAM 0x00000090U</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// MCAN High Priority Message Status</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2f257e7e0992c4448e0d7bd3a4321a94">  113</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS 0x00000094U</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// MCAN New Data 1</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ade75b051fa6dbb4dff4965971da5422d">  116</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1 0x00000098U</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// MCAN New Data 2</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a72e0de91071ff4850f73fd0c1060eec5">  119</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2 0x0000009CU</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// MCAN Rx FIFO 0 Configuration</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe51c627eacd7b92f1a8388aa24da52a">  122</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C 0x000000A0U</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// MCAN Rx FIFO 0 Status</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4eb277f5b8591897c88ac92f5f4d02e6">  125</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S 0x000000A4U</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// MCAN Rx FIFO 0 Acknowledge</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a97ff23ba9c2e174028df0cffd32cccc9">  128</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0A 0x000000A8U</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// MCAN Rx Buffer Configuration</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aad93665652e45158cef7a28a27a9013b">  131</a></span>&#160;<span class="preprocessor">#define MCAN_RXBC 0x000000ACU</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// MCAN Rx FIFO 1 Configuration</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1c484ec05b006c21861f0a12151e4ed3">  134</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C 0x000000B0U</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// MCAN Rx FIFO 1 Status</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1a42fc9b729566a651dfdcbbb926ae88">  137</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S 0x000000B4U</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// MCAN Rx FIFO 1 Acknowledge</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a92517e96909cb130c0f5c22d21d11570">  140</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1A 0x000000B8U</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// MCAN Rx Buffer / FIFO Element Size Configuration</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9ed7877b309b242448cc5cb1538aa5d0">  143</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC 0x000000BCU</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// MCAN Tx Buffer Configuration</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae0d10ca48907ce552c8a51040023da43">  146</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC 0x000000C0U</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// MCAN Tx FIFO / Queue Status</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a59da9839c080537ba620c771edbde385">  149</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS 0x000000C4U</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// MCAN Tx Buffer Element Size Configuration</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a398b145bd54dae668bba673de6b5d6bb">  152</a></span>&#160;<span class="preprocessor">#define MCAN_TXESC 0x000000C8U</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// MCAN Tx Buffer Request Pending</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae3738b7f974f64ddadafff26886981b6">  155</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP 0x000000CCU</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// MCAN Tx Buffer Add Request</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad18d56142eaacc1cb02b4ba5c377b9c1">  158</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR 0x000000D0U</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// MCAN Tx Buffer Cancellation Request</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8b69ce2aacaedba2e3e83269f754fb47">  161</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR 0x000000D4U</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// MCAN Tx Buffer Transmission Occurred</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab9063f601fe019cf77ead6eb8c0ee4d5">  164</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO 0x000000D8U</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// MCAN Tx Buffer Cancellation Finished</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a721f01950c83f86682add12c20e30711">  167</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF 0x000000DCU</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// MCAN Tx Buffer Transmission Interrupt Enable</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a311f940328205d2003d1a9dc8434027b">  170</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE 0x000000E0U</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// MCAN Tx Buffer Cancellation Finished Interrupt Enable</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0b500675dc1d16915274fc83b4a674c6">  173</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE 0x000000E4U</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// MCAN Tx Event FIFO Configuration</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad5c45a928ee7b25b883427aec5b33ed1">  176</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC 0x000000F0U</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// MCAN Tx Event FIFO Status</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9faef0a06dbf69dc90c79a83830ff333">  179</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS 0x000000F4U</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// MCAN Tx Event FIFO Acknowledge</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0310a70a02994fda3bf931cd493eb1e3">  182</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFA 0x000000F8U</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// Register: MCAN_CREL</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// Field: [31:28] REL</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// Core Release. One digit, BCD-coded.</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a56c696d322de93c226b2ce889d74ab9f">  192</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_REL_WIDTH 4U</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2de4b9775f9e555c668bbeddd6b99101">  193</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_REL_MASK  0xF0000000U</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa1ae79ff86d8cfc7d51c3ddd26419981">  194</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_REL_SHIFT 28U</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// Field: [27:24] STEP</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// Step of Core Release. One digit, BCD-coded.</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aecfde502b447f9f39288651afdba8f2c">  199</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_STEP_WIDTH 4U</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acd78022af036e2ac9e8df712a526a149">  200</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_STEP_MASK  0x0F000000U</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a074f9ab6a7c41e4474563b6798d3f977">  201</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_STEP_SHIFT 24U</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// Field: [23:20] SUBSTEP</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// Sub-Step of Core Release. One digit, BCD-coded.</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9fccabdc12add1a7dcdc54b328500a4a">  206</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_SUBSTEP_WIDTH 4U</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a60fe0f81ec15ff6e76c941b6e83c698b">  207</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_SUBSTEP_MASK  0x00F00000U</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a58cb817adb22236cf7ec6c76f68d1361">  208</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_SUBSTEP_SHIFT 20U</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// Field: [19:16] YEAR</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// Time Stamp Year. One digit, BCD-coded.</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acb47521b5dab1ced86b5e9277a6ca796">  213</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_YEAR_WIDTH 4U</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a569c2813e39c018cabe9c9c8abdab32a">  214</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_YEAR_MASK  0x000F0000U</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac83509de0c4e7b04d9687f1fb610e1da">  215</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_YEAR_SHIFT 16U</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// Field:  [15:8] MON</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// Time Stamp Month. Two digits, BCD-coded.</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5223d0434b5f71604a2fce08d82f465d">  220</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_MON_WIDTH 8U</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abdc305eb055c99fe8563eb1749265aec">  221</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_MON_MASK  0x0000FF00U</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1cbb5ac8de945cd097f6efac9a9acf43">  222</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_MON_SHIFT 8U</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// Field:   [7:0] DAY</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">// Time Stamp Day. Two digits, BCD-coded.</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aebec42ff4c74ac195b3ec71f7a1b23c9">  227</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_DAY_WIDTH 8U</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a429c2e2f05eca784c57dccbb27a90d46">  228</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_DAY_MASK  0x000000FFU</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a43dc728cb60f29407b428daa2f886a88">  229</a></span>&#160;<span class="preprocessor">#define MCAN_CREL_DAY_SHIFT 0U</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// Register: MCAN_ENDN</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// Field:  [31:0] ETV</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// Endianess Test Value. Reading the constant value maintained in this register</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">// allows software to determine the endianess of the host CPU.</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a895ab75e89482526b22640ae41138f93">  240</a></span>&#160;<span class="preprocessor">#define MCAN_ENDN_ETV_WIDTH 32U</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad723e1a4de1ea800ffaabbe01a655218">  241</a></span>&#160;<span class="preprocessor">#define MCAN_ENDN_ETV_MASK  0xFFFFFFFFU</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af86bc3004876fc2dcbf25d7d62c45899">  242</a></span>&#160;<span class="preprocessor">#define MCAN_ENDN_ETV_SHIFT 0U</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac0b925aa311f3d588fff4ce76a6e1d73">  244</a></span>&#160;<span class="preprocessor">#define MCAN_ENDN_ETV_VALUE 0x87654321U</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// Register: MCAN_DBTP</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// Field:    [23] TDC</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// Transmitter Delay Compensation</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//   0  Transmitter Delay Compensation disabled</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//   1  Transmitter Delay Compensation enabled</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// +I107</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3756abb0739f20f4633c8b174592f3dd">  258</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_TDC       0x00800000U</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a53475ab7fa788d54c7819b90872cd583">  259</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_TDC_MASK  0x00800000U</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abc1c849a747bf359ba028572a56a10b0">  260</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_TDC_SHIFT 23U</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// Field: [20:16] DBRP</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// Data Bit Rate Prescaler. The value by which the oscillator frequency is</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// divided for generating the bit time quanta. The bit time is built up from a</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// 31. The actual interpretation by the hardware of this value is such that one</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// more than the value programmed here is used.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a54ca0cd1994da3af9be6865f84bac99d">  271</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DBRP_WIDTH 5U</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a723fa497a80f23cc110ac00d90a268c1">  272</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DBRP_MASK  0x001F0000U</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a414e3ab8b80462739e5072ca1b3d8fab">  273</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DBRP_SHIFT 16U</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// Field:  [12:8] DTSEG1</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// Data Time Segment Before Sample Point. Valid values are 0 to 31. The actual</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// interpretation by the hardware of this value is such that one more than the</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// programmed value is used.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3ee0923c7fcdbe84f6b27201bc0c681e">  282</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG1_WIDTH 5U</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac8ccc4ac5b39fbe427dc85929c4197ca">  283</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG1_MASK  0x00001F00U</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa595e4ec8000ff19ccc3be0f384bcd89">  284</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG1_SHIFT 8U</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// Field:   [7:4] DTSEG2</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// Data Time Segment After Sample Point. Valid values are 0 to 15. The actual</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// interpretation by the hardware of this value is such that one more than the</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">// programmed value is used.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a94e009fc406a30e3d1d124b0fa266458">  293</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG2_WIDTH 4U</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa44c959f6fe97884a155eddb37d9c769">  294</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG2_MASK  0x000000F0U</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa2f3d426b3195a629a03a81e2bc69f22">  295</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DTSEG2_SHIFT 4U</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// Field:   [3:0] DSJW</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// Data Resynchronization Jump Width. Valid values are 0 to 15. The actual</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// interpretation by the hardware of this value is such that one more than the</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// value programmed here is used.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7928753ef9bf50923e5ef0e9faaf7329">  304</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DSJW_WIDTH 4U</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a54d0c00125890ec358421158422149cd">  305</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DSJW_MASK  0x0000000FU</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adb91aeb6c6bc79d8577f2c9e6ffed1f0">  306</a></span>&#160;<span class="preprocessor">#define MCAN_DBTP_DSJW_SHIFT 0U</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// Register: MCAN_TEST</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// Field:     [7] RX</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// Receive Pin. Monitors the actual value of the CAN receive pin.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//   0  The CAN bus is dominant (CAN RX pin = &#39;0&#39;)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//   1  The CAN bus is recessive (CAN RX pin = &#39;1&#39;)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a392a451f0deb62981e36c302aa0a0a49">  318</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_RX       0x00000080U</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a578711d62f03d8c8a553d3cbd2ddb607">  319</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_RX_MASK  0x00000080U</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad2732d71a3a041ec0a47cf0f23e2fd41">  320</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_RX_SHIFT 7U</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// Field:   [6:5] TX</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">// Control of Transmit Pin</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//   00  CAN TX pin controlled by the CAN Core, updated at the end of the CAN</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// bit time</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">//   01  Sample Point can be monitored at CAN TX pin</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//   10  Dominant (&#39;0&#39;) level at CAN TX pin</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//   11  Recessive (&#39;1&#39;) at CAN TX pin</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abd5057673ecefb3c3f69f3d792215601">  332</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TX_WIDTH 2U</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aafe546fca2177444bef938e3299a2040">  333</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TX_MASK  0x00000060U</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a095d3bbaac059b7d3888e748d2547a14">  334</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_TX_SHIFT 5U</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// Field:     [4] LBCK</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// Loop Back Mode</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">//   0  Reset value, Loop Back Mode is disabled</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//   1  Loop Back Mode is enabled</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a77405da2bc20a6af771b39e886367948">  343</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_LBCK       0x00000010U</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a41b9d501a1ee7e32e0743764ac6653db">  344</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_LBCK_MASK  0x00000010U</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a18906cb754dbf6597aee5ca9cf8a4a6a">  345</a></span>&#160;<span class="preprocessor">#define MCAN_TEST_LBCK_SHIFT 4U</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// Register: MCAN_RWD</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// Field:  [15:8] WDV</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// Watchdog Value. Acutal Message RAM Watchdog Counter Value.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// The RAM Watchdog monitors the READY output of the Message RAM. A Message RAM</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// access via the MCAN&#39;s Generic Master Interface starts the Message RAM</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// Watchdog Counter with the value configured by the WDC field. The counter is</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// reloaded with WDC when the Message RAM signals successful completion by</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">// activating its READY output. In case there is no response from the Message</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">// RAM until the counter has counted down to zero, the counter stops and</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// interrupt flag MCAN_IR.WDI is set. The RAM Watchdog Counter is clocked by</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// the host (system) clock.</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a26ef4c7c1a102fd3e2a3b593b7c971e6">  364</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDV_WIDTH 8U</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a57f37c6179426605e9294b8265bd9f3c">  365</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDV_MASK  0x0000FF00U</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5b07c23e61c406eb3df13476160101f6">  366</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDV_SHIFT 8U</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// Field:   [7:0] WDC</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// Watchdog Configuration. Start value of the Message RAM Watchdog Counter.</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// With the reset value of &quot;00&quot; the counter is disabled.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0681c1ab109e2ab025424255ad2f9e9a">  374</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDC_WIDTH 8U</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a81be3853214a504f5163ceef62080fbb">  375</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDC_MASK  0x000000FFU</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af786cf2cfd28eaf8c12a373075ea4883">  376</a></span>&#160;<span class="preprocessor">#define MCAN_RWD_WDC_SHIFT 0U</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// Register: MCAN_CCCR</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// Field:    [15] NISO</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// Non ISO Operation. If this bit is set, the MCAN uses the CAN FD frame format</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// as specified by the Bosch CAN FD Specification V1.0.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//   0  CAN FD frame format according to ISO 11898-1:2015</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//   1  CAN FD frame format according to Bosch CAN FD Specification V1.0</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4209584a2bc3c8efaa35fa1396765a14">  389</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_NISO       0x00008000U</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a68fecf6b9cbf2eb45affadd0ddd2dd33">  390</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_NISO_MASK  0x00008000U</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0a92d94937911afb93f852ecf5f8d778">  391</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_NISO_SHIFT 15U</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// Field:    [14] TXP</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// Transmit Pause. If this bit is set, the MCAN pauses for two CAN bit times</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// before starting the next transmission after itself has successfully</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// transmitted a frame.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//   0  Transmit pause disabled</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//   1  Transmit pause enabled</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae35021131d308ead4585957ea2cc9399">  402</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TXP       0x00004000U</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8edd064bba5e6da11f466c255a36641c">  403</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TXP_MASK  0x00004000U</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0e8230e7570d7a3b709e31c825447c0d">  404</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TXP_SHIFT 14U</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">// Field:    [13] EFBI</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">// Edge Filtering during Bus Integration</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//   0  Edge filtering disabled</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//   1  Two consecutive dominant tq required to detect an edge for hard</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// synchronization</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a884c4be9afd577eb010f8f7a9d0c314b">  414</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_EFBI       0x00002000U</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad71963c566871490c2439a9f0d1a4d69">  415</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_EFBI_MASK  0x00002000U</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5274dddedb012c34b3d51142ba4c9b26">  416</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_EFBI_SHIFT 13U</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// Field:    [12] PXHD</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// Protocol Exception Handling Disable</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//   0  Protocol exception handling enabled</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">//   1  Protocol exception handling disabled</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// Note: When protocol exception handling is disabled, the MCAN will transmit</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// an error frame when it detects a protocol exception condition.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae01841061cde764921b5364e9fa07e4a">  427</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_PXHD       0x00001000U</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ace113a0e6c40d71818334c5903ddfbf4">  428</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_PXHD_MASK  0x00001000U</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a22fe020f4b8f9133f3680bbd7d4dc291">  429</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_PXHD_SHIFT 12U</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">// Field:     [9] BRSE</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// Bit Rate Switch Enable</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//   0  Bit rate switching for transmissions disabled</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//   1  Bit rate switching for transmissions enabled</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// Note: When CAN FD operation is disabled FDOE = &#39;0&#39;, BRSE is not evaluated.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0bf6a5f1a33a2eda31454949093f4d23">  439</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_BRSE       0x00000200U</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a82a1fe2e3985b9c79444b126aacfaffb">  440</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_BRSE_MASK  0x00000200U</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaf738d10990383a26f92e2484d5eee88">  441</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_BRSE_SHIFT 9U</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// Field:     [8] FDOE</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// Flexible Datarate Operation Enable</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//   0  FD operation disabled</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//   1  FD operation enabled</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abadc92bf6f2b5220c079c20498f9d9fe">  450</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_FDOE       0x00000100U</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6d7d093987dcf9b8ec2853f62b656be7">  451</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_FDOE_MASK  0x00000100U</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad9ebd9fcf6b2fbb8061745df3ab1fe25">  452</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_FDOE_SHIFT 8U</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// Field:     [7] TEST</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// Test Mode Enable</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">//   0  Normal operation, register TEST holds reset values</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">//   1  Test Mode, write access to register TEST enabled</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// Qualified Write 1 to Set is possible only with CCCR.CCE=&#39;1&#39; and</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a67951c94eec9d0fade4d5468caa63897">  462</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TEST       0x00000080U</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acca81ed3b34ed2d21da874423d970a06">  463</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TEST_MASK  0x00000080U</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9eca8d05fdeaeb8d182ca15d9fa42d87">  464</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_TEST_SHIFT 7U</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">// Field:     [6] DAR</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// Disable Automatic Retransmission</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//   0  Automatic retransmission of messages not transmitted successfully</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">// enabled</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">//   1  Automatic retransmission disabled</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3aced5516ff86e195ce6926f518d9e53">  474</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_DAR       0x00000040U</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3b2753c8a97b0b3db222d93ba54d9878">  475</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_DAR_MASK  0x00000040U</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aad09c211bc1a379746cb0078bb45685f">  476</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_DAR_SHIFT 6U</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// Field:     [5] MON</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// Bus Monitoring Mode. Bit MON can only be set by SW when both CCE and INIT</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// are set to &#39;1&#39;. The bit can be reset by SW at any time.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">//   0  Bus Monitoring Mode is disabled</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//   1  Bus Monitoring Mode is enabled</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// Qualified Write 1 to Set is possible only with CCCR.CCE=&#39;1&#39; and</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aec6ca600990408fc9dad40f6656ea8d3">  487</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_MON       0x00000020U</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af6633cf42e6274840ee2abe1a7bbc681">  488</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_MON_MASK  0x00000020U</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2361daf6f8e1f9d6938f4c6f2da0ef49">  489</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_MON_SHIFT 5U</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// Field:     [4] CSR</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// Clock Stop Request</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">//   0  No clock stop is requested</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//   1  Clock stop requested. When clock stop is requested, first INIT and then</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// CSA will be set after all pending transfer requests have been completed and</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">// the CAN bus reached idle.</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a17ba3d17e076fed7de3017dba4c9c3e5">  498</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSR       0x00000010U</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abfdc706850cb91f40929ab048ab96c98">  499</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSR_MASK  0x00000010U</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab076586286d7de61ea3fa2431448520d">  500</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSR_SHIFT 4U</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// Field:     [3] CSA</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// Clock Stop Acknowledge</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">//   0  No clock stop acknowledged</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//   1  MCAN may be set in power down by stopping the Host and CAN clocks</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0f61639467f54bbdf63030f0fa9225e3">  507</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSA       0x00000008U</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae7b0e022d974646c8285d9fe545f0731">  508</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSA_MASK  0x00000008U</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adf37d129bdce42923452b615869b4194">  509</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CSA_SHIFT 3U</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">// Field:     [2] ASM</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">// Restricted Operation Mode. Bit ASM can only be set by SW when both CCE and</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// INIT are set to &#39;1&#39;. The bit can be reset by SW at any time.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//   0  Normal CAN operation</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">//   1  Restricted Operation Mode active</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// Qualified Write 1 to Set is possible only with CCCR.CCE=&#39;1&#39; and</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac6d5578739aa067ab929e6bc181571ce">  520</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_ASM       0x00000004U</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa254bf638b25cd87ddcd831bd2df7338">  521</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_ASM_MASK  0x00000004U</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae841c39f5dbf975731bddb855cc61404">  522</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_ASM_SHIFT 2U</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// Field:     [1] CCE</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">// Configuration Change Enable</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">//   0  The CPU has no write access to the protected configuration registers</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//   1  The CPU has write access to the protected configuration registers</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// (while CCCR.INIT = &#39;1&#39;)</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a388e2f8b2a58736e39b84c8a604f93a0">  532</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CCE       0x00000002U</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5e4a9f93b78310e75e3d3f46e26ffd2a">  533</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CCE_MASK  0x00000002U</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9c238a8ed759848c92d3b426f62e496c">  534</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_CCE_SHIFT 1U</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// Field:     [0] INIT</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// Initialization</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//   0  Normal Operation</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//   1  Initialization is started</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// Note: Due to the synchronization mechanism between the two clock domains,</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// there may be a delay until the value written to INIT can be read back.</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// Therefore the programmer has to assure that the previous value written to</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// INIT has been accepted by reading INIT before setting INIT to a new value.</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2d679ba6d4d15b01aae325f11eb9195c">  545</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_INIT       0x00000001U</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1d0d1569f8dd443546ec8c6954ac38ff">  546</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_INIT_MASK  0x00000001U</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a933f47a06cb1fcc680bdd89cb70b99a8">  547</a></span>&#160;<span class="preprocessor">#define MCAN_CCCR_INIT_SHIFT 0U</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">// Register: MCAN_NBTP</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// Field: [31:25] NSJW</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// Nominal (Re)Synchronization Jump Width. Valid values are 0 to 127. The</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// actual interpretation by the hardware of this value is such that one more</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">// than the value programmed here is used.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abb12d4cd0179f5a1228e5d1db5984292">  561</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NSJW_WIDTH 7U</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1466f4c65a174973a7750c6ca1b58348">  562</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NSJW_MASK  0xFE000000U</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe5a0b747fa012c6076cf70112063b6c">  563</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NSJW_SHIFT 25U</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">// Field: [24:16] NBRP</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">// Nominal Bit Rate Prescaler. The value by which the oscillator frequency is</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// divided for generating the bit time quanta. The bit time is built up from a</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">// multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// 511. The actual interpretation by the hardware of this value is such that</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">// one more than the value programmed here is used.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a89b0ea5617823745c9e3a3f5f595e560">  574</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NBRP_WIDTH 9U</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9a1dffba2bd8e9a62db70808d6f20836">  575</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NBRP_MASK  0x01FF0000U</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aef302b4b63e339cc23c5e53570deb802">  576</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NBRP_SHIFT 16U</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">// Field:  [15:8] NTSEG1</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">// Nominal Time Segment Before Sample Point. Valid values are 1 to 255. The</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">// actual interpretation by the hardware of this value is such that one more</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">// than the programmed value is used.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2f9eb5eedb3c5f814a612e2eb6634fc1">  585</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG1_WIDTH 8U</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3a2b736cc9ca64e63a34924f9997944c">  586</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG1_MASK  0x0000FF00U</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af9f1212b9e9257859edb0e8cb0bda9a8">  587</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG1_SHIFT 8U</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">// Field:   [6:0] NTSEG2</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// Nominal Time Segment After Sample Point. Valid values are 1 to 127. The</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">// actual interpretation by the hardware of this value is such that one more</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// than the programmed value is used.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aee4d8faa72e3a2ec9111bb5867f3e943">  596</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG2_WIDTH 7U</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa4594c4e351bb6927a444baf4d4efcc3">  597</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG2_MASK  0x0000007FU</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a094c6ce4e04efdc4a7586a55593f0573">  598</a></span>&#160;<span class="preprocessor">#define MCAN_NBTP_NTSEG2_SHIFT 0U</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// Register: MCAN_TSCC</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">// Field: [19:16] TCP</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// Timestamp Counter Prescaler. Configures the timestamp and timeout counters</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// time unit in multiples of CAN bit times. Valid values are 0 to 15. The</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// actual interpretation by the hardware of this value is such that one more</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">// than the value programmed here is used.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">// Note: With CAN FD an external counter is required for timestamp generation</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// (TSS = &quot;10&quot;).</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a451bebaf641569c2329cc0fd3ca7c965">  616</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TCP_WIDTH 4U</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a87230d796dbd8543d7b2fda70157eb3b">  617</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TCP_MASK  0x000F0000U</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af9f947678c2372e1763716853df700f0">  618</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TCP_SHIFT 16U</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">// Field:   [1:0] TSS</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">// Timestamp Select</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//   00  Timestamp counter value always 0x0000</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">//   01  Timestamp counter value incremented according to TCP</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">//   10  External timestamp counter value used</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">//   11  Same as &quot;00&quot;</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a527118b05f5f8ef3de661a4aee9655ce">  629</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TSS_WIDTH 2U</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad184b73de7a6189d5061cde27965c07d">  630</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TSS_MASK  0x00000003U</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af86ec43ad0ec31e9d960daa1b2058c93">  631</a></span>&#160;<span class="preprocessor">#define MCAN_TSCC_TSS_SHIFT 0U</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// Register: MCAN_TSCV</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// Field:  [15:0] TSC</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">// Timestamp Counter. The internal/external Timestamp Counter value is captured</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// on start of frame (both Rx and Tx). When TSCC.TSS = &quot;01&quot;, the Timestamp</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// Counter is incremented in multiples of CAN bit times, (1...16), depending on</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// the configuration of TSCC.TCP. A wrap around sets interrupt flag IR.TSW.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// Write access resets the counter to zero. When TSCC.TSS = &quot;10&quot;, TSC reflects</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// the External Timestamp Counter value, and a write access has no impact.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// Note: A &quot;wrap around&quot; is a change of the Timestamp Counter value from</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">// non-zero to zero not</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// caused by write access to MCAN_TSCV.</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6bb1531b744d60ba1228382f8a1445be">  650</a></span>&#160;<span class="preprocessor">#define MCAN_TSCV_TSC_WIDTH 16U</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab43af5a42b54479b69706bb0684c1c25">  651</a></span>&#160;<span class="preprocessor">#define MCAN_TSCV_TSC_MASK  0x0000FFFFU</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6e6e51f2815aa170ad0876b1c5324fd4">  652</a></span>&#160;<span class="preprocessor">#define MCAN_TSCV_TSC_SHIFT 0U</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">// Register: MCAN_TOCC</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">// Field: [31:16] TOP</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">// Timeout Period. Start value of the Timeout Counter (down-counter).</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// Configures the Timeout Period.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab59e7018d08c06b88934dd87213ce178">  665</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOP_WIDTH 16U</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2de82da13888080e6056f3812d177ee6">  666</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOP_MASK  0xFFFF0000U</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a32df2bd5c8d477f2b11fd2a9bfa052e0">  667</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOP_SHIFT 16U</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// Field:   [2:1] TOS</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">// Timeout Select. When operating in Continuous mode, a write to TOCV presets</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// the counter to the value configured by TOCC.TOP and continues down-counting.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">// When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">// presets the counter to the value configured by TOCC.TOP. Down-counting is</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">// started when the first FIFO element is stored.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">//   00  Continuous operation</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">//   01  Timeout controlled by Tx Event FIFO</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">//   10  Timeout controlled by Rx FIFO 0</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">//   11  Timeout controlled by Rx FIFO 1</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa07c4340d006c9562815375b795cec23">  682</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOS_WIDTH 2U</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a37d9de9127b2269c9efd4e5f429586ee">  683</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOS_MASK  0x00000006U</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0451d402fc8a9334a63314e1aedaeb54">  684</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_TOS_SHIFT 1U</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">// Field:     [0] ETOC</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">// Enable Timeout Counter</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">//   0  Timeout Counter disabled</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">//   1  Timeout Counter enabled</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a55dce49388fc19f30fc9488b3e1139d8">  693</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_ETOC       0x00000001U</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af0a94ff091547b69eb5219f96507fe83">  694</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_ETOC_MASK  0x00000001U</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a75f3949157cc060d03f7edd70ffa465d">  695</a></span>&#160;<span class="preprocessor">#define MCAN_TOCC_ETOC_SHIFT 0U</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">// Register: MCAN_TOCV</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">// Field:  [15:0] TOC</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">// Timeout Counter. The Timeout Counter is decremented in multiples of CAN bit</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">// times, (1...16), depending on the configuration of TSCC.TCP. When</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">// decremented to zero, interrupt flag IR.TOO is set and the Timeout Counter is</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">// stopped. Start and reset/restart conditions are configured via TOCC.TOS.</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aba6701e12758570f58af9dcad18c419f">  708</a></span>&#160;<span class="preprocessor">#define MCAN_TOCV_TOC_WIDTH 16U</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a01d35ab4c75f85c618c7b339f429358d">  709</a></span>&#160;<span class="preprocessor">#define MCAN_TOCV_TOC_MASK  0x0000FFFFU</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a65a874a27319cb90590bf8f3fc756e06">  710</a></span>&#160;<span class="preprocessor">#define MCAN_TOCV_TOC_SHIFT 0U</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// Register: MCAN_ECR</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">// Field: [23:16] CEL</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">// CAN Error Logging. The counter is incremented each time when a CAN protocol</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">// error causes the Transmit Error Counter or the Receive Error Counter to be</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">// incremented. It is reset by read access to CEL. The counter stops at 0xFF;</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">// the next increment of TEC or REC sets interrupt flag IR.ELO.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">// Note: When CCCR.ASM is set, the CAN protocol controller does not increment</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">// TEC and REC when a CAN protocol error is detected, but CEL is still</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// incremented.</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a95a9dceafaaba7f75ee12756c64dd9c4">  727</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_CEL_WIDTH 8U</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9a052847fd5940dd0555d7c901416ba4">  728</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_CEL_MASK  0x00FF0000U</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a49cc5ad2ec40ee2a2716c283a525a886">  729</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_CEL_SHIFT 16U</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">// Field:    [15] RP</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">// Receive Error Passive</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">//   0  The Receive Error Counter is below the error passive level of 128</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">//   1  The Receive Error Counter has reached the error passive level of 128</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afc02132b36db5a896071fd0a7ba2b89c">  736</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_RP       0x00008000U</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a390c2229a7c4d68c0fc1286a947e26aa">  737</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_RP_MASK  0x00008000U</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acd0b577a7324bcba59d62634c90dbbf1">  738</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_RP_SHIFT 15U</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// Field:  [14:8] REC</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">// Receive Error Counter. Actual state of the Receive Error Counter, values</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">// between 0 and 127.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">// Note: When CCCR.ASM is set, the CAN protocol controller does not increment</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">// TEC and REC when a CAN protocol error is detected, but CEL is still</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">// incremented.</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af3b02acc7354108e55cd0f8852ae9e33">  748</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_REC_WIDTH 7U</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a43beb4cfc1c9baeae7192d3bb4e0a77f">  749</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_REC_MASK  0x00007F00U</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9245ab85f7788fc015ecd99660ba8263">  750</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_REC_SHIFT 8U</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">// Field:   [7:0] TEC</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">// Transmit Error Counter. Actual state of the Transmit Error Counter, values</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">// between 0 and 255.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">// Note: When CCCR.ASM is set, the CAN protocol controller does not increment</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">// TEC and REC when a CAN protocol error is detected, but CEL is still</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">// incremented.</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a567e39fb6197e377e99555c16aedd87b">  760</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_TEC_WIDTH 8U</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7a2f90b70af950e71a60083853b651ec">  761</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_TEC_MASK  0x000000FFU</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a26e7571f4e3b53f40471f39c9c079344">  762</a></span>&#160;<span class="preprocessor">#define MCAN_ECR_TEC_SHIFT 0U</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">// Register: MCAN_PSR</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">// Field: [22:16] TDCV</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">// Transmitter Delay Compensation Value. Position of the secondary sample</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">// point, defined by the sum of the measured delay from the internal CAN TX</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">// signal to the internal CAN RX signal and TDCR.TDCO. The SSP position is, in</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">// the data phase, the number of mtq between the start of the transmitted bit</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">// and the secondary sample point. Valid values are 0 to 127 mtq.</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acfd7fa2de6c485cec86fce7755b6f2b6">  776</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_TDCV_WIDTH 7U</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1c74b0c6d933acd7a1e25bf5a15ed28d">  777</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_TDCV_MASK  0x007F0000U</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a238cdd69415a4ba9089b80872981dd54">  778</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_TDCV_SHIFT 16U</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">// Field:    [14] PXE</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">// Protocol Exception Event</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">//   0  No protocol exception event occurred since last read access</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">//   1  Protocol exception event occurred</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aea6b9465ab2a363294638308607be6fe">  785</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_PXE       0x00004000U</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa5eddbe9195f4f6948b80cc4eabd20cf">  786</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_PXE_MASK  0x00004000U</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afc6994990dd4513633208304795d248c">  787</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_PXE_SHIFT 14U</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">// Field:    [13] RFDF</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">// Received a CAN FD Message.  This bit is set independent of acceptance</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">// filtering.</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">//   0  Since this bit was reset by the CPU, no CAN FD message has been</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">// received</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">//   1  Message in CAN FD format with FDF flag set has been received</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6b811a983acd3f3b20bf56a0a47f21a4">  796</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RFDF       0x00002000U</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a13b4b54a30f6315486f655394cefff34">  797</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RFDF_MASK  0x00002000U</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a47a4446eebc6d7560c45dfe1b433b749">  798</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RFDF_SHIFT 13U</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">// Field:    [12] RBRS</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">// BRS Flag of Last Received CAN FD Message. This bit is set together with</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// RFDF, independent of acceptance filtering.</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">//   0  Last received CAN FD message did not have its BRS flag set</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">//   1  Last received CAN FD message had its BRS flag set</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5ce4d68dbbb79b7824dcc3d8b0735b8b">  806</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RBRS       0x00001000U</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab1305112a740e3270c260502fc8cfbc4">  807</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RBRS_MASK  0x00001000U</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a341bf46954634757f42ce22e1d81f340">  808</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RBRS_SHIFT 12U</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// Field:    [11] RESI</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// ESI Flag of Last Received CAN FD Message. This bit is set together with</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">// RFDF, independent of acceptance filtering.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//   0  Last received CAN FD message did not have its ESI flag set</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">//   1  Last received CAN FD message had its ESI flag set</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ada9231f1e5462f4e4732c825d1a9d12d">  816</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RESI       0x00000800U</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a128ae9dab873d4eb2ec6ca525c18ce96">  817</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RESI_MASK  0x00000800U</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abd88f74b6e689c6123dad8f5c90f3440">  818</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_RESI_SHIFT 11U</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// Field:  [10:8] DLEC</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">// Data Phase Last Error Code. Type of last error that occurred in the data</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">// phase of a CAN FD format frame with its BRS flag set. Coding is the same as</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">// for LEC. This field will be cleared to zero when a CAN FD format frame with</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">// its BRS flag set has been transferred (reception or transmission) without</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">// error.</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aded40d3097add99bce4ecc720c65a475">  827</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_DLEC_WIDTH 3U</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4337a92c1b3b868e0a002293265b1c43">  828</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_DLEC_MASK  0x00000700U</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a77a4346450b5fe5d5219429f36200530">  829</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_DLEC_SHIFT 8U</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">// Field:     [7] BO</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">// Bus_Off Status</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">//   0  The M_CAN is not Bus_Off</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//   1  The M_CAN is in Bus_Off state</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae73bee2e3744e7eedad34a052df058df">  836</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_BO       0x00000080U</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac9d17fb13d0e8d601cd130009c595097">  837</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_BO_MASK  0x00000080U</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0554806d3083cfd4ac5778a71357e279">  838</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_BO_SHIFT 7U</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// Field:     [6] EW</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">// Warning Status</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">//   0  Both error counters are below the Error_Warning limit of 96</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">//   1  At least one of error counter has reached the Error_Warning limit of 96</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac860bd585def573ed771d947bc902879">  845</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EW       0x00000040U</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2c1b7a3953681d0bc7c5ee4022e01639">  846</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EW_MASK  0x00000040U</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2bd845f12831c8a75b5c4484290fd57e">  847</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EW_SHIFT 6U</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">// Field:     [5] EP</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// Error Passive</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//   0  The M_CAN is in the Error_Active state. It normally takes part in bus</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">// communication and sends an active error flag when an error has been detected</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">//   1  The M_CAN is in the Error_Passive state</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7737127587e21fe094272c0ab0950101">  855</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EP       0x00000020U</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6f4e8cfc09df87916584b248cb83eabb">  856</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EP_MASK  0x00000020U</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ace0af1657b07816034135f32ef090e26">  857</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_EP_SHIFT 5U</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">// Field:   [4:3] ACT</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">// Node Activity.  Monitors the module&#39;s CAN communication state.</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">//   00  Synchronizing - node is synchronizing on CAN communication</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">//   01  Idle - node is neither receiver nor transmitter</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">//   10  Receiver - node is operating as receiver</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">//   11  Transmitter - node is operating as transmitter</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">// Note: ACT is set to &quot;00&quot; by a Protocol Exception Event.</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a38be709f7217902bf5e77b4f75ea2718">  868</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_ACT_WIDTH 2U</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a881357f5d68962b4494904b3b9b24f2e">  869</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_ACT_MASK  0x00000018U</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a51d07eec01124f087dd2d13308e63bfb">  870</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_ACT_SHIFT 3U</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">// Field:   [2:0] LEC</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// Last Error Code. The LEC indicates the type of the last error to occur on</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">// the CAN bus. This field will be cleared to &#39;0&#39; when a message has been</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">// transferred (reception or transmission) without error.</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">//   0  No Error: No error occurred since LEC has been reset by successful</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">// reception or transmission.</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">//   1  Stuff Error: More than 5 equal bits in a sequence have occurred in a</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">// part of a received message where this is not allowed.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">//   2  Form Error: A fixed format part of a received frame has the wrong</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">// format.</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">//   3  AckError: The message transmitted by the MCAN was not acknowledged by</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">// another node.</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">//   4  Bit1Error: During the transmission of a message (with the exception of</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">// the arbitration field), the device wanted to send a recessive level (bit of</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">// logical value &#39;1&#39;), but the monitored bus value was dominant.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">//   5  Bit0Error: During the transmission of a message (or acknowledge bit, or</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">// active error flag, or overload flag), the device wanted to send a dominant</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">// level (data or identifier bit logical value &#39;0&#39;), but the monitored bus</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">// value was recessive. During Bus_Off recovery this status is set each time a</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">// sequence of 11 recessive bits has been monitored. This enables the CPU to</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">// monitor the proceeding of the Bus_Off recovery sequence (indicating the bus</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// is not stuck at dominant or continuously disturbed).</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">//   6  CRCError: The CRC check sum of a received message was incorrect. The</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">// CRC of an incoming message does not match with the CRC calculated from the</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">// received data.</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">//   7  NoChange: Any read access to the Protocol Status Register</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">// re-initializes the LEC to &#39;7&#39;. When the LEC shows the value &#39;7&#39;, no CAN bus</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">// event was detected since the last CPU read access to the Protocol Status</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">// Register.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">// Note: When a frame in CAN FD format has reached the data phase with BRS flag</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">// set, the next CAN event (error or valid frame) will be shown in DLEC instead</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">// of LEC. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">// as a Form Error, not Stuff Error. Note: The Bus_Off recovery sequence (see</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">// ISO 11898-1:2015) cannot be shortened by setting or resetting CCCR.INIT. If</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">// the device goes Bus_Off, it will set CCCR.INIT of its own accord, stopping</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">// all bus activities. Once CCCR.INIT has been cleared by the CPU, the device</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">// will then wait for 129 occurrences of Bus Idle (129 * 11 consecutive</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">// recessive bits) before resuming normal operation. At the end of the Bus_Off</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">// recovery sequence, the Error Management Counters will be reset. During the</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">// waiting time after the resetting of CCCR.INIT, each time a sequence of 11</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">// recessive bits has been monitored, a Bit0Error code is written to PSR.LEC,</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">// enabling the CPU to readily check up whether the CAN bus is stuck at</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">// dominant or continuously disturbed and to monitor the Bus_Off recovery</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">// sequence. ECR.REC is used to count these sequences.</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40615e75df57a35a7e30d4471f254ab6">  918</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_LEC_WIDTH 3U</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aeeb221473c354dd524cec024742e7829">  919</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_LEC_MASK  0x00000007U</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a38772f6fd912b3abaca7f8c7e555f8c1">  920</a></span>&#160;<span class="preprocessor">#define MCAN_PSR_LEC_SHIFT 0U</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">// Register: MCAN_TDCR</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">// Field:  [14:8] TDCO</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">// Transmitter Delay Compensation Offset. Offset value defining the distance</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">// between the measured delay from the internal CAN TX signal to the internal</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">// CAN RX signal and the secondary sample point. Valid values are 0 to 127 mtq.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac71bbfed28b4d7d598cc12eef84eaef9">  934</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCO_WIDTH 7U</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab8b813725472ddc1b3e3b1bc16f918e1">  935</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCO_MASK  0x00007F00U</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af3ad40d6798d086655502e375e388bc3">  936</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCO_SHIFT 8U</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">// Field:   [6:0] TDCF</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">// Transmitter Delay Compensation Filter Window Length. Defines the minimum</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">// value for the SSP position, dominant edges on the internal CAN RX signal</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">// that would result in an earlier SSP position are ignored for transmitter</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">// delay measurement. The feature is enabled when TDCF is configured to a value</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">// greater than TDCO. Valid values are 0 to 127 mtq.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a83307f1536dfcc482372c7225c239fa4">  947</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCF_WIDTH 7U</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1ea01e406447a65aa45cfde0e3495012">  948</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCF_MASK  0x0000007FU</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a890b3128da29f61bc403ac72b7172367">  949</a></span>&#160;<span class="preprocessor">#define MCAN_TDCR_TDCF_SHIFT 0U</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">// Register: MCAN_IR</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">// Field:    [29] ARA</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">// Access to Reserved Address</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">//   0  No access to reserved address occurred</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">//   1  Access to reserved address occurred</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad0eb8f57b19763ad6cd192e8f9bd1973">  961</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ARA       0x20000000U</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3d197de997a03d213bca243c2bd64da5">  962</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ARA_MASK  0x20000000U</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#affcefc6535d88139b3ffbc692c13668d">  963</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ARA_SHIFT 29U</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">// Field:    [28] PED</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">// Protocol Error in Data Phase (Data Bit Time is used)</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">//   0  No protocol error in data phase</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">//   1  Protocol error in data phase detected (PSR.DLEC ? 0,7)</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aab8a42d318d1f5529ce600f35debfb20">  970</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PED       0x10000000U</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a07e8095cf8a102256a540463e408b083">  971</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PED_MASK  0x10000000U</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab3fd2a6ae168bed9798dd5aa7356e33a">  972</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PED_SHIFT 28U</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">// Field:    [27] PEA</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// Protocol Error in Arbitration Phase (Nominal Bit Time is used)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">//   0  No protocol error in arbitration phase</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//   1  Protocol error in arbitration phase detected (PSR.LEC ? 0,7)</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3723ca617971e1d86423cfb7c8d59c2d">  979</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PEA       0x08000000U</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aafd8ccd1c58289d09930c1f6adbfc282">  980</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PEA_MASK  0x08000000U</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac3b8d5e27cc620e6955e3ae1c22c87b9">  981</a></span>&#160;<span class="preprocessor">#define MCAN_IR_PEA_SHIFT 27U</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">// Field:    [26] WDI</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">// Watchdog Interrupt</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//   0  No Message RAM Watchdog event occurred</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">//   1  Message RAM Watchdog event due to missing READY</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acddac7de39f6a6950ae3c88a7cf10ed4">  988</a></span>&#160;<span class="preprocessor">#define MCAN_IR_WDI       0x04000000U</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afec404e15c87de530becb41ab0563241">  989</a></span>&#160;<span class="preprocessor">#define MCAN_IR_WDI_MASK  0x04000000U</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab0f4ff5581ca326c2fd4d1b9c9608af6">  990</a></span>&#160;<span class="preprocessor">#define MCAN_IR_WDI_SHIFT 26U</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">// Field:    [25] BO</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">// Bus_Off Status</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">//   0  Bus_Off status unchanged</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">//   1  Bus_Off status changed</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4282a266cc0f193b378f6750e0e8fa4a">  997</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BO       0x02000000U</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3900911f215dbf20442e76793f008209">  998</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BO_MASK  0x02000000U</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0283ce8d3f228d09c7f7a4735ea2b134">  999</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BO_SHIFT 25U</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">// Field:    [24] EW</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">// Warning Status</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//   0  Error_Warning status unchanged</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//   1  Error_Warning status changed</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae382aee28d99610c8b585d965a7758ed"> 1006</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EW       0x01000000U</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1e9e4c5d3a967dd0e47e41a90a5254c0"> 1007</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EW_MASK  0x01000000U</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7ec54eb4730d8a0da45dd5433ad5a9a9"> 1008</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EW_SHIFT 24U</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// Field:    [23] EP</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">// Error Passive</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">//   0  Error_Passive status unchanged</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">//   1  Error_Passive status changed</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a39617e7a6c1beecc51ce5bc6475f7217"> 1015</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EP       0x00800000U</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aad48b5cb4e20bcf814f423ba73e1f941"> 1016</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EP_MASK  0x00800000U</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad551ba1f905e1c30242e35b689cb2853"> 1017</a></span>&#160;<span class="preprocessor">#define MCAN_IR_EP_SHIFT 23U</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">// Field:    [22] ELO</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">// Error Logging Overflow</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">//   0  CAN Error Logging Counter did not overflow</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">//   1  Overflow of CAN Error Logging Counter occurred</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3fa13ff88ac98589f8fb82d9258ea7de"> 1024</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ELO       0x00400000U</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aef807c74f758ce1a48dfefa2225e5cea"> 1025</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ELO_MASK  0x00400000U</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5fa3880f05d6aa398f6c7f918b00e072"> 1026</a></span>&#160;<span class="preprocessor">#define MCAN_IR_ELO_SHIFT 22U</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// Field:    [21] BEU</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">// Bit Error Uncorrected. Message RAM bit error detected, uncorrected. This bit</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">// is set when a double bit error is detected by the ECC aggregator attached to</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">// the Message RAM. An uncorrected Message RAM bit error sets CCCR.INIT to &#39;1&#39;.</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">// This is done to avoid transmission of corrupted data.</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">//   0  No bit error detected when reading from Message RAM</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">//   1  Bit error detected, uncorrected (e.g. parity logic)</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af589c1be452da3116147af9ed32375e7"> 1036</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEU       0x00200000U</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a58d504256c02df6d9608363be6c32021"> 1037</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEU_MASK  0x00200000U</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2321c69700ccc149fd1105af684f09a7"> 1038</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEU_SHIFT 21U</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">// Field:    [20] BEC</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">// Warning: This bit is reserved on CC27x0 and must not be written.</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">// Bit Error Corrected. Message RAM bit error detected and corrected.</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">//   0 No bit error detected when reading from Message RAM</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">//   1 Bit error detected and corrected (e.g. parity logic)</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab61bc39edb085ec7df1088a87c836dec"> 1047</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEC       0x00100000U</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3bb6acfcaf9567802336f392e5e8efed"> 1048</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEC_MASK  0x00100000U</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afddc2cee0b1b2780fc1f78c72e132c26"> 1049</a></span>&#160;<span class="preprocessor">#define MCAN_IR_BEC_SHIFT 20U</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">// Field:    [19] DRX</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">// Message Stored to Dedicated Rx Buffer. The flag is set whenever a received</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">// message has been stored into a dedicated Rx Buffer.</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">//   0  No Rx Buffer updated</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">//   1  At least one received message stored into an Rx Buffer</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac1e07bcc65783e6dc34dbf4d3f6134ce"> 1057</a></span>&#160;<span class="preprocessor">#define MCAN_IR_DRX       0x00080000U</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a84f731c762415990e18f3a81b30cec54"> 1058</a></span>&#160;<span class="preprocessor">#define MCAN_IR_DRX_MASK  0x00080000U</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a80dcd8a52c0e49593503f11aabbd2c5d"> 1059</a></span>&#160;<span class="preprocessor">#define MCAN_IR_DRX_SHIFT 19U</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// Field:    [18] TOO</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">// Timeout Occurred</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">//   0  No timeout</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">//   1  Timeout reached</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8434950d8f1f0866e9ebf77a92583f85"> 1066</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TOO       0x00040000U</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad7e8fde257696dd3267e81d8d596c8e6"> 1067</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TOO_MASK  0x00040000U</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad713c2886adecdfb3f2151c267a1c795"> 1068</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TOO_SHIFT 18U</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">// Field:    [17] MRAF</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">// Message RAM Access Failure.  The flag is set, when the Rx Handler:</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">//   - has not completed acceptance filtering or storage of an accepted message</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">// until the arbitration field of the following message has been received. In</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">// this case acceptance filtering or message storage is aborted and the Rx</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">// Handler starts processing of the following message.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">//   - was not able to write a message to the Message RAM. In this case message</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">// storage is aborted.</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">// In both cases the FIFO put index is not updated resp. the New Data flag for</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">// a dedicated Rx Buffer is not set, a partly stored message is overwritten</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">// when the next message is stored to this location.</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">// The flag is also set when the Tx Handler was not able to read a message from</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">// the Message RAM in time. In this case message transmission is aborted. In</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">// case of a Tx Handler access failure the MCAN is switched into Restricted</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">// Operation Mode. To leave Restricted Operation Mode, the Host CPU has to</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">// reset CCCR.ASM.</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">//   0  No Message RAM access failure occurred</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">//   1  Message RAM access failure occurred</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a09ad2d1b505ca0f945593b3b747fb4ca"> 1091</a></span>&#160;<span class="preprocessor">#define MCAN_IR_MRAF       0x00020000U</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a50510ed21bf04a130bc9be76dabcc391"> 1092</a></span>&#160;<span class="preprocessor">#define MCAN_IR_MRAF_MASK  0x00020000U</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0a1ddc0ca508bebabeb9d250ed4a268e"> 1093</a></span>&#160;<span class="preprocessor">#define MCAN_IR_MRAF_SHIFT 17U</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">// Field:    [16] TSW</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">// Timestamp Wraparound</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">//   0  No timestamp counter wrap-around</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">//   1  Timestamp counter wrapped around</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac0744661a9c2ed44e6d9f4231c71eaa4"> 1100</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TSW       0x00010000U</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a255cc687fcda31d0c986e4275a450f36"> 1101</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TSW_MASK  0x00010000U</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a21f60f39cb8bbff41e6015688f171f5c"> 1102</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TSW_SHIFT 16U</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">// Field:    [15] TEFL</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">// Tx Event FIFO Element Lost</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">//   0  No Tx Event FIFO element lost</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">//   1  Tx Event FIFO element lost, also set after write attempt to Tx Event</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">// FIFO of size zero</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe48ec4aa72c7c6221063dda683f91ca"> 1110</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFL       0x00008000U</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a642b06731edc5b3baad835e55f749a95"> 1111</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFL_MASK  0x00008000U</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a278f184b2131d6dd49e8d454df17ace7"> 1112</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFL_SHIFT 15U</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">// Field:    [14] TEFF</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">// Tx Event FIFO Full</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">//   0  Tx Event FIFO not full</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">//   1  Tx Event FIFO full</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6f0507d76a8044b5cd23472f196fe0e3"> 1119</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFF       0x00004000U</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afdfa6cd16e9b96d36f03227efac236f7"> 1120</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFF_MASK  0x00004000U</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6794b8865b1c1beb89ee07353d5dc3c1"> 1121</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFF_SHIFT 14U</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">// Field:    [13] TEFW</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">// Tx Event FIFO Watermark Reached</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">//   0  Tx Event FIFO fill level below watermark</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">//   1  Tx Event FIFO fill level reached watermark</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1f183cea0db180f2259725a8a42bdab2"> 1128</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFW       0x00002000U</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad63578ea89622272e03a0fbf7c555ca9"> 1129</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFW_MASK  0x00002000U</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a23c390505e492918a84629435d05f622"> 1130</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFW_SHIFT 13U</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">// Field:    [12] TEFN</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">// Tx Event FIFO New Entry</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">//   0  Tx Event FIFO unchanged</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">//   1  Tx Handler wrote Tx Event FIFO element</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1201e330afe3bfdf6ea232832129be36"> 1137</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFN       0x00001000U</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8073e7e74c6b8be27c511d8448c354ed"> 1138</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFN_MASK  0x00001000U</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a74b5701fba6c0c5ff398dfe4187371e6"> 1139</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TEFN_SHIFT 12U</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">// Field:    [11] TFE</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">// Tx FIFO Empty</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">//   0  Tx FIFO non-empty</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">//   1  Tx FIFO empty</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a153149299792e745c68067adc172060a"> 1146</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TFE       0x00000800U</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a99e74c78ef53d8ab9b222d9bbee6edef"> 1147</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TFE_MASK  0x00000800U</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa6a37985cb373eae7369ea40f3a11c87"> 1148</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TFE_SHIFT 11U</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">// Field:    [10] TCF</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">// Transmission Cancellation Finished</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">//   0  No transmission cancellation finished</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">//   1  Transmission cancellation finished</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4d1fa6e564a9b9cc67f9f7e080c702c3"> 1155</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TCF       0x00000400U</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a528e0c9f9d20c8893ba9a0850abd2c8a"> 1156</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TCF_MASK  0x00000400U</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7f302d4d44397a5d9342fb36605a2dd7"> 1157</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TCF_SHIFT 10U</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">// Field:     [9] TC</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">// Transmission Completed</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">//   0  No transmission completed</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">//   1  Transmission completed</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adccaacdf029e217e61ce95f5b6a66d2e"> 1164</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TC       0x00000200U</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6ad8c09f2d474d90e85af1d14f8e7515"> 1165</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TC_MASK  0x00000200U</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9a4296cff41efdbba5a395f3dfdf3eb7"> 1166</a></span>&#160;<span class="preprocessor">#define MCAN_IR_TC_SHIFT 9U</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">// Field:     [8] HPM</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">// High Priority Message</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">//   0  No high priority message received</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">//   1  High priority message received</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad3b6ce7daf220524679d149b5c3233d6"> 1173</a></span>&#160;<span class="preprocessor">#define MCAN_IR_HPM       0x00000100U</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a187b9007665e80f5b2a72ebc73e805e7"> 1174</a></span>&#160;<span class="preprocessor">#define MCAN_IR_HPM_MASK  0x00000100U</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abb01778a4aa4081d34369f5af6b391df"> 1175</a></span>&#160;<span class="preprocessor">#define MCAN_IR_HPM_SHIFT 8U</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">// Field:     [7] RF1L</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">// Rx FIFO 1 Message Lost</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">//   0  No Rx FIFO 1 message lost</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">//   1  Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">// size zero</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afdb85b7b09ed00489b6d1f558c8c9479"> 1183</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1L       0x00000080U</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adadd8859153cfe6e0013b4bd993ef988"> 1184</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1L_MASK  0x00000080U</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a73d0bf81c72800d593f0579db9a9671e"> 1185</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1L_SHIFT 7U</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">// Field:     [6] RF1F</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">// Rx FIFO 1 Full</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">//   0  Rx FIFO 1 not full</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">//   1  Rx FIFO 1 full</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adc72250dd1be6299a69c6df46e1bd293"> 1192</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1F       0x00000040U</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a872a5feabaa32ce21a5aa8d14e0c963c"> 1193</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1F_MASK  0x00000040U</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aac06f70095698c1bd39f3c04d1c4d228"> 1194</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1F_SHIFT 6U</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">// Field:     [5] RF1W</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">// Rx FIFO 1 Watermark Reached</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">//   0  Rx FIFO 1 fill level below watermark</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">//   1  Rx FIFO 1 fill level reached watermark</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acefc65a4f21c0654033ad381c3e1a7e8"> 1201</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1W       0x00000020U</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acf159c74c5b715e042a86a40fc719ed5"> 1202</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1W_MASK  0x00000020U</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab15f6e5fb2bc1782d53b83a9e44abc6e"> 1203</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1W_SHIFT 5U</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">// Field:     [4] RF1N</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">// Rx FIFO 1 New Message</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">//   0  No new message written to Rx FIFO 1</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">//   1  New message written to Rx FIFO 1</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9922ff338c779136761e64d0a5a09473"> 1210</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1N       0x00000010U</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a402fbe5b855220ade1e379096d61113d"> 1211</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1N_MASK  0x00000010U</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acea5893b85dcd5a06acf2161a0a4f1d5"> 1212</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF1N_SHIFT 4U</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">// Field:     [3] RF0L</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">// Rx FIFO 0 Message Lost</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">//   0  No Rx FIFO 0 message lost</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">//   1  Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">// size zero</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae764db6f724695066df806871647f144"> 1220</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0L       0x00000008U</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad763b7c38db3153f1a4dca1d60254791"> 1221</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0L_MASK  0x00000008U</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a43f8b538a34c96101ad3e101794876ea"> 1222</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0L_SHIFT 3U</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">// Field:     [2] RF0F</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">// Rx FIFO 0 Full</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">//   0  Rx FIFO 0 not full</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">//   1  Rx FIFO 0 full</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a44f1311d0493df220a46beb576f30b8f"> 1229</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0F       0x00000004U</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5963cd82f13c46a94680cc65484ee9ea"> 1230</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0F_MASK  0x00000004U</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad59003e245e5d4595f19dc73a3cb0782"> 1231</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0F_SHIFT 2U</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">// Field:     [1] RF0W</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">// Rx FIFO 0 Watermark Reached</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">//   0  Rx FIFO 0 fill level below watermark</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">//   1  Rx FIFO 0 fill level reached watermark</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae014fccf98a4d12dee54ff01ec902fdd"> 1238</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0W       0x00000002U</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a039ead0598023baf5ce2dbd37b61f611"> 1239</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0W_MASK  0x00000002U</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaf0322b5c0f2ef134663693c87df15af"> 1240</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0W_SHIFT 1U</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">// Field:     [0] RF0N</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">// Rx FIFO 0 New Message</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">//   0  No new message written to Rx FIFO 0</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">//   1  New message written to Rx FIFO 0</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac4819162f350a6b524f4a8ee1289b279"> 1247</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0N       0x00000001U</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3830dacba7a26cd6ad0ebe6efd12f679"> 1248</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0N_MASK  0x00000001U</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a43c21dae10b8a38821f23218a12c025c"> 1249</a></span>&#160;<span class="preprocessor">#define MCAN_IR_RF0N_SHIFT 0U</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">// Register: MCAN_IE</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">// Field:    [29] ARAE</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">// Access to Reserved Address Enable</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa92801d0695a565209bcba6a8307cc90"> 1259</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ARAE       0x20000000U</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab0d77a8c7ae542532b10e22a92c86c36"> 1260</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ARAE_MASK  0x20000000U</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5a06fdac72e177db6514fbace829390f"> 1261</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ARAE_SHIFT 29U</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">// Field:    [28] PEDE</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">// Protocol Error in Data Phase Enable</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a12bb8d353eeb0a4ec64a6d256c760cb3"> 1266</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEDE       0x10000000U</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4d0c6f0cf5d0375a36638307b3fb4b88"> 1267</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEDE_MASK  0x10000000U</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1f4b9dab8a19c5cb933374ae101ec2ea"> 1268</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEDE_SHIFT 28U</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">// Field:    [27] PEAE</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">// Protocol Error in Arbitration Phase Enable</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3a6ceabde145ed3ff90b3f69b10a7b59"> 1273</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEAE       0x08000000U</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac81af087ea8c39c8d39c09e8fead58e4"> 1274</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEAE_MASK  0x08000000U</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a06d69392962c9e280f342a2583a6ba5a"> 1275</a></span>&#160;<span class="preprocessor">#define MCAN_IE_PEAE_SHIFT 27U</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">// Field:    [26] WDIE</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">// Watchdog Interrupt Enable</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae27466326bb66d9071c0bedc7254cb21"> 1280</a></span>&#160;<span class="preprocessor">#define MCAN_IE_WDIE       0x04000000U</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af945c3ce8d378185090e73c1d58bdad3"> 1281</a></span>&#160;<span class="preprocessor">#define MCAN_IE_WDIE_MASK  0x04000000U</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a863a4d90ebe3c094a4d87e64df0b83ed"> 1282</a></span>&#160;<span class="preprocessor">#define MCAN_IE_WDIE_SHIFT 26U</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">// Field:    [25] BOE</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">// Bus_Off Status Enable</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1bd88452eeeec0756c853de694f1cf48"> 1287</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BOE       0x02000000U</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a88902b0947f46f3eadb9c96afbe4fe65"> 1288</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BOE_MASK  0x02000000U</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af049ac6e2bcbaeb49a249b90b30f0aa6"> 1289</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BOE_SHIFT 25U</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">// Field:    [24] EWE</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">// Warning Status Enable</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aac4c84e4ac5afca631fa0cba59a8b751"> 1294</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EWE       0x01000000U</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a46207838b32a877e2b5fca780979f90b"> 1295</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EWE_MASK  0x01000000U</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9d0901b52acef6b7f495ebb41486736c"> 1296</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EWE_SHIFT 24U</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">// Field:    [23] EPE</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">// Error Passive Enable</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adc0fde62e8db5f49a6909e251fa37ded"> 1301</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EPE       0x00800000U</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0d0af15de9e641d9749322e8a1df27a9"> 1302</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EPE_MASK  0x00800000U</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40861f95df8f18a854a4154ad2b152f8"> 1303</a></span>&#160;<span class="preprocessor">#define MCAN_IE_EPE_SHIFT 23U</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">// Field:    [22] ELOE</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">// Error Logging Overflow Enable</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa28a944c26cd95b601ac00484595385b"> 1308</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ELOE       0x00400000U</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac2f0f1af4e806b7c0840e79fe5c2a795"> 1309</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ELOE_MASK  0x00400000U</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa706eea51e472ffa3065245d896a100a"> 1310</a></span>&#160;<span class="preprocessor">#define MCAN_IE_ELOE_SHIFT 22U</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">// Field:    [21] BEUE</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">// Bit Error Uncorrected Enable</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2d6a45453b88f7ac5dfadfbc109ac2db"> 1315</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BEUE       0x00200000U</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2f8aa72fc7cf0f58f1afe219bbb4927f"> 1316</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BEUE_MASK  0x00200000U</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae36c73f0d0a6316b798119ad53c9cae7"> 1317</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BEUE_SHIFT 21U</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">// Field:    [20] BECE</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">// Bit Error Corrected Enable</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">// A separate interrupt line reserved for corrected bit errors is provided via</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">// the MCAN_ERROR_REGS. It advised for the user to use these registers and</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">// leave this bit cleared to &#39;0&#39;.</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afb4d807accc0a5bd38307f824f56c634"> 1326</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BECE       0x00100000U</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0290c2f02aa829b3a4cc3416f661cfc7"> 1327</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BECE_MASK  0x00100000U</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a35785374a04af8cef84c870d61f5d458"> 1328</a></span>&#160;<span class="preprocessor">#define MCAN_IE_BECE_SHIFT 20U</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">// Field:    [19] DRXE</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">// Message Stored to Dedicated Rx Buffer Enable</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa1839d9594b16657a1b2825d74209e16"> 1333</a></span>&#160;<span class="preprocessor">#define MCAN_IE_DRXE       0x00080000U</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abdd7ae7730e579cb157b1bce6aecb96d"> 1334</a></span>&#160;<span class="preprocessor">#define MCAN_IE_DRXE_MASK  0x00080000U</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab11ad7e3ee42282408651f398e6ba093"> 1335</a></span>&#160;<span class="preprocessor">#define MCAN_IE_DRXE_SHIFT 19U</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">// Field:    [18] TOOE</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">// Timeout Occurred Enable</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a62a8d3f9d914a773aab9a332ef4acaa6"> 1340</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TOOE       0x00040000U</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af3de72d87a4597549359b28c588dc449"> 1341</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TOOE_MASK  0x00040000U</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad3ce5aef1583857ee1da250b209ef5ce"> 1342</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TOOE_SHIFT 18U</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">// Field:    [17] MRAFE</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">// Message RAM Access Failure Enable</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa2e97232159ed775d0a0b56fcbd59a6a"> 1347</a></span>&#160;<span class="preprocessor">#define MCAN_IE_MRAFE       0x00020000U</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a73c73cabbd1ee4a628732e2941481e33"> 1348</a></span>&#160;<span class="preprocessor">#define MCAN_IE_MRAFE_MASK  0x00020000U</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa0d66a420ba6891560c2b2f6a4c7896e"> 1349</a></span>&#160;<span class="preprocessor">#define MCAN_IE_MRAFE_SHIFT 17U</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">// Field:    [16] TSWE</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">// Timestamp Wraparound Enable</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e16fcb2d6aa7839c147c13a97cdce97"> 1354</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TSWE       0x00010000U</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af8cdbcb61ec980932c9fda4c462eca05"> 1355</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TSWE_MASK  0x00010000U</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac6e8db71d331c51d42e59f28af25c77d"> 1356</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TSWE_SHIFT 16U</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">// Field:    [15] TEFLE</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">// Tx Event FIFO Element Lost Enable</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac17cd252e27c0043311eb71af3a35154"> 1361</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFLE       0x00008000U</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a35bcce41a23c89a596641839e184c4a5"> 1362</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFLE_MASK  0x00008000U</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa656745273c9be1c087dec90160f83a0"> 1363</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFLE_SHIFT 15U</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">// Field:    [14] TEFFE</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">// Tx Event FIFO Full Enable</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a192993fa1244bcfb8717d55db440943d"> 1368</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFFE       0x00004000U</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a854d046e4a9efb93f3bcdf23cc4064a6"> 1369</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFFE_MASK  0x00004000U</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a64a5e82e5c9e603a64d2b6f9268b916b"> 1370</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFFE_SHIFT 14U</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">// Field:    [13] TEFWE</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">// Tx Event FIFO Watermark Reached Enable</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5121f78a2022216daff6bd973c7e09e5"> 1375</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFWE       0x00002000U</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9e71420389b9c35e8fa66c5cf4ae825c"> 1376</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFWE_MASK  0x00002000U</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a34efc8690dc127944baf30735fda7137"> 1377</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFWE_SHIFT 13U</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">// Field:    [12] TEFNE</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">// Tx Event FIFO New Entry Enable</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4b9eef0d697a6aed4cca332be46702aa"> 1382</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFNE       0x00001000U</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a75ab3051471034f67807976909fac00a"> 1383</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFNE_MASK  0x00001000U</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adb12e75ddd9894c398180fc1db6d532c"> 1384</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TEFNE_SHIFT 12U</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">// Field:    [11] TFEE</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">// Tx FIFO Empty Enable</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad8c30e115e49b032b49f0baccae6d860"> 1389</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TFEE       0x00000800U</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a71e62aa902f14abda7c1051b7b6844d1"> 1390</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TFEE_MASK  0x00000800U</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa93be874f8f245bb03f165b5707873c1"> 1391</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TFEE_SHIFT 11U</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">// Field:    [10] TCFE</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">// Transmission Cancellation Finished Enable</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a937668201d4543271ee25dd8375e3dea"> 1396</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCFE       0x00000400U</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a65bcd8731945e8b20949a1c73c860628"> 1397</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCFE_MASK  0x00000400U</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acf33bd9ef50b014290030b1df8273664"> 1398</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCFE_SHIFT 10U</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">// Field:     [9] TCE</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">// Transmission Completed Enable</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6cf09fc8f2016058b57dab728d6c521b"> 1403</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCE       0x00000200U</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8ac64ec25c6dacfe1a73496feafcca04"> 1404</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCE_MASK  0x00000200U</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a012a5a4650773c8f0ca7e1dbbf80cae0"> 1405</a></span>&#160;<span class="preprocessor">#define MCAN_IE_TCE_SHIFT 9U</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">// Field:     [8] HPME</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">// High Priority Message Enable</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abf08bb232027e1c6f1a41856b9c64600"> 1410</a></span>&#160;<span class="preprocessor">#define MCAN_IE_HPME       0x00000100U</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acdc68945d6e1e0bb200b8e2771280c98"> 1411</a></span>&#160;<span class="preprocessor">#define MCAN_IE_HPME_MASK  0x00000100U</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8516a39942e58883b8df950472cf8207"> 1412</a></span>&#160;<span class="preprocessor">#define MCAN_IE_HPME_SHIFT 8U</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">// Field:     [7] RF1LE</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">// Rx FIFO 1 Message Lost Enable</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9677fc196338e0916ef21d3f850d893b"> 1417</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1LE       0x00000080U</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a79f84acd61e3064f50ebca730286dff6"> 1418</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1LE_MASK  0x00000080U</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6354d62c12f2f9db72ef7e36845a20c5"> 1419</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1LE_SHIFT 7U</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">// Field:     [6] RF1FE</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">// Rx FIFO 1 Full Enable</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2ffb9516c3b68ac751bef7e91cbcf2f1"> 1424</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1FE       0x00000040U</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7712db9d0575cd611e603291196a3836"> 1425</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1FE_MASK  0x00000040U</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a52b134affbde6ab74233abe4f5223ae5"> 1426</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1FE_SHIFT 6U</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">// Field:     [5] RF1WE</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">// Rx FIFO 1 Watermark Reached Enable</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2a330b1fc902eb510196a046ee59b293"> 1431</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1WE       0x00000020U</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2f5736df47ed10c7746bebb654f47511"> 1432</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1WE_MASK  0x00000020U</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a85c7d6745c78d2b386da86345c050a87"> 1433</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1WE_SHIFT 5U</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">// Field:     [4] RF1NE</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">// Rx FIFO 1 New Message Enable</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a128e1078ae44d43fee9f447f2b99f869"> 1438</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1NE       0x00000010U</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a444d008858eb41ea610632950b436b0b"> 1439</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1NE_MASK  0x00000010U</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e6f355fbf01268f58a693f720da7e1c"> 1440</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF1NE_SHIFT 4U</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">// Field:     [3] RF0LE</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">// Rx FIFO 0 Message Lost Enable</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe4fd4dd72f05d7a0563d23de4466bf4"> 1445</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0LE       0x00000008U</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a50fac6a53a95c55a4a1744dee59bae1b"> 1446</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0LE_MASK  0x00000008U</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aeafba08af0d143c053488d0481be9ea8"> 1447</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0LE_SHIFT 3U</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">// Field:     [2] RF0FE</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">// Rx FIFO 0 Full Enable</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af6589535babe8da440667f4a985bf532"> 1452</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0FE       0x00000004U</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a95490d2d7388640235be164336e6af5b"> 1453</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0FE_MASK  0x00000004U</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab851829863e78a40779544afb6323e73"> 1454</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0FE_SHIFT 2U</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">// Field:     [1] RF0WE</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">// Rx FIFO 0 Watermark Reached Enable</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6996d2c5c2d429a0a1d249d68d76e549"> 1459</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0WE       0x00000002U</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa318c09a616da9106242077863d61622"> 1460</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0WE_MASK  0x00000002U</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aeba0290d3aa9d5a3a05265085b4f66c1"> 1461</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0WE_SHIFT 1U</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">// Field:     [0] RF0NE</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">// Rx FIFO 0 New Message Enable</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afa847b4bba258c1db4e74f6c9e0b2709"> 1466</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0NE       0x00000001U</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afc934bab6bc903c4a7244de04c4447b5"> 1467</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0NE_MASK  0x00000001U</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe8f34b6c5f0e062d4ac71aa55f7e166"> 1468</a></span>&#160;<span class="preprocessor">#define MCAN_IE_RF0NE_SHIFT 0U</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">// Register: MCAN_ILS</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">// Field:    [29] ARAL</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">// Access to Reserved Address Line</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac8e67fdaff5fe50ad0b4cfba5f733eaf"> 1480</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ARAL       0x20000000U</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6bdf5371b24887db22da2d75225b8747"> 1481</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ARAL_MASK  0x20000000U</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a540cdf02d182abe234f71530e5b7da91"> 1482</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ARAL_SHIFT 29U</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">// Field:    [28] PEDL</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">// Protocol Error in Data Phase Line</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a21f884e2076b3eca9843886bebba2db7"> 1489</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEDL       0x10000000U</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae7c3ff0818ece616714cae908e52dd20"> 1490</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEDL_MASK  0x10000000U</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac9b1c84209982676279a87761d8cbd70"> 1491</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEDL_SHIFT 28U</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">// Field:    [27] PEAL</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">// Protocol Error in Arbitration Phase Line</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab55ab0785664d98920f10b059de774cc"> 1498</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEAL       0x08000000U</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2638de283c20b32b31923770155f2f66"> 1499</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEAL_MASK  0x08000000U</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2ebfb0906b84add8f129d369fb56cd55"> 1500</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_PEAL_SHIFT 27U</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">// Field:    [26] WDIL</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">// Watchdog Interrupt Line</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0fc832145f6978f9ab1d7dce7ced1f36"> 1507</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_WDIL       0x04000000U</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac27028c3d1081e2b1da24bcf2a5393fe"> 1508</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_WDIL_MASK  0x04000000U</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1af2dffcb19511a4f7afd7a68ccdf933"> 1509</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_WDIL_SHIFT 26U</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">// Field:    [25] BOL</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">// Bus_Off Status Line</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab3830dadf6338a76afa62e5ab292e841"> 1516</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BOL       0x02000000U</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2e464ecd7fa682b7004d22ff6d06e03f"> 1517</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BOL_MASK  0x02000000U</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8fa954974ebcd200905171742456a644"> 1518</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BOL_SHIFT 25U</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">// Field:    [24] EWL</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">// Warning Status Line</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2243760d229d93db3e0c8aef722f6d1a"> 1525</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EWL       0x01000000U</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a941f0c4b913e72964ce15e214f6cf7b9"> 1526</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EWL_MASK  0x01000000U</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab42f5bd6d7a8e9707bf28b60132c31fd"> 1527</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EWL_SHIFT 24U</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">// Field:    [23] EPL</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">// Error Passive Line</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0be2dc33b6f95a9b9b7bef79dc2674d3"> 1534</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EPL       0x00800000U</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0690057b62b22e52661000a2af6cfe08"> 1535</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EPL_MASK  0x00800000U</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a102ddfa8e7aa6bbe94d7616ce9a98266"> 1536</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_EPL_SHIFT 23U</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">// Field:    [22] ELOL</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">// Error Logging Overflow Line</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a32ffb3abe45fb96c5f8c9a0c16c81655"> 1543</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ELOL       0x00400000U</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab7c3d648e5c82bc9c5e27b47d7488da3"> 1544</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ELOL_MASK  0x00400000U</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a35731c23841119336452b9a1b487266c"> 1545</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_ELOL_SHIFT 22U</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">// Field:    [21] BEUL</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">// Bit Error Uncorrected Line</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acc9b7ce95abffe296d933ae3cbd5855e"> 1552</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BEUL       0x00200000U</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a32ed3fe47449b4bd6af2668b39607f12"> 1553</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BEUL_MASK  0x00200000U</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac4d41c51ee885a2595c8cfb78a573ee2"> 1554</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BEUL_SHIFT 21U</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">// Field:    [20] BECL</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">// Bit Error Corrected Line</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">// A separate interrupt line reserved for corrected bit errors is provided via</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">// the MCAN_ERROR_REGS. It advised for the user to use these registers and</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">// leave the MCAN_IE.BECE bit cleared to &#39;0&#39; (disabled), thereby relegating</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">// this bit to not applicable.</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a318276854d4b19b1b4460b7a65968bf1"> 1564</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BECL       0x00100000U</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac24f187bd78669ff3724eb97a8d8aed7"> 1565</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BECL_MASK  0x00100000U</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1e97d2aeea78ec5fea2d70caad0512de"> 1566</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_BECL_SHIFT 20U</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">// Field:    [19] DRXL</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">// Message Stored to Dedicated Rx Buffer Line</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9f9b83f851b085275f5e017b41dd608e"> 1573</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_DRXL       0x00080000U</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7ed0e456a186a7ad530d3882c800f9ab"> 1574</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_DRXL_MASK  0x00080000U</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab98055ab008dedfd7c239d293c6ebcc5"> 1575</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_DRXL_SHIFT 19U</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">// Field:    [18] TOOL</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">// Timeout Occurred Line</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a50afdf2a87b4027bacb8934e3f3a87e9"> 1582</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TOOL       0x00040000U</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a55ea5b20def49f63af4c4c8dd2390277"> 1583</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TOOL_MASK  0x00040000U</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adecb80d79af3222866df121be5eab247"> 1584</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TOOL_SHIFT 18U</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">// Field:    [17] MRAFL</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">// Message RAM Access Failure Line</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aecb4cdda7323e542873162438dc38e7e"> 1591</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_MRAFL       0x00020000U</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a44571222ed60a6b93ed8ace940276fc9"> 1592</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_MRAFL_MASK  0x00020000U</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae91d3fe91364ea418f1c6a38b04584eb"> 1593</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_MRAFL_SHIFT 17U</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">// Field:    [16] TSWL</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">// Timestamp Wraparound Line</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a526b5c77f17720e339d0506aad1464cf"> 1600</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TSWL       0x00010000U</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afaf04803ad18fef88aa9d2fb0dae11a8"> 1601</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TSWL_MASK  0x00010000U</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adbb19175bc95bc916dc9a80668bec989"> 1602</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TSWL_SHIFT 16U</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">// Field:    [15] TEFLL</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">// Tx Event FIFO Element Lost Line</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a553ce8eb71efd95889adb29f672dc0e2"> 1609</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFLL       0x00008000U</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a83af89907749a5306e43428127f0b585"> 1610</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFLL_MASK  0x00008000U</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad401a5d9f1cef0fcc0c9abfcb3b53471"> 1611</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFLL_SHIFT 15U</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">// Field:    [14] TEFFL</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">// Tx Event FIFO Full Line</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3ca668af84d4fa81730dd656173369a9"> 1618</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFFL       0x00004000U</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad1169f50781e4869aefdae92204cc6a6"> 1619</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFFL_MASK  0x00004000U</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3592cdd441d065224e1d8c0bf6c2a8f7"> 1620</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFFL_SHIFT 14U</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">// Field:    [13] TEFWL</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">// Tx Event FIFO Watermark Reached Line</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5c2321f09f1fdc5f0b0f991e7d223fe6"> 1627</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFWL       0x00002000U</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abf613da8a139735a7c98fdcc896bce53"> 1628</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFWL_MASK  0x00002000U</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a03c90bd79347b8a27307f8a171ee9af0"> 1629</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFWL_SHIFT 13U</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">// Field:    [12] TEFNL</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">// Tx Event FIFO New Entry Line</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aad22bd3d4ba486c82ce8f0ebd55e56f0"> 1636</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFNL       0x00001000U</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acd2f6bc4337433171981265a70e88e22"> 1637</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFNL_MASK  0x00001000U</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac08ab7e2152fc454d8730cfaa364cf90"> 1638</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TEFNL_SHIFT 12U</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">// Field:    [11] TFEL</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">// Tx FIFO Empty Line</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9bc36faaaa2d9aaad72758e1f3d8dacb"> 1645</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TFEL       0x00000800U</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa27e14bbb35eb84d5dbe74b987a7f9f6"> 1646</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TFEL_MASK  0x00000800U</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abb993ec755836640dfc14e992ff08195"> 1647</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TFEL_SHIFT 11U</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">// Field:    [10] TCFL</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">// Transmission Cancellation Finished Line</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af90d2096a9a572dedf9feb43d6301421"> 1654</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCFL       0x00000400U</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3f59afbf0a5c41f66892e2185288e5b1"> 1655</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCFL_MASK  0x00000400U</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a32b324c2d8b1d6dff7bc156dcd19c639"> 1656</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCFL_SHIFT 10U</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">// Field:     [9] TCL</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">// Transmission Completed Line</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae8f943ebc14964d75de7156afb6a73fe"> 1663</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCL       0x00000200U</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abb6a38e827f899bb4fab4e751e51df59"> 1664</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCL_MASK  0x00000200U</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af86bfa358299c5aa921c287a666c9393"> 1665</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_TCL_SHIFT 9U</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">// Field:     [8] HPML</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">// High Priority Message Line</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a520e33a9a01bbf64ed2afb77f25bd60f"> 1672</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_HPML       0x00000100U</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a06c700a045c74b0264164c0134f59ae8"> 1673</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_HPML_MASK  0x00000100U</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aef885f79c68cc4d7860f3c6653a565f7"> 1674</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_HPML_SHIFT 8U</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">// Field:     [7] RF1LL</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">// Rx FIFO 1 Message Lost Line</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5893ed1d2dec463377fa3a67eec6ab5c"> 1681</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1LL       0x00000080U</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4223511e700fb9c54243a53d51eb679d"> 1682</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1LL_MASK  0x00000080U</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a47dca20bac504e203ed58694603a616e"> 1683</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1LL_SHIFT 7U</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">// Field:     [6] RF1FL</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">// Rx FIFO 1 Full Line</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a53cd78808ccd392d7c51804164c5b509"> 1690</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1FL       0x00000040U</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab938e31bd8bc2f9c57539b34bed465f3"> 1691</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1FL_MASK  0x00000040U</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad41113329c11429b9a8e7c6bce883938"> 1692</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1FL_SHIFT 6U</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">// Field:     [5] RF1WL</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">// Rx FIFO 1 Watermark Reached Line</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abcc622b1b392ffe700a4228106ad7ce8"> 1699</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1WL       0x00000020U</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a845048ab7294ae45671cda0b0b9c0353"> 1700</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1WL_MASK  0x00000020U</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a880b479fa23f58b8a204d9831bb72769"> 1701</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1WL_SHIFT 5U</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">// Field:     [4] RF1NL</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment">// Rx FIFO 1 New Message Line</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e906d7bb500002b3e311505ddfaf283"> 1708</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1NL       0x00000010U</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4117a14a82f2d0c0592318aed02dc408"> 1709</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1NL_MASK  0x00000010U</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa3f1b431dd7fd7e1f1a2a1f9ac2a1008"> 1710</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF1NL_SHIFT 4U</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">// Field:     [3] RF0LL</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">// Rx FIFO 0 Message Lost Line</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3fd867a29363e15c432d7b6c12a57eac"> 1717</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0LL       0x00000008U</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a913fc64f6130e7b23b9fbd2878e8082d"> 1718</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0LL_MASK  0x00000008U</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aae28bb59b83af20faf6f531e4864a4a3"> 1719</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0LL_SHIFT 3U</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">// Field:     [2] RF0FL</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">// Rx FIFO 0 Full Line</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4775e2f020a416cce85d34b49cfceb5e"> 1726</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0FL       0x00000004U</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a48a0bab24858d66885baedb9a300016d"> 1727</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0FL_MASK  0x00000004U</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0b274d1a095fd066dd5010513b0bb9ff"> 1728</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0FL_SHIFT 2U</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">// Field:     [1] RF0WL</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">// Rx FIFO 0 Watermark Reached Line</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a891e428b9950f583a56057a0f5e0f6b5"> 1735</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0WL       0x00000002U</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0806d410f5f0f8aa8eac6d6f6d288733"> 1736</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0WL_MASK  0x00000002U</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abbc6deb9b859d0beceb4824a175786b1"> 1737</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0WL_SHIFT 1U</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">// Field:     [0] RF0NL</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">// Rx FIFO 0 New Message Line</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">//   0  Interrupt source is assigned to Interrupt Line 0</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">//   1  Interrupt source is assigned to Interrupt Line 1</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2bb7f4ad1b587c671ec24bf610f848f2"> 1744</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0NL       0x00000001U</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa1b0c48de8cf38909df0199957c31863"> 1745</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0NL_MASK  0x00000001U</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abbade33c271f5c141b630ff651a38ee0"> 1746</a></span>&#160;<span class="preprocessor">#define MCAN_ILS_RF0NL_SHIFT 0U</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">// Register: MCAN_ILE</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">// Field:     [1] EINT1</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">// Enable Interrupt Line 1</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">//   0  Interrupt Line 1 is disabled</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">//   1  Interrupt Line 1 is enabled</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af5d06c668dd58d7e9e3ebd693c53ef66"> 1758</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT1       0x00000002U</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a33f2d1819e4a2f5f3d93825c5efc4102"> 1759</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT1_MASK  0x00000002U</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1532c1a309c43d8d29a37005dcc28050"> 1760</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT1_SHIFT 1U</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">// Field:     [0] EINT0</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">// Enable Interrupt Line 0</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">//   0  Interrupt Line 0 is disabled</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">//   1  Interrupt Line 0 is enabled</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5195907fff902239550ce690f6e1093f"> 1767</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT0       0x00000001U</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6b11a6a0c2caceabf6f61bf8a144a743"> 1768</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT0_MASK  0x00000001U</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a695c5cf693b55954319f43fab1e3c936"> 1769</a></span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT0_SHIFT 0U</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">// Register: MCAN_GFC</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">// Field:   [5:4] ANFS</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">// Accept Non-matching Frames Standard. Defines how received messages with</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">// 11-bit IDs that do not match any element of the filter list are treated.</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">//   00  Accept in Rx FIFO 0</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">//   01  Accept in Rx FIFO 1</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">//   10  Reject</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">//   11  Reject</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a299fc48de35df1d2af3066cceeb7a507"> 1786</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFS_WIDTH 2U</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5821f08fb6e8847d9932ac728145e4d1"> 1787</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFS_MASK  0x00000030U</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a85066cc625f519e252a7b55d12d0944e"> 1788</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFS_SHIFT 4U</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">// Field:   [3:2] ANFE</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">// Accept Non-matching Frames Extended. Defines how received messages with</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">// 29-bit IDs that do not match any element of the filter list are treated.</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">//   00  Accept in Rx FIFO 0</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">//   01  Accept in Rx FIFO 1</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">//   10  Reject</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">//   11  Reject</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9f9b440ad8f0631beba57a11b9dce821"> 1800</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFE_WIDTH 2U</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6b2f5b4c972954f237c458daa1b6656c"> 1801</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFE_MASK  0x0000000CU</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a58b1192ba25756b829b8f534c8102b92"> 1802</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_ANFE_SHIFT 2U</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">// Field:     [1] RRFS</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">// Reject Remote Frames Standard</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">//   0  Filter remote frames with 11-bit standard IDs</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">//   1  Reject all remote frames with 11-bit standard IDs</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a121b6b86a5b881288ee5d9225bc06209"> 1811</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFS       0x00000002U</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae7dcddfe5f2c31e9f38946e147b4f7da"> 1812</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFS_MASK  0x00000002U</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aba3495959bcdda056036c2e055fdf9bf"> 1813</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFS_SHIFT 1U</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">// Field:     [0] RRFE</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">// Reject Remote Frames Extended</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">//   0  Filter remote frames with 29-bit extended IDs</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">//   1  Reject all remote frames with 29-bit extended IDs</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abc96dcb83999df220201e100e8c84c47"> 1822</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFE       0x00000001U</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aac58e661dc1db6ba503f937d81dbef04"> 1823</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFE_MASK  0x00000001U</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab72b7d33f9a198f4b4339a23c54b9301"> 1824</a></span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFE_SHIFT 0U</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">// Register: MCAN_SIDFC</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">// Field: [23:16] LSS</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">// List Size Standard</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">//   0        No standard Message ID filter</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">//   1-128  Number of standard Message ID filter elements</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">//   &gt;128   Values greater than 128 are interpreted as 128</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a62406be06bb5e7c401439641ca38392d"> 1837</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_LSS_WIDTH 8U</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa38f8d4afd6f403e451921e965dc4f0d"> 1838</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_LSS_MASK  0x00FF0000U</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a854dae31250f5b2cbc15db357a1d47cf"> 1839</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_LSS_SHIFT 16U</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">// Field:  [15:2] FLSSA</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">// Filter List Standard Start Address. Start address of standard Message ID</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">// filter list (32-bit word address).</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abf13fddf6e5ed8722728768d932a45a7"> 1845</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_FLSSA_WIDTH 14U</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa0f30f8570a3bcd306d5685b39356cdb"> 1846</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_FLSSA_MASK  0x0000FFFCU</span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af14c038405604155a74aa88882c59b60"> 1847</a></span>&#160;<span class="preprocessor">#define MCAN_SIDFC_FLSSA_SHIFT 2U</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">// Register: MCAN_XIDFC</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">// Field: [22:16] LSE</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">// Filter List Extended Start Address. Start address of extended Message ID</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">// filter list (32-bit word address).</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3f6c8767a8b0c80cb0ff437a89ae6984"> 1860</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_LSE_WIDTH 7U</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae3e6de773ead8e6603674825f2687638"> 1861</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_LSE_MASK  0x007F0000U</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4380cfb2a36044b9a97ce56d47f13e22"> 1862</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_LSE_SHIFT 16U</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">// Field:  [15:2] FLESA</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">// List Size Extended</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">//   0     No extended Message ID filter</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment">//   1-64 Number of extended Message ID filter elements</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">//   &gt;64  Values greater than 64 are interpreted as 64</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad69a987f3115bc4a414b6efbfc6eb1c3"> 1872</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_FLESA_WIDTH 14U</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6b68ae70112d40560a223b7d98c7d457"> 1873</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_FLESA_MASK  0x0000FFFCU</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a71291771182a91c6f6e2cad670961889"> 1874</a></span>&#160;<span class="preprocessor">#define MCAN_XIDFC_FLESA_SHIFT 2U</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">// Register: MCAN_XIDAM</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">// Field:  [28:0] EIDM</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">// Extended ID Mask. For acceptance filtering of extended frames the Extended</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">// ID AND Mask is ANDed with the Message ID of a received frame. Intended for</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">// masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">// one the mask is not active.</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9d8f41cf073c5b3b3b078c62ea30024c"> 1889</a></span>&#160;<span class="preprocessor">#define MCAN_XIDAM_EIDM_WIDTH 29U</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a61c82d10b42bdbe6441c36cd199d860d"> 1890</a></span>&#160;<span class="preprocessor">#define MCAN_XIDAM_EIDM_MASK  0x1FFFFFFFU</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a981ccbae25b277cff7b10c3536f079e3"> 1891</a></span>&#160;<span class="preprocessor">#define MCAN_XIDAM_EIDM_SHIFT 0U</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">// Register: MCAN_HPMS</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">// Field:    [15] FLST</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">// Filter List. Indicates the filter list of the matching filter element.</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment">//   0  Standard Filter List</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">//   1  Extended Filter List</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a949a7f4be2724a48cbd47a5aba3f0ec2"> 1903</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FLST       0x00008000U</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1a95bf27a2e9b0552297ff0bbe6743e5"> 1904</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FLST_MASK  0x00008000U</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1df81cfe12e922d91d11158b68966c45"> 1905</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FLST_SHIFT 15U</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">// Field:  [14:8] FIDX</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">// Filter Index. Index of matching filter element. Range is 0 to SIDFC.LSS - 1</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">// resp. XIDFC.LSE - 1.</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4b21669da6cb78f30823d4d10b29b442"> 1911</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FIDX_WIDTH 7U</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa13ed67bf52e473646993f9a7e0f842e"> 1912</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FIDX_MASK  0x00007F00U</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a69651a1c34df7318b499e9c5d1f046a1"> 1913</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_FIDX_SHIFT 8U</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">// Field:   [7:6] MSI</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">// Message Storage Indicator</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment">//   00  No FIFO selected</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">//   01  FIFO message lost</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">//   10  Message stored in FIFO 0</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">//   11  Message stored in FIFO 1</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7a5f5c082dfff9361e00c1588028ba5d"> 1922</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_MSI_WIDTH 2U</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a43c106ec1ecdcba1e06ebb34df99be56"> 1923</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_MSI_MASK  0x000000C0U</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae89884962f3c04b941089aad92f54251"> 1924</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_MSI_SHIFT 6U</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">// Field:   [5:0] BIDX</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">// Buffer Index. Index of Rx FIFO element to which the message was stored. Only</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">// valid when MSI(1) = &#39;1&#39;.</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7a390c702e17eb037c543246fbf7c032"> 1930</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_BIDX_WIDTH 6U</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a42e7c221cf7d53f089040926238954e9"> 1931</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_BIDX_MASK  0x0000003FU</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6a15eddb38bee442588c0c4ebf0fbbfc"> 1932</a></span>&#160;<span class="preprocessor">#define MCAN_HPMS_BIDX_SHIFT 0U</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">// Register: MCAN_NDAT1</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment">// Field:    [31] ND31</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">// New Data RX Buffer 31</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac8e67f627a70888dd7bca5b0ae50bbe1"> 1944</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND31       0x80000000U</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aada552401b54c99e7f7830d2f5ae6de7"> 1945</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND31_MASK  0x80000000U</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e4d30dcb35929b444ea9aee422bf1fc"> 1946</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND31_SHIFT 31U</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">// Field:    [30] ND30</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">// New Data RX Buffer 30</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a773a080e22a487ff07626017808ef3ab"> 1953</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND30       0x40000000U</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aba4a5bd612fa1d78aadf444adbbf795d"> 1954</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND30_MASK  0x40000000U</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1989e88d80f89f28bb6e23efac0e5c57"> 1955</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND30_SHIFT 30U</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">// Field:    [29] ND29</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">// New Data RX Buffer 29</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1763dab81942114dce9b95950a3d3f45"> 1962</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND29       0x20000000U</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8b0c5cf82cbf19a64ca72b066081700c"> 1963</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND29_MASK  0x20000000U</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab8c077d9f8577637eaf147c22f143515"> 1964</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND29_SHIFT 29U</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment">// Field:    [28] ND28</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">// New Data RX Buffer 28</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac522bca15ee0cb4ba48a195b41565876"> 1971</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND28       0x10000000U</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afc832c4f1f680227e749bb8481a51690"> 1972</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND28_MASK  0x10000000U</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a687fdc9e08a71b6ce4a70bb33ad280ba"> 1973</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND28_SHIFT 28U</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">// Field:    [27] ND27</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment">// New Data RX Buffer 27</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6d3b77a9c34e7a093684b5e1761dc249"> 1980</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND27       0x08000000U</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a734891ac540b933281c4ee6fd9a2780b"> 1981</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND27_MASK  0x08000000U</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a683751752d02beb4666a97d808b48a90"> 1982</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND27_SHIFT 27U</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment">// Field:    [26] ND26</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">// New Data RX Buffer 26</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab9832d637addae2b7cb05f6603895423"> 1989</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND26       0x04000000U</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7f9cb4a50a97dbd222faed6e44c8acaa"> 1990</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND26_MASK  0x04000000U</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7517d137192b43e483dbd38813f44d38"> 1991</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND26_SHIFT 26U</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">// Field:    [25] ND25</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">// New Data RX Buffer 25</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3810a8438a52f07fa5e642818148b221"> 1998</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND25       0x02000000U</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6e1f036a85a16b6f05f4e3a118120526"> 1999</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND25_MASK  0x02000000U</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a640a04950c5ce36c835a213fb31b3916"> 2000</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND25_SHIFT 25U</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">// Field:    [24] ND24</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">// New Data RX Buffer 24</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7b36ec061d191edb07ed4654872532cd"> 2007</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND24       0x01000000U</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac8fa9e4220459f1dfa9dd4b4dee169b1"> 2008</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND24_MASK  0x01000000U</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a334ca357dda7b7ae999be1ef43be9fc2"> 2009</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND24_SHIFT 24U</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">// Field:    [23] ND23</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">// New Data RX Buffer 23</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a08e4808a58e5dbd6e79f271de92adc89"> 2016</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND23       0x00800000U</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1d916b567e127c0b378ed4450c3c3ade"> 2017</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND23_MASK  0x00800000U</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad51e0a5a3163a212fa2eb1244f26a318"> 2018</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND23_SHIFT 23U</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">// Field:    [22] ND22</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">// New Data RX Buffer 22</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5bc7a4a898dc76a86577dd16c397fdfa"> 2025</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND22       0x00400000U</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8595c14e54603dbabfd6499357e1567f"> 2026</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND22_MASK  0x00400000U</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a34b71fafcfef507343f40906de26973e"> 2027</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND22_SHIFT 22U</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">// Field:    [21] ND21</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">// New Data RX Buffer 21</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac399750111e2cc6937364631f84b2f33"> 2034</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND21       0x00200000U</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acee02079a2a53c9a8b89da00517d99af"> 2035</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND21_MASK  0x00200000U</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2dbf24e4252c2956c0db718702fef8b9"> 2036</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND21_SHIFT 21U</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">// Field:    [20] ND20</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">// New Data RX Buffer 20</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa8f694e622b7ce8cc555a8f610d24716"> 2043</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND20       0x00100000U</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8e4f7b0bc35afb9c10a43d1cc2b72459"> 2044</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND20_MASK  0x00100000U</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a149e4ea3344d82affaa01f592abaa047"> 2045</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND20_SHIFT 20U</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">// Field:    [19] ND19</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">// New Data RX Buffer 19</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad55ec946e9b4953d1c50e4c53ff73032"> 2052</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND19       0x00080000U</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a19fd863748c2a6046f13a04bba264470"> 2053</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND19_MASK  0x00080000U</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a117b5a529f7077fe77bd1d6b99040483"> 2054</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND19_SHIFT 19U</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">// Field:    [18] ND18</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">// New Data RX Buffer 18</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae6550ddc142cb819dc0e1e0fbcb39a3d"> 2061</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND18       0x00040000U</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acd36c15288e6d6610ebfbe65f3381a33"> 2062</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND18_MASK  0x00040000U</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7f15d9873f01e7b2b1dda1e81c337046"> 2063</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND18_SHIFT 18U</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment">// Field:    [17] ND17</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">// New Data RX Buffer 17</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2bb124ada6a7ca09aec0064e7db92733"> 2070</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND17       0x00020000U</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a92b0482151f8f56fcba0c83eee5cd8c4"> 2071</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND17_MASK  0x00020000U</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7b1496a9a1635b89cbc79d550ecf87d5"> 2072</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND17_SHIFT 17U</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">// Field:    [16] ND16</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">// New Data RX Buffer 16</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a22f1da0d47584205fdd6b39385d12422"> 2079</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND16       0x00010000U</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a79a0ec263af0737fbe6a8ea1e3cbc603"> 2080</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND16_MASK  0x00010000U</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae81edfb717319912ac9aa22e403c22d8"> 2081</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND16_SHIFT 16U</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">// Field:    [15] ND15</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">// New Data RX Buffer 15</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a542f9790bb3cf646a49028367c68c3a2"> 2088</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND15       0x00008000U</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab3d86e5d410bb44fe255088dafdfa850"> 2089</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND15_MASK  0x00008000U</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac248c025e4bc0bc44f944cb6ee611eb1"> 2090</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND15_SHIFT 15U</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">// Field:    [14] ND14</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">// New Data RX Buffer 14</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9480703236daff72f525a07a4b477bf9"> 2097</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND14       0x00004000U</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a988c44ba2c5b22abddb8562219e8376e"> 2098</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND14_MASK  0x00004000U</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa4c2c687936978023cceab566935cef8"> 2099</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND14_SHIFT 14U</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">// Field:    [13] ND13</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">// New Data RX Buffer 13</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6f01dad98a0daee59d3ed30b883aabdd"> 2106</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND13       0x00002000U</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4bf99ce8bd9b0fcff18bf327ffe0d263"> 2107</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND13_MASK  0x00002000U</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40f16f9e0a2de398ba18eb57508d2832"> 2108</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND13_SHIFT 13U</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">// Field:    [12] ND12</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment">// New Data RX Buffer 12</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8c6f2a5e42849a2af3478525a36454aa"> 2115</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND12       0x00001000U</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8467f572331ef14fe5f171395e016041"> 2116</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND12_MASK  0x00001000U</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afb0fa76b0f068be3c10386e1bbb9aa90"> 2117</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND12_SHIFT 12U</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">// Field:    [11] ND11</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">// New Data RX Buffer 11</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aab6abee78a20123eae06b13b5476caa9"> 2124</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND11       0x00000800U</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2edaec3238a762cf0e09399baaee7174"> 2125</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND11_MASK  0x00000800U</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acd084891d2d80179f5daa9bf888ca6e7"> 2126</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND11_SHIFT 11U</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">// Field:    [10] ND10</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">// New Data RX Buffer 10</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a51a3a24ff6021c5e41ae49b15e8a088d"> 2133</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND10       0x00000400U</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5824fc457c096ff9c986162f0f549e92"> 2134</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND10_MASK  0x00000400U</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9e2bc718c7912a4240c54c47d3cf0414"> 2135</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND10_SHIFT 10U</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">// Field:     [9] ND9</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">// New Data RX Buffer 9</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae51957994a5d787bc422ea1079674b01"> 2142</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND9       0x00000200U</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac63270df05857486be1d3cc81b2da5df"> 2143</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND9_MASK  0x00000200U</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a792b5eee0a131d0c013648241e7d3740"> 2144</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND9_SHIFT 9U</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment">// Field:     [8] ND8</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">// New Data RX Buffer 8</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a96f3e8449fa0c338e6e7942ea6efe9a8"> 2151</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND8       0x00000100U</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad0512cb1711ff34271edd3943150db90"> 2152</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND8_MASK  0x00000100U</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a012d904d215e64bad633572e6b33263f"> 2153</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND8_SHIFT 8U</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">// Field:     [7] ND7</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">// New Data RX Buffer 7</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9598a03e061cd7391ea7b89431ddc38f"> 2160</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND7       0x00000080U</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4ff3cf91914c50c61933355f91073c90"> 2161</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND7_MASK  0x00000080U</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0a3fd60fee3f0247665a92e8bba4c0a4"> 2162</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND7_SHIFT 7U</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">// Field:     [6] ND6</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">// New Data RX Buffer 6</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1e868644b41a62aa4c594c99e270c96b"> 2169</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND6       0x00000040U</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6a6937faaaaae1d539f36af62a025b95"> 2170</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND6_MASK  0x00000040U</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad8300756829393a12342d96ca2552cc9"> 2171</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND6_SHIFT 6U</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">// Field:     [5] ND5</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">// New Data RX Buffer 5</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a73d7da4f83ad1a65335fc27462d41521"> 2178</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND5       0x00000020U</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab551fbd0c1f8567688f3112613929bfc"> 2179</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND5_MASK  0x00000020U</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abb60db36e3195911aec50866f153d30c"> 2180</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND5_SHIFT 5U</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment">// Field:     [4] ND4</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">// New Data RX Buffer 4</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3b9d96d794c579d95f36462f469d2339"> 2187</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND4       0x00000010U</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a38d91240331af4000254b525e4943073"> 2188</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND4_MASK  0x00000010U</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7a5225201be004ddb78ad5e6609671c0"> 2189</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND4_SHIFT 4U</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment">// Field:     [3] ND3</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">// New Data RX Buffer 3</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab712b46dc1fdc6f634782f3aa001b9ab"> 2196</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND3       0x00000008U</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8e45c9e8b7c5259895ef818d32d51fab"> 2197</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND3_MASK  0x00000008U</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a504c631da568c5c5f887e83ed4af124b"> 2198</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND3_SHIFT 3U</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">// Field:     [2] ND2</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">// New Data RX Buffer 2</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aebaa1cee4b534bff06778d4c847e50d3"> 2205</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND2       0x00000004U</span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a93f8dc17264d334772529507c6965668"> 2206</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND2_MASK  0x00000004U</span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5a5aa24aa7b494facbedbb3c190c2671"> 2207</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND2_SHIFT 2U</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">// Field:     [1] ND1</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment">// New Data RX Buffer 1</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa83c7bb353d636988a68f3f5809e96fa"> 2214</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND1       0x00000002U</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0660adda168d7a085c5ef535805bcb00"> 2215</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND1_MASK  0x00000002U</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af8c7ccd33e6b38ecf85fcc6aa399fb03"> 2216</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND1_SHIFT 1U</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">// Field:     [0] ND0</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">// New Data RX Buffer 0</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4f46c691b52d8e61734302438436b06a"> 2223</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND0       0x00000001U</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae84123998c5845954a32be5717c5eef5"> 2224</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND0_MASK  0x00000001U</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8b18281038f8a30656b88e592a581ab1"> 2225</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT1_ND0_SHIFT 0U</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">// Register: MCAN_NDAT2</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">// Field:    [31] ND63</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment">// New Data RX Buffer 63</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa1694e1c7b0cb07db2bc1979d6b73bd7"> 2237</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND63       0x80000000U</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1c66a7e21acf08c408958969d2b49dae"> 2238</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND63_MASK  0x80000000U</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a60b472f4d7c6cf0a72694392f10f9759"> 2239</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND63_SHIFT 31U</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment">// Field:    [30] ND62</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">// New Data RX Buffer 62</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a779143a5d8a8209677163e87b8fb0dcc"> 2246</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND62       0x40000000U</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8d4add42b53137a3da3348d1209f04dd"> 2247</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND62_MASK  0x40000000U</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a236da25d5175f9b20cca4d2093d6234b"> 2248</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND62_SHIFT 30U</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">// Field:    [29] ND61</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">// New Data RX Buffer 61</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abac76cb086169606603f5be49da97411"> 2255</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND61       0x20000000U</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4462780ea21f8f5a756544f69714529c"> 2256</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND61_MASK  0x20000000U</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac362ab856fc04887b25bde42ad350103"> 2257</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND61_SHIFT 29U</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment">// Field:    [28] ND60</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment">// New Data RX Buffer 60</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adeb438bd38c0f9b50403fee768774f2f"> 2264</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND60       0x10000000U</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a97d395eaa65e1a73d096342fc8fc8f90"> 2265</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND60_MASK  0x10000000U</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3c7c79b7768c4f8c9c21065016eaf456"> 2266</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND60_SHIFT 28U</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment">// Field:    [27] ND59</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">// New Data RX Buffer 59</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab9b3c37aedbab630c20e6de8e989a98a"> 2273</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND59       0x08000000U</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac19b3ca40b04b730f26c8057c9c972db"> 2274</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND59_MASK  0x08000000U</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a01141f8f429c938f98a18fdfc8feeabf"> 2275</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND59_SHIFT 27U</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">// Field:    [26] ND58</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">// New Data RX Buffer 58</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa4ddafce252001f260b5047484e7acbb"> 2282</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND58       0x04000000U</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac2f8e39e5d40f3290c45c40146528ebf"> 2283</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND58_MASK  0x04000000U</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2376e5337f727a93b126ffb5c455c8c0"> 2284</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND58_SHIFT 26U</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">// Field:    [25] ND57</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">// New Data RX Buffer 57</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af7a786e7ed6e37241bfbde80d418d5f1"> 2291</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND57       0x02000000U</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a88f17e2fca7ef77ad6f39b8c269f1f99"> 2292</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND57_MASK  0x02000000U</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad486edea94f772ac3a6a90826de289c1"> 2293</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND57_SHIFT 25U</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">// Field:    [24] ND56</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">// New Data RX Buffer 56</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a28bc1d75f8b7c4cebd081657b7fe5499"> 2300</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND56       0x01000000U</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a686fccf1b2f5993b5ed55fae2d25131e"> 2301</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND56_MASK  0x01000000U</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a520e95f41434b335c678474cc4347d4c"> 2302</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND56_SHIFT 24U</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">// Field:    [23] ND55</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment">// New Data RX Buffer 55</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3258bd227dd7d072d0cde766656534c2"> 2309</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND55       0x00800000U</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3c27ecf6140f06825f46a7302ed1eacd"> 2310</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND55_MASK  0x00800000U</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acb34ffa8bab39ce17580842a296db08b"> 2311</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND55_SHIFT 23U</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">// Field:    [22] ND54</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment">// New Data RX Buffer 54</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9454eca60022615f52996e6d408ebe22"> 2318</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND54       0x00400000U</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab5f3284b7eb02bc1a4c4e8188c37a36c"> 2319</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND54_MASK  0x00400000U</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1ea75452d564ddbb3f8bdbd23c7c110d"> 2320</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND54_SHIFT 22U</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">// Field:    [21] ND53</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">// New Data RX Buffer 53</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad4c26b9fb92fa29871b334d5d9cc9668"> 2327</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND53       0x00200000U</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0c44d0386b1647739dda61001a7c12b8"> 2328</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND53_MASK  0x00200000U</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a48ea2e3e786e18b5a47a492bbaf88c88"> 2329</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND53_SHIFT 21U</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">// Field:    [20] ND52</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">// New Data RX Buffer 52</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8dddec617649e578e878f9c5942e9ac9"> 2336</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND52       0x00100000U</span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aca684fbc538226da78d1ab6edc971509"> 2337</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND52_MASK  0x00100000U</span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5cd80007163c7c1f0a955d28e76601c7"> 2338</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND52_SHIFT 20U</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">// Field:    [19] ND51</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment">// New Data RX Buffer 51</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2de372161f112748f92d3ee576fcab02"> 2345</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND51       0x00080000U</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a59b719e740da2020c6f9f239a70a22c4"> 2346</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND51_MASK  0x00080000U</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aab076aa70157e98b4889da9229c478e5"> 2347</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND51_SHIFT 19U</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment">// Field:    [18] ND50</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">// New Data RX Buffer 50</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0fc18dd8317d84a131896a1358a5abaa"> 2354</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND50       0x00040000U</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a91cd223f1ef876247219fd2a9fdd7a75"> 2355</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND50_MASK  0x00040000U</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af57ea6713215c81971b8779f67aad4f8"> 2356</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND50_SHIFT 18U</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment">// Field:    [17] ND49</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">// New Data RX Buffer 49</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac0bdeebfabb534fe98d555a51b9e8554"> 2363</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND49       0x00020000U</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a075f04990315cc479469a81aa70feea6"> 2364</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND49_MASK  0x00020000U</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a91c7f6e1bbcdf76d2d5b14de5968e2c5"> 2365</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND49_SHIFT 17U</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">// Field:    [16] ND48</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">// New Data RX Buffer 48</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad6fee0fbf3efb4e27a17931e190eec55"> 2372</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND48       0x00010000U</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a09cf78ab2bcacb6d2ba69b0c062458d1"> 2373</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND48_MASK  0x00010000U</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acacb47785649c31b7c6e7c7f7f651067"> 2374</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND48_SHIFT 16U</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">// Field:    [15] ND47</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">// New Data RX Buffer 47</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa0d2083012edd18144fe727156fa1937"> 2381</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND47       0x00008000U</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a588d7d9cfdf073a66178907e73a54f9b"> 2382</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND47_MASK  0x00008000U</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aebac283d8f4c0848d0e124bd25438307"> 2383</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND47_SHIFT 15U</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">// Field:    [14] ND46</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">// New Data RX Buffer 46</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9e3c8266472b70c790073ad17f9bb62c"> 2390</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND46       0x00004000U</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2a19c9ee4209aabae4f85215d0361bbe"> 2391</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND46_MASK  0x00004000U</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a56b2af1476ac5fa2e3eec30fdc52b1dc"> 2392</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND46_SHIFT 14U</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">// Field:    [13] ND45</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">// New Data RX Buffer 45</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae13c0e7d2ff60cf79f2a11e2f511c303"> 2399</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND45       0x00002000U</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a62f7a8ac58b79ce5f9bb16396366be21"> 2400</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND45_MASK  0x00002000U</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6e7ba90169e246f9a6f50cc70871d0e5"> 2401</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND45_SHIFT 13U</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">// Field:    [12] ND44</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">// New Data RX Buffer 44</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad2b3063d02fad825c38e697531fc4cd4"> 2408</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND44       0x00001000U</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa49185c07fc5efe0e9eaca7d5fc87cf7"> 2409</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND44_MASK  0x00001000U</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a08d7053e48471f0ec9a0364a3105d77d"> 2410</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND44_SHIFT 12U</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">// Field:    [11] ND43</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">// New Data RX Buffer 43</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae6c83397c6bed34ca5a7015391bdbde4"> 2417</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND43       0x00000800U</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab7fe171a9278083ff3204a51ca55f9b0"> 2418</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND43_MASK  0x00000800U</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afdad5a69292aede0553e90cf563f600d"> 2419</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND43_SHIFT 11U</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">// Field:    [10] ND42</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">// New Data RX Buffer 42</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab68ca5587ce9dd487303b1bb994073fb"> 2426</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND42       0x00000400U</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a70c36b5f37028a0848ccf76ba5bb7ef7"> 2427</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND42_MASK  0x00000400U</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7ac8a83db2893555d1b555e7e799f255"> 2428</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND42_SHIFT 10U</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">// Field:     [9] ND41</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">// New Data RX Buffer 41</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a19cd134ae4fe6409b845fc0d5ab23141"> 2435</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND41       0x00000200U</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a33ce07fc13161e42dd2a8c7691978399"> 2436</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND41_MASK  0x00000200U</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaabb6c2bb154f2b04b428cb4a8f5b952"> 2437</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND41_SHIFT 9U</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">// Field:     [8] ND40</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">// New Data RX Buffer 40</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afa79ac90c0c867be61888c1a9ca6296b"> 2444</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND40       0x00000100U</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6636728c79732d09002eb20dd422be74"> 2445</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND40_MASK  0x00000100U</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a965db739eb8a9339d1ff1733f904a66d"> 2446</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND40_SHIFT 8U</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">// Field:     [7] ND39</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">// New Data RX Buffer 39</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9ce47b98b6484fe397280304b376ecb7"> 2453</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND39       0x00000080U</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab34864443a5af2cb2447ee1deb288b94"> 2454</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND39_MASK  0x00000080U</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a29032e37236dd697f9fbbc9647ea14de"> 2455</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND39_SHIFT 7U</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">// Field:     [6] ND38</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">// New Data RX Buffer 38</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aed33b03f888b477b2dc7007e14fec536"> 2462</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND38       0x00000040U</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af445c6982b51a6c2f4e8ee1c19a76fc3"> 2463</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND38_MASK  0x00000040U</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a35a3ec74f4b2c768d3765b37e7d0ee65"> 2464</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND38_SHIFT 6U</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment">// Field:     [5] ND37</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">// New Data RX Buffer 37</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7c48dcd37e65dbf80870de7fea4066a6"> 2471</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND37       0x00000020U</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae20191cf8be2bdd6bd8741b591f4915d"> 2472</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND37_MASK  0x00000020U</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab2f920e0788a6345665edef71268b8ce"> 2473</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND37_SHIFT 5U</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">// Field:     [4] ND36</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">// New Data RX Buffer 36</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad0ec39dbce8251f9f0231c6fb64774ab"> 2480</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND36       0x00000010U</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aea69279cf94752c14c53ed8949ef6bd3"> 2481</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND36_MASK  0x00000010U</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaabec1f62b5fed6332ce51a2dfdfce8a"> 2482</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND36_SHIFT 4U</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">// Field:     [3] ND35</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">// New Data RX Buffer 35</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1c5ac1ccd13a1fd446f439eebf5b8920"> 2489</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND35       0x00000008U</span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab22eb9e31a69f6e3706ee2231369ad77"> 2490</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND35_MASK  0x00000008U</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afb6631c7625af80f11ea807a685d3e74"> 2491</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND35_SHIFT 3U</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">// Field:     [2] ND34</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">// New Data RX Buffer 34</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a838b26ccee48785507256ff3d8d90a95"> 2498</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND34       0x00000004U</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7e405318f52d24c7037a5810618a10a6"> 2499</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND34_MASK  0x00000004U</span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a47427fe70fe3e9299603ca74e9457806"> 2500</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND34_SHIFT 2U</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment">// Field:     [1] ND33</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">// New Data RX Buffer 33</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acb4c23a64ecb65608a20c1c0b2211b91"> 2507</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND33       0x00000002U</span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a83efa461bf16ea0f5b8845f97c508895"> 2508</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND33_MASK  0x00000002U</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abc78c8eab49b72d83961b1087768a6fd"> 2509</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND33_SHIFT 1U</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">// Field:     [0] ND32</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">// New Data RX Buffer 32</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">//   0  Rx Buffer not updated</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">//   1  Rx Buffer updated from new message</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab1fcbd703fff5427c81565013aa9002d"> 2516</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND32       0x00000001U</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a493c2c41de74c8c5e9ec49d9f7afc1c0"> 2517</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND32_MASK  0x00000001U</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a92b58dd371f1d3b170ce019d6093b0ce"> 2518</a></span>&#160;<span class="preprocessor">#define MCAN_NDAT2_ND32_SHIFT 0U</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment">// Register: MCAN_RXF0C</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">// Field:    [31] F0OM</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">// FIFO 0 Operation Mode. FIFO 0 can be operated in blocking or in overwrite</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">// mode.</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">//   0  FIFO 0 blocking mode</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">//   1  FIFO 0 overwrite mode</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9a057dce6dd1d895ca556ec2bead5062"> 2533</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0OM       0x80000000U</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa87706bd4a44b174b8014ae75ae9ec61"> 2534</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0OM_MASK  0x80000000U</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a83f8913e5ff430ceb1eb42157ebefa4a"> 2535</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0OM_SHIFT 31U</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment">// Field: [30:24] F0WM</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">// Rx FIFO 0 Watermark</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment">//   0      Watermark interrupt disabled</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment">//   1-64  Level for Rx FIFO 0 watermark interrupt (IR.RF0W)</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">//   &gt;64   Watermark interrupt disabled</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aceb94de7cd3436bd779fb9b48178a570"> 2545</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0WM_WIDTH 7U</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aad1821c03a1259fe4dec3ba61faa3078"> 2546</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0WM_MASK  0x7F000000U</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5a7ef9f47a008ed1e38744f5324ecdf3"> 2547</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0WM_SHIFT 24U</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment">// Field: [22:16] F0S</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">// Rx FIFO 0 Size. The Rx FIFO 0 elements are indexed from 0 to F0S-1.</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment">//   0      No Rx FIFO 0</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">//   1-64  Number of Rx FIFO 0 elements</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">//   &gt;64   Values greater than 64 are interpreted as 64</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae53d358500a7696e2790d117d70e73fd"> 2557</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0S_WIDTH 7U</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afd920fcbd1087f9b27e37596fcfdd2bc"> 2558</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0S_MASK  0x007F0000U</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a36a1581ea504c4dc1b4fc6e46e8af9b6"> 2559</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0S_SHIFT 16U</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">// Field:  [15:2] F0SA</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">// Rx FIFO 0 Start Address. Start address of Rx FIFO 0 in Message RAM (32-bit</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">// word address).</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9fcee7b53e673012522c5a72e804a206"> 2567</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0SA_WIDTH 14U</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3bebf3e2ef723938abb8cde14a6d2dab"> 2568</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0SA_MASK  0x0000FFFCU</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a46ff33865afffe5369eabb1ed2573ad8"> 2569</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0SA_SHIFT 2U</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">// Register: MCAN_RXF0S</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">// Field:    [25] RF0L</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">// Rx FIFO 0 Message Lost. This bit is a copy of interrupt flag IR.RF0L. When</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">// IR.RF0L is reset, this bit is also reset.</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">//   0  No Rx FIFO 0 message lost</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">//   1  Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">// size zero</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">// Note: Overwriting the oldest message when RXF0C.F0OM = &#39;1&#39; will not set this</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment">// flag.</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a88f4260c7657450783fd388b9ccedf55"> 2586</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_RF0L       0x02000000U</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a58113f495d53f51aaf335b5bfaa7d347"> 2587</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_RF0L_MASK  0x02000000U</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad1ba5e9188a846d851fe8361f4961d39"> 2588</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_RF0L_SHIFT 25U</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">// Field:    [24] F0F</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">// Rx FIFO 0 Full</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment">//   0  Rx FIFO 0 not full</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">//   1  Rx FIFO 0 full</span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7ed636a3192bbe8435bd28b10a9fd626"> 2595</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0F       0x01000000U</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5a36b120eb75dd6f244ca471a225b9f4"> 2596</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0F_MASK  0x01000000U</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab46ea7c23a18d7780a46363216683e18"> 2597</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0F_SHIFT 24U</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">// Field: [21:16] F0PI</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">// Rx FIFO 0 Put Index. Rx FIFO 0 write index pointer, range 0 to 63.</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae2beb91ca3aed17e43f2aa30fa889bc2"> 2602</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0PI_WIDTH 6U</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a70990116d1077e4accd18570b2cc60cd"> 2603</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0PI_MASK  0x003F0000U</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40c7dfb434a9d3ef8d3b54dca731ef10"> 2604</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0PI_SHIFT 16U</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">// Field:  [13:8] F0GI</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">// Rx FIFO 0 Get Index. Rx FIFO 0 read index pointer, range 0 to 63.</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6f5356d6c306d6af6189b61a5113289d"> 2609</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0GI_WIDTH 6U</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a486283b1344ecf1aebed7586a92e082e"> 2610</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0GI_MASK  0x00003F00U</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a236590948fcccd885c8db529c04a17e9"> 2611</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0GI_SHIFT 8U</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">// Field:   [6:0] F0FL</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">// Rx FIFO 0 Fill Level. Number of elements stored in Rx FIFO 0, range 0 to 64.</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2f6574e54476fe2a60c6ace93f2e49b0"> 2616</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0FL_WIDTH 7U</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acab590c161464670118e9603b15166f1"> 2617</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0FL_MASK  0x0000007FU</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2505b990ff514133e1c70e3be92ffec1"> 2618</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0FL_SHIFT 0U</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">// Register: MCAN_RXF0A</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">// Field:   [5:0] F0AI</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">// Rx FIFO 0 Acknowledge Index. After the Host has read a message or a sequence</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">// of messages from Rx FIFO 0 it has to write the buffer index of the last</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">// element read from Rx FIFO 0 to F0AI. This will set the Rx FIFO 0 Get Index</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment">// RXF0S.F0GI to F0AI + 1 and update the FIFO 0 Fill Level RXF0S.F0FL.</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7915da422e9eac154a3116b28efa72bf"> 2631</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0A_F0AI_WIDTH 6U</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40d4166f236324645a87e351c40dde18"> 2632</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0A_F0AI_MASK  0x0000003FU</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4306753df7ee9e12670f07dc3709b2cb"> 2633</a></span>&#160;<span class="preprocessor">#define MCAN_RXF0A_F0AI_SHIFT 0U</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment">// Register: MCAN_RXBC</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">// Field:  [15:2] RBSA</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">// Rx Buffer Start Address. Configures the start address of the Rx Buffers</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">// section in the Message RAM (32-bit word address).</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0ff0e9cffe9e3e267837ccfe28348ac9"> 2644</a></span>&#160;<span class="preprocessor">#define MCAN_RXBC_RBSA_WIDTH 14U</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac5d91c2e788ea096f632ff461ba3db68"> 2645</a></span>&#160;<span class="preprocessor">#define MCAN_RXBC_RBSA_MASK  0x0000FFFCU</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe5a2363b903d823f08c4d693277dda7"> 2646</a></span>&#160;<span class="preprocessor">#define MCAN_RXBC_RBSA_SHIFT 2U</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment">// Register: MCAN_RXF1C</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">// Field:    [31] F1OM</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment">// FIFO 1 Operation Mode. FIFO 1 can be operated in blocking or in overwrite</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment">// mode.</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">//   0  FIFO 1 blocking mode</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">//   1  FIFO 1 overwrite mode</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adf3ddf11e3409ee63579dc3d19c10dab"> 2661</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1OM       0x80000000U</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aef3549d1d8397707e92f48e38eaefc16"> 2662</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1OM_MASK  0x80000000U</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a876d8624a2a14d23b138d7a38c7329bc"> 2663</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1OM_SHIFT 31U</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">// Field: [30:24] F1WM</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment">// Rx FIFO 1 Watermark</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">//   0      Watermark interrupt disabled</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">//   1-64  Level for Rx FIFO 1 watermark interrupt (IR.RF1W)</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">//   &gt;64   Watermark interrupt disabled</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6e3753be5482252ec43ae83ba1e461b3"> 2673</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1WM_WIDTH 7U</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af23ca6e5b864a855b7d271da1a899ced"> 2674</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1WM_MASK  0x7F000000U</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad9a9173371898797288866433ca307ad"> 2675</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1WM_SHIFT 24U</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment">// Field: [22:16] F1S</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">// Rx FIFO 1 Size. The Rx FIFO 1 elements are indexed from 0 to F1S - 1.</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment">//   0      No Rx FIFO 1</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">//   1-64  Number of Rx FIFO 1 elements</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">//   &gt;64   Values greater than 64 are interpreted as 64</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af12290b15865665936c20e6d14a30048"> 2685</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1S_WIDTH 7U</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa45ba411849cb7a5e7dffff10fa07562"> 2686</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1S_MASK  0x007F0000U</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a448ef4705bd2445a752cf45a2f245640"> 2687</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1S_SHIFT 16U</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment">// Field:  [15:2] F1SA</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment">// Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">// word address).</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3f9ecb9922840c67356a0872a2126d2d"> 2693</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1SA_WIDTH 14U</span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3a21da7962d23ee53e70d784e559010f"> 2694</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1SA_MASK  0x0000FFFCU</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6ef93f24dc35dcb78854c8a732b3314b"> 2695</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1SA_SHIFT 2U</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment">// Register: MCAN_RXF1S</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">// Field: [31:30] DMS</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">// Debug Message Status</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">//   00  Idle state, wait for reception of debug messages, DMA request is</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">// cleared</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">//   01  Debug message A received</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">//   10  Debug messages A, B received</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">//   11  Debug messages A, B, C received, DMA request is set</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae3ce4126a6655c5b326523907c2f2874"> 2710</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_DMS_WIDTH 2U</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae52e389e093aae97e41960c720553005"> 2711</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_DMS_MASK  0xC0000000U</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab3ba08fd71bc69a871f5f585418f1172"> 2712</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_DMS_SHIFT 30U</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment">// Field:    [25] RF1L</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">// Rx FIFO 1 Message Lost. This bit is a copy of interrupt flag IR.RF1L. When</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="comment">// IR.RF1L is reset, this bit is also reset.</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">//   0  No Rx FIFO 1 message lost</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">//   1  Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">// size zero</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">// Note: Overwriting the oldest message when RXF1C.F1OM = &#39;1&#39; will not set this</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">// flag.</span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0f77d66bd293f9f8f88eed2762aa412c"> 2724</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_RF1L       0x02000000U</span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a87ca1ea97bc7275957a956a4997df617"> 2725</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_RF1L_MASK  0x02000000U</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a658490e343507323d95083d796df457d"> 2726</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_RF1L_SHIFT 25U</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">// Field:    [24] F1F</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">// Rx FIFO 1 Full</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">//   0  Rx FIFO 1 not full</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">//   1  Rx FIFO 1 full</span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a25616f09dac6aff2193a22efea3f47a1"> 2733</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1F       0x01000000U</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aff9f9893e0e3b25c1e8a32175a9bb920"> 2734</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1F_MASK  0x01000000U</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a58aa21db026dc93e6d3fd3fccf6fa778"> 2735</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1F_SHIFT 24U</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">// Field: [21:16] F1PI</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">// Rx FIFO 1 Put Index. Rx FIFO 1 write index pointer, range 0 to 63.</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab4595d6a64eda4e821b34fb21698d922"> 2740</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1PI_WIDTH 6U</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0013629705dd22f2d9d5c6f8f28299bf"> 2741</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1PI_MASK  0x003F0000U</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a732de3830de97f39bd73d4409094d2cd"> 2742</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1PI_SHIFT 16U</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">// Field:  [13:8] F1GI</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">// Rx FIFO 1 Get Index. Rx FIFO 1 read index pointer, range 0 to 63.</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a986a4ecefa55ec5907a30b95b9a0b718"> 2747</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1GI_WIDTH 6U</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7918ce1076b4f500c1ce4f568b7d0da7"> 2748</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1GI_MASK  0x00003F00U</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae25169c0f6d037e76117a8e22c8bbb40"> 2749</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1GI_SHIFT 8U</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">// Field:   [6:0] F1FL</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">// Rx FIFO 1 Fill Level. Number of elements stored in Rx FIFO 1, range 0 to 64.</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abd89faeb8f0ca0d352797bedf96b328c"> 2754</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1FL_WIDTH 7U</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aee3175ce956ec194a4c72ad211ef9a13"> 2755</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1FL_MASK  0x0000007FU</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a82965b5fd61c0f49bc857bdca39e1b6b"> 2756</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1FL_SHIFT 0U</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">// Register: MCAN_RXF1A</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment">// Field:   [5:0] F1AI</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">// Rx FIFO 1 Acknowledge Index. After the Host has read a message or a sequence</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">// of messages from Rx FIFO 1 it has to write the buffer index of the last</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment">// element read from Rx FIFO 1 to F1AI. This will set the Rx FIFO 1 Get Index</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">// RXF1S.F1GI to F1AI + 1 and update the FIFO 1 Fill Level RXF1S.F1FL.</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7a04cf7abd0a8e3a6107dff3beeba9df"> 2769</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1A_F1AI_WIDTH 6U</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab14a3947edf1b9c66fbef3adcb5c873e"> 2770</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1A_F1AI_MASK  0x0000003FU</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa719696eb7e6b6c52fe80633230e3c85"> 2771</a></span>&#160;<span class="preprocessor">#define MCAN_RXF1A_F1AI_SHIFT 0U</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">// Register: MCAN_RXESC</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment">// Field:  [10:8] RBDS</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="comment">// Rx Buffer Data Field Size</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="comment">//   000  8 byte data field</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">//   001  12 byte data field</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">//   010  16 byte data field</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">//   011  20 byte data field</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">//   100  24 byte data field</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">//   101  32 byte data field</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">//   110  48 byte data field</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">//   111  64 byte data field</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment">// Note: In case the data field size of an accepted CAN frame exceeds the data</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">// field size configured for the matching Rx Buffer or Rx FIFO, only the number</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">// of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">// element. The rest of the frame&#39;s data field is ignored.</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aacdb0b9a298361bd7af528630aaf04bd"> 2796</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_RBDS_WIDTH 3U</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3ad0919f37603dba15f4b4a2199203da"> 2797</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_RBDS_MASK  0x00000700U</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2fdc57fa30734a8793699d6858a81ee9"> 2798</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_RBDS_SHIFT 8U</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">// Field:   [6:4] F1DS</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">// Rx FIFO 1 Data Field Size</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">//   000  8 byte data field</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment">//   001  12 byte data field</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment">//   010  16 byte data field</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment">//   011  20 byte data field</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">//   100  24 byte data field</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">//   101  32 byte data field</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">//   110  48 byte data field</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">//   111  64 byte data field</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">// Note: In case the data field size of an accepted CAN frame exceeds the data</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">// field size configured for the matching Rx Buffer or Rx FIFO, only the number</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">// of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment">// element. The rest of the frame&#39;s data field is ignored.</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac5ef641f999201842d2cc8d15e4cdbf9"> 2818</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F1DS_WIDTH 3U</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a642aacda3daa50a2310009e91f1567ee"> 2819</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F1DS_MASK  0x00000070U</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe6af84eea843e2b961ef3e691f43a6a"> 2820</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F1DS_SHIFT 4U</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment">// Field:   [2:0] F0DS</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">// Rx FIFO 0 Data Field Size</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">//   000  8 byte data field</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">//   001  12 byte data field</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">//   010  16 byte data field</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">//   011  20 byte data field</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">//   100  24 byte data field</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">//   101  32 byte data field</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">//   110  48 byte data field</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">//   111  64 byte data field</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">// Note: In case the data field size of an accepted CAN frame exceeds the data</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment">// field size configured for the matching Rx Buffer or Rx FIFO, only the number</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">// of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment">// element. The rest of the frame&#39;s data field is ignored.</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1f949eeeb611d7163283e828047fde5d"> 2840</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F0DS_WIDTH 3U</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a907b03ca63cbc227c48f40d675d0a454"> 2841</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F0DS_MASK  0x00000007U</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6a238ca72fd74471940e5435807ea42c"> 2842</a></span>&#160;<span class="preprocessor">#define MCAN_RXESC_F0DS_SHIFT 0U</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">// Register: MCAN_TXBC</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment">// Field:    [30] TFQM</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">// Tx FIFO/Queue Mode</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">//   0  Tx FIFO operation</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment">//   1  Tx Queue operation</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae4323316f39295b320e432af610c794b"> 2856</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQM       0x40000000U</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae2b39266019d6b0f2244c6b756069837"> 2857</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQM_MASK  0x40000000U</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a182b28ceec4387ce0866888e64bb8c69"> 2858</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQM_SHIFT 30U</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">// Field: [29:24] TFQS</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">// Transmit FIFO/Queue Size</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">//   0      No Tx FIFO/Queue</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">//   1-32  Number of Tx Buffers used for Tx FIFO/Queue</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">//   &gt;32   Values greater than 32 are interpreted as 32</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">// Note: Be aware that the sum of TFQS and NDTB may be not greater than 32.</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment">// There is no check</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">// for erroneous configurations. The Tx Buffers section in the Message RAM</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">// starts with the</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">// dedicated Tx Buffers.</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aac8ce98b6bc9460d0657c0476c2853fd"> 2874</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQS_WIDTH 6U</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a56ac13126db4e7b05490f1bfec8bd0a7"> 2875</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQS_MASK  0x3F000000U</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9339edb8e693c3e89b342deca6966e0f"> 2876</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TFQS_SHIFT 24U</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">// Field: [21:16] NDTB</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">// Number of Dedicated Transmit Buffers</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">//   0      No Dedicated Tx Buffers</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">//   1-32  Number of Dedicated Tx Buffers</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">//   &gt;32   Values greater than 32 are interpreted as 32</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">// Note: Be aware that the sum of TFQS and NDTB may be not greater than 32.</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment">// There is no check</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment">// for erroneous configurations. The Tx Buffers section in the Message RAM</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">// starts with the</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">// dedicated Tx Buffers.</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab88b1ae4af0b1a306640116e53016624"> 2892</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_NDTB_WIDTH 6U</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab5908c65968e7c0c332ac6556630f81e"> 2893</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_NDTB_MASK  0x003F0000U</span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a14edd91479970078ba7fc597ec27a17e"> 2894</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_NDTB_SHIFT 16U</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">// Field:  [15:2] TBSA</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">// Tx Buffers Start Address. Start address of Tx Buffers section in Message RAM</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">// (32-bit word address).</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e354e2191984ea554967b14a30e278c"> 2902</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TBSA_WIDTH 14U</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8398155abcae18c3fb22b1b442325ee0"> 2903</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TBSA_MASK  0x0000FFFCU</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad6271b89ab61088dcc93c238382586bf"> 2904</a></span>&#160;<span class="preprocessor">#define MCAN_TXBC_TBSA_SHIFT 2U</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">// Register: MCAN_TXFQS</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">// Field:    [21] TFQF</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">// Tx FIFO/Queue Full</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment">//   0  Tx FIFO/Queue not full</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment">//   1  Tx FIFO/Queue full</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a34a2df3c3ed0ea9a3f3bd9609fac70b4"> 2916</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQF       0x00200000U</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa8edb040b129ab181d13b56f20d90692"> 2917</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQF_MASK  0x00200000U</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad9bc4ff1c2b23c3615086af65c011131"> 2918</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQF_SHIFT 21U</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">// Field: [20:16] TFQPI</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment">// Tx FIFO/Queue Put Index. Tx FIFO/Queue write index pointer, range 0 to 31.</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment">// Note: In case of mixed configurations where dedicated Tx Buffers are</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">// combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">// number of the Tx Buffer starting with the first dedicated Tx Buffers.</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment">// Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">// Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO.</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe2a5fba9d0b9583a1f49db23618e572"> 2929</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQPI_WIDTH 5U</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae0e8aea4b854799a93c67f01ee3bad95"> 2930</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQPI_MASK  0x001F0000U</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2db47f7ca3e079e247b901a1bfb52e52"> 2931</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFQPI_SHIFT 16U</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="comment">// Field:  [12:8] TFGI</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="comment">// Tx FIFO Get Index. Tx FIFO read index pointer, range 0 to 31. Read as zero</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment">// when Tx Queue operation is configured (TXBC.TFQM = &#39;1&#39;).</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="comment">// Note: In case of mixed configurations where dedicated Tx Buffers are</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">// combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">// number of the Tx Buffer starting with the first dedicated Tx Buffers.</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">// Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment">// Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO.</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a97250fb5088d23cb25a613bf291a7a16"> 2943</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFGI_WIDTH 5U</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae9d6c52568136b6845ff318f5cba1f06"> 2944</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFGI_MASK  0x00001F00U</span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae1e6c27e76bb8009a3cbf169a67c183d"> 2945</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFGI_SHIFT 8U</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="comment">// Field:   [5:0] TFFL</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="comment">// Tx FIFO Free Level.  Number of consecutive free Tx FIFO elements starting</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="comment">// from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment">// (TXBC.TFQM = &#39;1&#39;).</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a00e665aabaea41294528adfab794214d"> 2952</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFFL_WIDTH 6U</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae843139831e92b714a7d847c4cacb5fd"> 2953</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFFL_MASK  0x0000003FU</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7bb5cbc28f64e9d8d985d6a4f19a2959"> 2954</a></span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFFL_SHIFT 0U</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">// Register: MCAN_TXESC</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">// Field:   [2:0] TBDS</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">// Tx Buffer Data Field Size</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">//   000  8 byte data field</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">//   001  12 byte data field</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">//   010  16 byte data field</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment">//   011  20 byte data field</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="comment">//   100  24 byte data field</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">//   101  32 byte data field</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment">//   110  48 byte data field</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">//   111  64 byte data field</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">// Note: In case the data length code DLC of a Tx Buffer element is configured</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment">// to a value higher than the Tx Buffer data field size TXESC.TBDS, the bytes</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">// not defined by the Tx Buffer are transmitted as &quot;0xCC&quot; (padding bytes).</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;1&#39; and CCCR.INIT=&#39;1&#39;.</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a03c41b152af0c9f94051d099229e43a5"> 2978</a></span>&#160;<span class="preprocessor">#define MCAN_TXESC_TBDS_WIDTH 3U</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7ed26f26a372c6e10d90ad2fa3ddc3c8"> 2979</a></span>&#160;<span class="preprocessor">#define MCAN_TXESC_TBDS_MASK  0x00000007U</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2782d06eddc736cb11de74c06b5f677d"> 2980</a></span>&#160;<span class="preprocessor">#define MCAN_TXESC_TBDS_SHIFT 0U</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment">// Register: MCAN_TXBRP</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">// Field:    [31] TRP31</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">// Transmission Request Pending 31. See description for bit 0.</span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8b5696b10b0dd2c80f602044b172feff"> 2990</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP31       0x80000000U</span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a015ad0375d5e71b0f4c5e9c0dedbd484"> 2991</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP31_MASK  0x80000000U</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a512c6ad317a329c72155fdff169b406d"> 2992</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP31_SHIFT 31U</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">// Field:    [30] TRP30</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment">// Transmission Request Pending 30. See description for bit 0.</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abcc5a8cfa809d61c939e27365ccb80f8"> 2997</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP30       0x40000000U</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a187011791db7663c77f3b5a337d58a98"> 2998</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP30_MASK  0x40000000U</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a54c7d109be8a6b6bd7f2664e933ed92d"> 2999</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP30_SHIFT 30U</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">// Field:    [29] TRP29</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">// Transmission Request Pending 29. See description for bit 0.</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0002640e9307007fb4dab699ba7e1dcc"> 3004</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP29       0x20000000U</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3861def29005709eb2b29d1ca99cf073"> 3005</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP29_MASK  0x20000000U</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a610b6ecb6d8f369f139a10e55bbe8c8f"> 3006</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP29_SHIFT 29U</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="comment">// Field:    [28] TRP28</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="comment">// Transmission Request Pending 28. See description for bit 0.</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad042837976e382f9c3f72d73a32f1458"> 3011</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP28       0x10000000U</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abafa4dc58f6cf5b78908e1150c1f48fa"> 3012</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP28_MASK  0x10000000U</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad90361738654cfadedd8df7cf1890b23"> 3013</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP28_SHIFT 28U</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">// Field:    [27] TRP27</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">// Transmission Request Pending 27. See description for bit 0.</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac5505824dbc9caba63e6de489c0468a8"> 3018</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP27       0x08000000U</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40e5b3f2a2ec7d9f0c45b122aa403e04"> 3019</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP27_MASK  0x08000000U</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9b25e341360aef8e67232968c724b37f"> 3020</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP27_SHIFT 27U</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">// Field:    [26] TRP26</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment">// Transmission Request Pending 26. See description for bit 0.</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acc9f65eaa34a9cf7a62bec131731441b"> 3025</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP26       0x04000000U</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad4b2b16067035facb521db972b7b70ca"> 3026</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP26_MASK  0x04000000U</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a65edb7f58542fa238ce52ba4a1d2f00b"> 3027</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP26_SHIFT 26U</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="comment">// Field:    [25] TRP25</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">// Transmission Request Pending 25. See description for bit 0.</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a39c7c47bc39e319cabd212eed15d99c2"> 3032</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP25       0x02000000U</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aff338fb4ba6c2b1bf2592d385beddbb6"> 3033</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP25_MASK  0x02000000U</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5aba4ef8e7694e5659480915a5317e11"> 3034</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP25_SHIFT 25U</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment">// Field:    [24] TRP24</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">// Transmission Request Pending 24. See description for bit 0.</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a24aa0bbadd09152207d404cc7bb382b7"> 3039</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP24       0x01000000U</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0ac6f12df57f1b2ccbbf71d6e36dfdf4"> 3040</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP24_MASK  0x01000000U</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a683b414f72835b56378ebb4695ae650c"> 3041</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP24_SHIFT 24U</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="comment">// Field:    [23] TRP23</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment">// Transmission Request Pending 23. See description for bit 0.</span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a80880745617271b51972e18bdeda8661"> 3046</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP23       0x00800000U</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aae8aa4083b2525c0af08185b7ae5013a"> 3047</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP23_MASK  0x00800000U</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a816c6084d29ecc5dd72374606dac7a7f"> 3048</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP23_SHIFT 23U</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">// Field:    [22] TRP22</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment">// Transmission Request Pending 22. See description for bit 0.</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8ac4a020918c7d38faf93a3a231f87e2"> 3053</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP22       0x00400000U</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a637e56f6b55269aecffd082c05d9b60f"> 3054</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP22_MASK  0x00400000U</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a94eec3b6641ee798553fe8db866b4caf"> 3055</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP22_SHIFT 22U</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment">// Field:    [21] TRP21</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">// Transmission Request Pending 21. See description for bit 0.</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7ce1c9535a07fccf9a5345afac59c996"> 3060</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP21       0x00200000U</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a84acaa758a01a305a8c40704bebee111"> 3061</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP21_MASK  0x00200000U</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3fb4a62564143c09fd49439d542d874f"> 3062</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP21_SHIFT 21U</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">// Field:    [20] TRP20</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">// Transmission Request Pending 20. See description for bit 0.</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6da4bb40bb3a243edd3ae5a61916f1fc"> 3067</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP20       0x00100000U</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a340ac83c864143153f35614977e6b69f"> 3068</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP20_MASK  0x00100000U</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7586ae5b4850c34f12556be5f2a3ec82"> 3069</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP20_SHIFT 20U</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">// Field:    [19] TRP19</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="comment">// Transmission Request Pending 19. See description for bit 0.</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2939a15bbac374110a79e5e675136756"> 3074</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP19       0x00080000U</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a195b5bffccdd8a8d41da5ff2a2fc9f08"> 3075</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP19_MASK  0x00080000U</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3b129ffa0e9a190c36752f12a414e3e0"> 3076</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP19_SHIFT 19U</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">// Field:    [18] TRP18</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment">// Transmission Request Pending 18. See description for bit 0.</span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae57de9c0dc66f788c6c94830bf57ebdb"> 3081</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP18       0x00040000U</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e7cf5573e986a3378c443edbc5235f8"> 3082</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP18_MASK  0x00040000U</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acbeaf58583b71943def54c085fa2aaa0"> 3083</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP18_SHIFT 18U</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment">// Field:    [17] TRP17</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">// Transmission Request Pending 17. See description for bit 0.</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5f584fb4c2069139ec3bd70e2478e911"> 3088</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP17       0x00020000U</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad6e3638ad45e0d7520bf032d7052bc4d"> 3089</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP17_MASK  0x00020000U</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a71778a7894b9d3290c513802c51ddefe"> 3090</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP17_SHIFT 17U</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">// Field:    [16] TRP16</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment">// Transmission Request Pending 16. See description for bit 0.</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afe3133d34827ff52644ec5bb992e6219"> 3095</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP16       0x00010000U</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2c221ffef5e81ad7f8bdd7e84406f70b"> 3096</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP16_MASK  0x00010000U</span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac1453b255e10003bfe47569b2e8d5f26"> 3097</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP16_SHIFT 16U</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">// Field:    [15] TRP15</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">// Transmission Request Pending 15. See description for bit 0.</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae52139842401a6e4cfcf388af72c98d9"> 3102</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP15       0x00008000U</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a805c15f0c497f037e3663a7178cffa62"> 3103</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP15_MASK  0x00008000U</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae574574a0c4dc0dd52a071e73262420a"> 3104</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP15_SHIFT 15U</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">// Field:    [14] TRP14</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">// Transmission Request Pending 14. See description for bit 0.</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a831aad854696a327b7a989e5b4164b23"> 3109</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP14       0x00004000U</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a59f9619a262c6441d7490f0948da3216"> 3110</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP14_MASK  0x00004000U</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3318b3afceb1ca6d40ce39b1cdf4c1e0"> 3111</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP14_SHIFT 14U</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">// Field:    [13] TRP13</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">// Transmission Request Pending 13. See description for bit 0.</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a876aeed950e4c0ece9c8f4fb133a67cf"> 3116</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP13       0x00002000U</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5278f3beb052e4c188be141575cf7694"> 3117</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP13_MASK  0x00002000U</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab443543d59e3e5bfb8b4aac6e6a3e645"> 3118</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP13_SHIFT 13U</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment">// Field:    [12] TRP12</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">// Transmission Request Pending 12. See description for bit 0.</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2583141978bb71ee3b20ba43a4fa4706"> 3123</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP12       0x00001000U</span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1a7e01713eee6ac29566691be57e64df"> 3124</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP12_MASK  0x00001000U</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9bbf40605610083f9cd31b5ce2409390"> 3125</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP12_SHIFT 12U</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">// Field:    [11] TRP11</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment">// Transmission Request Pending 11. See description for bit 0.</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae0b135d4e4af25db5a3b1c4e62e6b383"> 3130</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP11       0x00000800U</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1dfdcbf409170d6d18f40139aa6166e6"> 3131</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP11_MASK  0x00000800U</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a82645922bb3513deaf45ed1f34a6f944"> 3132</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP11_SHIFT 11U</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">// Field:    [10] TRP10</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">// Transmission Request Pending 10. See description for bit 0.</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af6516fb1bee46f965b3f7815805ba685"> 3137</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP10       0x00000400U</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6fc464b9d3ae41d0f5cff37d84d1c91c"> 3138</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP10_MASK  0x00000400U</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a448750a523e60363e3967a7cbad34074"> 3139</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP10_SHIFT 10U</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">// Field:     [9] TRP9</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">// Transmission Request Pending 9. See description for bit 0.</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a635ac350cc609cbc9c37ec3a829c186e"> 3144</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP9       0x00000200U</span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a16d8402c55d5419da6f996ac47270236"> 3145</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP9_MASK  0x00000200U</span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac229e7ce409ba707e94aa48509debf16"> 3146</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP9_SHIFT 9U</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment">// Field:     [8] TRP8</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment">// Transmission Request Pending 8. See description for bit 0.</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a820adcd11f29fd3806368e3805007b9f"> 3151</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP8       0x00000100U</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a095de422e373b48fb958541080a938ae"> 3152</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP8_MASK  0x00000100U</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5242b0a3c686d29e6415691becb2730b"> 3153</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP8_SHIFT 8U</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">// Field:     [7] TRP7</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">// Transmission Request Pending 7. See description for bit 0.</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9eb176e8070e241ae6aa7e3dc8bacbfc"> 3158</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP7       0x00000080U</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a32678ab666e1fab9bd9f57581bb139b4"> 3159</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP7_MASK  0x00000080U</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6630da52023b51e1e39d9546cb93b2e7"> 3160</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP7_SHIFT 7U</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="comment">// Field:     [6] TRP6</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">// Transmission Request Pending 6. See description for bit 0.</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2bb4ebb702193b2693581f6e324b0f09"> 3165</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP6       0x00000040U</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abaaf3d1c3e19c1cb01e3144f3a49b176"> 3166</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP6_MASK  0x00000040U</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ade46ee49b61e9d2741a77baa65611687"> 3167</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP6_SHIFT 6U</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment">// Field:     [5] TRP5</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">// Transmission Request Pending 5. See description for bit 0.</span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5f3129ebd06da4027668e161a27dd8eb"> 3172</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP5       0x00000020U</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6749ce6e28c0cc61e9007c5121045d8c"> 3173</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP5_MASK  0x00000020U</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7012bf68e50a334597079b04190e527b"> 3174</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP5_SHIFT 5U</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="comment">// Field:     [4] TRP4</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">// Transmission Request Pending 4. See description for bit 0.</span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa51d8b866dd4623f162269b3663cbe0d"> 3179</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP4       0x00000010U</span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6cfea235d592d748898f70e2996b1c89"> 3180</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP4_MASK  0x00000010U</span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a73ffc814c6a33c9bf7644ee4f01ff7c1"> 3181</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP4_SHIFT 4U</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">// Field:     [3] TRP3</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">// Transmission Request Pending 3. See description for bit 0.</span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adbbdac7a8852e015438aba7c93912523"> 3186</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP3       0x00000008U</span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac3adc45d4db4bc5fd467fe6e150ba72f"> 3187</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP3_MASK  0x00000008U</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad2a15800eb09ecf3a0abeb9ed9fc5d31"> 3188</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP3_SHIFT 3U</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">// Field:     [2] TRP2</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">// Transmission Request Pending 2. See description for bit 0.</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afc9654b93bc2541d31ded01aeb42d44d"> 3193</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP2       0x00000004U</span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac2ac3cad1e6905e616811c4eb41dc298"> 3194</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP2_MASK  0x00000004U</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab99a9629a336a55a79cdc03555cbf0b8"> 3195</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP2_SHIFT 2U</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">// Field:     [1] TRP1</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment">// Transmission Request Pending 1. See description for bit 0.</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6514c57bd759173589727eb0e987350d"> 3200</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP1       0x00000002U</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac5a6b351fbe9c3a67a7402032317e64f"> 3201</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP1_MASK  0x00000002U</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad401b055539d8e064a294e9d70278d90"> 3202</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP1_SHIFT 1U</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment">// Field:     [0] TRP0</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment">// Transmission Request Pending 0.</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">// Each Tx Buffer has its own Transmission Request Pending bit. The bits are</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">// set via register TXBAR. The bits are reset after a requested transmission</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">// has completed or has been cancelled via register TXBCR.</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">// TXBRP bits are set only for those Tx Buffers configured via TXBC. After a</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment">// TXBRP bit has been set, a Tx scan is started to check for the pending Tx</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment">// request with the highest priority (Tx Buffer with lowest Message ID).</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">// A cancellation request resets the corresponding transmission request pending</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">// bit of register TXBRP. In case a transmission has already been started when</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">// a cancellation is requested, this is done at the end of the transmission,</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">// regardless whether the transmission was successful or not. The cancellation</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">// request bits are reset directly after the corresponding TXBRP bit has been</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">// reset.</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">// After a cancellation has been requested, a finished cancellation is</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment">// signalled via TXBCF</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">// - after successful transmission together with the corresponding TXBTO bit</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">// - when the transmission has not yet been started at the point of</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">// cancellation</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">// - when the transmission has been aborted due to lost arbitration</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">// - when an error occurred during frame transmission</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">// In DAR mode all transmissions are automatically cancelled if they are not</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">// successful. The corresponding TXBCF bit is set for all unsuccessful</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">// transmissions.</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">//   0  No transmission request pending</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment">//   1  Transmission request pending</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">// Note: TXBRP bits which are set while a Tx scan is in progress are not</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">// considered during this particular Tx scan. In case a cancellation is</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">// requested for such a Tx Buffer, this Add Request is cancelled immediately,</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment">// the corresponding TXBRP bit is reset.</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adc642b8a347be0717fa10e28bb033d21"> 3241</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP0       0x00000001U</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a51a600045bd59ae338c0f2c538e32050"> 3242</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP0_MASK  0x00000001U</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a82560abd1c503cdd9fda1887d9a936eb"> 3243</a></span>&#160;<span class="preprocessor">#define MCAN_TXBRP_TRP0_SHIFT 0U</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">// Register: MCAN_TXBAR</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">// Field:    [31] AR31</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">// Add Request 31. See description for bit 0.</span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a59ef9b5b7e318f7414115292f4bf8cd1"> 3253</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR31       0x80000000U</span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaef79f1c73c34c1e2c3a6d8f5d0d5b1a"> 3254</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR31_MASK  0x80000000U</span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a054601d8f51de98996ad4799a7a31953"> 3255</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR31_SHIFT 31U</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment">// Field:    [30] AR30</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">// Add Request 30. See description for bit 0.</span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a30bcad7d24a51629e5a3c856a7ec704b"> 3260</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR30       0x40000000U</span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9cf2c9e1ed91ca400f5e8fba0272a108"> 3261</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR30_MASK  0x40000000U</span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a25687bd5ee5a7a6b7d465a3b586add2b"> 3262</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR30_SHIFT 30U</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">// Field:    [29] AR29</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">// Add Request 29. See description for bit 0.</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae3ccee22139760fb0b5e4e1d6d8f4929"> 3267</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR29       0x20000000U</span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acb9de2863301c3652c0897b0def53226"> 3268</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR29_MASK  0x20000000U</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a13ec78fb88c072d68ff1c0da3393bfd9"> 3269</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR29_SHIFT 29U</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">// Field:    [28] AR28</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="comment">// Add Request 28. See description for bit 0.</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a67be6634f8337bf4039eb7340c352a71"> 3274</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR28       0x10000000U</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab9bd33ae389b3ccd9ccf260f68be1f4b"> 3275</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR28_MASK  0x10000000U</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2dff4cd12ee0622d1904780f9d531047"> 3276</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR28_SHIFT 28U</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">// Field:    [27] AR27</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">// Add Request 27. See description for bit 0.</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad363dd123126e648083db354734b98f9"> 3281</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR27       0x08000000U</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a87da8a2fb7f57d9ba30414d90bbdadb6"> 3282</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR27_MASK  0x08000000U</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad680f7b170775b842b11078840c3a655"> 3283</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR27_SHIFT 27U</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">// Field:    [26] AR26</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">// Add Request 26. See description for bit 0.</span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aef332a491e7eb24f85bc95d6cb08e900"> 3288</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR26       0x04000000U</span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a06147023bd432d3aae6ff34be25a8497"> 3289</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR26_MASK  0x04000000U</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adeab0f5e899b7746b542797e9f86af96"> 3290</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR26_SHIFT 26U</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment">// Field:    [25] AR25</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">// Add Request 25. See description for bit 0.</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a70f3faa62153696b24e468cd35444be4"> 3295</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR25       0x02000000U</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4a3b849daee35f5da4a7818425ae1cdf"> 3296</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR25_MASK  0x02000000U</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aebd8d7203ae1abad09d186c59307d7c3"> 3297</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR25_SHIFT 25U</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment">// Field:    [24] AR24</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment">// Add Request 24. See description for bit 0.</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a958cf85658b8563a790c11508ea1c698"> 3302</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR24       0x01000000U</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e2abe485d85606caff87b328497a9c0"> 3303</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR24_MASK  0x01000000U</span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aee6618277e7f32f9bb86d0819136382c"> 3304</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR24_SHIFT 24U</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment">// Field:    [23] AR23</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">// Add Request 23. See description for bit 0.</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae9cf056cf0aa329dbc8f7e6ba3749a9d"> 3309</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR23       0x00800000U</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3d410d18ae0c31bd00ed09a90a842285"> 3310</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR23_MASK  0x00800000U</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5eb48aecea4e6a7088a958128be6415c"> 3311</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR23_SHIFT 23U</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment">// Field:    [22] AR22</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">// Add Request 22. See description for bit 0.</span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adf44a72988d526f8c84fbec840a7cb87"> 3316</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR22       0x00400000U</span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa8d0396e77e580cc2cfe6fdfb60c468d"> 3317</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR22_MASK  0x00400000U</span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a65e8f0940d626677067be0b660dbf98e"> 3318</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR22_SHIFT 22U</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">// Field:    [21] AR21</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment">// Add Request 21. See description for bit 0.</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aad6471eb5b82b35a6c68a01e4c6f916b"> 3323</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR21       0x00200000U</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a017d348bf08ce6f449f59a57f1aa5411"> 3324</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR21_MASK  0x00200000U</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa5810ff7170768ac7d43011c15ae5fcf"> 3325</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR21_SHIFT 21U</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment">// Field:    [20] AR20</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment">// Add Request 20. See description for bit 0.</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a69658eb6a547b677c99cf51742eec079"> 3330</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR20       0x00100000U</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aadd8c50e25ddad070dba26faec3ffe7e"> 3331</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR20_MASK  0x00100000U</span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2db1835fad493972287909e6708862ef"> 3332</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR20_SHIFT 20U</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">// Field:    [19] AR19</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">// Add Request 19. See description for bit 0.</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aee41bbabfa07ec94552a339c8a34de3a"> 3337</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR19       0x00080000U</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab4af37fcd832b95e605ea08ac62e4e05"> 3338</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR19_MASK  0x00080000U</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7883b1bebd5cd30025abb92999be9056"> 3339</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR19_SHIFT 19U</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">// Field:    [18] AR18</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">// Add Request 18. See description for bit 0.</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aba2f28aeda8e7ba09f16d23e28dbecbf"> 3344</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR18       0x00040000U</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7c1acf59216400daa14ffe6eac8595f3"> 3345</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR18_MASK  0x00040000U</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a05177e7f019a337ed1351ce71710ba58"> 3346</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR18_SHIFT 18U</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="comment">// Field:    [17] AR17</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">// Add Request 17. See description for bit 0.</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac2dbc9a8ad3237b2f6cda38b09e595d4"> 3351</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR17       0x00020000U</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a97da11913410c40169273e5134bc61f8"> 3352</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR17_MASK  0x00020000U</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a538f973f2855865c9055f3ef1a6454e4"> 3353</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR17_SHIFT 17U</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">// Field:    [16] AR16</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">// Add Request 16. See description for bit 0.</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a05eaf47bd5ad65e78fb586cdf94fb755"> 3358</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR16       0x00010000U</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab5f22284e0dc307eaff537a802e645a2"> 3359</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR16_MASK  0x00010000U</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af8ff65a0a49b770efe3e97fd16eae81e"> 3360</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR16_SHIFT 16U</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">// Field:    [15] AR15</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">// Add Request 15. See description for bit 0.</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a388a8aa3552452d462fee1e4696b7d1b"> 3365</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR15       0x00008000U</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad41a11a33f3fb3e1b990378a93f02a5b"> 3366</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR15_MASK  0x00008000U</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4a603544c50c375ca553e6da9fc15c02"> 3367</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR15_SHIFT 15U</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">// Field:    [14] AR14</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment">// Add Request 14. See description for bit 0.</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac67e9af953bd01506eeadfedbd4987fb"> 3372</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR14       0x00004000U</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3f50d6bdc5254adb22b1fe3b1b88694e"> 3373</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR14_MASK  0x00004000U</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a638de9cfcc8026466e9007c4ba492c06"> 3374</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR14_SHIFT 14U</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">// Field:    [13] AR13</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment">// Add Request 13. See description for bit 0.</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0a42652f8582f0be16dcddb64d220a2e"> 3379</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR13       0x00002000U</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4951a3e0a3fd905e7d81ae9c79968df5"> 3380</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR13_MASK  0x00002000U</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac6bfcc569961b4f6fc9526add950d05c"> 3381</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR13_SHIFT 13U</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">// Field:    [12] AR12</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment">// Add Request 12. See description for bit 0.</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab229ceb5f4ba72c2e69b1c42f4639e5a"> 3386</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR12       0x00001000U</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0fa3b545f3aec68f2033b1216a550e1c"> 3387</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR12_MASK  0x00001000U</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae3e671ea986db5c507031e8f36d70360"> 3388</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR12_SHIFT 12U</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">// Field:    [11] AR11</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">// Add Request 11. See description for bit 0.</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a196d60064fa5a2ebc735c192abea3f5f"> 3393</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR11       0x00000800U</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae77a2fc00d5d2c99a70251cb46835481"> 3394</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR11_MASK  0x00000800U</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a42226ceb4fc1649e689c18195400ddaa"> 3395</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR11_SHIFT 11U</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">// Field:    [10] AR10</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="comment">// Add Request 10. See description for bit 0.</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2c14a0f0164f0a60f32fea8605a82d14"> 3400</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR10       0x00000400U</span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae6895dd5c6a847e87c00ee147cb5a0c1"> 3401</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR10_MASK  0x00000400U</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af69016aaf0e697e86f88d9def02c2066"> 3402</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR10_SHIFT 10U</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">// Field:     [9] AR9</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="comment">// Add Request 9. See description for bit 0.</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaf206828e9094a2a768d25965fe9450c"> 3407</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR9       0x00000200U</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7465d0c386e72a3c2d1929dc59a0447e"> 3408</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR9_MASK  0x00000200U</span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a02bb4ca35c59446eee34a58afa82efcc"> 3409</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR9_SHIFT 9U</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">// Field:     [8] AR8</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">// Add Request 8. See description for bit 0.</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adac7cfd3e817608f097be1026c405e9e"> 3414</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR8       0x00000100U</span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab1dbb711a7bd0734f8dbe00f741bd01e"> 3415</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR8_MASK  0x00000100U</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a280010b2bbeaa17cbf1007f7615af916"> 3416</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR8_SHIFT 8U</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment">// Field:     [7] AR7</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="comment">// Add Request 7. See description for bit 0.</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a26d783f1380c89661f246d23621bcc61"> 3421</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR7       0x00000080U</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6cf1aab44ca1832cc81a1dca90bbdfee"> 3422</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR7_MASK  0x00000080U</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a491ea8a6b516a9b068b4729f56db9282"> 3423</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR7_SHIFT 7U</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">// Field:     [6] AR6</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment">// Add Request 6. See description for bit 0.</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4c81effd79147d7c881120ea241c66f7"> 3428</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR6       0x00000040U</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae02cde17bb2fc360247304cd1d9080cc"> 3429</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR6_MASK  0x00000040U</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8acdd565fc4533f9682bdc44edf7c7fb"> 3430</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR6_SHIFT 6U</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">// Field:     [5] AR5</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment">// Add Request 5. See description for bit 0.</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ade80b4d15c74198f0c81d3430b7f9b9b"> 3435</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR5       0x00000020U</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a708a00bcaa484f53bceea4addc53e673"> 3436</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR5_MASK  0x00000020U</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2d5ad1efb5b1173b13651f088d3dcb1b"> 3437</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR5_SHIFT 5U</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment">// Field:     [4] AR4</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment">// Add Request 4. See description for bit 0.</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae9386708340ca11d7acd8e4b38930913"> 3442</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR4       0x00000010U</span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5052bde9465a37c5c02e7f6800275319"> 3443</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR4_MASK  0x00000010U</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a85d28df073072e690e1212ee14248ba6"> 3444</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR4_SHIFT 4U</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">// Field:     [3] AR3</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment">// Add Request 3. See description for bit 0.</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af00a084f92823e440c36056b7e9fac1f"> 3449</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR3       0x00000008U</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4a0b6c6fff3ea61aea816dc743c8cba8"> 3450</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR3_MASK  0x00000008U</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab0c55009d15d62c320ed7256d3bd9c10"> 3451</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR3_SHIFT 3U</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">// Field:     [2] AR2</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment">// Add Request 2. See description for bit 0.</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab5c052393df6c8020c0eaafe3866b8da"> 3456</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR2       0x00000004U</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaccde1cce2db32052b16b401524acdc5"> 3457</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR2_MASK  0x00000004U</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6ea50b99b41777eb4d6d2131d8a4fe1b"> 3458</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR2_SHIFT 2U</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">// Field:     [1] AR1</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment">// Add Request 1. See description for bit 0.</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7fedba40178069216312e7dd4a3f948e"> 3463</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR1       0x00000002U</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad31ac75aac0ecd83e407e527ec313c15"> 3464</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR1_MASK  0x00000002U</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad3341142e84cce642bd02a4d5d3c5ddb"> 3465</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR1_SHIFT 1U</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">// Field:     [0] AR0</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="comment">// Add Request 0.</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment">// Each Tx Buffer has its own Add Request bit. Writing a &#39;1&#39; will set the</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment">// corresponding Add Request bit; writing a &#39;0&#39; has no impact. This enables the</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment">// Host to set transmission requests for multiple Tx Buffers with one write to</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">// TXBAR. TXBAR bits are set only for those Tx Buffers configured via TXBC.</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">// When no Tx scan is running, the bits are reset immediately, else the bits</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment">// remain set until the Tx scan process has completed.</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="comment">//   0  No transmission request added</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="comment">//   1  Transmission requested added</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment">// Note: If an add request is applied for a Tx Buffer with pending transmission</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">// request (corresponding TXBRP bit already set), this add request is ignored.</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;0&#39;</span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0bb882b6334c513e38199652ab64b487"> 3484</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR0       0x00000001U</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab005b02925692070335abbf708a717a8"> 3485</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR0_MASK  0x00000001U</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1b668f0bb8bb60222d94f8422310e3f1"> 3486</a></span>&#160;<span class="preprocessor">#define MCAN_TXBAR_AR0_SHIFT 0U</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment">// Register: MCAN_TXBCR</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="comment">// Field:    [31] CR31</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">// Cancellation Request 31. See description for bit 0.</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae14b76707395d93f06cb0663b83dcd28"> 3496</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR31       0x80000000U</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a17f0bed1f5677f789bed63305a9eb8b6"> 3497</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR31_MASK  0x80000000U</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a29e5ee4dc268371083ce53befbaf76fb"> 3498</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR31_SHIFT 31U</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment">// Field:    [30] CR30</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment">// Cancellation Request 30. See description for bit 0.</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abd6f619674d31eaab8a68019aeb67b84"> 3503</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR30       0x40000000U</span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7cb7c4aab3be07c6e456b45a76d24794"> 3504</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR30_MASK  0x40000000U</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac99fefc93bae05f52cabc3ae968d1067"> 3505</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR30_SHIFT 30U</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment">// Field:    [29] CR29</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">// Cancellation Request 29. See description for bit 0.</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af516bacba0d38cf9661b11387496a820"> 3510</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR29       0x20000000U</span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a17a88c394197cb752000dc0f589a720a"> 3511</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR29_MASK  0x20000000U</span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaa88d70d4e7f83c89ad89b4313469de7"> 3512</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR29_SHIFT 29U</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">// Field:    [28] CR28</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">// Cancellation Request 28. See description for bit 0.</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a78d4e5de4884252b694ebe44d70b7afd"> 3517</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR28       0x10000000U</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abecd4c1906279078c912393d4aed4feb"> 3518</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR28_MASK  0x10000000U</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad4addf598fae93b7ab72f5807df18085"> 3519</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR28_SHIFT 28U</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment">// Field:    [27] CR27</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">// Cancellation Request 27. See description for bit 0.</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac959f97168bd268601a4f1ed3048a29c"> 3524</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR27       0x08000000U</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adee1f939a58c3085f867243f7ecaca94"> 3525</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR27_MASK  0x08000000U</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a669c5f7a590afb5c7912a7872db9684f"> 3526</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR27_SHIFT 27U</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">// Field:    [26] CR26</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">// Cancellation Request 26. See description for bit 0.</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a239e40bcf7c628803922fe76fe18f66a"> 3531</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR26       0x04000000U</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad78a3197c584efaba2def366b4f9f9f1"> 3532</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR26_MASK  0x04000000U</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a263bb53bb59da5f42a484c45ddaad952"> 3533</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR26_SHIFT 26U</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">// Field:    [25] CR25</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">// Cancellation Request 25. See description for bit 0.</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab7f087e923e079859bc8778455de726f"> 3538</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR25       0x02000000U</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a30ccc8a32c15e8c6ca4acfc1133be495"> 3539</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR25_MASK  0x02000000U</span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a37a9202beeb9f18cb99fc595297d6c5f"> 3540</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR25_SHIFT 25U</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">// Field:    [24] CR24</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">// Cancellation Request 24. See description for bit 0.</span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a87a6441da81829d40259923fbcc69c5f"> 3545</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR24       0x01000000U</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abcb70cee45a20872d378fcbcd0d3c956"> 3546</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR24_MASK  0x01000000U</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae3987d12f2d9f0f9aa0ca9c65bfc6775"> 3547</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR24_SHIFT 24U</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment">// Field:    [23] CR23</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">// Cancellation Request 23. See description for bit 0.</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af03469cd3780aad36986d2fe5558bab8"> 3552</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR23       0x00800000U</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad1fdd6e44c03aca03e706cf6cb5ccf7b"> 3553</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR23_MASK  0x00800000U</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe9e3ad27b1ec4b6dc9fb10b1c1c7992"> 3554</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR23_SHIFT 23U</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">// Field:    [22] CR22</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">// Cancellation Request 22. See description for bit 0.</span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a024dd1dc4fec402f9814046c439abc1f"> 3559</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR22       0x00400000U</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac715b4ce79dea0e442dbb30faed1fd1d"> 3560</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR22_MASK  0x00400000U</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af75aeb9316c76f5b7ff54185e10e7254"> 3561</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR22_SHIFT 22U</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">// Field:    [21] CR21</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">// Cancellation Request 21. See description for bit 0.</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a72056e12d5f9d0473d80b173dd96c5c0"> 3566</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR21       0x00200000U</span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aed1e25c315bf7b323caea10b8bc3b59a"> 3567</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR21_MASK  0x00200000U</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acbf1737327bed12b05315ced4b6ffcfe"> 3568</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR21_SHIFT 21U</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">// Field:    [20] CR20</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">// Cancellation Request 20. See description for bit 0.</span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af7d1742b93cf103c20d51e4c65475c18"> 3573</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR20       0x00100000U</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab4511006a810352b7911d4c79b7a7ef3"> 3574</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR20_MASK  0x00100000U</span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a03ddf6d43e9631ea730184586e13fb4b"> 3575</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR20_SHIFT 20U</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">// Field:    [19] CR19</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">// Cancellation Request 19. See description for bit 0.</span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa9b6541f9c09ef574d52fcc5347d53d3"> 3580</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR19       0x00080000U</span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4cf84462a51e65cd570e4c20cd36afe3"> 3581</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR19_MASK  0x00080000U</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acc13a73e78bd4ac5cd0e1e20512b2829"> 3582</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR19_SHIFT 19U</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">// Field:    [18] CR18</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">// Cancellation Request 18. See description for bit 0.</span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5a7f44680d2b1db62d45ba08ab6a8c69"> 3587</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR18       0x00040000U</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0d89597c33be0d973ad2741ac6124b7c"> 3588</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR18_MASK  0x00040000U</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7ed3b8c8da8e12a70ea319fcf6ade86e"> 3589</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR18_SHIFT 18U</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">// Field:    [17] CR17</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">// Cancellation Request 17. See description for bit 0.</span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4014ab6d38e25a3b0110754f1277c3df"> 3594</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR17       0x00020000U</span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab2fc5244f11b00449d09a9ef65f32173"> 3595</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR17_MASK  0x00020000U</span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af57cac1b0d0d640eba839099200be68c"> 3596</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR17_SHIFT 17U</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">// Field:    [16] CR16</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">// Cancellation Request 16. See description for bit 0.</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8622b5906ea03e3a4d75a272ea7f2ea9"> 3601</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR16       0x00010000U</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1181ec8e81adc4388baea1ea779c575a"> 3602</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR16_MASK  0x00010000U</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afa6ab1eb970a533020a4cbfa74b78975"> 3603</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR16_SHIFT 16U</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment">// Field:    [15] CR15</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">// Cancellation Request 15. See description for bit 0.</span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad1f6bfff856c3ea8d375055d2d3bb9ff"> 3608</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR15       0x00008000U</span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a23cf53466f7baa256e4d09be95e55053"> 3609</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR15_MASK  0x00008000U</span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5918881009add57718e47f68aaff2f10"> 3610</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR15_SHIFT 15U</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">// Field:    [14] CR14</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">// Cancellation Request 14. See description for bit 0.</span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab90e264bd69bdc9a8ab84804f7d34591"> 3615</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR14       0x00004000U</span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae51f45b31211460bb5d6c75dd94bde31"> 3616</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR14_MASK  0x00004000U</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8bfe1764ba89c907aec2168c1cd2de37"> 3617</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR14_SHIFT 14U</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment">// Field:    [13] CR13</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment">// Cancellation Request 13. See description for bit 0.</span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af10bc3a13267b9cefbfb5845aa43e4d3"> 3622</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR13       0x00002000U</span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a195e78c102c82cc43b60bbeab54f1bbb"> 3623</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR13_MASK  0x00002000U</span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2c8d3f274c625b2200683f81c76b90ac"> 3624</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR13_SHIFT 13U</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">// Field:    [12] CR12</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment">// Cancellation Request 12. See description for bit 0.</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a20a2e4c54ab4f0e67046cb81636e7fd0"> 3629</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR12       0x00001000U</span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a46a068be945b36bb54ceab6a21c9ded0"> 3630</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR12_MASK  0x00001000U</span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a96329206692304810c9fbd0a6a5401b3"> 3631</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR12_SHIFT 12U</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment">// Field:    [11] CR11</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">// Cancellation Request 11. See description for bit 0.</span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40714fa7ee5bb1e5b8c273e056c19337"> 3636</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR11       0x00000800U</span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a41ce0cf539f9ece194f201bbb79712c8"> 3637</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR11_MASK  0x00000800U</span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a43484b89ce1c254107ced724b813415b"> 3638</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR11_SHIFT 11U</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">// Field:    [10] CR10</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment">// Cancellation Request 10. See description for bit 0.</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab2a75514f74a8be8f487851320bc05cb"> 3643</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR10       0x00000400U</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adedab49464773fa2bb315c3d686a7b18"> 3644</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR10_MASK  0x00000400U</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8577d6cc86aa8b98f77ca6d70acfb40e"> 3645</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR10_SHIFT 10U</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment">// Field:     [9] CR9</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">// Cancellation Request 9. See description for bit 0.</span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7f444b4fcc171e169fa2615e45a29d7e"> 3650</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR9       0x00000200U</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af07fa66258aa310c766eef4dcfa97ebb"> 3651</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR9_MASK  0x00000200U</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9112ec21c8370780969b22cd2e28ab53"> 3652</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR9_SHIFT 9U</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment">// Field:     [8] CR8</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">// Cancellation Request 8. See description for bit 0.</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae27d4f18641d69144ba17acb17093592"> 3657</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR8       0x00000100U</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aac42cb0801126b7abe1590e41efed427"> 3658</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR8_MASK  0x00000100U</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aca48534bf91e7c1dd84897299ddefa8b"> 3659</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR8_SHIFT 8U</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">// Field:     [7] CR7</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">// Cancellation Request 7. See description for bit 0.</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a81240934431c58832c50e926526d2d84"> 3664</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR7       0x00000080U</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a06d60d0737523ab1f7845460bb698097"> 3665</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR7_MASK  0x00000080U</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa4557058435468376584dbdc65c68d37"> 3666</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR7_SHIFT 7U</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">// Field:     [6] CR6</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment">// Cancellation Request 6. See description for bit 0.</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af8a2a2116a35c6c61d7be46ed3409c95"> 3671</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR6       0x00000040U</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad2c90c5209e645a3e75c9b65cf09aea6"> 3672</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR6_MASK  0x00000040U</span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4738b9abec629d7e689c60343dd5aa52"> 3673</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR6_SHIFT 6U</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment">// Field:     [5] CR5</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">// Cancellation Request 5. See description for bit 0.</span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7754c7fc2be7050d4b3b7faa21e0218b"> 3678</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR5       0x00000020U</span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1a685c9f38ba620038c40571aa7a8b78"> 3679</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR5_MASK  0x00000020U</span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abd95b1fee21e9aa1e79cae3c1bbe3888"> 3680</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR5_SHIFT 5U</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">// Field:     [4] CR4</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment">// Cancellation Request 4. See description for bit 0.</span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a896817926cae28731f387934fbe85c4e"> 3685</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR4       0x00000010U</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a31b6a3eed44031da8d311532904b8bf7"> 3686</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR4_MASK  0x00000010U</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a67347170579c21a9d29a9b6c5613b29a"> 3687</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR4_SHIFT 4U</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;</div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment">// Field:     [3] CR3</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment">// Cancellation Request 3. See description for bit 0.</span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a18d3b7cd8f0a0fb3ac75492db467ee9d"> 3692</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR3       0x00000008U</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a489ce64d6bc479e65bec4cf56396851b"> 3693</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR3_MASK  0x00000008U</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa85e678dad13c16c7473b9d0faa92585"> 3694</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR3_SHIFT 3U</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">// Field:     [2] CR2</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">// Cancellation Request 2. See description for bit 0.</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aac55cf064292e7e7d7af4f20d0ce547a"> 3699</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR2       0x00000004U</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3fda51cd1483fc08aba13d44bc9368f7"> 3700</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR2_MASK  0x00000004U</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab58427438ed7fe3b9348d01c34ca9a61"> 3701</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR2_SHIFT 2U</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="comment">// Field:     [1] CR1</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="comment">// Cancellation Request 1. See description for bit 0.</span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2889829596b3754ebaf2721027155a5c"> 3706</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR1       0x00000002U</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abf6e148283c2fd275903f80225703749"> 3707</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR1_MASK  0x00000002U</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6e517cba606eb177268da90491152e1e"> 3708</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR1_SHIFT 1U</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">// Field:     [0] CR0</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment">// Cancellation Request 0.</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">// Each Tx Buffer has its own Cancellation Request bit. Writing a &#39;1&#39; will set</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">// the corresponding Cancellation Request bit; writing a &#39;0&#39; has no impact.</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">// This enables the Host to set cancellation requests for multiple Tx Buffers</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment">// with one write to TXBCR. TXBCR bits are set only for those Tx Buffers</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment">// configured via TXBC. The bits remain set until the corresponding bit of</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="comment">// TXBRP is reset.</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">//   0  No cancellation pending</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment">//   1  Cancellation pending</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">// Qualified Write is possible only with CCCR.CCE=&#39;0&#39;</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af8313b057e1ffe8bbade783c75761b41"> 3724</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR0       0x00000001U</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4787c003e92c8b131983517479709154"> 3725</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR0_MASK  0x00000001U</span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2e6a307acbb997998cf9a15e608d777e"> 3726</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCR_CR0_SHIFT 0U</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="comment">// Register: MCAN_TXBTO</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment">// Field:    [31] TO31</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="comment">// Transmission Occurred 31. See description for bit 0.</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a470e73b34bf17c9861147ec9f65afa25"> 3736</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO31       0x80000000U</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0b91da88e8b341c8c94b6ee33b3a4df3"> 3737</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO31_MASK  0x80000000U</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aac7eda97b5fc1df7789d5757c4c9db8c"> 3738</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO31_SHIFT 31U</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment">// Field:    [30] TO30</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment">// Transmission Occurred 30. See description for bit 0.</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa8694b01b9cd5c5680278d30bfb21eaf"> 3743</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO30       0x40000000U</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab976c17c091ab79a187cf0564fafd356"> 3744</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO30_MASK  0x40000000U</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aff1add7875bb0de29061019983bf269e"> 3745</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO30_SHIFT 30U</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">// Field:    [29] TO29</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment">// Transmission Occurred 29. See description for bit 0.</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a52b8bcab87c85c41cb778bf0e1c05b52"> 3750</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO29       0x20000000U</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa92ee541877a618f3a673941c3143f72"> 3751</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO29_MASK  0x20000000U</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9e0732e6dc4d7dfb4e1fe25b71916ec7"> 3752</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO29_SHIFT 29U</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">// Field:    [28] TO28</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment">// Transmission Occurred 28. See description for bit 0.</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3d4d03d989bb948fe5e28ecc225a08b4"> 3757</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO28       0x10000000U</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a302291b38a68f2e2844fea1d31290bbc"> 3758</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO28_MASK  0x10000000U</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af64b228529705c50b01cce63642b1636"> 3759</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO28_SHIFT 28U</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment">// Field:    [27] TO27</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment">// Transmission Occurred 27. See description for bit 0.</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa7fd29b4879d9f0f6195a5a6b4e60187"> 3764</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO27       0x08000000U</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa88c9b46544aa3db963031a91e2c43a4"> 3765</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO27_MASK  0x08000000U</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#addbedd47a24818cfd9782d493484e91e"> 3766</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO27_SHIFT 27U</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment">// Field:    [26] TO26</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment">// Transmission Occurred 26. See description for bit 0.</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e80f17f095ceb6b28c246571080fd37"> 3771</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO26       0x04000000U</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e6c0634fa83204f59f535b7d4fc9d7e"> 3772</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO26_MASK  0x04000000U</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aadc82e460cda2a25e3de118cab14ce78"> 3773</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO26_SHIFT 26U</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">// Field:    [25] TO25</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">// Transmission Occurred 25. See description for bit 0.</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5fb8c1dd5ad4dea2a09816fe59fb7db4"> 3778</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO25       0x02000000U</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af14b8c4f08fed93108a4b57eacd8a80c"> 3779</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO25_MASK  0x02000000U</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6869f5bf3492ef461fc790774f56f0a8"> 3780</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO25_SHIFT 25U</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment">// Field:    [24] TO24</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="comment">// Transmission Occurred 24. See description for bit 0.</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aeb1807a96b5ebf6093877b5b39c9e810"> 3785</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO24       0x01000000U</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3aa14ce98aed0ebb4ee1cd51320f10a8"> 3786</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO24_MASK  0x01000000U</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6472bd0d311472f91f5172a428f86648"> 3787</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO24_SHIFT 24U</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment">// Field:    [23] TO23</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment">// Transmission Occurred 23. See description for bit 0.</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4990e0d40074c782a2a67f068dbf981d"> 3792</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO23       0x00800000U</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7386cdef2efaefac24657ce4ce42e8d6"> 3793</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO23_MASK  0x00800000U</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0f0304dec52fe53dad94978e345779a4"> 3794</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO23_SHIFT 23U</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment">// Field:    [22] TO22</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="comment">// Transmission Occurred 22. See description for bit 0.</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad8b5e8718c498503bc19e14b9d2d36da"> 3799</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO22       0x00400000U</span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a71cbecf125ad2642c6556faf8d7142af"> 3800</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO22_MASK  0x00400000U</span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aab6f0584f15ca434ca0086f62d0ff415"> 3801</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO22_SHIFT 22U</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">// Field:    [21] TO21</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">// Transmission Occurred 21. See description for bit 0.</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0a912d50ed7091d99b45ed77c03f0d95"> 3806</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO21       0x00200000U</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8405c07559b6e9e27daecc9b983a17c5"> 3807</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO21_MASK  0x00200000U</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a583a7a9120b747101a7cb852f31cb963"> 3808</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO21_SHIFT 21U</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment">// Field:    [20] TO20</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">// Transmission Occurred 20. See description for bit 0.</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5559af5a4bc378f4cda7a2fcc1203ac6"> 3813</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO20       0x00100000U</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40a95f2307335d00f3c2401b967861b9"> 3814</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO20_MASK  0x00100000U</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a63b0d2daaab80fd3a091d0c115de035b"> 3815</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO20_SHIFT 20U</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">// Field:    [19] TO19</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment">// Transmission Occurred 19. See description for bit 0.</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad3ab535f40c71f500185608c199bec58"> 3820</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO19       0x00080000U</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab34b57a275bc537691afa5e682582621"> 3821</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO19_MASK  0x00080000U</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac66701c97ec2605d8c16e14c9f926231"> 3822</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO19_SHIFT 19U</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="comment">// Field:    [18] TO18</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment">// Transmission Occurred 18. See description for bit 0.</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afd5d72f41541d8c1af69069f6e0d8302"> 3827</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO18       0x00040000U</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1498c046c722caf6ed99f22e4c938254"> 3828</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO18_MASK  0x00040000U</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa1aba04f8c58aa3830b04758ac775bfc"> 3829</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO18_SHIFT 18U</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment">// Field:    [17] TO17</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment">// Transmission Occurred 17. See description for bit 0.</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afa8efd7dfe177c778d0db6995dd8e636"> 3834</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO17       0x00020000U</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab927da9fef9f4bc245296bdeeed2a97b"> 3835</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO17_MASK  0x00020000U</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a204a185de3779e43e5c52c44d9549573"> 3836</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO17_SHIFT 17U</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">// Field:    [16] TO16</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="comment">// Transmission Occurred 16. See description for bit 0.</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aecedba64cdb0073292d2826427e41774"> 3841</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO16       0x00010000U</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a192855f549e0556c8491d246d525b192"> 3842</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO16_MASK  0x00010000U</span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a550a9af9ef00b429732a0c3423808484"> 3843</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO16_SHIFT 16U</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">// Field:    [15] TO15</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">// Transmission Occurred 15. See description for bit 0.</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9dd9ccf58286d9fb598eaf60b5475cb4"> 3848</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO15       0x00008000U</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad3963f7940c48373e01905c84112ea05"> 3849</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO15_MASK  0x00008000U</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa94a40c85a05d2b6d60769176c5bfbc0"> 3850</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO15_SHIFT 15U</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">// Field:    [14] TO14</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment">// Transmission Occurred 14. See description for bit 0.</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af306d3ca1b72c7119a5b7fe843f87891"> 3855</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO14       0x00004000U</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5ae29c8fbc811201d46fbdeb032b1c70"> 3856</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO14_MASK  0x00004000U</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3c85ae36a60c93b4ba37682134abefc9"> 3857</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO14_SHIFT 14U</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment">// Field:    [13] TO13</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="comment">// Transmission Occurred 13. See description for bit 0.</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a73cb8b1398a4b5137f435cce0c0a2bf5"> 3862</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO13       0x00002000U</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a745362ef086c445b6e256444f121957d"> 3863</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO13_MASK  0x00002000U</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afd81d3c1b05d91076d0a0beff472bc27"> 3864</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO13_SHIFT 13U</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">// Field:    [12] TO12</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">// Transmission Occurred 12. See description for bit 0.</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a08a62772db5b5fc55044adea722b1c6f"> 3869</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO12       0x00001000U</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac72c1dd2491a56c5750baa40e0034078"> 3870</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO12_MASK  0x00001000U</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a89b54ea11145fc2fab9b3fba150286cb"> 3871</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO12_SHIFT 12U</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment">// Field:    [11] TO11</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">// Transmission Occurred 11. See description for bit 0.</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a61e357b862c531bf820a69e26395a083"> 3876</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO11       0x00000800U</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6f3aca23ff2476563846ba3c3b16dcdc"> 3877</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO11_MASK  0x00000800U</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a591bba829f9610d896ddb742dc775d43"> 3878</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO11_SHIFT 11U</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="comment">// Field:    [10] TO10</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment">// Transmission Occurred 10. See description for bit 0.</span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7da8d807197a8024c0b49926de2bbdd0"> 3883</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO10       0x00000400U</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abc66080b681d18b84ab47cb70fb7ad85"> 3884</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO10_MASK  0x00000400U</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa2364a09af17c6fdc98fe8358602b859"> 3885</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO10_SHIFT 10U</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">// Field:     [9] TO9</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment">// Transmission Occurred 9. See description for bit 0.</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a40504a0fc0593e73de0e72d25fa48f5b"> 3890</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO9       0x00000200U</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a10b522ede3c2ec1fa94600ac005fd79f"> 3891</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO9_MASK  0x00000200U</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9756668d63ae9d8834f2901491347e14"> 3892</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO9_SHIFT 9U</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">// Field:     [8] TO8</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">// Transmission Occurred 8. See description for bit 0.</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a134a60b4d2b2c6ccb4c52076034c6c9a"> 3897</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO8       0x00000100U</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad1262eddb5b74972a814d120e780b599"> 3898</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO8_MASK  0x00000100U</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab422a9a78b69190a8885235ee481eaa5"> 3899</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO8_SHIFT 8U</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment">// Field:     [7] TO7</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="comment">// Transmission Occurred 7. See description for bit 0.</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a22753049ee3478ea07ed6cea17c87f91"> 3904</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO7       0x00000080U</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a234c5734d891e8ce2add259ce221b8d9"> 3905</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO7_MASK  0x00000080U</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1a8e484e836fc21d0811019b959f61b8"> 3906</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO7_SHIFT 7U</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">// Field:     [6] TO6</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">// Transmission Occurred 6. See description for bit 0.</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe09ca151513e62b3fe0a1352d4cdb4f"> 3911</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO6       0x00000040U</span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa9586a1f72401e6499e0f4cc5a2d4bb7"> 3912</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO6_MASK  0x00000040U</span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4f94d7ea0ecf62abe88dcb3719734315"> 3913</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO6_SHIFT 6U</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="comment">// Field:     [5] TO5</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">// Transmission Occurred 5. See description for bit 0.</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af335a10b97d8bb1bad5d0e5e3698e299"> 3918</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO5       0x00000020U</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a29e4d6879c3e0b813e01ae43991cb421"> 3919</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO5_MASK  0x00000020U</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3737a8c9febe1732074572bb79bd6a93"> 3920</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO5_SHIFT 5U</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">// Field:     [4] TO4</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="comment">// Transmission Occurred 4. See description for bit 0.</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a46698ccaf9b4649dba7db533cee8060c"> 3925</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO4       0x00000010U</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6f5fa6c80673bafbb99d68e4abb5f288"> 3926</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO4_MASK  0x00000010U</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa42062ff01e243f93c9f1ff244463e95"> 3927</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO4_SHIFT 4U</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">// Field:     [3] TO3</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment">// Transmission Occurred 3. See description for bit 0.</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3b93ae097b6581599308b59e95d1a278"> 3932</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO3       0x00000008U</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab1675c3fe7520a664184d6e5fd1b852b"> 3933</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO3_MASK  0x00000008U</span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a119f62bdd6632974b65ca1f4d8d91944"> 3934</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO3_SHIFT 3U</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment">// Field:     [2] TO2</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment">// Transmission Occurred 2. See description for bit 0.</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7d9c57979045a4abc746a24599fb1e1a"> 3939</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO2       0x00000004U</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a68c6f52d522c9db90cd747ff57786945"> 3940</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO2_MASK  0x00000004U</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3e39dcce1212bb25a7411ce89a02e597"> 3941</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO2_SHIFT 2U</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="comment">// Field:     [1] TO1</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">// Transmission Occurred 1. See description for bit 0.</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2ce2f89808b432179278fccb661b1c87"> 3946</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO1       0x00000002U</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1f119ff587ff0085c1d817cfa87e9c82"> 3947</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO1_MASK  0x00000002U</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a36622c45f649ad7e070c33b4f71e2f57"> 3948</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO1_SHIFT 1U</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment">// Field:     [0] TO0</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">// Transmission Occurred 0.</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">// Each Tx Buffer has its own Transmission Occurred bit. The bits are set when</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">// the corresponding TXBRP bit is cleared after a successful transmission. The</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">// bits are reset when a new transmission is requested by writing a &#39;1&#39; to the</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="comment">// corresponding bit of register TXBAR.</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment">//   0  No transmission occurred</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment">//   1  Transmission occurred</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a20b8b2e54eb7165c3f0ba511af7a11c5"> 3960</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO0       0x00000001U</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5841589f7027e301f31fb357521f8dea"> 3961</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO0_MASK  0x00000001U</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a373af42f40d71129448a875f983d048f"> 3962</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTO_TO0_SHIFT 0U</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment">// Register: MCAN_TXBCF</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">// Field:    [31] CF31</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment">// Cancellation Finished 31. See description for bit 0.</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8d906c9e2f5e1fa9e691f71451a4a869"> 3972</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF31       0x80000000U</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa5688a413cf744a7956a0c7f88bf5599"> 3973</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF31_MASK  0x80000000U</span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8dae88926146812996ccf300ba8e0af2"> 3974</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF31_SHIFT 31U</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">// Field:    [30] CF30</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="comment">// Cancellation Finished 30. See description for bit 0.</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aba4dbc4aa0368bf5093453048dc5b107"> 3979</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF30       0x40000000U</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae0f3460770e489584cfee0f25fbd664c"> 3980</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF30_MASK  0x40000000U</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a89d1531e9d50c09ef25761b4e4060517"> 3981</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF30_SHIFT 30U</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="comment">// Field:    [29] CF29</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">// Cancellation Finished 29. See description for bit 0.</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a793fa2e43541029706b06b26aae6628e"> 3986</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF29       0x20000000U</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2acb4f44ad2897fe0538b186622dd9d5"> 3987</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF29_MASK  0x20000000U</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a02bc0343352351c70b5ee93102767128"> 3988</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF29_SHIFT 29U</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">// Field:    [28] CF28</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment">// Cancellation Finished 28. See description for bit 0.</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae02150c4e953dd924ff79bdea850bfa8"> 3993</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF28       0x10000000U</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acd827b6fcaa68f6e8011afc80af17ea5"> 3994</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF28_MASK  0x10000000U</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a57b094ca45a78c90d15e439814699ed6"> 3995</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF28_SHIFT 28U</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">// Field:    [27] CF27</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="comment">// Cancellation Finished 27. See description for bit 0.</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3c40d762aebf42c0543a733b3c22a836"> 4000</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF27       0x08000000U</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6ac4547ed18a3146d0e2238b916b2e37"> 4001</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF27_MASK  0x08000000U</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aedf08776ed5f0627a7eeb3541c6645f1"> 4002</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF27_SHIFT 27U</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="comment">// Field:    [26] CF26</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="comment">// Cancellation Finished 26. See description for bit 0.</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a77c10eb2eaacb3a355a731bc8a30d3f1"> 4007</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF26       0x04000000U</span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a19b92b1fa35bf7a54b0ba7e292ab160b"> 4008</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF26_MASK  0x04000000U</span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9a342b5b1eaa1f330fefe1bb0793956c"> 4009</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF26_SHIFT 26U</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">// Field:    [25] CF25</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">// Cancellation Finished 25. See description for bit 0.</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa086abcfbd832e58e06b251b4cabfddd"> 4014</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF25       0x02000000U</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae7ced47bf76609093ce2b4b0cc1b30a3"> 4015</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF25_MASK  0x02000000U</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4347ad826b2062e7787684417c8102c0"> 4016</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF25_SHIFT 25U</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="comment">// Field:    [24] CF24</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">// Cancellation Finished 24. See description for bit 0.</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a926da8dfe296ea087151c03dcf550fcb"> 4021</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF24       0x01000000U</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2276adddf42e89ba74e4c12e330c0213"> 4022</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF24_MASK  0x01000000U</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8faeb9800ac004b7f598c322b2912355"> 4023</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF24_SHIFT 24U</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">// Field:    [23] CF23</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="comment">// Cancellation Finished 23. See description for bit 0.</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3cee446b6023004524960d98455a8bcd"> 4028</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF23       0x00800000U</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1d0034ec1c01dc0bf245303fe8212a44"> 4029</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF23_MASK  0x00800000U</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adfb74f563e991f905c4e1f808b0b3b31"> 4030</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF23_SHIFT 23U</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment">// Field:    [22] CF22</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">// Cancellation Finished 22. See description for bit 0.</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a15945f692bbca07eb99e0c0071acb387"> 4035</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF22       0x00400000U</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2e842ff59876f8d3f03efc58b37c6266"> 4036</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF22_MASK  0x00400000U</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a700fd4180c89faf65d447f227457dce2"> 4037</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF22_SHIFT 22U</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">// Field:    [21] CF21</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">// Cancellation Finished 21. See description for bit 0.</span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5c7c6bddc443b1e6365ed3e70ded690e"> 4042</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF21       0x00200000U</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac1ebb6dda5a025a2a1b363f04e69c155"> 4043</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF21_MASK  0x00200000U</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6782e94e47987a608eddb9822ba5842f"> 4044</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF21_SHIFT 21U</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">// Field:    [20] CF20</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">// Cancellation Finished 20. See description for bit 0.</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6b91e503a90f1c37c6dd0384fcfe6c42"> 4049</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF20       0x00100000U</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abdb1c60e9439d2a8837c135c89eee1ae"> 4050</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF20_MASK  0x00100000U</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa68017cbb40ef8c8b2d570e456442269"> 4051</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF20_SHIFT 20U</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="comment">// Field:    [19] CF19</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment">// Cancellation Finished 19. See description for bit 0.</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af9f26b78d3ed296ae19145df6e770fef"> 4056</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF19       0x00080000U</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9cd9680fd23302429caf95087922a73f"> 4057</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF19_MASK  0x00080000U</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a100638c1187039b48b2d5a7e3765d6e4"> 4058</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF19_SHIFT 19U</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="comment">// Field:    [18] CF18</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">// Cancellation Finished 18. See description for bit 0.</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1f487f9f9111114f2e422753f085ec84"> 4063</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF18       0x00040000U</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1ba26f371a7fffdb7354372b0f08c441"> 4064</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF18_MASK  0x00040000U</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a088ceb08373305c8794534ad9213662b"> 4065</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF18_SHIFT 18U</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="comment">// Field:    [17] CF17</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment">// Cancellation Finished 17. See description for bit 0.</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abe3b52e31b2f04cd15443a2aeb008138"> 4070</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF17       0x00020000U</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a72417467f581d7a64c677a3acfe307b3"> 4071</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF17_MASK  0x00020000U</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aec39ba2c7fdbe6e332731cb450a69d4c"> 4072</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF17_SHIFT 17U</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">// Field:    [16] CF16</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment">// Cancellation Finished 16. See description for bit 0.</span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab29e85e19154f70f0174511063f6aef7"> 4077</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF16       0x00010000U</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4ade4264c6c59d4b1da96db34d8c9793"> 4078</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF16_MASK  0x00010000U</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a36f1d2e54b597b61794e20ab7bfd5725"> 4079</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF16_SHIFT 16U</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment">// Field:    [15] CF15</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment">// Cancellation Finished 15. See description for bit 0.</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a57155c6b1254fc5bcab710fa4066bd34"> 4084</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF15       0x00008000U</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a62a30a03f95ff0e7f42ed9d2a61d81fd"> 4085</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF15_MASK  0x00008000U</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9745af7e25aa16095fdfb113074b9438"> 4086</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF15_SHIFT 15U</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="comment">// Field:    [14] CF14</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">// Cancellation Finished 14. See description for bit 0.</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad0f1622830756bc4da1916df0d0e2ca7"> 4091</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF14       0x00004000U</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acb89fe8ce9be7f803ecb6c770b6f3ecb"> 4092</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF14_MASK  0x00004000U</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a72aa509e381caa98eb374567920949de"> 4093</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF14_SHIFT 14U</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="comment">// Field:    [13] CF13</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="comment">// Cancellation Finished 13. See description for bit 0.</span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae0299913b064b714821e37ac6435ef26"> 4098</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF13       0x00002000U</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a136cf68aabad37b6ca8a68b28b33bd54"> 4099</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF13_MASK  0x00002000U</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aaf812556279017166d057aeaaf7d9563"> 4100</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF13_SHIFT 13U</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment">// Field:    [12] CF12</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">// Cancellation Finished 12. See description for bit 0.</span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae2ef7b028ebb3c702b8f4b560cc79fca"> 4105</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF12       0x00001000U</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a59d5ad8ec1fab6e657f1edce1c7aff32"> 4106</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF12_MASK  0x00001000U</span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae9d73d63778cac3fdc24572fbc73d3ff"> 4107</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF12_SHIFT 12U</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="comment">// Field:    [11] CF11</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment">// Cancellation Finished 11. See description for bit 0.</span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9d7fe5de108a3e035e99e60cf3cb60cc"> 4112</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF11       0x00000800U</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab89ac14580141df6224e0a1f766ddbb7"> 4113</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF11_MASK  0x00000800U</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a33fe9e84a68e8d33824596cc998c847a"> 4114</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF11_SHIFT 11U</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">// Field:    [10] CF10</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment">// Cancellation Finished 10. See description for bit 0.</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a44f7e09ec30a6bd02025f7c43a422709"> 4119</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF10       0x00000400U</span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1d3252cb4865b37d326695a8ab251fff"> 4120</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF10_MASK  0x00000400U</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2f21681285db6b57b03e5c8c7be8bb40"> 4121</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF10_SHIFT 10U</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">// Field:     [9] CF9</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment">// Cancellation Finished 9. See description for bit 0.</span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aca230a98302ab0c3300a6fbc30f6cc9d"> 4126</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF9       0x00000200U</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a13881a2c7afda1d3f2d433f7588a04d5"> 4127</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF9_MASK  0x00000200U</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a769df400c6e8ed16adb1449a5685a65d"> 4128</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF9_SHIFT 9U</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="comment">// Field:     [8] CF8</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment">// Cancellation Finished 8. See description for bit 0.</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afdb3d0ca0f71bca36a62e98b3ce89bdd"> 4133</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF8       0x00000100U</span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4f89453ebf77b37f6b9b537af8d912c2"> 4134</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF8_MASK  0x00000100U</span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa53f29e59cd84132fddbdd19f117f4b1"> 4135</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF8_SHIFT 8U</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="comment">// Field:     [7] CF7</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">// Cancellation Finished 7. See description for bit 0.</span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a086a7de2f3da77070d8cc2d626b93363"> 4140</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF7       0x00000080U</span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7d7ce3261c015669068b285704653dd3"> 4141</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF7_MASK  0x00000080U</span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8ff61218a2816e8cac515cd937a32496"> 4142</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF7_SHIFT 7U</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment">// Field:     [6] CF6</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment">// Cancellation Finished 6. See description for bit 0.</span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a18d55d22a7a885401524add3b47b3e42"> 4147</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF6       0x00000040U</span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a97d29dc1cedbd47b9cf9c782580019a8"> 4148</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF6_MASK  0x00000040U</span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa61847f78b73a057d2c79076890df119"> 4149</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF6_SHIFT 6U</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="comment">// Field:     [5] CF5</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">// Cancellation Finished 5. See description for bit 0.</span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4236938afcc1cd353760d1d7a49a18c0"> 4154</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF5       0x00000020U</span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a664e2b211c3193478a393a4c25891ed9"> 4155</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF5_MASK  0x00000020U</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a931e2ad615a619d5507d4895a757243d"> 4156</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF5_SHIFT 5U</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">// Field:     [4] CF4</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">// Cancellation Finished 4. See description for bit 0.</span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a473c1612c389279d19708c31ffbb1088"> 4161</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF4       0x00000010U</span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3f2e082330c6fc76617726c252db102a"> 4162</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF4_MASK  0x00000010U</span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4479f775ca2ad1ab9f36c7eae9d079bb"> 4163</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF4_SHIFT 4U</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">// Field:     [3] CF3</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="comment">// Cancellation Finished 3. See description for bit 0.</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a03a0e0de00a8616558cd1272a06f2fe1"> 4168</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF3       0x00000008U</span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a818df67ab9358f535e3ca38d28b660e2"> 4169</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF3_MASK  0x00000008U</span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a57511beeb385e8b15d74e126cc5c627d"> 4170</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF3_SHIFT 3U</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">// Field:     [2] CF2</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="comment">// Cancellation Finished 2. See description for bit 0.</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae8b8a60df1b786b077b9dc74b6fc7f5f"> 4175</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF2       0x00000004U</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae8028261effe958c1f8cd76aec6a003a"> 4176</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF2_MASK  0x00000004U</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a836db3ce812de2546ffd481ef8f3efc0"> 4177</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF2_SHIFT 2U</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment">// Field:     [1] CF1</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="comment">// Cancellation Finished 1. See description for bit 0.</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aecbe95022c50ad8e54d0f206105146c5"> 4182</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF1       0x00000002U</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5043697643efc80b3c105d64160958c0"> 4183</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF1_MASK  0x00000002U</span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adf12e87cd2c8c86592e185b95bc2e2a5"> 4184</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF1_SHIFT 1U</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment">// Field:     [0] CF0</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="comment">// Cancellation Finished 0.</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">// Each Tx Buffer has its own Cancellation Finished bit. The bits are set when</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">// the corresponding TXBRP bit is cleared after a cancellation was requested</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">// via TXBCR. In case the corresponding TXBRP bit was not set at the point of</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">// cancellation, CF is set immediately. The bits are reset when a new</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">// transmission is requested by writing a &#39;1&#39; to the corresponding bit of</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">// register TXBAR.</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">//   0  No transmit buffer cancellation</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment">//   1  Transmit buffer cancellation finished</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6be17d6e8081aeb8244946ffe170c23e"> 4198</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF0       0x00000001U</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9708fbcb12dda427b5e7b16dcbb29a7c"> 4199</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF0_MASK  0x00000001U</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abeef7de032c88968a969eb2b53d3b3ea"> 4200</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCF_CF0_SHIFT 0U</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment">// Register: MCAN_TXBTIE</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">// Field:    [31] TIE31</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">// Transmission Interrupt Enable 31. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abb05fb8ddb784ce81ec71535c06c0fa6"> 4213</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE31       0x80000000U</span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a53a7f1bd28eae890d42735513fa3984e"> 4214</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE31_MASK  0x80000000U</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac1510b5b30f60e63f60e9fc8bd9d5e3a"> 4215</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE31_SHIFT 31U</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">// Field:    [30] TIE30</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">// Transmission Interrupt Enable 30. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a056ce90119731b98412a62489805ee63"> 4223</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE30       0x40000000U</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acfeae23cf0ad8de876ad08b9a9904ffc"> 4224</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE30_MASK  0x40000000U</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a939bc0c76ea7ceb71ead670b3918cc37"> 4225</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE30_SHIFT 30U</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="comment">// Field:    [29] TIE29</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">// Transmission Interrupt Enable 29. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa0eb59216e0f2638ea87bf9e48eee8cf"> 4233</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE29       0x20000000U</span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab777e09b9d7962bc9676478f91f06be5"> 4234</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE29_MASK  0x20000000U</span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8f7a327b723edf0544c63c7338689a35"> 4235</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE29_SHIFT 29U</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment">// Field:    [28] TIE28</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="comment">// Transmission Interrupt Enable 28. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8485649a470b10c9aace069e365a2bab"> 4243</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE28       0x10000000U</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5759d2da3e01414c64fe461a07a64bd5"> 4244</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE28_MASK  0x10000000U</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac46af914ca9b58fa97bab4520c544060"> 4245</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE28_SHIFT 28U</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="comment">// Field:    [27] TIE27</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="comment">// Transmission Interrupt Enable 27. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a68e9210bec0a8e220d27e82be1dead64"> 4253</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE27       0x08000000U</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a58770362202c3fd67c55f7d89e733f71"> 4254</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE27_MASK  0x08000000U</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adcad8b38083d37d6a35bd8f9de675819"> 4255</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE27_SHIFT 27U</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment">// Field:    [26] TIE26</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment">// Transmission Interrupt Enable 26. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8093c72d3f171c46c908cd59846a351d"> 4263</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE26       0x04000000U</span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae955c33245687da860bd75d6fe3833b0"> 4264</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE26_MASK  0x04000000U</span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0d122a1240ad5581516bce2aa18145e3"> 4265</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE26_SHIFT 26U</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="comment">// Field:    [25] TIE25</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">// Transmission Interrupt Enable 25. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2d2148fc83edec3fdf8ecf7d8fd20c40"> 4273</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE25       0x02000000U</span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9bba752e8d743b020517636679744f22"> 4274</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE25_MASK  0x02000000U</span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae9ffba4a585e039b6e3918eeadc39186"> 4275</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE25_SHIFT 25U</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="comment">// Field:    [24] TIE24</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">// Transmission Interrupt Enable 24. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8b1eb7aaf2c8bc3b73c5c718d5ea3427"> 4283</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE24       0x01000000U</span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a68f46d994ee90b7e7894bd1a62f4a468"> 4284</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE24_MASK  0x01000000U</span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a32ddea88360638b8ed50a79fd727c9a6"> 4285</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE24_SHIFT 24U</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="comment">// Field:    [23] TIE23</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="comment">// Transmission Interrupt Enable 23. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a81e96f8dbcee1c2738783bae7a7c834c"> 4293</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE23       0x00800000U</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a124a0a08bf89e5a13d05e135a4ba2dd9"> 4294</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE23_MASK  0x00800000U</span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afba844fba390a3cd190b7021bfba3b4b"> 4295</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE23_SHIFT 23U</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="comment">// Field:    [22] TIE22</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="comment">// Transmission Interrupt Enable 22. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a489a5c9a86509692f79a417cdb52a4a5"> 4303</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE22       0x00400000U</span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abce461e648e6480a1157f35b0f54d758"> 4304</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE22_MASK  0x00400000U</span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9d4ee0490a20748803716cee9ea03a2d"> 4305</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE22_SHIFT 22U</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="comment">// Field:    [21] TIE21</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">// Transmission Interrupt Enable 21. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a661c6ee4d411ee9b9c5215170f3a2bec"> 4313</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE21       0x00200000U</span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a57524872ffdc3b20b72867dedb2e4926"> 4314</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE21_MASK  0x00200000U</span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2fcf82191cb733b0593609d5678ded13"> 4315</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE21_SHIFT 21U</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment">// Field:    [20] TIE20</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment">// Transmission Interrupt Enable 20. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad9ff414ebc993b3b2598aa98bcc6a2a1"> 4323</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE20       0x00100000U</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae0884800922d8acdd9c990d037b20765"> 4324</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE20_MASK  0x00100000U</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1e4348df5554fef918b6acae93f60e56"> 4325</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE20_SHIFT 20U</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="comment">// Field:    [19] TIE19</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="comment">// Transmission Interrupt Enable 19. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8f919e67cd11e6c2a3e5ba0fac67b9c9"> 4333</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE19       0x00080000U</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aae673a1c925cd704e1683cc506550d01"> 4334</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE19_MASK  0x00080000U</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab53237df80d7fe9af01d16786c6cacf3"> 4335</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE19_SHIFT 19U</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;</div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment">// Field:    [18] TIE18</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment">// Transmission Interrupt Enable 18. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aae2f26490e79e1918b294e44a50d076a"> 4343</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE18       0x00040000U</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8fa288d61129826207ce95ec00bc95d3"> 4344</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE18_MASK  0x00040000U</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8fb8bd6adaccd2d0d5cdd0c2abaedee1"> 4345</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE18_SHIFT 18U</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">// Field:    [17] TIE17</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment">// Transmission Interrupt Enable 17. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a74d1c9d835e2056a7c52aafebee92ddb"> 4353</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE17       0x00020000U</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a96d56d00e9252f5115d65838280fd07f"> 4354</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE17_MASK  0x00020000U</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aeed959889cd5c2c5d338d135aeb533a4"> 4355</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE17_SHIFT 17U</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="comment">// Field:    [16] TIE16</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment">// Transmission Interrupt Enable 16. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a812bc0ab034927b1b29f1c01849c6bc1"> 4363</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE16       0x00010000U</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a26d56c65ff90b323af6857b96f762ef2"> 4364</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE16_MASK  0x00010000U</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af4d7cf4991e0d94380f55e4e4290d707"> 4365</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE16_SHIFT 16U</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="comment">// Field:    [15] TIE15</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment">// Transmission Interrupt Enable 15. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a43664ffde7c483eae495cde47fffdba0"> 4373</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE15       0x00008000U</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a22f97407333984ba271ff21b48de5010"> 4374</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE15_MASK  0x00008000U</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a762666260af99188d72fa788162b6c5b"> 4375</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE15_SHIFT 15U</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="comment">// Field:    [14] TIE14</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment">// Transmission Interrupt Enable 14. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af51bae58524f6e396237dcf629f37806"> 4383</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE14       0x00004000U</span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a74c964d03071bdbd94950fe24d8fdd46"> 4384</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE14_MASK  0x00004000U</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a16a309b8b1657956377cea058676c174"> 4385</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE14_SHIFT 14U</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="comment">// Field:    [13] TIE13</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="comment">// Transmission Interrupt Enable 13. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a723ad8c879c1051a85b93432dd2be01e"> 4393</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE13       0x00002000U</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af91b50117e09181a37f74c46625d4e47"> 4394</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE13_MASK  0x00002000U</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a21e84857e3a76883c16d7bc12ac60605"> 4395</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE13_SHIFT 13U</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment">// Field:    [12] TIE12</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="comment">// Transmission Interrupt Enable 12. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3d7593f4c76959b4f63714c85fcfe769"> 4403</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE12       0x00001000U</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a324be07dfa0af5c70ce3b80508898b34"> 4404</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE12_MASK  0x00001000U</span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a02bdccbb369c8ca8355be24950b6606f"> 4405</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE12_SHIFT 12U</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment">// Field:    [11] TIE11</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="comment">// Transmission Interrupt Enable 11. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a614dcfad43703ab55ee13f45d5aa14e5"> 4413</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE11       0x00000800U</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6adac0ac16a45732d080b2a26f953e58"> 4414</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE11_MASK  0x00000800U</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2e769f8e48d0ba6ae09bcbdf784554a0"> 4415</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE11_SHIFT 11U</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">// Field:    [10] TIE10</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="comment">// Transmission Interrupt Enable 10. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9ce3a0e91a85ffda95d5aff59da6c381"> 4423</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE10       0x00000400U</span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aae8cc7574f93e0a1572cd620462a8cf7"> 4424</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE10_MASK  0x00000400U</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a44f8eb8c24b94c67f5f95e0f65d42f42"> 4425</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE10_SHIFT 10U</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment">// Field:     [9] TIE9</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment">// Transmission Interrupt Enable 9. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab85a78af8511ac5dc12f2e992627e47d"> 4433</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE9       0x00000200U</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8bf54524548052631df0de5dfdc06ce2"> 4434</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE9_MASK  0x00000200U</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2b611d7e01fb2aaffd1103a188dd4916"> 4435</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE9_SHIFT 9U</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="comment">// Field:     [8] TIE8</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="comment">// Transmission Interrupt Enable 8. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a27f7b0cf10de9b2e8b60f095c7847dcf"> 4443</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE8       0x00000100U</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab89e8482288bcf12a4d6d26efa0e61f7"> 4444</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE8_MASK  0x00000100U</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a999f8be1628f4adacd673af50f9638a6"> 4445</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE8_SHIFT 8U</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment">// Field:     [7] TIE7</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">// Transmission Interrupt Enable 7. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae33cdab629fed6029a94e25e1a93b64a"> 4453</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE7       0x00000080U</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8ebb4b9cd25617990b079624f37de293"> 4454</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE7_MASK  0x00000080U</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af42985bd62865deaaf5ec5926ca3b56b"> 4455</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE7_SHIFT 7U</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">// Field:     [6] TIE6</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="comment">// Transmission Interrupt Enable 6. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0ab6cd89ac8133b2648ff5079c2843cf"> 4463</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE6       0x00000040U</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac31511c5749a44495efda16be127a7b0"> 4464</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE6_MASK  0x00000040U</span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab41e0729aef4259778a64592e0c3ee56"> 4465</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE6_SHIFT 6U</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;</div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="comment">// Field:     [5] TIE5</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="comment">// Transmission Interrupt Enable 5. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8ea91615985e6935395da670f5a9d8a8"> 4473</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE5       0x00000020U</span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6e4d4d06c90d3874dc893f195ddb922d"> 4474</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE5_MASK  0x00000020U</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a80e1a20a91a270580381f9573986a3c2"> 4475</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE5_SHIFT 5U</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">// Field:     [4] TIE4</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="comment">// Transmission Interrupt Enable 4. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9bc2237b657152faef6c6dc94c0f4884"> 4483</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE4       0x00000010U</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a436f05f0373ed00e397ba949e4a23976"> 4484</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE4_MASK  0x00000010U</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af5213603f3235f656bbb5999fec1d875"> 4485</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE4_SHIFT 4U</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;</div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment">// Field:     [3] TIE3</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">// Transmission Interrupt Enable 3. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a97745bdc2897959ad0d236a52dfe56f7"> 4493</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE3       0x00000008U</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a15a870f8cffce8482f96067ff6939bb9"> 4494</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE3_MASK  0x00000008U</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a426afd330cab00c1f20d4ef2ca58fa25"> 4495</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE3_SHIFT 3U</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="comment">// Field:     [2] TIE2</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="comment">// Transmission Interrupt Enable 2. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a6b3b871d24e3103e77381b16cb0c012c"> 4503</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE2       0x00000004U</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa690befbbc2372f0464993bde4aa6d0f"> 4504</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE2_MASK  0x00000004U</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7f20322eba01ac8e4752cf6799b30f6d"> 4505</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE2_SHIFT 2U</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="comment">// Field:     [1] TIE1</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="comment">// Transmission Interrupt Enable 1. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a83955556a0e3af9745192ca3f53cf607"> 4513</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE1       0x00000002U</span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae7e61fb5be4337c7207cb43cec2b4d43"> 4514</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE1_MASK  0x00000002U</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a70bc3fb6e9141ed03f102684eac75a5a"> 4515</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE1_SHIFT 1U</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="comment">// Field:     [0] TIE0</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="comment">// Transmission Interrupt Enable 0. Each Tx Buffer has its own Transmission</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment">// Interrupt Enable bit.</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment">//   0  Transmission interrupt disabled</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment">//   1  Transmission interrupt enable</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7d29e3e409c31eecf76909bc98b3305b"> 4523</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE0       0x00000001U</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2ec35ec7f391e4af3b8964893a59c8b0"> 4524</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE0_MASK  0x00000001U</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa8107a6fca5b4c84356706ae12e902c3"> 4525</a></span>&#160;<span class="preprocessor">#define MCAN_TXBTIE_TIE0_SHIFT 0U</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment">// Register: MCAN_TXBCIE</span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">// Field:    [31] CFIE31</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 31. Each Tx Buffer has its own</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9b6bc6f9c8485f86b9b4206eeb62ef62"> 4538</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE31       0x80000000U</span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a65411cec4ff93fae7c1fca8fdee125f5"> 4539</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE31_MASK  0x80000000U</span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab8c44f233dcd19b4681d2b4b2ecdd58a"> 4540</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE31_SHIFT 31U</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">// Field:    [30] CFIE30</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 30. Each Tx Buffer has its own</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afd1ab519ab1e1ef7d2a757f45b699c22"> 4548</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE30       0x40000000U</span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a347e6eec6096a548848e7e61a59bc1f3"> 4549</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE30_MASK  0x40000000U</span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa6ac9faec1c4d3e2f2be5e3bf541e140"> 4550</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE30_SHIFT 30U</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment">// Field:    [29] CFIE29</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 29. Each Tx Buffer has its own</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a67a6d244e6a978dc96636387531d2e7d"> 4558</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE29       0x20000000U</span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa1a49f1edca4fac6caea958df3990be9"> 4559</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE29_MASK  0x20000000U</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af56a70e307478418d0f3c138bae8f9c3"> 4560</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE29_SHIFT 29U</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="comment">// Field:    [28] CFIE28</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 28. Each Tx Buffer has its own</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2b5beef3def1c3625d7aca3f6b662953"> 4568</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE28       0x10000000U</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae4875629c6bfa41002a8776b348a820e"> 4569</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE28_MASK  0x10000000U</span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a802e08452e458ca333d4baa0f039a3dc"> 4570</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE28_SHIFT 28U</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">// Field:    [27] CFIE27</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 27. Each Tx Buffer has its own</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7071a6f7080f82570110e17753d34113"> 4578</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE27       0x08000000U</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ada849eebc359aacab0bdbd28e74700da"> 4579</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE27_MASK  0x08000000U</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5c5d61fdb61d63aa760c5dfe7e093f87"> 4580</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE27_SHIFT 27U</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">// Field:    [26] CFIE26</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 26. Each Tx Buffer has its own</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a074296efcc84e8b71c0e41c7f7be742a"> 4588</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE26       0x04000000U</span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acb064fdf18931e7091b7b544b9da1449"> 4589</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE26_MASK  0x04000000U</span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8181099daaf7e594d8cd091224d50c4f"> 4590</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE26_SHIFT 26U</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">// Field:    [25] CFIE25</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 25. Each Tx Buffer has its own</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a14d380e3104995a3859fe7b3b6c8ea74"> 4598</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE25       0x02000000U</span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0f8428565f9fc30009458c15f6b972c7"> 4599</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE25_MASK  0x02000000U</span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5cdb43db97d596352f61a6d03ec0f158"> 4600</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE25_SHIFT 25U</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment">// Field:    [24] CFIE24</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 24. Each Tx Buffer has its own</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac5cfab8a731aab464b5010afe30f8d35"> 4608</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE24       0x01000000U</span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7ba44c9b6844bdb3b536e28404f2c047"> 4609</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE24_MASK  0x01000000U</span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a74836e2b879ee6534bdbd6d72f4a8146"> 4610</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE24_SHIFT 24U</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="comment">// Field:    [23] CFIE23</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 23. Each Tx Buffer has its own</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a42da9c3704cb3b1a0409f123956bda77"> 4618</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE23       0x00800000U</span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a2ac7bedb1fb8fee1dc3323e663134ba1"> 4619</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE23_MASK  0x00800000U</span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ade0992653094a28c763ebd62a2172f8b"> 4620</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE23_SHIFT 23U</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment">// Field:    [22] CFIE22</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 22. Each Tx Buffer has its own</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae067db543d1bc349770fa54b21655d69"> 4628</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE22       0x00400000U</span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5adc7cecfd53b98e9da543488a6bc00e"> 4629</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE22_MASK  0x00400000U</span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac81230ed40617154b2a6d3ddef9490d1"> 4630</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE22_SHIFT 22U</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="comment">// Field:    [21] CFIE21</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 21. Each Tx Buffer has its own</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aac49dadbfbf557c0529a0baa739c9501"> 4638</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE21       0x00200000U</span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a63a3dd95ddcd9570ad5665f868d681cb"> 4639</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE21_MASK  0x00200000U</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae80d035b96c18e280c73c2c12e504aa9"> 4640</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE21_SHIFT 21U</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="comment">// Field:    [20] CFIE20</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 20. Each Tx Buffer has its own</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a68e1f5196c38e4de4f50e2e2e39d665f"> 4648</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE20       0x00100000U</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac0a07b9bb363d5979860809021e27c5a"> 4649</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE20_MASK  0x00100000U</span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac2c11dc523ed0bedda24c89fb9af43b7"> 4650</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE20_SHIFT 20U</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment">// Field:    [19] CFIE19</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 19. Each Tx Buffer has its own</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab46f135f2e6728e3cbd99f2f67a4f51d"> 4658</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE19       0x00080000U</span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa0c2b92d97f8421349e8953c9342146a"> 4659</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE19_MASK  0x00080000U</span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a99ca7ffb0149be2a2d9a577a45b3fb2b"> 4660</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE19_SHIFT 19U</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">// Field:    [18] CFIE18</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 18. Each Tx Buffer has its own</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adab5a0adcf501882f805123262d7d1a0"> 4668</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE18       0x00040000U</span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5321e525455b2538f55b2185647e42a4"> 4669</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE18_MASK  0x00040000U</span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae5bacfe2812ad377d40994686a94ab0e"> 4670</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE18_SHIFT 18U</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="comment">// Field:    [17] CFIE17</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 17. Each Tx Buffer has its own</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1066c22367c2c2d2e4db5fdca542deed"> 4678</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE17       0x00020000U</span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a97a902b65ed05cc642d6bd9c1edf29de"> 4679</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE17_MASK  0x00020000U</span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae2a2e1eec6539b4312640d574e100303"> 4680</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE17_SHIFT 17U</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">// Field:    [16] CFIE16</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 16. Each Tx Buffer has its own</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad434237074221ea8e961f5e29348be63"> 4688</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE16       0x00010000U</span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a452e8e68d053bc64fc5925e276bc739e"> 4689</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE16_MASK  0x00010000U</span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acdcb2c2585354058ea4d34302a42ec48"> 4690</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE16_SHIFT 16U</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment">// Field:    [15] CFIE15</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 15. Each Tx Buffer has its own</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0fa2d4b9cecc03b5a198086fff261ce1"> 4698</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE15       0x00008000U</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aecd5b8a522c5beb4f18566f52f64feb6"> 4699</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE15_MASK  0x00008000U</span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4a7843714159e2e66136f1696ad05fa8"> 4700</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE15_SHIFT 15U</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">// Field:    [14] CFIE14</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 14. Each Tx Buffer has its own</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adbf481736621f861e46febec15612697"> 4708</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE14       0x00004000U</span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#acaffe44aea35220ad359c74f2e48742d"> 4709</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE14_MASK  0x00004000U</span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac44177f25cca4f4989a30918f68161de"> 4710</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE14_SHIFT 14U</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment">// Field:    [13] CFIE13</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 13. Each Tx Buffer has its own</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a58073a658c0192b15d9106cf01248432"> 4718</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE13       0x00002000U</span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3a9b1f246787e48140370313dd997cd2"> 4719</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE13_MASK  0x00002000U</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a76c377780e795cc4d7b4aaedcdf457fa"> 4720</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE13_SHIFT 13U</span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">// Field:    [12] CFIE12</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 12. Each Tx Buffer has its own</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#add6ad3df5f2b88280ccc7fdfe798c820"> 4728</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE12       0x00001000U</span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#adda755e2e49840c2f83924fc5542a814"> 4729</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE12_MASK  0x00001000U</span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa05bd223c878b0d8977c9958ec95cf0d"> 4730</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE12_SHIFT 12U</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">// Field:    [11] CFIE11</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 11. Each Tx Buffer has its own</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aeef7100b8340f4305fef9035e8fe4389"> 4738</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE11       0x00000800U</span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a82097fdd85924565fbecd980d4118067"> 4739</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE11_MASK  0x00000800U</span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9e3c58b3ca5fe2f7dcaeade53cf19105"> 4740</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE11_SHIFT 11U</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment">// Field:    [10] CFIE10</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 10. Each Tx Buffer has its own</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab246f0983fa0dc6c301d4182f3659c23"> 4748</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE10       0x00000400U</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7bd6bc975fc05d38dc0c182b493beaa2"> 4749</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE10_MASK  0x00000400U</span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7aebb28bf2f3aff68e58bfa798e36f7e"> 4750</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE10_SHIFT 10U</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment">// Field:     [9] CFIE9</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 9. Each Tx Buffer has its own</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad43b05a5d7c2ce76523b1be2468d2294"> 4758</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE9       0x00000200U</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa0d65bb9c6996320b476f16e8c8cb9bd"> 4759</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE9_MASK  0x00000200U</span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a22c741aaac5b2261ab21e52a0bd0ee72"> 4760</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE9_SHIFT 9U</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment">// Field:     [8] CFIE8</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 8. Each Tx Buffer has its own</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aeef531b63a4d633777612ab12f39b227"> 4768</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE8       0x00000100U</span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abc47287e59509d2cfc10a6fe6a80b1c2"> 4769</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE8_MASK  0x00000100U</span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af447b5edac7ae98173096cb83ed1f2ec"> 4770</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE8_SHIFT 8U</span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="comment">// Field:     [7] CFIE7</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 7. Each Tx Buffer has its own</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a505c5bf1d5d19a73e26732d54025e7a1"> 4778</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE7       0x00000080U</span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae3faf5e4c6b35a9919ca8f112267c4db"> 4779</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE7_MASK  0x00000080U</span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aeb56dfbb378edd24b471caa9302f5793"> 4780</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE7_SHIFT 7U</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">// Field:     [6] CFIE6</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 6. Each Tx Buffer has its own</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#afca783e2f4c4237da31fdbf82e28c6f5"> 4788</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE6       0x00000040U</span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a04d18be676ec109561bc8ec5b416b59b"> 4789</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE6_MASK  0x00000040U</span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a36d459a0f839ec9630f8c7bab6ecd5a2"> 4790</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE6_SHIFT 6U</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="comment">// Field:     [5] CFIE5</span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 5. Each Tx Buffer has its own</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a4d2eb8d294051ee08b2d722583685c5a"> 4798</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE5       0x00000020U</span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a11e6f8bbe9badd05fc59f5ec4d8b3edd"> 4799</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE5_MASK  0x00000020U</span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7cb33f5e74f94dafbf60f0d7c85fe64e"> 4800</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE5_SHIFT 5U</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="comment">// Field:     [4] CFIE4</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 4. Each Tx Buffer has its own</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a45316c744dad11d5d4ec8505391db407"> 4808</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE4       0x00000010U</span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af0cd02bbf612cde95e7664a563b76079"> 4809</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE4_MASK  0x00000010U</span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a54d96d0b5f274f95594ccf81bf808d59"> 4810</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE4_SHIFT 4U</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="comment">// Field:     [3] CFIE3</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 3. Each Tx Buffer has its own</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a55a97192dce2ee492125e833cc036ac7"> 4818</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE3       0x00000008U</span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1ae5d8cd6229e66e54613fea4fd4fc82"> 4819</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE3_MASK  0x00000008U</span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1dc97f1a6b61cad9a6d06be7af75179c"> 4820</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE3_SHIFT 3U</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">// Field:     [2] CFIE2</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 2. Each Tx Buffer has its own</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a66df614ddb90be2bf32bddd92587b7c8"> 4828</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE2       0x00000004U</span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa6ce89d0187c9ed47089bcd68e009c4a"> 4829</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE2_MASK  0x00000004U</span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a338acb0ddfcacb5f9b695e11b7a54aea"> 4830</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE2_SHIFT 2U</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="comment">// Field:     [1] CFIE1</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 1. Each Tx Buffer has its own</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a336fc3d90eeff53608b0b28e1724da16"> 4838</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE1       0x00000002U</span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ada447ed34dc842691c669591c15a8065"> 4839</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE1_MASK  0x00000002U</span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a005fc04c11427dae831c90b2a1135f4e"> 4840</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE1_SHIFT 1U</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="comment">// Field:     [0] CFIE0</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable 0. Each Tx Buffer has its own</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="comment">// Cancellation Finished Interrupt Enable bit.</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="comment">//   0  Cancellation finished interrupt disabled</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="comment">//   1  Cancellation finished interrupt enabled</span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a972fa53c0db9818a43dec6aa76a64367"> 4848</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE0       0x00000001U</span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a9ed409b3ec0797726a909366be3c4968"> 4849</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE0_MASK  0x00000001U</span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5f7f98ba200ae128713de678c19f658e"> 4850</a></span>&#160;<span class="preprocessor">#define MCAN_TXBCIE_CFIE0_SHIFT 0U</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="comment">// Register: MCAN_TXEFC</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment">// Field: [29:24] EFWM</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="comment">// Event FIFO Watermark</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="comment">//   0      Watermark interrupt disabled</span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="comment">//   1-32  Level for Tx Event FIFO watermark interrupt (IR.TEFW)</span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="comment">//   &gt;32   Watermark interrupt disabled</span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab1ae70521731f43c9cab957b9922d051"> 4863</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFWM_WIDTH 6U</span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#abf24606d5f79e29a3f0b912bd440459e"> 4864</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFWM_MASK  0x3F000000U</span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa4c298abd2c399493cf5c815a0b66457"> 4865</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFWM_SHIFT 24U</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="comment">// Field: [21:16] EFS</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="comment">// Event FIFO Size. The Tx Event FIFO elements are indexed from 0 to EFS - 1.</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="comment">//   0      Tx Event FIFO disabled</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="comment">//   1-32  Number of Tx Event FIFO elements</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="comment">//   &gt;32   Values greater than 32 are interpreted as 32</span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7410c765564b040e3230feb939c29032"> 4873</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFS_WIDTH 6U</span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0cd283bab46c1c0cca61c101970cee84"> 4874</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFS_MASK  0x003F0000U</span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aebb31b6ac434a77d68d25c2668951edd"> 4875</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFS_SHIFT 16U</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment">// Field:  [15:2] EFSA</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment">// Event FIFO Start Address. Start address of Tx Event FIFO in Message RAM</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="comment">// (32-bit word address).</span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a57ca9743a1b9a1d078dbb3fe98501080"> 4881</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFSA_WIDTH 14U</span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac813838678031859d40736f990b55215"> 4882</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFSA_MASK  0x0000FFFCU</span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a28f4354fa5a4178d6601ea252b86c6a3"> 4883</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFSA_SHIFT 2U</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment">// Register: MCAN_TXEFS</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="comment">// Field:    [25] TEFL</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="comment">// Tx Event FIFO Element Lost. This bit is a copy of interrupt flag IR.TEFL.</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="comment">// When IR.TEFL is reset, this bit is also reset.</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="comment">//   0  No Tx Event FIFO element lost</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="comment">//   1  Tx Event FIFO element lost, also set after write attempt to Tx Event</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="comment">// FIFO of size zero.</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab76043f68e23951e8b5e4513c1a3e724"> 4897</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_TEFL       0x02000000U</span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a0cb84fd2b853f42468d3e8ef62c98bba"> 4898</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_TEFL_MASK  0x02000000U</span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aa7e2e3f58270d7d9a67f35d491399d66"> 4899</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_TEFL_SHIFT 25U</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment">// Field:    [24] EFF</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="comment">// Event FIFO Full</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="comment">//   0  Tx Event FIFO not full</span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="comment">//   1  Tx Event FIFO full</span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a3ab338d5bb14ecffaf35ea3540259e8d"> 4906</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFF       0x01000000U</span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a92caf0ada72b5957386d150165ee6f28"> 4907</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFF_MASK  0x01000000U</span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab0b78a35504c8052fc90105a67fc59e5"> 4908</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFF_SHIFT 24U</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment">// Field: [20:16] EFPI</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment">// Event FIFO Put Index.Tx Event FIFO write index pointer, range 0 to 31.</span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#af4d03ccfabdb6a0026a732adfc264977"> 4913</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFPI_WIDTH 5U</span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ad38ddf55c0a583d28ed5548f5abe4f2b"> 4914</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFPI_MASK  0x001F0000U</span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a7e8ad271f22fb1ce41ec93c84942bb3b"> 4915</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFPI_SHIFT 16U</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="comment">// Field:  [12:8] EFGI</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="comment">// Event FIFO Get Index. Tx Event FIFO read index pointer, range 0 to 31.</span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab559b633b7257a3636842717b56901f6"> 4920</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFGI_WIDTH 5U</span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a5f3a3c9e93b79f6ff61437fcac201fdb"> 4921</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFGI_MASK  0x00001F00U</span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a901f4a37caf2605ee8e1e377ee828e02"> 4922</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFGI_SHIFT 8U</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="comment">// Field:   [5:0] EFFL</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="comment">// Event FIFO Fill Level. Number of elements stored in Tx Event FIFO, range 0</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="comment">// to 32.</span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#aee84f817c40e7973d71d913975d7619d"> 4928</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFFL_WIDTH 6U</span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a1c1f33ee432407ab5479f2e87aaefbaa"> 4929</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFFL_MASK  0x0000003FU</span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ae7996868b5df0ab5eccd8ed50cae5d99"> 4930</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFFL_SHIFT 0U</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment">// Register: MCAN_TXEFA</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment">// Field:   [4:0] EFAI</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="comment">// Event FIFO Acknowledge Index. After the Host has read an element or a</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="comment">// sequence of elements from the Tx Event FIFO it has to write the index of the</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="comment">// last element read from Tx Event FIFO to EFAI. This will set the Tx Event</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="comment">// FIFO Get Index TXEFS.EFGI to EFAI + 1 and update the Event FIFO Fill Level</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="comment">// TXEFS.EFFL.</span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ac5195a99b59d1e7cd4c9097e2e2f7255"> 4944</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFA_EFAI_WIDTH 5U</span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#a8a510d9c4f1b119afb94d8f5c1eef01b"> 4945</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFA_EFAI_MASK  0x0000001FU</span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="_m_c_a_n__reg_8h.html#ab7c6bd42b1bd8e32525c33d8f3c28d2a"> 4946</a></span>&#160;<span class="preprocessor">#define MCAN_TXEFA_EFAI_SHIFT 0U</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __MCAN_REG_H__ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
