#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x248c2d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x248c460 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x2472d20 .functor NOT 1, L_0x24d5810, C4<0>, C4<0>, C4<0>;
L_0x2469aa0 .functor XOR 2, L_0x24d53a0, L_0x24d5560, C4<00>, C4<00>;
L_0x248cfa0 .functor XOR 2, L_0x2469aa0, L_0x24d56a0, C4<00>, C4<00>;
v0x24c3780_0 .net *"_ivl_10", 1 0, L_0x24d56a0;  1 drivers
v0x24c3880_0 .net *"_ivl_12", 1 0, L_0x248cfa0;  1 drivers
v0x24c3960_0 .net *"_ivl_2", 1 0, L_0x24d5300;  1 drivers
v0x24c3a20_0 .net *"_ivl_4", 1 0, L_0x24d53a0;  1 drivers
v0x24c3b00_0 .net *"_ivl_6", 1 0, L_0x24d5560;  1 drivers
v0x24c3c30_0 .net *"_ivl_8", 1 0, L_0x2469aa0;  1 drivers
v0x24c3d10_0 .var "clk", 0 0;
v0x24c3db0_0 .net "f_dut", 0 0, v0x24c2c20_0;  1 drivers
v0x24c3e50_0 .net "f_ref", 0 0, L_0x24d4840;  1 drivers
v0x24c3f80_0 .net "g_dut", 0 0, v0x24c2ce0_0;  1 drivers
v0x24c4020_0 .net "g_ref", 0 0, L_0x24698c0;  1 drivers
v0x24c40c0_0 .net "resetn", 0 0, v0x24c20b0_0;  1 drivers
v0x24c4160_0 .var/2u "stats1", 223 0;
v0x24c4200_0 .var/2u "strobe", 0 0;
v0x24c42a0_0 .net "tb_match", 0 0, L_0x24d5810;  1 drivers
v0x24c4340_0 .net "tb_mismatch", 0 0, L_0x2472d20;  1 drivers
v0x24c4400_0 .net "x", 0 0, v0x24c2180_0;  1 drivers
v0x24c45b0_0 .net "y", 0 0, v0x24c2280_0;  1 drivers
E_0x24842b0/0 .event negedge, v0x24c1720_0;
E_0x24842b0/1 .event posedge, v0x24c1720_0;
E_0x24842b0 .event/or E_0x24842b0/0, E_0x24842b0/1;
L_0x24d5300 .concat [ 1 1 0 0], L_0x24698c0, L_0x24d4840;
L_0x24d53a0 .concat [ 1 1 0 0], L_0x24698c0, L_0x24d4840;
L_0x24d5560 .concat [ 1 1 0 0], v0x24c2ce0_0, v0x24c2c20_0;
L_0x24d56a0 .concat [ 1 1 0 0], L_0x24698c0, L_0x24d4840;
L_0x24d5810 .cmp/eeq 2, L_0x24d5300, L_0x248cfa0;
S_0x248c5f0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x248c460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x244ca40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x244ca80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x244cac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x244cb00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x244cb40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x244cb80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x244cbc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x244cc00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x244cc40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x2498ea0 .functor OR 1, L_0x24d4b10, L_0x24d4dc0, C4<0>, C4<0>;
L_0x24698c0 .functor OR 1, L_0x2498ea0, L_0x24d5080, C4<0>, C4<0>;
v0x2472e30_0 .net *"_ivl_0", 31 0, L_0x24c46d0;  1 drivers
L_0x7f6ee82b10a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2472ed0_0 .net *"_ivl_11", 27 0, L_0x7f6ee82b10a8;  1 drivers
L_0x7f6ee82b10f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x2498fb0_0 .net/2u *"_ivl_12", 31 0, L_0x7f6ee82b10f0;  1 drivers
v0x2499050_0 .net *"_ivl_14", 0 0, L_0x24d4b10;  1 drivers
v0x2469930_0 .net *"_ivl_16", 31 0, L_0x24d4c80;  1 drivers
L_0x7f6ee82b1138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2469b10_0 .net *"_ivl_19", 27 0, L_0x7f6ee82b1138;  1 drivers
L_0x7f6ee82b1180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x24c0ec0_0 .net/2u *"_ivl_20", 31 0, L_0x7f6ee82b1180;  1 drivers
v0x24c0fa0_0 .net *"_ivl_22", 0 0, L_0x24d4dc0;  1 drivers
v0x24c1060_0 .net *"_ivl_25", 0 0, L_0x2498ea0;  1 drivers
v0x24c1120_0 .net *"_ivl_26", 31 0, L_0x24d4fe0;  1 drivers
L_0x7f6ee82b11c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24c1200_0 .net *"_ivl_29", 27 0, L_0x7f6ee82b11c8;  1 drivers
L_0x7f6ee82b1018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24c12e0_0 .net *"_ivl_3", 27 0, L_0x7f6ee82b1018;  1 drivers
L_0x7f6ee82b1210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x24c13c0_0 .net/2u *"_ivl_30", 31 0, L_0x7f6ee82b1210;  1 drivers
v0x24c14a0_0 .net *"_ivl_32", 0 0, L_0x24d5080;  1 drivers
L_0x7f6ee82b1060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x24c1560_0 .net/2u *"_ivl_4", 31 0, L_0x7f6ee82b1060;  1 drivers
v0x24c1640_0 .net *"_ivl_8", 31 0, L_0x24d49d0;  1 drivers
v0x24c1720_0 .net "clk", 0 0, v0x24c3d10_0;  1 drivers
v0x24c17e0_0 .net "f", 0 0, L_0x24d4840;  alias, 1 drivers
v0x24c18a0_0 .net "g", 0 0, L_0x24698c0;  alias, 1 drivers
v0x24c1960_0 .var "next", 3 0;
v0x24c1a40_0 .net "resetn", 0 0, v0x24c20b0_0;  alias, 1 drivers
v0x24c1b00_0 .var "state", 3 0;
v0x24c1be0_0 .net "x", 0 0, v0x24c2180_0;  alias, 1 drivers
v0x24c1ca0_0 .net "y", 0 0, v0x24c2280_0;  alias, 1 drivers
E_0x2484a10 .event anyedge, v0x24c1b00_0, v0x24c1be0_0, v0x24c1ca0_0;
E_0x24619f0 .event posedge, v0x24c1720_0;
L_0x24c46d0 .concat [ 4 28 0 0], v0x24c1b00_0, L_0x7f6ee82b1018;
L_0x24d4840 .cmp/eq 32, L_0x24c46d0, L_0x7f6ee82b1060;
L_0x24d49d0 .concat [ 4 28 0 0], v0x24c1b00_0, L_0x7f6ee82b10a8;
L_0x24d4b10 .cmp/eq 32, L_0x24d49d0, L_0x7f6ee82b10f0;
L_0x24d4c80 .concat [ 4 28 0 0], v0x24c1b00_0, L_0x7f6ee82b1138;
L_0x24d4dc0 .cmp/eq 32, L_0x24d4c80, L_0x7f6ee82b1180;
L_0x24d4fe0 .concat [ 4 28 0 0], v0x24c1b00_0, L_0x7f6ee82b11c8;
L_0x24d5080 .cmp/eq 32, L_0x24d4fe0, L_0x7f6ee82b1210;
S_0x24c1e20 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x248c460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x24c1ff0_0 .net "clk", 0 0, v0x24c3d10_0;  alias, 1 drivers
v0x24c20b0_0 .var "resetn", 0 0;
v0x24c2180_0 .var "x", 0 0;
v0x24c2280_0 .var "y", 0 0;
E_0x2484510 .event negedge, v0x24c1720_0;
S_0x24c2380 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x248c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x24c2560 .param/l "A" 1 4 15, C4<000>;
P_0x24c25a0 .param/l "B" 1 4 16, C4<001>;
P_0x24c25e0 .param/l "C" 1 4 17, C4<010>;
P_0x24c2620 .param/l "D" 1 4 18, C4<011>;
P_0x24c2660 .param/l "E" 1 4 19, C4<100>;
P_0x24c26a0 .param/l "F" 1 4 20, C4<101>;
v0x24c2b10_0 .net "clk", 0 0, v0x24c3d10_0;  alias, 1 drivers
v0x24c2c20_0 .var "f", 0 0;
v0x24c2ce0_0 .var "g", 0 0;
v0x24c2d80_0 .var "next_state", 2 0;
v0x24c2e60_0 .net "resetn", 0 0, v0x24c20b0_0;  alias, 1 drivers
v0x24c2fa0_0 .var "state", 2 0;
v0x24c3080_0 .net "x", 0 0, v0x24c2180_0;  alias, 1 drivers
v0x24c3170_0 .var "x_seq", 2 0;
v0x24c3250_0 .net "y", 0 0, v0x24c2280_0;  alias, 1 drivers
v0x24c3380_0 .var "y_timer", 1 0;
E_0x24c2a40/0 .event negedge, v0x24c1a40_0;
E_0x24c2a40/1 .event posedge, v0x24c1720_0;
E_0x24c2a40 .event/or E_0x24c2a40/0, E_0x24c2a40/1;
E_0x24c2aa0/0 .event anyedge, v0x24c2fa0_0, v0x24c1a40_0, v0x24c1be0_0, v0x24c1ca0_0;
E_0x24c2aa0/1 .event anyedge, v0x24c3380_0;
E_0x24c2aa0 .event/or E_0x24c2aa0/0, E_0x24c2aa0/1;
S_0x24c3560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x248c460;
 .timescale -12 -12;
E_0x24a2e90 .event anyedge, v0x24c4200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24c4200_0;
    %nor/r;
    %assign/vec4 v0x24c4200_0, 0;
    %wait E_0x24a2e90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24c1e20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c20b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c2180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c2280_0, 0, 1;
    %wait E_0x24619f0;
    %wait E_0x24619f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24c20b0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2484510;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x24c20b0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x24c2280_0, 0;
    %assign/vec4 v0x24c2180_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x248c5f0;
T_2 ;
    %wait E_0x24619f0;
    %load/vec4 v0x24c1a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24c1b00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x24c1960_0;
    %assign/vec4 v0x24c1b00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x248c5f0;
T_3 ;
Ewait_0 .event/or E_0x2484a10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x24c1b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x24c1be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x24c1be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x24c1be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x24c1ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x24c1ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x24c1960_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x24c2380;
T_4 ;
    %wait E_0x24c2a40;
    %load/vec4 v0x24c2e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x24c2fa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x24c3170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24c3380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c2c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c2ce0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x24c2d80_0;
    %assign/vec4 v0x24c2fa0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24c2380;
T_5 ;
    %wait E_0x24c2aa0;
    %load/vec4 v0x24c2fa0_0;
    %store/vec4 v0x24c2d80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c2c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c2ce0_0, 0, 1;
    %load/vec4 v0x24c2fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x24c2e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24c2c20_0, 0, 1;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c2c20_0, 0, 1;
    %load/vec4 v0x24c3080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
T_5.10 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x24c3080_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x24c2e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
T_5.14 ;
T_5.13 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x24c3080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x24c2e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
T_5.18 ;
T_5.17 ;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24c2ce0_0, 0, 1;
    %load/vec4 v0x24c3250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x24c3380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c2ce0_0, 0, 1;
    %jmp T_5.23;
T_5.22 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x24c2d80_0, 0, 3;
T_5.23 ;
T_5.21 ;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24c2ce0_0, 0, 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x24c2380;
T_6 ;
    %wait E_0x24c2a40;
    %load/vec4 v0x24c2e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x24c3170_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x24c3170_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x24c3080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x24c3170_0, 0;
    %load/vec4 v0x24c2fa0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x24c3080_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x24c3170_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x24c2fa0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v0x24c3080_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x24c3170_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x24c2fa0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v0x24c3080_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x24c3170_0, 0;
T_6.8 ;
T_6.6 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x24c2380;
T_7 ;
    %wait E_0x24c2a40;
    %load/vec4 v0x24c2e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24c3380_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x24c2fa0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0x24c3250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x24c3380_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x24c3380_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24c3380_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x248c460;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c4200_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x248c460;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x24c3d10_0;
    %inv;
    %store/vec4 v0x24c3d10_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x248c460;
T_10 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24c1ff0_0, v0x24c4340_0, v0x24c3d10_0, v0x24c40c0_0, v0x24c4400_0, v0x24c45b0_0, v0x24c3e50_0, v0x24c3db0_0, v0x24c4020_0, v0x24c3f80_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x248c460;
T_11 ;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_11.1 ;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_11.3 ;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x248c460;
T_12 ;
    %wait E_0x24842b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24c4160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24c4160_0, 4, 32;
    %load/vec4 v0x24c42a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24c4160_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24c4160_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24c4160_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x24c3e50_0;
    %load/vec4 v0x24c3e50_0;
    %load/vec4 v0x24c3db0_0;
    %xor;
    %load/vec4 v0x24c3e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24c4160_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24c4160_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x24c4020_0;
    %load/vec4 v0x24c4020_0;
    %load/vec4 v0x24c3f80_0;
    %xor;
    %load/vec4 v0x24c4020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24c4160_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x24c4160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24c4160_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/2013_q2bfsm/iter5/response0/top_module.sv";
