Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e5ad7437e23b4503ab3b4fc27511b128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L v_vid_in_axi4s_v4_0_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vid_io_in_reset' [C:/Users/SUXP/Desktop/ov7725/video_in_to_axis/project_1/project_1.srcs/sim_1/new/tb_top.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vid_vblank' [C:/Users/SUXP/Desktop/ov7725/video_in_to_axis/project_1/project_1.srcs/sim_1/new/tb_top.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vid_hblank' [C:/Users/SUXP/Desktop/ov7725/video_in_to_axis/project_1/project_1.srcs/sim_1/new/tb_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vid_hsync' [C:/Users/SUXP/Desktop/ov7725/video_in_to_axis/project_1/project_1.srcs/sim_1/new/tb_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vid_field_id' [C:/Users/SUXP/Desktop/ov7725/video_in_to_axis/project_1/project_1.srcs/sim_1/new/tb_top.v:160]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9_cdc_single
Compiling module v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9_formatter
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9_fifo_async...
Compiling module v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_9.v_vid_in_axi4s_v4_0_9(C_FAMILY="...
Compiling module xil_defaultlib.v_vid_in_axi4s_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
