$date
	Mon Dec 11 22:22:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decifra $end
$var reg 1 ! a $end
$upscope $end
$scope module decifra $end
$var reg 1 " b $end
$upscope $end
$scope module decifra $end
$var wire 1 # out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1#
1"
#3
0#
0"
#5
1#
1"
#6
0#
1!
#7
1#
0"
#8
0#
0!
#9
1#
1"
#11
1#
0"
1!
#12
0#
1"
#13
0"
0!
#14
1#
1!
#15
1"
0!
#16
0#
0"
#17
1#
1"
#20
0#
0"
#21
1#
1"
#22
0#
1!
#23
0"
0!
#25
1#
1"
#27
1#
0"
1!
#28
0#
0!
#29
0#
1"
1!
#30
1#
0"
#31
0#
1"
#32
0"
0!
#33
1#
1"
#35
0#
0"
#37
1#
1"
#38
0#
1!
#39
1#
0"
#40
0#
0!
#41
1#
1"
#43
0#
0"
#44
1#
1"
#45
1#
0"
1!
#46
0#
0!
#47
0#
1"
1!
#48
0"
0!
#49
1#
1"
#51
0#
1!
#52
0"
0!
#53
0#
1"
1!
#55
1#
0"
#56
0#
0!
#57
1#
1"
#59
1#
0"
1!
#60
0#
0!
#61
0#
1"
1!
#62
1#
0"
#63
1"
0!
#64
