INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/HW_2/HW_2.srcs/sources_1/new/JK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/HW_2/HW_2.srcs/sources_1/new/JK-tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/HW_2/HW_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
