<?xml version="1.0" encoding="UTF-8"?>
<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>Bouffalo Lab</vendor>
  <vendorID>bouffalolab</vendorID>
  <name>BL616/BL618</name>
  <version>1.0</version>
  <description>Bouffalo BL616/BL618 chip series</description>
  <licenseText>Copyright (c) 2023 Bouffalo Lab
bl616-pac is licensed under Mulan PSL v2.
You can use this software according to the terms and conditions of the Mulan PSL v2.
You may obtain a copy of Mulan PSL v2 at:
         http://license.coscl.org.cn/MulanPSL2
THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
See the Mulan PSL v2 for more details.</licenseText>
  <addressUnitBits>8</addressUnitBits>
  <width>64</width>
  <size>0x20</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>GLB</name>
      <description>Global configuration register</description>
      <baseAddress>0x20000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>chip_inform</name>
          <description>Chip information register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>chip_rdy</name>
              <description>Chip ready signal</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>glb_id</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>interrupt_state[%s]</name>
          <description>Chip interrupt state register</description>
          <addressOffset>0x50</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>interrupt_mask[%s]</name>
          <description>Chip interrupt mask register</description>
          <addressOffset>0x58</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>interrupt_clear[%s]</name>
          <description>Chip clear interrupt register</description>
          <addressOffset>0x60</addressOffset>
        </register>
        <register>
          <name>clock_config_0</name>
          <description>System clock configuration register 0</description>
          <addressOffset>0x90</addressOffset>
          <fields>
            <field>
              <name>pll</name>
              <description>Enable or disable Phase-Locked Loop</description>
              <lsb>0</lsb>
              <msb>0</msb>
            </field>
            <field>
              <name>fclk</name>
              <description>Enable or disable fast clock</description>
              <lsb>1</lsb>
              <msb>1</msb>
            </field>
            <field>
              <name>hclk</name>
              <description>Enable or disable hibernate clock</description>
              <lsb>2</lsb>
              <msb>2</msb>
            </field>
            <field>
              <name>bclk</name>
              <description>Enable or disable bus clock</description>
              <lsb>3</lsb>
              <msb>3</msb>
            </field>
            <field>
              <name>root_clk_source</name>
              <description>Set source of root clock</description>
              <lsb>6</lsb>
              <msb>7</msb>
            </field>
            <field>
              <name>hclk_divide</name>
              <description>Set divide factor of hibernate clock</description>
              <lsb>8</lsb>
              <msb>15</msb>
            </field>
            <field>
              <name>bclk_divide</name>
              <description>Set divide factor of bus clock</description>
              <lsb>16</lsb>
              <msb>23</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_config_1</name>
          <description>System clock configuration register 1</description>
          <addressOffset>0x94</addressOffset>
          <fields>
            <field>
              <name>reg_bclk_div_act_pulse</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bclk_div_bypass</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sts_bclk_prot_done</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bclk_sw_done_cnt</name>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>fclk_sw_state</name>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bus_config_0</name>
          <description>Bus configuration register 0</description>
          <addressOffset>0xA0</addressOffset>
          <fields>
            <field>
              <name>rg_apb2_pck_force</name>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>rg_apb_pck_force</name>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_config</name>
          <description>General Purpose Analog-to-digital convert configuration</description>
          <addressOffset>0x110</addressOffset>
          <fields>
            <field>
              <name>gpadc_32m_clk_div</name>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>gpadc_32m_clk_sel</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_32m_div_en</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpdac_config_0</name>
          <description>General Purpose Digital-to-analog convert configuration 0</description>
          <addressOffset>0x120</addressOffset>
          <fields>
            <field>
              <name>gpdaca_rstn_ana</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdacb_rstn_ana</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_test_en</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_ref_sel</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_test_sel</name>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>gpdac_ana_clk_sel</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_dat_cha_sel</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_dat_chb_sel</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpdac_config_1</name>
          <description>General Purpose Digital-to-analog convert configuration 1</description>
          <addressOffset>0x124</addressOffset>
          <fields>
            <field>
              <name>gpdac_a_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_ioa_en</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_a_rng</name>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>gpdac_a_outmux</name>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpdac_config_2</name>
          <description>General Purpose Digital-to-analog convert configuration 2</description>
          <addressOffset>0x128</addressOffset>
          <fields>
            <field>
              <name>gpdac_b_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_iob_en</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpdac_b_rng</name>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>gpdac_b_outmux</name>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpdac_config_3</name>
          <description>General Purpose Digital-to-analog convert configuration 3</description>
          <addressOffset>0x12C</addressOffset>
          <fields>
            <field>
              <name>gpdac_b_data</name>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>gpdac_a_data</name>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_config_0</name>
          <description>Direct Memory Access configuration 0</description>
          <addressOffset>0x130</addressOffset>
          <fields>
            <field>
              <name>dma_clk_en</name>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_config_1</name>
          <description>Direct Memory Access configuration 1</description>
          <addressOffset>0x134</addressOffset>
          <fields>
            <field>
              <name>dma2_clk_en</name>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_config_2</name>
          <description>Direct Memory Access configuration 2</description>
          <addressOffset>0x138</addressOffset>
          <fields>
            <field>
              <name>reg_dma_cn_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ir_config_0</name>
          <description>Infrared configuration register 0</description>
          <addressOffset>0x140</addressOffset>
          <fields>
            <field>
              <name>ir_clk_div</name>
              <bitOffset>16</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>ir_clk_en</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ir_config_1</name>
          <description>Infrared configuration register 1</description>
          <addressOffset>0x144</addressOffset>
          <fields>
            <field>
              <name>ir_rx_gpio_sel</name>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>uart_config</name>
          <description>Universal Asynchronous Receiver/Transmitter configuration</description>
          <addressOffset>0x150</addressOffset>
          <fields>
            <field>
              <name>clock_divide</name>
              <description>Peripheral clock divide factor</description>
              <lsb>0</lsb>
              <msb>2</msb>
            </field>
            <field>
              <name>clock_enable</name>
              <description>Peripheral level clock gate enable</description>
              <lsb>4</lsb>
              <msb>4</msb>
            </field>
            <field>
              <name>hibernate_clock_source</name>
              <description>Reads clock source from hibernate registers</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>hibernate_clock_source_2</name>
              <description>Reads clock source from hibernate registers</description>
              <lsb>22</lsb>
              <msb>22</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>uart_signal_0</name>
          <description>Universal Asynchronous Receiver/Transmitter signal configuration 0</description>
          <addressOffset>0x154</addressOffset>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>function_0[%s]</name>
              <description>Select peripheral function for UART signal %s</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <enumeratedValues>
                <name>Function</name>
                <enumeratedValue>
                  <name>uart0_rts</name>
                  <description>UART0 Request-to-Send flow control</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart0_cts</name>
                  <description>UART0 Clear-to-Send flow control</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart0_txd</name>
                  <description>UART0 transmit data</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart0_rxd</name>
                  <description>UART0 receive data</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1_rts</name>
                  <description>UART1 Request-to-Send flow control</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1_cts</name>
                  <description>UART1 Clear-to-Send flow control</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1_txd</name>
                  <description>UART1 transmit data</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1_rxd</name>
                  <description>UART1 receive data</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>uart_signal_1</name>
          <description>Universal Asynchronous Receiver/Transmitter signal configuration 1</description>
          <addressOffset>0x158</addressOffset>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x4</dimIncrement>
              <name>function_1[%s]</name>
              <description>Select peripheral function for UART signal %s (offset by 8)</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <enumeratedValues derivedFrom="uart_signal_0.function_0[%s].Function"/>
            </field>
          </fields>
        </register>
        <register>
          <name>flash_config</name>
          <description>Serial flash configuration</description>
          <addressOffset>0x170</addressOffset>
          <fields>
            <field>
              <name>clock_divide</name>
              <description>Peripheral clock divide factor</description>
              <lsb>8</lsb>
              <msb>10</msb>
            </field>
            <field>
              <name>clock_enable</name>
              <description>Peripheral level clock gate enable</description>
              <lsb>11</lsb>
              <msb>11</msb>
            </field>
            <field>
              <name>clock_source_0</name>
              <description>Peripheral clock source register 0</description>
              <lsb>12</lsb>
              <msb>13</msb>
            </field>
            <field>
              <name>clock_source_1</name>
              <description>Peripheral clock source register 1</description>
              <lsb>14</lsb>
              <msb>15</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>i2c_config</name>
          <description>Inter-Integrated Circuit bus configuration</description>
          <addressOffset>0x180</addressOffset>
          <fields>
            <field>
              <name>clock_divide</name>
              <description>Peripheral clock divide factor</description>
              <lsb>16</lsb>
              <msb>23</msb>
            </field>
            <field>
              <name>clock_enable</name>
              <description>Peripheral level clock gate enable</description>
              <lsb>24</lsb>
              <msb>24</msb>
            </field>
            <field>
              <name>clock_source</name>
              <description>Peripheral clock source register</description>
              <lsb>25</lsb>
              <msb>25</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>i2s_config</name>
          <description>Inter-IC Sound configuration</description>
          <addressOffset>0x190</addressOffset>
          <fields>
            <field>
              <name>reg_i2s_ref_clk_div</name>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>reg_i2s_di_ref_clk_sel</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_i2s_ref_clk_en</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_i2s_do_ref_clk_sel</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_config</name>
          <description>Serial Peripheral Interface configuration</description>
          <addressOffset>0x1B0</addressOffset>
          <fields>
            <field>
              <name>clock_divide</name>
              <description>Peripheral clock divide factor</description>
              <lsb>0</lsb>
              <msb>4</msb>
            </field>
            <field>
              <name>clock_enable</name>
              <description>Peripheral level clock gate enable</description>
              <lsb>8</lsb>
              <msb>8</msb>
            </field>
            <field>
              <name>clock_source</name>
              <description>Peripheral clock source register</description>
              <lsb>9</lsb>
              <msb>9</msb>
            </field>
            <field>
              <name>pin_swap</name>
              <description>Swap Serial Peripheral Interface pin signals</description>
              <lsb>16</lsb>
              <msb>19</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>pwm_config</name>
          <description>Pulse-Width configuration</description>
          <addressOffset>0x1E0</addressOffset>
          <fields>
            <field>
              <name>reg_pdm_io_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dbi_config</name>
          <description>MIPI Display Bus Interface clock configuration</description>
          <addressOffset>0x1F0</addressOffset>
          <fields>
            <field>
              <name>clock_divide</name>
              <description>Peripheral clock divide factor</description>
              <lsb>0</lsb>
              <msb>4</msb>
            </field>
            <field>
              <name>clock_enable</name>
              <description>Peripheral level clock gate enable</description>
              <lsb>8</lsb>
              <msb>8</msb>
            </field>
            <field>
              <name>clock_source</name>
              <description>Peripheral clock source register</description>
              <lsb>9</lsb>
              <msb>9</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>digit_clock_0</name>
          <description>Digital clock configuration 0</description>
          <addressOffset>0x250</addressOffset>
          <fields>
            <field>
              <name>dig_32k_div</name>
              <bitOffset>0</bitOffset>
              <bitWidth>11</bitWidth>
            </field>
            <field>
              <name>dig_32k_en</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dig_32k_comp</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dig_512k_div</name>
              <bitOffset>16</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>dig_512k_en</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dig_512k_comp</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dig_clk_src_sel</name>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>reg_en_platform_wakeup</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>digit_clock_1</name>
          <description>Digital clock configuration 1</description>
          <addressOffset>0x254</addressOffset>
          <fields>
            <field>
              <name>reg_isp_muxpll_80m_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>reg_top_muxpll_80m_sel</name>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>reg_top_muxpll_160m_sel</name>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>digit_clock_2</name>
          <description>Digital clock configuration 2</description>
          <addressOffset>0x258</addressOffset>
          <fields>
            <field>
              <name>chip_clk_out_0_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>chip_clk_out_1_sel</name>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>chip_clk_out_2_sel</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>chip_clk_out_3_sel</name>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>chip_clk_out_0_en</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>chip_clk_out_1_en</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>chip_clk_out_2_en</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>chip_clk_out_3_en</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpio_tmr_clk_sel</name>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>radio_config</name>
          <description>Radio frequency configuration register</description>
          <addressOffset>0x260</addressOffset>
        </register>
        <register>
          <name>debug_config_0</name>
          <description>Debug configuration register 0</description>
          <addressOffset>0x2E0</addressOffset>
          <fields>
            <field>
              <name>reg_dbg_ll_ctrl</name>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
            <field>
              <name>reg_dbg_ll_sel</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>debug_config_1</name>
          <description>Debug configuration register 1</description>
          <addressOffset>0x2E4</addressOffset>
          <fields>
            <field>
              <name>reg_dbg_lh_ctrl</name>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
            <field>
              <name>reg_dbg_lh_sel</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>debug_config_2</name>
          <description>Debug configuration register 2</description>
          <addressOffset>0x2E8</addressOffset>
          <fields>
            <field>
              <name>reg_dbg_hl_ctrl</name>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
            <field>
              <name>reg_dbg_hl_sel</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>debug_config_3</name>
          <description>Debug configuration register 3</description>
          <addressOffset>0x2EC</addressOffset>
          <fields>
            <field>
              <name>reg_dbg_hh_ctrl</name>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
            <field>
              <name>reg_dbg_hh_sel</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>debug_config_4</name>
          <description>Debug configuration register 4</description>
          <addressOffset>0x2F0</addressOffset>
          <fields>
            <field>
              <name>debug_oe</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>debug_i</name>
              <bitOffset>1</bitOffset>
              <bitWidth>31</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>self_test_0</name>
          <description>Machine Built-in Self Test register 0</description>
          <addressOffset>0x300</addressOffset>
          <fields>
            <field>
              <name>ocram_mbist_mode</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wram_mbist_mode</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>reg_wram_ocram_mbist_rst_n</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ocram_mbist_done</name>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wram_mbist_done</name>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ocram_mbist_fail</name>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wram_mbist_fail</name>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>self_test_1</name>
          <description>Machine Built-in Self Test register 1</description>
          <addressOffset>0x304</addressOffset>
          <fields>
            <field>
              <name>top_mbist_mode</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_top_mbist_rst_n</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ef_mbist_done</name>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>usb_mbist_done</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sdh_mbist_done</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sec_mbist_done</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sf_mbist_done</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emac_mbist_done</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ef_mbist_fail</name>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>usb_mbist_fail</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sdh_mbist_fail</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sec_mbist_fail</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sf_mbist_fail</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emac_mbist_fail</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_config_0</name>
          <description>Audio configuration register 0</description>
          <addressOffset>0x340</addressOffset>
          <fields>
            <field>
              <name>reg_audio_adc_clk_div</name>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>reg_audio_adc_clk_en</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_audio_auto_div_en</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_config_1</name>
          <description>Audio configuration register 1</description>
          <addressOffset>0x344</addressOffset>
          <fields>
            <field>
              <name>reg_audio_solo_clk_div</name>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>reg_audio_solo_clk_en</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>emac_config</name>
          <description>Ethernet Media Access Control configuration</description>
          <addressOffset>0x390</addressOffset>
          <fields>
            <field>
              <name>cfg_sel_eth_ref_clk_o</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cfg_inv_eth_ref_clk_o</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cfg_inv_eth_tx_clk</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cfg_inv_eth_rx_clk</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sdh_config</name>
          <description>Secure Digital host configuration</description>
          <addressOffset>0x430</addressOffset>
          <fields>
            <field>
              <name>reg_sdh_clk_div</name>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>reg_sdh_clk_sel</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_sdh_clk_en</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>permit_config</name>
          <description>Permission control peripheral configuration</description>
          <addressOffset>0x490</addressOffset>
          <fields>
            <field>
              <name>tzc_glb_pwron_rst_lock</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_cpu_reset_lock</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_sys_reset_lock</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_cpu2_reset_lock</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_pwr_lock</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_int_lock</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_cpupll_lock</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_misc_lock</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_sram_lock</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_swrst_lock</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_bmx_lock</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_dbg_lock</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_mbist_lock</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tzc_glb_clk_lock</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>psram_config</name>
          <description>Pseudo Static Random-Access Memory configuration</description>
          <addressOffset>0x620</addressOffset>
          <fields>
            <field>
              <name>reg_psramB_clk_en</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_psramB_clk_sel</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_psramB_clk_div</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_0</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 0</description>
          <addressOffset>0x810</addressOffset>
          <fields>
            <field>
              <name>wifipll_sdm_rstb</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_postdiv_rstb</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_fbdv_rstb</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_refdiv_rstb</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_wifipll_clktree</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_wifipll_postdiv</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_wifipll_fbdv</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_wifipll_clamp_op</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_wifipll_pfd</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_wifipll_cp</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_wifipll_sfreg</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_wifipll</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_1</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 1</description>
          <addressOffset>0x814</addressOffset>
          <fields>
            <field>
              <name>wifipll_postdiv</name>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>wifipll_refdiv_ratio</name>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wifipll_refclk_sel</name>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_vg11_sel</name>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_vg13_sel</name>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_2</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 2</description>
          <addressOffset>0x818</addressOffset>
          <fields>
            <field>
              <name>wifipll_sel_cp_bias</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_icp_5u</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_icp_1u</name>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_int_frac_sw</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_cp_startup_en</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_cp_opamp_en</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_3</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 3</description>
          <addressOffset>0x81C</addressOffset>
          <fields>
            <field>
              <name>wifipll_c4_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_r4</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_r4_short</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_c3</name>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_cz</name>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_rz</name>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_4</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 4</description>
          <addressOffset>0x820</addressOffset>
          <fields>
            <field>
              <name>wifipll_sel_sample_clk</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_sel_fb_clk</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_sdmclk_sel</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_5</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 5</description>
          <addressOffset>0x824</addressOffset>
          <fields>
            <field>
              <name>wifipll_vco_speed</name>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>wifipll_vco_div3_en</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_vco_div2_en</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_vco_div1_en</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_6</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 6</description>
          <addressOffset>0x828</addressOffset>
          <fields>
            <field>
              <name>wifipll_sdmin</name>
              <bitOffset>0</bitOffset>
              <bitWidth>26</bitWidth>
            </field>
            <field>
              <name>wifipll_sdm_bypass</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_sdm_bypass_hw</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_sdm_ctrl_hw</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_7</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 7</description>
          <addressOffset>0x82C</addressOffset>
          <fields>
            <field>
              <name>wifipll_sdm_order_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_sdm_noi_prbs_sel</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_sdm_noi_prbs_en</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_sdm_sig_prbs_sel</name>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>wifipll_sdm_sig_dith_sel</name>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_8</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 8</description>
          <addressOffset>0x830</addressOffset>
          <fields>
            <field>
              <name>wifipll_en_rf_div3</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_rf_div6</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_sel_div3_div6</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_sel_div6_div12</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div3</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div4</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div5</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div6</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div8</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div10</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div12</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div20</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_div30</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_rf_div3_hw</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_en_ctrl_hw</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_9</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 9</description>
          <addressOffset>0x834</addressOffset>
          <fields>
            <field>
              <name>wifipll_dc_tp_out_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_wifipll</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_wifipll_sfreg</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_wifipll_fin</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_wifipll_fref</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_wifipll_fsdm</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_wifipll_div30</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_wifipll_div10</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_wifipll_postdiv_clk</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_usbpll_pclk</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_usbpll_clkout</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_sscdiv_pclk</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_sscdiv_clkout</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dtest_pulldown</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_10</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 10</description>
          <addressOffset>0x838</addressOffset>
          <fields>
            <field>
              <name>usbpll_sdmin</name>
              <bitOffset>0</bitOffset>
              <bitWidth>19</bitWidth>
            </field>
            <field>
              <name>usbpll_sdm_bypass</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usbpll_sdm_order_sel</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usbpll_sdm_sig_dith_sel</name>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>usbpll_div2_en</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usbpll_clkout_en</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usbpll_sel_sample_clk</name>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>usbpll_rstb</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_usbpll_mmdiv</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_11</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 11</description>
          <addressOffset>0x83C</addressOffset>
          <fields>
            <field>
              <name>usbpll_ssc_cnt</name>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>usbpll_ssc_start</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usbpll_ssc_start_gate_en</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usbpll_ssc_gain</name>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>usbpll_ssc_en</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_12</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 12</description>
          <addressOffset>0x840</addressOffset>
          <fields>
            <field>
              <name>sscdiv_sdmin</name>
              <bitOffset>0</bitOffset>
              <bitWidth>19</bitWidth>
            </field>
            <field>
              <name>sscdiv_sdm_bypass</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sscdiv_sdm_order_sel</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sscdiv_sdm_sig_dith_sel</name>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>sscdiv_div2_en</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sscdiv_clkout_en</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sscdiv_sel_sample_clk</name>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>sscdiv_rstb</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_sscdiv_mmdiv</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_13</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 13</description>
          <addressOffset>0x844</addressOffset>
          <fields>
            <field>
              <name>sscdiv_ssc_cnt</name>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>sscdiv_ssc_start</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sscdiv_ssc_start_gate_en</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sscdiv_ssc_gain</name>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>sscdiv_ssc_en</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wifi_pll_config_14</name>
          <description>Wireless Fidelity Phase-Locked Loop configuration 14</description>
          <addressOffset>0x848</addressOffset>
          <fields>
            <field>
              <name>wifipll_resv</name>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>sscdiv_dl_ctrl</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usbpll_dl_ctrl</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_30</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_20</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_12</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_10</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_8</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_6_rf</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_6</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_5</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_4</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_3_rf</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wifipll_dl_ctrl_3</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ldo18</name>
          <description>1.8-V Low Dropout Linear Regulator configuration</description>
          <addressOffset>0x884</addressOffset>
          <fields>
            <field>
              <name>pu_ldo18io</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo18io_bypass</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_ldo18io</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo18io_ocp_out</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo18io_bm</name>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo18io_cc</name>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo18io_ocp_th</name>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo18io_ocp_en</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo18io_pulldown</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo18io_pulldown_sel</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo18io_sstart_delay</name>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo18io_sstart_en</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo18io_vout_sel</name>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>ldo18io_vout_trim</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <dim>35</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>gpio_config[%s]</name>
          <description>Generic Purpose Input/Output config</description>
          <addressOffset>0x8C4</addressOffset>
          <fields>
            <field>
              <name>pin_mode</name>
              <description>Pin input/output mode switch</description>
              <lsb>30</lsb>
              <msb>31</msb>
              <enumeratedValues>
                <name>PinMode</name>
                <enumeratedValue>
                  <name>output_value</name>
                  <description>Output by `output_value` field</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>set_clear</name>
                  <description>Output set by `output_set` and `output_clear` fields</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dma_output_value</name>
                  <description>Source from GPIO DMA, output by `output_value`</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dma_set_clear</name>
                  <description>Source from GPIO DMA, set by `output_set` and `output_clear`</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>input_value</name>
              <description>Input value</description>
              <lsb>28</lsb>
              <msb>28</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>output_clear</name>
              <description>Clear output value to 0\n\n
When sets and clears at the same, only set will take effect.</description>
              <lsb>26</lsb>
              <msb>26</msb>
              <access>write-only</access>
            </field>
            <field>
              <name>output_set</name>
              <description>Set output value to 1\n\n
When sets and clears at the same, only set will take effect.</description>
              <lsb>25</lsb>
              <msb>25</msb>
              <access>write-only</access>
            </field>
            <field>
              <name>output_value</name>
              <description>Output value</description>
              <lsb>24</lsb>
              <msb>24</msb>
            </field>
            <field>
              <name>interrupt_mask</name>
              <description>Pin interrupt mask</description>
              <lsb>22</lsb>
              <msb>22</msb>
            </field>
            <field>
              <name>interrupt_state</name>
              <description>Pin interrupt state</description>
              <lsb>21</lsb>
              <msb>21</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>interrupt_clear</name>
              <description>Clear pin interrupt flag</description>
              <lsb>20</lsb>
              <msb>20</msb>
            </field>
            <field>
              <name>interrupt_mode</name>
              <description>Select pin interrupt mode</description>
              <lsb>16</lsb>
              <msb>19</msb>
              <enumeratedValues>
                <name>InterruptMode</name>
                <enumeratedValue>
                  <name>sync_falling_edge</name>
                  <description>Synchronous interrupt in falling edge</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sync_rising_edge</name>
                  <description>Synchronous interrupt in rising edge</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sync_low_level</name>
                  <description>Synchronous interrupt in low level</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sync_high_level</name>
                  <description>Synchronous interrupt in high level</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sync_both_edges</name>
                  <description>Synchronous interrupt in both rising and falling edges</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>async_falling_edge</name>
                  <description>Asynchronous interrupt in falling edge</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>async_rising_edge</name>
                  <description>Asynchronous interrupt in rising edge</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>async_low_level</name>
                  <description>Asynchronous interrupt in low level</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>async_high_level</name>
                  <description>Asynchronous interrupt in high level</description>
                  <value>11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>alternate</name>
              <description>Pin alternate function switch</description>
              <lsb>8</lsb>
              <msb>12</msb>
              <enumeratedValues>
                <name>Alternate</name>
                <enumeratedValue>
                  <name>sdh</name>
                  <description>Secure Digital host</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>spi0</name>
                  <description>Serial Peripheral Interface 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>flash</name>
                  <description>Flash control</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2s0</name>
                  <description>Inter-IC Sound 0</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pdm</name>
                  <description>Pulse Density Modulation</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2c0</name>
                  <description>Inter-Integrated Circuit bus 0</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2c1</name>
                  <description>Inter-Integrated Circuit bus 1</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart0</name>
                  <description>Universal Asynchronous Receiver/Transmitter 0</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>emac</name>
                  <description>Ethernet Media Access Control</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>cam</name>
                  <description>??</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>analog</name>
                  <description>??</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio</name>
                  <description>Generic Purpose Input/Output</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sdio</name>
                  <description>??</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm0</name>
                  <description>Pulse-Width Modulation module 0</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>jtag</name>
                  <description>??</description>
                  <value>17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>uart1</name>
                  <description>Universal Asynchronous Receiver/Transmitter 1</description>
                  <value>18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pwm1</name>
                  <description>Pulse-Width Modulation 1</description>
                  <value>19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>spi1</name>
                  <description>Serial Peripheral Interface 1</description>
                  <value>20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>i2s1</name>
                  <description>Inter-IC Sound 1</description>
                  <value>21</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbi_b</name>
                  <description>??</description>
                  <value>22</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbi_c</name>
                  <description>??</description>
                  <value>23</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>qspi</name>
                  <description>??</description>
                  <value>24</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>apwm</name>
                  <description>Audio Pulse-Width Modulation</description>
                  <value>25</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clock_out</name>
                  <description>Clock output</description>
                  <value>31</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>output_function</name>
              <description>Enable output signal</description>
              <lsb>6</lsb>
              <msb>6</msb>
            </field>
            <field>
              <name>pull_down</name>
              <description>Enable internal pull-down</description>
              <lsb>5</lsb>
              <msb>5</msb>
            </field>
            <field>
              <name>pull_up</name>
              <description>Enable internal pull-up</description>
              <lsb>4</lsb>
              <msb>4</msb>
            </field>
            <field>
              <name>drive</name>
              <description>Drive strength</description>
              <lsb>2</lsb>
              <msb>3</msb>
            </field>
            <field>
              <name>schmitt</name>
              <description>Enable schmitt trigger</description>
              <lsb>1</lsb>
              <msb>1</msb>
            </field>
            <field>
              <name>input_function</name>
              <description>Enable input signal</description>
              <lsb>0</lsb>
              <msb>0</msb>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>gpio_input[%s]</name>
          <description>Read value from Generic Purpose Input/Output pins</description>
          <addressOffset>0xAC4</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>gpio_output[%s]</name>
          <description>Write value to Generic Purpose Input/Output pins</description>
          <addressOffset>0xAE4</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>gpio_set[%s]</name>
          <description>Set pin output value to high</description>
          <addressOffset>0xAEC</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>gpio_clear[%s]</name>
          <description>Set pin output value to low</description>
          <addressOffset>0xAF4</addressOffset>
        </register>
        <register>
          <name>core_cfg16</name>
          <description>core_cfg16.</description>
          <addressOffset>0x50</addressOffset>
          <fields>
            <field>
              <name>np_int_sta0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>core_cfg17</name>
          <description>core_cfg17.</description>
          <addressOffset>0x54</addressOffset>
          <fields>
            <field>
              <name>np_int_sta1</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>core_cfg18</name>
          <description>core_cfg18.</description>
          <addressOffset>0x58</addressOffset>
          <fields>
            <field>
              <name>np_int_mask0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>core_cfg19</name>
          <description>core_cfg19.</description>
          <addressOffset>0x5C</addressOffset>
          <fields>
            <field>
              <name>np_int_mask1</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>core_cfg20</name>
          <description>core_cfg20.</description>
          <addressOffset>0x60</addressOffset>
          <fields>
            <field>
              <name>np_int_clr0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>core_cfg21</name>
          <description>core_cfg21.</description>
          <addressOffset>0x64</addressOffset>
          <fields>
            <field>
              <name>np_int_clr1</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pio_cfg0</name>
          <description>pio_cfg0.</description>
          <addressOffset>0x1C0</addressOffset>
          <fields>
            <field>
              <name>pio_clk_div</name>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>pio_clk_en</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pio_clk_sel</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pwm_cfg0</name>
          <description>pwm_cfg0.</description>
          <addressOffset>0x1D0</addressOffset>
          <fields>
            <field>
              <name>reg_pwm1_io_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bmx_cfg0</name>
          <description>bmx_cfg0.</description>
          <addressOffset>0x320</addressOffset>
          <fields>
            <field>
              <name>reg_bmx_timeout_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>reg_bmx_arb_mode</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_timeout_clr</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sts_bmx_timeout_sts</name>
              <bitOffset>11</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>pds_apb_cfg</name>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>hbn_apb_cfg</name>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bmx_cfg1</name>
          <description>bmx_cfg1.</description>
          <addressOffset>0x324</addressOffset>
          <fields>
            <field>
              <name>reg_bmx_berr_int_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_mcu_berr_int_en</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_cpu</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_sdu</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_sec0</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_sec1</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_sec2</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_dma</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_cci</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_pldma</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_blem</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_emacA</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_qos_sdhm</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bmx_dbg_sel</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bmx_cfg2</name>
          <description>bmx_cfg2.</description>
          <addressOffset>0x328</addressOffset>
          <fields>
            <field>
              <name>reg_bmx_berr_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>reg_mcu_berr_en</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bmx_cfg3</name>
          <description>bmx_cfg3.</description>
          <addressOffset>0x32C</addressOffset>
          <fields>
            <field>
              <name>reg_bmx_berr_clr</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bmx_berr_last</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_mcu_berr_clr</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_mcu_berr_last</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sts_bmx_berr</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sts_mcu_berr</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sts_bmx_berr_write</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sts_mcu_berr_write</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bmx_cfg4</name>
          <description>bmx_cfg4.</description>
          <addressOffset>0x330</addressOffset>
          <fields>
            <field>
              <name>sts_bmx_berr_src</name>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>sts_mcu_berr_src</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sts_mcu_berr_id</name>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bmx_cfg5</name>
          <description>bmx_cfg5.</description>
          <addressOffset>0x334</addressOffset>
          <fields>
            <field>
              <name>sts_bmx_berr_addr</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bmx_cfg6</name>
          <description>bmx_cfg6.</description>
          <addressOffset>0x338</addressOffset>
          <fields>
            <field>
              <name>sts_mcu_berr_addr</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cam_cfg0</name>
          <description>cam_cfg0.</description>
          <addressOffset>0x420</addressOffset>
          <fields>
            <field>
              <name>reg_cam_ref_clk_en</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_cam_ref_clk_src_sel</name>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>reg_cam_ref_clk_div</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sdio_cfg0</name>
          <description>sdio_cfg0.</description>
          <addressOffset>0x440</addressOffset>
          <fields>
            <field>
              <name>reg_sdio_int_sys_dis</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_sd_rst_sd_dis</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_sdu_rst_sd_dis</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_sys_rst_sd_en</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sdu_cmdRcvd</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sdu_clk_switch_ok</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sd_pwup</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sdu_dbg</name>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>glb_parm_cfg0</name>
          <description>glb_parm_cfg0.</description>
          <addressOffset>0x510</addressOffset>
          <fields>
            <field>
              <name>uart_swap_set</name>
              <bitOffset>2</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>swap_sflash_io_3_io_0</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_embedded_sflash</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swap_sflash_io_2_cs</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swap_sflash2_io_3_io_0</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_spi_0_master_mode</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_spi_0_swap</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ant_switch_sel</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>p3_cci_use_io_10_13</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>audio_test_mode</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_rf_audio_test</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>debug_cfg1</name>
          <description>debug_cfg1.</description>
          <addressOffset>0x524</addressOffset>
          <fields>
            <field>
              <name>debug_ndreset_gate</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reset_sts0</name>
          <description>reset_sts0.</description>
          <addressOffset>0x530</addressOffset>
          <fields>
            <field>
              <name>top_reset_recorder</name>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>clr_top_reset_recorder</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s00</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s01</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s20</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s30</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s31</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s32</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s33</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_emi_misc</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_psram0_ctrl</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_psram1_ctrl</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_usb</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_mix2</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_audio</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_sdh</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_emac</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_dma2</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_d2xA</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_d2xB</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_jenc</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1_ext_pio</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>swrst_s1</name>
          <description>swrst_s1.</description>
          <addressOffset>0x544</addressOffset>
          <fields>
            <field>
              <name>swrst_s10</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s11</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s12</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s13</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s14</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s15</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s16</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s17</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s18</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s19</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1b</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1c</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1d</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1e</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1f</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a0</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a1</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a2</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a3</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a4</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a5</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a6</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a7</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a8</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1a9</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1aa</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1ab</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1ac</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1ad</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1ae</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>swrst_s1af</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>swrst_cfg2</name>
          <description>swrst_cfg2.</description>
          <addressOffset>0x548</addressOffset>
          <fields>
            <field>
              <name>reg_ctrl_pwron_rst</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_ctrl_cpu_reset</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_ctrl_sys_reset</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_ctrl_pico_reset</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_ctrl_cpu2_reset</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_ctrl_chip_reset</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pka_clk_sel</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_ctrl_reset_dummy</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>disrst_s12</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s14</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s18</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1b</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a0</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a1</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a2</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a3</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a4</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a5</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a6</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a7</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a8</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1a9</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>disrst_s1aa</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgen_m</name>
          <description>cgen_m.</description>
          <addressOffset>0x580</addressOffset>
          <fields>
            <field>
              <name>cgen_m_cpu</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_m_sdu</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_m_sec</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_m_dma</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_m_cci</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_rsvd0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_gpip</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_sec_dbg</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_sec_eng</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_tz</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_rsvd6</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ef_ctrl</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_rsvd8</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_rsvd9</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_rsvd10</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_sf_ctrl</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_dma</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_rsvd13</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_rsvd14</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_rsvd15</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_uart0</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_uart1</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_spi</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_i2c</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_pwm</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_timer</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_ir</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_cks</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_dbi</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_i2c1</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_uart2</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_rsvd11</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_rsvd12</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_rsvd13</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_rsvd14</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1a_rsvd15</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s2_wifi</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s3_bt_ble2</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s3_m1542</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_emi_misc</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_psram0_ctrl</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_psram_ctrl</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_usb</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_mix2</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_audio</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_sdh</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_emac</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_dma2</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_pio</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_rsvd10</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_s1_ext_rsvd11</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgen_cfg3</name>
          <description>cgen_cfg3.</description>
          <addressOffset>0x58C</addressOffset>
          <fields>
            <field>
              <name>cgen_isp_wifipll_80m</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_isp_aupll_div5</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_isp_aupll_div6</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_top_aupll_div5</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_top_aupll_div6</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_psramB_wifipll_320m</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_psramB_aupll_div1</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_top_wifipll_240m</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_top_wifipll_320m</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_top_aupll_div2</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cgen_top_aupll_div1</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_rsv0</name>
          <description>hw_rsv0.</description>
          <addressOffset>0x5C0</addressOffset>
          <fields>
            <field>
              <name>rsvd_31_0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_rsv1</name>
          <description>hw_rsv1.</description>
          <addressOffset>0x5C4</addressOffset>
          <fields>
            <field>
              <name>rsvd_31_0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_rsv2</name>
          <description>hw_rsv2.</description>
          <addressOffset>0x5C8</addressOffset>
          <fields>
            <field>
              <name>rsvd_31_0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_rsv3</name>
          <description>hw_rsv3.</description>
          <addressOffset>0x5CC</addressOffset>
          <fields>
            <field>
              <name>rsvd_31_0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_sram_ret</name>
          <description>reg_sram_ret.</description>
          <addressOffset>0x600</addressOffset>
          <fields>
            <field>
              <name>cr_mcu_cache_ret</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>cr_mcu_hsram_ret</name>
              <bitOffset>2</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_wb_ram_ret</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_misc_ram_ret</name>
              <bitOffset>9</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_sram_slp</name>
          <description>reg_sram_slp.</description>
          <addressOffset>0x604</addressOffset>
          <fields>
            <field>
              <name>cr_mcu_cache_slp</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>cr_mcu_hsram_slp</name>
              <bitOffset>2</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_mcu_rom_slp</name>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>cr_wb_ram_slp</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_misc_ram_slp</name>
              <bitOffset>9</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_sram_parm</name>
          <description>reg_sram_parm.</description>
          <addressOffset>0x608</addressOffset>
          <fields>
            <field>
              <name>cr_mcu_cache_dvse</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_mcu_hsram_dvse</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_mcu_rom_dvse</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_wb_ram_dvse</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_misc_ram_dvse</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_ocram_dvse</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_wram_dvse</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_mcu_cache_nap</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_mcu_hsram_nap</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_wb_ram_nap</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_misc_ram_nap</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_ocram_nap</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_wram_nap</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sram_cfg3</name>
          <description>sram_cfg3.</description>
          <addressOffset>0x60C</addressOffset>
          <fields>
            <field>
              <name>em_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_sram_parm2</name>
          <description>reg_sram_parm2.</description>
          <addressOffset>0x610</addressOffset>
          <fields>
            <field>
              <name>cr_mcu_cache_dvs</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_mcu_hsram_dvs</name>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_mcu_rom_dvs</name>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_wb_ram_dvs</name>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_misc_ram_dvs</name>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_ocram_dvs</name>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_wram_dvs</name>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>proc_mon</name>
          <description>proc_mon.</description>
          <addressOffset>0x6F0</addressOffset>
          <fields>
            <field>
              <name>pu_proc_mon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>osc_en_rvt</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>osc_en_lvt</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>osc_sel</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rstn_ringcount</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rstn_refcount</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>refcount_div_onehot</name>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>ring_freq</name>
              <bitOffset>12</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>ring_freq_rdy</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIP</name>
      <description>Generic DAC and ADC interface control</description>
      <baseAddress>0x20002000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>gpadc_config</name>
          <description>Generic Analog-to-Digital Converter register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>gpadc_dma_read</name>
          <description>DMA data output of Generic Analog-to-Digital Converter</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>gpdac_config</name>
          <description>Generic Digital-to-Analog Converter register</description>
          <addressOffset>0x40</addressOffset>
        </register>
        <register>
          <name>gpdac_dma_config</name>
          <description>Digital-to-Analog Converter DMA configuration</description>
          <addressOffset>0x44</addressOffset>
        </register>
        <register>
          <name>gpdac_dma_write</name>
          <description>DMA data input of Generic Digital-to-Analog Converter</description>
          <addressOffset>0x48</addressOffset>
        </register>
        <register>
          <name>gpdac_fifo_state</name>
          <description>Transmit FIFO state of Generic Digital-to-Analog Converter</description>
          <addressOffset>0x4C</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>AGC</name>
      <description>Automatic Gain Control</description>
      <baseAddress>0x20002C00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SEC</name>
      <description>Digest, Encryption and Signing accelerator</description>
      <baseAddress>0x20004000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PERMIT</name>
      <description>Peripheral and memory access permission</description>
      <baseAddress>0x20005000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <dim>2</dim>
      <dimIncrement>0x100</dimIncrement>
      <name>UART[%s]</name>
      <description>Universal Asynchronous Receiver Transmitter</description>
      <baseAddress>0x2000A000</baseAddress>
      <access>read-write</access>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>transmit_config</name>
          <description>Transmit configuration register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x00008F00</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>transfer_length</name>
              <description>Length of words per UART transmit transfer\n\n
This field is ignored when `freerun` mode is enabled.</description>
              <lsb>16</lsb>
              <msb>31</msb>
            </field>
            <field>
              <name>break_bits</name>
              <description>Number of break bits for LIN protocol</description>
              <lsb>13</lsb>
              <msb>15</msb>
            </field>
            <field>
              <name>stop_bits</name>
              <description>Number of stop bits</description>
              <lsb>11</lsb>
              <msb>12</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>zero_p_five</name>
                  <description>0.5 stop bits</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>one</name>
                  <description>1 stop bit</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>one_p_five</name>
                  <description>1.5 stop bits</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two</name>
                  <description>2 stop bits</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>word_length</name>
              <description>Bit count for each transmit data word</description>
              <lsb>8</lsb>
              <msb>10</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>five</name>
                  <description>Each word includes 5 bits</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>six</name>
                  <description>Each word includes 6 bits</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>seven</name>
                  <description>Each word includes 7 bits</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eight</name>
                  <description>Each word includes 8 bits</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ir_inverse</name>
              <description>Inverse transmit signal output in IR mode</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>inverse</name>
                  <description>Inverse transmit input in IR mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_inverse</name>
                  <description>Don't inverse transmit input in IR mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ir_transmit</name>
              <description>Enable IR transmit mode</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable IR transmit mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable IR transmit mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>parity_mode</name>
              <description>Select transmit parity mode if enabled</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>odd</name>
                  <description>Odd parity if `parity_enable` is set</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>even</name>
                  <description>Even parity if `parity_enable` is set</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>parity_enable</name>
              <description>Enable transmit parity check</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable transmit parity check</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable transmit parity check</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lin_transmit</name>
              <description>Local Interconnect Network protocol enable</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable Local Interconnect Network protocol</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable Local Interconnect Network protocol</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>freerun</name>
              <description>Enable freerun mode</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable freerun mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable freerun mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cts</name>
              <description>Enable Clear-to-Send flow control signal</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable Clear-to-Send flow control signal</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable Clear-to-Send flow control signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>function</name>
              <description>Enable transmit function</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable UART receive function signal</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable UART receive function signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>receive_config</name>
          <description>Receive configuration register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x00000700</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>transfer_length</name>
              <description>Length of words per UART receive transfer</description>
              <lsb>16</lsb>
              <msb>31</msb>
            </field>
            <field>
              <name>deglitch_cycle</name>
              <description>De-glitch function cycle count</description>
              <lsb>12</lsb>
              <msb>15</msb>
            </field>
            <field>
              <name>deglitch_enable</name>
              <description>Enable receive de-glitch function</description>
              <lsb>11</lsb>
              <msb>11</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable de-glitch function upon receive</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable de-glitch function upon receive</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>word_length</name>
              <description>Bit count for each receive data word</description>
              <lsb>8</lsb>
              <msb>10</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>five</name>
                  <description>Each word includes 5 bits</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>six</name>
                  <description>Each word includes 6 bits</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>seven</name>
                  <description>Each word includes 7 bits</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eight</name>
                  <description>Each word includes 8 bits</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ir_inverse</name>
              <description>Inverse receive signal output in IR mode</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>inverse</name>
                  <description>Inverse receive input in IR mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_inverse</name>
                  <description>Don't inverse receive input in IR mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ir_receive</name>
              <description>Enable IR receive mode</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable IR receive mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable IR receive mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>parity_mode</name>
              <description>Select receive parity mode if enabled</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>odd</name>
                  <description>Odd parity if `parity_enable` is set</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>even</name>
                  <description>Even parity if `parity_enable` is set</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>parity_enable</name>
              <description>Enable receive parity check</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable receive parity check</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable receive parity check</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lin_receive</name>
              <description>Local Interconnect Network protocol enable</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable Local Interconnect Network protocol</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable Local Interconnect Network protocol</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>auto_baudrate</name>
              <description>Enable receive auto baudrate detection</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable auto baudrate upon receive</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable auto baudrate upon receive</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>function</name>
              <description>Enable receive function</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable UART receive function signal</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable UART receive function signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>bit_period</name>
          <description>Bit period control register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x00FF00FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>receive</name>
              <description>Period of each receive bit\n\n
Add 1 to this value and divide by clock to get receive baudrate.</description>
              <lsb>16</lsb>
              <msb>31</msb>
            </field>
            <field>
              <name>transmit</name>
              <description>Period of each transmit bit\n\n
Add 1 to this value and divide by clock to get transmit baudrate.</description>
              <lsb>0</lsb>
              <msb>15</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>data_config</name>
          <description>Data configuration register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>bit_order</name>
              <description>Enable bit inverse in each data word</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues>
                <enumeratedValue>
                  <name>inverse</name>
                  <description>Each byte is sent out MSB-first</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_inverse</name>
                  <description>Each byte is sent out LSB-first</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>transmit_position</name>
          <description>IR-mode transmit position control</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x009F0070</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>stop</name>
              <description>Stop position of transmit IR pulse</description>
              <lsb>16</lsb>
              <msb>31</msb>
            </field>
            <field>
              <name>start</name>
              <description>Start position of transmit IR pulse</description>
              <lsb>0</lsb>
              <msb>15</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>receive_position</name>
          <description>IR-mode receive position control</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0000006F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>start</name>
              <description>Start position of received pulse recovered from IR signal</description>
              <lsb>0</lsb>
              <msb>15</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>receive_timeout</name>
          <description>Receive Time-Out interrupt control</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Timeout interrupt triggering value by bits received</description>
              <lsb>0</lsb>
              <msb>7</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>signal_override</name>
          <description>Manual override of flow control signal</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>rts_value</name>
              <description>Value to override Request-to-Send signal if override is enabled</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <enumeratedValues>
                <name>SignalAssert</name>
                <enumeratedValue>
                  <name>high</name>
                  <description>Assert this signal</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>low</name>
                  <description>Deassert this signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rts_signal</name>
              <description>Enable manual override of Request-to-Send flow control signal</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <enumeratedValues>
                <name>OverrideEnable</name>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable manual override of this signal</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable manual override of this signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_value</name>
              <description>Value to override transmit signal if override is enabled</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues derivedFrom="rts_value.SignalAssert"/>
            </field>
            <field>
              <name>transmit_signal</name>
              <description>Enable manual override of transmit signal</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="rts_signal.OverrideEnable"/>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt_state</name>
          <description>Interrupt state register</description>
          <addressOffset>0x20</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000004</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>auto_baudrate_five_five</name>
              <description>Receive auto baudrate detection finished using 0x55 occurred</description>
              <lsb>11</lsb>
              <msb>11</msb>
              <enumeratedValues>
                <name>InterruptState</name>
                <enumeratedValue>
                  <name>has_interrupt</name>
                  <description>Has interrupt</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>No interrupt occurred</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>auto_baudrate_start_bit</name>
              <description>Receive auto baudrate detection finished using start bit occurred</description>
              <lsb>10</lsb>
              <msb>10</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_byte_count</name>
              <description>Receive byte count reached occurred</description>
              <lsb>9</lsb>
              <msb>9</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_sync_error</name>
              <description>Receive LIN mode synchronization field error occurred</description>
              <lsb>8</lsb>
              <msb>8</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_fifo_error</name>
              <description>Receive FIFO overflow or underflow occurred</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>transmit_fifo_error</name>
              <description>Transmit FIFO overflow or underflow occurred</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_parity</name>
              <description>Receive parity check failure occurred</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_timeout</name>
              <description>Receive timed-out interrupt occurred</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_fifo_ready</name>
              <description>Receive FIFO ready signal raised</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>transmit_fifo_ready</name>
              <description>Transmit FIFO ready signal raised</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_transfer</name>
              <description>Receive transfer finish signal raised</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>transmit_transfer</name>
              <description>Transmit transfer finish signal raised</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt_mask</name>
          <description>Interrupt mask register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x00000FFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>auto_baudrate_five_five</name>
              <description>Receive auto baudrate detection finished using 0x55 occurred</description>
              <lsb>11</lsb>
              <msb>11</msb>
              <enumeratedValues>
                <name>InterruptMask</name>
                <enumeratedValue>
                  <name>mask</name>
                  <description>Mask interrupt</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>unmask</name>
                  <description>Unmask interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>auto_baudrate_start_bit</name>
              <description>Receive auto baudrate detection finished using start bit interrupt mask</description>
              <lsb>10</lsb>
              <msb>10</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_byte_count</name>
              <description>Receive byte count reached interrupt mask</description>
              <lsb>9</lsb>
              <msb>9</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_sync_error</name>
              <description>Receive LIN mode synchronization field error interrupt mask</description>
              <lsb>8</lsb>
              <msb>8</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_fifo_error</name>
              <description>Receive FIFO overflow or underflow interrupt mask</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>transmit_fifo_error</name>
              <description>Transmit FIFO overflow or underflow interrupt mask</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_parity</name>
              <description>Receive parity check failure interrupt mask</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_timeout</name>
              <description>Receive timed-out interrupt mask</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_fifo_ready</name>
              <description>Receive FIFO ready signal interrupt mask</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>transmit_fifo_ready</name>
              <description>Transmit FIFO ready signal interrupt mask</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_transfer</name>
              <description>Receive transfer finish signal interrupt mask</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>transmit_transfer</name>
              <description>Transmit transfer finish signal interrupt mask</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt_clear</name>
          <description>Clear interrupt register</description>
          <addressOffset>0x28</addressOffset>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>auto_baudrate_five_five</name>
              <description>Write 1 to clear receive auto baudrate detection finished using 0x55</description>
              <lsb>11</lsb>
              <msb>11</msb>
              <enumeratedValues>
                <name>InterruptClear</name>
                <enumeratedValue>
                  <name>clear</name>
                  <description>Write 1 to clear interrupt state</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>auto_baudrate_start_bit</name>
              <description>Write 1 to clear receive auto baudrate detection finished using start bit</description>
              <lsb>10</lsb>
              <msb>10</msb>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
            <field>
              <name>receive_byte_count</name>
              <description>Write 1 to clear receive byte count reached</description>
              <lsb>9</lsb>
              <msb>9</msb>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
            <field>
              <name>receive_sync_error</name>
              <description>Write 1 to clear receive LIN mode synchronization field error</description>
              <lsb>8</lsb>
              <msb>8</msb>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
            <field>
              <name>receive_parity</name>
              <description>Write 1 to clear receive parity check failure</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
            <field>
              <name>receive_timeout</name>
              <description>Write 1 to clear receive timed-out</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
            <field>
              <name>receive_transfer</name>
              <description>Write 1 to clear receive transfer finish signal</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
            <field>
              <name>transmit_transfer</name>
              <description>Write 1 to clear transmit transfer finish signal</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt_enable</name>
          <description>Interrupt enable register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>auto_baudrate_five_five</name>
              <description>Receive auto baudrate detection finished using 0x55 interrupt enable</description>
              <lsb>11</lsb>
              <msb>11</msb>
              <enumeratedValues>
                <name>InterruptEnable</name>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable interrupt</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>auto_baudrate_start_bit</name>
              <description>Receive auto baudrate detection finished using start bit interrupt enable</description>
              <lsb>10</lsb>
              <msb>10</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>receive_byte_count</name>
              <description>Receive byte count reached interrupt enable</description>
              <lsb>9</lsb>
              <msb>9</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>receive_sync_error</name>
              <description>Receive LIN mode synchronization field error interrupt enable</description>
              <lsb>8</lsb>
              <msb>8</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>receive_fifo_error</name>
              <description>Receive FIFO overflow or underflow interrupt enable</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>transmit_fifo_error</name>
              <description>Transmit FIFO overflow or underflow interrupt enable</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>receive_parity</name>
              <description>Receive parity check failure interrupt enable</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>receive_timeout</name>
              <description>Receive timed-out interrupt enable</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>receive_fifo_ready</name>
              <description>Receive FIFO ready signal interrupt enable</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>transmit_fifo_ready</name>
              <description>Transmit FIFO ready signal interrupt enable</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>receive_transfer</name>
              <description>Receive transfer signal interrupt enable</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>transmit_transfer</name>
              <description>Transmit transfer signal interrupt enable</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
          </fields>
        </register>
        <register>
          <name>bus_state</name>
          <description>Bus state register</description>
          <addressOffset>0x30</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>receive_busy</name>
              <description>Indicates that UART receive bus is busy</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues>
                <name>BusBusy</name>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Bus is busy</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>idle</name>
                  <description>Bus is not busy</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_busy</name>
              <description>Indicates that UART transmit bus is busy</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="BusBusy"/>
            </field>
          </fields>
        </register>
        <register>
          <name>auto_baudrate</name>
          <description>Auto baudrate detection register</description>
          <addressOffset>0x34</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>by_five_five</name>
              <description>Bit period of auto baudrate detection using codeword 0x55</description>
              <lsb>16</lsb>
              <msb>31</msb>
            </field>
            <field>
              <name>by_start_bit</name>
              <description>Bit period of auto baudrate detection using start bit</description>
              <lsb>0</lsb>
              <msb>15</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>pulse_tolerance</name>
          <description>Pulse width tolerance for auto baudrate</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>by_five_five</name>
              <description>Pulse width tolerance of auto baudrate detection using codeword 0x55</description>
              <lsb>0</lsb>
              <msb>7</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>rs485_transmit</name>
          <description>RS-485 mode transmit configuration</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x00000002</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>polarity</name>
              <description>RS-485 pin polarity of Driver Enable (DE) pin</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues>
                <name>Polarity</name>
                <enumeratedValue>
                  <name>active_high</name>
                  <description>Driver Enable (DE) pin is active high</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_low</name>
                  <description>Driver Enable (DE) pin is active low</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>function</name>
              <description>RS-485 transceiver mode enable</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable RS-485 transceiver mode\n\n
The peripheral is connected to RS-485 transceiver, and RTS signal output becomes Driver Enable (DE) signal.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable RS-485 transceiver mode\n\n
The peripheral operates as normal UART.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_config_0</name>
          <description>FIFO configuration register 0</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>receive_underflow</name>
              <description>Receive FIFO underflow flag\n\n
Can be cleared using `receive_clear`.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
              <enumeratedValues>
                <name>HasUnderflow</name>
                <enumeratedValue>
                  <name>not_underflow</name>
                  <description>No FIFO buffer underflow</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underflow</name>
                  <description>Has FIFO buffer underflow</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>receive_overflow</name>
              <description>Receive FIFO overflow flag\n\n
Can be cleared using `receive_clear`.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-only</access>
              <enumeratedValues>
                <name>HasOverflow</name>
                <enumeratedValue>
                  <name>not_overflow</name>
                  <description>No FIFO buffer overflow</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflow</name>
                  <description>Has FIFO buffer overflow</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_underflow</name>
              <description>Transmit FIFO underflow flag\n\n
Can be cleared using `transmit_clear`.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="HasUnderflow"/>
            </field>
            <field>
              <name>transmit_overflow</name>
              <description>Transmit FIFO overflow flag\n\n
Can be cleared using `transmit_clear`.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="HasOverflow"/>
            </field>
            <field>
              <name>receive_clear</name>
              <description>Clears receive FIFO overflow and underflow flags</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>write-only</access>
              <enumeratedValues>
                <name>FlagClear</name>
                <enumeratedValue>
                  <name>clear</name>
                  <description>Write 1 to clear fifo flags</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_clear</name>
              <description>Clears transmit FIFO overflow and underflow flags</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>write-only</access>
              <enumeratedValues derivedFrom="FlagClear"/>
            </field>
            <field>
              <name>receive_dma</name>
              <description>Enable signal of receive DMA interface</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues>
                <name>DmaEnable</name>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable DMA interface</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable DMA interface</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_dma</name>
              <description>Enable signal of transmit DMA interface</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="DmaEnable"/>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_config_1</name>
          <description>FIFO configuration register 1</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x00000020</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>receive_threshold</name>
              <description>Receive FIFO threshold\n\n
DMA request will not be asserted if `receive_available` is less than this value</description>
              <lsb>24</lsb>
              <msb>28</msb>
            </field>
            <field>
              <name>transmit_threshold</name>
              <description>Transmit FIFO threshold\n\n
DMA request will not be asserted if `transmit_available` is less than this value</description>
              <lsb>16</lsb>
              <msb>20</msb>
            </field>
            <field>
              <name>receive_count</name>
              <description>Count of available data in receive FIFO</description>
              <lsb>8</lsb>
              <msb>13</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>transmit_count</name>
              <description>Count of available data in transmit FIFO</description>
              <lsb>0</lsb>
              <msb>5</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>data_write</name>
          <description>FIFO write data register</description>
          <addressOffset>0x88</addressOffset>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Write data to FIFO</description>
              <lsb>0</lsb>
              <msb>7</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>data_read</name>
          <description>FIFO read data register</description>
          <addressOffset>0x8C</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Read data from FIFO</description>
              <lsb>0</lsb>
              <msb>7</msb>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <dim>1</dim>
      <dimIncrement>0x100</dimIncrement>
      <name>SPI[%s]</name>
      <description>Serial Peripheral Interface</description>
      <baseAddress>0x2000A200</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>config</name>
          <description>Function configuration register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>interrupt_state</name>
          <description>Interrupt enables, masks and states</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>bus_busy</name>
          <description>Bus busy state indicator</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>period_control</name>
          <description>Duration of control signals</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>period_interval</name>
          <description>Interval bitween frames</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>ignore_index</name>
          <description>Receive ignore index configuration</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <name>timeout</name>
          <description>Slave mode transmit timeout values</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>fifo_config_0</name>
          <description>FIFO configuration register 0</description>
          <addressOffset>0x80</addressOffset>
        </register>
        <register>
          <name>fifo_config_1</name>
          <description>FIFO configuration register 1</description>
          <addressOffset>0x84</addressOffset>
        </register>
        <register>
          <name>data_write</name>
          <description>FIFO write data register</description>
          <addressOffset>0x88</addressOffset>
        </register>
        <register>
          <name>data_read</name>
          <description>FIFO read data register</description>
          <addressOffset>0x8C</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <dim>2</dim>
      <dimIncrement>0x600</dimIncrement>
      <name>I2C[%s]</name>
      <description>Inter-Integrated Circuit bus</description>
      <baseAddress>0x2000A300</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>config</name>
          <description>Function configuration register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0000000A</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>deglitch_cycle</name>
              <description>De-glitch function cycle count</description>
              <lsb>28</lsb>
              <msb>31</msb>
            </field>
            <field>
              <name>packet_length</name>
              <description>Byte count for each packet</description>
              <lsb>16</lsb>
              <msb>23</msb>
            </field>
            <field>
              <name>slave_address</name>
              <description>I2C transaction slave address</description>
              <lsb>8</lsb>
              <msb>14</msb>
            </field>
            <field>
              <name>sub_address_length</name>
              <description>Byte count for I2C sub-address</description>
              <lsb>5</lsb>
              <msb>6</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>one</name>
                  <description>Sub-addresses include 1 byte</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>two</name>
                  <description>Sub-addresses include 2 bytes</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>three</name>
                  <description>Sub-addresses include 3 bytes</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>four</name>
                  <description>Sub-addresses include 4 bytes</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sub_address_enable</name>
              <description>Enable sub-address fields</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable sub-address fields</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable sub-address fields</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clock_synchronize</name>
              <description>Enable I2C clock synchronization\n\n
Enable this bit to support multi-master and clock-stretching. It should not be turned-off normally.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable clock synchronization</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable clock synchronization</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>deglitch_enable</name>
              <description>Enable de-glitch function on all input pins</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable de-glitch function on inputs</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable de-glitch function on inputs</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transfer_direction</name>
              <description>Packet transfer direction</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>write</name>
                  <description>Write from master side</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>read</name>
                  <description>Read from master side</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>master_enable</name>
              <description>Enable signal of I2C master function\n\n
Asserting this bit will trigger the transaction, and should be de-asserted after finish.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable I2C master function</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable I2C master function</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt</name>
          <description>Interrupt enables, states and masks</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x3F003F00</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>fifo_error_enable</name>
              <description>Transmit or receive FIFO error interrupt enable</description>
              <lsb>29</lsb>
              <msb>29</msb>
              <enumeratedValues>
                <name>InterruptEnable</name>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable interrupt</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>arbitrate_lost_enable</name>
              <description>Arbitration lost interrupt enable</description>
              <lsb>28</lsb>
              <msb>28</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>not_acknowledged_enable</name>
              <description>Not-acknowledged response interrupt enable</description>
              <lsb>27</lsb>
              <msb>27</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>receive_fifo_ready_enable</name>
              <description>Receive FIFO ready interrupt enable</description>
              <lsb>26</lsb>
              <msb>26</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>transmit_fifo_ready_enable</name>
              <description>Transmit FIFO ready interrupt enable</description>
              <lsb>25</lsb>
              <msb>25</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>transfer_end_enable</name>
              <description>Transfer ended interrupt enable</description>
              <lsb>24</lsb>
              <msb>24</msb>
              <enumeratedValues derivedFrom="InterruptEnable"/>
            </field>
            <field>
              <name>arbitrate_lost_clear</name>
              <description>Write 1 to clear arbitration lost</description>
              <lsb>20</lsb>
              <msb>20</msb>
              <access>write-only</access>
              <enumeratedValues>
                <name>InterruptClear</name>
                <enumeratedValue>
                  <name>clear</name>
                  <description>Write 1 to clear interrupt state</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>not_acknowledged_clear</name>
              <description>Write 1 to clear not-acknowledged response</description>
              <lsb>19</lsb>
              <msb>19</msb>
              <access>write-only</access>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
            <field>
              <name>transfer_end_clear</name>
              <description>Write 1 to clear transfer ended</description>
              <lsb>16</lsb>
              <msb>16</msb>
              <access>write-only</access>
              <enumeratedValues derivedFrom="InterruptClear"/>
            </field>
            <field>
              <name>fifo_error_mask</name>
              <description>Transmit or receive FIFO error interrupt mask</description>
              <lsb>13</lsb>
              <msb>13</msb>
              <enumeratedValues>
                <name>InterruptMask</name>
                <enumeratedValue>
                  <name>mask</name>
                  <description>Mask interrupt</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>unmask</name>
                  <description>Unmask interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>arbitrate_lost_mask</name>
              <description>Arbitration lost interrupt mask</description>
              <lsb>12</lsb>
              <msb>12</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>not_acknowledged_mask</name>
              <description>Not-acknowledged response interrupt mask</description>
              <lsb>11</lsb>
              <msb>11</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_fifo_ready_mask</name>
              <description>Receive FIFO ready interrupt mask</description>
              <lsb>10</lsb>
              <msb>10</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>transmit_fifo_ready_mask</name>
              <description>Transmit FIFO ready interrupt mask</description>
              <lsb>9</lsb>
              <msb>9</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>transfer_end_mask</name>
              <description>Transfer ended interrupt mask</description>
              <lsb>8</lsb>
              <msb>8</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>fifo_error_state</name>
              <description>Transmit or receive FIFO error interrupt state\n\n
Auto cleared when FIFO overflow or underflow error flag is cleared.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <name>InterruptState</name>
                <enumeratedValue>
                  <name>has_interrupt</name>
                  <description>Has interrupt</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>No interrupt occurred</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>arbitrate_lost_state</name>
              <description>Arbitration lost interrupt state</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>not_acknowledged_state</name>
              <description>Not-acknowledged response interrupt state</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_fifo_ready_state</name>
              <description>Receive FIFO ready interrupt state\n\n
Auto cleared when data is popped from receive FIFO.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>transmit_fifo_ready_state</name>
              <description>Transmit FIFO ready interrupt state\n\n
Auto cleared when data is pushed into transmit FIFO.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>transfer_end_state</name>
              <description>Transfer ended interrupt state</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
          </fields>
        </register>
        <register>
          <name>sub_address</name>
          <description>Register address of slave device</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <name>byte[%s]</name>
              <description>I2C sub-address byte %s</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>bus_busy</name>
          <description>Bus busy state indicator</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>force_clear</name>
              <description>Force clear I2C bus busy state\n\n
Not for normal use; only use when I2C bus hangs</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>clear</name>
                  <description>Write 1 to force clear busy flag</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>Indicator to I2C bus busy signal</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Bus is busy</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>idle</name>
                  <description>Bus is not busy</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>period_start</name>
          <description>Duration of start phase</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0F0F0F0F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <name>phase[%s]</name>
              <description>Length of start condition phase %s</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>period_stop</name>
          <description>Duration of stop phase</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0F0F0F0F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <name>phase[%s]</name>
              <description>Length of stop condition phase %s</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>period_data</name>
          <description>Duration of data phase</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0F0F0F0F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <dim>4</dim>
              <dimIncrement>0x8</dimIncrement>
              <name>phase[%s]</name>
              <description>Length of data condition phase %s</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_config_0</name>
          <description>FIFO configuration register 0</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>receive_underflow</name>
              <description>Receive FIFO underflow flag\n\n
Can be cleared using `receive_clear`.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
              <enumeratedValues>
                <name>HasUnderflow</name>
                <enumeratedValue>
                  <name>not_underflow</name>
                  <description>No FIFO buffer underflow</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underflow</name>
                  <description>Has FIFO buffer underflow</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>receive_overflow</name>
              <description>Receive FIFO overflow flag\n\n
Can be cleared using `receive_clear`.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-only</access>
              <enumeratedValues>
                <name>HasOverflow</name>
                <enumeratedValue>
                  <name>not_overflow</name>
                  <description>No FIFO buffer overflow</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflow</name>
                  <description>Has FIFO buffer overflow</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_underflow</name>
              <description>Transmit FIFO underflow flag\n\n
Can be cleared using `transmit_clear`.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="HasUnderflow"/>
            </field>
            <field>
              <name>transmit_overflow</name>
              <description>Transmit FIFO overflow flag\n\n
Can be cleared using `transmit_clear`.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues derivedFrom="HasOverflow"/>
            </field>
            <field>
              <name>receive_clear</name>
              <description>Clears receive FIFO overflow and underflow flags</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>write-only</access>
              <enumeratedValues>
                <name>FlagClear</name>
                <enumeratedValue>
                  <name>clear</name>
                  <description>Write 1 to clear fifo flags</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_clear</name>
              <description>Clears transmit FIFO overflow and underflow flags</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>write-only</access>
              <enumeratedValues derivedFrom="FlagClear"/>
            </field>
            <field>
              <name>receive_dma</name>
              <description>Enable signal of receive DMA interface</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues>
                <name>DmaEnable</name>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable DMA interface</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable DMA interface</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_dma</name>
              <description>Enable signal of transmit DMA interface</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="DmaEnable"/>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_config_1</name>
          <description>FIFO configuration register 1</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x00000002</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>receive_threshold</name>
              <description>Receive FIFO threshold\n\n
DMA request will not be asserted if `receive_available` is less than this value</description>
              <lsb>24</lsb>
              <msb>24</msb>
            </field>
            <field>
              <name>transmit_threshold</name>
              <description>Transmit FIFO threshold\n\n
DMA request will not be asserted if `transmit_available` is less than this value</description>
              <lsb>16</lsb>
              <msb>16</msb>
            </field>
            <field>
              <name>receive_count</name>
              <description>Count of available data in receive FIFO</description>
              <lsb>8</lsb>
              <msb>9</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>transmit_count</name>
              <description>Count of available data in transmit FIFO</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>data_write</name>
          <description>FIFO write data register</description>
          <addressOffset>0x88</addressOffset>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Write data to FIFO</description>
              <lsb>0</lsb>
              <msb>7</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>data_read</name>
          <description>FIFO read data register</description>
          <addressOffset>0x8C</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Read data from FIFO</description>
              <lsb>0</lsb>
              <msb>7</msb>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PWM</name>
      <description>Pulse-Width Modulation module</description>
      <baseAddress>0x2000A400</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>interrupt_config</name>
          <description>Interrupt state and clear register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x40</dimIncrement>
          <name>group[%s]</name>
          <description>Pulse-Width Modulation channel group</description>
          <addressOffset>0x40</addressOffset>
          <register>
            <name>config</name>
            <description>Peripheral group configuration</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>clock_select</name>
                <description>Select group clock source</description>
                <lsb>30</lsb>
                <msb>31</msb>
                <writeConstraint>
                  <useEnumeratedValues>true</useEnumeratedValues>
                </writeConstraint>
                <enumeratedValues>
                  <name>ClockSource</name>
                  <enumeratedValue>
                    <name>xtal</name>
                    <description>External crystal as clock source</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>bclk</name>
                    <description>Bus clock as clock source</description>
                    <value>1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>f32k</name>
                    <description>32-kHz clock source</description>
                    <value>2</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>stop_state</name>
                <description>Is this peripheral stopped?</description>
                <lsb>29</lsb>
                <msb>29</msb>
              </field>
              <field>
                <name>stop_mode</name>
                <description>Mode to stop this peripheral</description>
                <lsb>28</lsb>
                <msb>28</msb>
              </field>
              <field>
                <name>stop_function</name>
                <description>Enable or disable stop function</description>
                <lsb>27</lsb>
                <msb>27</msb>
              </field>
              <field>
                <name>external_polarity</name>
                <description>Polarity for external pin break function</description>
                <lsb>26</lsb>
                <msb>26</msb>
              </field>
              <field>
                <name>external_break</name>
                <description>Enable external pin signal break</description>
                <lsb>25</lsb>
                <msb>25</msb>
              </field>
              <field>
                <name>software_break</name>
                <description>Enable software signal break</description>
                <lsb>24</lsb>
                <msb>24</msb>
              </field>
              <field>
                <name>adc_trigger_source</name>
                <description>Select channel in Analog-to-Digital Converter to interact with this peripheral\n\n
**This field only works with PWM0.** PWM1 does not have this feature.</description>
                <lsb>20</lsb>
                <msb>23</msb>
              </field>
              <field>
                <name>stop_on_repeat</name>
                <description>Enable or disable stop on one repeat cycle completed</description>
                <lsb>19</lsb>
                <msb>19</msb>
              </field>
            </fields>
          </register>
          <register>
            <name>channel</name>
            <description>Channel configuration register</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x4</dimIncrement>
                <name>positive_signal[%s]</name>
                <description>Enable or disable positive signal for channel</description>
                <lsb>0</lsb>
                <msb>0</msb>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x4</dimIncrement>
                <name>positive_idle[%s]</name>
                <description>Idle state of positive signal</description>
                <lsb>1</lsb>
                <msb>1</msb>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x4</dimIncrement>
                <name>negative_signal[%s]</name>
                <description>Enable or disable negative signal for channel</description>
                <lsb>2</lsb>
                <msb>2</msb>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x4</dimIncrement>
                <name>negative_idle[%s]</name>
                <description>Idle state of negative signal</description>
                <lsb>3</lsb>
                <msb>3</msb>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>positive_polarity[%s]</name>
                <description>Polarity of positive signal</description>
                <lsb>16</lsb>
                <msb>16</msb>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>negative_polarity[%s]</name>
                <description>Polarity of negative signal</description>
                <lsb>17</lsb>
                <msb>17</msb>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>positive_break[%s]</name>
                <description>Break state on positive signal of this channel</description>
                <lsb>24</lsb>
                <msb>24</msb>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>negative_break[%s]</name>
                <description>Break state on negative signal of this channel</description>
                <lsb>25</lsb>
                <msb>25</msb>
              </field>
            </fields>
          </register>
          <register>
            <name>period</name>
            <description>Pulse clock period register</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <name>interrupt_cycles</name>
                <description>If internal counter reaches this cycle count, it interrupts</description>
                <lsb>0</lsb>
                <msb>15</msb>
              </field>
              <field>
                <name>repeat_cycles</name>
                <description>How many clock cycles a Pulse-Width Modulation cycle includes</description>
                <lsb>16</lsb>
                <msb>31</msb>
              </field>
            </fields>
          </register>
          <register>
            <name>dead_time</name>
            <description>Dead time for each channel</description>
            <addressOffset>0xC</addressOffset>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x8</dimIncrement>
                <name>channel[%s]</name>
                <description>Dead time for each channel in cycles</description>
                <lsb>0</lsb>
                <msb>7</msb>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>threshold[%s]</name>
            <description>Channel internal counter threshold</description>
            <addressOffset>0x10</addressOffset>
            <fields>
              <field>
                <name>high</name>
                <description>Highest value for internal counter that sets positive signal to 1 and negative to 0</description>
                <lsb>16</lsb>
                <msb>31</msb>
              </field>
              <field>
                <name>low</name>
                <description>Lowest value for internal counter that sets positive signal to 1 and negative to 0</description>
                <lsb>0</lsb>
                <msb>15</msb>
              </field>
            </fields>
          </register>
          <register>
            <name>interrupt_state</name>
            <description>Interrupt state register</description>
            <addressOffset>0x20</addressOffset>
            <access>read-only</access>
            <resetValue>0x00000000</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <writeConstraint>
              <useEnumeratedValues>true</useEnumeratedValues>
            </writeConstraint>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>threshold_low[%s]</name>
                <description>Intenal counter for channel have exceeded low threshold</description>
                <lsb>0</lsb>
                <msb>0</msb>
                <enumeratedValues>
                  <name>InterruptState</name>
                  <enumeratedValue>
                    <name>has_interrupt</name>
                    <description>Has interrupt</description>
                    <value>1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>no_interrupt</name>
                    <description>No interrupt occurred</description>
                    <value>0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>threshold_high[%s]</name>
                <description>Intenal counter for channel have exceeded high threshold</description>
                <lsb>1</lsb>
                <msb>1</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptState"/>
              </field>
              <field>
                <name>interrupt_period</name>
                <description>Intenal counter for channel have exceeded interrupt cycle threshold</description>
                <lsb>8</lsb>
                <msb>8</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptState"/>
              </field>
              <field>
                <name>external_break</name>
                <description>External break signal occurred</description>
                <lsb>9</lsb>
                <msb>9</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptState"/>
              </field>
              <field>
                <name>repeat</name>
                <description>Peripheral group have completed one repeat cycle</description>
                <lsb>10</lsb>
                <msb>10</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptState"/>
              </field>
            </fields>
          </register>
          <register>
            <name>interrupt_mask</name>
            <description>Interrupt mask register</description>
            <addressOffset>0x24</addressOffset>
            <resetValue>0x0000007F</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <writeConstraint>
              <useEnumeratedValues>true</useEnumeratedValues>
            </writeConstraint>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>threshold_low[%s]</name>
                <description>Intenal counter for channel have exceeded low threshold</description>
                <lsb>0</lsb>
                <msb>0</msb>
                <enumeratedValues>
                  <name>InterruptMask</name>
                  <enumeratedValue>
                    <name>mask</name>
                    <description>Mask interrupt</description>
                    <value>1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>unmask</name>
                    <description>Unmask interrupt</description>
                    <value>0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>threshold_high[%s]</name>
                <description>Intenal counter for channel have exceeded high threshold</description>
                <lsb>1</lsb>
                <msb>1</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptMask"/>
              </field>
              <field>
                <name>interrupt_period</name>
                <description>Intenal counter for channel have exceeded interrupt cycle threshold</description>
                <lsb>8</lsb>
                <msb>8</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptMask"/>
              </field>
              <field>
                <name>external_break</name>
                <description>External break signal occurred</description>
                <lsb>9</lsb>
                <msb>9</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptMask"/>
              </field>
              <field>
                <name>repeat</name>
                <description>Peripheral group have completed one repeat cycle</description>
                <lsb>10</lsb>
                <msb>10</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptMask"/>
              </field>
            </fields>
          </register>
          <register>
            <name>interrupt_clear</name>
            <description>Clear interrupt register</description>
            <addressOffset>0x28</addressOffset>
            <access>write-only</access>
            <resetValue>0x00000000</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <writeConstraint>
              <useEnumeratedValues>true</useEnumeratedValues>
            </writeConstraint>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>threshold_low[%s]</name>
                <description>Intenal counter for channel have exceeded low threshold</description>
                <lsb>0</lsb>
                <msb>0</msb>
                <enumeratedValues>
                  <name>InterruptClear</name>
                  <enumeratedValue>
                    <name>clear</name>
                    <description>Write 1 to clear interrupt state</description>
                    <value>1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>threshold_high[%s]</name>
                <description>Intenal counter for channel have exceeded high threshold</description>
                <lsb>1</lsb>
                <msb>1</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptClear"/>
              </field>
              <field>
                <name>interrupt_period</name>
                <description>Intenal counter for channel have exceeded interrupt cycle threshold</description>
                <lsb>8</lsb>
                <msb>8</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptClear"/>
              </field>
              <field>
                <name>external_break</name>
                <description>External break signal occurred</description>
                <lsb>9</lsb>
                <msb>9</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptClear"/>
              </field>
              <field>
                <name>repeat</name>
                <description>Peripheral group have completed one repeat cycle</description>
                <lsb>10</lsb>
                <msb>10</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptClear"/>
              </field>
            </fields>
          </register>
          <register>
            <name>interrupt_enable</name>
            <description>Interrupt enable register</description>
            <addressOffset>0x2C</addressOffset>
            <resetValue>0x0000007F</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <writeConstraint>
              <useEnumeratedValues>true</useEnumeratedValues>
            </writeConstraint>
            <fields>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>threshold_low[%s]</name>
                <description>Intenal counter for channel have exceeded low threshold</description>
                <lsb>0</lsb>
                <msb>0</msb>
                <enumeratedValues>
                  <name>InterruptEnable</name>
                  <enumeratedValue>
                    <name>enable</name>
                    <description>Enable interrupt</description>
                    <value>1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>disable</name>
                    <description>Disable interrupt</description>
                    <value>0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <dim>4</dim>
                <dimIncrement>0x2</dimIncrement>
                <name>threshold_high[%s]</name>
                <description>Intenal counter for channel have exceeded high threshold</description>
                <lsb>1</lsb>
                <msb>1</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptEnable"/>
              </field>
              <field>
                <name>interrupt_period</name>
                <description>Intenal counter for channel have exceeded interrupt cycle threshold</description>
                <lsb>8</lsb>
                <msb>8</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptEnable"/>
              </field>
              <field>
                <name>external_break</name>
                <description>External break signal occurred</description>
                <lsb>9</lsb>
                <msb>9</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptEnable"/>
              </field>
              <field>
                <name>repeat</name>
                <description>Peripheral group have completed one repeat cycle</description>
                <lsb>10</lsb>
                <msb>10</msb>
                <enumeratedValues derivedFrom="threshold_low[%s].InterruptEnable"/>
              </field>
            </fields>
          </register>
        </cluster>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER</name>
      <description>Timer control</description>
      <baseAddress>0x2000A500</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>IR</name>
      <description>Infrared receiver module</description>
      <baseAddress>0x2000A600</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>transmit_config</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>transmit_interrupt</name>
          <description>??</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>transmit_data[%s]</name>
          <description>??</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>transmit_width</name>
          <description>??</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>receive_config</name>
          <description>??</description>
          <addressOffset>0x80</addressOffset>
        </register>
        <register>
          <name>receive_interrupt</name>
          <description>??</description>
          <addressOffset>0x84</addressOffset>
        </register>
        <register>
          <name>receive_width</name>
          <description>??</description>
          <addressOffset>0x88</addressOffset>
        </register>
        <register>
          <name>receive_bit_count</name>
          <description>??</description>
          <addressOffset>0x90</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>receive_data[%s]</name>
          <description>??</description>
          <addressOffset>0x94</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CRC</name>
      <description>Checksum peripheral</description>
      <baseAddress>0x2000A700</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>config</name>
          <description>Configuration register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>clear</name>
              <description>Write 1 to clear internal checksum states</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>write-only</access>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <name>Clear</name>
                <enumeratedValue>
                  <name>clear</name>
                  <description>Write 1 to clear internal states</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>endian</name>
              <description>Sets endian of input data</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <name>Endian</name>
                <enumeratedValue>
                  <name>little</name>
                  <description>Little endian</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>big</name>
                  <description>Big endian</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>input</name>
          <description>Data input register</description>
          <addressOffset>0x4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>data</name>
              <description>Write data value into checksum calculator</description>
              <lsb>0</lsb>
              <msb>31</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>output</name>
          <description>Checksum output register</description>
          <addressOffset>0x8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>checksum</name>
              <description>Read checksum from peripheral</description>
              <lsb>0</lsb>
              <msb>15</msb>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DBI</name>
      <description>MIPI Display Bus Interface</description>
      <baseAddress>0x2000A800</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ISO11898</name>
      <description>ISO 11898 communication protocol</description>
      <baseAddress>0x2000AA00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2S</name>
      <description>Inter-IC Sound controller</description>
      <baseAddress>0x2000AB00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>config</name>
          <description>Function configuration register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>interrupt_state</name>
          <description>Interrupt enables, masks and states</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>base_clock</name>
          <description>Base clock divider</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x00010001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>divide_high</name>
              <description>Higher half of base clock dividing factor</description>
              <lsb>16</lsb>
              <msb>27</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>divide_low</name>
              <description>Lower half of base clock dividing factor</description>
              <lsb>0</lsb>
              <msb>11</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_config_0</name>
          <description>FIFO configuration register 0</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>left_justified</name>
              <lsb>10</lsb>
              <msb>10</msb>
            </field>
            <field>
              <name>swap_left_right</name>
              <lsb>9</lsb>
              <msb>9</msb>
            </field>
            <field>
              <name>merge_left_right</name>
              <lsb>8</lsb>
              <msb>8</msb>
            </field>
            <field>
              <name>receive_underflow</name>
              <description>Receive FIFO underflow flag\n\n
Can be cleared using `receive_clear`.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <name>HasUnderflow</name>
                <enumeratedValue>
                  <name>not_underflow</name>
                  <description>No FIFO buffer underflow</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underflow</name>
                  <description>Has FIFO buffer underflow</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>receive_overflow</name>
              <description>Receive FIFO overflow flag\n\n
Can be cleared using `receive_clear`.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-only</access>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <name>HasOverflow</name>
                <enumeratedValue>
                  <name>not_overflow</name>
                  <description>No FIFO buffer overflow</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflow</name>
                  <description>Has FIFO buffer overflow</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_underflow</name>
              <description>Transmit FIFO underflow flag\n\n
Can be cleared using `transmit_clear`.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues derivedFrom="HasUnderflow"/>
            </field>
            <field>
              <name>transmit_overflow</name>
              <description>Transmit FIFO overflow flag\n\n
Can be cleared using `transmit_clear`.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues derivedFrom="HasOverflow"/>
            </field>
            <field>
              <name>receive_clear</name>
              <description>Clears receive FIFO overflow and underflow flags</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>write-only</access>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <name>FlagClear</name>
                <enumeratedValue>
                  <name>clear</name>
                  <description>Write 1 to clear fifo flags</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_clear</name>
              <description>Clears transmit FIFO overflow and underflow flags</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>write-only</access>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues derivedFrom="FlagClear"/>
            </field>
            <field>
              <name>receive_dma</name>
              <description>Enable signal of receive DMA interface</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues>
                <name>DmaEnable</name>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable DMA interface</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable DMA interface</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>transmit_dma</name>
              <description>Enable signal of transmit DMA interface</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <writeConstraint>
                <useEnumeratedValues>true</useEnumeratedValues>
              </writeConstraint>
              <enumeratedValues derivedFrom="DmaEnable"/>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_config_1</name>
          <description>FIFO configuration register 1</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x00000010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>receive_threshold</name>
              <description>Receive FIFO threshold\n\n
DMA request will not be asserted if `receive_available` is less than this value</description>
              <lsb>24</lsb>
              <msb>27</msb>
            </field>
            <field>
              <name>transmit_threshold</name>
              <description>Transmit FIFO threshold\n\n
DMA request will not be asserted if `transmit_available` is less than this value</description>
              <lsb>16</lsb>
              <msb>19</msb>
            </field>
            <field>
              <name>receive_count</name>
              <description>Count of available data in receive FIFO</description>
              <lsb>8</lsb>
              <msb>12</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>transmit_count</name>
              <description>Count of available data in transmit FIFO</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>data_write</name>
          <description>FIFO write data register</description>
          <addressOffset>0x88</addressOffset>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Write data to FIFO</description>
              <lsb>0</lsb>
              <msb>7</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>data_read</name>
          <description>FIFO read data register</description>
          <addressOffset>0x8C</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>value</name>
              <description>Read data from FIFO</description>
              <lsb>0</lsb>
              <msb>7</msb>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>AUADC</name>
      <description>Analog-to-Digital or Pulse-Density audio input</description>
      <baseAddress>0x2000AC00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>clock</name>
          <description>Peripheral clock control register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>interface_0</name>
          <description>Interface control register 0</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>finite_impulse</name>
          <description>Finite Impulse Response control</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>high_pass</name>
          <description>High-Pass Filter control register</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>interface_1</name>
          <description>Interface control register 1</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>pulse_width</name>
          <description>Pulse-Width Modulator control</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>volume</name>
          <description>Volume control register</description>
          <addressOffset>0x38</addressOffset>
        </register>
        <register>
          <name>analog_0</name>
          <description>Analog signal configuration 0</description>
          <addressOffset>0x60</addressOffset>
        </register>
        <register>
          <name>analog_1</name>
          <description>Analog signal configuration 1</description>
          <addressOffset>0x64</addressOffset>
        </register>
        <register>
          <name>command</name>
          <description>Analog-to-Digital Converter commands</description>
          <addressOffset>0x68</addressOffset>
        </register>
        <register>
          <name>sample_data</name>
          <description>Analog-to-Digital Converter sample output</description>
          <addressOffset>0x6C</addressOffset>
        </register>
        <register>
          <name>fifo_control</name>
          <description>Controls audio input FIFO</description>
          <addressOffset>0x80</addressOffset>
        </register>
        <register>
          <name>fifo_state</name>
          <description>Gets states of audio input FIFO</description>
          <addressOffset>0x84</addressOffset>
        </register>
        <register>
          <name>fifo_data</name>
          <description>Reads data from audio input FIFO</description>
          <addressOffset>0x88</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>FLASH</name>
      <description>Quad Serial Flash control</description>
      <baseAddress>0x2000B000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMA</name>
      <description>Direct Memory Access module</description>
      <baseAddress>0x2000C000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>interrupt_state</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>terminate_state</name>
          <description>??</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>terminate_clear</name>
          <description>??</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>error_state</name>
          <description>??</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>error_clear</name>
          <description>??</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>terminate_state_raw</name>
          <description>??</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>error_state_raw</name>
          <description>??</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <name>channel_state</name>
          <description>??</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>burst_request</name>
          <description>??</description>
          <addressOffset>0x20</addressOffset>
        </register>
        <register>
          <name>single_request</name>
          <description>??</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <name>last_burst_request</name>
          <description>??</description>
          <addressOffset>0x28</addressOffset>
        </register>
        <register>
          <name>last_single_request</name>
          <description>??</description>
          <addressOffset>0x2C</addressOffset>
        </register>
        <register>
          <name>config</name>
          <description>??</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>function</name>
              <description>Enable or disable DMA peripheral</description>
              <lsb>0</lsb>
              <msb>0</msb>
            </field>
          </fields>
        </register>
        <register>
          <name>synchronize</name>
          <description>??</description>
          <addressOffset>0x34</addressOffset>
        </register>
        <cluster>
          <dim>4</dim>
          <dimIncrement>0x100</dimIncrement>
          <name>channel[%s]</name>
          <description>Direct Memory Access channel</description>
          <addressOffset>0x100</addressOffset>
          <register>
            <name>source</name>
            <description>Source address</description>
            <addressOffset>0x0</addressOffset>
          </register>
          <register>
            <name>destination</name>
            <description>Destination address</description>
            <addressOffset>0x4</addressOffset>
          </register>
          <register>
            <name>linked_list</name>
            <description>Linked list buffer base address</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <name>base_address</name>
                <description>Base address of first linked list item, must be aligned to 4 bytes</description>
                <lsb>0</lsb>
                <msb>31</msb>
              </field>
            </fields>
          </register>
          <register>
            <name>control</name>
            <description>Control register</description>
            <addressOffset>0xC</addressOffset>
          </register>
          <register>
            <name>config</name>
            <description>Configuration register</description>
            <addressOffset>0x10</addressOffset>
            <fields>
              <field>
                <name>linked_list_counter</name>
                <description>??</description>
                <lsb>20</lsb>
                <msb>29</msb>
              </field>
              <field>
                <name>halt</name>
                <description>??</description>
                <lsb>17</lsb>
                <msb>17</msb>
              </field>
              <field>
                <name>active</name>
                <description>??</description>
                <lsb>16</lsb>
                <msb>16</msb>
                <access>read-only</access>
              </field>
              <field>
                <name>lock</name>
                <description>??</description>
                <lsb>16</lsb>
                <msb>16</msb>
              </field>
              <field>
                <name>terminate_mask</name>
                <description>Mask terminal count interrupt</description>
                <lsb>15</lsb>
                <msb>15</msb>
              </field>
              <field>
                <name>error_mask</name>
                <description>Mask error interrupt</description>
                <lsb>14</lsb>
                <msb>14</msb>
              </field>
              <field>
                <name>flow_control</name>
                <description>Set data direction for this channel</description>
                <lsb>11</lsb>
                <msb>13</msb>
              </field>
              <field>
                <name>destination_peripheral</name>
                <description>Set destination peripheral for this DMA channel</description>
                <lsb>6</lsb>
                <msb>10</msb>
              </field>
              <field>
                <name>source_peripheral</name>
                <description>Set source peripheral for this DMA channel</description>
                <lsb>1</lsb>
                <msb>5</msb>
              </field>
              <field>
                <name>function</name>
                <description>Enable or disable DMA channel</description>
                <lsb>0</lsb>
                <msb>0</msb>
              </field>
            </fields>
          </register>
        </cluster>
      </registers>
    </peripheral>
    <peripheral>
      <name>SDU</name>
      <description>Secure Digital User interface</description>
      <baseAddress>0x2000D000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>HBN</name>
      <description>Hibernate (Deep sleep) control</description>
      <baseAddress>0x2000F000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x800</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>control</name>
          <description>Miscellaneous control register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>rtc_ctl</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rtc_dly_option</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hbn_mode</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>trap_mode</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pwrdn_hbn_core</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pwrdn_hbn_rtc</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_rst</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hbn_dis_pwr_off_ldo11</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hbn_dis_pwr_off_ldo11_rt</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hbn_ldo11_rt_vout_sel</name>
              <bitOffset>15</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>hbn_ldo11_aon_vout_sel</name>
              <bitOffset>19</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>pu_dcdc18_aon</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pwr_on_option</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram_slp_option</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram_slp</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hbn_state</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>time_lo</name>
          <description>Low bits of hibernate time</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>hbn_time_l</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>time_hi</name>
          <description>High bits of hibernate time</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>hbn_time_h</name>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rtc_time_lo</name>
          <description>Low bits of Real-Time Clock time</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>rtc_time_latch_l</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rtc_time_hi</name>
          <description>High bits of Real-Time Clock time</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>rtc_time_latch_h</name>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>rtc_time_latch</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt_mode</name>
          <description>Hibernate interrupt contol</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>hbn_pin_wakeup_mode</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>hbn_pin_wakeup_mask</name>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>reg_en_hw_pu_pd</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>irq_bor_en</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>irq_acomp0_en</name>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>irq_acomp1_en</name>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>pin_wakeup_sel</name>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>pin_wakeup_en</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt_state</name>
          <description>Hibernate interrupt state</description>
          <addressOffset>0x18</addressOffset>
          <fields>
            <field>
              <name>irq_stat</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt_clear</name>
          <description>Clear hibernate interrupt</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>irq_clr</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>global</name>
          <description>Global hibernate configuration</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>hbn_root_clk_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>hbn_uart_clk_sel</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hbn_f32k_sel</name>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>hbn_pu_rc32k</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hbn_reset_event</name>
              <bitOffset>7</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>hbn_uart_clk_sel2</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_ldo11soc_vout_sel_aon</name>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>sw_ldo11_rt_vout_sel</name>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>sw_ldo11_aon_vout_sel</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sram</name>
          <description>Static Random-Access Memory hibernate control</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>retram_ret</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>retram_slp</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rc32k</name>
          <description>32-kHz internal RC oscillator control</description>
          <addressOffset>0x200</addressOffset>
          <fields>
            <field>
              <name>rc32k_cal_done</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32k_rdy</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32k_cal_inprogress</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32k_cal_div</name>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>rc32k_cal_precharge</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32k_dig_code_fr_cal</name>
              <bitOffset>6</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>rc32k_vref_dly</name>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>rc32k_allow_cal</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32k_ext_code_en</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32k_cal_en</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_rc32k</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32k_code_fr_ext</name>
              <bitOffset>22</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>xtal32k</name>
          <description>External crystal oscillator control</description>
          <addressOffset>0x204</addressOffset>
          <fields>
            <field>
              <name>xtal32k_ext_sel</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal32k_amp_ctrl</name>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>xtal32k_reg</name>
              <bitOffset>5</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>xtal32k_outbuf_stre</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal32k_otf_short</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal32k_inv_stre</name>
              <bitOffset>9</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>xtal32k_capbank</name>
              <bitOffset>11</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>xtal32k_ac_cap_short</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_xtal32k_buf</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_xtal32k</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal32k_lowv_en</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal32k_hiz_en</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_xtal32k</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_xtal32k</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rtc_control_0</name>
          <description>Real-Time Clock control and reset register 0</description>
          <addressOffset>0x208</addressOffset>
        </register>
        <register>
          <name>rtc_control_1</name>
          <description>Real-Time Clock control and reset register 1</description>
          <addressOffset>0x20C</addressOffset>
        </register>
        <register>
          <name>HBN_PIR_CFG</name>
          <description>HBN_PIR_CFG.</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>pir_hpf_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>pir_lpf_sel</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pir_dis</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>pir_en</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_cs</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_PIR_VTH</name>
          <description>HBN_PIR_VTH.</description>
          <addressOffset>0x24</addressOffset>
          <fields>
            <field>
              <name>pir_vth</name>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_PIR_INTERVAL</name>
          <description>HBN_PIR_INTERVAL.</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>pir_interval</name>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_BOR_CFG</name>
          <description>HBN_BOR_CFG.</description>
          <addressOffset>0x2C</addressOffset>
          <fields>
            <field>
              <name>bod_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bod_vth</name>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>pu_bod</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>r_bod_out</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_PAD_CTRL_0</name>
          <description>HBN_PAD_CTRL_0.</description>
          <addressOffset>0x38</addressOffset>
          <fields>
            <field>
              <name>reg_aon_pad_ie_smt</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>reg_aon_led_sel</name>
              <bitOffset>10</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>reg_en_aon_ctrl_gpio</name>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cr_gpio_keep_en</name>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>reg_aon_gpio_iso_mode</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_PAD_CTRL_1</name>
          <description>HBN_PAD_CTRL_1.</description>
          <addressOffset>0x3C</addressOffset>
          <fields>
            <field>
              <name>reg_aon_pad_oe</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>reg_aon_pad_pd</name>
              <bitOffset>10</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>reg_aon_pad_pu</name>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>vbat_ldo</name>
          <description>vbat_ldo.</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>ldo33_bm_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ldo33_cc_aon</name>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo33_ocp_en_aon</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo33_ocp_th_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo33_sstart_delay_aon</name>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo33_sstart_en_aon</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo33_vout_sel_aon</name>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>ldo33_vout_trim_aon</name>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>ldo33_otp_en_aon</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo33_otp_out_aon</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo33_ocp_out_aon</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_ldo33_aon</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo33_otp_th_aon</name>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo33_otp_sd_aon</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_RSV0</name>
          <description>HBN_RSV0.</description>
          <addressOffset>0x100</addressOffset>
          <fields>
            <field>
              <name>HBN_RSV0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_RSV1</name>
          <description>HBN_RSV1.</description>
          <addressOffset>0x104</addressOffset>
          <fields>
            <field>
              <name>HBN_RSV1</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_RSV2</name>
          <description>HBN_RSV2.</description>
          <addressOffset>0x108</addressOffset>
          <fields>
            <field>
              <name>hbn_ldo18io_power_on_dly</name>
              <bitOffset>0</bitOffset>
              <bitWidth>11</bitWidth>
            </field>
            <field>
              <name>hbn_ldo18io_power_off_dly</name>
              <bitOffset>11</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>hbn_ldo18io_power_dly_sts</name>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>hbn_core_unhalt</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hbn_user_boot_sel</name>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>hbn_release_core</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HBN_RSV3</name>
          <description>HBN_RSV3.</description>
          <addressOffset>0x10C</addressOffset>
          <fields>
            <field>
              <name>hbn_xtal_type</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>hbn_xtal_sts</name>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>hbn_flash_power_dly</name>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>hbn_flash_power_sts</name>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>pds_gpio_keep_pin</name>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>hbn_gpio_keep_pin</name>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>pds_gpio_keep_sts</name>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>hbn_gpio_keep_sts</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PSRAM</name>
      <description>Pseudo Static Random Access Memory control</description>
      <baseAddress>0x20052000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>AUDAC</name>
      <description>Pulse-Width or Digital-to-Analog audio output</description>
      <baseAddress>0x20055000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>clock</name>
          <description>Clock control register</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>state</name>
          <description>Peripheral state register</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>volume_0</name>
          <description>Volume control register 0</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>volume_1</name>
          <description>Volume control register 1</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>zero_signal</name>
          <description>Zero signal detection</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>config</name>
          <description>Delta-Sigma and mixer control</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>fifo_control</name>
          <description>Controls audio output FIFO</description>
          <addressOffset>0x8C</addressOffset>
        </register>
        <register>
          <name>fifo_state</name>
          <description>Gets states of audio output FIFO</description>
          <addressOffset>0x90</addressOffset>
        </register>
        <register>
          <name>fifo_data</name>
          <description>Writes data into audio output FIFO</description>
          <addressOffset>0x94</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EFUSE</name>
      <description>eFuse memory control</description>
      <baseAddress>0x20056000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <dim>1</dim>
      <dimIncrement>0x1000</dimIncrement>
      <name>DVP[%s]</name>
      <description>Digital Video Port control</description>
      <baseAddress>0x20057000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>MJPEG</name>
      <description>Motion JPEG encoder</description>
      <baseAddress>0x20059000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SDH</name>
      <description>Secure Digital host control</description>
      <baseAddress>0x20060000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>todo</name>
          <description>??</description>
          <addressOffset>0x0</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EMAC</name>
      <description>Ethernet Media Access Control</description>
      <baseAddress>0x20070000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>mode</name>
          <description>Interface enables and configurations</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>interrupt_source</name>
          <description>Interrupt source register</description>
          <addressOffset>0x4</addressOffset>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <modifiedWriteValues>oneToClear</modifiedWriteValues>
          <fields>
            <field>
              <name>control_receive</name>
              <description>Control frame received interrupt state</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <enumeratedValues>
                <name>InterruptState</name>
                <enumeratedValue>
                  <name>has_interrupt</name>
                  <description>Has interrupt</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>No interrupt occurred</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>control_transmit</name>
              <description>Control frame transmitted interrupt state</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>busy</name>
              <description>Lack of buffer interrupt state</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>receive_error</name>
              <description>Receive error interrupt state</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>frame_received</name>
              <description>Frame received interrupt state</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>transmit_error</name>
              <description>Transmit error interrupt state</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
            <field>
              <name>buffer_transmitted</name>
              <description>Buffer transmitted interrupt state</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="InterruptState"/>
            </field>
          </fields>
        </register>
        <register>
          <name>interrupt_mask</name>
          <description>Interrupt mask register</description>
          <addressOffset>0x8</addressOffset>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <writeConstraint>
            <useEnumeratedValues>true</useEnumeratedValues>
          </writeConstraint>
          <fields>
            <field>
              <name>control_receive</name>
              <description>Control frame received interrupt mask</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <enumeratedValues>
                <name>InterruptMask</name>
                <enumeratedValue>
                  <name>mask</name>
                  <description>Mask interrupt</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>unmask</name>
                  <description>Unmask interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>control_transmit</name>
              <description>Control frame transmitted interrupt mask</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>busy</name>
              <description>Lack of buffer interrupt mask</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>receive_error</name>
              <description>Receive error interrupt mask</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>frame_received</name>
              <description>Frame received interrupt mask</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>transmit_error</name>
              <description>Transmit error interrupt mask</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
            <field>
              <name>buffer_transmitted</name>
              <description>Buffer transmitted interrupt mask</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <enumeratedValues derivedFrom="InterruptMask"/>
            </field>
          </fields>
        </register>
        <register>
          <name>backed_gap</name>
          <description>Back-to-back inter-packet gap register</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>non_backed_gap_1</name>
          <description>Non back-to-back inter-packet gap register 1</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>non_backed_gap_2</name>
          <description>Non back-to-back inter-packet gap register 2</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>frame_length</name>
          <description>Minimum and maximum ethernet frame length</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <name>collision</name>
          <description>Collision time window and maximum retries</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>transmit_buffer</name>
          <description>Transmit buffer descriptor</description>
          <addressOffset>0x20</addressOffset>
        </register>
        <register>
          <name>flow_control</name>
          <description>Control frame function register</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <name>mii_mode</name>
          <description>MII clock divider and premable enable</description>
          <addressOffset>0x28</addressOffset>
        </register>
        <register>
          <name>mii_command</name>
          <description>MII control data, read and scan state</description>
          <addressOffset>0x2C</addressOffset>
        </register>
        <register>
          <name>mii_address</name>
          <description>Physical layer bus address</description>
          <addressOffset>0x30</addressOffset>
        </register>
        <register>
          <name>control_write</name>
          <description>Write data to MII physcial layer</description>
          <addressOffset>0x34</addressOffset>
        </register>
        <register>
          <name>control_read</name>
          <description>Read data from MII physcial layer</description>
          <addressOffset>0x38</addressOffset>
        </register>
        <register>
          <name>mii_state</name>
          <description>MII bus and link layer state</description>
          <addressOffset>0x3C</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>mac_address[%s]</name>
          <description>Media Access Control address</description>
          <addressOffset>0x40</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>hash[%s]</name>
          <description>Hash register</description>
          <addressOffset>0x48</addressOffset>
        </register>
        <register>
          <name>transmit_control</name>
          <description>Transmit control register</description>
          <addressOffset>0x50</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>USB</name>
      <description>Universal Serial Bus host</description>
      <baseAddress>0x20072000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <cluster>
          <name>capability</name>
          <description>Host Controller Capability Registers</description>
          <addressOffset>0x0</addressOffset>
        </cluster>
        <cluster>
          <name>operation</name>
          <description>Host Controller Operational Registers</description>
          <addressOffset>0x10</addressOffset>
        </cluster>
      </registers>
    </peripheral>
    <peripheral>
      <name>AON</name>
      <description>Always-ON periherals</description>
      <baseAddress>0x2000F000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>aon</name>
          <description>aon.</description>
          <addressOffset>0x800</addressOffset>
          <fields>
            <field>
              <name>aon_resv</name>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>pu_aon_dc_tbuf</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo11_rt_pulldown</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo11_rt_pulldown_sel</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_pu_ldo11_rt</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_common</name>
          <description>aon_common.</description>
          <addressOffset>0x804</addressOffset>
          <fields>
            <field>
              <name>tmux_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ten_aon</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_vddcore_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_ldo11soc_aon</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_dcdc_0_aon</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_dcdc_1_aon</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_bg_sys_aon</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_ldo15rf_aon</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_xtal_aon</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_xtal_aon</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_mbg_aon</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_cip_misc_aon</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_misc</name>
          <description>aon_misc.</description>
          <addressOffset>0x808</addressOffset>
          <fields>
            <field>
              <name>sw_soc_en_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_wb_en_aon</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bg_sys_top</name>
          <description>bg_sys_top.</description>
          <addressOffset>0x810</addressOffset>
          <fields>
            <field>
              <name>pu_bg_sys_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>istart_ctrl_aon</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pmip_resv_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dcdc_top_0</name>
          <description>dcdc_top_0.</description>
          <addressOffset>0x814</addressOffset>
          <fields>
            <field>
              <name>dcdc_vout_sel_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>dcdc_vpfm_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dcdc_osc_2m_mode_aon</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_osc_freq_trim_aon</name>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dcdc_slope_curr_sel_aon</name>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>dcdc_en_stop_osc_aon</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_en_slow_osc_aon</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_en_osc_inhibit_t2_aon</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_sstart_time_aon</name>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dcdc_dis_aon</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_rdy_aon</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dcdc_top_1</name>
          <description>dcdc_top_1.</description>
          <addressOffset>0x818</addressOffset>
          <fields>
            <field>
              <name>dcdc_force_en_cs_zvs_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_cs_delay_aon</name>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dcdc_zvs_td_opt_aon</name>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dcdc_nonoverlap_td_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>dcdc_rc_sel_aon</name>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dcdc_chf_sel_aon</name>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dcdc_cfb_sel_aon</name>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dcdc_en_antiring_aon</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_pulldown_aon</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ldo11soc_and_dctest</name>
          <description>ldo11soc_and_dctest.</description>
          <addressOffset>0x81C</addressOffset>
          <fields>
            <field>
              <name>ldo11soc_vout_trim_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>pu_ldo11soc_aon</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo11soc_sstart_en_aon</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo11soc_sstart_delay_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ldo11soc_pulldown_aon</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo11soc_pulldown_sel_aon</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo11soc_vth_sel_aon</name>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ldo11soc_cc_aon</name>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ldo11soc_rdy_aon</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo11soc_power_good_aon</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pmip_dc_tp_out_en_aon</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>psw_irrcv</name>
          <description>psw_irrcv.</description>
          <addressOffset>0x820</addressOffset>
          <fields>
            <field>
              <name>pu_ir_psw_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dcdc_top_2</name>
          <description>dcdc_top_2.</description>
          <addressOffset>0x824</addressOffset>
          <fields>
            <field>
              <name>dcdc_vout_trim_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dcdc_osc_ss_rstn_aon</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_osc_ss_en_aon</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_osc_ss_period_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dcdc_osc_ss_fdev_aon</name>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dcdc_comp_gm_sel_aon</name>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dcdc_isense_trim_aon</name>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dcdc_vc_clamp_vth_aon</name>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dcdc_ocp_vth_aon</name>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dcdc_ocp_rst_aon</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_ocp_out_aon</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_drv_sr_aon</name>
              <bitOffset>29</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>psw_misc</name>
          <description>psw_misc.</description>
          <addressOffset>0x82C</addressOffset>
          <fields>
            <field>
              <name>pu_psw_irrcv_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usb20_rref_ext_en_aon</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>en_por33_aon</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usb20_rref_hiz_aon</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usb20_rcal_code_aon</name>
              <bitOffset>24</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rf_top_aon</name>
          <description>rf_top_aon.</description>
          <addressOffset>0x880</addressOffset>
          <fields>
            <field>
              <name>pu_mbg_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_ldo15rf_aon</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_sfreg_aon</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_xtal_buf_aon</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_xtal_aon</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo15rf_sstart_sel_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo15rf_sstart_delay_aon</name>
              <bitOffset>9</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ldo15rf_pulldown_aon</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo15rf_pulldown_sel_aon</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo15rf_vout_sel_aon</name>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo15rf_cc_aon</name>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ldo15rf_bypass_aon</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo15rf_vout_trim_aon</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>xtal_cfg</name>
          <description>xtal_cfg.</description>
          <addressOffset>0x884</addressOffset>
          <fields>
            <field>
              <name>xtal_bk_aon</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>xtal_capcode_extra_aon</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_ext_sel_aon</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_buf_en_aon</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>xtal_acbuf_en_aon</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_acbuf_mode_aon</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_buf_hp_aon</name>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>xtal_socbuf_en_aon</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_fast_startup_aon</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_sleep_aon</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_amp_ctrl_aon</name>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>xtal_capcode_out_aon</name>
              <bitOffset>16</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>xtal_capcode_in_aon</name>
              <bitOffset>22</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>xtal_gm_boost_aon</name>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>xtal_rdy_sel_aon</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tsen</name>
          <description>tsen.</description>
          <addressOffset>0x888</addressOffset>
          <fields>
            <field>
              <name>tsen_refcode_corner</name>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>tsen_refcode_rfcal</name>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>xtal_rdy</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_inn_cfg_en_aon</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>xtal_rdy_int_sel_aon</name>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>acomp0_ctrl</name>
          <description>acomp0_ctrl.</description>
          <addressOffset>0x900</addressOffset>
          <fields>
            <field>
              <name>acomp0_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>acomp0_hyst_seln</name>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>acomp0_hyst_selp</name>
              <bitOffset>7</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>acomp0_bias_prog</name>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>acomp0_level_sel</name>
              <bitOffset>12</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>acomp0_neg_sel</name>
              <bitOffset>18</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>acomp0_pos_sel</name>
              <bitOffset>22</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>acomp0_muxen</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>acomp1_ctrl</name>
          <description>acomp1_ctrl.</description>
          <addressOffset>0x904</addressOffset>
          <fields>
            <field>
              <name>acomp1_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>acomp1_hyst_seln</name>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>acomp1_hyst_selp</name>
              <bitOffset>7</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>acomp1_bias_prog</name>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>acomp1_level_sel</name>
              <bitOffset>12</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>acomp1_neg_sel</name>
              <bitOffset>18</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>acomp1_pos_sel</name>
              <bitOffset>22</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>acomp1_muxen</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>acomp_ctrl</name>
          <description>acomp_ctrl.</description>
          <addressOffset>0x908</addressOffset>
          <fields>
            <field>
              <name>acomp1_rstn_ana</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>acomp0_rstn_ana</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>acomp1_test_en</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>acomp0_test_en</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>acomp1_test_sel</name>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>acomp0_test_sel</name>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>acomp1_out_raw</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>acomp0_out_raw</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>acomp_vref_sel</name>
              <bitOffset>24</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_reg_cmd</name>
          <description>gpadc_reg_cmd.</description>
          <addressOffset>0x90C</addressOffset>
          <fields>
            <field>
              <name>gpadc_global_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_conv_start</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_soft_rst</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_neg_sel</name>
              <bitOffset>3</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_pos_sel</name>
              <bitOffset>8</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_neg_gnd</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_micbias_en</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_micpga_en</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_byp_micboost</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_rcal_en</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_dwa_en</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_mic2_diff</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_mic1_diff</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_mic_pga2_gain</name>
              <bitOffset>21</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>gpadc_micboost_32db_en</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_chip_sen_pu</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_sen_sel</name>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>gpadc_sen_test_en</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_reg_config1</name>
          <description>gpadc_reg_config1.</description>
          <addressOffset>0x910</addressOffset>
          <fields>
            <field>
              <name>gpadc_cal_os_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_cont_conv_en</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_res_sel</name>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>gpadc_vcm_sel_en</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_vcm_hyst_sel</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_lowv_det_en</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_pwm_trg_en</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_clk_ana_dly</name>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>gpadc_clk_ana_dly_en</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_clk_ana_inv</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_clk_div_ratio</name>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_length</name>
              <bitOffset>21</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_en</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_dither_en</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_v11_sel</name>
              <bitOffset>27</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>gpadc_v18_sel</name>
              <bitOffset>29</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_reg_config2</name>
          <description>gpadc_reg_config2.</description>
          <addressOffset>0x914</addressOffset>
          <fields>
            <field>
              <name>gpadc_diff_mode</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_vref_sel</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_vbat_en</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_tsext_sel</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_ts_en</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_pga_vcm</name>
              <bitOffset>7</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>gpadc_pga_os_cal</name>
              <bitOffset>9</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>gpadc_pga_en</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_pga_vcmi_en</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_chop_mode</name>
              <bitOffset>15</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>gpadc_bias_sel</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_test_en</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_test_sel</name>
              <bitOffset>19</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>gpadc_pga2_gain</name>
              <bitOffset>22</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>gpadc_pga1_gain</name>
              <bitOffset>25</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>gpadc_dly_sel</name>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>gpadc_tsvbe_low</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_1</name>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_2</name>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_3</name>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_4</name>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_5</name>
              <bitOffset>25</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_6</name>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_7</name>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_8</name>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_9</name>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_10</name>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_pos_11</name>
              <bitOffset>25</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_0</name>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_1</name>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_2</name>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_3</name>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_4</name>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_5</name>
              <bitOffset>25</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_6</name>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_7</name>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_8</name>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_9</name>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_10</name>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>gpadc_scan_neg_11</name>
              <bitOffset>25</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_reg_status</name>
          <description>gpadc_reg_status.</description>
          <addressOffset>0x928</addressOffset>
          <fields>
            <field>
              <name>gpadc_data_rdy</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_reg_isr</name>
          <description>gpadc_reg_isr.</description>
          <addressOffset>0x92C</addressOffset>
          <fields>
            <field>
              <name>gpadc_neg_satur</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_pos_satur</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_neg_satur_clr</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_pos_satur_clr</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_neg_satur_mask</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>gpadc_pos_satur_mask</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_reg_result</name>
          <description>gpadc_reg_result.</description>
          <addressOffset>0x930</addressOffset>
          <fields>
            <field>
              <name>gpadc_data_out</name>
              <bitOffset>0</bitOffset>
              <bitWidth>26</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_reg_raw_result</name>
          <description>gpadc_reg_raw_result.</description>
          <addressOffset>0x934</addressOffset>
          <fields>
            <field>
              <name>gpadc_raw_data</name>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpadc_reg_define</name>
          <description>gpadc_reg_define.</description>
          <addressOffset>0x938</addressOffset>
          <fields>
            <field>
              <name>gpadc_os_cal_data</name>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hbncore_resv0</name>
          <description>hbncore_resv0.</description>
          <addressOffset>0x93C</addressOffset>
          <fields>
            <field>
              <name>hbncore_resv0_data</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hbncore_resv1</name>
          <description>hbncore_resv1.</description>
          <addressOffset>0x940</addressOffset>
          <fields>
            <field>
              <name>hbncore_resv1_data</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PDS</name>
      <description>Power-Down Sleep control</description>
      <baseAddress>0x2000E000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PDS_CTL</name>
          <description>PDS_CTL.</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>pds_start_ps</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_sleep_forever</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_xtal_force_off</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wifi_save_state</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_pd_ldo11</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_pd_bg_sys</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_gpio_ie_pu_pd</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_pd_dcdc18</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_gate_clk</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_mem_stby</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_glb_reg_reset_protect</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_iso_en</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wait_xtal_rdy</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_pwr_off</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_pd_xtal</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_soc_enb</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_rst_soc</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_rc32m_off_dis</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ldo11_vsel_en</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_usbpll_pd</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_aupll_pd</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_wifipll_pd</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ldo11_vol</name>
              <bitOffset>23</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_rf</name>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>cr_pds_start_use_tbtt_sleep</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_gpio_iso_mode</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_TIME1</name>
          <description>PDS_TIME1.</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>cr_sleep_duration</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_INT</name>
          <description>PDS_INT.</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>ro_pds_wake_int</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ro_pds_rf_done_int</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ro_pds_wifi_tbtt_sleep_irq</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ro_pds_wifi_tbtt_wakeup_irq</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wake_int_mask</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_rf_done_int_mask</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wifi_tbtt_sleep_irq_mask</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wifi_tbtt_wakeup_irq_mask</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_int_clr</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wakeup_src_en</name>
              <bitOffset>10</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>ro_pds_wakeup_event</name>
              <bitOffset>21</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_CTL2</name>
          <description>PDS_CTL2.</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>cr_pds_force_np_pwr_off</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_wb_pwr_off</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_usb_pwr_off</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_np_iso_en</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_wb_iso_en</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_usb_iso_en</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_np_pds_rst</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_wb_pds_rst</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_usb_pds_rst</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_np_mem_stby</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_wb_mem_stby</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_usb_mem_stby</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_np_gate_clk</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_wb_gate_clk</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_usb_gate_clk</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_CTL3</name>
          <description>PDS_CTL3.</description>
          <addressOffset>0x14</addressOffset>
          <fields>
            <field>
              <name>cr_pds_force_misc_pwr_off</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_misc_iso_en</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_misc_pds_rst</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_misc_mem_stby</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_force_misc_gate_clk</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_np_iso_en</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wb_iso_en</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_usb_iso_en</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_misc_iso_en</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_CTL4</name>
          <description>PDS_CTL4.</description>
          <addressOffset>0x18</addressOffset>
          <fields>
            <field>
              <name>cr_pds_np_pwr_off</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_np_reset</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_np_mem_stby</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_np_gate_clk</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wb_pwr_off</name>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wb_reset</name>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wb_mem_stby</name>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_wb_gate_clk</name>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_usb_pwr_off</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_usb_reset</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_usb_mem_stby</name>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_usb_gate_clk</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_misc_pwr_off</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_misc_reset</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_misc_mem_stby</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_misc_gate_clk</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pds_stat</name>
          <description>pds_stat.</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>ro_pds_state</name>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>ro_pds_rf_state</name>
              <bitOffset>8</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>pds_reset_event</name>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>pds_clr_reset_event</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pds_ram1</name>
          <description>pds_ram1.</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>cr_pds_ram_clk_cnt</name>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>cr_pds_ram_clk2_cnt</name>
              <bitOffset>16</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_np_ram_clk</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_wb_ram_clk</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_usb_ram_clk</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_misc_ram_clk</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_ram_clk2</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_ram_clk</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_CTL5</name>
          <description>PDS_CTL5.</description>
          <addressOffset>0x24</addressOffset>
          <fields>
            <field>
              <name>cr_np_wfi_mask</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_pad_od_en</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_ctrl_usb33</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_pd_ldo18io</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_gpio_keep_en</name>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_RAM2</name>
          <description>PDS_RAM2.</description>
          <addressOffset>0x28</addressOffset>
          <fields>
            <field>
              <name>cr_wram_slp</name>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>cr_wram_ret</name>
              <bitOffset>10</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pds_gpio_i_set</name>
          <description>pds_gpio_i_set.</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>cr_pds_gpio_ie_set</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>cr_pds_gpio_pd_set</name>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>cr_pds_gpio_pu_set</name>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pds_gpio_pd_set</name>
          <description>pds_gpio_pd_set.</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>cr_pds_gpio_set_int_mask</name>
              <bitOffset>0</bitOffset>
              <bitWidth>31</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pds_gpio_int</name>
          <description>pds_gpio_int.</description>
          <addressOffset>0x40</addressOffset>
          <fields>
            <field>
              <name>pds_gpio_set1_int_clr</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pds_gpio_set1_int_mode</name>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>pds_gpio_set2_int_clr</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pds_gpio_set2_int_mode</name>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>pds_gpio_set3_int_clr</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pds_gpio_set3_int_mode</name>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>pds_gpio_set4_int_clr</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pds_gpio_set4_int_mode</name>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pds_gpio_stat</name>
          <description>pds_gpio_stat.</description>
          <addressOffset>0x44</addressOffset>
          <fields>
            <field>
              <name>pds_gpio_int_stat</name>
              <bitOffset>0</bitOffset>
              <bitWidth>31</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_RAM3</name>
          <description>PDS_RAM3.</description>
          <addressOffset>0x48</addressOffset>
          <fields>
            <field>
              <name>cr_ocram_ret</name>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PDS_RAM4</name>
          <description>PDS_RAM4.</description>
          <addressOffset>0x4C</addressOffset>
          <fields>
            <field>
              <name>cr_ocram_slp</name>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cpu_core_cfg1</name>
          <description>cpu_core_cfg1.</description>
          <addressOffset>0x114</addressOffset>
          <fields>
            <field>
              <name>reg_pll_sel</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>reg_mcu1_clk_en</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cpu_core_cfg14</name>
          <description>cpu_core_cfg14.</description>
          <addressOffset>0x148</addressOffset>
          <fields>
            <field>
              <name>e906_rst_addr</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rc32m_ctrl0</name>
          <description>rc32m_ctrl0.</description>
          <addressOffset>0x300</addressOffset>
          <fields>
            <field>
              <name>rc32m_cal_done</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_rdy</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_cal_inprogress</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_cal_div</name>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>rc32m_cal_precharge</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_dig_code_fr_cal</name>
              <bitOffset>6</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>rc32m_allow_cal</name>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_refclk_half</name>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_ext_code_en</name>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_cal_en</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_pd</name>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_code_fr_ext</name>
              <bitOffset>22</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rc32m_ctrl1</name>
          <description>rc32m_ctrl1.</description>
          <addressOffset>0x304</addressOffset>
          <fields>
            <field>
              <name>rc32m_test_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_soft_rst</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_clk_soft_rst</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_clk_inv</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc32m_clk_force_on</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rc32m_ctrl2</name>
          <description>rc32m_ctrl2.</description>
          <addressOffset>0x308</addressOffset>
          <fields>
            <field>
              <name>rc32m_code_fr_ext2</name>
              <bitOffset>22</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>rc32m_ext_code_sel</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pu_rst_clkpll</name>
          <description>pu_rst_clkpll.</description>
          <addressOffset>0x400</addressOffset>
          <fields>
            <field>
              <name>cr_pds_pu_clkpll_sfreg</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cr_pds_pu_clkpll</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>usb_ctl</name>
          <description>usb_ctl.</description>
          <addressOffset>0x500</addressOffset>
          <fields>
            <field>
              <name>reg_usb_sw_rst_n</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_usb_ext_susp_n</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_usb_wakeup</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_usb_l1_wakeup</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_usb_drvbus_pol</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_usb_iddig</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>usb_phy_ctrl</name>
          <description>usb_phy_ctrl.</description>
          <addressOffset>0x504</addressOffset>
          <fields>
            <field>
              <name>reg_usb_phy_ponrst</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_usb_phy_oscouten</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_usb_phy_xtlsel</name>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>reg_usb_phy_outclksel</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_usb_phy_pllaliv</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_pu_usb20_psw</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CCI</name>
      <description>CCI</description>
      <baseAddress>0x20008000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>cci_cfg</name>
          <description>cci_cfg.</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>cci_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cci_slv_sel_cci2</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cci_mas_sel_cci2</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cci_mas_hw_mode</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_m_cci_sclk_en</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_div_m_cci_sclk</name>
              <bitOffset>5</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>cfg_cci1_pre_read</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_scci_clk_inv</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_mcci_clk_inv</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cfg_mcci_dly_r</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cci_addr</name>
          <description>cci_addr.</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>apb_cci_addr</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cci_wdata</name>
          <description>cci_wdata.</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>apb_cci_wdata</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cci_rdata</name>
          <description>cci_rdata.</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>apb_cci_rdata</name>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cci_ctl</name>
          <description>cci_ctl.</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>cci_write_flag</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cci_read_flag</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_state</name>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg0</name>
          <description>audio_pll_cfg0.</description>
          <addressOffset>0x750</addressOffset>
          <fields>
            <field>
              <name>aupll_sdm_rstb</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_postdiv_rstb</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_fbdv_rstb</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_refdiv_rstb</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_aupll_postdiv</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_aupll_fbdv</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_aupll_clamp_op</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_aupll_pfd</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_aupll_cp</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_aupll_sfreg</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_aupll</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pu_aupll_clktree</name>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg1</name>
          <description>audio_pll_cfg1.</description>
          <addressOffset>0x754</addressOffset>
          <fields>
            <field>
              <name>aupll_postdiv</name>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>aupll_refdiv_ratio</name>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>aupll_refclk_sel</name>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_vg11_sel</name>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_vg13_sel</name>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg2</name>
          <description>audio_pll_cfg2.</description>
          <addressOffset>0x758</addressOffset>
          <fields>
            <field>
              <name>aupll_sel_cp_bias</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_icp_5u</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_icp_1u</name>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_int_frac_sw</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_cp_startup_en</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_cp_opamp_en</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg3</name>
          <description>audio_pll_cfg3.</description>
          <addressOffset>0x75C</addressOffset>
          <fields>
            <field>
              <name>aupll_c4_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_r4</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_r4_short</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_c3</name>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_cz</name>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_rz</name>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg4</name>
          <description>audio_pll_cfg4.</description>
          <addressOffset>0x760</addressOffset>
          <fields>
            <field>
              <name>aupll_sel_sample_clk</name>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_sel_fb_clk</name>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aupll_sdmclk_sel</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg5</name>
          <description>audio_pll_cfg5.</description>
          <addressOffset>0x764</addressOffset>
          <fields>
            <field>
              <name>aupll_vco_speed</name>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg6</name>
          <description>audio_pll_cfg6.</description>
          <addressOffset>0x768</addressOffset>
          <fields>
            <field>
              <name>aupll_sdmin</name>
              <bitOffset>0</bitOffset>
              <bitWidth>19</bitWidth>
            </field>
            <field>
              <name>aupll_sdm_bypass</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg7</name>
          <description>audio_pll_cfg7.</description>
          <addressOffset>0x76C</addressOffset>
          <fields>
            <field>
              <name>aupll_sdm_order_sel</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_sdm_sig_dith_sel</name>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg8</name>
          <description>audio_pll_cfg8.</description>
          <addressOffset>0x770</addressOffset>
          <fields>
            <field>
              <name>aupll_en_div1</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_en_div2</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_en_div2p5</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_en_div3</name>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_en_div4</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_en_div5</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_en_div6</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_en_div10</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_en_div15</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_sel_div1_div2</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg9</name>
          <description>audio_pll_cfg9.</description>
          <addressOffset>0x774</addressOffset>
          <fields>
            <field>
              <name>aupll_dc_tp_out_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_aupll</name>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ten_aupll_sfreg</name>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_aupll_fin</name>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_aupll_fref</name>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_aupll_fsdm</name>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_aupll_div15</name>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_aupll_div5</name>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dten_aupll_postdiv_clk</name>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dtest_aupll_pulldown</name>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg10</name>
          <description>audio_pll_cfg10.</description>
          <addressOffset>0x778</addressOffset>
          <fields>
            <field>
              <name>aupll_ssc_en</name>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_ssc_cnt</name>
              <bitOffset>4</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>aupll_ssc_gain</name>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>aupll_ssc_start_gate_en</name>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_ssc_start</name>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>audio_pll_cfg11</name>
          <description>audio_pll_cfg11.</description>
          <addressOffset>0x77C</addressOffset>
          <fields>
            <field>
              <name>aupll_resv</name>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_15</name>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_10</name>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_6</name>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_5</name>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_4</name>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_3</name>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_2p5</name>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_2</name>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aupll_dl_ctrl_1</name>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>