
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011a0c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a718  08011cb0  08011cb0  00021cb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c3c8  0801c3c8  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  0801c3c8  0801c3c8  0002c3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c3d0  0801c3d0  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c3d0  0801c3d0  0002c3d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c3d4  0801c3d4  0002c3d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005e0  24000000  0801c3d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ee30  240005e0  0801c9b8  000305e0  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  2400f410  0801c9b8  0003f410  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005badf  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000097df  00000000  00000000  000aab0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b18  00000000  00000000  000b42f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00004670  00000000  00000000  000b5e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00040203  00000000  00000000  000ba478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003da18  00000000  00000000  000fa67b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00183ea5  00000000  00000000  00138093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c8  00000000  00000000  002bbf38  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007260  00000000  00000000  002bc000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00028719  00000000  00000000  002c3260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240005e0 	.word	0x240005e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011c94 	.word	0x08011c94

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240005e4 	.word	0x240005e4
 80002dc:	08011c94 	.word	0x08011c94

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <shiftBits>:
void shiftBits() {
	// we know we've got a dit or a dah, let's find out which
	// then we will shift the bits in myNum and then add 1 or not add 1

	//	if (downTime < dit / 3) return;  // ignore my keybounce //TODO serve? blocca l'autoregolazione
	if (downTime < 10) return;
 8000688:	4b41      	ldr	r3, [pc, #260]	; (8000790 <shiftBits+0x108>)
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	2a09      	cmp	r2, #9
 800068e:	dd5e      	ble.n	800074e <shiftBits+0xc6>

	myNum = myNum << 1;   // shift bits left
 8000690:	4940      	ldr	r1, [pc, #256]	; (8000794 <shiftBits+0x10c>)
	ditOrDah = true;        // we will know which one in two lines


	// If it is a dit we add 1. If it is a dah we do nothing!
	if (downTime < dit) {
 8000692:	4841      	ldr	r0, [pc, #260]	; (8000798 <shiftBits+0x110>)
	myNum = myNum << 1;   // shift bits left
 8000694:	680b      	ldr	r3, [r1, #0]
void shiftBits() {
 8000696:	b470      	push	{r4, r5, r6}
	ditOrDah = true;        // we will know which one in two lines
 8000698:	2601      	movs	r6, #1
	if (downTime < dit) {
 800069a:	6804      	ldr	r4, [r0, #0]
	ditOrDah = true;        // we will know which one in two lines
 800069c:	4d3f      	ldr	r5, [pc, #252]	; (800079c <shiftBits+0x114>)
	myNum = myNum << 1;   // shift bits left
 800069e:	40b3      	lsls	r3, r6
	if (downTime < dit) {
 80006a0:	42a2      	cmp	r2, r4
	ditOrDah = true;        // we will know which one in two lines
 80006a2:	702e      	strb	r6, [r5, #0]
	myNum = myNum << 1;   // shift bits left
 80006a4:	600b      	str	r3, [r1, #0]
	if (downTime < dit) {
 80006a6:	da01      	bge.n	80006ac <shiftBits+0x24>
		myNum++;           // add one because it is a dit
 80006a8:	4433      	add	r3, r6
 80006aa:	600b      	str	r3, [r1, #0]
	}
	LastPulsesRatio =  (float)downTime/ LastDownTime;
 80006ac:	ee07 2a90 	vmov	s15, r2
 80006b0:	493b      	ldr	r1, [pc, #236]	; (80007a0 <shiftBits+0x118>)
	if (((LastPulsesRatio > 1.8) && (LastPulsesRatio < 5.0)) || ((LastPulsesRatio > (1/1.8)) && (LastPulsesRatio < (1 / 5.0))))
 80006b2:	eeb1 6a04 	vmov.f32	s12, #20	; 0x40a00000  5.0
	LastPulsesRatio =  (float)downTime/ LastDownTime;
 80006b6:	4b3b      	ldr	r3, [pc, #236]	; (80007a4 <shiftBits+0x11c>)
 80006b8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80006bc:	edd1 7a00 	vldr	s15, [r1]
 80006c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	if (((LastPulsesRatio > 1.8) && (LastPulsesRatio < 5.0)) || ((LastPulsesRatio > (1/1.8)) && (LastPulsesRatio < (1 / 5.0))))
 80006c4:	eeb4 7a46 	vcmp.f32	s14, s12
	LastPulsesRatio =  (float)downTime/ LastDownTime;
 80006c8:	ed83 7a00 	vstr	s14, [r3]
	if (((LastPulsesRatio > 1.8) && (LastPulsesRatio < 5.0)) || ((LastPulsesRatio > (1/1.8)) && (LastPulsesRatio < (1 / 5.0))))
 80006cc:	eeb7 5ac7 	vcvt.f64.f32	d5, s14
 80006d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006d4:	d506      	bpl.n	80006e4 <shiftBits+0x5c>
 80006d6:	ed9f 4b28 	vldr	d4, [pc, #160]	; 8000778 <shiftBits+0xf0>
 80006da:	eeb4 5bc4 	vcmpe.f64	d5, d4
 80006de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006e2:	dc11      	bgt.n	8000708 <shiftBits+0x80>
 80006e4:	ed9f 4b26 	vldr	d4, [pc, #152]	; 8000780 <shiftBits+0xf8>
 80006e8:	eeb4 5b44 	vcmp.f64	d5, d4
 80006ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f0:	d506      	bpl.n	8000700 <shiftBits+0x78>
 80006f2:	ed9f 4b25 	vldr	d4, [pc, #148]	; 8000788 <shiftBits+0x100>
 80006f6:	eeb4 5b44 	vcmp.f64	d5, d4
 80006fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006fe:	dc03      	bgt.n	8000708 <shiftBits+0x80>
		if (averageDah < 50)
			averageDah = 50;
		dit = averageDah / 3;                    // normal dit would be this
		dit = dit * 2;    // double it to get the threshold between dits and dahs
	}
	LastDownTime = downTime;
 8000700:	edc1 6a00 	vstr	s13, [r1]
}
 8000704:	bc70      	pop	{r4, r5, r6}
 8000706:	4770      	bx	lr
		if (LastPulsesRatio > 1)
 8000708:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800070c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8000710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000714:	dd1c      	ble.n	8000750 <shiftBits+0xc8>
 8000716:	4613      	mov	r3, r2
		averageDah = (downTime + 7 * averageDah) / 8;  // running average of dahs
 8000718:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
		if (averageDah > 400)
 800071c:	f640 4587 	movw	r5, #3207	; 0xc87
		CurrentAverageDah = averageDah;
 8000720:	4e21      	ldr	r6, [pc, #132]	; (80007a8 <shiftBits+0x120>)
		averageDah = (downTime + 7 * averageDah) / 8;  // running average of dahs
 8000722:	4413      	add	r3, r2
 8000724:	4c21      	ldr	r4, [pc, #132]	; (80007ac <shiftBits+0x124>)
 8000726:	2b00      	cmp	r3, #0
 8000728:	461a      	mov	r2, r3
 800072a:	bfb8      	it	lt
 800072c:	1dda      	addlt	r2, r3, #7
		if (averageDah > 400)
 800072e:	42ab      	cmp	r3, r5
		averageDah = (downTime + 7 * averageDah) / 8;  // running average of dahs
 8000730:	ea4f 02e2 	mov.w	r2, r2, asr #3
		CurrentAverageDah = averageDah;
 8000734:	6032      	str	r2, [r6, #0]
		averageDah = (downTime + 7 * averageDah) / 8;  // running average of dahs
 8000736:	6022      	str	r2, [r4, #0]
		if (averageDah > 400)
 8000738:	dd0f      	ble.n	800075a <shiftBits+0xd2>
			averageDah = 400;
 800073a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800073e:	f44f 7385 	mov.w	r3, #266	; 0x10a
 8000742:	6022      	str	r2, [r4, #0]
		dit = dit * 2;    // double it to get the threshold between dits and dahs
 8000744:	6003      	str	r3, [r0, #0]
	LastDownTime = downTime;
 8000746:	edc1 6a00 	vstr	s13, [r1]
}
 800074a:	bc70      	pop	{r4, r5, r6}
 800074c:	4770      	bx	lr
 800074e:	4770      	bx	lr
			averageDah = LastDownTime;
 8000750:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000754:	ee17 3a90 	vmov	r3, s15
 8000758:	e7de      	b.n	8000718 <shiftBits+0x90>
		if (averageDah < 50)
 800075a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800075e:	da03      	bge.n	8000768 <shiftBits+0xe0>
			averageDah = 50;
 8000760:	2232      	movs	r2, #50	; 0x32
 8000762:	2320      	movs	r3, #32
 8000764:	6022      	str	r2, [r4, #0]
 8000766:	e7ed      	b.n	8000744 <shiftBits+0xbc>
 8000768:	2218      	movs	r2, #24
 800076a:	fb93 f3f2 	sdiv	r3, r3, r2
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	e7e8      	b.n	8000744 <shiftBits+0xbc>
 8000772:	bf00      	nop
 8000774:	f3af 8000 	nop.w
 8000778:	cccccccd 	.word	0xcccccccd
 800077c:	3ffccccc 	.word	0x3ffccccc
 8000780:	9999999a 	.word	0x9999999a
 8000784:	3fc99999 	.word	0x3fc99999
 8000788:	71c71c72 	.word	0x71c71c72
 800078c:	3fe1c71c 	.word	0x3fe1c71c
 8000790:	240005fc 	.word	0x240005fc
 8000794:	2400060c 	.word	0x2400060c
 8000798:	24000024 	.word	0x24000024
 800079c:	24000028 	.word	0x24000028
 80007a0:	24008dd4 	.word	0x24008dd4
 80007a4:	24002f7c 	.word	0x24002f7c
 80007a8:	2400d720 	.word	0x2400d720
 80007ac:	24000000 	.word	0x24000000

080007b0 <printPunctuation>:
	// marks. Then as I was copying code off of web sites I added
	// characters we don't normally see on the air and the list got
	// a little long. Using 'switch' to handle them is much better.


	switch (myNum) {
 80007b0:	4b2a      	ldr	r3, [pc, #168]	; (800085c <printPunctuation+0xac>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b7a      	cmp	r3, #122	; 0x7a
 80007b6:	dc20      	bgt.n	80007fa <printPunctuation+0x4a>
 80007b8:	2b46      	cmp	r3, #70	; 0x46
 80007ba:	dd2a      	ble.n	8000812 <printPunctuation+0x62>
 80007bc:	3b47      	subs	r3, #71	; 0x47
 80007be:	2b33      	cmp	r3, #51	; 0x33
 80007c0:	d827      	bhi.n	8000812 <printPunctuation+0x62>
 80007c2:	e8df f003 	tbb	[pc, r3]
 80007c6:	262b      	.short	0x262b
 80007c8:	2f262626 	.word	0x2f262626
 80007cc:	26262626 	.word	0x26262626
 80007d0:	33262626 	.word	0x33262626
 80007d4:	26262626 	.word	0x26262626
 80007d8:	26262626 	.word	0x26262626
 80007dc:	26263726 	.word	0x26263726
 80007e0:	2626263b 	.word	0x2626263b
 80007e4:	2626263f 	.word	0x2626263f
 80007e8:	26264326 	.word	0x26264326
 80007ec:	26262626 	.word	0x26262626
 80007f0:	26472626 	.word	0x26472626
 80007f4:	26262626 	.word	0x26262626
 80007f8:	2226      	.short	0x2226
 80007fa:	2bf6      	cmp	r3, #246	; 0xf6
 80007fc:	d109      	bne.n	8000812 <printPunctuation+0x62>
		break;
	case 115:
		lcdGuy = '?';
		break;
	case 246:
		lcdGuy = '$';
 80007fe:	4a18      	ldr	r2, [pc, #96]	; (8000860 <printPunctuation+0xb0>)
 8000800:	2324      	movs	r3, #36	; 0x24
 8000802:	7013      	strb	r3, [r2, #0]
	sendToLCD();    // go figure out where to put it on the display
}

void sendToLCD(){

	DecodedCWChar = lcdGuy;
 8000804:	4a17      	ldr	r2, [pc, #92]	; (8000864 <printPunctuation+0xb4>)
 8000806:	7013      	strb	r3, [r2, #0]
}
 8000808:	4770      	bx	lr
		lcdGuy = 'k';
 800080a:	4a15      	ldr	r2, [pc, #84]	; (8000860 <printPunctuation+0xb0>)
 800080c:	236b      	movs	r3, #107	; 0x6b
 800080e:	7013      	strb	r3, [r2, #0]
		break;
 8000810:	e7f8      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = '#';    // Should not get here
 8000812:	2223      	movs	r2, #35	; 0x23
 8000814:	4912      	ldr	r1, [pc, #72]	; (8000860 <printPunctuation+0xb0>)
		break;
 8000816:	4613      	mov	r3, r2
		lcdGuy = '#';    // Should not get here
 8000818:	700a      	strb	r2, [r1, #0]
		break;
 800081a:	e7f3      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = ':';
 800081c:	4a10      	ldr	r2, [pc, #64]	; (8000860 <printPunctuation+0xb0>)
 800081e:	233a      	movs	r3, #58	; 0x3a
 8000820:	7013      	strb	r3, [r2, #0]
		break;
 8000822:	e7ef      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = ',';
 8000824:	4a0e      	ldr	r2, [pc, #56]	; (8000860 <printPunctuation+0xb0>)
 8000826:	232c      	movs	r3, #44	; 0x2c
 8000828:	7013      	strb	r3, [r2, #0]
		break;
 800082a:	e7eb      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = '!';
 800082c:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <printPunctuation+0xb0>)
 800082e:	2321      	movs	r3, #33	; 0x21
 8000830:	7013      	strb	r3, [r2, #0]
		break;
 8000832:	e7e7      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = '-';
 8000834:	4a0a      	ldr	r2, [pc, #40]	; (8000860 <printPunctuation+0xb0>)
 8000836:	232d      	movs	r3, #45	; 0x2d
 8000838:	7013      	strb	r3, [r2, #0]
		break;
 800083a:	e7e3      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = 39;    // Apostrophe
 800083c:	4a08      	ldr	r2, [pc, #32]	; (8000860 <printPunctuation+0xb0>)
 800083e:	2327      	movs	r3, #39	; 0x27
 8000840:	7013      	strb	r3, [r2, #0]
		break;
 8000842:	e7df      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = '@';
 8000844:	4a06      	ldr	r2, [pc, #24]	; (8000860 <printPunctuation+0xb0>)
 8000846:	2340      	movs	r3, #64	; 0x40
 8000848:	7013      	strb	r3, [r2, #0]
		break;
 800084a:	e7db      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = '.';
 800084c:	4a04      	ldr	r2, [pc, #16]	; (8000860 <printPunctuation+0xb0>)
 800084e:	232e      	movs	r3, #46	; 0x2e
 8000850:	7013      	strb	r3, [r2, #0]
		break;
 8000852:	e7d7      	b.n	8000804 <printPunctuation+0x54>
		lcdGuy = '?';
 8000854:	4a02      	ldr	r2, [pc, #8]	; (8000860 <printPunctuation+0xb0>)
 8000856:	233f      	movs	r3, #63	; 0x3f
 8000858:	7013      	strb	r3, [r2, #0]
		break;
 800085a:	e7d3      	b.n	8000804 <printPunctuation+0x54>
 800085c:	2400060c 	.word	0x2400060c
 8000860:	24000041 	.word	0x24000041
 8000864:	24009de4 	.word	0x24009de4

08000868 <keyIsUp>:
void keyIsUp() {
 8000868:	b570      	push	{r4, r5, r6, lr}
	if (startUpTime == 0){startUpTime = HAL_GetTick();}
 800086a:	4c3d      	ldr	r4, [pc, #244]	; (8000960 <keyIsUp+0xf8>)
	LED_GREEN_OFF;
 800086c:	2200      	movs	r2, #0
 800086e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000872:	483c      	ldr	r0, [pc, #240]	; (8000964 <keyIsUp+0xfc>)
 8000874:	f006 fa9c 	bl	8006db0 <HAL_GPIO_WritePin>
	if (startUpTime == 0){startUpTime = HAL_GetTick();}
 8000878:	6823      	ldr	r3, [r4, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d069      	beq.n	8000952 <keyIsUp+0xea>
	upTime = HAL_GetTick() - startUpTime;
 800087e:	f003 facd 	bl	8003e1c <HAL_GetTick>
 8000882:	6823      	ldr	r3, [r4, #0]
 8000884:	4c38      	ldr	r4, [pc, #224]	; (8000968 <keyIsUp+0x100>)
 8000886:	1ac0      	subs	r0, r0, r3
	if (upTime<10)return;
 8000888:	2809      	cmp	r0, #9
	upTime = HAL_GetTick() - startUpTime;
 800088a:	6020      	str	r0, [r4, #0]
	if (upTime<10)return;
 800088c:	dd4d      	ble.n	800092a <keyIsUp+0xc2>
	if (upTime > (averageDah*2)) {
 800088e:	4b37      	ldr	r3, [pc, #220]	; (800096c <keyIsUp+0x104>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	ebb0 0f43 	cmp.w	r0, r3, lsl #1
 8000896:	dd26      	ble.n	80008e6 <keyIsUp+0x7e>
	if (justDid) return;  // only one space, no matter how long the gap
 8000898:	4b35      	ldr	r3, [pc, #212]	; (8000970 <keyIsUp+0x108>)
 800089a:	781a      	ldrb	r2, [r3, #0]
 800089c:	bb1a      	cbnz	r2, 80008e6 <keyIsUp+0x7e>
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 800089e:	4a35      	ldr	r2, [pc, #212]	; (8000974 <keyIsUp+0x10c>)
	justDid = true;       // so we don't do this twice
 80008a0:	2501      	movs	r5, #1
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 80008a2:	4e35      	ldr	r6, [pc, #212]	; (8000978 <keyIsUp+0x110>)
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 80008a4:	6811      	ldr	r1, [r2, #0]
	justDid = true;       // so we don't do this twice
 80008a6:	701d      	strb	r5, [r3, #0]
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 80008a8:	1840      	adds	r0, r0, r1
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 80008aa:	4b34      	ldr	r3, [pc, #208]	; (800097c <keyIsUp+0x114>)
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 80008ac:	bf48      	it	mi
 80008ae:	1940      	addmi	r0, r0, r5
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 80008b0:	6819      	ldr	r1, [r3, #0]
	lastSpace=letterCount;         // keep track of this, our last, space
 80008b2:	4b33      	ldr	r3, [pc, #204]	; (8000980 <keyIsUp+0x118>)
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 80008b4:	2520      	movs	r5, #32
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 80008b6:	1040      	asrs	r0, r0, #1
	if (letterCount < 20) {
 80008b8:	2913      	cmp	r1, #19
	lastSpace=letterCount;         // keep track of this, our last, space
 80008ba:	6019      	str	r1, [r3, #0]
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 80008bc:	f100 0014 	add.w	r0, r0, #20
	lastWordCount=0;      // start counting length of word again
 80008c0:	4b30      	ldr	r3, [pc, #192]	; (8000984 <keyIsUp+0x11c>)
	currentLine[letterCount]=' ';  // and a space to the variable that stores the current line
 80008c2:	5475      	strb	r5, [r6, r1]
	averageWordGap = ((averageWordGap + upTime) / 2) + 20;
 80008c4:	6010      	str	r0, [r2, #0]
	lastWordCount=0;      // start counting length of word again
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 3220 	mov.w	r2, #538976288	; 0x20202020
	lcdGuy=' ';         // this is going to go to the LCD
 80008ce:	4e2e      	ldr	r6, [pc, #184]	; (8000988 <keyIsUp+0x120>)
	lastWordCount=0;      // start counting length of word again
 80008d0:	6018      	str	r0, [r3, #0]
	for (int i=0; i<20; i++) {
 80008d2:	4b2e      	ldr	r3, [pc, #184]	; (800098c <keyIsUp+0x124>)
	lcdGuy=' ';         // this is going to go to the LCD
 80008d4:	7035      	strb	r5, [r6, #0]
 80008d6:	611a      	str	r2, [r3, #16]
	if (letterCount < 20) {
 80008d8:	e9c3 2200 	strd	r2, r2, [r3]
 80008dc:	e9c3 2202 	strd	r2, r2, [r3, #8]
 80008e0:	dc01      	bgt.n	80008e6 <keyIsUp+0x7e>
	DecodedCWChar = lcdGuy;
 80008e2:	4b2b      	ldr	r3, [pc, #172]	; (8000990 <keyIsUp+0x128>)
 80008e4:	701d      	strb	r5, [r3, #0]
	if (startDownTime > 0){
 80008e6:	4d2b      	ldr	r5, [pc, #172]	; (8000994 <keyIsUp+0x12c>)
 80008e8:	682b      	ldr	r3, [r5, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	dc1e      	bgt.n	800092c <keyIsUp+0xc4>
	if (!ditOrDah) {
 80008ee:	4b2a      	ldr	r3, [pc, #168]	; (8000998 <keyIsUp+0x130>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	b33b      	cbz	r3, 8000944 <keyIsUp+0xdc>
	if (!characterDone) {
 80008f4:	4829      	ldr	r0, [pc, #164]	; (800099c <keyIsUp+0x134>)
 80008f6:	7803      	ldrb	r3, [r0, #0]
 80008f8:	b9bb      	cbnz	r3, 800092a <keyIsUp+0xc2>
		if (upTime > dit) {
 80008fa:	4a29      	ldr	r2, [pc, #164]	; (80009a0 <keyIsUp+0x138>)
 80008fc:	6821      	ldr	r1, [r4, #0]
 80008fe:	6812      	ldr	r2, [r2, #0]
 8000900:	4291      	cmp	r1, r2
 8000902:	dd0f      	ble.n	8000924 <keyIsUp+0xbc>
	if (myNum > 63) {
 8000904:	4c27      	ldr	r4, [pc, #156]	; (80009a4 <keyIsUp+0x13c>)
	justDid = false;         // OK to print a space again after this
 8000906:	491a      	ldr	r1, [pc, #104]	; (8000970 <keyIsUp+0x108>)
	if (myNum > 63) {
 8000908:	6822      	ldr	r2, [r4, #0]
	justDid = false;         // OK to print a space again after this
 800090a:	700b      	strb	r3, [r1, #0]
	if (myNum > 63) {
 800090c:	2a3f      	cmp	r2, #63	; 0x3f
 800090e:	dc24      	bgt.n	800095a <keyIsUp+0xf2>
	lcdGuy = mySet[myNum]; // Find the letter in the character set
 8000910:	4b25      	ldr	r3, [pc, #148]	; (80009a8 <keyIsUp+0x140>)
 8000912:	491d      	ldr	r1, [pc, #116]	; (8000988 <keyIsUp+0x120>)
 8000914:	5c9b      	ldrb	r3, [r3, r2]
	DecodedCWChar = lcdGuy;
 8000916:	4a1e      	ldr	r2, [pc, #120]	; (8000990 <keyIsUp+0x128>)
	lcdGuy = mySet[myNum]; // Find the letter in the character set
 8000918:	700b      	strb	r3, [r1, #0]
	DecodedCWChar = lcdGuy;
 800091a:	7013      	strb	r3, [r2, #0]
			characterDone=true;     // We got him, we're done here
 800091c:	2201      	movs	r2, #1
			myNum=0;                // This sets us up for getting the next start bit
 800091e:	2300      	movs	r3, #0
			characterDone=true;     // We got him, we're done here
 8000920:	7002      	strb	r2, [r0, #0]
			myNum=0;                // This sets us up for getting the next start bit
 8000922:	6023      	str	r3, [r4, #0]
		downTime=0;               // Reset our keyDown counter
 8000924:	4b21      	ldr	r3, [pc, #132]	; (80009ac <keyIsUp+0x144>)
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
}
 800092a:	bd70      	pop	{r4, r5, r6, pc}
		downTime = HAL_GetTick() - startDownTime;  // how long was the tone on?
 800092c:	f003 fa76 	bl	8003e1c <HAL_GetTick>
 8000930:	6829      	ldr	r1, [r5, #0]
 8000932:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <keyIsUp+0x144>)
		startDownTime=0;      // clear the 'Key Down' timer
 8000934:	2200      	movs	r2, #0
		downTime = HAL_GetTick() - startDownTime;  // how long was the tone on?
 8000936:	1a40      	subs	r0, r0, r1
		startDownTime=0;      // clear the 'Key Down' timer
 8000938:	602a      	str	r2, [r5, #0]
		downTime = HAL_GetTick() - startDownTime;  // how long was the tone on?
 800093a:	6018      	str	r0, [r3, #0]
	if (!ditOrDah) {
 800093c:	4b16      	ldr	r3, [pc, #88]	; (8000998 <keyIsUp+0x130>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d1d7      	bne.n	80008f4 <keyIsUp+0x8c>
		shiftBits();    // let's go find out! And do our Magic with the bits
 8000944:	f7ff fea0 	bl	8000688 <shiftBits>
	if (!characterDone) {
 8000948:	4814      	ldr	r0, [pc, #80]	; (800099c <keyIsUp+0x134>)
 800094a:	7803      	ldrb	r3, [r0, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d1ec      	bne.n	800092a <keyIsUp+0xc2>
 8000950:	e7d3      	b.n	80008fa <keyIsUp+0x92>
	if (startUpTime == 0){startUpTime = HAL_GetTick();}
 8000952:	f003 fa63 	bl	8003e1c <HAL_GetTick>
 8000956:	6020      	str	r0, [r4, #0]
 8000958:	e791      	b.n	800087e <keyIsUp+0x16>
		printPunctuation();  // The value we parsed is bigger than our character array
 800095a:	f7ff ff29 	bl	80007b0 <printPunctuation>
		return;              // Go back to the main loop(), we're done here.
 800095e:	e7dd      	b.n	800091c <keyIsUp+0xb4>
 8000960:	24000614 	.word	0x24000614
 8000964:	58020000 	.word	0x58020000
 8000968:	24000618 	.word	0x24000618
 800096c:	24000000 	.word	0x24000000
 8000970:	24000029 	.word	0x24000029
 8000974:	24000004 	.word	0x24000004
 8000978:	2400000c 	.word	0x2400000c
 800097c:	24000608 	.word	0x24000608
 8000980:	24000600 	.word	0x24000600
 8000984:	24000604 	.word	0x24000604
 8000988:	24000041 	.word	0x24000041
 800098c:	2400002c 	.word	0x2400002c
 8000990:	24009de4 	.word	0x24009de4
 8000994:	24000610 	.word	0x24000610
 8000998:	24000028 	.word	0x24000028
 800099c:	24000008 	.word	0x24000008
 80009a0:	24000024 	.word	0x24000024
 80009a4:	2400060c 	.word	0x2400060c
 80009a8:	24000044 	.word	0x24000044
 80009ac:	240005fc 	.word	0x240005fc

080009b0 <DecodeCW>:
	if (CWIn > 1) keyIsDown();       // tone is being decoded
 80009b0:	4b12      	ldr	r3, [pc, #72]	; (80009fc <DecodeCW+0x4c>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d91a      	bls.n	80009ee <DecodeCW+0x3e>
	LED_GREEN_ON;
 80009b8:	2201      	movs	r2, #1
 80009ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009be:	4810      	ldr	r0, [pc, #64]	; (8000a00 <DecodeCW+0x50>)
{
 80009c0:	b510      	push	{r4, lr}
	LED_GREEN_ON;
 80009c2:	f006 f9f5 	bl	8006db0 <HAL_GPIO_WritePin>
	if (startUpTime>0){
 80009c6:	4b0f      	ldr	r3, [pc, #60]	; (8000a04 <DecodeCW+0x54>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	2a00      	cmp	r2, #0
 80009cc:	dd01      	ble.n	80009d2 <DecodeCW+0x22>
		startUpTime=0;    // clear the 'Key Up' timer
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
	if (startDownTime == 0){
 80009d2:	4c0d      	ldr	r4, [pc, #52]	; (8000a08 <DecodeCW+0x58>)
 80009d4:	6823      	ldr	r3, [r4, #0]
 80009d6:	b163      	cbz	r3, 80009f2 <DecodeCW+0x42>
	if (myNum == 0) {      // myNum will equal zero at the beginning of a character
 80009d8:	4a0c      	ldr	r2, [pc, #48]	; (8000a0c <DecodeCW+0x5c>)
	characterDone=false; // we're still building a character
 80009da:	2300      	movs	r3, #0
 80009dc:	4c0c      	ldr	r4, [pc, #48]	; (8000a10 <DecodeCW+0x60>)
	ditOrDah=false;      // the key is still down we're not done with the tone
 80009de:	480d      	ldr	r0, [pc, #52]	; (8000a14 <DecodeCW+0x64>)
	if (myNum == 0) {      // myNum will equal zero at the beginning of a character
 80009e0:	6811      	ldr	r1, [r2, #0]
	characterDone=false; // we're still building a character
 80009e2:	7023      	strb	r3, [r4, #0]
	ditOrDah=false;      // the key is still down we're not done with the tone
 80009e4:	7003      	strb	r3, [r0, #0]
	if (myNum == 0) {      // myNum will equal zero at the beginning of a character
 80009e6:	b909      	cbnz	r1, 80009ec <DecodeCW+0x3c>
		myNum = 1;          // This is our start bit  - it only does this once per letter
 80009e8:	2301      	movs	r3, #1
 80009ea:	6013      	str	r3, [r2, #0]
}
 80009ec:	bd10      	pop	{r4, pc}
	else keyIsUp();          //  no tone is there
 80009ee:	f7ff bf3b 	b.w	8000868 <keyIsUp>
		startDownTime = HAL_GetTick();  // get Arduino's current clock time
 80009f2:	f003 fa13 	bl	8003e1c <HAL_GetTick>
 80009f6:	6020      	str	r0, [r4, #0]
 80009f8:	e7ee      	b.n	80009d8 <DecodeCW+0x28>
 80009fa:	bf00      	nop
 80009fc:	24007b4c 	.word	0x24007b4c
 8000a00:	58020000 	.word	0x58020000
 8000a04:	24000614 	.word	0x24000614
 8000a08:	24000610 	.word	0x24000610
 8000a0c:	2400060c 	.word	0x2400060c
 8000a10:	24000008 	.word	0x24000008
 8000a14:	24000028 	.word	0x24000028

08000a18 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8000a18:	4b0f      	ldr	r3, [pc, #60]	; (8000a58 <Load_Presets+0x40>)
{
 8000a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a1e:	4c0f      	ldr	r4, [pc, #60]	; (8000a5c <Load_Presets+0x44>)
 8000a20:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8000a24:	4f0e      	ldr	r7, [pc, #56]	; (8000a60 <Load_Presets+0x48>)
 8000a26:	4e0f      	ldr	r6, [pc, #60]	; (8000a64 <Load_Presets+0x4c>)
 8000a28:	4d0f      	ldr	r5, [pc, #60]	; (8000a68 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8000a2a:	4621      	mov	r1, r4
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f00d fe3d 	bl	800e6ac <strcpy>
		psets[k].freq = pFreqs[k];
		psets[k].mode = pModes[k];
 8000a32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		strcpy(psets[k].name, pNames[k]);
 8000a36:	4603      	mov	r3, r0
		psets[k].bw   = pBws[k];
 8000a38:	f815 2f01 	ldrb.w	r2, [r5, #1]!
		psets[k].freq = pFreqs[k];
 8000a3c:	f857 0b04 	ldr.w	r0, [r7], #4
 8000a40:	3410      	adds	r4, #16
		psets[k].mode = pModes[k];
 8000a42:	7519      	strb	r1, [r3, #20]
 8000a44:	3318      	adds	r3, #24
		psets[k].freq = pFreqs[k];
 8000a46:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8000a4a:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8000a4e:	4543      	cmp	r3, r8
 8000a50:	d1eb      	bne.n	8000a2a <Load_Presets+0x12>
	}
}
 8000a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a56:	bf00      	nop
 8000a58:	24008c30 	.word	0x24008c30
 8000a5c:	24000088 	.word	0x24000088
 8000a60:	08017cc0 	.word	0x08017cc0
 8000a64:	08017cf7 	.word	0x08017cf7
 8000a68:	08017caf 	.word	0x08017caf

08000a6c <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 8000a6c:	4b22      	ldr	r3, [pc, #136]	; (8000af8 <SetBW+0x8c>)
	CurrentBW = newbw;
 8000a6e:	4a23      	ldr	r2, [pc, #140]	; (8000afc <SetBW+0x90>)
{
 8000a70:	b470      	push	{r4, r5, r6}
 8000a72:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 8000a74:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8000a76:	2b03      	cmp	r3, #3
 8000a78:	d83c      	bhi.n	8000af4 <SetBW+0x88>
 8000a7a:	e8df f003 	tbb	[pc, r3]
 8000a7e:	1c0f      	.short	0x1c0f
 8000a80:	022f      	.short	0x022f

		break;

	case CW  :

		bw[CW] = newbw;
 8000a82:	491f      	ldr	r1, [pc, #124]	; (8000b00 <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 8000a84:	2500      	movs	r5, #0
 8000a86:	4c1f      	ldr	r4, [pc, #124]	; (8000b04 <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000a88:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 8000a8c:	70c8      	strb	r0, [r1, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000a8e:	4a1e      	ldr	r2, [pc, #120]	; (8000b08 <SetBW+0x9c>)
		CWindex = 0; // TODO toglimi
 8000a90:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000a92:	491e      	ldr	r1, [pc, #120]	; (8000b0c <SetBW+0xa0>)
 8000a94:	481e      	ldr	r0, [pc, #120]	; (8000b10 <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 8000a96:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000a98:	f001 b8c6 	b.w	8001c28 <SDR_2R_toC_f32>
		bw[AM] = newbw;
 8000a9c:	4918      	ldr	r1, [pc, #96]	; (8000b00 <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 8000a9e:	2500      	movs	r5, #0
 8000aa0:	4c1c      	ldr	r4, [pc, #112]	; (8000b14 <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 8000aa6:	7008      	strb	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000aa8:	4a17      	ldr	r2, [pc, #92]	; (8000b08 <SetBW+0x9c>)
		AMindex = 0; // TODO toglimi
 8000aaa:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000aac:	491a      	ldr	r1, [pc, #104]	; (8000b18 <SetBW+0xac>)
 8000aae:	481b      	ldr	r0, [pc, #108]	; (8000b1c <SetBW+0xb0>)
}	
 8000ab0:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000ab2:	f001 b8b9 	b.w	8001c28 <SDR_2R_toC_f32>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000ab6:	1e06      	subs	r6, r0, #0
		bw[LSB] = newbw;
 8000ab8:	4a11      	ldr	r2, [pc, #68]	; (8000b00 <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000aba:	4916      	ldr	r1, [pc, #88]	; (8000b14 <SetBW+0xa8>)
		LSBindex = 0; // TODO toglimi
 8000abc:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000ac0:	bf18      	it	ne
 8000ac2:	2601      	movne	r6, #1
		LSBindex = 0; // TODO toglimi
 8000ac4:	4c16      	ldr	r4, [pc, #88]	; (8000b20 <SetBW+0xb4>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[LSBindex],
 8000ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[LSB] = newbw;
 8000aca:	7050      	strb	r0, [r2, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000acc:	800e      	strh	r6, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000ace:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <SetBW+0x9c>)
		USBindex = 0; // TODO toglimi
 8000ad0:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000ad2:	4914      	ldr	r1, [pc, #80]	; (8000b24 <SetBW+0xb8>)
 8000ad4:	4814      	ldr	r0, [pc, #80]	; (8000b28 <SetBW+0xbc>)
}	
 8000ad6:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000ad8:	f001 b8a6 	b.w	8001c28 <SDR_2R_toC_f32>
		bw[USB] = newbw;
 8000adc:	4a08      	ldr	r2, [pc, #32]	; (8000b00 <SetBW+0x94>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000ade:	1e06      	subs	r6, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000ae0:	490c      	ldr	r1, [pc, #48]	; (8000b14 <SetBW+0xa8>)
		USBindex = 0; // TODO toglimi
 8000ae2:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000ae6:	bf18      	it	ne
 8000ae8:	2601      	movne	r6, #1
		USBindex = 0; // TODO toglimi
 8000aea:	4c10      	ldr	r4, [pc, #64]	; (8000b2c <SetBW+0xc0>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000aec:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[USB] = newbw;
 8000af0:	7090      	strb	r0, [r2, #2]
 8000af2:	e7eb      	b.n	8000acc <SetBW+0x60>
}	
 8000af4:	bc70      	pop	{r4, r5, r6}
 8000af6:	4770      	bx	lr
 8000af8:	2400c718 	.word	0x2400c718
 8000afc:	24000f70 	.word	0x24000f70
 8000b00:	24008de0 	.word	0x24008de0
 8000b04:	24008ddc 	.word	0x24008ddc
 8000b08:	20004000 	.word	0x20004000
 8000b0c:	08013cb0 	.word	0x08013cb0
 8000b10:	08014cb0 	.word	0x08014cb0
 8000b14:	2400db26 	.word	0x2400db26
 8000b18:	08011cb0 	.word	0x08011cb0
 8000b1c:	08012cb0 	.word	0x08012cb0
 8000b20:	2400db24 	.word	0x2400db24
 8000b24:	08015cb0 	.word	0x08015cb0
 8000b28:	08016cb0 	.word	0x08016cb0
 8000b2c:	240083a4 	.word	0x240083a4

08000b30 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8000b30:	4b23      	ldr	r3, [pc, #140]	; (8000bc0 <SetAGC+0x90>)
	CurrentAGC =newAGC;
 8000b32:	4a24      	ldr	r2, [pc, #144]	; (8000bc4 <SetAGC+0x94>)
{
 8000b34:	b430      	push	{r4, r5}
 8000b36:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8000b38:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8000b3a:	2b03      	cmp	r3, #3
 8000b3c:	d810      	bhi.n	8000b60 <SetAGC+0x30>
 8000b3e:	e8df f003 	tbb	[pc, r3]
 8000b42:	2011      	.short	0x2011
 8000b44:	022f      	.short	0x022f
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 8000b46:	4b20      	ldr	r3, [pc, #128]	; (8000bc8 <SetAGC+0x98>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b48:	4a20      	ldr	r2, [pc, #128]	; (8000bcc <SetAGC+0x9c>)
	Decay[CW]   = AGC_decay[newAGC];
 8000b4a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000b4e:	4c20      	ldr	r4, [pc, #128]	; (8000bd0 <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b50:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000b54:	681d      	ldr	r5, [r3, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b56:	4a1f      	ldr	r2, [pc, #124]	; (8000bd4 <SetAGC+0xa4>)
	case CW :       agc[CW] = newAGC;
 8000b58:	4b1f      	ldr	r3, [pc, #124]	; (8000bd8 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 8000b5a:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b5c:	80d1      	strh	r1, [r2, #6]
	case CW :       agc[CW] = newAGC;
 8000b5e:	70d8      	strb	r0, [r3, #3]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8000b60:	bc30      	pop	{r4, r5}
 8000b62:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8000b64:	4b18      	ldr	r3, [pc, #96]	; (8000bc8 <SetAGC+0x98>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b66:	4a19      	ldr	r2, [pc, #100]	; (8000bcc <SetAGC+0x9c>)
	Decay[AM]   = AGC_decay[newAGC];
 8000b68:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000b6c:	4c18      	ldr	r4, [pc, #96]	; (8000bd0 <SetAGC+0xa0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b6e:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8000b72:	681d      	ldr	r5, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b74:	4a17      	ldr	r2, [pc, #92]	; (8000bd4 <SetAGC+0xa4>)
	case AM :       agc[AM] = newAGC;
 8000b76:	4b18      	ldr	r3, [pc, #96]	; (8000bd8 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8000b78:	6025      	str	r5, [r4, #0]
	case AM :       agc[AM] = newAGC;
 8000b7a:	7018      	strb	r0, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b7c:	8011      	strh	r1, [r2, #0]
}	
 8000b7e:	bc30      	pop	{r4, r5}
 8000b80:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8000b82:	4b11      	ldr	r3, [pc, #68]	; (8000bc8 <SetAGC+0x98>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b84:	4a11      	ldr	r2, [pc, #68]	; (8000bcc <SetAGC+0x9c>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000b86:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000b8a:	4c11      	ldr	r4, [pc, #68]	; (8000bd0 <SetAGC+0xa0>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b8c:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000b90:	681d      	ldr	r5, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b92:	4a10      	ldr	r2, [pc, #64]	; (8000bd4 <SetAGC+0xa4>)
	case LSB :      agc[LSB] = newAGC;
 8000b94:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000b96:	6065      	str	r5, [r4, #4]
	case LSB :      agc[LSB] = newAGC;
 8000b98:	7058      	strb	r0, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b9a:	8051      	strh	r1, [r2, #2]
}	
 8000b9c:	bc30      	pop	{r4, r5}
 8000b9e:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8000ba0:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <SetAGC+0x98>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	; (8000bcc <SetAGC+0x9c>)
	Decay[USB]  = AGC_decay[newAGC];
 8000ba4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000ba8:	4c09      	ldr	r4, [pc, #36]	; (8000bd0 <SetAGC+0xa0>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000baa:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000bae:	681d      	ldr	r5, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000bb0:	4a08      	ldr	r2, [pc, #32]	; (8000bd4 <SetAGC+0xa4>)
	case USB :      agc[USB] = newAGC;
 8000bb2:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8000bb4:	60a5      	str	r5, [r4, #8]
	case USB :      agc[USB] = newAGC;
 8000bb6:	7098      	strb	r0, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000bb8:	8091      	strh	r1, [r2, #4]
}	
 8000bba:	bc30      	pop	{r4, r5}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	2400c718 	.word	0x2400c718
 8000bc4:	24000b60 	.word	0x24000b60
 8000bc8:	2400c708 	.word	0x2400c708
 8000bcc:	24009df0 	.word	0x24009df0
 8000bd0:	24002f80 	.word	0x24002f80
 8000bd4:	2400838c 	.word	0x2400838c
 8000bd8:	24007b48 	.word	0x24007b48

08000bdc <Tune_Preset>:
{
 8000bdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 8000be0:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8000be4:	4e48      	ldr	r6, [pc, #288]	; (8000d08 <Tune_Preset+0x12c>)
 8000be6:	4a49      	ldr	r2, [pc, #292]	; (8000d0c <Tune_Preset+0x130>)
{
 8000be8:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8000bea:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 8000bee:	4f48      	ldr	r7, [pc, #288]	; (8000d10 <Tune_Preset+0x134>)
	LOfreq = psets[Idx].freq;
 8000bf0:	0045      	lsls	r5, r0, #1
 8000bf2:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8000bf4:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8000bf6:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 8000bf8:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8000bfa:	2b03      	cmp	r3, #3
 8000bfc:	d87d      	bhi.n	8000cfa <Tune_Preset+0x11e>
 8000bfe:	e8df f003 	tbb	[pc, r3]
 8000c02:	6458      	.short	0x6458
 8000c04:	0270      	.short	0x0270
		//     ChangeColor(ptr, hUSB, GUI_RED);
		//     ChangeColor(ptr, hCW,  GUI_BLACK);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c06:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8000d4c <Tune_Preset+0x170>
 8000c0a:	f898 0003 	ldrb.w	r0, [r8, #3]
 8000c0e:	f7ff ff2d 	bl	8000a6c <SetBW>
 8000c12:	4b40      	ldr	r3, [pc, #256]	; (8000d14 <Tune_Preset+0x138>)
 8000c14:	78d8      	ldrb	r0, [r3, #3]
 8000c16:	f7ff ff8b 	bl	8000b30 <SetAGC>
		//     ChangeColor(ptr, hAM,  GUI_BLACK);
		//     ChangeColor(ptr, hLSB, GUI_BLACK);
		//     ChangeColor(ptr, hUSB, GUI_BLACK);
		//     ChangeColor(ptr, hCW,  GUI_RED);
		break;
 8000c1a:	783b      	ldrb	r3, [r7, #0]
	SetBW( psets[Idx].bw);
 8000c1c:	4425      	add	r5, r4
	CurrentBW = newbw;
 8000c1e:	493e      	ldr	r1, [pc, #248]	; (8000d18 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000c20:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8000c24:	7d6a      	ldrb	r2, [r5, #21]
	CurrentBW = newbw;
 8000c26:	700a      	strb	r2, [r1, #0]
	switch(CurrentMode)
 8000c28:	2b03      	cmp	r3, #3
 8000c2a:	d80f      	bhi.n	8000c4c <Tune_Preset+0x70>
 8000c2c:	e8df f003 	tbb	[pc, r3]
 8000c30:	0217372a 	.word	0x0217372a
		CWindex = 0; // TODO toglimi
 8000c34:	4839      	ldr	r0, [pc, #228]	; (8000d1c <Tune_Preset+0x140>)
 8000c36:	2500      	movs	r5, #0
		bw[CW] = newbw;
 8000c38:	f888 2003 	strb.w	r2, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8000c40:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000c42:	4a37      	ldr	r2, [pc, #220]	; (8000d20 <Tune_Preset+0x144>)
 8000c44:	4937      	ldr	r1, [pc, #220]	; (8000d24 <Tune_Preset+0x148>)
 8000c46:	4838      	ldr	r0, [pc, #224]	; (8000d28 <Tune_Preset+0x14c>)
 8000c48:	f000 ffee 	bl	8001c28 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000c4c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000c50:	4836      	ldr	r0, [pc, #216]	; (8000d2c <Tune_Preset+0x150>)
 8000c52:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8000c56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000c5a:	f00d bd27 	b.w	800e6ac <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000c5e:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000c60:	4933      	ldr	r1, [pc, #204]	; (8000d30 <Tune_Preset+0x154>)
		USBindex = 0; // TODO toglimi
 8000c62:	4834      	ldr	r0, [pc, #208]	; (8000d34 <Tune_Preset+0x158>)
 8000c64:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000c68:	bf18      	it	ne
 8000c6a:	2701      	movne	r7, #1
		bw[USB] = newbw;
 8000c6c:	f888 2002 	strb.w	r2, [r8, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000c70:	800f      	strh	r7, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000c72:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8000c76:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000c78:	4a29      	ldr	r2, [pc, #164]	; (8000d20 <Tune_Preset+0x144>)
 8000c7a:	492f      	ldr	r1, [pc, #188]	; (8000d38 <Tune_Preset+0x15c>)
 8000c7c:	482f      	ldr	r0, [pc, #188]	; (8000d3c <Tune_Preset+0x160>)
 8000c7e:	f000 ffd3 	bl	8001c28 <SDR_2R_toC_f32>
		break;
 8000c82:	e7e3      	b.n	8000c4c <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 8000c84:	482a      	ldr	r0, [pc, #168]	; (8000d30 <Tune_Preset+0x154>)
 8000c86:	2500      	movs	r5, #0
		bw[AM] = newbw;
 8000c88:	f888 2000 	strb.w	r2, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000c90:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c92:	4a23      	ldr	r2, [pc, #140]	; (8000d20 <Tune_Preset+0x144>)
 8000c94:	492a      	ldr	r1, [pc, #168]	; (8000d40 <Tune_Preset+0x164>)
 8000c96:	482b      	ldr	r0, [pc, #172]	; (8000d44 <Tune_Preset+0x168>)
 8000c98:	f000 ffc6 	bl	8001c28 <SDR_2R_toC_f32>
		break;
 8000c9c:	e7d6      	b.n	8000c4c <Tune_Preset+0x70>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000c9e:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000ca0:	4923      	ldr	r1, [pc, #140]	; (8000d30 <Tune_Preset+0x154>)
		LSBindex = 0; // TODO toglimi
 8000ca2:	4829      	ldr	r0, [pc, #164]	; (8000d48 <Tune_Preset+0x16c>)
 8000ca4:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000ca8:	bf18      	it	ne
 8000caa:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 8000cac:	f888 2001 	strb.w	r2, [r8, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000cb0:	e7de      	b.n	8000c70 <Tune_Preset+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000cb2:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8000d4c <Tune_Preset+0x170>
 8000cb6:	f898 0000 	ldrb.w	r0, [r8]
 8000cba:	f7ff fed7 	bl	8000a6c <SetBW>
 8000cbe:	4b15      	ldr	r3, [pc, #84]	; (8000d14 <Tune_Preset+0x138>)
 8000cc0:	7818      	ldrb	r0, [r3, #0]
 8000cc2:	f7ff ff35 	bl	8000b30 <SetAGC>
		break;
 8000cc6:	783b      	ldrb	r3, [r7, #0]

	default :
		break;
	}
}	
 8000cc8:	e7a8      	b.n	8000c1c <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000cca:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8000d4c <Tune_Preset+0x170>
 8000cce:	f898 0001 	ldrb.w	r0, [r8, #1]
 8000cd2:	f7ff fecb 	bl	8000a6c <SetBW>
 8000cd6:	4b0f      	ldr	r3, [pc, #60]	; (8000d14 <Tune_Preset+0x138>)
 8000cd8:	7858      	ldrb	r0, [r3, #1]
 8000cda:	f7ff ff29 	bl	8000b30 <SetAGC>
		break;
 8000cde:	783b      	ldrb	r3, [r7, #0]
 8000ce0:	e79c      	b.n	8000c1c <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000ce2:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8000d4c <Tune_Preset+0x170>
 8000ce6:	f898 0002 	ldrb.w	r0, [r8, #2]
 8000cea:	f7ff febf 	bl	8000a6c <SetBW>
 8000cee:	4b09      	ldr	r3, [pc, #36]	; (8000d14 <Tune_Preset+0x138>)
 8000cf0:	7898      	ldrb	r0, [r3, #2]
 8000cf2:	f7ff ff1d 	bl	8000b30 <SetAGC>
		break;
 8000cf6:	783b      	ldrb	r3, [r7, #0]
 8000cf8:	e790      	b.n	8000c1c <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 8000cfa:	2318      	movs	r3, #24
	CurrentBW = newbw;
 8000cfc:	4a06      	ldr	r2, [pc, #24]	; (8000d18 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000cfe:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 8000d02:	7d5b      	ldrb	r3, [r3, #21]
 8000d04:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8000d06:	e7a1      	b.n	8000c4c <Tune_Preset+0x70>
 8000d08:	24008c30 	.word	0x24008c30
 8000d0c:	24009df4 	.word	0x24009df4
 8000d10:	2400c718 	.word	0x2400c718
 8000d14:	24007b48 	.word	0x24007b48
 8000d18:	24000f70 	.word	0x24000f70
 8000d1c:	24008ddc 	.word	0x24008ddc
 8000d20:	20004000 	.word	0x20004000
 8000d24:	08013cb0 	.word	0x08013cb0
 8000d28:	08014cb0 	.word	0x08014cb0
 8000d2c:	24004998 	.word	0x24004998
 8000d30:	2400db26 	.word	0x2400db26
 8000d34:	240083a4 	.word	0x240083a4
 8000d38:	08015cb0 	.word	0x08015cb0
 8000d3c:	08016cb0 	.word	0x08016cb0
 8000d40:	08011cb0 	.word	0x08011cb0
 8000d44:	08012cb0 	.word	0x08012cb0
 8000d48:	2400db24 	.word	0x2400db24
 8000d4c:	24008de0 	.word	0x24008de0

08000d50 <SetMode>:
{
 8000d50:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 8000d52:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <SetMode+0x64>)
 8000d54:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8000d56:	2803      	cmp	r0, #3
 8000d58:	d82b      	bhi.n	8000db2 <SetMode+0x62>
 8000d5a:	e8df f000 	tbb	[pc, r0]
 8000d5e:	160c      	.short	0x160c
 8000d60:	0220      	.short	0x0220
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000d62:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <SetMode+0x68>)
 8000d64:	78d8      	ldrb	r0, [r3, #3]
 8000d66:	f7ff fe81 	bl	8000a6c <SetBW>
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <SetMode+0x6c>)
 8000d6c:	78d8      	ldrb	r0, [r3, #3]
}	
 8000d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000d72:	f7ff bedd 	b.w	8000b30 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000d76:	4b10      	ldr	r3, [pc, #64]	; (8000db8 <SetMode+0x68>)
 8000d78:	7818      	ldrb	r0, [r3, #0]
 8000d7a:	f7ff fe77 	bl	8000a6c <SetBW>
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	; (8000dbc <SetMode+0x6c>)
 8000d80:	7818      	ldrb	r0, [r3, #0]
}	
 8000d82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000d86:	f7ff bed3 	b.w	8000b30 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <SetMode+0x68>)
 8000d8c:	7858      	ldrb	r0, [r3, #1]
 8000d8e:	f7ff fe6d 	bl	8000a6c <SetBW>
 8000d92:	4b0a      	ldr	r3, [pc, #40]	; (8000dbc <SetMode+0x6c>)
 8000d94:	7858      	ldrb	r0, [r3, #1]
}	
 8000d96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000d9a:	f7ff bec9 	b.w	8000b30 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000d9e:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <SetMode+0x68>)
 8000da0:	7898      	ldrb	r0, [r3, #2]
 8000da2:	f7ff fe63 	bl	8000a6c <SetBW>
 8000da6:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <SetMode+0x6c>)
 8000da8:	7898      	ldrb	r0, [r3, #2]
}	
 8000daa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000dae:	f7ff bebf 	b.w	8000b30 <SetAGC>
}	
 8000db2:	bd08      	pop	{r3, pc}
 8000db4:	2400c718 	.word	0x2400c718
 8000db8:	24008de0 	.word	0x24008de0
 8000dbc:	24007b48 	.word	0x24007b48

08000dc0 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8000dc0:	2809      	cmp	r0, #9
{
 8000dc2:	b508      	push	{r3, lr}
	if (idx == 9)
 8000dc4:	d012      	beq.n	8000dec <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8000dc6:	f1c0 0005 	rsb	r0, r0, #5
 8000dca:	ee06 0a90 	vmov	s13, r0
 8000dce:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000df8 <SetFstep+0x38>
 8000dd2:	eeb8 0be6 	vcvt.f64.s32	d0, s13
 8000dd6:	ee20 0b07 	vmul.f64	d0, d0, d7
 8000dda:	f00f fe05 	bl	80109e8 <exp>
 8000dde:	4a08      	ldr	r2, [pc, #32]	; (8000e00 <SetFstep+0x40>)
 8000de0:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8000de4:	ee17 3a90 	vmov	r3, s15
 8000de8:	6013      	str	r3, [r2, #0]
}	
 8000dea:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8000dec:	f242 3328 	movw	r3, #9000	; 0x2328
 8000df0:	4a03      	ldr	r2, [pc, #12]	; (8000e00 <SetFstep+0x40>)
 8000df2:	6013      	str	r3, [r2, #0]
}	
 8000df4:	bd08      	pop	{r3, pc}
 8000df6:	bf00      	nop
 8000df8:	bbb55516 	.word	0xbbb55516
 8000dfc:	40026bb1 	.word	0x40026bb1
 8000e00:	2400c710 	.word	0x2400c710

08000e04 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * Nsteps;
 8000e04:	4b26      	ldr	r3, [pc, #152]	; (8000ea0 <FplusClicked+0x9c>)
 8000e06:	4a27      	ldr	r2, [pc, #156]	; (8000ea4 <FplusClicked+0xa0>)
 8000e08:	681b      	ldr	r3, [r3, #0]
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e0a:	4927      	ldr	r1, [pc, #156]	; (8000ea8 <FplusClicked+0xa4>)
	LOfreq += Fstep * Nsteps;
 8000e0c:	fb03 f300 	mul.w	r3, r3, r0
 8000e10:	edd2 6a00 	vldr	s13, [r2]
	LOfreq  = min(LOfreq, 50000000.f);
 8000e14:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8000eac <FplusClicked+0xa8>
	LOfreq += Fstep * Nsteps;
 8000e18:	ee07 3a90 	vmov	s15, r3
 8000e1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
{	
 8000e20:	b510      	push	{r4, lr}
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e22:	780b      	ldrb	r3, [r1, #0]
	LOfreq += Fstep * Nsteps;
 8000e24:	ee77 7aa6 	vadd.f32	s15, s15, s13
	psets[0].bw = bw[CurrentMode];
 8000e28:	4921      	ldr	r1, [pc, #132]	; (8000eb0 <FplusClicked+0xac>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e2a:	4c22      	ldr	r4, [pc, #136]	; (8000eb4 <FplusClicked+0xb0>)
	psets[0].bw = bw[CurrentMode];
 8000e2c:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq  = min(LOfreq, 50000000.f);
 8000e2e:	fec7 7ac7 	vminnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e32:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8000e34:	7560      	strb	r0, [r4, #21]
	LOfreq  = min(LOfreq, 50000000.f);
 8000e36:	edc2 7a00 	vstr	s15, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e3a:	edc4 7a04 	vstr	s15, [r4, #16]
	switch(CurrentMode)
 8000e3e:	2b03      	cmp	r3, #3
 8000e40:	d80b      	bhi.n	8000e5a <FplusClicked+0x56>
 8000e42:	e8df f003 	tbb	[pc, r3]
 8000e46:	1b12      	.short	0x1b12
 8000e48:	0224      	.short	0x0224
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000e4a:	78c8      	ldrb	r0, [r1, #3]
 8000e4c:	f7ff fe0e 	bl	8000a6c <SetBW>
 8000e50:	4b19      	ldr	r3, [pc, #100]	; (8000eb8 <FplusClicked+0xb4>)
 8000e52:	78d8      	ldrb	r0, [r3, #3]
 8000e54:	f7ff fe6c 	bl	8000b30 <SetAGC>
		break;
 8000e58:	7d60      	ldrb	r0, [r4, #21]
	SetBW( psets[Idx].bw);
 8000e5a:	f7ff fe07 	bl	8000a6c <SetBW>
	strcpy(msg, psets[Idx].name);
 8000e5e:	4915      	ldr	r1, [pc, #84]	; (8000eb4 <FplusClicked+0xb0>)
 8000e60:	4816      	ldr	r0, [pc, #88]	; (8000ebc <FplusClicked+0xb8>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8000e62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8000e66:	f00d bc21 	b.w	800e6ac <strcpy>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000e6a:	7808      	ldrb	r0, [r1, #0]
 8000e6c:	f7ff fdfe 	bl	8000a6c <SetBW>
 8000e70:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <FplusClicked+0xb4>)
 8000e72:	7818      	ldrb	r0, [r3, #0]
 8000e74:	f7ff fe5c 	bl	8000b30 <SetAGC>
		break;
 8000e78:	7d60      	ldrb	r0, [r4, #21]
}	
 8000e7a:	e7ee      	b.n	8000e5a <FplusClicked+0x56>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000e7c:	7848      	ldrb	r0, [r1, #1]
 8000e7e:	f7ff fdf5 	bl	8000a6c <SetBW>
 8000e82:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <FplusClicked+0xb4>)
 8000e84:	7858      	ldrb	r0, [r3, #1]
 8000e86:	f7ff fe53 	bl	8000b30 <SetAGC>
		break;
 8000e8a:	7d60      	ldrb	r0, [r4, #21]
 8000e8c:	e7e5      	b.n	8000e5a <FplusClicked+0x56>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000e8e:	7888      	ldrb	r0, [r1, #2]
 8000e90:	f7ff fdec 	bl	8000a6c <SetBW>
 8000e94:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <FplusClicked+0xb4>)
 8000e96:	7898      	ldrb	r0, [r3, #2]
 8000e98:	f7ff fe4a 	bl	8000b30 <SetAGC>
		break;
 8000e9c:	7d60      	ldrb	r0, [r4, #21]
 8000e9e:	e7dc      	b.n	8000e5a <FplusClicked+0x56>
 8000ea0:	2400c710 	.word	0x2400c710
 8000ea4:	24009df4 	.word	0x24009df4
 8000ea8:	2400c718 	.word	0x2400c718
 8000eac:	4c3ebc20 	.word	0x4c3ebc20
 8000eb0:	24008de0 	.word	0x24008de0
 8000eb4:	24008c30 	.word	0x24008c30
 8000eb8:	24007b48 	.word	0x24007b48
 8000ebc:	24004998 	.word	0x24004998

08000ec0 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * Nsteps;
 8000ec0:	4b26      	ldr	r3, [pc, #152]	; (8000f5c <FminusClicked+0x9c>)
 8000ec2:	4a27      	ldr	r2, [pc, #156]	; (8000f60 <FminusClicked+0xa0>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ec6:	4927      	ldr	r1, [pc, #156]	; (8000f64 <FminusClicked+0xa4>)
	LOfreq -= Fstep * Nsteps;
 8000ec8:	fb03 f300 	mul.w	r3, r3, r0
 8000ecc:	ed92 7a00 	vldr	s14, [r2]
	LOfreq  = max(LOfreq, 8000.f);
 8000ed0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8000f68 <FminusClicked+0xa8>
	LOfreq -= Fstep * Nsteps;
 8000ed4:	ee07 3a90 	vmov	s15, r3
 8000ed8:	eef8 7a67 	vcvt.f32.u32	s15, s15
{	
 8000edc:	b510      	push	{r4, lr}
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ede:	780b      	ldrb	r3, [r1, #0]
	LOfreq -= Fstep * Nsteps;
 8000ee0:	ee77 7a67 	vsub.f32	s15, s14, s15
	psets[0].bw = bw[CurrentMode];
 8000ee4:	4921      	ldr	r1, [pc, #132]	; (8000f6c <FminusClicked+0xac>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ee6:	4c22      	ldr	r4, [pc, #136]	; (8000f70 <FminusClicked+0xb0>)
	psets[0].bw = bw[CurrentMode];
 8000ee8:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq  = max(LOfreq, 8000.f);
 8000eea:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000eee:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8000ef0:	7560      	strb	r0, [r4, #21]
	LOfreq  = max(LOfreq, 8000.f);
 8000ef2:	edc2 7a00 	vstr	s15, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ef6:	edc4 7a04 	vstr	s15, [r4, #16]
	switch(CurrentMode)
 8000efa:	2b03      	cmp	r3, #3
 8000efc:	d80b      	bhi.n	8000f16 <FminusClicked+0x56>
 8000efe:	e8df f003 	tbb	[pc, r3]
 8000f02:	1b12      	.short	0x1b12
 8000f04:	0224      	.short	0x0224
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000f06:	78c8      	ldrb	r0, [r1, #3]
 8000f08:	f7ff fdb0 	bl	8000a6c <SetBW>
 8000f0c:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <FminusClicked+0xb4>)
 8000f0e:	78d8      	ldrb	r0, [r3, #3]
 8000f10:	f7ff fe0e 	bl	8000b30 <SetAGC>
		break;
 8000f14:	7d60      	ldrb	r0, [r4, #21]
	SetBW( psets[Idx].bw);
 8000f16:	f7ff fda9 	bl	8000a6c <SetBW>
	strcpy(msg, psets[Idx].name);
 8000f1a:	4915      	ldr	r1, [pc, #84]	; (8000f70 <FminusClicked+0xb0>)
 8000f1c:	4816      	ldr	r0, [pc, #88]	; (8000f78 <FminusClicked+0xb8>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8000f1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8000f22:	f00d bbc3 	b.w	800e6ac <strcpy>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000f26:	7808      	ldrb	r0, [r1, #0]
 8000f28:	f7ff fda0 	bl	8000a6c <SetBW>
 8000f2c:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <FminusClicked+0xb4>)
 8000f2e:	7818      	ldrb	r0, [r3, #0]
 8000f30:	f7ff fdfe 	bl	8000b30 <SetAGC>
		break;
 8000f34:	7d60      	ldrb	r0, [r4, #21]
}	
 8000f36:	e7ee      	b.n	8000f16 <FminusClicked+0x56>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000f38:	7848      	ldrb	r0, [r1, #1]
 8000f3a:	f7ff fd97 	bl	8000a6c <SetBW>
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	; (8000f74 <FminusClicked+0xb4>)
 8000f40:	7858      	ldrb	r0, [r3, #1]
 8000f42:	f7ff fdf5 	bl	8000b30 <SetAGC>
		break;
 8000f46:	7d60      	ldrb	r0, [r4, #21]
 8000f48:	e7e5      	b.n	8000f16 <FminusClicked+0x56>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000f4a:	7888      	ldrb	r0, [r1, #2]
 8000f4c:	f7ff fd8e 	bl	8000a6c <SetBW>
 8000f50:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <FminusClicked+0xb4>)
 8000f52:	7898      	ldrb	r0, [r3, #2]
 8000f54:	f7ff fdec 	bl	8000b30 <SetAGC>
		break;
 8000f58:	7d60      	ldrb	r0, [r4, #21]
 8000f5a:	e7dc      	b.n	8000f16 <FminusClicked+0x56>
 8000f5c:	2400c710 	.word	0x2400c710
 8000f60:	24009df4 	.word	0x24009df4
 8000f64:	2400c718 	.word	0x2400c718
 8000f68:	45fa0000 	.word	0x45fa0000
 8000f6c:	24008de0 	.word	0x24008de0
 8000f70:	24008c30 	.word	0x24008c30
 8000f74:	24007b48 	.word	0x24007b48
 8000f78:	24004998 	.word	0x24004998

08000f7c <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <HAL_GPIO_EXTI_Callback>:
	volatile float tmp;
	float BinValue;
	int16_t i;


	if (TransmissionEnabled && SW01_IN)
 8000f80:	4b99      	ldr	r3, [pc, #612]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x268>)
{
 8000f82:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (TransmissionEnabled && SW01_IN)
 8000f84:	781b      	ldrb	r3, [r3, #0]
{
 8000f86:	b083      	sub	sp, #12
	if (TransmissionEnabled && SW01_IN)
 8000f88:	b13b      	cbz	r3, 8000f9a <HAL_GPIO_EXTI_Callback+0x1a>
 8000f8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f8e:	4897      	ldr	r0, [pc, #604]	; (80011ec <HAL_GPIO_EXTI_Callback+0x26c>)
 8000f90:	f005 ff08 	bl	8006da4 <HAL_GPIO_ReadPin>
 8000f94:	2800      	cmp	r0, #0
 8000f96:	f000 8112 	beq.w	80011be <HAL_GPIO_EXTI_Callback+0x23e>
	{
		CarrierEnable(1);
	}
	else
	{
		CarrierEnable(0);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f001 fe7e 	bl	8002c9c <CarrierEnable>

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000fa0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fa4:	4992      	ldr	r1, [pc, #584]	; (80011f0 <HAL_GPIO_EXTI_Callback+0x270>)
 8000fa6:	4893      	ldr	r0, [pc, #588]	; (80011f4 <HAL_GPIO_EXTI_Callback+0x274>)
 8000fa8:	f000 ff4c 	bl	8001e44 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8000fac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fb0:	4991      	ldr	r1, [pc, #580]	; (80011f8 <HAL_GPIO_EXTI_Callback+0x278>)
 8000fb2:	4892      	ldr	r0, [pc, #584]	; (80011fc <HAL_GPIO_EXTI_Callback+0x27c>)
 8000fb4:	f000 ff46 	bl	8001e44 <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8000fb8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fbc:	4a90      	ldr	r2, [pc, #576]	; (8001200 <HAL_GPIO_EXTI_Callback+0x280>)
 8000fbe:	498d      	ldr	r1, [pc, #564]	; (80011f4 <HAL_GPIO_EXTI_Callback+0x274>)
 8000fc0:	4890      	ldr	r0, [pc, #576]	; (8001204 <HAL_GPIO_EXTI_Callback+0x284>)
 8000fc2:	f00c f98d 	bl	800d2e0 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8000fc6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fca:	4a8f      	ldr	r2, [pc, #572]	; (8001208 <HAL_GPIO_EXTI_Callback+0x288>)
 8000fcc:	498b      	ldr	r1, [pc, #556]	; (80011fc <HAL_GPIO_EXTI_Callback+0x27c>)
 8000fce:	488f      	ldr	r0, [pc, #572]	; (800120c <HAL_GPIO_EXTI_Callback+0x28c>)
 8000fd0:	f00c f986 	bl	800d2e0 <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000fd4:	498e      	ldr	r1, [pc, #568]	; (8001210 <HAL_GPIO_EXTI_Callback+0x290>)
 8000fd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);



	// copy into the (in place...) FFT buffer
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000fda:	4c8e      	ldr	r4, [pc, #568]	; (8001214 <HAL_GPIO_EXTI_Callback+0x294>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000fdc:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000

	// compute the direct FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);

	// if LSB, copy the LSB in the lower half (USB)
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000fe0:	4d8d      	ldr	r5, [pc, #564]	; (8001218 <HAL_GPIO_EXTI_Callback+0x298>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000fe2:	f000 ff2f 	bl	8001e44 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8000fe6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fea:	4a89      	ldr	r2, [pc, #548]	; (8001210 <HAL_GPIO_EXTI_Callback+0x290>)
 8000fec:	4986      	ldr	r1, [pc, #536]	; (8001208 <HAL_GPIO_EXTI_Callback+0x288>)
 8000fee:	4884      	ldr	r0, [pc, #528]	; (8001200 <HAL_GPIO_EXTI_Callback+0x280>)
 8000ff0:	f000 fe1a 	bl	8001c28 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ffa:	4988      	ldr	r1, [pc, #544]	; (800121c <HAL_GPIO_EXTI_Callback+0x29c>)
 8000ffc:	f000 ff22 	bl	8001e44 <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8001000:	2301      	movs	r3, #1
 8001002:	4621      	mov	r1, r4
 8001004:	2200      	movs	r2, #0
 8001006:	4886      	ldr	r0, [pc, #536]	; (8001220 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8001008:	f00c f8ac 	bl	800d164 <arm_cfft_f32>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800100c:	782b      	ldrb	r3, [r5, #0]
 800100e:	2b01      	cmp	r3, #1
 8001010:	f000 80cf 	beq.w	80011b2 <HAL_GPIO_EXTI_Callback+0x232>

#ifdef CW_DECODER

	CWLevel = 0;
	BaseNoiseLevel = 9999.f;
	for (WFSample=58; WFSample<68; WFSample += 2)
 8001014:	233a      	movs	r3, #58	; 0x3a
	CWLevel = 0;
 8001016:	4e83      	ldr	r6, [pc, #524]	; (8001224 <HAL_GPIO_EXTI_Callback+0x2a4>)
 8001018:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8001228 <HAL_GPIO_EXTI_Callback+0x2a8>
	for (WFSample=58; WFSample<68; WFSample += 2)
 800101c:	f8ad 3002 	strh.w	r3, [sp, #2]
 8001020:	f8bd 3002 	ldrh.w	r3, [sp, #2]
	BaseNoiseLevel = 9999.f;
 8001024:	4881      	ldr	r0, [pc, #516]	; (800122c <HAL_GPIO_EXTI_Callback+0x2ac>)
	for (WFSample=58; WFSample<68; WFSample += 2)
 8001026:	b29b      	uxth	r3, r3
	BaseNoiseLevel = 9999.f;
 8001028:	ed9f 6a81 	vldr	s12, [pc, #516]	; 8001230 <HAL_GPIO_EXTI_Callback+0x2b0>
	CWLevel = 0;
 800102c:	ed86 7a00 	vstr	s14, [r6]
	for (WFSample=58; WFSample<68; WFSample += 2)
 8001030:	2b43      	cmp	r3, #67	; 0x43
	BaseNoiseLevel = 9999.f;
 8001032:	ed80 6a00 	vstr	s12, [r0]
	for (WFSample=58; WFSample<68; WFSample += 2)
 8001036:	f200 80c6 	bhi.w	80011c6 <HAL_GPIO_EXTI_Callback+0x246>

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 800103a:	eeb0 5a47 	vmov.f32	s10, s14
//	for (WFSample=64; WFSample<84; WFSample += 2)
		//		for (WFSample=2*FFTLEN -50; WFSample<(2*FFTLEN - 40); WFSample += 2)
		//for (WFSample=46; WFSample<52; WFSample += 2)
	{
		tmp = FFTbuf[WFSample] * FFTbuf[WFSample] + FFTbuf[WFSample+1] * FFTbuf[WFSample+1];
 800103e:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8001042:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8001046:	f8bd 7002 	ldrh.w	r7, [sp, #2]
 800104a:	b292      	uxth	r2, r2
 800104c:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8001050:	b29b      	uxth	r3, r3
 8001052:	b2bf      	uxth	r7, r7
 8001054:	b289      	uxth	r1, r1
 8001056:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800105a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800105e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001062:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001066:	edd1 5a01 	vldr	s11, [r1, #4]
 800106a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800106e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8001072:	edd2 6a00 	vldr	s13, [r2]
 8001076:	edd3 5a00 	vldr	s11, [r3]
 800107a:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800107e:	edcd 7a01 	vstr	s15, [sp, #4]
		arm_sqrt_f32(tmp, &BinValue);
 8001082:	eddd 6a01 	vldr	s13, [sp, #4]
	for (WFSample=58; WFSample<68; WFSample += 2)
 8001086:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    if (in >= 0.0f)
 800108a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800108e:	3302      	adds	r3, #2
 8001090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001094:	b29b      	uxth	r3, r3
 8001096:	f8ad 3002 	strh.w	r3, [sp, #2]
      *pOut = sqrtf(in);
 800109a:	bfa8      	it	ge
 800109c:	eef1 7ae6 	vsqrtge.f32	s15, s13
 80010a0:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 80010a4:	b29b      	uxth	r3, r3
      *pOut = 0.0f;
 80010a6:	bfb8      	it	lt
 80010a8:	eef0 7a45 	vmovlt.f32	s15, s10
 80010ac:	2b43      	cmp	r3, #67	; 0x43
 80010ae:	fe87 7a27 	vmaxnm.f32	s14, s14, s15
		if (CWLevel < BinValue)
			CWLevel = BinValue;
		if (BaseNoiseLevel > BinValue)
 80010b2:	fe86 6a67 	vminnm.f32	s12, s12, s15
	for (WFSample=58; WFSample<68; WFSample += 2)
 80010b6:	d9c2      	bls.n	800103e <HAL_GPIO_EXTI_Callback+0xbe>
 80010b8:	eeb7 5ac7 	vcvt.f64.f32	d5, s14
 80010bc:	ed86 7a00 	vstr	s14, [r6]
 80010c0:	ed80 6a00 	vstr	s12, [r0]
 80010c4:	ee37 7a46 	vsub.f32	s14, s14, s12
 80010c8:	ed9f 6b41 	vldr	d6, [pc, #260]	; 80011d0 <HAL_GPIO_EXTI_Callback+0x250>
 80010cc:	ee25 6b06 	vmul.f64	d6, d5, d6
			BaseNoiseLevel = BinValue;
	}
	SignalAverage = SIGNAL_AVERAGE_T_CONST * CWLevel + (1 - SIGNAL_AVERAGE_T_CONST) * OldSignalAverage;
 80010d0:	4b58      	ldr	r3, [pc, #352]	; (8001234 <HAL_GPIO_EXTI_Callback+0x2b4>)
	//We shorten the pulse by filtering out the first sample at attack.
	// This gives a 50% duty cycle for a square wave.
	// Without filter a square wave would have an higher on time than off time.

	//	if (CWLevel > (SignalAverage + CW_THRESHOLD))
	if (CWLevel - BaseNoiseLevel > (CWThreshold))
 80010d2:	4959      	ldr	r1, [pc, #356]	; (8001238 <HAL_GPIO_EXTI_Callback+0x2b8>)
	SignalAverage = SIGNAL_AVERAGE_T_CONST * CWLevel + (1 - SIGNAL_AVERAGE_T_CONST) * OldSignalAverage;
 80010d4:	ed93 5a00 	vldr	s10, [r3]
	if (CWLevel - BaseNoiseLevel > (CWThreshold))
 80010d8:	edd1 7a00 	vldr	s15, [r1]
	SignalAverage = SIGNAL_AVERAGE_T_CONST * CWLevel + (1 - SIGNAL_AVERAGE_T_CONST) * OldSignalAverage;
 80010dc:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 80010e0:	4a56      	ldr	r2, [pc, #344]	; (800123c <HAL_GPIO_EXTI_Callback+0x2bc>)
	if (CWLevel - BaseNoiseLevel > (CWThreshold))
 80010e2:	eef4 7ac7 	vcmpe.f32	s15, s14
	SignalAverage = SIGNAL_AVERAGE_T_CONST * CWLevel + (1 - SIGNAL_AVERAGE_T_CONST) * OldSignalAverage;
 80010e6:	ed9f 4b3c 	vldr	d4, [pc, #240]	; 80011d8 <HAL_GPIO_EXTI_Callback+0x258>
	if (CWLevel - BaseNoiseLevel > (CWThreshold))
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	SignalAverage = SIGNAL_AVERAGE_T_CONST * CWLevel + (1 - SIGNAL_AVERAGE_T_CONST) * OldSignalAverage;
 80010ee:	eea5 6b04 	vfma.f64	d6, d5, d4
 80010f2:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	OldSignalAverage = SignalAverage;
 80010f6:	ed83 6a00 	vstr	s12, [r3]
	SignalAverage = SIGNAL_AVERAGE_T_CONST * CWLevel + (1 - SIGNAL_AVERAGE_T_CONST) * OldSignalAverage;
 80010fa:	ed82 6a00 	vstr	s12, [r2]
	if (CWLevel - BaseNoiseLevel > (CWThreshold))
 80010fe:	d550      	bpl.n	80011a2 <HAL_GPIO_EXTI_Callback+0x222>
		//			if (!SW01_IN)
		CWIn += 1; //TODO limit CW increase
 8001100:	4a4f      	ldr	r2, [pc, #316]	; (8001240 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8001102:	7813      	ldrb	r3, [r2, #0]
 8001104:	3301      	adds	r3, #1
 8001106:	b2db      	uxtb	r3, r3
 8001108:	7013      	strb	r3, [r2, #0]
	else
		CWIn = 0;

	DecodeCW();
 800110a:	f7ff fc51 	bl	80009b0 <DecodeCW>

#endif
	 */

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 800110e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001112:	4a4c      	ldr	r2, [pc, #304]	; (8001244 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001114:	494c      	ldr	r1, [pc, #304]	; (8001248 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001116:	483f      	ldr	r0, [pc, #252]	; (8001214 <HAL_GPIO_EXTI_Callback+0x294>)
 8001118:	f00c fa9a 	bl	800d650 <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 800111c:	2301      	movs	r3, #1
 800111e:	4949      	ldr	r1, [pc, #292]	; (8001244 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001120:	461a      	mov	r2, r3
 8001122:	483f      	ldr	r0, [pc, #252]	; (8001220 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8001124:	f00c f81e 	bl	800d164 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8001128:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800112c:	4947      	ldr	r1, [pc, #284]	; (800124c <HAL_GPIO_EXTI_Callback+0x2cc>)
 800112e:	4848      	ldr	r0, [pc, #288]	; (8001250 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001130:	f000 fe88 	bl	8001e44 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8001134:	782b      	ldrb	r3, [r5, #0]
 8001136:	2b02      	cmp	r3, #2
 8001138:	d823      	bhi.n	8001182 <HAL_GPIO_EXTI_Callback+0x202>
 800113a:	2b00      	cmp	r3, #0
 800113c:	d134      	bne.n	80011a8 <HAL_GPIO_EXTI_Callback+0x228>
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 800113e:	4945      	ldr	r1, [pc, #276]	; (8001254 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001140:	4843      	ldr	r0, [pc, #268]	; (8001250 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001142:	f000 ffd5 	bl	80020f0 <SDR_demodAM_AGC>
#endif


	// CW tone while keying
	//TODO: make it sine and with attack/decay
	if (TXCarrierEnabled)
 8001146:	4b44      	ldr	r3, [pc, #272]	; (8001258 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	b183      	cbz	r3, 800116e <HAL_GPIO_EXTI_Callback+0x1ee>
 800114c:	4a41      	ldr	r2, [pc, #260]	; (8001254 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800114e:	2300      	movs	r3, #0
		for (i=0; i<BSIZE; i++)
		{
			if (i % 64 > 31)
				fAudio[i] = 0.1; //Volume
			else
				fAudio[i] = -0.1;
 8001150:	4842      	ldr	r0, [pc, #264]	; (800125c <HAL_GPIO_EXTI_Callback+0x2dc>)
				fAudio[i] = 0.1; //Volume
 8001152:	4943      	ldr	r1, [pc, #268]	; (8001260 <HAL_GPIO_EXTI_Callback+0x2e0>)
			if (i % 64 > 31)
 8001154:	069c      	lsls	r4, r3, #26
 8001156:	f103 0301 	add.w	r3, r3, #1
 800115a:	f102 0204 	add.w	r2, r2, #4
				fAudio[i] = 0.1; //Volume
 800115e:	bf4c      	ite	mi
 8001160:	f842 1c04 	strmi.w	r1, [r2, #-4]
				fAudio[i] = -0.1;
 8001164:	f842 0c04 	strpl.w	r0, [r2, #-4]
		for (i=0; i<BSIZE; i++)
 8001168:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800116c:	d1f2      	bne.n	8001154 <HAL_GPIO_EXTI_Callback+0x1d4>


	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800116e:	4b3d      	ldr	r3, [pc, #244]	; (8001264 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001170:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001174:	4837      	ldr	r0, [pc, #220]	; (8001254 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001176:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8001178:	b003      	add	sp, #12
 800117a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800117e:	f000 bdf7 	b.w	8001d70 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 8001182:	2b03      	cmp	r3, #3
 8001184:	d1df      	bne.n	8001146 <HAL_GPIO_EXTI_Callback+0x1c6>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8001186:	4933      	ldr	r1, [pc, #204]	; (8001254 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001188:	4831      	ldr	r0, [pc, #196]	; (8001250 <HAL_GPIO_EXTI_Callback+0x2d0>)
 800118a:	f001 f82d 	bl	80021e8 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 800118e:	4b36      	ldr	r3, [pc, #216]	; (8001268 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8001190:	78db      	ldrb	r3, [r3, #3]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1d7      	bne.n	8001146 <HAL_GPIO_EXTI_Callback+0x1c6>
			SDR_CWPeak(fAudio, BSIZE);
 8001196:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119a:	482e      	ldr	r0, [pc, #184]	; (8001254 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800119c:	f000 ff18 	bl	8001fd0 <SDR_CWPeak>
 80011a0:	e7d1      	b.n	8001146 <HAL_GPIO_EXTI_Callback+0x1c6>
		CWIn = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	4a26      	ldr	r2, [pc, #152]	; (8001240 <HAL_GPIO_EXTI_Callback+0x2c0>)
 80011a6:	e7af      	b.n	8001108 <HAL_GPIO_EXTI_Callback+0x188>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 80011a8:	492a      	ldr	r1, [pc, #168]	; (8001254 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80011aa:	4829      	ldr	r0, [pc, #164]	; (8001250 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80011ac:	f001 f81c 	bl	80021e8 <SDR_demodSSB_CW_AGC>
 80011b0:	e7c9      	b.n	8001146 <HAL_GPIO_EXTI_Callback+0x1c6>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80011b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b6:	4620      	mov	r0, r4
 80011b8:	f000 fe60 	bl	8001e7c <SDR_mirror_LSB>
 80011bc:	e72a      	b.n	8001014 <HAL_GPIO_EXTI_Callback+0x94>
		CarrierEnable(1);
 80011be:	2001      	movs	r0, #1
 80011c0:	f001 fd6c 	bl	8002c9c <CarrierEnable>
 80011c4:	e6ec      	b.n	8000fa0 <HAL_GPIO_EXTI_Callback+0x20>
	for (WFSample=58; WFSample<68; WFSample += 2)
 80011c6:	ed9f 6b06 	vldr	d6, [pc, #24]	; 80011e0 <HAL_GPIO_EXTI_Callback+0x260>
 80011ca:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800126c <HAL_GPIO_EXTI_Callback+0x2ec>
 80011ce:	e77f      	b.n	80010d0 <HAL_GPIO_EXTI_Callback+0x150>
 80011d0:	9999999a 	.word	0x9999999a
 80011d4:	3fc99999 	.word	0x3fc99999
 80011d8:	9999999a 	.word	0x9999999a
 80011dc:	3fe99999 	.word	0x3fe99999
	...
 80011e8:	24008d80 	.word	0x24008d80
 80011ec:	58020800 	.word	0x58020800
 80011f0:	2000d000 	.word	0x2000d000
 80011f4:	20009000 	.word	0x20009000
 80011f8:	2000b000 	.word	0x2000b000
 80011fc:	20007000 	.word	0x20007000
 8001200:	20006800 	.word	0x20006800
 8001204:	24000b64 	.word	0x24000b64
 8001208:	20006000 	.word	0x20006000
 800120c:	24008c24 	.word	0x24008c24
 8001210:	24001f7c 	.word	0x24001f7c
 8001214:	20002000 	.word	0x20002000
 8001218:	2400c718 	.word	0x2400c718
 800121c:	24000f7c 	.word	0x24000f7c
 8001220:	08017ee8 	.word	0x08017ee8
 8001224:	240051cc 	.word	0x240051cc
 8001228:	00000000 	.word	0x00000000
 800122c:	240051d0 	.word	0x240051d0
 8001230:	461c3c00 	.word	0x461c3c00
 8001234:	2400befc 	.word	0x2400befc
 8001238:	24008398 	.word	0x24008398
 800123c:	240049c0 	.word	0x240049c0
 8001240:	24007b4c 	.word	0x24007b4c
 8001244:	20000000 	.word	0x20000000
 8001248:	20004000 	.word	0x20004000
 800124c:	20001000 	.word	0x20001000
 8001250:	240030e8 	.word	0x240030e8
 8001254:	2400c71c 	.word	0x2400c71c
 8001258:	24007ae0 	.word	0x24007ae0
 800125c:	bdcccccd 	.word	0xbdcccccd
 8001260:	3dcccccd 	.word	0x3dcccccd
 8001264:	240049c8 	.word	0x240049c8
 8001268:	24008de0 	.word	0x24008de0
 800126c:	c61c3c00 	.word	0xc61c3c00

08001270 <ADC_Stream0_Handler>:
// by DMA2 Stream when a new ADC buffer is just filled
// Frequency is FADC / bitsPerSampleADC / BSIZE/2
// 150000000 /16 /512 = 18310,54688

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 8001270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8001274:	4a79      	ldr	r2, [pc, #484]	; (800145c <ADC_Stream0_Handler+0x1ec>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001276:	4e7a      	ldr	r6, [pc, #488]	; (8001460 <ADC_Stream0_Handler+0x1f0>)
{
 8001278:	ed2d 8b10 	vpush	{d8-d15}
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800127c:	f5a6 6180 	sub.w	r1, r6, #1024	; 0x400
	if(CurrentMode == CW)
 8001280:	7812      	ldrb	r2, [r2, #0]
{
 8001282:	b097      	sub	sp, #92	; 0x5c
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001284:	2800      	cmp	r0, #0
 8001286:	bf08      	it	eq
 8001288:	460e      	moveq	r6, r1
	if(CurrentMode == CW)
 800128a:	2a03      	cmp	r2, #3
 800128c:	f000 83ff 	beq.w	8001a8e <ADC_Stream0_Handler+0x81e>
		SDR_ComputeLO(LOfreq+cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8001290:	4b74      	ldr	r3, [pc, #464]	; (8001464 <ADC_Stream0_Handler+0x1f4>)
 8001292:	ed93 0a00 	vldr	s0, [r3]
 8001296:	f000 fc0b 	bl	8001ab0 <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 800129a:	f206 32fe 	addw	r2, r6, #1022	; 0x3fe
 800129e:	1eb5      	subs	r5, r6, #2
	sum = 0; k = BSIZE;
 80012a0:	ed9f 0a71 	vldr	s0, [pc, #452]	; 8001468 <ADC_Stream0_Handler+0x1f8>
	{
		sum += pR[k-1];
 80012a4:	8811      	ldrh	r1, [r2, #0]
 80012a6:	3a08      	subs	r2, #8
		sum += pR[k-2];
 80012a8:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 80012aa:	b289      	uxth	r1, r1
		sum += pR[k-3];
 80012ac:	8890      	ldrh	r0, [r2, #4]
		sum += pR[k-2];
 80012ae:	b29b      	uxth	r3, r3
		sum += pR[k-1];
 80012b0:	ee07 1a90 	vmov	s15, r1
		sum += pR[k-3];
 80012b4:	b280      	uxth	r0, r0
		sum += pR[k-4];
 80012b6:	8851      	ldrh	r1, [r2, #2]
	while(k)
 80012b8:	4295      	cmp	r5, r2
		sum += pR[k-1];
 80012ba:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-2];
 80012be:	ee07 3a90 	vmov	s15, r3
		sum += pR[k-4];
 80012c2:	b289      	uxth	r1, r1
		sum += pR[k-2];
 80012c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		sum += pR[k-3];
 80012c8:	ee07 0a90 	vmov	s15, r0
		sum += pR[k-4];
 80012cc:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 80012d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		sum += pR[k-4];
 80012d4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80012d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012dc:	ee77 7a86 	vadd.f32	s15, s15, s12
 80012e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80012e4:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 80012e8:	d1dc      	bne.n	80012a4 <ADC_Stream0_Handler+0x34>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 80012ea:	f8b6 3200 	ldrh.w	r3, [r6, #512]	; 0x200

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80012ee:	4630      	mov	r0, r6
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80012f0:	eddf 7a5e 	vldr	s15, [pc, #376]	; 800146c <ADC_Stream0_Handler+0x1fc>
 80012f4:	2400      	movs	r4, #0
	TestSampledValue=pR[BSIZE/2];
 80012f6:	b29b      	uxth	r3, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80012f8:	4d5d      	ldr	r5, [pc, #372]	; (8001470 <ADC_Stream0_Handler+0x200>)
 80012fa:	ee20 0a27 	vmul.f32	s0, s0, s15
 80012fe:	4e5d      	ldr	r6, [pc, #372]	; (8001474 <ADC_Stream0_Handler+0x204>)
	TestSampledValue=pR[BSIZE/2];
 8001300:	ee07 3a90 	vmov	s15, r3
 8001304:	4f5c      	ldr	r7, [pc, #368]	; (8001478 <ADC_Stream0_Handler+0x208>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001306:	4a5d      	ldr	r2, [pc, #372]	; (800147c <ADC_Stream0_Handler+0x20c>)
	TestSampledValue=pR[BSIZE/2];
 8001308:	eef8 7a67 	vcvt.f32.u32	s15, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800130c:	495c      	ldr	r1, [pc, #368]	; (8001480 <ADC_Stream0_Handler+0x210>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 800130e:	ed85 0a00 	vstr	s0, [r5]
 8001312:	8034      	strh	r4, [r6, #0]
	TestSampledValue=pR[BSIZE/2];
 8001314:	edc7 7a00 	vstr	s15, [r7]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001318:	f000 fcb8 	bl	8001c8c <SDR_downconvert_f32>
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 800131c:	21ff      	movs	r1, #255	; 0xff
 800131e:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8001508 <ADC_Stream0_Handler+0x298>
 8001322:	f8df e1e8 	ldr.w	lr, [pc, #488]	; 800150c <ADC_Stream0_Handler+0x29c>
 8001326:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 800132a:	8031      	strh	r1, [r6, #0]
 800132c:	460b      	mov	r3, r1
 800132e:	4955      	ldr	r1, [pc, #340]	; (8001484 <ADC_Stream0_Handler+0x214>)
 8001330:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8001334:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8001510 <ADC_Stream0_Handler+0x2a0>
 8001338:	edd1 0a00 	vldr	s1, [r1]
 800133c:	4952      	ldr	r1, [pc, #328]	; (8001488 <ADC_Stream0_Handler+0x218>)
 800133e:	ed98 0a00 	vldr	s0, [r8]
 8001342:	ed91 7a00 	vldr	s14, [r1]
 8001346:	4951      	ldr	r1, [pc, #324]	; (800148c <ADC_Stream0_Handler+0x21c>)
 8001348:	edde 7a00 	vldr	s15, [lr]
 800134c:	edd1 1a00 	vldr	s3, [r1]
 8001350:	494f      	ldr	r1, [pc, #316]	; (8001490 <ADC_Stream0_Handler+0x220>)
 8001352:	ed9c 1a00 	vldr	s2, [ip]
 8001356:	edd1 aa00 	vldr	s21, [r1]
 800135a:	494e      	ldr	r1, [pc, #312]	; (8001494 <ADC_Stream0_Handler+0x224>)
 800135c:	484e      	ldr	r0, [pc, #312]	; (8001498 <ADC_Stream0_Handler+0x228>)
 800135e:	ed91 5a00 	vldr	s10, [r1]
 8001362:	494e      	ldr	r1, [pc, #312]	; (800149c <ADC_Stream0_Handler+0x22c>)
 8001364:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 8001514 <ADC_Stream0_Handler+0x2a4>
 8001368:	edd1 9a00 	vldr	s19, [r1]
 800136c:	494c      	ldr	r1, [pc, #304]	; (80014a0 <ADC_Stream0_Handler+0x230>)
 800136e:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8001518 <ADC_Stream0_Handler+0x2a8>
 8001372:	ed91 aa00 	vldr	s20, [r1]
 8001376:	494b      	ldr	r1, [pc, #300]	; (80014a4 <ADC_Stream0_Handler+0x234>)
 8001378:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 800151c <ADC_Stream0_Handler+0x2ac>
 800137c:	edd1 5a00 	vldr	s11, [r1]
 8001380:	4949      	ldr	r1, [pc, #292]	; (80014a8 <ADC_Stream0_Handler+0x238>)
 8001382:	4a4a      	ldr	r2, [pc, #296]	; (80014ac <ADC_Stream0_Handler+0x23c>)
 8001384:	ed91 9a00 	vldr	s18, [r1]
 8001388:	4949      	ldr	r1, [pc, #292]	; (80014b0 <ADC_Stream0_Handler+0x240>)
 800138a:	f502 6400 	add.w	r4, r2, #2048	; 0x800
 800138e:	edd1 da00 	vldr	s27, [r1]
 8001392:	4948      	ldr	r1, [pc, #288]	; (80014b4 <ADC_Stream0_Handler+0x244>)
 8001394:	ed91 3a00 	vldr	s6, [r1]
 8001398:	4947      	ldr	r1, [pc, #284]	; (80014b8 <ADC_Stream0_Handler+0x248>)
 800139a:	edd1 ba00 	vldr	s23, [r1]
 800139e:	4947      	ldr	r1, [pc, #284]	; (80014bc <ADC_Stream0_Handler+0x24c>)
 80013a0:	ed91 da00 	vldr	s26, [r1]
 80013a4:	4946      	ldr	r1, [pc, #280]	; (80014c0 <ADC_Stream0_Handler+0x250>)
 80013a6:	edd1 3a00 	vldr	s7, [r1]
 80013aa:	4946      	ldr	r1, [pc, #280]	; (80014c4 <ADC_Stream0_Handler+0x254>)
 80013ac:	ed91 ba00 	vldr	s22, [r1]
 80013b0:	4945      	ldr	r1, [pc, #276]	; (80014c8 <ADC_Stream0_Handler+0x258>)
 80013b2:	edd1 fa00 	vldr	s31, [r1]
 80013b6:	4945      	ldr	r1, [pc, #276]	; (80014cc <ADC_Stream0_Handler+0x25c>)
 80013b8:	edd1 6a00 	vldr	s13, [r1]
 80013bc:	4944      	ldr	r1, [pc, #272]	; (80014d0 <ADC_Stream0_Handler+0x260>)
 80013be:	edcd 6a04 	vstr	s13, [sp, #16]
 80013c2:	edd1 ea00 	vldr	s29, [r1]
 80013c6:	4943      	ldr	r1, [pc, #268]	; (80014d4 <ADC_Stream0_Handler+0x264>)
 80013c8:	ed91 fa00 	vldr	s30, [r1]
 80013cc:	4942      	ldr	r1, [pc, #264]	; (80014d8 <ADC_Stream0_Handler+0x268>)
 80013ce:	edd1 6a00 	vldr	s13, [r1]
 80013d2:	4942      	ldr	r1, [pc, #264]	; (80014dc <ADC_Stream0_Handler+0x26c>)
 80013d4:	edcd 6a03 	vstr	s13, [sp, #12]
 80013d8:	ed91 ea00 	vldr	s28, [r1]
 80013dc:	4940      	ldr	r1, [pc, #256]	; (80014e0 <ADC_Stream0_Handler+0x270>)
 80013de:	edd1 6a00 	vldr	s13, [r1]
 80013e2:	4940      	ldr	r1, [pc, #256]	; (80014e4 <ADC_Stream0_Handler+0x274>)
 80013e4:	edcd 6a02 	vstr	s13, [sp, #8]
 80013e8:	edd1 6a00 	vldr	s13, [r1]
 80013ec:	493e      	ldr	r1, [pc, #248]	; (80014e8 <ADC_Stream0_Handler+0x278>)
 80013ee:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 80013f2:	edd1 6a00 	vldr	s13, [r1]
 80013f6:	493d      	ldr	r1, [pc, #244]	; (80014ec <ADC_Stream0_Handler+0x27c>)
 80013f8:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 80013fc:	edd1 6a00 	vldr	s13, [r1]
 8001400:	493b      	ldr	r1, [pc, #236]	; (80014f0 <ADC_Stream0_Handler+0x280>)
 8001402:	edcd 6a05 	vstr	s13, [sp, #20]
 8001406:	edd1 6a00 	vldr	s13, [r1]
 800140a:	493a      	ldr	r1, [pc, #232]	; (80014f4 <ADC_Stream0_Handler+0x284>)
 800140c:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 8001410:	edd1 6a00 	vldr	s13, [r1]
 8001414:	4938      	ldr	r1, [pc, #224]	; (80014f8 <ADC_Stream0_Handler+0x288>)
 8001416:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 800141a:	edd1 6a00 	vldr	s13, [r1]
 800141e:	4937      	ldr	r1, [pc, #220]	; (80014fc <ADC_Stream0_Handler+0x28c>)
 8001420:	edcd 6a08 	vstr	s13, [sp, #32]
 8001424:	edd0 6a00 	vldr	s13, [r0]
 8001428:	4835      	ldr	r0, [pc, #212]	; (8001500 <ADC_Stream0_Handler+0x290>)
 800142a:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 800142e:	edd0 6a00 	vldr	s13, [r0]
 8001432:	4834      	ldr	r0, [pc, #208]	; (8001504 <ADC_Stream0_Handler+0x294>)
 8001434:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8001438:	edd0 6a00 	vldr	s13, [r0]
 800143c:	f9ba 0000 	ldrsh.w	r0, [sl]
 8001440:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 8001444:	eddb 6a00 	vldr	s13, [fp]
 8001448:	4605      	mov	r5, r0
 800144a:	4608      	mov	r0, r1
 800144c:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 8001450:	edd9 6a00 	vldr	s13, [r9]
 8001454:	edcd 6a11 	vstr	s13, [sp, #68]	; 0x44
 8001458:	e165      	b.n	8001726 <ADC_Stream0_Handler+0x4b6>
 800145a:	bf00      	nop
 800145c:	2400c718 	.word	0x2400c718
 8001460:	2400d320 	.word	0x2400d320
 8001464:	24009df4 	.word	0x24009df4
 8001468:	00000000 	.word	0x00000000
 800146c:	3b000000 	.word	0x3b000000
 8001470:	2400bef8 	.word	0x2400bef8
 8001474:	240006b0 	.word	0x240006b0
 8001478:	2400c714 	.word	0x2400c714
 800147c:	240083a8 	.word	0x240083a8
 8001480:	24007b8c 	.word	0x24007b8c
 8001484:	24000650 	.word	0x24000650
 8001488:	24000654 	.word	0x24000654
 800148c:	24000620 	.word	0x24000620
 8001490:	24000668 	.word	0x24000668
 8001494:	2400066c 	.word	0x2400066c
 8001498:	240006ac 	.word	0x240006ac
 800149c:	2400062c 	.word	0x2400062c
 80014a0:	24000660 	.word	0x24000660
 80014a4:	24000664 	.word	0x24000664
 80014a8:	24000628 	.word	0x24000628
 80014ac:	24007b94 	.word	0x24007b94
 80014b0:	24000678 	.word	0x24000678
 80014b4:	2400067c 	.word	0x2400067c
 80014b8:	24000634 	.word	0x24000634
 80014bc:	24000670 	.word	0x24000670
 80014c0:	24000674 	.word	0x24000674
 80014c4:	24000630 	.word	0x24000630
 80014c8:	24000688 	.word	0x24000688
 80014cc:	2400068c 	.word	0x2400068c
 80014d0:	2400063c 	.word	0x2400063c
 80014d4:	24000680 	.word	0x24000680
 80014d8:	24000684 	.word	0x24000684
 80014dc:	24000638 	.word	0x24000638
 80014e0:	24000698 	.word	0x24000698
 80014e4:	2400069c 	.word	0x2400069c
 80014e8:	24000644 	.word	0x24000644
 80014ec:	24000690 	.word	0x24000690
 80014f0:	24000694 	.word	0x24000694
 80014f4:	24000640 	.word	0x24000640
 80014f8:	240006a8 	.word	0x240006a8
 80014fc:	240083b0 	.word	0x240083b0
 8001500:	2400064c 	.word	0x2400064c
 8001504:	240006a0 	.word	0x240006a0
 8001508:	24000658 	.word	0x24000658
 800150c:	2400065c 	.word	0x2400065c
 8001510:	24000624 	.word	0x24000624
 8001514:	240006a4 	.word	0x240006a4
 8001518:	24000648 	.word	0x24000648
 800151c:	2400061c 	.word	0x2400061c
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001520:	eeaa 5a84 	vfma.f32	s10, s21, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001524:	0799      	lsls	r1, r3, #30
 8001526:	eeea 5a04 	vfma.f32	s11, s20, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 800152a:	ee79 9aac 	vadd.f32	s19, s19, s25
 800152e:	ee39 9a0c 	vadd.f32	s18, s18, s24
 8001532:	eea9 5aa4 	vfma.f32	s10, s19, s9
 8001536:	eee9 5a24 	vfma.f32	s11, s18, s9
 800153a:	ee75 2a26 	vadd.f32	s5, s10, s13
 800153e:	ee75 7a86 	vadd.f32	s15, s11, s12
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001542:	f100 8118 	bmi.w	8001776 <ADC_Stream0_Handler+0x506>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001546:	eead 3a84 	vfma.f32	s6, s27, s8
 800154a:	ed9d 7a01 	vldr	s14, [sp, #4]
 800154e:	eeed 3a04 	vfma.f32	s7, s26, s8
 8001552:	eddd 5a00 	vldr	s11, [sp]
 8001556:	ee7b ba87 	vadd.f32	s23, s23, s14

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 800155a:	075f      	lsls	r7, r3, #29
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 800155c:	ee3b ba25 	vadd.f32	s22, s22, s11
 8001560:	eeab 3aa4 	vfma.f32	s6, s23, s9
 8001564:	eeeb 3a24 	vfma.f32	s7, s22, s9
 8001568:	ee33 7a22 	vadd.f32	s14, s6, s5
 800156c:	ee33 2aa7 	vadd.f32	s4, s7, s15
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001570:	f100 8112 	bmi.w	8001798 <ADC_Stream0_Handler+0x528>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8001574:	ed9d 9a04 	vldr	s18, [sp, #16]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001578:	0719      	lsls	r1, r3, #28
 800157a:	eddd 9a03 	vldr	s19, [sp, #12]
 800157e:	eeaf 9a84 	vfma.f32	s18, s31, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8001582:	ed9d 5a07 	vldr	s10, [sp, #28]
 8001586:	eeef 9a04 	vfma.f32	s19, s30, s8
 800158a:	eddd 3a06 	vldr	s7, [sp, #24]
 800158e:	ee7e ea85 	vadd.f32	s29, s29, s10
 8001592:	ee3e ea23 	vadd.f32	s28, s28, s7
 8001596:	eeae 9aa4 	vfma.f32	s18, s29, s9
 800159a:	eeee 9a24 	vfma.f32	s19, s28, s9
 800159e:	ee37 9a09 	vadd.f32	s18, s14, s18
 80015a2:	ee79 9a82 	vadd.f32	s19, s19, s4
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80015a6:	f100 81a1 	bmi.w	80018ec <ADC_Stream0_Handler+0x67c>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80015aa:	ed9d ba0a 	vldr	s22, [sp, #40]	; 0x28

		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;

		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80015ae:	f013 0110 	ands.w	r1, r3, #16
 80015b2:	ed9d ea02 	vldr	s28, [sp, #8]
 80015b6:	eddd ba0c 	vldr	s23, [sp, #48]	; 0x30
 80015ba:	eddd ea05 	vldr	s29, [sp, #20]
 80015be:	eeae ba04 	vfma.f32	s22, s28, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80015c2:	ed9d 3a13 	vldr	s6, [sp, #76]	; 0x4c
 80015c6:	ed9d 5a0b 	vldr	s10, [sp, #44]	; 0x2c
 80015ca:	eeee ba84 	vfma.f32	s23, s29, s8
 80015ce:	eddd 3a0d 	vldr	s7, [sp, #52]	; 0x34
 80015d2:	ee33 5a05 	vadd.f32	s10, s6, s10
 80015d6:	ed9d 3a12 	vldr	s6, [sp, #72]	; 0x48
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80015da:	910b      	str	r1, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80015dc:	ee73 5a23 	vadd.f32	s11, s6, s7
 80015e0:	eea5 ba24 	vfma.f32	s22, s10, s9
 80015e4:	eee5 baa4 	vfma.f32	s23, s11, s9
 80015e8:	ee39 ba0b 	vadd.f32	s22, s18, s22
 80015ec:	ee79 baab 	vadd.f32	s23, s19, s23
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80015f0:	f040 81a5 	bne.w	800193e <ADC_Stream0_Handler+0x6ce>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80015f4:	eddd 3a08 	vldr	s7, [sp, #32]
 80015f8:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 80015fc:	ed9d 3a09 	vldr	s6, [sp, #36]	; 0x24
 8001600:	eea3 5a84 	vfma.f32	s10, s7, s8
 8001604:	eddd 3a10 	vldr	s7, [sp, #64]	; 0x40
 8001608:	ed9d ea11 	vldr	s28, [sp, #68]	; 0x44
 800160c:	eee3 3a04 	vfma.f32	s7, s6, s8
 8001610:	ed9d 3a0f 	vldr	s6, [sp, #60]	; 0x3c
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001614:	49df      	ldr	r1, [pc, #892]	; (8001994 <ADC_Stream0_Handler+0x724>)
 8001616:	eb01 0785 	add.w	r7, r1, r5, lsl #2
 800161a:	00a9      	lsls	r1, r5, #2
 800161c:	3501      	adds	r5, #1
 800161e:	9703      	str	r7, [sp, #12]
 8001620:	eef0 5a63 	vmov.f32	s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001624:	eddd 3a14 	vldr	s7, [sp, #80]	; 0x50
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001628:	4fdb      	ldr	r7, [pc, #876]	; (8001998 <ADC_Stream0_Handler+0x728>)
 800162a:	b22d      	sxth	r5, r5
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800162c:	ee33 3a83 	vadd.f32	s6, s7, s6
 8001630:	eddd 3a15 	vldr	s7, [sp, #84]	; 0x54
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001634:	4439      	add	r1, r7
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 8001636:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800163a:	ee73 3a8e 	vadd.f32	s7, s7, s28
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800163e:	9f03      	ldr	r7, [sp, #12]
 8001640:	eea3 5a24 	vfma.f32	s10, s6, s9
 8001644:	eee3 5aa4 	vfma.f32	s11, s7, s9
 8001648:	eddf 3ad4 	vldr	s7, [pc, #848]	; 800199c <ADC_Stream0_Handler+0x72c>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800164c:	ee35 5a0b 	vadd.f32	s10, s10, s22
 8001650:	ee75 5aab 	vadd.f32	s11, s11, s23
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001654:	ee25 5a23 	vmul.f32	s10, s10, s7
 8001658:	ee65 5aa3 	vmul.f32	s11, s11, s7
 800165c:	ed87 5a00 	vstr	s10, [r7]
 8001660:	edc1 5a00 	vstr	s11, [r1]
		if(idx < BSIZE*4)
 8001664:	f2c0 81da 	blt.w	8001a1c <ADC_Stream0_Handler+0x7ac>

#endif

			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 8001668:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800166c:	eddd 3a08 	vldr	s7, [sp, #32]
 8001670:	ed9d 5a09 	vldr	s10, [sp, #36]	; 0x24
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001674:	eef0 5a4a 	vmov.f32	s11, s20
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001678:	68b9      	ldr	r1, [r7, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800167a:	eeb0 aa46 	vmov.f32	s20, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800167e:	ed9d 3a02 	vldr	s6, [sp, #8]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001682:	edcd 3a0e 	vstr	s7, [sp, #56]	; 0x38
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001686:	eef0 3a4d 	vmov.f32	s7, s26
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800168a:	ed8d fa03 	vstr	s30, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800168e:	eeb0 da67 	vmov.f32	s26, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001692:	edcd fa04 	vstr	s31, [sp, #16]
 8001696:	eeb0 fa42 	vmov.f32	s30, s4
 800169a:	eef0 fa47 	vmov.f32	s31, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800169e:	ed8d 5a10 	vstr	s10, [sp, #64]	; 0x40
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80016a2:	ed8d 3a0a 	vstr	s6, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80016a6:	eeb0 5a6a 	vmov.f32	s10, s21
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80016aa:	eeb0 3a6d 	vmov.f32	s6, s27
			EXTI->SWIER1 |= GPIO_PIN_14;
 80016ae:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80016b2:	eef0 da62 	vmov.f32	s27, s5
		inE6Rold = inER;                           inE6Iold = inEI;
 80016b6:	ed9d 6a14 	vldr	s12, [sp, #80]	; 0x50
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80016ba:	eef0 aa66 	vmov.f32	s21, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 80016be:	eddd 2a15 	vldr	s5, [sp, #84]	; 0x54
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80016c2:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		idx = 0;
 80016c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80016c8:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80016cc:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 80016d0:	ed8d ba08 	vstr	s22, [sp, #32]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80016d4:	edcd 9a05 	vstr	s19, [sp, #20]
 80016d8:	ed8d 9a02 	vstr	s18, [sp, #8]
			EXTI->SWIER1 |= GPIO_PIN_14;
 80016dc:	60b9      	str	r1, [r7, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 80016de:	edcd 2a11 	vstr	s5, [sp, #68]	; 0x44
 80016e2:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80016e6:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE2Rold = inER;                           inE2Iold = inEI;
 80016ea:	eeb0 9a4c 	vmov.f32	s18, s24
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80016ee:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inE2Rold = inER;                           inE2Iold = inEI;
 80016f2:	eef0 9a6c 	vmov.f32	s19, s25
		inE4Rold = inER;                           inE4Iold = inEI;
 80016f6:	ed9d ea06 	vldr	s28, [sp, #24]
 80016fa:	eddd ea07 	vldr	s29, [sp, #28]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80016fe:	ed9d ba00 	vldr	s22, [sp]
 8001702:	eddd ba01 	vldr	s23, [sp, #4]
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001706:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
	while(k--)
 800170a:	3208      	adds	r2, #8
 800170c:	3b01      	subs	r3, #1
 800170e:	eef0 7a40 	vmov.f32	s15, s0
 8001712:	3008      	adds	r0, #8
 8001714:	4294      	cmp	r4, r2
 8001716:	eeb0 7a60 	vmov.f32	s14, s1
 800171a:	b29b      	uxth	r3, r3
 800171c:	d059      	beq.n	80017d2 <ADC_Stream0_Handler+0x562>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800171e:	eef0 0a48 	vmov.f32	s1, s16
 8001722:	eeb0 0a68 	vmov.f32	s0, s17
 8001726:	ed52 8a01 	vldr	s17, [r2, #-4]
 800172a:	eeb0 2a41 	vmov.f32	s4, s2
 800172e:	ed10 8a01 	vldr	s16, [r0, #-4]
 8001732:	eef0 2a61 	vmov.f32	s5, s3
 8001736:	eef0 6a68 	vmov.f32	s13, s17
 800173a:	ed12 1a02 	vldr	s2, [r2, #-8]
 800173e:	eeb0 6a48 	vmov.f32	s12, s16
 8001742:	ed50 1a02 	vldr	s3, [r0, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001746:	ee31 2a02 	vadd.f32	s4, s2, s4
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 800174a:	07df      	lsls	r7, r3, #31
 800174c:	eee0 6a04 	vfma.f32	s13, s0, s8
 8001750:	eea0 6a84 	vfma.f32	s12, s1, s8
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001754:	ee72 2aa1 	vadd.f32	s5, s5, s3
 8001758:	eee2 6a24 	vfma.f32	s13, s4, s9
 800175c:	eea2 6aa4 	vfma.f32	s12, s5, s9
 8001760:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8001764:	ee37 6a06 	vadd.f32	s12, s14, s12
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001768:	f57f aeda 	bpl.w	8001520 <ADC_Stream0_Handler+0x2b0>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 800176c:	eeb0 ca46 	vmov.f32	s24, s12
 8001770:	eef0 ca66 	vmov.f32	s25, s13
 8001774:	e7c9      	b.n	800170a <ADC_Stream0_Handler+0x49a>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001776:	eef0 5a4a 	vmov.f32	s11, s20
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 800177a:	edcd 7a00 	vstr	s15, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800177e:	eeb0 5a6a 	vmov.f32	s10, s21
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8001782:	edcd 2a01 	vstr	s5, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001786:	eeb0 aa46 	vmov.f32	s20, s12
 800178a:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 800178e:	eeb0 9a4c 	vmov.f32	s18, s24
 8001792:	eef0 9a6c 	vmov.f32	s19, s25
 8001796:	e7b8      	b.n	800170a <ADC_Stream0_Handler+0x49a>
 8001798:	eeb0 ba65 	vmov.f32	s22, s11
		inE3Rold  = inER;                          inE3Iold  = inEI;
 800179c:	eddd ba01 	vldr	s23, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017a0:	eef0 3a4d 	vmov.f32	s7, s26
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 80017a4:	ed8d 2a06 	vstr	s4, [sp, #24]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017a8:	eeb0 3a6d 	vmov.f32	s6, s27
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 80017ac:	ed8d 7a07 	vstr	s14, [sp, #28]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80017b0:	eef0 5a4a 	vmov.f32	s11, s20
 80017b4:	eeb0 5a6a 	vmov.f32	s10, s21
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017b8:	eeb0 da67 	vmov.f32	s26, s15
 80017bc:	eef0 da62 	vmov.f32	s27, s5
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80017c0:	eeb0 aa46 	vmov.f32	s20, s12
 80017c4:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 80017c8:	eeb0 9a4c 	vmov.f32	s18, s24
 80017cc:	eef0 9a6c 	vmov.f32	s19, s25
 80017d0:	e79b      	b.n	800170a <ADC_Stream0_Handler+0x49a>
 80017d2:	4a73      	ldr	r2, [pc, #460]	; (80019a0 <ADC_Stream0_Handler+0x730>)
 80017d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017d8:	eddd 7a04 	vldr	s15, [sp, #16]
 80017dc:	ed82 8a00 	vstr	s16, [r2]
 80017e0:	4a70      	ldr	r2, [pc, #448]	; (80019a4 <ADC_Stream0_Handler+0x734>)
 80017e2:	edc8 8a00 	vstr	s17, [r8]
 80017e6:	edc2 0a00 	vstr	s1, [r2]
 80017ea:	4a6f      	ldr	r2, [pc, #444]	; (80019a8 <ADC_Stream0_Handler+0x738>)
 80017ec:	ed8e 0a00 	vstr	s0, [lr]
 80017f0:	edc2 1a00 	vstr	s3, [r2]
 80017f4:	4a6d      	ldr	r2, [pc, #436]	; (80019ac <ADC_Stream0_Handler+0x73c>)
 80017f6:	ed8c 1a00 	vstr	s2, [ip]
 80017fa:	edc2 aa00 	vstr	s21, [r2]
 80017fe:	4a6c      	ldr	r2, [pc, #432]	; (80019b0 <ADC_Stream0_Handler+0x740>)
 8001800:	ed82 5a00 	vstr	s10, [r2]
 8001804:	4a6b      	ldr	r2, [pc, #428]	; (80019b4 <ADC_Stream0_Handler+0x744>)
 8001806:	edc2 9a00 	vstr	s19, [r2]
 800180a:	4a6b      	ldr	r2, [pc, #428]	; (80019b8 <ADC_Stream0_Handler+0x748>)
 800180c:	ed82 aa00 	vstr	s20, [r2]
 8001810:	4a6a      	ldr	r2, [pc, #424]	; (80019bc <ADC_Stream0_Handler+0x74c>)
 8001812:	edc2 5a00 	vstr	s11, [r2]
 8001816:	4a6a      	ldr	r2, [pc, #424]	; (80019c0 <ADC_Stream0_Handler+0x750>)
 8001818:	ed82 9a00 	vstr	s18, [r2]
 800181c:	4a69      	ldr	r2, [pc, #420]	; (80019c4 <ADC_Stream0_Handler+0x754>)
 800181e:	edc2 da00 	vstr	s27, [r2]
 8001822:	4a69      	ldr	r2, [pc, #420]	; (80019c8 <ADC_Stream0_Handler+0x758>)
 8001824:	ed82 3a00 	vstr	s6, [r2]
 8001828:	4a68      	ldr	r2, [pc, #416]	; (80019cc <ADC_Stream0_Handler+0x75c>)
 800182a:	edc2 ba00 	vstr	s23, [r2]
 800182e:	4a68      	ldr	r2, [pc, #416]	; (80019d0 <ADC_Stream0_Handler+0x760>)
 8001830:	ed82 da00 	vstr	s26, [r2]
 8001834:	4a67      	ldr	r2, [pc, #412]	; (80019d4 <ADC_Stream0_Handler+0x764>)
 8001836:	edc2 3a00 	vstr	s7, [r2]
 800183a:	4a67      	ldr	r2, [pc, #412]	; (80019d8 <ADC_Stream0_Handler+0x768>)
 800183c:	ed82 ba00 	vstr	s22, [r2]
 8001840:	4a66      	ldr	r2, [pc, #408]	; (80019dc <ADC_Stream0_Handler+0x76c>)
 8001842:	edc2 fa00 	vstr	s31, [r2]
 8001846:	4a66      	ldr	r2, [pc, #408]	; (80019e0 <ADC_Stream0_Handler+0x770>)
 8001848:	edc2 7a00 	vstr	s15, [r2]
 800184c:	4a65      	ldr	r2, [pc, #404]	; (80019e4 <ADC_Stream0_Handler+0x774>)
 800184e:	eddd 7a03 	vldr	s15, [sp, #12]
 8001852:	edc2 ea00 	vstr	s29, [r2]
 8001856:	4a64      	ldr	r2, [pc, #400]	; (80019e8 <ADC_Stream0_Handler+0x778>)
 8001858:	ed82 fa00 	vstr	s30, [r2]
 800185c:	4a63      	ldr	r2, [pc, #396]	; (80019ec <ADC_Stream0_Handler+0x77c>)
 800185e:	edc2 7a00 	vstr	s15, [r2]
 8001862:	4a63      	ldr	r2, [pc, #396]	; (80019f0 <ADC_Stream0_Handler+0x780>)
 8001864:	eddd 7a02 	vldr	s15, [sp, #8]
 8001868:	ed82 ea00 	vstr	s28, [r2]
 800186c:	4a61      	ldr	r2, [pc, #388]	; (80019f4 <ADC_Stream0_Handler+0x784>)
 800186e:	edc2 7a00 	vstr	s15, [r2]
 8001872:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8001876:	4a60      	ldr	r2, [pc, #384]	; (80019f8 <ADC_Stream0_Handler+0x788>)
 8001878:	edc2 7a00 	vstr	s15, [r2]
 800187c:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8001880:	4a5e      	ldr	r2, [pc, #376]	; (80019fc <ADC_Stream0_Handler+0x78c>)
 8001882:	edc2 7a00 	vstr	s15, [r2]
 8001886:	eddd 7a05 	vldr	s15, [sp, #20]
 800188a:	4a5d      	ldr	r2, [pc, #372]	; (8001a00 <ADC_Stream0_Handler+0x790>)
 800188c:	f8aa 5000 	strh.w	r5, [sl]
 8001890:	edc2 7a00 	vstr	s15, [r2]
 8001894:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 8001898:	4a5a      	ldr	r2, [pc, #360]	; (8001a04 <ADC_Stream0_Handler+0x794>)
 800189a:	8033      	strh	r3, [r6, #0]
 800189c:	edc2 7a00 	vstr	s15, [r2]
 80018a0:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 80018a4:	4a58      	ldr	r2, [pc, #352]	; (8001a08 <ADC_Stream0_Handler+0x798>)
 80018a6:	edc2 7a00 	vstr	s15, [r2]
 80018aa:	eddd 7a08 	vldr	s15, [sp, #32]
 80018ae:	4a57      	ldr	r2, [pc, #348]	; (8001a0c <ADC_Stream0_Handler+0x79c>)
 80018b0:	edc2 7a00 	vstr	s15, [r2]
 80018b4:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 80018b8:	4a55      	ldr	r2, [pc, #340]	; (8001a10 <ADC_Stream0_Handler+0x7a0>)
 80018ba:	edc2 7a00 	vstr	s15, [r2]
 80018be:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 80018c2:	4a54      	ldr	r2, [pc, #336]	; (8001a14 <ADC_Stream0_Handler+0x7a4>)
 80018c4:	edc2 7a00 	vstr	s15, [r2]
 80018c8:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80018cc:	4a52      	ldr	r2, [pc, #328]	; (8001a18 <ADC_Stream0_Handler+0x7a8>)
 80018ce:	edc2 7a00 	vstr	s15, [r2]
 80018d2:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 80018d6:	edcb 7a00 	vstr	s15, [fp]
 80018da:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 80018de:	edc9 7a00 	vstr	s15, [r9]
		}

		// LED_YELLOW_OFF;

	}
 80018e2:	b017      	add	sp, #92	; 0x5c
 80018e4:	ecbd 8b10 	vpop	{d8-d15}
 80018e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018ec:	eeb0 ea63 	vmov.f32	s28, s7
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80018f0:	ed8d fa03 	vstr	s30, [sp, #12]
 80018f4:	eef0 ea45 	vmov.f32	s29, s10
 80018f8:	edcd fa04 	vstr	s31, [sp, #16]
 80018fc:	eeb0 ba65 	vmov.f32	s22, s11
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001900:	edcd 9a12 	vstr	s19, [sp, #72]	; 0x48
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001904:	eef0 3a4d 	vmov.f32	s7, s26
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001908:	ed8d 9a13 	vstr	s18, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800190c:	eeb0 3a6d 	vmov.f32	s6, s27
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001910:	eddd ba01 	vldr	s23, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001914:	eef0 5a4a 	vmov.f32	s11, s20
 8001918:	eeb0 5a6a 	vmov.f32	s10, s21
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800191c:	eeb0 fa42 	vmov.f32	s30, s4
 8001920:	eef0 fa47 	vmov.f32	s31, s14
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001924:	eeb0 da67 	vmov.f32	s26, s15
 8001928:	eef0 da62 	vmov.f32	s27, s5
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800192c:	eeb0 aa46 	vmov.f32	s20, s12
 8001930:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8001934:	eeb0 9a4c 	vmov.f32	s18, s24
 8001938:	eef0 9a6c 	vmov.f32	s19, s25
 800193c:	e6e5      	b.n	800170a <ADC_Stream0_Handler+0x49a>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800193e:	eddd 5a02 	vldr	s11, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001942:	eef0 3a4d 	vmov.f32	s7, s26
 8001946:	eeb0 3a6d 	vmov.f32	s6, s27
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800194a:	ed8d fa03 	vstr	s30, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800194e:	eeb0 5a6a 	vmov.f32	s10, s21
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001952:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001956:	edcd fa04 	vstr	s31, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800195a:	eef0 5a4a 	vmov.f32	s11, s20
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800195e:	eeb0 fa42 	vmov.f32	s30, s4
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001962:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001966:	eef0 fa47 	vmov.f32	s31, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800196a:	edcd 9a05 	vstr	s19, [sp, #20]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800196e:	eeb0 da67 	vmov.f32	s26, s15
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001972:	ed8d 9a02 	vstr	s18, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001976:	eef0 da62 	vmov.f32	s27, s5
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 800197a:	edcd ba15 	vstr	s23, [sp, #84]	; 0x54
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800197e:	eeb0 aa46 	vmov.f32	s20, s12
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8001982:	ed8d ba14 	vstr	s22, [sp, #80]	; 0x50
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001986:	eef0 aa66 	vmov.f32	s21, s13
		inE5Rold  = inER;                          inE5Iold  = inEI;
 800198a:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 800198e:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 8001992:	e6aa      	b.n	80016ea <ADC_Stream0_Handler+0x47a>
 8001994:	2000d000 	.word	0x2000d000
 8001998:	2000b000 	.word	0x2000b000
 800199c:	34000000 	.word	0x34000000
 80019a0:	24000650 	.word	0x24000650
 80019a4:	24000654 	.word	0x24000654
 80019a8:	24000620 	.word	0x24000620
 80019ac:	24000668 	.word	0x24000668
 80019b0:	2400066c 	.word	0x2400066c
 80019b4:	2400062c 	.word	0x2400062c
 80019b8:	24000660 	.word	0x24000660
 80019bc:	24000664 	.word	0x24000664
 80019c0:	24000628 	.word	0x24000628
 80019c4:	24000678 	.word	0x24000678
 80019c8:	2400067c 	.word	0x2400067c
 80019cc:	24000634 	.word	0x24000634
 80019d0:	24000670 	.word	0x24000670
 80019d4:	24000674 	.word	0x24000674
 80019d8:	24000630 	.word	0x24000630
 80019dc:	24000688 	.word	0x24000688
 80019e0:	2400068c 	.word	0x2400068c
 80019e4:	2400063c 	.word	0x2400063c
 80019e8:	24000680 	.word	0x24000680
 80019ec:	24000684 	.word	0x24000684
 80019f0:	24000638 	.word	0x24000638
 80019f4:	24000698 	.word	0x24000698
 80019f8:	2400069c 	.word	0x2400069c
 80019fc:	24000644 	.word	0x24000644
 8001a00:	24000690 	.word	0x24000690
 8001a04:	24000694 	.word	0x24000694
 8001a08:	24000640 	.word	0x24000640
 8001a0c:	240006a8 	.word	0x240006a8
 8001a10:	240006ac 	.word	0x240006ac
 8001a14:	2400064c 	.word	0x2400064c
 8001a18:	240006a0 	.word	0x240006a0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001a1c:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001a20:	eef0 3a4d 	vmov.f32	s7, s26
 8001a24:	eeb0 da67 	vmov.f32	s26, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8001a28:	eddd 7a15 	vldr	s15, [sp, #84]	; 0x54
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001a2c:	edcd 5a10 	vstr	s11, [sp, #64]	; 0x40
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001a30:	eeb0 3a6d 	vmov.f32	s6, s27
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001a34:	eddd 5a08 	vldr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001a38:	eeb0 5a6a 	vmov.f32	s10, s21
		inE6Rold = inER;                           inE6Iold = inEI;
 8001a3c:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001a40:	eef0 da62 	vmov.f32	s27, s5
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001a44:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001a48:	eef0 aa66 	vmov.f32	s21, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001a4c:	eddd 5a05 	vldr	s11, [sp, #20]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001a50:	eddd 7a14 	vldr	s15, [sp, #80]	; 0x50
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001a54:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
 8001a58:	eddd 5a02 	vldr	s11, [sp, #8]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001a5c:	ed8d fa03 	vstr	s30, [sp, #12]
 8001a60:	eeb0 fa42 	vmov.f32	s30, s4
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001a64:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001a68:	eef0 5a4a 	vmov.f32	s11, s20
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001a6c:	edcd fa04 	vstr	s31, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001a70:	eeb0 aa46 	vmov.f32	s20, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001a74:	eef0 fa47 	vmov.f32	s31, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001a78:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 8001a7c:	ed8d ba08 	vstr	s22, [sp, #32]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001a80:	edcd 9a05 	vstr	s19, [sp, #20]
 8001a84:	ed8d 9a02 	vstr	s18, [sp, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001a88:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 8001a8c:	e77d      	b.n	800198a <ADC_Stream0_Handler+0x71a>
		SDR_ComputeLO(LOfreq+cwpitch);  // prepare next LO buffer
 8001a8e:	4a06      	ldr	r2, [pc, #24]	; (8001aa8 <ADC_Stream0_Handler+0x838>)
 8001a90:	4b06      	ldr	r3, [pc, #24]	; (8001aac <ADC_Stream0_Handler+0x83c>)
 8001a92:	ed92 0a00 	vldr	s0, [r2]
 8001a96:	edd3 7a00 	vldr	s15, [r3]
 8001a9a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001a9e:	f000 f807 	bl	8001ab0 <SDR_ComputeLO>
 8001aa2:	f7ff bbfa 	b.w	800129a <ADC_Stream0_Handler+0x2a>
 8001aa6:	bf00      	nop
 8001aa8:	24009df4 	.word	0x24009df4
 8001aac:	24009dec 	.word	0x24009dec

08001ab0 <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8001ab0:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
  static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f, 
	                ypi, ypq, tmpi, gain=1.f;
	
	if (oldfreq != freq)
 8001ab2:	4b4f      	ldr	r3, [pc, #316]	; (8001bf0 <SDR_ComputeLO+0x140>)
 8001ab4:	edd3 7a00 	vldr	s15, [r3]
 8001ab8:	eef4 7a40 	vcmp.f32	s15, s0
{
 8001abc:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8001ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac4:	d171      	bne.n	8001baa <SDR_ComputeLO+0xfa>
 8001ac6:	4a4b      	ldr	r2, [pc, #300]	; (8001bf4 <SDR_ComputeLO+0x144>)
 8001ac8:	4b4b      	ldr	r3, [pc, #300]	; (8001bf8 <SDR_ComputeLO+0x148>)
 8001aca:	ed92 8a00 	vldr	s16, [r2]
 8001ace:	ed93 6a00 	vldr	s12, [r3]
 8001ad2:	4d4a      	ldr	r5, [pc, #296]	; (8001bfc <SDR_ComputeLO+0x14c>)
 8001ad4:	4c4a      	ldr	r4, [pc, #296]	; (8001c00 <SDR_ComputeLO+0x150>)
// Coupled Quadrature Oscillator with level stabilization	
	while(k)
	{                    
// loop partially unrolled for performance		

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001ad6:	484b      	ldr	r0, [pc, #300]	; (8001c04 <SDR_ComputeLO+0x154>)
 8001ad8:	4b4b      	ldr	r3, [pc, #300]	; (8001c08 <SDR_ComputeLO+0x158>)
 8001ada:	ed95 5a00 	vldr	s10, [r5]
 8001ade:	edd4 7a00 	vldr	s15, [r4]
 8001ae2:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8001ae6:	edd0 5a00 	vldr	s11, [r0]
 8001aea:	4a48      	ldr	r2, [pc, #288]	; (8001c0c <SDR_ComputeLO+0x15c>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001aec:	ee27 7a88 	vmul.f32	s14, s15, s16
 8001af0:	3310      	adds	r3, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001af2:	ee66 7a67 	vnmul.f32	s15, s12, s15
 8001af6:	3210      	adds	r2, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001af8:	eea5 7a06 	vfma.f32	s14, s10, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001afc:	eee5 7a08 	vfma.f32	s15, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b00:	ee25 7a87 	vmul.f32	s14, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b04:	ee67 6aa5 	vmul.f32	s13, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b08:	ee67 7a08 	vmul.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b0c:	ed02 7a08 	vstr	s14, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b10:	ee26 7a47 	vnmul.f32	s14, s12, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b14:	ed43 6a08 	vstr	s13, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b18:	eee6 7a86 	vfma.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b1c:	eea6 7a88 	vfma.f32	s14, s13, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b20:	ee65 7aa7 	vmul.f32	s15, s11, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b24:	ee25 7a87 	vmul.f32	s14, s11, s14
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b28:	ee67 6a88 	vmul.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b2c:	ed42 7a07 	vstr	s15, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b30:	ee66 7a67 	vnmul.f32	s15, s12, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b34:	ed03 7a07 	vstr	s14, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b38:	eee7 6a06 	vfma.f32	s13, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b3c:	eee7 7a08 	vfma.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b40:	ee25 7aa6 	vmul.f32	s14, s11, s13
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b44:	ee65 7aa7 	vmul.f32	s15, s11, s15
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b48:	ee66 6a47 	vnmul.f32	s13, s12, s14
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b4c:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b50:	ee27 7a08 	vmul.f32	s14, s14, s16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b54:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b58:	eee7 6a88 	vfma.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b5c:	eea7 7a86 	vfma.f32	s14, s15, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b60:	ee25 5aa6 	vmul.f32	s10, s11, s13
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b64:	ee65 7a87 	vmul.f32	s15, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001b68:	ed03 5a05 	vstr	s10, [r3, #-20]	; 0xffffffec
	while(k)
 8001b6c:	428b      	cmp	r3, r1
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001b6e:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8001b72:	d1bb      	bne.n	8001aec <SDR_ComputeLO+0x3c>
    ym1i = tmpi;

    k--;
	}
// compute the gain to be applied to stabilize the level
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001b74:	ee67 5a07 	vmul.f32	s11, s14, s14
 8001b78:	ed9f 6a25 	vldr	s12, [pc, #148]	; 8001c10 <SDR_ComputeLO+0x160>
 8001b7c:	edc4 7a00 	vstr	s15, [r4]
 8001b80:	eddf 4a24 	vldr	s9, [pc, #144]	; 8001c14 <SDR_ComputeLO+0x164>
 8001b84:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8001b88:	4a23      	ldr	r2, [pc, #140]	; (8001c18 <SDR_ComputeLO+0x168>)
 8001b8a:	4b24      	ldr	r3, [pc, #144]	; (8001c1c <SDR_ComputeLO+0x16c>)
 8001b8c:	ed85 5a00 	vstr	s10, [r5]
 8001b90:	edc2 6a00 	vstr	s13, [r2]
 8001b94:	ed83 7a00 	vstr	s14, [r3]
 8001b98:	ee76 7a65 	vsub.f32	s15, s12, s11
}	
 8001b9c:	ecbd 8b04 	vpop	{d8-d9}
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001ba0:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8001ba4:	edc0 7a00 	vstr	s15, [r0]
}	
 8001ba8:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001baa:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001c20 <SDR_ComputeLO+0x170>
 8001bae:	4a1d      	ldr	r2, [pc, #116]	; (8001c24 <SDR_ComputeLO+0x174>)
 8001bb0:	ee60 7a27 	vmul.f32	s15, s0, s15
	  oldfreq  =  freq;
 8001bb4:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001bb8:	ed92 7a00 	vldr	s14, [r2]
 8001bbc:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8001bc0:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8001bc4:	eeb0 0b49 	vmov.f64	d0, d9
 8001bc8:	f00f f86e 	bl	8010ca8 <cos>
 8001bcc:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <SDR_ComputeLO+0x144>)
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001bd2:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001bd6:	ed83 8a00 	vstr	s16, [r3]
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001bda:	f00f f8ad 	bl	8010d38 <sin>
 8001bde:	eeb7 6bc0 	vcvt.f32.f64	s12, d0
 8001be2:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <SDR_ComputeLO+0x148>)
 8001be4:	eeb1 6a46 	vneg.f32	s12, s12
 8001be8:	ed83 6a00 	vstr	s12, [r3]
 8001bec:	e771      	b.n	8001ad2 <SDR_ComputeLO+0x22>
 8001bee:	bf00      	nop
 8001bf0:	2400016c 	.word	0x2400016c
 8001bf4:	240006b4 	.word	0x240006b4
 8001bf8:	240006c4 	.word	0x240006c4
 8001bfc:	24000178 	.word	0x24000178
 8001c00:	240006dc 	.word	0x240006dc
 8001c04:	24000168 	.word	0x24000168
 8001c08:	24004128 	.word	0x24004128
 8001c0c:	240049dc 	.word	0x240049dc
 8001c10:	46000200 	.word	0x46000200
 8001c14:	39000000 	.word	0x39000000
 8001c18:	240006e0 	.word	0x240006e0
 8001c1c:	240006e4 	.word	0x240006e4
 8001c20:	40c90fdb 	.word	0x40c90fdb
 8001c24:	240049c4 	.word	0x240049c4

08001c28 <SDR_2R_toC_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time
  while(blkCnt)
 8001c28:	089b      	lsrs	r3, r3, #2
 8001c2a:	d02e      	beq.n	8001c8a <SDR_2R_toC_f32+0x62>
 8001c2c:	3010      	adds	r0, #16
 8001c2e:	3110      	adds	r1, #16
 8001c30:	3220      	adds	r2, #32
{
 8001c32:	b410      	push	{r4}
  {
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001c34:	f850 4c10 	ldr.w	r4, [r0, #-16]
  while(blkCnt)
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	f100 0010 	add.w	r0, r0, #16
 8001c3e:	f101 0110 	add.w	r1, r1, #16
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001c42:	f842 4c20 	str.w	r4, [r2, #-32]
 8001c46:	f102 0220 	add.w	r2, r2, #32
 8001c4a:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8001c4e:	f842 4c3c 	str.w	r4, [r2, #-60]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001c52:	f850 4c1c 	ldr.w	r4, [r0, #-28]
 8001c56:	f842 4c38 	str.w	r4, [r2, #-56]
 8001c5a:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 8001c5e:	f842 4c34 	str.w	r4, [r2, #-52]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001c62:	f850 4c18 	ldr.w	r4, [r0, #-24]
 8001c66:	f842 4c30 	str.w	r4, [r2, #-48]
 8001c6a:	f851 4c18 	ldr.w	r4, [r1, #-24]
 8001c6e:	f842 4c2c 	str.w	r4, [r2, #-44]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001c72:	f850 4c14 	ldr.w	r4, [r0, #-20]
 8001c76:	f842 4c28 	str.w	r4, [r2, #-40]
 8001c7a:	f851 4c14 	ldr.w	r4, [r1, #-20]
 8001c7e:	f842 4c24 	str.w	r4, [r2, #-36]
  while(blkCnt)
 8001c82:	d1d7      	bne.n	8001c34 <SDR_2R_toC_f32+0xc>
    
    blkCnt--;
  }
}
 8001c84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	4770      	bx	lr

08001c8c <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8001c8c:	4b35      	ldr	r3, [pc, #212]	; (8001d64 <SDR_downconvert_f32+0xd8>)
 8001c8e:	3008      	adds	r0, #8
 8001c90:	3110      	adds	r1, #16
 8001c92:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
	tmp1 = tmp2;
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3 = tmp4;
#else
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001c94:	eddf 5a34 	vldr	s11, [pc, #208]	; 8001d68 <SDR_downconvert_f32+0xdc>
{
 8001c98:	b430      	push	{r4, r5}
 8001c9a:	f503 6500 	add.w	r5, r3, #2048	; 0x800
 8001c9e:	4c33      	ldr	r4, [pc, #204]	; (8001d6c <SDR_downconvert_f32+0xe0>)
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001ca0:	f830 cc08 	ldrh.w	ip, [r0, #-8]
 8001ca4:	3310      	adds	r3, #16
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001ca6:	ed13 5a08 	vldr	s10, [r3, #-32]	; 0xffffffe0
 8001caa:	3008      	adds	r0, #8
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001cac:	ee06 ca10 	vmov	s12, ip
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001cb0:	f830 cc0e 	ldrh.w	ip, [r0, #-14]
 8001cb4:	3110      	adds	r1, #16
 8001cb6:	3410      	adds	r4, #16
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001cb8:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001cbc:	ee06 ca90 	vmov	s13, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001cc0:	f830 cc0a 	ldrh.w	ip, [r0, #-10]
 8001cc4:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001cc6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001cca:	ee36 6a40 	vsub.f32	s12, s12, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001cce:	ee07 ca90 	vmov	s15, ip
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001cd2:	f830 cc0c 	ldrh.w	ip, [r0, #-12]
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001cd6:	ee76 6ac0 	vsub.f32	s13, s13, s0
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001cda:	ee26 6a25 	vmul.f32	s12, s12, s11
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001cde:	ee07 ca10 	vmov	s14, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001ce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001ce6:	ee66 6aa5 	vmul.f32	s13, s13, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001cea:	ee25 5a06 	vmul.f32	s10, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001cee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001cf2:	ee77 7ac0 	vsub.f32	s15, s15, s0
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001cf6:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8001cfa:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001cfe:	ee37 7a40 	vsub.f32	s14, s14, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001d02:	ee67 7aa5 	vmul.f32	s15, s15, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001d06:	ee25 6a06 	vmul.f32	s12, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001d0a:	ee27 7a25 	vmul.f32	s14, s14, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001d0e:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		 *zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8001d12:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8001d16:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001d1a:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8001d1e:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8001d22:	ee66 6a26 	vmul.f32	s13, s12, s13
 8001d26:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		 *zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8001d2a:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8001d2e:	ee66 6a87 	vmul.f32	s13, s13, s14
 8001d32:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8001d36:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8001d3a:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001d3e:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001d42:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
  while(blkCnt)
 8001d46:	42ab      	cmp	r3, r5
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001d48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d4c:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8001d50:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8001d54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d58:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
  while(blkCnt)
 8001d5c:	d1a0      	bne.n	8001ca0 <SDR_downconvert_f32+0x14>
     pt += 4;
     blkCnt--;
	}	
}
 8001d5e:	bc30      	pop	{r4, r5}
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	240049dc 	.word	0x240049dc
 8001d68:	3a000000 	.word	0x3a000000
 8001d6c:	24004128 	.word	0x24004128

08001d70 <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 8001d70:	b430      	push	{r4, r5}
  short *AudioBuffer;

  AudioBuffer = pDst;

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8001d72:	0895      	lsrs	r5, r2, #2
  while(blkCnt--)
 8001d74:	2d00      	cmp	r5, #0
 8001d76:	d05b      	beq.n	8001e30 <SDR_float_to_DAC_audio+0xc0>
 8001d78:	1e6c      	subs	r4, r5, #1
  {
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d7a:	4d30      	ldr	r5, [pc, #192]	; (8001e3c <SDR_float_to_DAC_audio+0xcc>)
 8001d7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001d80:	b2a3      	uxth	r3, r4
 8001d82:	f100 0420 	add.w	r4, r0, #32
 8001d86:	edd5 7a00 	vldr	s15, [r5]
 8001d8a:	3010      	adds	r0, #16
 8001d8c:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 8001d90:	f101 0308 	add.w	r3, r1, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d94:	eef0 4a47 	vmov.f32	s9, s14
 8001d98:	ed50 5a03 	vldr	s11, [r0, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001d9c:	ed10 6a02 	vldr	s12, [r0, #-8]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001da0:	eeb0 5a47 	vmov.f32	s10, s14
 8001da4:	ed50 6a04 	vldr	s13, [r0, #-16]
 8001da8:	3010      	adds	r0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001daa:	eee7 4aa5 	vfma.f32	s9, s15, s11
 8001dae:	3308      	adds	r3, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001db0:	eea6 5aa7 	vfma.f32	s10, s13, s15
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001db4:	ed50 6a05 	vldr	s13, [r0, #-20]	; 0xffffffec
  while(blkCnt--)
 8001db8:	4284      	cmp	r4, r0
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dba:	eef0 5a64 	vmov.f32	s11, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dbe:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dc2:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dc6:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dca:	eee7 4a86 	vfma.f32	s9, s15, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dce:	ee15 5a10 	vmov	r5, s10
 8001dd2:	f823 5c10 	strh.w	r5, [r3, #-16]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dd6:	ee15 5a90 	vmov	r5, s11
 8001dda:	f823 5c0e 	strh.w	r5, [r3, #-14]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dde:	eeb0 6a64 	vmov.f32	s12, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001de2:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001de6:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dea:	eee7 4aa6 	vfma.f32	s9, s15, s13
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001dee:	ee16 5a10 	vmov	r5, s12
 8001df2:	f823 5c0c 	strh.w	r5, [r3, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001df6:	eef0 6a64 	vmov.f32	s13, s9
 8001dfa:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
 8001dfe:	ee16 5a90 	vmov	r5, s13
 8001e02:	f823 5c0a 	strh.w	r5, [r3, #-10]
  while(blkCnt--)
 8001e06:	d1c5      	bne.n	8001d94 <SDR_float_to_DAC_audio+0x24>
	}	

  // SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
  SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8001e08:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001e0a:	f001 021f 	and.w	r2, r1, #31
 8001e0e:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e10:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001e14:	480a      	ldr	r0, [pc, #40]	; (8001e40 <SDR_float_to_DAC_audio+0xd0>)
 8001e16:	440a      	add	r2, r1
 8001e18:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001e1c:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001e1e:	1a53      	subs	r3, r2, r1
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	dcf9      	bgt.n	8001e18 <SDR_float_to_DAC_audio+0xa8>
 8001e24:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001e28:	f3bf 8f6f 	isb	sy
#endif
return;
}	
 8001e2c:	bc30      	pop	{r4, r5}
 8001e2e:	4770      	bx	lr
    if ( dsize > 0 ) { 
 8001e30:	0093      	lsls	r3, r2, #2
 8001e32:	2a00      	cmp	r2, #0
 8001e34:	d1e9      	bne.n	8001e0a <SDR_float_to_DAC_audio+0x9a>
 8001e36:	bc30      	pop	{r4, r5}
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	24004918 	.word	0x24004918
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <SDR_memcpy_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time.    
  while(blkCnt > 0u)
 8001e44:	0892      	lsrs	r2, r2, #2
 8001e46:	d017      	beq.n	8001e78 <SDR_memcpy_f32+0x34>
 8001e48:	3110      	adds	r1, #16
 8001e4a:	3010      	adds	r0, #16
  {
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;  *pDst++ = in1;
 8001e4c:	f851 3c10 	ldr.w	r3, [r1, #-16]
  while(blkCnt > 0u)
 8001e50:	3a01      	subs	r2, #1
 8001e52:	f101 0110 	add.w	r1, r1, #16
 8001e56:	f100 0010 	add.w	r0, r0, #16
    in1 = *pSrc++;  *pDst++ = in1;
 8001e5a:	f840 3c20 	str.w	r3, [r0, #-32]
    in2 = *pSrc++;  *pDst++ = in2;
 8001e5e:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8001e62:	f840 3c1c 	str.w	r3, [r0, #-28]
    in3 = *pSrc++;  *pDst++ = in3;
 8001e66:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8001e6a:	f840 3c18 	str.w	r3, [r0, #-24]
    in4 = *pSrc++;  *pDst++ = in4;
 8001e6e:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8001e72:	f840 3c14 	str.w	r3, [r0, #-20]
  while(blkCnt > 0u)
 8001e76:	d1e9      	bne.n	8001e4c <SDR_memcpy_f32+0x8>
		
// Decrement the loop counter
    blkCnt--;
  }
}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop

08001e7c <SDR_mirror_LSB>:
{
  uint32_t blkCnt;            /* loop counter */
  float *pbR, *pbI, *peR, *peI;
	
// loop Unrolling */
  blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8001e7c:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001e7e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

//  Compute 4 outputs at a time.    
	while(blkCnt--)
 8001e82:	2a01      	cmp	r2, #1
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001e84:	440b      	add	r3, r1
	while(blkCnt--)
 8001e86:	d037      	beq.n	8001ef8 <SDR_mirror_LSB+0x7c>
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	1e91      	subs	r1, r2, #2
{
 8001e8c:	b410      	push	{r4}
 8001e8e:	f1a3 0220 	sub.w	r2, r3, #32
 8001e92:	f1a3 041c 	sub.w	r4, r3, #28
 8001e96:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001e9a:	4402      	add	r2, r0
 8001e9c:	4420      	add	r0, r4
	{
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001e9e:	6a14      	ldr	r4, [r2, #32]
	while(blkCnt--)
 8001ea0:	3901      	subs	r1, #1
 8001ea2:	3a20      	subs	r2, #32
 8001ea4:	3820      	subs	r0, #32
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001ea6:	f843 4c20 	str.w	r4, [r3, #-32]
 8001eaa:	3320      	adds	r3, #32
 8001eac:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
 8001eb0:	eef1 7a67 	vneg.f32	s15, s15
 8001eb4:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001eb8:	6b94      	ldr	r4, [r2, #56]	; 0x38
 8001eba:	f843 4c38 	str.w	r4, [r3, #-56]
 8001ebe:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8001ec2:	eef1 7a67 	vneg.f32	s15, s15
 8001ec6:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001eca:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8001ecc:	f843 4c30 	str.w	r4, [r3, #-48]
 8001ed0:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8001ed4:	eef1 7a67 	vneg.f32	s15, s15
 8001ed8:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001edc:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8001ede:	f843 4c28 	str.w	r4, [r3, #-40]
	while(blkCnt--)
 8001ee2:	1c4c      	adds	r4, r1, #1
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001ee4:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8001ee8:	eef1 7a67 	vneg.f32	s15, s15
 8001eec:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8001ef0:	d1d5      	bne.n	8001e9e <SDR_mirror_LSB+0x22>
	}
}
 8001ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop

08001efc <SDR_compute_IIR_parms>:
// ------------------------------------------------------
// Compute the parameters for the double IIR filter used for the narrow CW mode
void SDR_compute_IIR_parms(void)
{
 8001efc:	b508      	push	{r3, lr}

   r = Qfactor;

   a1 = a2 = b0 = 0.f; 
   r2 = r*r;
   wr = 2.f * cwpitch / rate * myPI;
 8001efe:	4b2b      	ldr	r3, [pc, #172]	; (8001fac <SDR_compute_IIR_parms+0xb0>)
 8001f00:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001fb0 <SDR_compute_IIR_parms+0xb4>
 8001f04:	edd3 7a00 	vldr	s15, [r3]
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001f08:	4a2a      	ldr	r2, [pc, #168]	; (8001fb4 <SDR_compute_IIR_parms+0xb8>)
   wr = 2.f * cwpitch / rate * myPI;
 8001f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
   r = Qfactor;
 8001f0e:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <SDR_compute_IIR_parms+0xbc>)
   wr = 2.f * cwpitch / rate * myPI;
 8001f10:	ed92 7a00 	vldr	s14, [r2]
 8001f14:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8001fbc <SDR_compute_IIR_parms+0xc0>
{
 8001f18:	ed2d 8b06 	vpush	{d8-d10}
   wr = 2.f * cwpitch / rate * myPI;
 8001f1c:	eec7 8a87 	vdiv.f32	s17, s15, s14
   r = Qfactor;
 8001f20:	edd3 9a00 	vldr	s19, [r3]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001f24:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
   r2 = r*r;
 8001f28:	ee69 aaa9 	vmul.f32	s21, s19, s19
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001f2c:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8001f30:	ee3a 9a88 	vadd.f32	s18, s21, s16
										                         // (see the Proakis & Manolakis book)
   a1 = -2.f * r * cosw0;
   a2 = r2;
// b0 is normalized for gain ~ 2dB on all the band
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001f34:	ee38 8a69 	vsub.f32	s16, s16, s19
   wr = 2.f * cwpitch / rate * myPI;
 8001f38:	ee68 8a80 	vmul.f32	s17, s17, s0
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001f3c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8001f40:	f00e feb2 	bl	8010ca8 <cos>
 8001f44:	ee8a 5a09 	vdiv.f32	s10, s20, s18
   a1 = -2.f * r * cosw0;
 8001f48:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <SDR_compute_IIR_parms+0xc4>)
   a2 = r2;
 8001f4a:	4a1e      	ldr	r2, [pc, #120]	; (8001fc4 <SDR_compute_IIR_parms+0xc8>)
 8001f4c:	edc2 aa00 	vstr	s21, [r2]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001f50:	eeb0 6b40 	vmov.f64	d6, d0
   a1 = -2.f * r * cosw0;
 8001f54:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001f58:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8001f5c:	eeb7 aaca 	vcvt.f64.f32	d10, s20
   a1 = -2.f * r * cosw0;
 8001f60:	ee69 7aa7 	vmul.f32	s15, s19, s15
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001f64:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001f68:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8001f6c:	ee25 6b06 	vmul.f64	d6, d5, d6
 8001f70:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
   a1 = -2.f * r * cosw0;
 8001f74:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001f78:	ed83 6a00 	vstr	s12, [r3]
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001f7c:	f00e fe94 	bl	8010ca8 <cos>
 8001f80:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8001f84:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001fc8 <SDR_compute_IIR_parms+0xcc>
 8001f88:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <SDR_compute_IIR_parms+0xd0>)
 8001f8a:	ee28 7a07 	vmul.f32	s14, s16, s14
 8001f8e:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8001f92:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8001f96:	ecbd 8b06 	vpop	{d8-d10}
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001f9a:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8001f9e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001fa2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001fa6:	ed83 7a00 	vstr	s14, [r3]
}
 8001faa:	bd08      	pop	{r3, pc}
 8001fac:	24009dec 	.word	0x24009dec
 8001fb0:	44000000 	.word	0x44000000
 8001fb4:	240049c4 	.word	0x240049c4
 8001fb8:	24008dd8 	.word	0x24008dd8
 8001fbc:	40490fdb 	.word	0x40490fdb
 8001fc0:	2400491c 	.word	0x2400491c
 8001fc4:	24008dd0 	.word	0x24008dd0
 8001fc8:	3f99999a 	.word	0x3f99999a
 8001fcc:	2400bf04 	.word	0x2400bf04

08001fd0 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
   static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	 register float x0, y0;
   uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8001fd0:	0889      	lsrs	r1, r1, #2
	
// Compute 4 outputs at a time, loop unrolled for performance     
	 while(blkCnt--)
 8001fd2:	2900      	cmp	r1, #0
 8001fd4:	d07c      	beq.n	80020d0 <SDR_CWPeak+0x100>
 8001fd6:	1e4b      	subs	r3, r1, #1
 8001fd8:	f8df c110 	ldr.w	ip, [pc, #272]	; 80020ec <SDR_CWPeak+0x11c>
 8001fdc:	493d      	ldr	r1, [pc, #244]	; (80020d4 <SDR_CWPeak+0x104>)
 8001fde:	3010      	adds	r0, #16
 8001fe0:	4a3d      	ldr	r2, [pc, #244]	; (80020d8 <SDR_CWPeak+0x108>)
 8001fe2:	eddc 2a00 	vldr	s5, [ip]
 8001fe6:	edd1 6a00 	vldr	s13, [r1]
 8001fea:	ed92 5a00 	vldr	s10, [r2]
{
 8001fee:	b4f0      	push	{r4, r5, r6, r7}
 8001ff0:	4c3a      	ldr	r4, [pc, #232]	; (80020dc <SDR_CWPeak+0x10c>)
 8001ff2:	4f3b      	ldr	r7, [pc, #236]	; (80020e0 <SDR_CWPeak+0x110>)
 8001ff4:	edd4 4a00 	vldr	s9, [r4]
 8001ff8:	4e3a      	ldr	r6, [pc, #232]	; (80020e4 <SDR_CWPeak+0x114>)
 8001ffa:	4d3b      	ldr	r5, [pc, #236]	; (80020e8 <SDR_CWPeak+0x118>)
 8001ffc:	eeb1 2a64 	vneg.f32	s4, s9
 8002000:	edd7 7a00 	vldr	s15, [r7]
 8002004:	edd6 5a00 	vldr	s11, [r6]
 8002008:	ed95 7a00 	vldr	s14, [r5]
   {  
		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800200c:	ee66 3ae7 	vnmul.f32	s7, s13, s15
 8002010:	ed50 7a04 	vldr	s15, [r0, #-16]
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002014:	ee26 4ac7 	vnmul.f32	s8, s13, s14
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002018:	ed10 6a03 	vldr	s12, [r0, #-12]
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800201c:	ed10 7a02 	vldr	s14, [r0, #-8]
	 while(blkCnt--)
 8002020:	3b01      	subs	r3, #1
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002022:	eee2 3a22 	vfma.f32	s7, s4, s5
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002026:	ed10 3a01 	vldr	s6, [r0, #-4]
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800202a:	eea2 4a25 	vfma.f32	s8, s4, s11
	 while(blkCnt--)
 800202e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002032:	f100 0010 	add.w	r0, r0, #16
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002036:	eee7 3a85 	vfma.f32	s7, s15, s10
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800203a:	eea3 4a85 	vfma.f32	s8, s7, s10
	   *buf++ = y0;
 800203e:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002042:	ed92 5a00 	vldr	s10, [r2]
 8002046:	edd1 6a00 	vldr	s13, [r1]
 800204a:	ee25 6a06 	vmul.f32	s12, s10, s12
 800204e:	edd4 4a00 	vldr	s9, [r4]
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002052:	ee65 7a07 	vmul.f32	s15, s10, s14
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002056:	ee25 3a03 	vmul.f32	s6, s10, s6
 800205a:	eeb0 7a46 	vmov.f32	s14, s12
 800205e:	eee6 7ae3 	vfms.f32	s15, s13, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002062:	eeb1 2a64 	vneg.f32	s4, s9
 8002066:	eea6 7ae2 	vfms.f32	s14, s13, s5
 800206a:	eea4 7ae3 	vfms.f32	s14, s9, s7
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800206e:	eef0 3a43 	vmov.f32	s7, s6
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002072:	eee4 7ac7 	vfms.f32	s15, s9, s14
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002076:	ee25 6a07 	vmul.f32	s12, s10, s14
 800207a:	eee6 3ac7 	vfms.f32	s7, s13, s14
 800207e:	eea4 6ac4 	vfms.f32	s12, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002082:	ee25 7a27 	vmul.f32	s14, s10, s15
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002086:	eee4 3ae7 	vfms.f32	s7, s9, s15
 800208a:	eea6 7ac4 	vfms.f32	s14, s13, s8
 800208e:	eeb0 4a46 	vmov.f32	s8, s12
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002092:	eea6 6ae5 	vfms.f32	s12, s13, s11
	   *buf++ = y0;
 8002096:	ee96 4aa5 	vfnms.f32	s8, s13, s11
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800209a:	ee65 5a23 	vmul.f32	s11, s10, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800209e:	eef0 2a63 	vmov.f32	s5, s7
 80020a2:	eee6 5ac6 	vfms.f32	s11, s13, s12
	   *buf++ = y0;
 80020a6:	ed00 6a07 	vstr	s12, [r0, #-28]	; 0xffffffe4
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80020aa:	eea4 7a84 	vfma.f32	s14, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80020ae:	eee4 5ac7 	vfms.f32	s11, s9, s14
	   *buf++ = y0;
 80020b2:	ed00 7a06 	vstr	s14, [r0, #-24]	; 0xffffffe8
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;
 80020b6:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	 while(blkCnt--)
 80020ba:	d1a7      	bne.n	800200c <SDR_CWPeak+0x3c>
 80020bc:	edc7 7a00 	vstr	s15, [r7]
 80020c0:	edc6 5a00 	vstr	s11, [r6]
 80020c4:	ed85 7a00 	vstr	s14, [r5]
 80020c8:	edcc 3a00 	vstr	s7, [ip]
   }
}
 80020cc:	bcf0      	pop	{r4, r5, r6, r7}
 80020ce:	4770      	bx	lr
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	24008dd0 	.word	0x24008dd0
 80020d8:	2400bf04 	.word	0x2400bf04
 80020dc:	2400491c 	.word	0x2400491c
 80020e0:	240006d4 	.word	0x240006d4
 80020e4:	240006d0 	.word	0x240006d0
 80020e8:	240006d8 	.word	0x240006d8
 80020ec:	240006cc 	.word	0x240006cc

080020f0 <SDR_demodAM_AGC>:
// ------------------------------------------------------
// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 80020f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

	  if(pk < audiotmp)
	  {
			pk = audiotmp;
		  hangcnt = Hcount[AM]; 
 80020f4:	4b32      	ldr	r3, [pc, #200]	; (80021c0 <SDR_demodAM_AGC+0xd0>)
{
 80020f6:	b082      	sub	sp, #8
 80020f8:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 80021dc <SDR_demodAM_AGC+0xec>
 80020fc:	f500 5580 	add.w	r5, r0, #4096	; 0x1000
 8002100:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80021e0 <SDR_demodAM_AGC+0xf0>
 8002104:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 80021e4 <SDR_demodAM_AGC+0xf4>
		  hangcnt = Hcount[AM]; 
 8002108:	881f      	ldrh	r7, [r3, #0]
 800210a:	ed98 7a00 	vldr	s14, [r8]
 800210e:	f8dc 3000 	ldr.w	r3, [ip]
 8002112:	ed9e 6a00 	vldr	s12, [lr]
 8002116:	4c2b      	ldr	r4, [pc, #172]	; (80021c4 <SDR_demodAM_AGC+0xd4>)
 8002118:	4a2b      	ldr	r2, [pc, #172]	; (80021c8 <SDR_demodAM_AGC+0xd8>)
 800211a:	eddf 4a2c 	vldr	s9, [pc, #176]	; 80021cc <SDR_demodAM_AGC+0xdc>
	  }

    audiotmp /= max(pk, AgcThreshold);  
		
	  if(hangcnt == 0)
		  pk  *= Decay[AM];
 800211e:	4e2c      	ldr	r6, [pc, #176]	; (80021d0 <SDR_demodAM_AGC+0xe0>)
		
// DC removal filter -----------------------
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002120:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 80021d4 <SDR_demodAM_AGC+0xe4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002124:	edd0 7a01 	vldr	s15, [r0, #4]
 8002128:	3008      	adds	r0, #8
 800212a:	ed50 6a02 	vldr	s13, [r0, #-8]
 800212e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002132:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8002136:	edcd 7a01 	vstr	s15, [sp, #4]
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 800213a:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 800213e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 8002146:	bfa8      	it	ge
 8002148:	eef1 6ae7 	vsqrtge.f32	s13, s15
    audiotmp /= max(pk, AgcThreshold);  
 800214c:	edd4 7a00 	vldr	s15, [r4]
      *pOut = 0.0f;
 8002150:	bfb8      	it	lt
 8002152:	eef0 6a64 	vmovlt.f32	s13, s9
	  if(pk < audiotmp)
 8002156:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800215a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215e:	d502      	bpl.n	8002166 <SDR_demodAM_AGC+0x76>
 8002160:	eeb0 7a66 	vmov.f32	s14, s13
		  hangcnt = Hcount[AM]; 
 8002164:	463b      	mov	r3, r7
    audiotmp /= max(pk, AgcThreshold);  
 8002166:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 800216a:	eec6 5aa7 	vdiv.f32	s11, s13, s15
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800216e:	eef0 7a65 	vmov.f32	s15, s11
    audiotmp /= max(pk, AgcThreshold);  
 8002172:	edc2 5a00 	vstr	s11, [r2]
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002176:	eee6 7a05 	vfma.f32	s15, s12, s10
	  if(hangcnt == 0)
 800217a:	b91b      	cbnz	r3, 8002184 <SDR_demodAM_AGC+0x94>
		  pk  *= Decay[AM];
 800217c:	edd6 6a00 	vldr	s13, [r6]
 8002180:	ee27 7a26 	vmul.f32	s14, s14, s13
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002184:	edcd 7a00 	vstr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002188:	4285      	cmp	r5, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800218a:	eddd 7a00 	vldr	s15, [sp]
 800218e:	ee77 7ac6 	vsub.f32	s15, s15, s12
	  wold = w;
 8002192:	ed9d 6a00 	vldr	s12, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8002196:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 800219a:	d1c3      	bne.n	8002124 <SDR_demodAM_AGC+0x34>
// -----------------------------------------
	}
    PeakAudioValue=pk;
 800219c:	4a0e      	ldr	r2, [pc, #56]	; (80021d8 <SDR_demodAM_AGC+0xe8>)
	if(hangcnt > 0)  hangcnt--;
 800219e:	2b00      	cmp	r3, #0
 80021a0:	ed88 7a00 	vstr	s14, [r8]
 80021a4:	f8cc 3000 	str.w	r3, [ip]
 80021a8:	ed8e 6a00 	vstr	s12, [lr]
    PeakAudioValue=pk;
 80021ac:	ed82 7a00 	vstr	s14, [r2]
	if(hangcnt > 0)  hangcnt--;
 80021b0:	dd02      	ble.n	80021b8 <SDR_demodAM_AGC+0xc8>
 80021b2:	3b01      	subs	r3, #1
 80021b4:	f8cc 3000 	str.w	r3, [ip]
}
 80021b8:	b002      	add	sp, #8
 80021ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021be:	bf00      	nop
 80021c0:	2400838c 	.word	0x2400838c
 80021c4:	24009de8 	.word	0x24009de8
 80021c8:	24000f74 	.word	0x24000f74
 80021cc:	00000000 	.word	0x00000000
 80021d0:	24002f80 	.word	0x24002f80
 80021d4:	3f75c28f 	.word	0x3f75c28f
 80021d8:	24008c20 	.word	0x24008c20
 80021dc:	24000170 	.word	0x24000170
 80021e0:	240006b8 	.word	0x240006b8
 80021e4:	240006c8 	.word	0x240006c8

080021e8 <SDR_demodSSB_CW_AGC>:
	  if(pk < sav)
	  {
			pk = sav;
      if(CurrentMode == CW) hangcnt = Hcount[CW];
      else
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80021e8:	4b5d      	ldr	r3, [pc, #372]	; (8002360 <SDR_demodSSB_CW_AGC+0x178>)
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 80021ea:	4a5e      	ldr	r2, [pc, #376]	; (8002364 <SDR_demodSSB_CW_AGC+0x17c>)
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80021ec:	f8b3 c004 	ldrh.w	ip, [r3, #4]
{
 80021f0:	b5f0      	push	{r4, r5, r6, r7, lr}
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 80021f2:	7814      	ldrb	r4, [r2, #0]
{
 80021f4:	460a      	mov	r2, r1
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80021f6:	8859      	ldrh	r1, [r3, #2]
 80021f8:	f241 0504 	movw	r5, #4100	; 0x1004
 80021fc:	4f5a      	ldr	r7, [pc, #360]	; (8002368 <SDR_demodSSB_CW_AGC+0x180>)
 80021fe:	2c01      	cmp	r4, #1
 8002200:	bf08      	it	eq
 8002202:	468c      	moveq	ip, r1
 8002204:	4e59      	ldr	r6, [pc, #356]	; (800236c <SDR_demodSSB_CW_AGC+0x184>)
 8002206:	2c03      	cmp	r4, #3
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002208:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 800220c:	ed97 7a00 	vldr	s14, [r7]
 8002210:	f100 0304 	add.w	r3, r0, #4
 8002214:	6831      	ldr	r1, [r6, #0]
 8002216:	d06f      	beq.n	80022f8 <SDR_demodSSB_CW_AGC+0x110>
 8002218:	2c01      	cmp	r4, #1
 800221a:	4405      	add	r5, r0
 800221c:	4c54      	ldr	r4, [pc, #336]	; (8002370 <SDR_demodSSB_CW_AGC+0x188>)
 800221e:	4855      	ldr	r0, [pc, #340]	; (8002374 <SDR_demodSSB_CW_AGC+0x18c>)
		
	  if(hangcnt == 0)
    {  
      if(CurrentMode == CW) pk  *= Decay[CW];
      else
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002220:	f8df e15c 	ldr.w	lr, [pc, #348]	; 8002380 <SDR_demodSSB_CW_AGC+0x198>
 8002224:	d03a      	beq.n	800229c <SDR_demodSSB_CW_AGC+0xb4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002226:	edd3 7a00 	vldr	s15, [r3]
 800222a:	ed13 6a01 	vldr	s12, [r3, #-4]
 800222e:	ee67 6aa7 	vmul.f32	s13, s15, s15
	  if ((sav) > CWLevel)
 8002232:	edd4 5a00 	vldr	s11, [r4]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002236:	eee6 6a06 	vfma.f32	s13, s12, s12
      *pOut = sqrtf(in);
 800223a:	eef1 7ae6 	vsqrt.f32	s15, s13
	  if ((sav) > CWLevel)
 800223e:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002246:	dd03      	ble.n	8002250 <SDR_demodSSB_CW_AGC+0x68>
		  CWLevel= (sav);
 8002248:	edc4 7a00 	vstr	s15, [r4]
 800224c:	ed13 6a01 	vldr	s12, [r3, #-4]
	  if(pk < sav)
 8002250:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002254:	3308      	adds	r3, #8
 8002256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800225a:	d502      	bpl.n	8002262 <SDR_demodSSB_CW_AGC+0x7a>
 800225c:	eeb0 7a67 	vmov.f32	s14, s15
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002260:	4661      	mov	r1, ip
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8002262:	edd0 6a00 	vldr	s13, [r0]
 8002266:	fec7 6a26 	vmaxnm.f32	s13, s14, s13
 800226a:	eec6 5a26 	vdiv.f32	s11, s12, s13
 800226e:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 8002272:	b919      	cbnz	r1, 800227c <SDR_demodSSB_CW_AGC+0x94>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002274:	edde 6a02 	vldr	s13, [lr, #8]
 8002278:	ee27 7a26 	vmul.f32	s14, s14, s13
	for(k=j=0; k<BSIZE*2; k+=2)
 800227c:	429d      	cmp	r5, r3
 800227e:	d1d2      	bne.n	8002226 <SDR_demodSSB_CW_AGC+0x3e>
 8002280:	4a3d      	ldr	r2, [pc, #244]	; (8002378 <SDR_demodSSB_CW_AGC+0x190>)
    }  
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 8002282:	2900      	cmp	r1, #0
	PeakAudioValue=pk;
 8002284:	4b3d      	ldr	r3, [pc, #244]	; (800237c <SDR_demodSSB_CW_AGC+0x194>)
 8002286:	ed87 7a00 	vstr	s14, [r7]
 800228a:	6031      	str	r1, [r6, #0]
 800228c:	edc2 7a00 	vstr	s15, [r2]
 8002290:	ed83 7a00 	vstr	s14, [r3]
	if(hangcnt > 0)  hangcnt--;
 8002294:	dd01      	ble.n	800229a <SDR_demodSSB_CW_AGC+0xb2>
 8002296:	3901      	subs	r1, #1
 8002298:	6031      	str	r1, [r6, #0]
}
 800229a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800229c:	edd3 7a00 	vldr	s15, [r3]
 80022a0:	ed13 6a01 	vldr	s12, [r3, #-4]
 80022a4:	ee67 6aa7 	vmul.f32	s13, s15, s15
	  if ((sav) > CWLevel)
 80022a8:	edd4 5a00 	vldr	s11, [r4]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80022ac:	eee6 6a06 	vfma.f32	s13, s12, s12
 80022b0:	eef1 7ae6 	vsqrt.f32	s15, s13
	  if ((sav) > CWLevel)
 80022b4:	eef4 7ae5 	vcmpe.f32	s15, s11
 80022b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022bc:	dd03      	ble.n	80022c6 <SDR_demodSSB_CW_AGC+0xde>
		  CWLevel= (sav);
 80022be:	edc4 7a00 	vstr	s15, [r4]
 80022c2:	ed13 6a01 	vldr	s12, [r3, #-4]
	  if(pk < sav)
 80022c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022ca:	3308      	adds	r3, #8
 80022cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d0:	d502      	bpl.n	80022d8 <SDR_demodSSB_CW_AGC+0xf0>
 80022d2:	eeb0 7a67 	vmov.f32	s14, s15
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80022d6:	4661      	mov	r1, ip
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 80022d8:	edd0 6a00 	vldr	s13, [r0]
 80022dc:	fec7 6a26 	vmaxnm.f32	s13, s14, s13
 80022e0:	eec6 5a26 	vdiv.f32	s11, s12, s13
 80022e4:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 80022e8:	b919      	cbnz	r1, 80022f2 <SDR_demodSSB_CW_AGC+0x10a>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 80022ea:	edde 6a01 	vldr	s13, [lr, #4]
 80022ee:	ee27 7a26 	vmul.f32	s14, s14, s13
	for(k=j=0; k<BSIZE*2; k+=2)
 80022f2:	42ab      	cmp	r3, r5
 80022f4:	d1d2      	bne.n	800229c <SDR_demodSSB_CW_AGC+0xb4>
 80022f6:	e7c3      	b.n	8002280 <SDR_demodSSB_CW_AGC+0x98>
 80022f8:	4405      	add	r5, r0
 80022fa:	4c1d      	ldr	r4, [pc, #116]	; (8002370 <SDR_demodSSB_CW_AGC+0x188>)
 80022fc:	481d      	ldr	r0, [pc, #116]	; (8002374 <SDR_demodSSB_CW_AGC+0x18c>)
      if(CurrentMode == CW) pk  *= Decay[CW];
 80022fe:	f8df c080 	ldr.w	ip, [pc, #128]	; 8002380 <SDR_demodSSB_CW_AGC+0x198>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002302:	edd3 7a00 	vldr	s15, [r3]
 8002306:	ed13 6a01 	vldr	s12, [r3, #-4]
 800230a:	ee67 6aa7 	vmul.f32	s13, s15, s15
	  if ((sav) > CWLevel)
 800230e:	edd4 5a00 	vldr	s11, [r4]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002312:	eee6 6a06 	vfma.f32	s13, s12, s12
 8002316:	eef1 7ae6 	vsqrt.f32	s15, s13
	  if ((sav) > CWLevel)
 800231a:	eef4 7ae5 	vcmpe.f32	s15, s11
 800231e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002322:	dd03      	ble.n	800232c <SDR_demodSSB_CW_AGC+0x144>
		  CWLevel= (sav);
 8002324:	edc4 7a00 	vstr	s15, [r4]
 8002328:	ed13 6a01 	vldr	s12, [r3, #-4]
	  if(pk < sav)
 800232c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002330:	3308      	adds	r3, #8
 8002332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002336:	d502      	bpl.n	800233e <SDR_demodSSB_CW_AGC+0x156>
 8002338:	eeb0 7a67 	vmov.f32	s14, s15
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 800233c:	4671      	mov	r1, lr
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 800233e:	edd0 6a00 	vldr	s13, [r0]
 8002342:	fec7 6a26 	vmaxnm.f32	s13, s14, s13
 8002346:	eec6 5a26 	vdiv.f32	s11, s12, s13
 800234a:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 800234e:	b919      	cbnz	r1, 8002358 <SDR_demodSSB_CW_AGC+0x170>
      if(CurrentMode == CW) pk  *= Decay[CW];
 8002350:	eddc 6a03 	vldr	s13, [ip, #12]
 8002354:	ee27 7a26 	vmul.f32	s14, s14, s13
	for(k=j=0; k<BSIZE*2; k+=2)
 8002358:	42ab      	cmp	r3, r5
 800235a:	d1d2      	bne.n	8002302 <SDR_demodSSB_CW_AGC+0x11a>
 800235c:	e790      	b.n	8002280 <SDR_demodSSB_CW_AGC+0x98>
 800235e:	bf00      	nop
 8002360:	2400838c 	.word	0x2400838c
 8002364:	2400c718 	.word	0x2400c718
 8002368:	24000174 	.word	0x24000174
 800236c:	240006bc 	.word	0x240006bc
 8002370:	240051cc 	.word	0x240051cc
 8002374:	24009de8 	.word	0x24009de8
 8002378:	240006c0 	.word	0x240006c0
 800237c:	24008c20 	.word	0x24008c20
 8002380:	24002f80 	.word	0x24002f80

08002384 <HAL_ADC_ConvCpltCallback>:
 * @brief  Conversion complete callback in non blocking mode
 * @param  AdcHandle : ADC handle

 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 8002384:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002388:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800238c:	490a      	ldr	r1, [pc, #40]	; (80023b8 <HAL_ADC_ConvCpltCallback+0x34>)
 800238e:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8002392:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002396:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8002398:	4293      	cmp	r3, r2
 800239a:	d1fa      	bne.n	8002392 <HAL_ADC_ConvCpltCallback+0xe>
 800239c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80023a0:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[BSIZE/2], 2*BSIZE);
#endif
	ADC_Stream0_Handler(1);
 80023a4:	2001      	movs	r0, #1
 80023a6:	f7fe ff63 	bl	8001270 <ADC_Stream0_Handler>
	/* Set variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = SET;
 80023aa:	4b04      	ldr	r3, [pc, #16]	; (80023bc <HAL_ADC_ConvCpltCallback+0x38>)
 80023ac:	2201      	movs	r2, #1
 80023ae:	701a      	strb	r2, [r3, #0]
}
 80023b0:	bd08      	pop	{r3, pc}
 80023b2:	bf00      	nop
 80023b4:	2400d320 	.word	0x2400d320
 80023b8:	e000ed00 	.word	0xe000ed00
 80023bc:	24000711 	.word	0x24000711

080023c0 <HAL_ADC_ConvHalfCpltCallback>:
 * @brief  Conversion DMA half-transfer callback in non blocking mode
 * @param  hadc: ADC handle
 * */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80023c0:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80023c2:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 80023c4:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80023c8:	490a      	ldr	r1, [pc, #40]	; (80023f4 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 80023ca:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 80023ce:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80023d2:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d1fa      	bne.n	80023ce <HAL_ADC_ConvHalfCpltCallback+0xe>
 80023d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80023dc:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the first half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[0], 2*BSIZE);
#endif
	ADC_Stream0_Handler(0);
 80023e0:	2000      	movs	r0, #0
 80023e2:	f7fe ff45 	bl	8001270 <ADC_Stream0_Handler>
	/* Reset variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = RESET;
 80023e6:	4b04      	ldr	r3, [pc, #16]	; (80023f8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
}
 80023ec:	bd08      	pop	{r3, pc}
 80023ee:	bf00      	nop
 80023f0:	2400cf20 	.word	0x2400cf20
 80023f4:	e000ed00 	.word	0xe000ed00
 80023f8:	24000711 	.word	0x24000711

080023fc <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80023fc:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[BSIZE];
 80023fe:	4b05      	ldr	r3, [pc, #20]	; (8002414 <HAL_DAC_ConvCpltCallbackCh1+0x18>)
	LED_RED_ON;
 8002400:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 8002402:	4c05      	ldr	r4, [pc, #20]	; (8002418 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
	LED_RED_ON;
 8002404:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002408:	4804      	ldr	r0, [pc, #16]	; (800241c <HAL_DAC_ConvCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[BSIZE];
 800240a:	601c      	str	r4, [r3, #0]

	//	 __HAL_RCC_PLL2_DISABLE();
	//	__HAL_RCC_PLL2_CONFIG(4, 240, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();

}
 800240c:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 8002410:	f004 bcce 	b.w	8006db0 <HAL_GPIO_WritePin>
 8002414:	240049c8 	.word	0x240049c8
 8002418:	240076e0 	.word	0x240076e0
 800241c:	58020400 	.word	0x58020400

08002420 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002420:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 8002422:	4b05      	ldr	r3, [pc, #20]	; (8002438 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 8002424:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 8002426:	4c05      	ldr	r4, [pc, #20]	; (800243c <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 8002428:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800242c:	4804      	ldr	r0, [pc, #16]	; (8002440 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 800242e:	601c      	str	r4, [r3, #0]
	//	 __HAL_RCC_PLL2_DISABLE();
	//	 __HAL_RCC_PLL2_CONFIG(4, 120, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();
}
 8002430:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 8002434:	f004 bcbc 	b.w	8006db0 <HAL_GPIO_WritePin>
 8002438:	240049c8 	.word	0x240049c8
 800243c:	240072e0 	.word	0x240072e0
 8002440:	58020400 	.word	0x58020400

08002444 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
	OVFDetected = OVF_TIMEOUT;
	/* Reset register IER */
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002444:	4a09      	ldr	r2, [pc, #36]	; (800246c <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002446:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <HAL_ADC_LevelOutOfWindowCallback+0x2c>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002448:	6811      	ldr	r1, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 800244a:	681a      	ldr	r2, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 800244c:	684b      	ldr	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 800244e:	4809      	ldr	r0, [pc, #36]	; (8002474 <HAL_ADC_LevelOutOfWindowCallback+0x30>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002450:	f023 0380 	bic.w	r3, r3, #128	; 0x80
{
 8002454:	b410      	push	{r4}
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002456:	604b      	str	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 8002458:	2402      	movs	r4, #2
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 800245a:	6853      	ldr	r3, [r2, #4]
	OVFDetected = OVF_TIMEOUT;
 800245c:	8004      	strh	r4, [r0, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 800245e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
}
 8002462:	f85d 4b04 	ldr.w	r4, [sp], #4
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002466:	6053      	str	r3, [r2, #4]
}
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	24007ae4 	.word	0x24007ae4
 8002470:	24003084 	.word	0x24003084
 8002474:	24000f78 	.word	0x24000f78

08002478 <DisplayCW>:
#endif
}

#ifdef CW_DECODER
void DisplayCW(void)
{
 8002478:	b570      	push	{r4, r5, r6, lr}
	static uint8_t PosColumn;
	static uint8_t PosRow = 9;
	if ((uint8_t)DecodedCWChar == 0)
 800247a:	4c18      	ldr	r4, [pc, #96]	; (80024dc <DisplayCW+0x64>)
{
 800247c:	b082      	sub	sp, #8
	if ((uint8_t)DecodedCWChar == 0)
 800247e:	7821      	ldrb	r1, [r4, #0]
 8002480:	b309      	cbz	r1, 80024c6 <DisplayCW+0x4e>
		return;
	NCharReceived++;

	if (PosColumn++ >= 40)
 8002482:	4817      	ldr	r0, [pc, #92]	; (80024e0 <DisplayCW+0x68>)
	NCharReceived++;
 8002484:	4e17      	ldr	r6, [pc, #92]	; (80024e4 <DisplayCW+0x6c>)
	if (PosColumn++ >= 40)
 8002486:	7805      	ldrb	r5, [r0, #0]
	NCharReceived++;
 8002488:	6832      	ldr	r2, [r6, #0]
	if (PosColumn++ >= 40)
 800248a:	1c6b      	adds	r3, r5, #1
 800248c:	2d27      	cmp	r5, #39	; 0x27
	NCharReceived++;
 800248e:	f102 0201 	add.w	r2, r2, #1
	{
		PosColumn = 1;
		PosRow++;
 8002492:	4d15      	ldr	r5, [pc, #84]	; (80024e8 <DisplayCW+0x70>)
	if (PosColumn++ >= 40)
 8002494:	b2db      	uxtb	r3, r3
	NCharReceived++;
 8002496:	6032      	str	r2, [r6, #0]
	if (PosColumn++ >= 40)
 8002498:	7003      	strb	r3, [r0, #0]
 800249a:	d816      	bhi.n	80024ca <DisplayCW+0x52>
 800249c:	782a      	ldrb	r2, [r5, #0]
	}
	if (PosRow >= 9 + 4)
 800249e:	2a0c      	cmp	r2, #12
 80024a0:	d902      	bls.n	80024a8 <DisplayCW+0x30>
	{
		PosRow = 9;
 80024a2:	2009      	movs	r0, #9
 80024a4:	4602      	mov	r2, r0
 80024a6:	7028      	strb	r0, [r5, #0]
	}
	sprintf((char*)UartTXString, "\e[%d;%dH%c        ", PosRow, PosColumn, DecodedCWChar);
 80024a8:	9100      	str	r1, [sp, #0]
 80024aa:	4810      	ldr	r0, [pc, #64]	; (80024ec <DisplayCW+0x74>)
 80024ac:	4910      	ldr	r1, [pc, #64]	; (80024f0 <DisplayCW+0x78>)
 80024ae:	f00c f8dd 	bl	800e66c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80024b2:	480e      	ldr	r0, [pc, #56]	; (80024ec <DisplayCW+0x74>)
 80024b4:	f7fd ff14 	bl	80002e0 <strlen>
 80024b8:	4601      	mov	r1, r0
 80024ba:	480c      	ldr	r0, [pc, #48]	; (80024ec <DisplayCW+0x74>)
 80024bc:	b289      	uxth	r1, r1
 80024be:	f00a f8bb 	bl	800c638 <CDC_Transmit_FS>
	PrintUI(UartTXString);

	DecodedCWChar = 0;
 80024c2:	2300      	movs	r3, #0
 80024c4:	7023      	strb	r3, [r4, #0]
}
 80024c6:	b002      	add	sp, #8
 80024c8:	bd70      	pop	{r4, r5, r6, pc}
		PosColumn = 1;
 80024ca:	2601      	movs	r6, #1
		PosRow++;
 80024cc:	782a      	ldrb	r2, [r5, #0]
 80024ce:	4432      	add	r2, r6
 80024d0:	4633      	mov	r3, r6
		PosColumn = 1;
 80024d2:	7006      	strb	r6, [r0, #0]
		PosRow++;
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	702a      	strb	r2, [r5, #0]
 80024d8:	e7e1      	b.n	800249e <DisplayCW+0x26>
 80024da:	bf00      	nop
 80024dc:	24009de4 	.word	0x24009de4
 80024e0:	240006ec 	.word	0x240006ec
 80024e4:	24002f90 	.word	0x24002f90
 80024e8:	2400027c 	.word	0x2400027c
 80024ec:	24000a4c 	.word	0x24000a4c
 80024f0:	08017d08 	.word	0x08017d08

080024f4 <DisplayStatus>:
	static char StringWidth[8];
	static char StringAGC[8];
	static char StringStep[8];


	switch(Fstep)
 80024f4:	4b5e      	ldr	r3, [pc, #376]	; (8002670 <DisplayStatus+0x17c>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
{
 80024fc:	b570      	push	{r4, r5, r6, lr}
 80024fe:	b086      	sub	sp, #24
	switch(Fstep)
 8002500:	f000 809f 	beq.w	8002642 <DisplayStatus+0x14e>
 8002504:	d81c      	bhi.n	8002540 <DisplayStatus+0x4c>
 8002506:	2b0a      	cmp	r3, #10
 8002508:	f000 80a2 	beq.w	8002650 <DisplayStatus+0x15c>
 800250c:	2b64      	cmp	r3, #100	; 0x64
 800250e:	d10e      	bne.n	800252e <DisplayStatus+0x3a>
	{
	case 1: strcpy(StringStep,"   1"); break;
	case 10: strcpy(StringStep,"  10"); break;
	case 100: strcpy(StringStep," 100"); break;
 8002510:	4a58      	ldr	r2, [pc, #352]	; (8002674 <DisplayStatus+0x180>)
 8002512:	4b59      	ldr	r3, [pc, #356]	; (8002678 <DisplayStatus+0x184>)
 8002514:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002518:	6018      	str	r0, [r3, #0]
 800251a:	7119      	strb	r1, [r3, #4]
	case 9000: strcpy(StringStep,"   9K"); break;
	case 10000: strcpy(StringStep," 10K"); break;
	case 100000: strcpy(StringStep,"100K"); break;
	}

	switch(CurrentMode)
 800251c:	4a57      	ldr	r2, [pc, #348]	; (800267c <DisplayStatus+0x188>)
 800251e:	7812      	ldrb	r2, [r2, #0]
 8002520:	2a03      	cmp	r2, #3
 8002522:	f200 80a3 	bhi.w	800266c <DisplayStatus+0x178>
 8002526:	e8df f002 	tbb	[pc, r2]
 800252a:	6b69      	.short	0x6b69
 800252c:	2784      	.short	0x2784
	switch(Fstep)
 800252e:	2b01      	cmp	r3, #1
 8002530:	d120      	bne.n	8002574 <DisplayStatus+0x80>
	case 1: strcpy(StringStep,"   1"); break;
 8002532:	4a53      	ldr	r2, [pc, #332]	; (8002680 <DisplayStatus+0x18c>)
 8002534:	4b50      	ldr	r3, [pc, #320]	; (8002678 <DisplayStatus+0x184>)
 8002536:	e892 0003 	ldmia.w	r2, {r0, r1}
 800253a:	6018      	str	r0, [r3, #0]
 800253c:	7119      	strb	r1, [r3, #4]
 800253e:	e7ed      	b.n	800251c <DisplayStatus+0x28>
	switch(Fstep)
 8002540:	f242 7210 	movw	r2, #10000	; 0x2710
 8002544:	4293      	cmp	r3, r2
 8002546:	f000 808a 	beq.w	800265e <DisplayStatus+0x16a>
 800254a:	4a4e      	ldr	r2, [pc, #312]	; (8002684 <DisplayStatus+0x190>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d106      	bne.n	800255e <DisplayStatus+0x6a>
	case 100000: strcpy(StringStep,"100K"); break;
 8002550:	4a4d      	ldr	r2, [pc, #308]	; (8002688 <DisplayStatus+0x194>)
 8002552:	4b49      	ldr	r3, [pc, #292]	; (8002678 <DisplayStatus+0x184>)
 8002554:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002558:	6018      	str	r0, [r3, #0]
 800255a:	7119      	strb	r1, [r3, #4]
 800255c:	e7de      	b.n	800251c <DisplayStatus+0x28>
	switch(Fstep)
 800255e:	f242 3228 	movw	r2, #9000	; 0x2328
 8002562:	4293      	cmp	r3, r2
 8002564:	d106      	bne.n	8002574 <DisplayStatus+0x80>
	case 9000: strcpy(StringStep,"   9K"); break;
 8002566:	4a49      	ldr	r2, [pc, #292]	; (800268c <DisplayStatus+0x198>)
 8002568:	4b43      	ldr	r3, [pc, #268]	; (8002678 <DisplayStatus+0x184>)
 800256a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800256e:	6018      	str	r0, [r3, #0]
 8002570:	8099      	strh	r1, [r3, #4]
 8002572:	e7d3      	b.n	800251c <DisplayStatus+0x28>
 8002574:	4b40      	ldr	r3, [pc, #256]	; (8002678 <DisplayStatus+0x184>)
 8002576:	e7d1      	b.n	800251c <DisplayStatus+0x28>
	{
	case LSB: strcpy(StringMode,"LSB"); break;
	case USB: strcpy(StringMode,"USB"); break;
	case AM: strcpy(StringMode,"AM"); break;
	case CW: strcpy(StringMode,"CW"); break;
 8002578:	4a45      	ldr	r2, [pc, #276]	; (8002690 <DisplayStatus+0x19c>)
 800257a:	6812      	ldr	r2, [r2, #0]
 800257c:	4d45      	ldr	r5, [pc, #276]	; (8002694 <DisplayStatus+0x1a0>)
 800257e:	0c11      	lsrs	r1, r2, #16
 8002580:	802a      	strh	r2, [r5, #0]
 8002582:	70a9      	strb	r1, [r5, #2]
	}
	switch (CurrentAGC)
 8002584:	4a44      	ldr	r2, [pc, #272]	; (8002698 <DisplayStatus+0x1a4>)
 8002586:	7812      	ldrb	r2, [r2, #0]
 8002588:	2a00      	cmp	r2, #0
 800258a:	d040      	beq.n	800260e <DisplayStatus+0x11a>
 800258c:	2a01      	cmp	r2, #1
 800258e:	d154      	bne.n	800263a <DisplayStatus+0x146>
	{
	case Fast: strcpy(StringAGC,"Fast"); break;
	case Slow: strcpy(StringAGC,"Slow"); break;
 8002590:	4a42      	ldr	r2, [pc, #264]	; (800269c <DisplayStatus+0x1a8>)
 8002592:	4c43      	ldr	r4, [pc, #268]	; (80026a0 <DisplayStatus+0x1ac>)
 8002594:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002598:	6020      	str	r0, [r4, #0]
 800259a:	7121      	strb	r1, [r4, #4]
	}
	switch (CurrentBW)
 800259c:	4a41      	ldr	r2, [pc, #260]	; (80026a4 <DisplayStatus+0x1b0>)
 800259e:	7812      	ldrb	r2, [r2, #0]
 80025a0:	2a00      	cmp	r2, #0
 80025a2:	d03e      	beq.n	8002622 <DisplayStatus+0x12e>
 80025a4:	2a01      	cmp	r2, #1
 80025a6:	d14a      	bne.n	800263e <DisplayStatus+0x14a>
	{
	case Narrow: strcpy(StringWidth,"Narrow"); break;
	case Wide: strcpy(StringWidth,"Wide"); break;
 80025a8:	493f      	ldr	r1, [pc, #252]	; (80026a8 <DisplayStatus+0x1b4>)
 80025aa:	4a40      	ldr	r2, [pc, #256]	; (80026ac <DisplayStatus+0x1b8>)
 80025ac:	c903      	ldmia	r1, {r0, r1}
 80025ae:	6010      	str	r0, [r2, #0]
 80025b0:	7111      	strb	r1, [r2, #4]
	}
	sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGG %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, volume);
 80025b2:	483f      	ldr	r0, [pc, #252]	; (80026b0 <DisplayStatus+0x1bc>)
 80025b4:	eddf 7a3f 	vldr	s15, [pc, #252]	; 80026b4 <DisplayStatus+0x1c0>
 80025b8:	edd0 6a00 	vldr	s13, [r0]
 80025bc:	493e      	ldr	r1, [pc, #248]	; (80026b8 <DisplayStatus+0x1c4>)
 80025be:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025c2:	483e      	ldr	r0, [pc, #248]	; (80026bc <DisplayStatus+0x1c8>)
 80025c4:	ed91 7a00 	vldr	s14, [r1]
 80025c8:	493d      	ldr	r1, [pc, #244]	; (80026c0 <DisplayStatus+0x1cc>)
 80025ca:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80025d4:	9403      	str	r4, [sp, #12]
 80025d6:	e9cd 5201 	strd	r5, r2, [sp, #4]
 80025da:	ed8d 7b04 	vstr	d7, [sp, #16]
 80025de:	ec53 2b16 	vmov	r2, r3, d6
 80025e2:	f00c f843 	bl	800e66c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80025e6:	4835      	ldr	r0, [pc, #212]	; (80026bc <DisplayStatus+0x1c8>)
 80025e8:	f7fd fe7a 	bl	80002e0 <strlen>
 80025ec:	4601      	mov	r1, r0
 80025ee:	4833      	ldr	r0, [pc, #204]	; (80026bc <DisplayStatus+0x1c8>)
 80025f0:	b289      	uxth	r1, r1
	PrintUI(UartTXString);
}
 80025f2:	b006      	add	sp, #24
 80025f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80025f8:	f00a b81e 	b.w	800c638 <CDC_Transmit_FS>
	case AM: strcpy(StringMode,"AM"); break;
 80025fc:	4a31      	ldr	r2, [pc, #196]	; (80026c4 <DisplayStatus+0x1d0>)
 80025fe:	e7bc      	b.n	800257a <DisplayStatus+0x86>
	case LSB: strcpy(StringMode,"LSB"); break;
 8002600:	4a31      	ldr	r2, [pc, #196]	; (80026c8 <DisplayStatus+0x1d4>)
 8002602:	4d24      	ldr	r5, [pc, #144]	; (8002694 <DisplayStatus+0x1a0>)
 8002604:	602a      	str	r2, [r5, #0]
	switch (CurrentAGC)
 8002606:	4a24      	ldr	r2, [pc, #144]	; (8002698 <DisplayStatus+0x1a4>)
 8002608:	7812      	ldrb	r2, [r2, #0]
 800260a:	2a00      	cmp	r2, #0
 800260c:	d1be      	bne.n	800258c <DisplayStatus+0x98>
	case Fast: strcpy(StringAGC,"Fast"); break;
 800260e:	4a2f      	ldr	r2, [pc, #188]	; (80026cc <DisplayStatus+0x1d8>)
 8002610:	4c23      	ldr	r4, [pc, #140]	; (80026a0 <DisplayStatus+0x1ac>)
 8002612:	e892 0003 	ldmia.w	r2, {r0, r1}
	switch (CurrentBW)
 8002616:	4a23      	ldr	r2, [pc, #140]	; (80026a4 <DisplayStatus+0x1b0>)
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002618:	6020      	str	r0, [r4, #0]
	switch (CurrentBW)
 800261a:	7812      	ldrb	r2, [r2, #0]
	case Fast: strcpy(StringAGC,"Fast"); break;
 800261c:	7121      	strb	r1, [r4, #4]
	switch (CurrentBW)
 800261e:	2a00      	cmp	r2, #0
 8002620:	d1c0      	bne.n	80025a4 <DisplayStatus+0xb0>
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 8002622:	492b      	ldr	r1, [pc, #172]	; (80026d0 <DisplayStatus+0x1dc>)
 8002624:	4a21      	ldr	r2, [pc, #132]	; (80026ac <DisplayStatus+0x1b8>)
 8002626:	c903      	ldmia	r1, {r0, r1}
 8002628:	0c0e      	lsrs	r6, r1, #16
 800262a:	6010      	str	r0, [r2, #0]
 800262c:	8091      	strh	r1, [r2, #4]
 800262e:	7196      	strb	r6, [r2, #6]
 8002630:	e7bf      	b.n	80025b2 <DisplayStatus+0xbe>
	case USB: strcpy(StringMode,"USB"); break;
 8002632:	4d18      	ldr	r5, [pc, #96]	; (8002694 <DisplayStatus+0x1a0>)
 8002634:	4a27      	ldr	r2, [pc, #156]	; (80026d4 <DisplayStatus+0x1e0>)
 8002636:	602a      	str	r2, [r5, #0]
 8002638:	e7a4      	b.n	8002584 <DisplayStatus+0x90>
 800263a:	4c19      	ldr	r4, [pc, #100]	; (80026a0 <DisplayStatus+0x1ac>)
 800263c:	e7ae      	b.n	800259c <DisplayStatus+0xa8>
 800263e:	4a1b      	ldr	r2, [pc, #108]	; (80026ac <DisplayStatus+0x1b8>)
 8002640:	e7b7      	b.n	80025b2 <DisplayStatus+0xbe>
	case 1000: strcpy(StringStep,"  1K"); break;
 8002642:	4a25      	ldr	r2, [pc, #148]	; (80026d8 <DisplayStatus+0x1e4>)
 8002644:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <DisplayStatus+0x184>)
 8002646:	e892 0003 	ldmia.w	r2, {r0, r1}
 800264a:	6018      	str	r0, [r3, #0]
 800264c:	7119      	strb	r1, [r3, #4]
 800264e:	e765      	b.n	800251c <DisplayStatus+0x28>
	case 10: strcpy(StringStep,"  10"); break;
 8002650:	4a22      	ldr	r2, [pc, #136]	; (80026dc <DisplayStatus+0x1e8>)
 8002652:	4b09      	ldr	r3, [pc, #36]	; (8002678 <DisplayStatus+0x184>)
 8002654:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002658:	6018      	str	r0, [r3, #0]
 800265a:	7119      	strb	r1, [r3, #4]
 800265c:	e75e      	b.n	800251c <DisplayStatus+0x28>
	case 10000: strcpy(StringStep," 10K"); break;
 800265e:	4a20      	ldr	r2, [pc, #128]	; (80026e0 <DisplayStatus+0x1ec>)
 8002660:	4b05      	ldr	r3, [pc, #20]	; (8002678 <DisplayStatus+0x184>)
 8002662:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002666:	6018      	str	r0, [r3, #0]
 8002668:	7119      	strb	r1, [r3, #4]
 800266a:	e757      	b.n	800251c <DisplayStatus+0x28>
 800266c:	4d09      	ldr	r5, [pc, #36]	; (8002694 <DisplayStatus+0x1a0>)
 800266e:	e789      	b.n	8002584 <DisplayStatus+0x90>
 8002670:	2400c710 	.word	0x2400c710
 8002674:	08017d2c 	.word	0x08017d2c
 8002678:	24000700 	.word	0x24000700
 800267c:	2400c718 	.word	0x2400c718
 8002680:	08017d1c 	.word	0x08017d1c
 8002684:	000186a0 	.word	0x000186a0
 8002688:	08017d4c 	.word	0x08017d4c
 800268c:	08017d3c 	.word	0x08017d3c
 8002690:	08017d58 	.word	0x08017d58
 8002694:	240006f8 	.word	0x240006f8
 8002698:	24000b60 	.word	0x24000b60
 800269c:	08017d64 	.word	0x08017d64
 80026a0:	240006f0 	.word	0x240006f0
 80026a4:	24000f70 	.word	0x24000f70
 80026a8:	08017d74 	.word	0x08017d74
 80026ac:	24000708 	.word	0x24000708
 80026b0:	24009df4 	.word	0x24009df4
 80026b4:	3a83126f 	.word	0x3a83126f
 80026b8:	24004918 	.word	0x24004918
 80026bc:	24000a4c 	.word	0x24000a4c
 80026c0:	08017d7c 	.word	0x08017d7c
 80026c4:	08017d54 	.word	0x08017d54
 80026c8:	0042534c 	.word	0x0042534c
 80026cc:	08017d5c 	.word	0x08017d5c
 80026d0:	08017d6c 	.word	0x08017d6c
 80026d4:	00425355 	.word	0x00425355
 80026d8:	08017d34 	.word	0x08017d34
 80026dc:	08017d24 	.word	0x08017d24
 80026e0:	08017d44 	.word	0x08017d44

080026e4 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 80026e4:	4b37      	ldr	r3, [pc, #220]	; (80027c4 <SetTXPLL+0xe0>)
 80026e6:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	MinDiff = 999999999;
 80026ea:	eddf 6a37 	vldr	s13, [pc, #220]	; 80027c8 <SetTXPLL+0xe4>
				OutF = XTalFreq * n / m / p / od;
 80026ee:	edd3 4a00 	vldr	s9, [r3]
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 80026f2:	ed9f 5a36 	vldr	s10, [pc, #216]	; 80027cc <SetTXPLL+0xe8>
 80026f6:	eddf 3a36 	vldr	s7, [pc, #216]	; 80027d0 <SetTXPLL+0xec>
{
 80026fa:	b4f0      	push	{r4, r5, r6, r7}
	for (m = 2; m <= 25; m++) //was 64
 80026fc:	2502      	movs	r5, #2
		for (n = 2; n <= 512; n++) //was 1
 80026fe:	f240 2601 	movw	r6, #513	; 0x201
				OutF = XTalFreq * n / m / p / od;
 8002702:	ee07 5a90 	vmov	s15, r5
		for (n = 2; n <= 512; n++) //was 1
 8002706:	2202      	movs	r2, #2
				OutF = XTalFreq * n / m / p / od;
 8002708:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 800270c:	ee83 4a25 	vdiv.f32	s8, s6, s11
 8002710:	e002      	b.n	8002718 <SetTXPLL+0x34>
		for (n = 2; n <= 512; n++) //was 1
 8002712:	3201      	adds	r2, #1
 8002714:	42b2      	cmp	r2, r6
 8002716:	d037      	beq.n	8002788 <SetTXPLL+0xa4>
				OutF = XTalFreq * n / m / p / od;
 8002718:	ee07 2a90 	vmov	s15, r2
 800271c:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8002720:	ee26 6a24 	vmul.f32	s12, s12, s9
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8002724:	ee66 7a04 	vmul.f32	s15, s12, s8
 8002728:	eef4 7a45 	vcmp.f32	s15, s10
 800272c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002730:	d5ef      	bpl.n	8002712 <SetTXPLL+0x2e>
 8002732:	eef4 7ae3 	vcmpe.f32	s15, s7
 8002736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273a:	ddea      	ble.n	8002712 <SetTXPLL+0x2e>
			for (p = 2; p <= 128; p+=2)
 800273c:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 800273e:	ee07 3a90 	vmov	s15, r3
 8002742:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002746:	ee27 7a25 	vmul.f32	s14, s14, s11
 800274a:	eec6 7a07 	vdiv.f32	s15, s12, s14
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 800274e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8002752:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002756:	ee17 7a90 	vmov	r7, s15
 800275a:	2f00      	cmp	r7, #0
 800275c:	bfb8      	it	lt
 800275e:	427f      	neglt	r7, r7
 8002760:	ee07 7a90 	vmov	s15, r7
 8002764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002768:	eef4 7ae6 	vcmpe.f32	s15, s13
 800276c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002770:	d504      	bpl.n	800277c <SetTXPLL+0x98>
 8002772:	eef0 6a67 	vmov.f32	s13, s15
 8002776:	4619      	mov	r1, r3
 8002778:	4610      	mov	r0, r2
 800277a:	462c      	mov	r4, r5
			for (p = 2; p <= 128; p+=2)
 800277c:	3302      	adds	r3, #2
 800277e:	2b82      	cmp	r3, #130	; 0x82
 8002780:	d1dd      	bne.n	800273e <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 8002782:	3201      	adds	r2, #1
 8002784:	42b2      	cmp	r2, r6
 8002786:	d1c7      	bne.n	8002718 <SetTXPLL+0x34>
	for (m = 2; m <= 25; m++) //was 64
 8002788:	3501      	adds	r5, #1
 800278a:	2d1a      	cmp	r5, #26
 800278c:	d1b9      	bne.n	8002702 <SetTXPLL+0x1e>
					fod = od;
				}
			}
		}
	}
	__HAL_RCC_PLL2_DISABLE();
 800278e:	4d11      	ldr	r5, [pc, #68]	; (80027d4 <SetTXPLL+0xf0>)
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002790:	1e4b      	subs	r3, r1, #1
 8002792:	1e42      	subs	r2, r0, #1
	__HAL_RCC_PLL2_DISABLE();
 8002794:	6829      	ldr	r1, [r5, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002796:	025b      	lsls	r3, r3, #9
 8002798:	f3c2 0208 	ubfx	r2, r2, #0, #9
	__HAL_RCC_PLL2_DISABLE();
 800279c:	f021 6180 	bic.w	r1, r1, #67108864	; 0x4000000
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 80027a0:	b29b      	uxth	r3, r3
	__HAL_RCC_PLL2_DISABLE();
 80027a2:	6029      	str	r1, [r5, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 80027a4:	4313      	orrs	r3, r2
 80027a6:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80027a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ac:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 80027b0:	ea42 3404 	orr.w	r4, r2, r4, lsl #12
 80027b4:	62ac      	str	r4, [r5, #40]	; 0x28
 80027b6:	63ab      	str	r3, [r5, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80027b8:	682b      	ldr	r3, [r5, #0]
 80027ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027be:	602b      	str	r3, [r5, #0]

}
 80027c0:	bcf0      	pop	{r4, r5, r6, r7}
 80027c2:	4770      	bx	lr
 80027c4:	24008394 	.word	0x24008394
 80027c8:	4e6e6b28 	.word	0x4e6e6b28
 80027cc:	4e64e1c0 	.word	0x4e64e1c0
 80027d0:	4d0f0d18 	.word	0x4d0f0d18
 80027d4:	58024400 	.word	0x58024400

080027d8 <UserInput>:
	if (USBRXLength)
 80027d8:	4b9d      	ldr	r3, [pc, #628]	; (8002a50 <UserInput+0x278>)
 80027da:	681a      	ldr	r2, [r3, #0]
{
 80027dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027de:	b08f      	sub	sp, #60	; 0x3c
	if (USBRXLength)
 80027e0:	2a00      	cmp	r2, #0
 80027e2:	f000 8112 	beq.w	8002a0a <UserInput+0x232>
		result = HAL_OK;
 80027e6:	2200      	movs	r2, #0
 80027e8:	f88d 201f 	strb.w	r2, [sp, #31]
		USBRXLength = 0;
 80027ec:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 80027ee:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80027f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d16b      	bne.n	80028d2 <UserInput+0xfa>
		switch (UartRXString[0])
 80027fa:	4b96      	ldr	r3, [pc, #600]	; (8002a54 <UserInput+0x27c>)
		UartRXDataReady = RESET;
 80027fc:	4996      	ldr	r1, [pc, #600]	; (8002a58 <UserInput+0x280>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 8002802:	3b2b      	subs	r3, #43	; 0x2b
 8002804:	2b4c      	cmp	r3, #76	; 0x4c
 8002806:	d862      	bhi.n	80028ce <UserInput+0xf6>
 8002808:	e8df f013 	tbh	[pc, r3, lsl #1]
 800280c:	006101ca 	.word	0x006101ca
 8002810:	0061004d 	.word	0x0061004d
 8002814:	00610061 	.word	0x00610061
 8002818:	01c201c6 	.word	0x01c201c6
 800281c:	01ba01be 	.word	0x01ba01be
 8002820:	01b201b6 	.word	0x01b201b6
 8002824:	01aa01ae 	.word	0x01aa01ae
 8002828:	006101a6 	.word	0x006101a6
 800282c:	00610061 	.word	0x00610061
 8002830:	00610061 	.word	0x00610061
 8002834:	00610061 	.word	0x00610061
 8002838:	00610061 	.word	0x00610061
 800283c:	00610061 	.word	0x00610061
 8002840:	00610061 	.word	0x00610061
 8002844:	00610061 	.word	0x00610061
 8002848:	00610061 	.word	0x00610061
 800284c:	00610061 	.word	0x00610061
 8002850:	00610061 	.word	0x00610061
 8002854:	00610061 	.word	0x00610061
 8002858:	00610061 	.word	0x00610061
 800285c:	00610061 	.word	0x00610061
 8002860:	00610061 	.word	0x00610061
 8002864:	00610061 	.word	0x00610061
 8002868:	00610061 	.word	0x00610061
 800286c:	00610061 	.word	0x00610061
 8002870:	00610061 	.word	0x00610061
 8002874:	00610061 	.word	0x00610061
 8002878:	006101a2 	.word	0x006101a2
 800287c:	0061019e 	.word	0x0061019e
 8002880:	019a0061 	.word	0x019a0061
 8002884:	00610061 	.word	0x00610061
 8002888:	00610061 	.word	0x00610061
 800288c:	01960061 	.word	0x01960061
 8002890:	01920061 	.word	0x01920061
 8002894:	00610061 	.word	0x00610061
 8002898:	017a0061 	.word	0x017a0061
 800289c:	014c0176 	.word	0x014c0176
 80028a0:	00610110 	.word	0x00610110
 80028a4:	010c      	.short	0x010c
			volume -= 0.1;
 80028a6:	4b6d      	ldr	r3, [pc, #436]	; (8002a5c <UserInput+0x284>)
			if (volume < 0)
 80028a8:	2200      	movs	r2, #0
			volume -= 0.1;
 80028aa:	ed93 7a00 	vldr	s14, [r3]
 80028ae:	ed9f 6b62 	vldr	d6, [pc, #392]	; 8002a38 <UserInput+0x260>
 80028b2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80028b6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80028ba:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 80028be:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80028c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028c6:	f100 817b 	bmi.w	8002bc0 <UserInput+0x3e8>
			volume += 0.1;
 80028ca:	ed83 7a00 	vstr	s14, [r3]
		DisplayStatus();
 80028ce:	f7ff fe11 	bl	80024f4 <DisplayStatus>
	EncVal = TIM4->CNT;
 80028d2:	4b63      	ldr	r3, [pc, #396]	; (8002a60 <UserInput+0x288>)
 80028d4:	4c63      	ldr	r4, [pc, #396]	; (8002a64 <UserInput+0x28c>)
 80028d6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80028d8:	b200      	sxth	r0, r0
	if (EncVal > 0)
 80028da:	2800      	cmp	r0, #0
	EncVal = TIM4->CNT;
 80028dc:	8020      	strh	r0, [r4, #0]
	if (EncVal > 0)
 80028de:	dd07      	ble.n	80028f0 <UserInput+0x118>
		FplusClicked(EncVal/2); // One encoder click is two counts
 80028e0:	f3c0 004f 	ubfx	r0, r0, #1, #16
 80028e4:	f7fe fa8e 	bl	8000e04 <FplusClicked>
		DisplayStatus();
 80028e8:	f7ff fe04 	bl	80024f4 <DisplayStatus>
 80028ec:	f9b4 0000 	ldrsh.w	r0, [r4]
	if (EncVal < 0)
 80028f0:	2800      	cmp	r0, #0
 80028f2:	f2c0 808e 	blt.w	8002a12 <UserInput+0x23a>
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80028f6:	4b5c      	ldr	r3, [pc, #368]	; (8002a68 <UserInput+0x290>)
	TIM4->CNT = 0;
 80028f8:	2100      	movs	r1, #0
 80028fa:	4a59      	ldr	r2, [pc, #356]	; (8002a60 <UserInput+0x288>)
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80028fc:	ed93 7a00 	vldr	s14, [r3]
	TIM4->CNT = 0;
 8002900:	6251      	str	r1, [r2, #36]	; 0x24
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002902:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 8002906:	4c59      	ldr	r4, [pc, #356]	; (8002a6c <UserInput+0x294>)
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002908:	4d59      	ldr	r5, [pc, #356]	; (8002a70 <UserInput+0x298>)
 800290a:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8002a40 <UserInput+0x268>
 800290e:	ee27 0b00 	vmul.f64	d0, d7, d0
 8002912:	f00e fa59 	bl	8010dc8 <log10>
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 8002916:	4957      	ldr	r1, [pc, #348]	; (8002a74 <UserInput+0x29c>)
 8002918:	4620      	mov	r0, r4
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800291a:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8002a48 <UserInput+0x270>
 800291e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8002922:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 8002926:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800292a:	ed85 0a00 	vstr	s0, [r5]
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 800292e:	ec53 2b17 	vmov	r2, r3, d7
 8002932:	f00b fe9b 	bl	800e66c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002936:	4620      	mov	r0, r4
 8002938:	f7fd fcd2 	bl	80002e0 <strlen>
 800293c:	4601      	mov	r1, r0
 800293e:	4620      	mov	r0, r4
 8002940:	b289      	uxth	r1, r1
 8002942:	f009 fe79 	bl	800c638 <CDC_Transmit_FS>
	sprintf((char*)UartTXString, "\e[7;1HS %-4.1f, %-4.1f, %-4.1f, %d      ", CWLevel*100, SignalAverage*100, (CWLevel - BaseNoiseLevel)*100, CurrentAverageDah);
 8002946:	4a4c      	ldr	r2, [pc, #304]	; (8002a78 <UserInput+0x2a0>)
 8002948:	4b4c      	ldr	r3, [pc, #304]	; (8002a7c <UserInput+0x2a4>)
 800294a:	4620      	mov	r0, r4
 800294c:	edd2 7a00 	vldr	s15, [r2]
 8002950:	ed93 7a00 	vldr	s14, [r3]
 8002954:	4b4a      	ldr	r3, [pc, #296]	; (8002a80 <UserInput+0x2a8>)
 8002956:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800295a:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8002a84 <UserInput+0x2ac>
 800295e:	ed93 6a00 	vldr	s12, [r3]
 8002962:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002966:	4b48      	ldr	r3, [pc, #288]	; (8002a88 <UserInput+0x2b0>)
 8002968:	ee27 7a26 	vmul.f32	s14, s14, s13
 800296c:	4947      	ldr	r1, [pc, #284]	; (8002a8c <UserInput+0x2b4>)
 800296e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002972:	681d      	ldr	r5, [r3, #0]
 8002974:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8002978:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800297c:	9504      	str	r5, [sp, #16]
 800297e:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8002982:	ec53 2b15 	vmov	r2, r3, d5
 8002986:	ed8d 7b02 	vstr	d7, [sp, #8]
 800298a:	ed8d 6b00 	vstr	d6, [sp]
 800298e:	f00b fe6d 	bl	800e66c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002992:	4620      	mov	r0, r4
 8002994:	f7fd fca4 	bl	80002e0 <strlen>
 8002998:	4601      	mov	r1, r0
 800299a:	4620      	mov	r0, r4
 800299c:	b289      	uxth	r1, r1
 800299e:	f009 fe4b 	bl	800c638 <CDC_Transmit_FS>
	HAL_Delay(20);  //TODO Previous USB transmission needs to be finished before next one. Use a better way to ensure it is, or compose a long string and send it at once.
 80029a2:	2014      	movs	r0, #20
 80029a4:	f001 fa40 	bl	8003e28 <HAL_Delay>
	DisplayCW();
 80029a8:	f7ff fd66 	bl	8002478 <DisplayCW>
	if (OVFDetected)
 80029ac:	4938      	ldr	r1, [pc, #224]	; (8002a90 <UserInput+0x2b8>)
 80029ae:	880b      	ldrh	r3, [r1, #0]
 80029b0:	b313      	cbz	r3, 80029f8 <UserInput+0x220>
		OVFDetected--;
 80029b2:	3b01      	subs	r3, #1
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80029b4:	4d37      	ldr	r5, [pc, #220]	; (8002a94 <UserInput+0x2bc>)
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 80029b6:	4838      	ldr	r0, [pc, #224]	; (8002a98 <UserInput+0x2c0>)
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80029b8:	2780      	movs	r7, #128	; 0x80
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 80029ba:	4a38      	ldr	r2, [pc, #224]	; (8002a9c <UserInput+0x2c4>)
		OVFDetected--;
 80029bc:	b29b      	uxth	r3, r3
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80029be:	682e      	ldr	r6, [r5, #0]
		OVFDetected--;
 80029c0:	800b      	strh	r3, [r1, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 80029c2:	6805      	ldr	r5, [r0, #0]
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 80029c4:	ca03      	ldmia	r2!, {r0, r1}
 80029c6:	6061      	str	r1, [r4, #4]
 80029c8:	8811      	ldrh	r1, [r2, #0]
 80029ca:	7892      	ldrb	r2, [r2, #2]
 80029cc:	6020      	str	r0, [r4, #0]
 80029ce:	8121      	strh	r1, [r4, #8]
 80029d0:	72a2      	strb	r2, [r4, #10]
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80029d2:	6037      	str	r7, [r6, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 80029d4:	602f      	str	r7, [r5, #0]
		if (!OVFDetected)
 80029d6:	b92b      	cbnz	r3, 80029e4 <UserInput+0x20c>
			__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 80029d8:	6873      	ldr	r3, [r6, #4]
 80029da:	433b      	orrs	r3, r7
 80029dc:	6073      	str	r3, [r6, #4]
			__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 80029de:	686b      	ldr	r3, [r5, #4]
 80029e0:	433b      	orrs	r3, r7
 80029e2:	606b      	str	r3, [r5, #4]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80029e4:	4821      	ldr	r0, [pc, #132]	; (8002a6c <UserInput+0x294>)
 80029e6:	f7fd fc7b 	bl	80002e0 <strlen>
 80029ea:	4601      	mov	r1, r0
 80029ec:	481f      	ldr	r0, [pc, #124]	; (8002a6c <UserInput+0x294>)
 80029ee:	b289      	uxth	r1, r1
 80029f0:	f009 fe22 	bl	800c638 <CDC_Transmit_FS>
}
 80029f4:	b00f      	add	sp, #60	; 0x3c
 80029f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sprintf((char*)UartTXString, "\e[4;1H   \r");
 80029f8:	4b29      	ldr	r3, [pc, #164]	; (8002aa0 <UserInput+0x2c8>)
 80029fa:	cb03      	ldmia	r3!, {r0, r1}
 80029fc:	881a      	ldrh	r2, [r3, #0]
 80029fe:	789b      	ldrb	r3, [r3, #2]
 8002a00:	6020      	str	r0, [r4, #0]
 8002a02:	6061      	str	r1, [r4, #4]
 8002a04:	8122      	strh	r2, [r4, #8]
 8002a06:	72a3      	strb	r3, [r4, #10]
 8002a08:	e7ec      	b.n	80029e4 <UserInput+0x20c>
		result = HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	f88d 301f 	strb.w	r3, [sp, #31]
 8002a10:	e6ed      	b.n	80027ee <UserInput+0x16>
		FminusClicked(-EncVal/2); // One encoder click is two counts
 8002a12:	3001      	adds	r0, #1
 8002a14:	1040      	asrs	r0, r0, #1
 8002a16:	4240      	negs	r0, r0
 8002a18:	b280      	uxth	r0, r0
 8002a1a:	f7fe fa51 	bl	8000ec0 <FminusClicked>
		DisplayStatus();
 8002a1e:	f7ff fd69 	bl	80024f4 <DisplayStatus>
 8002a22:	e768      	b.n	80028f6 <UserInput+0x11e>
			SetBW((Bwidth)Wide);  break;
 8002a24:	2001      	movs	r0, #1
 8002a26:	f7fe f821 	bl	8000a6c <SetBW>
 8002a2a:	e750      	b.n	80028ce <UserInput+0xf6>
			SetMode((Mode)USB); break;
 8002a2c:	2002      	movs	r0, #2
 8002a2e:	f7fe f98f 	bl	8000d50 <SetMode>
 8002a32:	e74c      	b.n	80028ce <UserInput+0xf6>
 8002a34:	f3af 8000 	nop.w
 8002a38:	9999999a 	.word	0x9999999a
 8002a3c:	3fb99999 	.word	0x3fb99999
 8002a40:	00000000 	.word	0x00000000
 8002a44:	409f4000 	.word	0x409f4000
 8002a48:	9916f6a6 	.word	0x9916f6a6
 8002a4c:	400a93fc 	.word	0x400a93fc
 8002a50:	24000a48 	.word	0x24000a48
 8002a54:	24000948 	.word	0x24000948
 8002a58:	24000710 	.word	0x24000710
 8002a5c:	24004918 	.word	0x24004918
 8002a60:	40000800 	.word	0x40000800
 8002a64:	2400839c 	.word	0x2400839c
 8002a68:	24008c20 	.word	0x24008c20
 8002a6c:	24000a4c 	.word	0x24000a4c
 8002a70:	240049b8 	.word	0x240049b8
 8002a74:	08017dc4 	.word	0x08017dc4
 8002a78:	240051cc 	.word	0x240051cc
 8002a7c:	240051d0 	.word	0x240051d0
 8002a80:	240049c0 	.word	0x240049c0
 8002a84:	42c80000 	.word	0x42c80000
 8002a88:	2400d720 	.word	0x2400d720
 8002a8c:	08017ddc 	.word	0x08017ddc
 8002a90:	24000f78 	.word	0x24000f78
 8002a94:	24007ae4 	.word	0x24007ae4
 8002a98:	24003084 	.word	0x24003084
 8002a9c:	08017e08 	.word	0x08017e08
 8002aa0:	08017e14 	.word	0x08017e14
{
	static float LastTXFreq;
	GPIO_InitTypeDef GPIO_InitStruct = {0};
	if (Status)
	{
		if (LastTXFreq != LOfreq)
 8002aa4:	4d4c      	ldr	r5, [pc, #304]	; (8002bd8 <UserInput+0x400>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa6:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8002aa8:	4c4c      	ldr	r4, [pc, #304]	; (8002bdc <UserInput+0x404>)
 8002aaa:	ed95 0a00 	vldr	s0, [r5]
 8002aae:	edd4 7a00 	vldr	s15, [r4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab2:	930c      	str	r3, [sp, #48]	; 0x30
		if (LastTXFreq != LOfreq)
 8002ab4:	eef4 7a40 	vcmp.f32	s15, s0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	e9cd 3308 	strd	r3, r3, [sp, #32]
		if (LastTXFreq != LOfreq)
 8002abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
		if (LastTXFreq != LOfreq)
 8002ac4:	d17e      	bne.n	8002bc4 <UserInput+0x3ec>
		{
			SetTXPLL(LOfreq);
			LastTXFreq = LOfreq;
		}
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002ace:	2502      	movs	r5, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002ad0:	2600      	movs	r6, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ad2:	a908      	add	r1, sp, #32
 8002ad4:	4842      	ldr	r0, [pc, #264]	; (8002be0 <UserInput+0x408>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002ad6:	960c      	str	r6, [sp, #48]	; 0x30
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ad8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002adc:	e9cd 4508 	strd	r4, r5, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae0:	f004 f842 	bl	8006b68 <HAL_GPIO_Init>

		RELAY_TX_ON;
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002aea:	483e      	ldr	r0, [pc, #248]	; (8002be4 <UserInput+0x40c>)
 8002aec:	f004 f960 	bl	8006db0 <HAL_GPIO_WritePin>
		TransmissionEnabled = 1;
 8002af0:	4b3d      	ldr	r3, [pc, #244]	; (8002be8 <UserInput+0x410>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	701a      	strb	r2, [r3, #0]

		RELAY_TX_OFF;
		TransmissionEnabled = 0;

	}
}
 8002af6:	e6ea      	b.n	80028ce <UserInput+0xf6>
			SetAGC((Agctype)Slow);  break;
 8002af8:	2001      	movs	r0, #1
 8002afa:	f7fe f819 	bl	8000b30 <SetAGC>
 8002afe:	e6e6      	b.n	80028ce <UserInput+0xf6>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b00:	2300      	movs	r3, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b02:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b04:	2202      	movs	r2, #2
 8002b06:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002b0a:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b0c:	a908      	add	r1, sp, #32
 8002b0e:	4834      	ldr	r0, [pc, #208]	; (8002be0 <UserInput+0x408>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	940c      	str	r4, [sp, #48]	; 0x30
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b12:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002b16:	e9cd 6708 	strd	r6, r7, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b1a:	f004 f825 	bl	8006b68 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8002b1e:	4622      	mov	r2, r4
 8002b20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b24:	482f      	ldr	r0, [pc, #188]	; (8002be4 <UserInput+0x40c>)
 8002b26:	f004 f943 	bl	8006db0 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8002b2a:	4b2f      	ldr	r3, [pc, #188]	; (8002be8 <UserInput+0x410>)
 8002b2c:	701c      	strb	r4, [r3, #0]
}
 8002b2e:	e6ce      	b.n	80028ce <UserInput+0xf6>
			SetBW((Bwidth)Narrow);  break;
 8002b30:	2000      	movs	r0, #0
 8002b32:	f7fd ff9b 	bl	8000a6c <SetBW>
 8002b36:	e6ca      	b.n	80028ce <UserInput+0xf6>
			SetMode((Mode)LSB); break;
 8002b38:	2001      	movs	r0, #1
 8002b3a:	f7fe f909 	bl	8000d50 <SetMode>
 8002b3e:	e6c6      	b.n	80028ce <UserInput+0xf6>
			SetAGC((Agctype)Fast);  break;
 8002b40:	2000      	movs	r0, #0
 8002b42:	f7fd fff5 	bl	8000b30 <SetAGC>
 8002b46:	e6c2      	b.n	80028ce <UserInput+0xf6>
			SetMode((Mode)CW); break;
 8002b48:	2003      	movs	r0, #3
 8002b4a:	f7fe f901 	bl	8000d50 <SetMode>
 8002b4e:	e6be      	b.n	80028ce <UserInput+0xf6>
			SetMode((Mode)AM); break;
 8002b50:	2000      	movs	r0, #0
 8002b52:	f7fe f8fd 	bl	8000d50 <SetMode>
 8002b56:	e6ba      	b.n	80028ce <UserInput+0xf6>
			SetFstep(9); break;
 8002b58:	2009      	movs	r0, #9
 8002b5a:	f7fe f931 	bl	8000dc0 <SetFstep>
 8002b5e:	e6b6      	b.n	80028ce <UserInput+0xf6>
			SetFstep(0); break;
 8002b60:	2000      	movs	r0, #0
 8002b62:	f7fe f92d 	bl	8000dc0 <SetFstep>
 8002b66:	e6b2      	b.n	80028ce <UserInput+0xf6>
			SetFstep(1); break;
 8002b68:	2001      	movs	r0, #1
 8002b6a:	f7fe f929 	bl	8000dc0 <SetFstep>
 8002b6e:	e6ae      	b.n	80028ce <UserInput+0xf6>
			SetFstep(2);  break;
 8002b70:	2002      	movs	r0, #2
 8002b72:	f7fe f925 	bl	8000dc0 <SetFstep>
 8002b76:	e6aa      	b.n	80028ce <UserInput+0xf6>
			SetFstep(3);  break;
 8002b78:	2003      	movs	r0, #3
 8002b7a:	f7fe f921 	bl	8000dc0 <SetFstep>
 8002b7e:	e6a6      	b.n	80028ce <UserInput+0xf6>
			SetFstep(4);  break;
 8002b80:	2004      	movs	r0, #4
 8002b82:	f7fe f91d 	bl	8000dc0 <SetFstep>
 8002b86:	e6a2      	b.n	80028ce <UserInput+0xf6>
			SetFstep(5);  break;
 8002b88:	2005      	movs	r0, #5
 8002b8a:	f7fe f919 	bl	8000dc0 <SetFstep>
 8002b8e:	e69e      	b.n	80028ce <UserInput+0xf6>
			FplusClicked(1); break;
 8002b90:	2001      	movs	r0, #1
 8002b92:	f7fe f937 	bl	8000e04 <FplusClicked>
 8002b96:	e69a      	b.n	80028ce <UserInput+0xf6>
			FminusClicked(1); break;
 8002b98:	2001      	movs	r0, #1
 8002b9a:	f7fe f991 	bl	8000ec0 <FminusClicked>
 8002b9e:	e696      	b.n	80028ce <UserInput+0xf6>
			volume += 0.1;
 8002ba0:	4b12      	ldr	r3, [pc, #72]	; (8002bec <UserInput+0x414>)
			if (volume > 1.0)
 8002ba2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 8002ba6:	ed93 7a00 	vldr	s14, [r3]
 8002baa:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8002bd0 <UserInput+0x3f8>
 8002bae:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002bb2:	ee37 7b05 	vadd.f64	d7, d7, d5
 8002bb6:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8002bba:	fe87 7a66 	vminnm.f32	s14, s14, s13
 8002bbe:	e684      	b.n	80028ca <UserInput+0xf2>
				volume = 0;
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	e684      	b.n	80028ce <UserInput+0xf6>
			SetTXPLL(LOfreq);
 8002bc4:	f7ff fd8e 	bl	80026e4 <SetTXPLL>
			LastTXFreq = LOfreq;
 8002bc8:	682b      	ldr	r3, [r5, #0]
 8002bca:	6023      	str	r3, [r4, #0]
 8002bcc:	e77b      	b.n	8002ac6 <UserInput+0x2ee>
 8002bce:	bf00      	nop
 8002bd0:	9999999a 	.word	0x9999999a
 8002bd4:	3fb99999 	.word	0x3fb99999
 8002bd8:	24009df4 	.word	0x24009df4
 8002bdc:	240006e8 	.word	0x240006e8
 8002be0:	58020800 	.word	0x58020800
 8002be4:	58020c00 	.word	0x58020c00
 8002be8:	24008d80 	.word	0x24008d80
 8002bec:	24004918 	.word	0x24004918

08002bf0 <TXSwitch>:
{
 8002bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf2:	2300      	movs	r3, #0
{
 8002bf4:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf6:	e9cd 3300 	strd	r3, r3, [sp]
 8002bfa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002bfe:	9304      	str	r3, [sp, #16]
	if (Status)
 8002c00:	b348      	cbz	r0, 8002c56 <TXSwitch+0x66>
		if (LastTXFreq != LOfreq)
 8002c02:	4d21      	ldr	r5, [pc, #132]	; (8002c88 <TXSwitch+0x98>)
 8002c04:	4c21      	ldr	r4, [pc, #132]	; (8002c8c <TXSwitch+0x9c>)
 8002c06:	ed95 0a00 	vldr	s0, [r5]
 8002c0a:	edd4 7a00 	vldr	s15, [r4]
 8002c0e:	eef4 7a40 	vcmp.f32	s15, s0
 8002c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c16:	d119      	bne.n	8002c4c <TXSwitch+0x5c>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002c20:	2502      	movs	r5, #2
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002c22:	2600      	movs	r6, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c24:	4669      	mov	r1, sp
 8002c26:	481a      	ldr	r0, [pc, #104]	; (8002c90 <TXSwitch+0xa0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002c28:	9604      	str	r6, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c2e:	e9cd 4500 	strd	r4, r5, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c32:	f003 ff99 	bl	8006b68 <HAL_GPIO_Init>
		RELAY_TX_ON;
 8002c36:	2201      	movs	r2, #1
 8002c38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c3c:	4815      	ldr	r0, [pc, #84]	; (8002c94 <TXSwitch+0xa4>)
 8002c3e:	f004 f8b7 	bl	8006db0 <HAL_GPIO_WritePin>
		TransmissionEnabled = 1;
 8002c42:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <TXSwitch+0xa8>)
 8002c44:	2201      	movs	r2, #1
 8002c46:	701a      	strb	r2, [r3, #0]
}
 8002c48:	b007      	add	sp, #28
 8002c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			SetTXPLL(LOfreq);
 8002c4c:	f7ff fd4a 	bl	80026e4 <SetTXPLL>
			LastTXFreq = LOfreq;
 8002c50:	682b      	ldr	r3, [r5, #0]
 8002c52:	6023      	str	r3, [r4, #0]
 8002c54:	e7e0      	b.n	8002c18 <TXSwitch+0x28>
 8002c56:	4604      	mov	r4, r0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002c60:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c62:	4669      	mov	r1, sp
 8002c64:	480a      	ldr	r0, [pc, #40]	; (8002c90 <TXSwitch+0xa0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c6a:	e9cd 6700 	strd	r6, r7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c6e:	f003 ff7b 	bl	8006b68 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8002c72:	4622      	mov	r2, r4
 8002c74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c78:	4806      	ldr	r0, [pc, #24]	; (8002c94 <TXSwitch+0xa4>)
 8002c7a:	f004 f899 	bl	8006db0 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8002c7e:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <TXSwitch+0xa8>)
 8002c80:	701c      	strb	r4, [r3, #0]
}
 8002c82:	b007      	add	sp, #28
 8002c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c86:	bf00      	nop
 8002c88:	24009df4 	.word	0x24009df4
 8002c8c:	240006e8 	.word	0x240006e8
 8002c90:	58020800 	.word	0x58020800
 8002c94:	58020c00 	.word	0x58020c00
 8002c98:	24008d80 	.word	0x24008d80

08002c9c <CarrierEnable>:


void CarrierEnable(uint8_t Status)
{
 8002c9c:	b510      	push	{r4, lr}

	if (Status)
 8002c9e:	b148      	cbz	r0, 8002cb4 <CarrierEnable+0x18>
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ca6:	4808      	ldr	r0, [pc, #32]	; (8002cc8 <CarrierEnable+0x2c>)
 8002ca8:	f004 f882 	bl	8006db0 <HAL_GPIO_WritePin>
		TXCarrierEnabled = 1;
 8002cac:	4b07      	ldr	r3, [pc, #28]	; (8002ccc <CarrierEnable+0x30>)
 8002cae:	2201      	movs	r2, #1
 8002cb0:	701a      	strb	r2, [r3, #0]
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
		TXCarrierEnabled = 0;

	}
}
 8002cb2:	bd10      	pop	{r4, pc}
 8002cb4:	4604      	mov	r4, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cbc:	4802      	ldr	r0, [pc, #8]	; (8002cc8 <CarrierEnable+0x2c>)
 8002cbe:	f004 f877 	bl	8006db0 <HAL_GPIO_WritePin>
		TXCarrierEnabled = 0;
 8002cc2:	4b02      	ldr	r3, [pc, #8]	; (8002ccc <CarrierEnable+0x30>)
 8002cc4:	701c      	strb	r4, [r3, #0]
}
 8002cc6:	bd10      	pop	{r4, pc}
 8002cc8:	58020c00 	.word	0x58020c00
 8002ccc:	24007ae0 	.word	0x24007ae0

08002cd0 <Error_Handler>:
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002cd0:	4e09      	ldr	r6, [pc, #36]	; (8002cf8 <Error_Handler+0x28>)
{
 8002cd2:	4d0a      	ldr	r5, [pc, #40]	; (8002cfc <Error_Handler+0x2c>)
 8002cd4:	4c0a      	ldr	r4, [pc, #40]	; (8002d00 <Error_Handler+0x30>)
 8002cd6:	b508      	push	{r3, lr}
 8002cd8:	6833      	ldr	r3, [r6, #0]
 8002cda:	fb05 f303 	mul.w	r3, r5, r3
 8002cde:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002ce2:	d200      	bcs.n	8002ce6 <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002ce4:	e7fe      	b.n	8002ce4 <Error_Handler+0x14>
			LED_switch();
 8002ce6:	f7fe f949 	bl	8000f7c <LED_switch>
 8002cea:	6833      	ldr	r3, [r6, #0]
 8002cec:	fb05 f303 	mul.w	r3, r5, r3
 8002cf0:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002cf4:	d2f7      	bcs.n	8002ce6 <Error_Handler+0x16>
 8002cf6:	e7f5      	b.n	8002ce4 <Error_Handler+0x14>
 8002cf8:	24009df8 	.word	0x24009df8
 8002cfc:	c28f5c29 	.word	0xc28f5c29
 8002d00:	051eb851 	.word	0x051eb851

08002d04 <SystemClock_Config_For_OC>:
{
 8002d04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d08:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d0a:	224c      	movs	r2, #76	; 0x4c
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	a80a      	add	r0, sp, #40	; 0x28
 8002d10:	f00b f862 	bl	800ddd8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d14:	2220      	movs	r2, #32
 8002d16:	2100      	movs	r1, #0
 8002d18:	a802      	add	r0, sp, #8
 8002d1a:	f00b f85d 	bl	800ddd8 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d1e:	22bc      	movs	r2, #188	; 0xbc
 8002d20:	2100      	movs	r1, #0
 8002d22:	a81e      	add	r0, sp, #120	; 0x78
 8002d24:	f00b f858 	bl	800ddd8 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002d28:	2002      	movs	r0, #2
 8002d2a:	f004 fe45 	bl	80079b8 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002d2e:	4b4c      	ldr	r3, [pc, #304]	; (8002e60 <SystemClock_Config_For_OC+0x15c>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	494c      	ldr	r1, [pc, #304]	; (8002e64 <SystemClock_Config_For_OC+0x160>)
 8002d34:	9201      	str	r2, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002d36:	461a      	mov	r2, r3
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002d38:	6998      	ldr	r0, [r3, #24]
 8002d3a:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8002d3e:	6198      	str	r0, [r3, #24]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d46:	9301      	str	r3, [sp, #4]
 8002d48:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002d50:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	9301      	str	r3, [sp, #4]
 8002d58:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002d5a:	6993      	ldr	r3, [r2, #24]
 8002d5c:	049b      	lsls	r3, r3, #18
 8002d5e:	d5fc      	bpl.n	8002d5a <SystemClock_Config_For_OC+0x56>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002d60:	4841      	ldr	r0, [pc, #260]	; (8002e68 <SystemClock_Config_For_OC+0x164>)
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d62:	2202      	movs	r2, #2
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002d64:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002d66:	2501      	movs	r5, #1
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002d68:	6a83      	ldr	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLN = 480;
 8002d6a:	f44f 7cf0 	mov.w	ip, #480	; 0x1e0
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002d6e:	2100      	movs	r1, #0
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002d70:	2621      	movs	r6, #33	; 0x21
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002d72:	f023 0303 	bic.w	r3, r3, #3
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002d76:	f44f 27a0 	mov.w	r7, #327680	; 0x50000
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	6283      	str	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 10;
 8002d7e:	230a      	movs	r3, #10
	RCC_OscInitStruct.PLL.PLLP = 2;
 8002d80:	9217      	str	r2, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d82:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLR = 2;
 8002d84:	9219      	str	r2, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLM = 10;
 8002d86:	9315      	str	r3, [sp, #84]	; 0x54
	XTalFreq = 25000000;
 8002d88:	4b38      	ldr	r3, [pc, #224]	; (8002e6c <SystemClock_Config_For_OC+0x168>)
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002d8a:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 480;
 8002d8c:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002d90:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002d92:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d94:	e9cd 2213 	strd	r2, r2, [sp, #76]	; 0x4c
	XTalFreq = 25000000;
 8002d98:	4a35      	ldr	r2, [pc, #212]	; (8002e70 <SystemClock_Config_For_OC+0x16c>)
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002d9a:	e9cd 111b 	strd	r1, r1, [sp, #108]	; 0x6c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002d9e:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
	XTalFreq = 25000000;
 8002da2:	601a      	str	r2, [r3, #0]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002da4:	f004 feba 	bl	8007b1c <HAL_RCC_OscConfig>
 8002da8:	2800      	cmp	r0, #0
 8002daa:	d157      	bne.n	8002e5c <SystemClock_Config_For_OC+0x158>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dac:	263f      	movs	r6, #63	; 0x3f
 8002dae:	2703      	movs	r7, #3
 8002db0:	2200      	movs	r2, #0
 8002db2:	2308      	movs	r3, #8
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002db4:	4621      	mov	r1, r4
 8002db6:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002db8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002dbc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002dc0:	2640      	movs	r6, #64	; 0x40
 8002dc2:	2340      	movs	r3, #64	; 0x40
 8002dc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002dc8:	2740      	movs	r7, #64	; 0x40
 8002dca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002dce:	e9cd 6706 	strd	r6, r7, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002dd2:	f005 fa95 	bl	8008300 <HAL_RCC_ClockConfig>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2800      	cmp	r0, #0
 8002dda:	d13f      	bne.n	8002e5c <SystemClock_Config_For_OC+0x158>
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002ddc:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002de0:	932e      	str	r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002de2:	933b      	str	r3, [sp, #236]	; 0xec
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002de4:	2318      	movs	r3, #24
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002de6:	923f      	str	r2, [sp, #252]	; 0xfc
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002de8:	2226      	movs	r2, #38	; 0x26
 8002dea:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8002e74 <SystemClock_Config_For_OC+0x170>
 8002dee:	f04f 0904 	mov.w	r9, #4
 8002df2:	2602      	movs	r6, #2
 8002df4:	2702      	movs	r7, #2
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002df6:	f44f 6480 	mov.w	r4, #1024	; 0x400
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002dfa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dfe:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002e00:	9444      	str	r4, [sp, #272]	; 0x110
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002e02:	9146      	str	r1, [sp, #280]	; 0x118
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002e04:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8002e08:	2280      	movs	r2, #128	; 0x80
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8002e10:	2296      	movs	r2, #150	; 0x96
 8002e12:	2302      	movs	r3, #2
 8002e14:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
 8002e18:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
 8002e1c:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 8002e20:	f04f 0800 	mov.w	r8, #0
 8002e24:	f04f 0905 	mov.w	r9, #5
 8002e28:	2608      	movs	r6, #8
 8002e2a:	2705      	movs	r7, #5
 8002e2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e30:	2300      	movs	r3, #0
 8002e32:	e9cd 8926 	strd	r8, r9, [sp, #152]	; 0x98
 8002e36:	e9cd 672a 	strd	r6, r7, [sp, #168]	; 0xa8
 8002e3a:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e3e:	f005 fd51 	bl	80088e4 <HAL_RCCEx_PeriphCLKConfig>
 8002e42:	b958      	cbnz	r0, 8002e5c <SystemClock_Config_For_OC+0x158>
	HAL_PWREx_EnableUSBVoltageDetector();
 8002e44:	f004 fdde 	bl	8007a04 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8002e48:	4628      	mov	r0, r5
 8002e4a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002e4e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8002e52:	f005 f959 	bl	8008108 <HAL_RCC_MCOConfig>
}
 8002e56:	b04f      	add	sp, #316	; 0x13c
 8002e58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		Error_Handler();
 8002e5c:	f7ff ff38 	bl	8002cd0 <Error_Handler>
 8002e60:	58024800 	.word	0x58024800
 8002e64:	58000400 	.word	0x58000400
 8002e68:	58024400 	.word	0x58024400
 8002e6c:	24008394 	.word	0x24008394
 8002e70:	4bbebc20 	.word	0x4bbebc20
 8002e74:	000c0042 	.word	0x000c0042

08002e78 <MX_TIM6_Init_Custom_Rate>:
{
 8002e78:	b510      	push	{r4, lr}
	htim6.Instance = TIM6;
 8002e7a:	4810      	ldr	r0, [pc, #64]	; (8002ebc <MX_TIM6_Init_Custom_Rate+0x44>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e7c:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8002e7e:	4c10      	ldr	r4, [pc, #64]	; (8002ec0 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8002e80:	b084      	sub	sp, #16
	htim6.Init.Period = 8191; //was 8191
 8002e82:	f641 71ff 	movw	r1, #8191	; 0x1fff
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e86:	2280      	movs	r2, #128	; 0x80
	htim6.Instance = TIM6;
 8002e88:	6020      	str	r0, [r4, #0]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002e8a:	4620      	mov	r0, r4
	htim6.Init.Period = 8191; //was 8191
 8002e8c:	60e1      	str	r1, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e8e:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8002e90:	6063      	str	r3, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e92:	9301      	str	r3, [sp, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e94:	60a3      	str	r3, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e96:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002e9a:	f006 fe11 	bl	8009ac0 <HAL_TIM_Base_Init>
 8002e9e:	b950      	cbnz	r0, 8002eb6 <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002ea4:	a901      	add	r1, sp, #4
 8002ea6:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ea8:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002eaa:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002eac:	f007 f90a 	bl	800a0c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002eb0:	b908      	cbnz	r0, 8002eb6 <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8002eb2:	b004      	add	sp, #16
 8002eb4:	bd10      	pop	{r4, pc}
		Error_Handler();
 8002eb6:	f7ff ff0b 	bl	8002cd0 <Error_Handler>
 8002eba:	bf00      	nop
 8002ebc:	40001000 	.word	0x40001000
 8002ec0:	24008d84 	.word	0x24008d84
 8002ec4:	00000000 	.word	0x00000000

08002ec8 <main>:
{
 8002ec8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002ecc:	b0c1      	sub	sp, #260	; 0x104
	HAL_Init();
 8002ece:	f000 ff69 	bl	8003da4 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002ed2:	4bcf      	ldr	r3, [pc, #828]	; (8003210 <main+0x348>)
 8002ed4:	695a      	ldr	r2, [r3, #20]
 8002ed6:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 8002eda:	d111      	bne.n	8002f00 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8002edc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002ee0:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002ee4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002ee8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002eec:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002ef0:	695a      	ldr	r2, [r3, #20]
 8002ef2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002ef6:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002ef8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002efc:	f3bf 8f6f 	isb	sy
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f00:	2400      	movs	r4, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002f02:	4ec4      	ldr	r6, [pc, #784]	; (8003214 <main+0x34c>)
	SystemClock_Config_For_OC();
 8002f04:	f7ff fefe 	bl	8002d04 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB somentimes (and almost always oh an Android phone) does not initialize
 8002f08:	2014      	movs	r0, #20
 8002f0a:	f000 ff8d 	bl	8003e28 <HAL_Delay>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f0e:	9438      	str	r4, [sp, #224]	; 0xe0
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f10:	2701      	movs	r7, #1
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f12:	f04f 0b08 	mov.w	fp, #8
	HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8002f16:	4622      	mov	r2, r4
 8002f18:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8002f1c:	48be      	ldr	r0, [pc, #760]	; (8003218 <main+0x350>)
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8002f1e:	f44f 6840 	mov.w	r8, #3072	; 0xc00
 8002f22:	f04f 0901 	mov.w	r9, #1
	hadc1.Instance = ADC1;
 8002f26:	4dbd      	ldr	r5, [pc, #756]	; (800321c <main+0x354>)
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002f28:	f44f 2a80 	mov.w	sl, #262144	; 0x40000
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f2c:	e9cd 4436 	strd	r4, r4, [sp, #216]	; 0xd8
 8002f30:	e9cd 4439 	strd	r4, r4, [sp, #228]	; 0xe4
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002f34:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f38:	f043 0304 	orr.w	r3, r3, #4
 8002f3c:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002f40:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	9305      	str	r3, [sp, #20]
 8002f4a:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002f4c:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f54:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002f58:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f60:	9306      	str	r3, [sp, #24]
 8002f62:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002f64:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f68:	433b      	orrs	r3, r7
 8002f6a:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002f6e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f72:	403b      	ands	r3, r7
 8002f74:	9307      	str	r3, [sp, #28]
 8002f76:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002f78:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f7c:	f043 0302 	orr.w	r3, r3, #2
 8002f80:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002f84:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	9308      	str	r3, [sp, #32]
 8002f8e:	9b08      	ldr	r3, [sp, #32]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002f90:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002f94:	ea43 030b 	orr.w	r3, r3, fp
 8002f98:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002f9c:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002fa0:	ea03 030b 	and.w	r3, r3, fp
 8002fa4:	9309      	str	r3, [sp, #36]	; 0x24
 8002fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
	HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8002fa8:	f003 ff02 	bl	8006db0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002fac:	4622      	mov	r2, r4
 8002fae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fb2:	489b      	ldr	r0, [pc, #620]	; (8003220 <main+0x358>)
 8002fb4:	f003 fefc 	bl	8006db0 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = IN_SW01_Pin;
 8002fb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fbc:	2300      	movs	r3, #0
	HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8002fbe:	a936      	add	r1, sp, #216	; 0xd8
 8002fc0:	4898      	ldr	r0, [pc, #608]	; (8003224 <main+0x35c>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fc2:	9738      	str	r7, [sp, #224]	; 0xe0
	GPIO_InitStruct.Pin = IN_SW01_Pin;
 8002fc4:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
	HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8002fc8:	f003 fdce 	bl	8006b68 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = SwInt1_Pin;
 8002fcc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002fd0:	4b95      	ldr	r3, [pc, #596]	; (8003228 <main+0x360>)
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002fd2:	a936      	add	r1, sp, #216	; 0xd8
 8002fd4:	4893      	ldr	r0, [pc, #588]	; (8003224 <main+0x35c>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fd6:	9738      	str	r7, [sp, #224]	; 0xe0
	GPIO_InitStruct.Pin = SwInt1_Pin;
 8002fd8:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002fdc:	f003 fdc4 	bl	8006b68 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fe4:	a936      	add	r1, sp, #216	; 0xd8
 8002fe6:	488c      	ldr	r0, [pc, #560]	; (8003218 <main+0x350>)
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8002fe8:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
 8002fec:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ff0:	f44f 7800 	mov.w	r8, #512	; 0x200
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ff4:	f003 fdb8 	bl	8006b68 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ff8:	f04f 0902 	mov.w	r9, #2
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	2303      	movs	r3, #3
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003000:	a936      	add	r1, sp, #216	; 0xd8
 8003002:	4888      	ldr	r0, [pc, #544]	; (8003224 <main+0x35c>)
	GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003004:	943a      	str	r4, [sp, #232]	; 0xe8
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003006:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
 800300a:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
	GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800300e:	f44f 7880 	mov.w	r8, #256	; 0x100
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003012:	f003 fda9 	bl	8006b68 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003016:	f04f 0901 	mov.w	r9, #1
 800301a:	2300      	movs	r3, #0
 800301c:	2200      	movs	r2, #0
	HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800301e:	a936      	add	r1, sp, #216	; 0xd8
 8003020:	487f      	ldr	r0, [pc, #508]	; (8003220 <main+0x358>)
	GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003022:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
 8003026:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
	HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800302a:	f003 fd9d 	bl	8006b68 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 800302e:	4622      	mov	r2, r4
 8003030:	2104      	movs	r1, #4
 8003032:	2028      	movs	r0, #40	; 0x28
 8003034:	f002 f878 	bl	8005128 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003038:	2028      	movs	r0, #40	; 0x28
 800303a:	f002 f8af 	bl	800519c <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE();
 800303e:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003042:	4622      	mov	r2, r4
 8003044:	4621      	mov	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003046:	433b      	orrs	r3, r7
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003048:	200b      	movs	r0, #11
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800304a:	f04f 0904 	mov.w	r9, #4
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800304e:	f44f 5880 	mov.w	r8, #4096	; 0x1000
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003052:	f8c6 30d8 	str.w	r3, [r6, #216]	; 0xd8
 8003056:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
	hadc1.Init.LowPowerAutoWait = DISABLE;
 800305a:	f44f 7680 	mov.w	r6, #256	; 0x100
	__HAL_RCC_DMA1_CLK_ENABLE();
 800305e:	403b      	ands	r3, r7
 8003060:	9304      	str	r3, [sp, #16]
 8003062:	9b04      	ldr	r3, [sp, #16]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003064:	f002 f860 	bl	8005128 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003068:	200b      	movs	r0, #11
 800306a:	f002 f897 	bl	800519c <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800306e:	4622      	mov	r2, r4
 8003070:	2102      	movs	r1, #2
 8003072:	200c      	movs	r0, #12
 8003074:	f002 f858 	bl	8005128 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003078:	200c      	movs	r0, #12
 800307a:	f002 f88f 	bl	800519c <HAL_NVIC_EnableIRQ>
	hadc1.Instance = ADC1;
 800307e:	4a6b      	ldr	r2, [pc, #428]	; (800322c <main+0x364>)
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8003080:	2303      	movs	r3, #3
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003082:	4628      	mov	r0, r5
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8003084:	82ae      	strh	r6, [r5, #20]
	ADC_MultiModeTypeDef multimode = {0};
 8003086:	940a      	str	r4, [sp, #40]	; 0x28
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003088:	9416      	str	r4, [sp, #88]	; 0x58
	ADC_ChannelConfTypeDef sConfig = {0};
 800308a:	9424      	str	r4, [sp, #144]	; 0x90
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800308c:	941b      	str	r4, [sp, #108]	; 0x6c
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800308e:	60ec      	str	r4, [r5, #12]
	hadc1.Init.NbrOfConversion = 1;
 8003090:	61af      	str	r7, [r5, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003092:	772c      	strb	r4, [r5, #28]
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003094:	636c      	str	r4, [r5, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8003096:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
	hadc1.Instance = ADC1;
 800309a:	602a      	str	r2, [r5, #0]
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800309c:	62eb      	str	r3, [r5, #44]	; 0x2c
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800309e:	f8c5 9010 	str.w	r9, [r5, #16]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80030a2:	f8c5 8030 	str.w	r8, [r5, #48]	; 0x30
	ADC_MultiModeTypeDef multimode = {0};
 80030a6:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80030aa:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
 80030ae:	e9cd 4419 	strd	r4, r4, [sp, #100]	; 0x64
	ADC_ChannelConfTypeDef sConfig = {0};
 80030b2:	e9cd 4425 	strd	r4, r4, [sp, #148]	; 0x94
 80030b6:	e9cd 4427 	strd	r4, r4, [sp, #156]	; 0x9c
 80030ba:	e9cd 4429 	strd	r4, r4, [sp, #164]	; 0xa4
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80030be:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80030c2:	e9c5 ab01 	strd	sl, fp, [r5, #4]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80030c6:	f001 fdcd 	bl	8004c64 <HAL_ADC_Init>
 80030ca:	2800      	cmp	r0, #0
 80030cc:	f040 8217 	bne.w	80034fe <main+0x636>
	multimode.Mode = ADC_DUALMODE_INTERL;
 80030d0:	2207      	movs	r2, #7
 80030d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80030d6:	a90a      	add	r1, sp, #40	; 0x28
 80030d8:	4628      	mov	r0, r5
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 80030da:	960c      	str	r6, [sp, #48]	; 0x30
	multimode.Mode = ADC_DUALMODE_INTERL;
 80030dc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80030e0:	f001 ffa6 	bl	8005030 <HAL_ADCEx_MultiModeConfigChannel>
 80030e4:	2800      	cmp	r0, #0
 80030e6:	f040 820a 	bne.w	80034fe <main+0x636>
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80030ea:	4a51      	ldr	r2, [pc, #324]	; (8003230 <main+0x368>)
 80030ec:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80030f0:	4c50      	ldr	r4, [pc, #320]	; (8003234 <main+0x36c>)
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80030f2:	a916      	add	r1, sp, #88	; 0x58
 80030f4:	4628      	mov	r0, r5
	AnalogWDGConfig.ITMode = ENABLE;
 80030f6:	f88d 7064 	strb.w	r7, [sp, #100]	; 0x64
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80030fa:	9418      	str	r4, [sp, #96]	; 0x60
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80030fc:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
	AnalogWDGConfig.HighThreshold = 4094;
 8003100:	2301      	movs	r3, #1
 8003102:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003106:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 800310a:	f001 fa89 	bl	8004620 <HAL_ADC_AnalogWDGConfig>
 800310e:	4603      	mov	r3, r0
 8003110:	2800      	cmp	r0, #0
 8003112:	f040 81f4 	bne.w	80034fe <main+0x636>
	sConfig.Channel = ADC_CHANNEL_5;
 8003116:	2200      	movs	r2, #0
	sConfig.OffsetSignedSaturation = DISABLE;
 8003118:	f88d 30a9 	strb.w	r3, [sp, #169]	; 0xa9
	sConfig.Channel = ADC_CHANNEL_5;
 800311c:	f240 73ff 	movw	r3, #2047	; 0x7ff
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003120:	a924      	add	r1, sp, #144	; 0x90
 8003122:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_5;
 8003124:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8003128:	a337      	add	r3, pc, #220	; (adr r3, 8003208 <main+0x340>)
 800312a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800312e:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8003132:	2300      	movs	r3, #0
 8003134:	2204      	movs	r2, #4
 8003136:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800313a:	f001 f841 	bl	80041c0 <HAL_ADC_ConfigChannel>
 800313e:	4603      	mov	r3, r0
 8003140:	2800      	cmp	r0, #0
 8003142:	f040 81dc 	bne.w	80034fe <main+0x636>
	hadc2.Instance = ADC2;
 8003146:	4d3c      	ldr	r5, [pc, #240]	; (8003238 <main+0x370>)
 8003148:	4a3c      	ldr	r2, [pc, #240]	; (800323c <main+0x374>)
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800314a:	9010      	str	r0, [sp, #64]	; 0x40
	ADC_ChannelConfTypeDef sConfig = {0};
 800314c:	901c      	str	r0, [sp, #112]	; 0x70
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800314e:	4628      	mov	r0, r5
	hadc2.Init.LowPowerAutoWait = DISABLE;
 8003150:	82ae      	strh	r6, [r5, #20]
	hadc2.Init.NbrOfConversion = 1;
 8003152:	61af      	str	r7, [r5, #24]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003154:	772b      	strb	r3, [r5, #28]
	hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003156:	636b      	str	r3, [r5, #52]	; 0x34
	hadc2.Init.OversamplingMode = DISABLE;
 8003158:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
	hadc2.Instance = ADC2;
 800315c:	602a      	str	r2, [r5, #0]
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800315e:	9315      	str	r3, [sp, #84]	; 0x54
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003160:	e9c5 ab01 	strd	sl, fp, [r5, #4]
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003164:	e9c5 3903 	strd	r3, r9, [r5, #12]
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003168:	e9c5 380b 	strd	r3, r8, [r5, #44]	; 0x2c
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800316c:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8003170:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
	ADC_ChannelConfTypeDef sConfig = {0};
 8003174:	e9cd 331d 	strd	r3, r3, [sp, #116]	; 0x74
 8003178:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
 800317c:	e9cd 3321 	strd	r3, r3, [sp, #132]	; 0x84
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003180:	f001 fd70 	bl	8004c64 <HAL_ADC_Init>
 8003184:	2800      	cmp	r0, #0
 8003186:	f040 81ba 	bne.w	80034fe <main+0x636>
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 800318a:	4a29      	ldr	r2, [pc, #164]	; (8003230 <main+0x368>)
 800318c:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8003190:	a910      	add	r1, sp, #64	; 0x40
 8003192:	4628      	mov	r0, r5
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8003194:	9412      	str	r4, [sp, #72]	; 0x48
	AnalogWDGConfig.ITMode = ENABLE;
 8003196:	f88d 704c 	strb.w	r7, [sp, #76]	; 0x4c
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 800319a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
	AnalogWDGConfig.HighThreshold = 4094;
 800319e:	2301      	movs	r3, #1
 80031a0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80031a4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80031a8:	f001 fa3a 	bl	8004620 <HAL_ADC_AnalogWDGConfig>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2800      	cmp	r0, #0
 80031b0:	f040 81a5 	bne.w	80034fe <main+0x636>
	sConfig.OffsetSignedSaturation = DISABLE;
 80031b4:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
	sConfig.Channel = ADC_CHANNEL_5;
 80031b8:	2200      	movs	r2, #0
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80031ba:	a91c      	add	r1, sp, #112	; 0x70
 80031bc:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_5;
 80031be:	a412      	add	r4, pc, #72	; (adr r4, 8003208 <main+0x340>)
 80031c0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80031c4:	e9cd 341c 	strd	r3, r4, [sp, #112]	; 0x70
 80031c8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80031cc:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 80031d0:	2204      	movs	r2, #4
 80031d2:	2300      	movs	r3, #0
 80031d4:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80031d8:	f000 fff2 	bl	80041c0 <HAL_ADC_ConfigChannel>
 80031dc:	4601      	mov	r1, r0
 80031de:	2800      	cmp	r0, #0
 80031e0:	f040 818d 	bne.w	80034fe <main+0x636>
	DAC_ChannelConfTypeDef sConfig = {0};
 80031e4:	2224      	movs	r2, #36	; 0x24
	hdac1.Instance = DAC1;
 80031e6:	4c16      	ldr	r4, [pc, #88]	; (8003240 <main+0x378>)
	DAC_ChannelConfTypeDef sConfig = {0};
 80031e8:	a836      	add	r0, sp, #216	; 0xd8
 80031ea:	f00a fdf5 	bl	800ddd8 <memset>
	hdac1.Instance = DAC1;
 80031ee:	4b15      	ldr	r3, [pc, #84]	; (8003244 <main+0x37c>)
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80031f0:	4620      	mov	r0, r4
	hdac1.Instance = DAC1;
 80031f2:	6023      	str	r3, [r4, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80031f4:	f001 fff8 	bl	80051e8 <HAL_DAC_Init>
 80031f8:	4602      	mov	r2, r0
 80031fa:	2800      	cmp	r0, #0
 80031fc:	f040 817f 	bne.w	80034fe <main+0x636>
 8003200:	e022      	b.n	8003248 <main+0x380>
 8003202:	bf00      	nop
 8003204:	f3af 8000 	nop.w
 8003208:	14f00020 	.word	0x14f00020
 800320c:	00000006 	.word	0x00000006
 8003210:	e000ed00 	.word	0xe000ed00
 8003214:	58024400 	.word	0x58024400
 8003218:	58020c00 	.word	0x58020c00
 800321c:	24007ae4 	.word	0x24007ae4
 8003220:	58020000 	.word	0x58020000
 8003224:	58020800 	.word	0x58020800
 8003228:	11110000 	.word	0x11110000
 800322c:	40022000 	.word	0x40022000
 8003230:	7dc00000 	.word	0x7dc00000
 8003234:	14f00020 	.word	0x14f00020
 8003238:	24003084 	.word	0x24003084
 800323c:	40022100 	.word	0x40022100
 8003240:	24002fe0 	.word	0x24002fe0
 8003244:	40007400 	.word	0x40007400
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003248:	2000      	movs	r0, #0
 800324a:	2116      	movs	r1, #22
 800324c:	2600      	movs	r6, #0
 800324e:	2701      	movs	r7, #1
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003250:	923a      	str	r2, [sp, #232]	; 0xe8
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003252:	e9cd 0136 	strd	r0, r1, [sp, #216]	; 0xd8
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003256:	a936      	add	r1, sp, #216	; 0xd8
 8003258:	4620      	mov	r0, r4
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800325a:	e9cd 6738 	strd	r6, r7, [sp, #224]	; 0xe0
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800325e:	f002 f8ff 	bl	8005460 <HAL_DAC_ConfigChannel>
 8003262:	4603      	mov	r3, r0
 8003264:	2800      	cmp	r0, #0
 8003266:	f040 814a 	bne.w	80034fe <main+0x636>
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800326a:	a936      	add	r1, sp, #216	; 0xd8
 800326c:	4620      	mov	r0, r4
 800326e:	2210      	movs	r2, #16
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003270:	9337      	str	r3, [sp, #220]	; 0xdc
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003272:	f002 f8f5 	bl	8005460 <HAL_DAC_ConfigChannel>
 8003276:	2800      	cmp	r0, #0
 8003278:	f040 8141 	bne.w	80034fe <main+0x636>
	hlptim2.Instance = LPTIM2;
 800327c:	48b3      	ldr	r0, [pc, #716]	; (800354c <main+0x684>)
	hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800327e:	2300      	movs	r3, #0
	hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8003280:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
	hlptim2.Instance = LPTIM2;
 8003284:	49b2      	ldr	r1, [pc, #712]	; (8003550 <main+0x688>)
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8003286:	f64f 76ff 	movw	r6, #65535	; 0xffff
	hlptim2.Instance = LPTIM2;
 800328a:	6001      	str	r1, [r0, #0]
	hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800328c:	6282      	str	r2, [r0, #40]	; 0x28
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800328e:	6146      	str	r6, [r0, #20]
	hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8003290:	e9c0 3301 	strd	r3, r3, [r0, #4]
	hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8003294:	e9c0 3303 	strd	r3, r3, [r0, #12]
	hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8003298:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800329c:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
	if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80032a0:	f003 fd98 	bl	8006dd4 <HAL_LPTIM_Init>
 80032a4:	4605      	mov	r5, r0
 80032a6:	2800      	cmp	r0, #0
 80032a8:	f040 8129 	bne.w	80034fe <main+0x636>
	huart3.Instance = USART3;
 80032ac:	4ca9      	ldr	r4, [pc, #676]	; (8003554 <main+0x68c>)
	MX_TIM6_Init();
 80032ae:	f7ff fde3 	bl	8002e78 <MX_TIM6_Init_Custom_Rate>
	huart3.Instance = USART3;
 80032b2:	49a9      	ldr	r1, [pc, #676]	; (8003558 <main+0x690>)
	huart3.Init.BaudRate = 115200;
 80032b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
	huart3.Init.Mode = UART_MODE_TX_RX;
 80032b8:	230c      	movs	r3, #12
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80032ba:	4620      	mov	r0, r4
	huart3.Init.Parity = UART_PARITY_NONE;
 80032bc:	6125      	str	r5, [r4, #16]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032be:	62a5      	str	r5, [r4, #40]	; 0x28
	huart3.Init.Mode = UART_MODE_TX_RX;
 80032c0:	6163      	str	r3, [r4, #20]
	huart3.Init.BaudRate = 115200;
 80032c2:	e9c4 1200 	strd	r1, r2, [r4]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80032c6:	e9c4 5502 	strd	r5, r5, [r4, #8]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80032ca:	e9c4 5506 	strd	r5, r5, [r4, #24]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80032ce:	e9c4 5508 	strd	r5, r5, [r4, #32]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80032d2:	f007 f981 	bl	800a5d8 <HAL_UART_Init>
 80032d6:	4601      	mov	r1, r0
 80032d8:	2800      	cmp	r0, #0
 80032da:	f040 8110 	bne.w	80034fe <main+0x636>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032de:	4620      	mov	r0, r4
 80032e0:	f007 fc7e 	bl	800abe0 <HAL_UARTEx_SetTxFifoThreshold>
 80032e4:	4601      	mov	r1, r0
 80032e6:	2800      	cmp	r0, #0
 80032e8:	f040 8109 	bne.w	80034fe <main+0x636>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032ec:	4620      	mov	r0, r4
 80032ee:	f007 fcb5 	bl	800ac5c <HAL_UARTEx_SetRxFifoThreshold>
 80032f2:	2800      	cmp	r0, #0
 80032f4:	f040 8103 	bne.w	80034fe <main+0x636>
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80032f8:	4620      	mov	r0, r4
 80032fa:	f007 fc53 	bl	800aba4 <HAL_UARTEx_DisableFifoMode>
 80032fe:	4604      	mov	r4, r0
 8003300:	2800      	cmp	r0, #0
 8003302:	f040 80fc 	bne.w	80034fe <main+0x636>
	htim4.Instance = TIM4;
 8003306:	4d95      	ldr	r5, [pc, #596]	; (800355c <main+0x694>)
	MX_USB_DEVICE_Init();
 8003308:	f009 f90a 	bl	800c520 <MX_USB_DEVICE_Init>
	htim4.Instance = TIM4;
 800330c:	4994      	ldr	r1, [pc, #592]	; (8003560 <main+0x698>)
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800330e:	2300      	movs	r3, #0
 8003310:	2201      	movs	r2, #1
	htim4.Init.Period = 65535;
 8003312:	60ee      	str	r6, [r5, #12]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003314:	2700      	movs	r7, #0
 8003316:	2600      	movs	r6, #0
	htim4.Instance = TIM4;
 8003318:	6029      	str	r1, [r5, #0]
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800331a:	4628      	mov	r0, r5
 800331c:	a92c      	add	r1, sp, #176	; 0xb0
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800331e:	940d      	str	r4, [sp, #52]	; 0x34
	sConfig.IC2Filter = 0;
 8003320:	9434      	str	r4, [sp, #208]	; 0xd0
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003322:	612c      	str	r4, [r5, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003324:	61ac      	str	r4, [r5, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003326:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
 800332a:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
 800332e:	e9cd 2332 	strd	r2, r3, [sp, #200]	; 0xc8
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003332:	e9c5 4401 	strd	r4, r4, [r5, #4]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003336:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800333a:	e9cd 6730 	strd	r6, r7, [sp, #192]	; 0xc0
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800333e:	f006 fcbf 	bl	8009cc0 <HAL_TIM_Encoder_Init>
 8003342:	4603      	mov	r3, r0
 8003344:	2800      	cmp	r0, #0
 8003346:	f040 80da 	bne.w	80034fe <main+0x636>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800334a:	a90d      	add	r1, sp, #52	; 0x34
 800334c:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800334e:	930d      	str	r3, [sp, #52]	; 0x34
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003350:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003352:	f006 feb7 	bl	800a0c4 <HAL_TIMEx_MasterConfigSynchronization>
 8003356:	2800      	cmp	r0, #0
 8003358:	f040 80d1 	bne.w	80034fe <main+0x636>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800335c:	4981      	ldr	r1, [pc, #516]	; (8003564 <main+0x69c>)
 800335e:	694b      	ldr	r3, [r1, #20]
 8003360:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8003364:	d124      	bne.n	80033b0 <main+0x4e8>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8003366:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800336a:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800336e:	f8d1 5080 	ldr.w	r5, [r1, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003372:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003376:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800337a:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 800337e:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003380:	ea04 0006 	and.w	r0, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003384:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003386:	ea40 7283 	orr.w	r2, r0, r3, lsl #30
      } while (ways-- != 0U);
 800338a:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800338c:	f8c1 2260 	str.w	r2, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8003390:	1c5a      	adds	r2, r3, #1
 8003392:	d1f8      	bne.n	8003386 <main+0x4be>
    } while(sets-- != 0U);
 8003394:	3c20      	subs	r4, #32
 8003396:	f114 0f20 	cmn.w	r4, #32
 800339a:	d1f1      	bne.n	8003380 <main+0x4b8>
 800339c:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80033a0:	694b      	ldr	r3, [r1, #20]
 80033a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033a6:	614b      	str	r3, [r1, #20]
 80033a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80033ac:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 80033b0:	f7ff fd62 	bl	8002e78 <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80033b4:	2100      	movs	r1, #0
 80033b6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80033ba:	486b      	ldr	r0, [pc, #428]	; (8003568 <main+0x6a0>)
 80033bc:	f001 fd5e 	bl	8004e7c <HAL_ADCEx_Calibration_Start>
 80033c0:	4601      	mov	r1, r0
 80033c2:	2800      	cmp	r0, #0
 80033c4:	f040 809b 	bne.w	80034fe <main+0x636>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80033c8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80033cc:	4867      	ldr	r0, [pc, #412]	; (800356c <main+0x6a4>)
 80033ce:	f001 fd55 	bl	8004e7c <HAL_ADCEx_Calibration_Start>
 80033d2:	4604      	mov	r4, r0
 80033d4:	2800      	cmp	r0, #0
 80033d6:	f040 8092 	bne.w	80034fe <main+0x636>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 80033da:	4601      	mov	r1, r0
 80033dc:	485f      	ldr	r0, [pc, #380]	; (800355c <main+0x694>)
 80033de:	f006 fd55 	bl	8009e8c <HAL_TIM_Encoder_Start>
	volume= 0.1;
 80033e2:	f8df 922c 	ldr.w	r9, [pc, #556]	; 8003610 <main+0x748>
 80033e6:	4b62      	ldr	r3, [pc, #392]	; (8003570 <main+0x6a8>)
	SetFstep(2);
 80033e8:	2002      	movs	r0, #2
	AMindex  = LSBindex = 1;
 80033ea:	2501      	movs	r5, #1
 80033ec:	4e61      	ldr	r6, [pc, #388]	; (8003574 <main+0x6ac>)
	volume= 0.1;
 80033ee:	f8c3 9000 	str.w	r9, [r3]
	SetFstep(2);
 80033f2:	f7fd fce5 	bl	8000dc0 <SetFstep>
	AMindex  = LSBindex = 1;
 80033f6:	4b60      	ldr	r3, [pc, #384]	; (8003578 <main+0x6b0>)
	bw[AM]   = bw[LSB]  = Wide;
 80033f8:	f04f 3001 	mov.w	r0, #16843009	; 0x1010101
	AMindex  = LSBindex = 1;
 80033fc:	8035      	strh	r5, [r6, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80033fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
	AMindex  = LSBindex = 1;
 8003402:	801d      	strh	r5, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8003404:	462a      	mov	r2, r5
	USBindex = CWindex  = 1;
 8003406:	4b5d      	ldr	r3, [pc, #372]	; (800357c <main+0x6b4>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8003408:	460f      	mov	r7, r1
	USBindex = CWindex  = 1;
 800340a:	4e5d      	ldr	r6, [pc, #372]	; (8003580 <main+0x6b8>)
 800340c:	801d      	strh	r5, [r3, #0]
 800340e:	8035      	strh	r5, [r6, #0]
	cwpitch = CWPITCH;
 8003410:	4b5c      	ldr	r3, [pc, #368]	; (8003584 <main+0x6bc>)
 8003412:	4e5d      	ldr	r6, [pc, #372]	; (8003588 <main+0x6c0>)
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8003414:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8003614 <main+0x74c>
	cwpitch = CWPITCH;
 8003418:	601e      	str	r6, [r3, #0]
	os_time = 0;
 800341a:	4e5c      	ldr	r6, [pc, #368]	; (800358c <main+0x6c4>)
	meanavg = 0.f;
 800341c:	4b5c      	ldr	r3, [pc, #368]	; (8003590 <main+0x6c8>)
	os_time = 0;
 800341e:	6034      	str	r4, [r6, #0]
	meanavg = 0.f;
 8003420:	2600      	movs	r6, #0
 8003422:	601e      	str	r6, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8003424:	4b5b      	ldr	r3, [pc, #364]	; (8003594 <main+0x6cc>)
 8003426:	4e5c      	ldr	r6, [pc, #368]	; (8003598 <main+0x6d0>)
 8003428:	601e      	str	r6, [r3, #0]
	Muted   = false;
 800342a:	4e5c      	ldr	r6, [pc, #368]	; (800359c <main+0x6d4>)
	bw[AM]   = bw[LSB]  = Wide;
 800342c:	4b5c      	ldr	r3, [pc, #368]	; (80035a0 <main+0x6d8>)
	Muted   = false;
 800342e:	7034      	strb	r4, [r6, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8003430:	6018      	str	r0, [r3, #0]
	agc[AM]  = agc[LSB] = Slow;
 8003432:	4e5c      	ldr	r6, [pc, #368]	; (80035a4 <main+0x6dc>)
 8003434:	485c      	ldr	r0, [pc, #368]	; (80035a8 <main+0x6e0>)
	AGC_decay[Fast] = 0.9995f;
 8003436:	4b5d      	ldr	r3, [pc, #372]	; (80035ac <main+0x6e4>)
	agc[AM]  = agc[LSB] = Slow;
 8003438:	6006      	str	r6, [r0, #0]
	AGC_decay[Fast] = 0.9995f;
 800343a:	4e5d      	ldr	r6, [pc, #372]	; (80035b0 <main+0x6e8>)
	AGC_decay[Slow] = 0.99995f;
 800343c:	485d      	ldr	r0, [pc, #372]	; (80035b4 <main+0x6ec>)
	AGC_decay[Fast] = 0.9995f;
 800343e:	601e      	str	r6, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8003440:	6058      	str	r0, [r3, #4]
	Hangcount[Fast] = 2;
 8003442:	4e5d      	ldr	r6, [pc, #372]	; (80035b8 <main+0x6f0>)
 8003444:	4b5d      	ldr	r3, [pc, #372]	; (80035bc <main+0x6f4>)
	AgcThreshold    = 1.92e-4f;
 8003446:	485e      	ldr	r0, [pc, #376]	; (80035c0 <main+0x6f8>)
	Hangcount[Fast] = 2;
 8003448:	601e      	str	r6, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 800344a:	4e5e      	ldr	r6, [pc, #376]	; (80035c4 <main+0x6fc>)
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 800344c:	4b5e      	ldr	r3, [pc, #376]	; (80035c8 <main+0x700>)
	AgcThreshold    = 1.92e-4f;
 800344e:	6006      	str	r6, [r0, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8003450:	485e      	ldr	r0, [pc, #376]	; (80035cc <main+0x704>)
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8003452:	f8c8 3000 	str.w	r3, [r8]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8003456:	f003 fcab 	bl	8006db0 <HAL_GPIO_WritePin>
		TXCarrierEnabled = 0;
 800345a:	4b5d      	ldr	r3, [pc, #372]	; (80035d0 <main+0x708>)
	TXSwitch(0);
 800345c:	4620      	mov	r0, r4
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 800345e:	4e5d      	ldr	r6, [pc, #372]	; (80035d4 <main+0x70c>)
		TXCarrierEnabled = 0;
 8003460:	701c      	strb	r4, [r3, #0]
	TXSwitch(0);
 8003462:	f7ff fbc5 	bl	8002bf0 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 8003466:	4b5c      	ldr	r3, [pc, #368]	; (80035d8 <main+0x710>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8003468:	221a      	movs	r2, #26
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800346a:	485c      	ldr	r0, [pc, #368]	; (80035dc <main+0x714>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 800346c:	9203      	str	r2, [sp, #12]
	__HAL_RCC_PLL2_DISABLE();
 800346e:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003470:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80035e0 <main+0x718>
	__HAL_RCC_PLL2_DISABLE();
 8003474:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003478:	edd8 7a00 	vldr	s15, [r8]
	CWThreshold = 0.1;
 800347c:	4959      	ldr	r1, [pc, #356]	; (80035e4 <main+0x71c>)
	__HAL_RCC_PLL2_DISABLE();
 800347e:	601a      	str	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003480:	ee67 7a87 	vmul.f32	s15, s15, s14
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003484:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003486:	4c58      	ldr	r4, [pc, #352]	; (80035e8 <main+0x720>)
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003488:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 800348c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003490:	629a      	str	r2, [r3, #40]	; 0x28
 8003492:	9a03      	ldr	r2, [sp, #12]
 8003494:	3a01      	subs	r2, #1
 8003496:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800349a:	4310      	orrs	r0, r2
 800349c:	6398      	str	r0, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80034a4:	601a      	str	r2, [r3, #0]
	CWThreshold = 0.1;
 80034a6:	f8c1 9000 	str.w	r9, [r1]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80034aa:	edc4 7a00 	vstr	s15, [r4]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 80034ae:	f7fe fd25 	bl	8001efc <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80034b2:	4b4e      	ldr	r3, [pc, #312]	; (80035ec <main+0x724>)
 80034b4:	2204      	movs	r2, #4
 80034b6:	2140      	movs	r1, #64	; 0x40
 80034b8:	484d      	ldr	r0, [pc, #308]	; (80035f0 <main+0x728>)
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	9701      	str	r7, [sp, #4]
 80034be:	4b4d      	ldr	r3, [pc, #308]	; (80035f4 <main+0x72c>)
 80034c0:	f009 feee 	bl	800d2a0 <arm_fir_decimate_init_f32>
 80034c4:	7030      	strb	r0, [r6, #0]
	while(arc != ARM_MATH_SUCCESS)
 80034c6:	b100      	cbz	r0, 80034ca <main+0x602>
 80034c8:	e7fe      	b.n	80034c8 <main+0x600>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 80034ca:	4b4b      	ldr	r3, [pc, #300]	; (80035f8 <main+0x730>)
 80034cc:	2204      	movs	r2, #4
 80034ce:	2140      	movs	r1, #64	; 0x40
 80034d0:	484a      	ldr	r0, [pc, #296]	; (80035fc <main+0x734>)
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	9701      	str	r7, [sp, #4]
 80034d6:	4b47      	ldr	r3, [pc, #284]	; (80035f4 <main+0x72c>)
 80034d8:	f009 fee2 	bl	800d2a0 <arm_fir_decimate_init_f32>
 80034dc:	7030      	strb	r0, [r6, #0]
	while(arc != ARM_MATH_SUCCESS)
 80034de:	b980      	cbnz	r0, 8003502 <main+0x63a>
	Load_Presets();
 80034e0:	f7fd fa9a 	bl	8000a18 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 80034e4:	4628      	mov	r0, r5
 80034e6:	f7fd fb79 	bl	8000bdc <Tune_Preset>
	DisplayStatus();    // Display status, it would not be shown until a user input was given
 80034ea:	f7ff f803 	bl	80024f4 <DisplayStatus>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 80034ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034f2:	4943      	ldr	r1, [pc, #268]	; (8003600 <main+0x738>)
 80034f4:	481c      	ldr	r0, [pc, #112]	; (8003568 <main+0x6a0>)
 80034f6:	f001 fd13 	bl	8004f20 <HAL_ADCEx_MultiModeStart_DMA>
 80034fa:	4604      	mov	r4, r0
 80034fc:	b110      	cbz	r0, 8003504 <main+0x63c>
		Error_Handler();
 80034fe:	f7ff fbe7 	bl	8002cd0 <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 8003502:	e7fe      	b.n	8003502 <main+0x63a>
	HAL_TIM_Base_Start(&htim6);
 8003504:	483f      	ldr	r0, [pc, #252]	; (8003604 <main+0x73c>)
 8003506:	f006 fb89 	bl	8009c1c <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800350a:	4621      	mov	r1, r4
 800350c:	483e      	ldr	r0, [pc, #248]	; (8003608 <main+0x740>)
 800350e:	f001 fe81 	bl	8005214 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8003512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003516:	4a3d      	ldr	r2, [pc, #244]	; (800360c <main+0x744>)
 8003518:	4621      	mov	r1, r4
 800351a:	483b      	ldr	r0, [pc, #236]	; (8003608 <main+0x740>)
 800351c:	9400      	str	r4, [sp, #0]
 800351e:	f001 fea5 	bl	800526c <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8003522:	4620      	mov	r0, r4
 8003524:	f000 fc98 	bl	8003e58 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8003528:	2110      	movs	r1, #16
 800352a:	4837      	ldr	r0, [pc, #220]	; (8003608 <main+0x740>)
 800352c:	f001 fe72 	bl	8005214 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 4095);
 8003530:	4622      	mov	r2, r4
 8003532:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003536:	2110      	movs	r1, #16
 8003538:	4833      	ldr	r0, [pc, #204]	; (8003608 <main+0x740>)
 800353a:	f001 ff27 	bl	800538c <HAL_DAC_SetValue>
		UserInput();
 800353e:	f7ff f94b 	bl	80027d8 <UserInput>
		HAL_Delay(100);
 8003542:	2064      	movs	r0, #100	; 0x64
 8003544:	f000 fc70 	bl	8003e28 <HAL_Delay>
		if (ubADCDualConversionComplete == RESET)
 8003548:	e7f9      	b.n	800353e <main+0x676>
 800354a:	bf00      	nop
 800354c:	24007b54 	.word	0x24007b54
 8003550:	58002400 	.word	0x58002400
 8003554:	24002ff4 	.word	0x24002ff4
 8003558:	40004800 	.word	0x40004800
 800355c:	24002f94 	.word	0x24002f94
 8003560:	40000800 	.word	0x40000800
 8003564:	e000ed00 	.word	0xe000ed00
 8003568:	24007ae4 	.word	0x24007ae4
 800356c:	24003084 	.word	0x24003084
 8003570:	24004918 	.word	0x24004918
 8003574:	2400db26 	.word	0x2400db26
 8003578:	2400db24 	.word	0x2400db24
 800357c:	24008ddc 	.word	0x24008ddc
 8003580:	240083a4 	.word	0x240083a4
 8003584:	24009dec 	.word	0x24009dec
 8003588:	44228000 	.word	0x44228000
 800358c:	24009df8 	.word	0x24009df8
 8003590:	2400bef8 	.word	0x2400bef8
 8003594:	24008dd8 	.word	0x24008dd8
 8003598:	3f7cac08 	.word	0x3f7cac08
 800359c:	24007ae1 	.word	0x24007ae1
 80035a0:	24008de0 	.word	0x24008de0
 80035a4:	00010101 	.word	0x00010101
 80035a8:	24007b48 	.word	0x24007b48
 80035ac:	2400c708 	.word	0x2400c708
 80035b0:	3f7fdf3b 	.word	0x3f7fdf3b
 80035b4:	3f7ffcb9 	.word	0x3f7ffcb9
 80035b8:	001e0002 	.word	0x001e0002
 80035bc:	24009df0 	.word	0x24009df0
 80035c0:	24009de8 	.word	0x24009de8
 80035c4:	3949539c 	.word	0x3949539c
 80035c8:	4b0f0d18 	.word	0x4b0f0d18
 80035cc:	58020c00 	.word	0x58020c00
 80035d0:	24007ae0 	.word	0x24007ae0
 80035d4:	2400bf00 	.word	0x2400bf00
 80035d8:	58024400 	.word	0x58024400
 80035dc:	01012e00 	.word	0x01012e00
 80035e0:	3b800000 	.word	0x3b800000
 80035e4:	24008398 	.word	0x24008398
 80035e8:	240083a0 	.word	0x240083a0
 80035ec:	240051d4 	.word	0x240051d4
 80035f0:	24000b64 	.word	0x24000b64
 80035f4:	2400017c 	.word	0x2400017c
 80035f8:	24009dfc 	.word	0x24009dfc
 80035fc:	24008c24 	.word	0x24008c24
 8003600:	2400cf20 	.word	0x2400cf20
 8003604:	24008d84 	.word	0x24008d84
 8003608:	24002fe0 	.word	0x24002fe0
 800360c:	240072e0 	.word	0x240072e0
 8003610:	3dcccccd 	.word	0x3dcccccd
 8003614:	240049c4 	.word	0x240049c4

08003618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003618:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800361a:	4c14      	ldr	r4, [pc, #80]	; (800366c <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800361c:	2102      	movs	r1, #2
{
 800361e:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003620:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003622:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003626:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800362a:	430b      	orrs	r3, r1
 800362c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8003630:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8003634:	400b      	ands	r3, r1
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800363a:	f001 fd75 	bl	8005128 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 800363e:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8003642:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8003644:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003648:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 800364c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8003650:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003654:	9301      	str	r3, [sp, #4]
 8003656:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8003658:	f000 fbfe 	bl	8003e58 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800365c:	f000 fc10 	bl	8003e80 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8003660:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003662:	b002      	add	sp, #8
 8003664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8003668:	f000 bc00 	b.w	8003e6c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 800366c:	58024400 	.word	0x58024400

08003670 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8003670:	4951      	ldr	r1, [pc, #324]	; (80037b8 <HAL_ADC_MspInit+0x148>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003672:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8003674:	6802      	ldr	r2, [r0, #0]
{
 8003676:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hadc->Instance==ADC1)
 800367a:	428a      	cmp	r2, r1
{
 800367c:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800367e:	9305      	str	r3, [sp, #20]
 8003680:	9304      	str	r3, [sp, #16]
 8003682:	9308      	str	r3, [sp, #32]
 8003684:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if(hadc->Instance==ADC1)
 8003688:	d02d      	beq.n	80036e6 <HAL_ADC_MspInit+0x76>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800368a:	4b4c      	ldr	r3, [pc, #304]	; (80037bc <HAL_ADC_MspInit+0x14c>)
 800368c:	429a      	cmp	r2, r3
 800368e:	d002      	beq.n	8003696 <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003690:	b00b      	add	sp, #44	; 0x2c
 8003692:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003696:	4a4a      	ldr	r2, [pc, #296]	; (80037c0 <HAL_ADC_MspInit+0x150>)
 8003698:	6813      	ldr	r3, [r2, #0]
 800369a:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800369c:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800369e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80036a0:	d079      	beq.n	8003796 <HAL_ADC_MspInit+0x126>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036a2:	4b48      	ldr	r3, [pc, #288]	; (80037c4 <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a4:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80036a6:	2602      	movs	r6, #2
 80036a8:	2703      	movs	r7, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036aa:	f8d3 40e0 	ldr.w	r4, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036ae:	a904      	add	r1, sp, #16
 80036b0:	4845      	ldr	r0, [pc, #276]	; (80037c8 <HAL_ADC_MspInit+0x158>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036b2:	f044 0402 	orr.w	r4, r4, #2
 80036b6:	f8c3 40e0 	str.w	r4, [r3, #224]	; 0xe0
 80036ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036be:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	9303      	str	r3, [sp, #12]
 80036c6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80036c8:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036cc:	f003 fa4c 	bl	8006b68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80036d0:	462a      	mov	r2, r5
 80036d2:	4629      	mov	r1, r5
 80036d4:	2012      	movs	r0, #18
 80036d6:	f001 fd27 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80036da:	2012      	movs	r0, #18
 80036dc:	f001 fd5e 	bl	800519c <HAL_NVIC_EnableIRQ>
}
 80036e0:	b00b      	add	sp, #44	; 0x2c
 80036e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80036e6:	4a36      	ldr	r2, [pc, #216]	; (80037c0 <HAL_ADC_MspInit+0x150>)
 80036e8:	4604      	mov	r4, r0
 80036ea:	6813      	ldr	r3, [r2, #0]
 80036ec:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80036ee:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80036f0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80036f2:	d042      	beq.n	800377a <HAL_ADC_MspInit+0x10a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036f4:	4b33      	ldr	r3, [pc, #204]	; (80037c4 <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80036f8:	f04f 0802 	mov.w	r8, #2
 80036fc:	f04f 0903 	mov.w	r9, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003700:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003704:	a904      	add	r1, sp, #16
 8003706:	4830      	ldr	r0, [pc, #192]	; (80037c8 <HAL_ADC_MspInit+0x158>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003708:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800370c:	f042 0202 	orr.w	r2, r2, #2
    hdma_adc1.Instance = DMA1_Stream0;
 8003710:	4d2e      	ldr	r5, [pc, #184]	; (80037cc <HAL_ADC_MspInit+0x15c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003712:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371a:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	9301      	str	r3, [sp, #4]
 8003722:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003724:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003728:	f003 fa1e 	bl	8006b68 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 800372c:	4b28      	ldr	r3, [pc, #160]	; (80037d0 <HAL_ADC_MspInit+0x160>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800372e:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003732:	f04f 0c09 	mov.w	ip, #9
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003736:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800373a:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Stream0;
 800373e:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003740:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003744:	6128      	str	r0, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003746:	4628      	mov	r0, r5
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003748:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800374a:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800374c:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800374e:	f8c5 c004 	str.w	ip, [r5, #4]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003752:	e9c5 7105 	strd	r7, r1, [r5, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003756:	e9c5 2307 	strd	r2, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800375a:	f002 f835 	bl	80057c8 <HAL_DMA_Init>
 800375e:	bb40      	cbnz	r0, 80037b2 <HAL_ADC_MspInit+0x142>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003760:	2200      	movs	r2, #0
 8003762:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003764:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003766:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003768:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800376a:	f001 fcdd 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800376e:	2012      	movs	r0, #18
 8003770:	f001 fd14 	bl	800519c <HAL_NVIC_EnableIRQ>
}
 8003774:	b00b      	add	sp, #44	; 0x2c
 8003776:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 800377a:	4b12      	ldr	r3, [pc, #72]	; (80037c4 <HAL_ADC_MspInit+0x154>)
 800377c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003780:	f042 0220 	orr.w	r2, r2, #32
 8003784:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8003788:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	9b00      	ldr	r3, [sp, #0]
 8003794:	e7ae      	b.n	80036f4 <HAL_ADC_MspInit+0x84>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003796:	4b0b      	ldr	r3, [pc, #44]	; (80037c4 <HAL_ADC_MspInit+0x154>)
 8003798:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800379c:	f042 0220 	orr.w	r2, r2, #32
 80037a0:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80037a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80037a8:	f003 0320 	and.w	r3, r3, #32
 80037ac:	9302      	str	r3, [sp, #8]
 80037ae:	9b02      	ldr	r3, [sp, #8]
 80037b0:	e777      	b.n	80036a2 <HAL_ADC_MspInit+0x32>
      Error_Handler();
 80037b2:	f7ff fa8d 	bl	8002cd0 <Error_Handler>
 80037b6:	e7d3      	b.n	8003760 <HAL_ADC_MspInit+0xf0>
 80037b8:	40022000 	.word	0x40022000
 80037bc:	40022100 	.word	0x40022100
 80037c0:	24000714 	.word	0x24000714
 80037c4:	58024400 	.word	0x58024400
 80037c8:	58020400 	.word	0x58020400
 80037cc:	24008ba8 	.word	0x24008ba8
 80037d0:	40020010 	.word	0x40020010

080037d4 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 80037d4:	4b30      	ldr	r3, [pc, #192]	; (8003898 <HAL_DAC_MspInit+0xc4>)
 80037d6:	6802      	ldr	r2, [r0, #0]
{
 80037d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hdac->Instance==DAC1)
 80037dc:	429a      	cmp	r2, r3
{
 80037de:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e0:	f04f 0400 	mov.w	r4, #0
 80037e4:	9403      	str	r4, [sp, #12]
 80037e6:	9402      	str	r4, [sp, #8]
 80037e8:	9406      	str	r4, [sp, #24]
 80037ea:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hdac->Instance==DAC1)
 80037ee:	d002      	beq.n	80037f6 <HAL_DAC_MspInit+0x22>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80037f0:	b009      	add	sp, #36	; 0x24
 80037f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 80037f6:	4b29      	ldr	r3, [pc, #164]	; (800389c <HAL_DAC_MspInit+0xc8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80037f8:	f04f 0830 	mov.w	r8, #48	; 0x30
 80037fc:	f04f 0903 	mov.w	r9, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003800:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003802:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003806:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003808:	4825      	ldr	r0, [pc, #148]	; (80038a0 <HAL_DAC_MspInit+0xcc>)
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800380a:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC12_CLK_ENABLE();
 800380e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003812:	4e24      	ldr	r6, [pc, #144]	; (80038a4 <HAL_DAC_MspInit+0xd0>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003814:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003818:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800381c:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003820:	9200      	str	r2, [sp, #0]
 8003822:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003824:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003828:	f042 0201 	orr.w	r2, r2, #1
 800382c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003834:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	9301      	str	r3, [sp, #4]
 800383c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800383e:	e9cd 8902 	strd	r8, r9, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003842:	f003 f991 	bl	8006b68 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003846:	4b18      	ldr	r3, [pc, #96]	; (80038a8 <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003848:	2040      	movs	r0, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800384a:	f04f 0c43 	mov.w	ip, #67	; 0x43
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800384e:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003852:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003856:	6033      	str	r3, [r6, #0]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003858:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800385c:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800385e:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003860:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003862:	e9c6 c001 	strd	ip, r0, [r6, #4]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003866:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003868:	e9c6 7104 	strd	r7, r1, [r6, #16]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800386c:	e9c6 2306 	strd	r2, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003870:	f001 ffaa 	bl	80057c8 <HAL_DMA_Init>
 8003874:	b960      	cbnz	r0, 8003890 <HAL_DAC_MspInit+0xbc>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003876:	2200      	movs	r2, #0
 8003878:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800387a:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800387c:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800387e:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003880:	f001 fc52 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003884:	2036      	movs	r0, #54	; 0x36
 8003886:	f001 fc89 	bl	800519c <HAL_NVIC_EnableIRQ>
}
 800388a:	b009      	add	sp, #36	; 0x24
 800388c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 8003890:	f7ff fa1e 	bl	8002cd0 <Error_Handler>
 8003894:	e7ef      	b.n	8003876 <HAL_DAC_MspInit+0xa2>
 8003896:	bf00      	nop
 8003898:	40007400 	.word	0x40007400
 800389c:	58024400 	.word	0x58024400
 80038a0:	58020000 	.word	0x58020000
 80038a4:	24004920 	.word	0x24004920
 80038a8:	40020028 	.word	0x40020028

080038ac <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 80038ac:	4a1b      	ldr	r2, [pc, #108]	; (800391c <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ae:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 80038b0:	6801      	ldr	r1, [r0, #0]
{
 80038b2:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hlptim->Instance==LPTIM2)
 80038b4:	4291      	cmp	r1, r2
{
 80038b6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80038bc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80038c0:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 80038c2:	d001      	beq.n	80038c8 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 80038c4:	b009      	add	sp, #36	; 0x24
 80038c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80038c8:	4b15      	ldr	r3, [pc, #84]	; (8003920 <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80038ca:	2603      	movs	r6, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80038d0:	2502      	movs	r5, #2
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80038d2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038d6:	a902      	add	r1, sp, #8
 80038d8:	4812      	ldr	r0, [pc, #72]	; (8003924 <HAL_LPTIM_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038da:	2700      	movs	r7, #0
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80038dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038e0:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80038e4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80038e8:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80038ec:	9200      	str	r2, [sp, #0]
 80038ee:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038f0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80038f4:	f042 0202 	orr.w	r2, r2, #2
 80038f8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80038fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003900:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003902:	2600      	movs	r6, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	9301      	str	r3, [sp, #4]
 800390a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800390c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003910:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003914:	f003 f928 	bl	8006b68 <HAL_GPIO_Init>
}
 8003918:	b009      	add	sp, #36	; 0x24
 800391a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800391c:	58002400 	.word	0x58002400
 8003920:	58024400 	.word	0x58024400
 8003924:	58020400 	.word	0x58020400

08003928 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8003928:	4a1b      	ldr	r2, [pc, #108]	; (8003998 <HAL_TIM_Encoder_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800392a:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 800392c:	6801      	ldr	r1, [r0, #0]
{
 800392e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(htim_encoder->Instance==TIM4)
 8003930:	4291      	cmp	r1, r2
{
 8003932:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003934:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003938:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800393c:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 800393e:	d001      	beq.n	8003944 <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003940:	b009      	add	sp, #36	; 0x24
 8003942:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003944:	4b15      	ldr	r3, [pc, #84]	; (800399c <HAL_TIM_Encoder_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003946:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003948:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800394c:	2502      	movs	r5, #2
    __HAL_RCC_TIM4_CLK_ENABLE();
 800394e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003952:	a902      	add	r1, sp, #8
 8003954:	4812      	ldr	r0, [pc, #72]	; (80039a0 <HAL_TIM_Encoder_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003956:	2700      	movs	r7, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003958:	f042 0204 	orr.w	r2, r2, #4
 800395c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003960:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003964:	f002 0204 	and.w	r2, r2, #4
 8003968:	9200      	str	r2, [sp, #0]
 800396a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800396c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003970:	f042 0208 	orr.w	r2, r2, #8
 8003974:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003978:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800397c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800397e:	2601      	movs	r6, #1
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003980:	f003 0308 	and.w	r3, r3, #8
 8003984:	9301      	str	r3, [sp, #4]
 8003986:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003988:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800398c:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003990:	f003 f8ea 	bl	8006b68 <HAL_GPIO_Init>
}
 8003994:	b009      	add	sp, #36	; 0x24
 8003996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003998:	40000800 	.word	0x40000800
 800399c:	58024400 	.word	0x58024400
 80039a0:	58020c00 	.word	0x58020c00

080039a4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 80039a4:	4b0f      	ldr	r3, [pc, #60]	; (80039e4 <HAL_TIM_Base_MspInit+0x40>)
 80039a6:	6802      	ldr	r2, [r0, #0]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d000      	beq.n	80039ae <HAL_TIM_Base_MspInit+0xa>
 80039ac:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80039ae:	4b0e      	ldr	r3, [pc, #56]	; (80039e8 <HAL_TIM_Base_MspInit+0x44>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80039b0:	2200      	movs	r2, #0
 80039b2:	2101      	movs	r1, #1
 80039b4:	2036      	movs	r0, #54	; 0x36
{
 80039b6:	b510      	push	{r4, lr}
    __HAL_RCC_TIM6_CLK_ENABLE();
 80039b8:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
{
 80039bc:	b082      	sub	sp, #8
    __HAL_RCC_TIM6_CLK_ENABLE();
 80039be:	f044 0410 	orr.w	r4, r4, #16
 80039c2:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80039c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80039ca:	f003 0310 	and.w	r3, r3, #16
 80039ce:	9301      	str	r3, [sp, #4]
 80039d0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80039d2:	f001 fba9 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80039d6:	2036      	movs	r0, #54	; 0x36
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80039d8:	b002      	add	sp, #8
 80039da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80039de:	f001 bbdd 	b.w	800519c <HAL_NVIC_EnableIRQ>
 80039e2:	bf00      	nop
 80039e4:	40001000 	.word	0x40001000
 80039e8:	58024400 	.word	0x58024400

080039ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f0:	2400      	movs	r4, #0
{
 80039f2:	b0b8      	sub	sp, #224	; 0xe0
 80039f4:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039f6:	22bc      	movs	r2, #188	; 0xbc
 80039f8:	4621      	mov	r1, r4
 80039fa:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039fc:	9408      	str	r4, [sp, #32]
 80039fe:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003a02:	e9cd 4406 	strd	r4, r4, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a06:	f00a f9e7 	bl	800ddd8 <memset>
  if(huart->Instance==USART3)
 8003a0a:	682a      	ldr	r2, [r5, #0]
 8003a0c:	4b2f      	ldr	r3, [pc, #188]	; (8003acc <HAL_UART_MspInit+0xe0>)
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d002      	beq.n	8003a18 <HAL_UART_MspInit+0x2c>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003a12:	b038      	add	sp, #224	; 0xe0
 8003a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003a18:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a1a:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003a1c:	9426      	str	r4, [sp, #152]	; 0x98
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003a1e:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a20:	f004 ff60 	bl	80088e4 <HAL_RCCEx_PeriphCLKConfig>
 8003a24:	2800      	cmp	r0, #0
 8003a26:	d14d      	bne.n	8003ac4 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a28:	4b29      	ldr	r3, [pc, #164]	; (8003ad0 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003a2a:	2400      	movs	r4, #0
 8003a2c:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a2e:	f04f 0807 	mov.w	r8, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a32:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003a36:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8003a3a:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a3c:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a3e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a42:	4824      	ldr	r0, [pc, #144]	; (8003ad4 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a44:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003a48:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003a4c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003a50:	9201      	str	r2, [sp, #4]
 8003a52:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a54:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003a58:	f042 0202 	orr.w	r2, r2, #2
 8003a5c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003a60:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003a64:	f002 0202 	and.w	r2, r2, #2
 8003a68:	9202      	str	r2, [sp, #8]
 8003a6a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a6c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003a70:	f042 0208 	orr.w	r2, r2, #8
 8003a74:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a7c:	f8cd 8020 	str.w	r8, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a80:	f003 0308 	and.w	r3, r3, #8
 8003a84:	9303      	str	r3, [sp, #12]
 8003a86:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003a88:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003a8c:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a90:	f003 f86a 	bl	8006b68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003a94:	2302      	movs	r3, #2
 8003a96:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a9a:	a904      	add	r1, sp, #16
 8003a9c:	480e      	ldr	r0, [pc, #56]	; (8003ad8 <HAL_UART_MspInit+0xec>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a9e:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003aa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003aa6:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003aaa:	f003 f85d 	bl	8006b68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2101      	movs	r1, #1
 8003ab2:	2027      	movs	r0, #39	; 0x27
 8003ab4:	f001 fb38 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003ab8:	2027      	movs	r0, #39	; 0x27
 8003aba:	f001 fb6f 	bl	800519c <HAL_NVIC_EnableIRQ>
}
 8003abe:	b038      	add	sp, #224	; 0xe0
 8003ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 8003ac4:	f7ff f904 	bl	8002cd0 <Error_Handler>
 8003ac8:	e7ae      	b.n	8003a28 <HAL_UART_MspInit+0x3c>
 8003aca:	bf00      	nop
 8003acc:	40004800 	.word	0x40004800
 8003ad0:	58024400 	.word	0x58024400
 8003ad4:	58020400 	.word	0x58020400
 8003ad8:	58020c00 	.word	0x58020c00

08003adc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop

08003ae0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ae0:	e7fe      	b.n	8003ae0 <HardFault_Handler>
 8003ae2:	bf00      	nop

08003ae4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ae4:	e7fe      	b.n	8003ae4 <MemManage_Handler>
 8003ae6:	bf00      	nop

08003ae8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ae8:	e7fe      	b.n	8003ae8 <BusFault_Handler>
 8003aea:	bf00      	nop

08003aec <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003aec:	e7fe      	b.n	8003aec <UsageFault_Handler>
 8003aee:	bf00      	nop

08003af0 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8003af0:	f000 b930 	b.w	8003d54 <ADC3_IRQHandler>

08003af4 <DebugMon_Handler>:
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop

08003af8 <PendSV_Handler>:
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop

08003afc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003afc:	f000 b982 	b.w	8003e04 <HAL_IncTick>

08003b00 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003b00:	4801      	ldr	r0, [pc, #4]	; (8003b08 <DMA1_Stream0_IRQHandler+0x8>)
 8003b02:	f002 bcd3 	b.w	80064ac <HAL_DMA_IRQHandler>
 8003b06:	bf00      	nop
 8003b08:	24008ba8 	.word	0x24008ba8

08003b0c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003b0c:	4801      	ldr	r0, [pc, #4]	; (8003b14 <DMA1_Stream1_IRQHandler+0x8>)
 8003b0e:	f002 bccd 	b.w	80064ac <HAL_DMA_IRQHandler>
 8003b12:	bf00      	nop
 8003b14:	24004920 	.word	0x24004920

08003b18 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003b18:	4804      	ldr	r0, [pc, #16]	; (8003b2c <ADC_IRQHandler+0x14>)
{
 8003b1a:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8003b1c:	f000 f9d2 	bl	8003ec4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003b20:	4803      	ldr	r0, [pc, #12]	; (8003b30 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003b22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8003b26:	f000 b9cd 	b.w	8003ec4 <HAL_ADC_IRQHandler>
 8003b2a:	bf00      	nop
 8003b2c:	24007ae4 	.word	0x24007ae4
 8003b30:	24003084 	.word	0x24003084

08003b34 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003b34:	4801      	ldr	r0, [pc, #4]	; (8003b3c <USART3_IRQHandler+0x8>)
 8003b36:	f006 bb2f 	b.w	800a198 <HAL_UART_IRQHandler>
 8003b3a:	bf00      	nop
 8003b3c:	24002ff4 	.word	0x24002ff4

08003b40 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003b40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003b44:	f003 b938 	b.w	8006db8 <HAL_GPIO_EXTI_IRQHandler>

08003b48 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8003b48:	4804      	ldr	r0, [pc, #16]	; (8003b5c <TIM6_DAC_IRQHandler+0x14>)
{
 8003b4a:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8003b4c:	f001 fc54 	bl	80053f8 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8003b50:	4803      	ldr	r0, [pc, #12]	; (8003b60 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003b52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8003b56:	f006 b9fd 	b.w	8009f54 <HAL_TIM_IRQHandler>
 8003b5a:	bf00      	nop
 8003b5c:	24002fe0 	.word	0x24002fe0
 8003b60:	24008d84 	.word	0x24008d84

08003b64 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003b64:	4801      	ldr	r0, [pc, #4]	; (8003b6c <OTG_FS_IRQHandler+0x8>)
 8003b66:	f003 ba61 	b.w	800702c <HAL_PCD_IRQHandler>
 8003b6a:	bf00      	nop
 8003b6c:	2400eff8 	.word	0x2400eff8

08003b70 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003b70:	2001      	movs	r0, #1
 8003b72:	4770      	bx	lr

08003b74 <_kill>:

int _kill(int pid, int sig)
{
 8003b74:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003b76:	f00a f8f7 	bl	800dd68 <__errno>
 8003b7a:	2216      	movs	r2, #22
 8003b7c:	4603      	mov	r3, r0
	return -1;
}
 8003b7e:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8003b82:	601a      	str	r2, [r3, #0]
}
 8003b84:	bd08      	pop	{r3, pc}
 8003b86:	bf00      	nop

08003b88 <_exit>:

void _exit (int status)
{
 8003b88:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003b8a:	f00a f8ed 	bl	800dd68 <__errno>
 8003b8e:	2316      	movs	r3, #22
 8003b90:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003b92:	e7fe      	b.n	8003b92 <_exit+0xa>

08003b94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b94:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b96:	1e16      	subs	r6, r2, #0
 8003b98:	dd07      	ble.n	8003baa <_read+0x16>
 8003b9a:	460c      	mov	r4, r1
 8003b9c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8003b9e:	f3af 8000 	nop.w
 8003ba2:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ba6:	42a5      	cmp	r5, r4
 8003ba8:	d1f9      	bne.n	8003b9e <_read+0xa>
	}

return len;
}
 8003baa:	4630      	mov	r0, r6
 8003bac:	bd70      	pop	{r4, r5, r6, pc}
 8003bae:	bf00      	nop

08003bb0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003bb0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bb2:	1e16      	subs	r6, r2, #0
 8003bb4:	dd07      	ble.n	8003bc6 <_write+0x16>
 8003bb6:	460c      	mov	r4, r1
 8003bb8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8003bba:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003bbe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bc2:	42ac      	cmp	r4, r5
 8003bc4:	d1f9      	bne.n	8003bba <_write+0xa>
	}
	return len;
}
 8003bc6:	4630      	mov	r0, r6
 8003bc8:	bd70      	pop	{r4, r5, r6, pc}
 8003bca:	bf00      	nop

08003bcc <_close>:

int _close(int file)
{
	return -1;
}
 8003bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop

08003bd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003bd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8003bd8:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8003bda:	604b      	str	r3, [r1, #4]
}
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop

08003be0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003be0:	2001      	movs	r0, #1
 8003be2:	4770      	bx	lr

08003be4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003be4:	2000      	movs	r0, #0
 8003be6:	4770      	bx	lr

08003be8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003be8:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003bea:	4c0d      	ldr	r4, [pc, #52]	; (8003c20 <_sbrk+0x38>)
{
 8003bec:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bee:	490d      	ldr	r1, [pc, #52]	; (8003c24 <_sbrk+0x3c>)
 8003bf0:	480d      	ldr	r0, [pc, #52]	; (8003c28 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8003bf2:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bf4:	1a09      	subs	r1, r1, r0
  if (NULL == __sbrk_heap_end)
 8003bf6:	b12a      	cbz	r2, 8003c04 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bf8:	4413      	add	r3, r2
 8003bfa:	428b      	cmp	r3, r1
 8003bfc:	d808      	bhi.n	8003c10 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003bfe:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8003c00:	6023      	str	r3, [r4, #0]
}
 8003c02:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003c04:	4809      	ldr	r0, [pc, #36]	; (8003c2c <_sbrk+0x44>)
 8003c06:	4602      	mov	r2, r0
 8003c08:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003c0a:	4413      	add	r3, r2
 8003c0c:	428b      	cmp	r3, r1
 8003c0e:	d9f6      	bls.n	8003bfe <_sbrk+0x16>
    errno = ENOMEM;
 8003c10:	f00a f8aa 	bl	800dd68 <__errno>
 8003c14:	230c      	movs	r3, #12
    return (void *)-1;
 8003c16:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8003c1a:	6003      	str	r3, [r0, #0]
}
 8003c1c:	4610      	mov	r0, r2
 8003c1e:	bd10      	pop	{r4, pc}
 8003c20:	24000718 	.word	0x24000718
 8003c24:	24080000 	.word	0x24080000
 8003c28:	00000400 	.word	0x00000400
 8003c2c:	2400f410 	.word	0x2400f410

08003c30 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003c30:	4929      	ldr	r1, [pc, #164]	; (8003cd8 <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003c32:	4a2a      	ldr	r2, [pc, #168]	; (8003cdc <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003c34:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003c38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8003c3c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003c42:	6813      	ldr	r3, [r2, #0]
 8003c44:	f003 030f 	and.w	r3, r3, #15
 8003c48:	2b06      	cmp	r3, #6
 8003c4a:	d805      	bhi.n	8003c58 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003c4c:	6813      	ldr	r3, [r2, #0]
 8003c4e:	f023 030f 	bic.w	r3, r3, #15
 8003c52:	f043 0307 	orr.w	r3, r3, #7
 8003c56:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003c58:	4b21      	ldr	r3, [pc, #132]	; (8003ce0 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c5a:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003c5c:	4a21      	ldr	r2, [pc, #132]	; (8003ce4 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8003c5e:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003c60:	481e      	ldr	r0, [pc, #120]	; (8003cdc <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8003c62:	f041 0101 	orr.w	r1, r1, #1
 8003c66:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003c68:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8003c6a:	6819      	ldr	r1, [r3, #0]
 8003c6c:	400a      	ands	r2, r1
 8003c6e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003c70:	6803      	ldr	r3, [r0, #0]
 8003c72:	071b      	lsls	r3, r3, #28
 8003c74:	d505      	bpl.n	8003c82 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003c76:	6803      	ldr	r3, [r0, #0]
 8003c78:	f023 030f 	bic.w	r3, r3, #15
 8003c7c:	f043 0307 	orr.w	r3, r3, #7
 8003c80:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003c82:	4b17      	ldr	r3, [pc, #92]	; (8003ce0 <SystemInit+0xb0>)
 8003c84:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003c86:	4918      	ldr	r1, [pc, #96]	; (8003ce8 <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8003c88:	4c18      	ldr	r4, [pc, #96]	; (8003cec <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8003c8a:	4819      	ldr	r0, [pc, #100]	; (8003cf0 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8003c8c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8003c8e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8003c90:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8003c92:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8003c94:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8003c96:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003c98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003c9a:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003c9c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003c9e:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003ca0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003ca2:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003ca4:	4c13      	ldr	r4, [pc, #76]	; (8003cf4 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8003ca6:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003caa:	4913      	ldr	r1, [pc, #76]	; (8003cf8 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8003cac:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8003cae:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	4019      	ands	r1, r3
 8003cb4:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8003cb8:	d202      	bcs.n	8003cc0 <SystemInit+0x90>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003cba:	4b10      	ldr	r3, [pc, #64]	; (8003cfc <SystemInit+0xcc>)
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003cc0:	490f      	ldr	r1, [pc, #60]	; (8003d00 <SystemInit+0xd0>)
 8003cc2:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003cc6:	4b04      	ldr	r3, [pc, #16]	; (8003cd8 <SystemInit+0xa8>)
 8003cc8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003ccc:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8003cce:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003cd2:	609a      	str	r2, [r3, #8]
}
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	e000ed00 	.word	0xe000ed00
 8003cdc:	52002000 	.word	0x52002000
 8003ce0:	58024400 	.word	0x58024400
 8003ce4:	eaf6ed7f 	.word	0xeaf6ed7f
 8003ce8:	01010280 	.word	0x01010280
 8003cec:	02020200 	.word	0x02020200
 8003cf0:	01ff0000 	.word	0x01ff0000
 8003cf4:	5c001000 	.word	0x5c001000
 8003cf8:	ffff0000 	.word	0xffff0000
 8003cfc:	51008108 	.word	0x51008108
 8003d00:	52004000 	.word	0x52004000

08003d04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003d04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d3c <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003d08:	f7ff ff92 	bl	8003c30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003d0c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d0e:	e003      	b.n	8003d18 <LoopCopyDataInit>

08003d10 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d10:	4b0b      	ldr	r3, [pc, #44]	; (8003d40 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8003d12:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d14:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d16:	3104      	adds	r1, #4

08003d18 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003d18:	480a      	ldr	r0, [pc, #40]	; (8003d44 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8003d1a:	4b0b      	ldr	r3, [pc, #44]	; (8003d48 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8003d1c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d1e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d20:	d3f6      	bcc.n	8003d10 <CopyDataInit>
  ldr  r2, =_sbss
 8003d22:	4a0a      	ldr	r2, [pc, #40]	; (8003d4c <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8003d24:	e002      	b.n	8003d2c <LoopFillZerobss>

08003d26 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003d26:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003d28:	f842 3b04 	str.w	r3, [r2], #4

08003d2c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003d2c:	4b08      	ldr	r3, [pc, #32]	; (8003d50 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8003d2e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003d30:	d3f9      	bcc.n	8003d26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003d32:	f00a f81f 	bl	800dd74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d36:	f7ff f8c7 	bl	8002ec8 <main>
  bx  lr    
 8003d3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003d3c:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8003d40:	0801c3d8 	.word	0x0801c3d8
  ldr  r0, =_sdata
 8003d44:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8003d48:	240005e0 	.word	0x240005e0
  ldr  r2, =_sbss
 8003d4c:	240005e0 	.word	0x240005e0
  ldr  r3, = _ebss
 8003d50:	2400f410 	.word	0x2400f410

08003d54 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d54:	e7fe      	b.n	8003d54 <ADC3_IRQHandler>
	...

08003d58 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003d58:	4b0f      	ldr	r3, [pc, #60]	; (8003d98 <HAL_InitTick+0x40>)
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	b90b      	cbnz	r3, 8003d62 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8003d5e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003d60:	4770      	bx	lr
{
 8003d62:	b510      	push	{r4, lr}
 8003d64:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003d66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d6a:	4a0c      	ldr	r2, [pc, #48]	; (8003d9c <HAL_InitTick+0x44>)
 8003d6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d70:	6810      	ldr	r0, [r2, #0]
 8003d72:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d76:	f001 fa1f 	bl	80051b8 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d7a:	2c0f      	cmp	r4, #15
 8003d7c:	d800      	bhi.n	8003d80 <HAL_InitTick+0x28>
 8003d7e:	b108      	cbz	r0, 8003d84 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8003d80:	2001      	movs	r0, #1
}
 8003d82:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d84:	2200      	movs	r2, #0
 8003d86:	4621      	mov	r1, r4
 8003d88:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8c:	f001 f9cc 	bl	8005128 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d90:	4b03      	ldr	r3, [pc, #12]	; (8003da0 <HAL_InitTick+0x48>)
 8003d92:	2000      	movs	r0, #0
 8003d94:	601c      	str	r4, [r3, #0]
}
 8003d96:	bd10      	pop	{r4, pc}
 8003d98:	24000288 	.word	0x24000288
 8003d9c:	24000280 	.word	0x24000280
 8003da0:	2400028c 	.word	0x2400028c

08003da4 <HAL_Init>:
{
 8003da4:	b538      	push	{r3, r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003da6:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003da8:	4c12      	ldr	r4, [pc, #72]	; (8003df4 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003daa:	f001 f9a9 	bl	8005100 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dae:	4d12      	ldr	r5, [pc, #72]	; (8003df8 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003db0:	f004 fa06 	bl	80081c0 <HAL_RCC_GetSysClockFreq>
 8003db4:	4b11      	ldr	r3, [pc, #68]	; (8003dfc <HAL_Init+0x58>)
 8003db6:	4602      	mov	r2, r0
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003db8:	2000      	movs	r0, #0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003dba:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dbc:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003dbe:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dc2:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003dc6:	5c61      	ldrb	r1, [r4, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dc8:	5ce3      	ldrb	r3, [r4, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003dca:	f001 011f 	and.w	r1, r1, #31
  SystemCoreClock = common_system_clock;
 8003dce:	4c0c      	ldr	r4, [pc, #48]	; (8003e00 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dd0:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003dd4:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dd6:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8003dda:	6022      	str	r2, [r4, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ddc:	602b      	str	r3, [r5, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003dde:	f7ff ffbb 	bl	8003d58 <HAL_InitTick>
 8003de2:	b110      	cbz	r0, 8003dea <HAL_Init+0x46>
    return HAL_ERROR;
 8003de4:	2401      	movs	r4, #1
}
 8003de6:	4620      	mov	r0, r4
 8003de8:	bd38      	pop	{r3, r4, r5, pc}
 8003dea:	4604      	mov	r4, r0
  HAL_MspInit();
 8003dec:	f7ff fc14 	bl	8003618 <HAL_MspInit>
}
 8003df0:	4620      	mov	r0, r4
 8003df2:	bd38      	pop	{r3, r4, r5, pc}
 8003df4:	08017e20 	.word	0x08017e20
 8003df8:	24000284 	.word	0x24000284
 8003dfc:	58024400 	.word	0x58024400
 8003e00:	24000280 	.word	0x24000280

08003e04 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003e04:	4a03      	ldr	r2, [pc, #12]	; (8003e14 <HAL_IncTick+0x10>)
 8003e06:	4b04      	ldr	r3, [pc, #16]	; (8003e18 <HAL_IncTick+0x14>)
 8003e08:	6811      	ldr	r1, [r2, #0]
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	440b      	add	r3, r1
 8003e0e:	6013      	str	r3, [r2, #0]
}
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	240049bc 	.word	0x240049bc
 8003e18:	24000288 	.word	0x24000288

08003e1c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003e1c:	4b01      	ldr	r3, [pc, #4]	; (8003e24 <HAL_GetTick+0x8>)
 8003e1e:	6818      	ldr	r0, [r3, #0]
}
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	240049bc 	.word	0x240049bc

08003e28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e28:	b538      	push	{r3, r4, r5, lr}
 8003e2a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003e2c:	f7ff fff6 	bl	8003e1c <HAL_GetTick>
 8003e30:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e32:	1c63      	adds	r3, r4, #1
 8003e34:	d002      	beq.n	8003e3c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e36:	4b04      	ldr	r3, [pc, #16]	; (8003e48 <HAL_Delay+0x20>)
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e3c:	f7ff ffee 	bl	8003e1c <HAL_GetTick>
 8003e40:	1b43      	subs	r3, r0, r5
 8003e42:	42a3      	cmp	r3, r4
 8003e44:	d3fa      	bcc.n	8003e3c <HAL_Delay+0x14>
  {
  }
}
 8003e46:	bd38      	pop	{r3, r4, r5, pc}
 8003e48:	24000288 	.word	0x24000288

08003e4c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003e4c:	4b01      	ldr	r3, [pc, #4]	; (8003e54 <HAL_GetREVID+0x8>)
 8003e4e:	6818      	ldr	r0, [r3, #0]
}
 8003e50:	0c00      	lsrs	r0, r0, #16
 8003e52:	4770      	bx	lr
 8003e54:	5c001000 	.word	0x5c001000

08003e58 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8003e58:	4a03      	ldr	r2, [pc, #12]	; (8003e68 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8003e5a:	6813      	ldr	r3, [r2, #0]
 8003e5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e60:	4318      	orrs	r0, r3
 8003e62:	6010      	str	r0, [r2, #0]
}
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	58003c00 	.word	0x58003c00

08003e6c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8003e6c:	4a03      	ldr	r2, [pc, #12]	; (8003e7c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8003e6e:	6813      	ldr	r3, [r2, #0]
 8003e70:	f023 0302 	bic.w	r3, r3, #2
 8003e74:	4318      	orrs	r0, r3
 8003e76:	6010      	str	r0, [r2, #0]
}
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	58003c00 	.word	0x58003c00

08003e80 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8003e80:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003e82:	4b0b      	ldr	r3, [pc, #44]	; (8003eb0 <HAL_SYSCFG_EnableVREFBUF+0x30>)
 8003e84:	681a      	ldr	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003e86:	461d      	mov	r5, r3
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003e88:	f042 0201 	orr.w	r2, r2, #1
 8003e8c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003e8e:	f7ff ffc5 	bl	8003e1c <HAL_GetTick>
 8003e92:	4604      	mov	r4, r0
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003e94:	e004      	b.n	8003ea0 <HAL_SYSCFG_EnableVREFBUF+0x20>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8003e96:	f7ff ffc1 	bl	8003e1c <HAL_GetTick>
 8003e9a:	1b00      	subs	r0, r0, r4
 8003e9c:	280a      	cmp	r0, #10
 8003e9e:	d804      	bhi.n	8003eaa <HAL_SYSCFG_EnableVREFBUF+0x2a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003ea0:	682b      	ldr	r3, [r5, #0]
 8003ea2:	071b      	lsls	r3, r3, #28
 8003ea4:	d5f7      	bpl.n	8003e96 <HAL_SYSCFG_EnableVREFBUF+0x16>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8003ea6:	2000      	movs	r0, #0
}
 8003ea8:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8003eaa:	2003      	movs	r0, #3
}
 8003eac:	bd38      	pop	{r3, r4, r5, pc}
 8003eae:	bf00      	nop
 8003eb0:	58003c00 	.word	0x58003c00

08003eb4 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003eb4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003eb6:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003eb8:	f7fe fa82 	bl	80023c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ebc:	bd08      	pop	{r3, pc}
 8003ebe:	bf00      	nop

08003ec0 <HAL_ADC_ErrorCallback>:
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop

08003ec4 <HAL_ADC_IRQHandler>:
{
 8003ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ec6:	4a97      	ldr	r2, [pc, #604]	; (8004124 <HAL_ADC_IRQHandler+0x260>)
{
 8003ec8:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003eca:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ecc:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003ece:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003ed0:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ed2:	f000 8098 	beq.w	8004006 <HAL_ADC_IRQHandler+0x142>
 8003ed6:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003eda:	4293      	cmp	r3, r2
 8003edc:	f000 8093 	beq.w	8004006 <HAL_ADC_IRQHandler+0x142>
 8003ee0:	4a91      	ldr	r2, [pc, #580]	; (8004128 <HAL_ADC_IRQHandler+0x264>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003ee2:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003ee4:	07a9      	lsls	r1, r5, #30
 8003ee6:	f007 071f 	and.w	r7, r7, #31
 8003eea:	d502      	bpl.n	8003ef2 <HAL_ADC_IRQHandler+0x2e>
 8003eec:	07b2      	lsls	r2, r6, #30
 8003eee:	f100 80ac 	bmi.w	800404a <HAL_ADC_IRQHandler+0x186>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003ef2:	0769      	lsls	r1, r5, #29
 8003ef4:	d57c      	bpl.n	8003ff0 <HAL_ADC_IRQHandler+0x12c>
 8003ef6:	0772      	lsls	r2, r6, #29
 8003ef8:	d57a      	bpl.n	8003ff0 <HAL_ADC_IRQHandler+0x12c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003efa:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003efc:	06d2      	lsls	r2, r2, #27
 8003efe:	d403      	bmi.n	8003f08 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f00:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f06:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003f0e:	d11c      	bne.n	8003f4a <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f10:	4a86      	ldr	r2, [pc, #536]	; (800412c <HAL_ADC_IRQHandler+0x268>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	f000 80e2 	beq.w	80040dc <HAL_ADC_IRQHandler+0x218>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003f18:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003f1a:	0490      	lsls	r0, r2, #18
 8003f1c:	d415      	bmi.n	8003f4a <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	0711      	lsls	r1, r2, #28
 8003f22:	d512      	bpl.n	8003f4a <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	0752      	lsls	r2, r2, #29
 8003f28:	f100 80f1 	bmi.w	800410e <HAL_ADC_IRQHandler+0x24a>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	f022 020c 	bic.w	r2, r2, #12
 8003f32:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003f34:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003f36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f3a:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003f3c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003f3e:	04db      	lsls	r3, r3, #19
 8003f40:	d403      	bmi.n	8003f4a <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f42:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f7fe fa1a 	bl	8002384 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	220c      	movs	r2, #12
 8003f54:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003f56:	06a8      	lsls	r0, r5, #26
 8003f58:	d550      	bpl.n	8003ffc <HAL_ADC_IRQHandler+0x138>
 8003f5a:	06b1      	lsls	r1, r6, #26
 8003f5c:	d54e      	bpl.n	8003ffc <HAL_ADC_IRQHandler+0x138>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f5e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003f60:	06d1      	lsls	r1, r2, #27
 8003f62:	d403      	bmi.n	8003f6c <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003f64:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003f66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f6a:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f6c:	486f      	ldr	r0, [pc, #444]	; (800412c <HAL_ADC_IRQHandler+0x268>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003f6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f70:	4283      	cmp	r3, r0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003f72:	68d9      	ldr	r1, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003f74:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8003f78:	d075      	beq.n	8004066 <HAL_ADC_IRQHandler+0x1a2>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003f7a:	68d8      	ldr	r0, [r3, #12]
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003f7c:	b12a      	cbz	r2, 8003f8a <HAL_ADC_IRQHandler+0xc6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003f7e:	4a6c      	ldr	r2, [pc, #432]	; (8004130 <HAL_ADC_IRQHandler+0x26c>)
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003f80:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 8003f84:	4002      	ands	r2, r0
 8003f86:	430a      	orrs	r2, r1
 8003f88:	d117      	bne.n	8003fba <HAL_ADC_IRQHandler+0xf6>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	0652      	lsls	r2, r2, #25
 8003f8e:	d514      	bpl.n	8003fba <HAL_ADC_IRQHandler+0xf6>
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003f90:	0281      	lsls	r1, r0, #10
 8003f92:	d412      	bmi.n	8003fba <HAL_ADC_IRQHandler+0xf6>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	0712      	lsls	r2, r2, #28
 8003f98:	f100 80b0 	bmi.w	80040fc <HAL_ADC_IRQHandler+0x238>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003fa2:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003fa4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003fa6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003faa:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003fac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003fae:	05d8      	lsls	r0, r3, #23
 8003fb0:	d403      	bmi.n	8003fba <HAL_ADC_IRQHandler+0xf6>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fb2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003fb4:	f043 0301 	orr.w	r3, r3, #1
 8003fb8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003fba:	4620      	mov	r0, r4
 8003fbc:	f001 f82e 	bl	800501c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	2260      	movs	r2, #96	; 0x60
 8003fc4:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003fc6:	0629      	lsls	r1, r5, #24
 8003fc8:	d501      	bpl.n	8003fce <HAL_ADC_IRQHandler+0x10a>
 8003fca:	0632      	lsls	r2, r6, #24
 8003fcc:	d45f      	bmi.n	800408e <HAL_ADC_IRQHandler+0x1ca>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003fce:	05e8      	lsls	r0, r5, #23
 8003fd0:	d501      	bpl.n	8003fd6 <HAL_ADC_IRQHandler+0x112>
 8003fd2:	05f1      	lsls	r1, r6, #23
 8003fd4:	d466      	bmi.n	80040a4 <HAL_ADC_IRQHandler+0x1e0>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003fd6:	05aa      	lsls	r2, r5, #22
 8003fd8:	d501      	bpl.n	8003fde <HAL_ADC_IRQHandler+0x11a>
 8003fda:	05b0      	lsls	r0, r6, #22
 8003fdc:	d44b      	bmi.n	8004076 <HAL_ADC_IRQHandler+0x1b2>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003fde:	06e9      	lsls	r1, r5, #27
 8003fe0:	d501      	bpl.n	8003fe6 <HAL_ADC_IRQHandler+0x122>
 8003fe2:	06f2      	lsls	r2, r6, #27
 8003fe4:	d411      	bmi.n	800400a <HAL_ADC_IRQHandler+0x146>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003fe6:	0568      	lsls	r0, r5, #21
 8003fe8:	d501      	bpl.n	8003fee <HAL_ADC_IRQHandler+0x12a>
 8003fea:	0571      	lsls	r1, r6, #21
 8003fec:	d466      	bmi.n	80040bc <HAL_ADC_IRQHandler+0x1f8>
}
 8003fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003ff0:	0728      	lsls	r0, r5, #28
 8003ff2:	d5b0      	bpl.n	8003f56 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ff4:	0731      	lsls	r1, r6, #28
 8003ff6:	d480      	bmi.n	8003efa <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003ff8:	06a8      	lsls	r0, r5, #26
 8003ffa:	d4ae      	bmi.n	8003f5a <HAL_ADC_IRQHandler+0x96>
 8003ffc:	066a      	lsls	r2, r5, #25
 8003ffe:	d5e2      	bpl.n	8003fc6 <HAL_ADC_IRQHandler+0x102>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004000:	0670      	lsls	r0, r6, #25
 8004002:	d5e0      	bpl.n	8003fc6 <HAL_ADC_IRQHandler+0x102>
 8004004:	e7ab      	b.n	8003f5e <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004006:	4a4b      	ldr	r2, [pc, #300]	; (8004134 <HAL_ADC_IRQHandler+0x270>)
 8004008:	e76b      	b.n	8003ee2 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800400a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800400c:	b172      	cbz	r2, 800402c <HAL_ADC_IRQHandler+0x168>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800400e:	2f00      	cmp	r7, #0
 8004010:	d069      	beq.n	80040e6 <HAL_ADC_IRQHandler+0x222>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004012:	4a44      	ldr	r2, [pc, #272]	; (8004124 <HAL_ADC_IRQHandler+0x260>)
 8004014:	4293      	cmp	r3, r2
 8004016:	f000 8083 	beq.w	8004120 <HAL_ADC_IRQHandler+0x25c>
 800401a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800401e:	4293      	cmp	r3, r2
 8004020:	d07e      	beq.n	8004120 <HAL_ADC_IRQHandler+0x25c>
 8004022:	4a41      	ldr	r2, [pc, #260]	; (8004128 <HAL_ADC_IRQHandler+0x264>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8004024:	6892      	ldr	r2, [r2, #8]
 8004026:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 800402a:	d00b      	beq.n	8004044 <HAL_ADC_IRQHandler+0x180>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800402c:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 800402e:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004030:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004034:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004036:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004038:	f043 0302 	orr.w	r3, r3, #2
 800403c:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 800403e:	f7ff ff3f 	bl	8003ec0 <HAL_ADC_ErrorCallback>
 8004042:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004044:	2210      	movs	r2, #16
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	e7cd      	b.n	8003fe6 <HAL_ADC_IRQHandler+0x122>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800404a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800404c:	06d8      	lsls	r0, r3, #27
 800404e:	d403      	bmi.n	8004058 <HAL_ADC_IRQHandler+0x194>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004050:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004052:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004056:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004058:	4620      	mov	r0, r4
 800405a:	f000 ffe7 	bl	800502c <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	2202      	movs	r2, #2
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	e745      	b.n	8003ef2 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004066:	1fb8      	subs	r0, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004068:	2801      	cmp	r0, #1
 800406a:	d986      	bls.n	8003f7a <HAL_ADC_IRQHandler+0xb6>
 800406c:	2f00      	cmp	r7, #0
 800406e:	d084      	beq.n	8003f7a <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004070:	482c      	ldr	r0, [pc, #176]	; (8004124 <HAL_ADC_IRQHandler+0x260>)
 8004072:	68c0      	ldr	r0, [r0, #12]
 8004074:	e782      	b.n	8003f7c <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004076:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004078:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800407a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800407e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004080:	f000 ffd2 	bl	8005028 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004084:	6823      	ldr	r3, [r4, #0]
 8004086:	f44f 7200 	mov.w	r2, #512	; 0x200
 800408a:	601a      	str	r2, [r3, #0]
 800408c:	e7a7      	b.n	8003fde <HAL_ADC_IRQHandler+0x11a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800408e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004090:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004092:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004096:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004098:	f7fe f9d4 	bl	8002444 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800409c:	6823      	ldr	r3, [r4, #0]
 800409e:	2280      	movs	r2, #128	; 0x80
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	e794      	b.n	8003fce <HAL_ADC_IRQHandler+0x10a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80040a4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80040a6:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80040a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040ac:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80040ae:	f000 ffb9 	bl	8005024 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80040b2:	6823      	ldr	r3, [r4, #0]
 80040b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	e78c      	b.n	8003fd6 <HAL_ADC_IRQHandler+0x112>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80040bc:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80040be:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80040c2:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80040c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040c8:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80040ca:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80040cc:	f042 0208 	orr.w	r2, r2, #8
 80040d0:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80040d2:	6019      	str	r1, [r3, #0]
}
 80040d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80040d8:	f000 bfa2 	b.w	8005020 <HAL_ADCEx_InjectedQueueOverflowCallback>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80040dc:	2f09      	cmp	r7, #9
 80040de:	d906      	bls.n	80040ee <HAL_ADC_IRQHandler+0x22a>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80040e0:	4a10      	ldr	r2, [pc, #64]	; (8004124 <HAL_ADC_IRQHandler+0x260>)
 80040e2:	68d2      	ldr	r2, [r2, #12]
 80040e4:	e719      	b.n	8003f1a <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80040e6:	68da      	ldr	r2, [r3, #12]
 80040e8:	0797      	lsls	r7, r2, #30
 80040ea:	d0ab      	beq.n	8004044 <HAL_ADC_IRQHandler+0x180>
 80040ec:	e79e      	b.n	800402c <HAL_ADC_IRQHandler+0x168>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80040ee:	f240 2221 	movw	r2, #545	; 0x221
 80040f2:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80040f4:	07d2      	lsls	r2, r2, #31
 80040f6:	f53f af0f 	bmi.w	8003f18 <HAL_ADC_IRQHandler+0x54>
 80040fa:	e7f1      	b.n	80040e0 <HAL_ADC_IRQHandler+0x21c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80040fe:	f043 0310 	orr.w	r3, r3, #16
 8004102:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004104:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004106:	f043 0301 	orr.w	r3, r3, #1
 800410a:	65a3      	str	r3, [r4, #88]	; 0x58
 800410c:	e755      	b.n	8003fba <HAL_ADC_IRQHandler+0xf6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800410e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004110:	f043 0310 	orr.w	r3, r3, #16
 8004114:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004116:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004118:	f043 0301 	orr.w	r3, r3, #1
 800411c:	65a3      	str	r3, [r4, #88]	; 0x58
 800411e:	e714      	b.n	8003f4a <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004120:	4a04      	ldr	r2, [pc, #16]	; (8004134 <HAL_ADC_IRQHandler+0x270>)
 8004122:	e77f      	b.n	8004024 <HAL_ADC_IRQHandler+0x160>
 8004124:	40022000 	.word	0x40022000
 8004128:	58026300 	.word	0x58026300
 800412c:	40022100 	.word	0x40022100
 8004130:	02002000 	.word	0x02002000
 8004134:	40022300 	.word	0x40022300

08004138 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004138:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800413a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800413c:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004140:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8004142:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004144:	d11d      	bne.n	8004182 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004146:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004148:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800414c:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800414e:	680a      	ldr	r2, [r1, #0]
 8004150:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004154:	68ca      	ldr	r2, [r1, #12]
 8004156:	d01b      	beq.n	8004190 <ADC_DMAConvCplt+0x58>
 8004158:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800415c:	d10d      	bne.n	800417a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800415e:	68ca      	ldr	r2, [r1, #12]
 8004160:	0494      	lsls	r4, r2, #18
 8004162:	d40a      	bmi.n	800417a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004164:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004166:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800416a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800416c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800416e:	04d1      	lsls	r1, r2, #19
 8004170:	d403      	bmi.n	800417a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004172:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004174:	f042 0201 	orr.w	r2, r2, #1
 8004178:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800417a:	4618      	mov	r0, r3
 800417c:	f7fe f902 	bl	8002384 <HAL_ADC_ConvCpltCallback>
}
 8004180:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004182:	06d2      	lsls	r2, r2, #27
 8004184:	d40a      	bmi.n	800419c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800418c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800418e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004190:	0790      	lsls	r0, r2, #30
 8004192:	d0e7      	beq.n	8004164 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8004194:	4618      	mov	r0, r3
 8004196:	f7fe f8f5 	bl	8002384 <HAL_ADC_ConvCpltCallback>
 800419a:	e7f1      	b.n	8004180 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff fe8f 	bl	8003ec0 <HAL_ADC_ErrorCallback>
}
 80041a2:	bd10      	pop	{r4, pc}

080041a4 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80041a6:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80041a8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80041aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041ae:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80041b0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80041b2:	f043 0304 	orr.w	r3, r3, #4
 80041b6:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80041b8:	f7ff fe82 	bl	8003ec0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041bc:	bd08      	pop	{r3, pc}
 80041be:	bf00      	nop

080041c0 <HAL_ADC_ConfigChannel>:
{
 80041c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80041c2:	2200      	movs	r2, #0
{
 80041c4:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 80041c6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80041c8:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 80041cc:	2a01      	cmp	r2, #1
 80041ce:	f000 813a 	beq.w	8004446 <HAL_ADC_ConfigChannel+0x286>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041d6:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80041d8:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041dc:	6894      	ldr	r4, [r2, #8]
 80041de:	0766      	lsls	r6, r4, #29
 80041e0:	f100 8099 	bmi.w	8004316 <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80041e4:	680c      	ldr	r4, [r1, #0]
 80041e6:	f3c4 0513 	ubfx	r5, r4, #0, #20
 80041ea:	2d00      	cmp	r5, #0
 80041ec:	f040 809e 	bne.w	800432c <HAL_ADC_ConfigChannel+0x16c>
 80041f0:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 80041f4:	fa00 f00c 	lsl.w	r0, r0, ip
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80041f8:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 80041fa:	261f      	movs	r6, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80041fc:	69d5      	ldr	r5, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80041fe:	09a7      	lsrs	r7, r4, #6
  MODIFY_REG(*preg,
 8004200:	4034      	ands	r4, r6
 8004202:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004204:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8004208:	f007 070c 	and.w	r7, r7, #12
  MODIFY_REG(*preg,
 800420c:	40a6      	lsls	r6, r4
 800420e:	61d0      	str	r0, [r2, #28]
 8004210:	fa0c f404 	lsl.w	r4, ip, r4
 8004214:	5978      	ldr	r0, [r7, r5]
 8004216:	ea20 0006 	bic.w	r0, r0, r6
 800421a:	4320      	orrs	r0, r4
 800421c:	5178      	str	r0, [r7, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800421e:	6890      	ldr	r0, [r2, #8]
 8004220:	0745      	lsls	r5, r0, #29
 8004222:	f100 8081 	bmi.w	8004328 <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004226:	6895      	ldr	r5, [r2, #8]
 8004228:	f015 0508 	ands.w	r5, r5, #8
 800422c:	d157      	bne.n	80042de <HAL_ADC_ConfigChannel+0x11e>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800422e:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004230:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8004234:	2007      	movs	r0, #7
 8004236:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004238:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 800423c:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004240:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8004244:	fa00 fe04 	lsl.w	lr, r0, r4
 8004248:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800424c:	4fc4      	ldr	r7, [pc, #784]	; (8004560 <HAL_ADC_ConfigChannel+0x3a0>)
 800424e:	f85c 0006 	ldr.w	r0, [ip, r6]
 8004252:	ea20 000e 	bic.w	r0, r0, lr
 8004256:	4320      	orrs	r0, r4
 8004258:	f84c 0006 	str.w	r0, [ip, r6]
 800425c:	6838      	ldr	r0, [r7, #0]
 800425e:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004262:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004266:	f000 8098 	beq.w	800439a <HAL_ADC_ConfigChannel+0x1da>
 800426a:	68d0      	ldr	r0, [r2, #12]
 800426c:	68d6      	ldr	r6, [r2, #12]
 800426e:	f010 0f10 	tst.w	r0, #16
 8004272:	6948      	ldr	r0, [r1, #20]
 8004274:	f040 8107 	bne.w	8004486 <HAL_ADC_ConfigChannel+0x2c6>
 8004278:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800427c:	0076      	lsls	r6, r6, #1
 800427e:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004282:	690f      	ldr	r7, [r1, #16]
 8004284:	2f04      	cmp	r7, #4
 8004286:	f000 80e1 	beq.w	800444c <HAL_ADC_ConfigChannel+0x28c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800428a:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 800428e:	6808      	ldr	r0, [r1, #0]
 8004290:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8004294:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004298:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800429c:	ea40 000c 	orr.w	r0, r0, ip
 80042a0:	4330      	orrs	r0, r6
 80042a2:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80042a6:	7e4f      	ldrb	r7, [r1, #25]
 80042a8:	690e      	ldr	r6, [r1, #16]
 80042aa:	2f01      	cmp	r7, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80042ac:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80042b0:	bf0c      	ite	eq
 80042b2:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 80042b6:	2700      	movne	r7, #0
 80042b8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80042bc:	4338      	orrs	r0, r7
 80042be:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80042c2:	7e0c      	ldrb	r4, [r1, #24]
 80042c4:	6908      	ldr	r0, [r1, #16]
 80042c6:	2c01      	cmp	r4, #1
 80042c8:	d104      	bne.n	80042d4 <HAL_ADC_ConfigChannel+0x114>
 80042ca:	f000 001f 	and.w	r0, r0, #31
 80042ce:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80042d2:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80042d4:	6910      	ldr	r0, [r2, #16]
 80042d6:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80042da:	4305      	orrs	r5, r0
 80042dc:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042de:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042e0:	07c4      	lsls	r4, r0, #31
 80042e2:	d416      	bmi.n	8004312 <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80042e4:	68ce      	ldr	r6, [r1, #12]
 80042e6:	6808      	ldr	r0, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80042e8:	f006 0718 	and.w	r7, r6, #24
 80042ec:	4c9d      	ldr	r4, [pc, #628]	; (8004564 <HAL_ADC_ConfigChannel+0x3a4>)
 80042ee:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 80042f2:	40fc      	lsrs	r4, r7
 80042f4:	f3c0 0713 	ubfx	r7, r0, #0, #20
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80042f8:	f8df c28c 	ldr.w	ip, [pc, #652]	; 8004588 <HAL_ADC_ConfigChannel+0x3c8>
 80042fc:	4004      	ands	r4, r0
 80042fe:	ea25 0507 	bic.w	r5, r5, r7
 8004302:	4566      	cmp	r6, ip
 8004304:	ea44 0405 	orr.w	r4, r4, r5
 8004308:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
 800430c:	d04d      	beq.n	80043aa <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800430e:	2800      	cmp	r0, #0
 8004310:	db15      	blt.n	800433e <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004312:	2000      	movs	r0, #0
 8004314:	e003      	b.n	800431e <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004316:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004318:	f042 0220 	orr.w	r2, r2, #32
 800431c:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800431e:	2200      	movs	r2, #0
 8004320:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004324:	b003      	add	sp, #12
 8004326:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004328:	6890      	ldr	r0, [r2, #8]
 800432a:	e7d8      	b.n	80042de <HAL_ADC_ConfigChannel+0x11e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800432c:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004330:	b115      	cbz	r5, 8004338 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8004332:	fab5 f585 	clz	r5, r5
 8004336:	40a8      	lsls	r0, r5
 8004338:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 800433c:	e75c      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x38>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800433e:	498a      	ldr	r1, [pc, #552]	; (8004568 <HAL_ADC_ConfigChannel+0x3a8>)
 8004340:	428a      	cmp	r2, r1
 8004342:	f000 80c6 	beq.w	80044d2 <HAL_ADC_ConfigChannel+0x312>
 8004346:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800434a:	428a      	cmp	r2, r1
 800434c:	f000 80c1 	beq.w	80044d2 <HAL_ADC_ConfigChannel+0x312>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004350:	4e86      	ldr	r6, [pc, #536]	; (800456c <HAL_ADC_ConfigChannel+0x3ac>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004352:	4d87      	ldr	r5, [pc, #540]	; (8004570 <HAL_ADC_ConfigChannel+0x3b0>)
 8004354:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004356:	68b4      	ldr	r4, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004358:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800435c:	43e4      	mvns	r4, r4
 800435e:	f004 0401 	and.w	r4, r4, #1
 8004362:	2c00      	cmp	r4, #0
 8004364:	f000 80c3 	beq.w	80044ee <HAL_ADC_ConfigChannel+0x32e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004368:	4c82      	ldr	r4, [pc, #520]	; (8004574 <HAL_ADC_ConfigChannel+0x3b4>)
 800436a:	42a0      	cmp	r0, r4
 800436c:	f000 810e 	beq.w	800458c <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004370:	4c81      	ldr	r4, [pc, #516]	; (8004578 <HAL_ADC_ConfigChannel+0x3b8>)
 8004372:	42a0      	cmp	r0, r4
 8004374:	f000 812d 	beq.w	80045d2 <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004378:	4c80      	ldr	r4, [pc, #512]	; (800457c <HAL_ADC_ConfigChannel+0x3bc>)
 800437a:	42a0      	cmp	r0, r4
 800437c:	d1c9      	bne.n	8004312 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 800437e:	0249      	lsls	r1, r1, #9
 8004380:	d4c7      	bmi.n	8004312 <HAL_ADC_ConfigChannel+0x152>
 8004382:	497a      	ldr	r1, [pc, #488]	; (800456c <HAL_ADC_ConfigChannel+0x3ac>)
 8004384:	428a      	cmp	r2, r1
 8004386:	d1c4      	bne.n	8004312 <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004388:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800438a:	2000      	movs	r0, #0
 800438c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004390:	4332      	orrs	r2, r6
 8004392:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004396:	60aa      	str	r2, [r5, #8]
}
 8004398:	e7c1      	b.n	800431e <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800439a:	68d6      	ldr	r6, [r2, #12]
 800439c:	6948      	ldr	r0, [r1, #20]
 800439e:	f3c6 0682 	ubfx	r6, r6, #2, #3
 80043a2:	0076      	lsls	r6, r6, #1
 80043a4:	fa00 f606 	lsl.w	r6, r0, r6
 80043a8:	e76b      	b.n	8004282 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80043aa:	2f00      	cmp	r7, #0
 80043ac:	d071      	beq.n	8004492 <HAL_ADC_ConfigChannel+0x2d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ae:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80043b2:	2c00      	cmp	r4, #0
 80043b4:	f000 80af 	beq.w	8004516 <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 80043b8:	fab4 f484 	clz	r4, r4
 80043bc:	3401      	adds	r4, #1
 80043be:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043c2:	2c09      	cmp	r4, #9
 80043c4:	f240 80a7 	bls.w	8004516 <HAL_ADC_ConfigChannel+0x356>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80043cc:	2d00      	cmp	r5, #0
 80043ce:	f000 8114 	beq.w	80045fa <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80043d2:	fab5 f585 	clz	r5, r5
 80043d6:	3501      	adds	r5, #1
 80043d8:	06ad      	lsls	r5, r5, #26
 80043da:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043de:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80043e2:	2c00      	cmp	r4, #0
 80043e4:	f000 8107 	beq.w	80045f6 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80043e8:	2601      	movs	r6, #1
 80043ea:	fab4 f484 	clz	r4, r4
 80043ee:	4434      	add	r4, r6
 80043f0:	f004 041f 	and.w	r4, r4, #31
 80043f4:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80043f8:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fa:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80043fe:	2800      	cmp	r0, #0
 8004400:	f000 80f7 	beq.w	80045f2 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 8004404:	fab0 f480 	clz	r4, r0
 8004408:	3401      	adds	r4, #1
 800440a:	f004 041f 	and.w	r4, r4, #31
 800440e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004412:	f1a4 001e 	sub.w	r0, r4, #30
 8004416:	0500      	lsls	r0, r0, #20
 8004418:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800441c:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 800441e:	f04f 0c07 	mov.w	ip, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004422:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8004426:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004428:	0dc7      	lsrs	r7, r0, #23
  MODIFY_REG(*preg,
 800442a:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800442e:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8004432:	fa0c fc00 	lsl.w	ip, ip, r0
 8004436:	4086      	lsls	r6, r0
 8004438:	597c      	ldr	r4, [r7, r5]
 800443a:	ea24 000c 	bic.w	r0, r4, ip
 800443e:	4330      	orrs	r0, r6
 8004440:	5178      	str	r0, [r7, r5]
 8004442:	6808      	ldr	r0, [r1, #0]
}
 8004444:	e763      	b.n	800430e <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8004446:	2002      	movs	r0, #2
}
 8004448:	b003      	add	sp, #12
 800444a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800444c:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800444e:	680d      	ldr	r5, [r1, #0]
 8004450:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004454:	06ac      	lsls	r4, r5, #26
 8004456:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 800445a:	d030      	beq.n	80044be <HAL_ADC_ConfigChannel+0x2fe>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800445c:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800445e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004462:	4284      	cmp	r4, r0
 8004464:	d026      	beq.n	80044b4 <HAL_ADC_ConfigChannel+0x2f4>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004466:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004468:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800446c:	4284      	cmp	r4, r0
 800446e:	d02b      	beq.n	80044c8 <HAL_ADC_ConfigChannel+0x308>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004470:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8004472:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004476:	4284      	cmp	r4, r0
 8004478:	f47f af31 	bne.w	80042de <HAL_ADC_ConfigChannel+0x11e>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800447c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800447e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004482:	66d0      	str	r0, [r2, #108]	; 0x6c
 8004484:	e72b      	b.n	80042de <HAL_ADC_ConfigChannel+0x11e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004486:	0876      	lsrs	r6, r6, #1
 8004488:	f006 0608 	and.w	r6, r6, #8
 800448c:	fa00 f606 	lsl.w	r6, r0, r6
 8004490:	e6f7      	b.n	8004282 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004492:	0e80      	lsrs	r0, r0, #26
 8004494:	1c44      	adds	r4, r0, #1
 8004496:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800449a:	2e09      	cmp	r6, #9
 800449c:	d82d      	bhi.n	80044fa <HAL_ADC_ConfigChannel+0x33a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800449e:	06a5      	lsls	r5, r4, #26
 80044a0:	2401      	movs	r4, #1
 80044a2:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80044a6:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80044aa:	fa04 f606 	lsl.w	r6, r4, r6
 80044ae:	0500      	lsls	r0, r0, #20
 80044b0:	4335      	orrs	r5, r6
 80044b2:	e7b3      	b.n	800441c <HAL_ADC_ConfigChannel+0x25c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80044b4:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80044b6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80044ba:	6650      	str	r0, [r2, #100]	; 0x64
 80044bc:	e7d3      	b.n	8004466 <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80044be:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80044c0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80044c4:	6610      	str	r0, [r2, #96]	; 0x60
 80044c6:	e7c9      	b.n	800445c <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80044c8:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80044ca:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80044ce:	6690      	str	r0, [r2, #104]	; 0x68
 80044d0:	e7ce      	b.n	8004470 <HAL_ADC_ConfigChannel+0x2b0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80044d2:	492b      	ldr	r1, [pc, #172]	; (8004580 <HAL_ADC_ConfigChannel+0x3c0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044d4:	4e24      	ldr	r6, [pc, #144]	; (8004568 <HAL_ADC_ConfigChannel+0x3a8>)
 80044d6:	4c2b      	ldr	r4, [pc, #172]	; (8004584 <HAL_ADC_ConfigChannel+0x3c4>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044d8:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80044da:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044dc:	68b7      	ldr	r7, [r6, #8]
 80044de:	68a4      	ldr	r4, [r4, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80044e0:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044e4:	433c      	orrs	r4, r7
 80044e6:	43e4      	mvns	r4, r4
 80044e8:	f004 0401 	and.w	r4, r4, #1
 80044ec:	e739      	b.n	8004362 <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80044f0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044f2:	f042 0220 	orr.w	r2, r2, #32
 80044f6:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80044f8:	e711      	b.n	800431e <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044fa:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80044fe:	2701      	movs	r7, #1
 8004500:	06a5      	lsls	r5, r4, #26
 8004502:	381e      	subs	r0, #30
 8004504:	fa07 f606 	lsl.w	r6, r7, r6
 8004508:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800450c:	0500      	lsls	r0, r0, #20
 800450e:	4335      	orrs	r5, r6
 8004510:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8004514:	e782      	b.n	800441c <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004516:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800451a:	2d00      	cmp	r5, #0
 800451c:	d075      	beq.n	800460a <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 800451e:	fab5 f585 	clz	r5, r5
 8004522:	3501      	adds	r5, #1
 8004524:	06ad      	lsls	r5, r5, #26
 8004526:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800452a:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800452e:	2c00      	cmp	r4, #0
 8004530:	d069      	beq.n	8004606 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8004532:	2601      	movs	r6, #1
 8004534:	fab4 f484 	clz	r4, r4
 8004538:	4434      	add	r4, r6
 800453a:	f004 041f 	and.w	r4, r4, #31
 800453e:	fa06 f404 	lsl.w	r4, r6, r4
 8004542:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004544:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004548:	2800      	cmp	r0, #0
 800454a:	d059      	beq.n	8004600 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 800454c:	fab0 f480 	clz	r4, r0
 8004550:	3401      	adds	r4, #1
 8004552:	f004 041f 	and.w	r4, r4, #31
 8004556:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800455a:	0520      	lsls	r0, r4, #20
 800455c:	e75e      	b.n	800441c <HAL_ADC_ConfigChannel+0x25c>
 800455e:	bf00      	nop
 8004560:	5c001000 	.word	0x5c001000
 8004564:	000fffff 	.word	0x000fffff
 8004568:	40022000 	.word	0x40022000
 800456c:	58026000 	.word	0x58026000
 8004570:	58026300 	.word	0x58026300
 8004574:	cb840000 	.word	0xcb840000
 8004578:	c7520000 	.word	0xc7520000
 800457c:	cfb80000 	.word	0xcfb80000
 8004580:	40022300 	.word	0x40022300
 8004584:	40022100 	.word	0x40022100
 8004588:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800458c:	0208      	lsls	r0, r1, #8
 800458e:	f53f aec0 	bmi.w	8004312 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004592:	491f      	ldr	r1, [pc, #124]	; (8004610 <HAL_ADC_ConfigChannel+0x450>)
 8004594:	428a      	cmp	r2, r1
 8004596:	f47f aebc 	bne.w	8004312 <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800459a:	4a1e      	ldr	r2, [pc, #120]	; (8004614 <HAL_ADC_ConfigChannel+0x454>)
 800459c:	481e      	ldr	r0, [pc, #120]	; (8004618 <HAL_ADC_ConfigChannel+0x458>)
 800459e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80045a0:	68a9      	ldr	r1, [r5, #8]
 80045a2:	0992      	lsrs	r2, r2, #6
 80045a4:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80045a8:	fba0 0202 	umull	r0, r2, r0, r2
 80045ac:	4331      	orrs	r1, r6
 80045ae:	0992      	lsrs	r2, r2, #6
 80045b0:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80045b4:	3201      	adds	r2, #1
 80045b6:	60a9      	str	r1, [r5, #8]
 80045b8:	0052      	lsls	r2, r2, #1
 80045ba:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80045bc:	9a01      	ldr	r2, [sp, #4]
 80045be:	2a00      	cmp	r2, #0
 80045c0:	f43f aea7 	beq.w	8004312 <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 80045c4:	9a01      	ldr	r2, [sp, #4]
 80045c6:	3a01      	subs	r2, #1
 80045c8:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80045ca:	9a01      	ldr	r2, [sp, #4]
 80045cc:	2a00      	cmp	r2, #0
 80045ce:	d1f9      	bne.n	80045c4 <HAL_ADC_ConfigChannel+0x404>
 80045d0:	e69f      	b.n	8004312 <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80045d2:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 80045d6:	f47f ae9c 	bne.w	8004312 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045da:	490d      	ldr	r1, [pc, #52]	; (8004610 <HAL_ADC_ConfigChannel+0x450>)
 80045dc:	428a      	cmp	r2, r1
 80045de:	f47f ae98 	bne.w	8004312 <HAL_ADC_ConfigChannel+0x152>
 80045e2:	68aa      	ldr	r2, [r5, #8]
 80045e4:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80045e8:	4332      	orrs	r2, r6
 80045ea:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80045ee:	60aa      	str	r2, [r5, #8]
}
 80045f0:	e695      	b.n	800431e <HAL_ADC_ConfigChannel+0x15e>
 80045f2:	480a      	ldr	r0, [pc, #40]	; (800461c <HAL_ADC_ConfigChannel+0x45c>)
 80045f4:	e712      	b.n	800441c <HAL_ADC_ConfigChannel+0x25c>
 80045f6:	2402      	movs	r4, #2
 80045f8:	e6fe      	b.n	80043f8 <HAL_ADC_ConfigChannel+0x238>
 80045fa:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80045fe:	e6ee      	b.n	80043de <HAL_ADC_ConfigChannel+0x21e>
 8004600:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8004604:	e70a      	b.n	800441c <HAL_ADC_ConfigChannel+0x25c>
 8004606:	2402      	movs	r4, #2
 8004608:	e79b      	b.n	8004542 <HAL_ADC_ConfigChannel+0x382>
 800460a:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 800460e:	e78c      	b.n	800452a <HAL_ADC_ConfigChannel+0x36a>
 8004610:	58026000 	.word	0x58026000
 8004614:	24000280 	.word	0x24000280
 8004618:	053e2d63 	.word	0x053e2d63
 800461c:	fe500000 	.word	0xfe500000

08004620 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8004620:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8004624:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004626:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 8004628:	2a01      	cmp	r2, #1
 800462a:	f000 80e8 	beq.w	80047fe <HAL_ADC_AnalogWDGConfig+0x1de>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800462e:	681a      	ldr	r2, [r3, #0]
{
 8004630:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 8004632:	2401      	movs	r4, #1
 8004634:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004638:	6894      	ldr	r4, [r2, #8]
 800463a:	0765      	lsls	r5, r4, #29
 800463c:	d42a      	bmi.n	8004694 <HAL_ADC_AnalogWDGConfig+0x74>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800463e:	6894      	ldr	r4, [r2, #8]
 8004640:	0724      	lsls	r4, r4, #28
 8004642:	d428      	bmi.n	8004696 <HAL_ADC_AnalogWDGConfig+0x76>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004644:	680c      	ldr	r4, [r1, #0]
 8004646:	4dc5      	ldr	r5, [pc, #788]	; (800495c <HAL_ADC_AnalogWDGConfig+0x33c>)
 8004648:	42ac      	cmp	r4, r5
 800464a:	f000 8094 	beq.w	8004776 <HAL_ADC_AnalogWDGConfig+0x156>
      switch (AnalogWDGConfig->WatchdogMode)
 800464e:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8004652:	d030      	beq.n	80046b6 <HAL_ADC_AnalogWDGConfig+0x96>
 8004654:	d829      	bhi.n	80046aa <HAL_ADC_AnalogWDGConfig+0x8a>
 8004656:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 800465a:	d02c      	beq.n	80046b6 <HAL_ADC_AnalogWDGConfig+0x96>
 800465c:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004660:	d029      	beq.n	80046b6 <HAL_ADC_AnalogWDGConfig+0x96>
 8004662:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8004666:	d026      	beq.n	80046b6 <HAL_ADC_AnalogWDGConfig+0x96>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8004668:	f004 0c01 	and.w	ip, r4, #1
  MODIFY_REG(*preg,
 800466c:	4ebc      	ldr	r6, [pc, #752]	; (8004960 <HAL_ADC_AnalogWDGConfig+0x340>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800466e:	f3c4 5501 	ubfx	r5, r4, #20, #2
 8004672:	f102 000c 	add.w	r0, r2, #12
 8004676:	ea4f 07cc 	mov.w	r7, ip, lsl #3
  MODIFY_REG(*preg,
 800467a:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800467c:	eb07 040c 	add.w	r4, r7, ip
 8004680:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  MODIFY_REG(*preg,
 8004684:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8004688:	ea25 0506 	bic.w	r5, r5, r6
 800468c:	f840 5024 	str.w	r5, [r0, r4, lsl #2]
 8004690:	680c      	ldr	r4, [r1, #0]
}
 8004692:	e023      	b.n	80046dc <HAL_ADC_AnalogWDGConfig+0xbc>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004694:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004696:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004698:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800469a:	f042 0220 	orr.w	r2, r2, #32
 800469e:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80046a6:	bcf0      	pop	{r4, r5, r6, r7}
 80046a8:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 80046aa:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80046ae:	d002      	beq.n	80046b6 <HAL_ADC_AnalogWDGConfig+0x96>
 80046b0:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 80046b4:	d1d8      	bne.n	8004668 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80046b6:	48ab      	ldr	r0, [pc, #684]	; (8004964 <HAL_ADC_AnalogWDGConfig+0x344>)
 80046b8:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80046ba:	6888      	ldr	r0, [r1, #8]
 80046bc:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80046c0:	f000 80d7 	beq.w	8004872 <HAL_ADC_AnalogWDGConfig+0x252>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80046c4:	2d00      	cmp	r5, #0
 80046c6:	f040 80eb 	bne.w	80048a0 <HAL_ADC_AnalogWDGConfig+0x280>
 80046ca:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80046ce:	2501      	movs	r5, #1
 80046d0:	4085      	lsls	r5, r0
 80046d2:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 80046d6:	4328      	orrs	r0, r5
 80046d8:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80046dc:	48a2      	ldr	r0, [pc, #648]	; (8004968 <HAL_ADC_AnalogWDGConfig+0x348>)
 80046de:	6800      	ldr	r0, [r0, #0]
 80046e0:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80046e4:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80046e8:	68d0      	ldr	r0, [r2, #12]
 80046ea:	f000 80b0 	beq.w	800484e <HAL_ADC_AnalogWDGConfig+0x22e>
 80046ee:	f010 0f10 	tst.w	r0, #16
 80046f2:	690d      	ldr	r5, [r1, #16]
 80046f4:	68d0      	ldr	r0, [r2, #12]
 80046f6:	f040 80b1 	bne.w	800485c <HAL_ADC_AnalogWDGConfig+0x23c>
 80046fa:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80046fe:	0040      	lsls	r0, r0, #1
 8004700:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004704:	4d98      	ldr	r5, [pc, #608]	; (8004968 <HAL_ADC_AnalogWDGConfig+0x348>)
 8004706:	682d      	ldr	r5, [r5, #0]
 8004708:	f005 4570 	and.w	r5, r5, #4026531840	; 0xf0000000
 800470c:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 8004710:	f000 8096 	beq.w	8004840 <HAL_ADC_AnalogWDGConfig+0x220>
 8004714:	68d5      	ldr	r5, [r2, #12]
 8004716:	68d6      	ldr	r6, [r2, #12]
 8004718:	f015 0f10 	tst.w	r5, #16
 800471c:	694d      	ldr	r5, [r1, #20]
 800471e:	f040 80a3 	bne.w	8004868 <HAL_ADC_AnalogWDGConfig+0x248>
 8004722:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8004726:	0076      	lsls	r6, r6, #1
 8004728:	40b5      	lsls	r5, r6
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800472a:	4e8e      	ldr	r6, [pc, #568]	; (8004964 <HAL_ADC_AnalogWDGConfig+0x344>)
 800472c:	42b4      	cmp	r4, r6
 800472e:	d068      	beq.n	8004802 <HAL_ADC_AnalogWDGConfig+0x1e2>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004730:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8004734:	f44f 7600 	mov.w	r6, #512	; 0x200
 8004738:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800473c:	4325      	orrs	r5, r4
 800473e:	f8c2 50b8 	str.w	r5, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004742:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 8004746:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800474a:	4320      	orrs	r0, r4
 800474c:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004750:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004752:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8004756:	6558      	str	r0, [r3, #84]	; 0x54
 8004758:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 800475a:	7b09      	ldrb	r1, [r1, #12]
 800475c:	2901      	cmp	r1, #1
 800475e:	f000 8099 	beq.w	8004894 <HAL_ADC_AnalogWDGConfig+0x274>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004762:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004764:	2000      	movs	r0, #0
 8004766:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800476a:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004772:	bcf0      	pop	{r4, r5, r6, r7}
 8004774:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8004776:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 800477a:	f000 8109 	beq.w	8004990 <HAL_ADC_AnalogWDGConfig+0x370>
 800477e:	d82b      	bhi.n	80047d8 <HAL_ADC_AnalogWDGConfig+0x1b8>
 8004780:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8004784:	f000 80f9 	beq.w	800497a <HAL_ADC_AnalogWDGConfig+0x35a>
 8004788:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800478c:	d119      	bne.n	80047c2 <HAL_ADC_AnalogWDGConfig+0x1a2>
  MODIFY_REG(*preg,
 800478e:	68d4      	ldr	r4, [r2, #12]
 8004790:	4876      	ldr	r0, [pc, #472]	; (800496c <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004792:	4020      	ands	r0, r4
 8004794:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8004798:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800479a:	4873      	ldr	r0, [pc, #460]	; (8004968 <HAL_ADC_AnalogWDGConfig+0x348>)
 800479c:	6800      	ldr	r0, [r0, #0]
 800479e:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80047a2:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80047a6:	68d0      	ldr	r0, [r2, #12]
 80047a8:	f000 8083 	beq.w	80048b2 <HAL_ADC_AnalogWDGConfig+0x292>
 80047ac:	f010 0f10 	tst.w	r0, #16
 80047b0:	690d      	ldr	r5, [r1, #16]
 80047b2:	68d0      	ldr	r0, [r2, #12]
 80047b4:	f040 80b9 	bne.w	800492a <HAL_ADC_AnalogWDGConfig+0x30a>
 80047b8:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80047bc:	0040      	lsls	r0, r0, #1
 80047be:	4085      	lsls	r5, r0
 80047c0:	e07c      	b.n	80048bc <HAL_ADC_AnalogWDGConfig+0x29c>
      switch (AnalogWDGConfig->WatchdogMode)
 80047c2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80047c6:	f040 80d3 	bne.w	8004970 <HAL_ADC_AnalogWDGConfig+0x350>
 80047ca:	68d4      	ldr	r4, [r2, #12]
 80047cc:	4867      	ldr	r0, [pc, #412]	; (800496c <HAL_ADC_AnalogWDGConfig+0x34c>)
 80047ce:	4020      	ands	r0, r4
 80047d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80047d4:	60d0      	str	r0, [r2, #12]
}
 80047d6:	e7e0      	b.n	800479a <HAL_ADC_AnalogWDGConfig+0x17a>
 80047d8:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80047dc:	f000 80e3 	beq.w	80049a6 <HAL_ADC_AnalogWDGConfig+0x386>
 80047e0:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 80047e4:	f040 80c4 	bne.w	8004970 <HAL_ADC_AnalogWDGConfig+0x350>
  MODIFY_REG(*preg,
 80047e8:	68d5      	ldr	r5, [r2, #12]
 80047ea:	6888      	ldr	r0, [r1, #8]
 80047ec:	4c5f      	ldr	r4, [pc, #380]	; (800496c <HAL_ADC_AnalogWDGConfig+0x34c>)
 80047ee:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80047f2:	402c      	ands	r4, r5
 80047f4:	4320      	orrs	r0, r4
 80047f6:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 80047fa:	60d0      	str	r0, [r2, #12]
}
 80047fc:	e7cd      	b.n	800479a <HAL_ADC_AnalogWDGConfig+0x17a>
  __HAL_LOCK(hadc);
 80047fe:	2002      	movs	r0, #2
}
 8004800:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004802:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8004806:	f44f 7680 	mov.w	r6, #256	; 0x100
 800480a:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800480e:	4325      	orrs	r5, r4
 8004810:	f8c2 50b0 	str.w	r5, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004814:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 8004818:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800481c:	4320      	orrs	r0, r4
 800481e:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004822:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004824:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8004828:	6558      	str	r0, [r3, #84]	; 0x54
 800482a:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 800482c:	7b09      	ldrb	r1, [r1, #12]
 800482e:	2901      	cmp	r1, #1
 8004830:	f000 808d 	beq.w	800494e <HAL_ADC_AnalogWDGConfig+0x32e>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004834:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004836:	2000      	movs	r0, #0
 8004838:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800483c:	6051      	str	r1, [r2, #4]
}
 800483e:	e72f      	b.n	80046a0 <HAL_ADC_AnalogWDGConfig+0x80>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004840:	68d6      	ldr	r6, [r2, #12]
 8004842:	694d      	ldr	r5, [r1, #20]
 8004844:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8004848:	0076      	lsls	r6, r6, #1
 800484a:	40b5      	lsls	r5, r6
 800484c:	e76d      	b.n	800472a <HAL_ADC_AnalogWDGConfig+0x10a>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800484e:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004852:	690d      	ldr	r5, [r1, #16]
 8004854:	0040      	lsls	r0, r0, #1
 8004856:	fa05 f000 	lsl.w	r0, r5, r0
 800485a:	e753      	b.n	8004704 <HAL_ADC_AnalogWDGConfig+0xe4>
 800485c:	0840      	lsrs	r0, r0, #1
 800485e:	f000 0008 	and.w	r0, r0, #8
 8004862:	fa05 f000 	lsl.w	r0, r5, r0
 8004866:	e74d      	b.n	8004704 <HAL_ADC_AnalogWDGConfig+0xe4>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004868:	0876      	lsrs	r6, r6, #1
 800486a:	f006 0608 	and.w	r6, r6, #8
 800486e:	40b5      	lsls	r5, r6
 8004870:	e75b      	b.n	800472a <HAL_ADC_AnalogWDGConfig+0x10a>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004872:	2d00      	cmp	r5, #0
 8004874:	d064      	beq.n	8004940 <HAL_ADC_AnalogWDGConfig+0x320>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004876:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800487a:	2800      	cmp	r0, #0
 800487c:	f000 809a 	beq.w	80049b4 <HAL_ADC_AnalogWDGConfig+0x394>
  return __builtin_clz(value);
 8004880:	fab0 f080 	clz	r0, r0
 8004884:	2501      	movs	r5, #1
 8004886:	4085      	lsls	r5, r0
 8004888:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 800488c:	4328      	orrs	r0, r5
 800488e:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8004892:	e723      	b.n	80046dc <HAL_ADC_AnalogWDGConfig+0xbc>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004894:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004896:	2000      	movs	r0, #0
 8004898:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800489c:	6051      	str	r1, [r2, #4]
}
 800489e:	e6ff      	b.n	80046a0 <HAL_ADC_AnalogWDGConfig+0x80>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a0:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80048a4:	2800      	cmp	r0, #0
 80048a6:	d050      	beq.n	800494a <HAL_ADC_AnalogWDGConfig+0x32a>
  return __builtin_clz(value);
 80048a8:	fab0 f080 	clz	r0, r0
 80048ac:	2501      	movs	r5, #1
 80048ae:	4085      	lsls	r5, r0
 80048b0:	e70f      	b.n	80046d2 <HAL_ADC_AnalogWDGConfig+0xb2>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80048b2:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80048b6:	690d      	ldr	r5, [r1, #16]
 80048b8:	0040      	lsls	r0, r0, #1
 80048ba:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80048bc:	482a      	ldr	r0, [pc, #168]	; (8004968 <HAL_ADC_AnalogWDGConfig+0x348>)
 80048be:	6800      	ldr	r0, [r0, #0]
 80048c0:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80048c4:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80048c8:	68d0      	ldr	r0, [r2, #12]
 80048ca:	d00a      	beq.n	80048e2 <HAL_ADC_AnalogWDGConfig+0x2c2>
 80048cc:	f010 0f10 	tst.w	r0, #16
 80048d0:	694c      	ldr	r4, [r1, #20]
 80048d2:	68d0      	ldr	r0, [r2, #12]
 80048d4:	d12e      	bne.n	8004934 <HAL_ADC_AnalogWDGConfig+0x314>
 80048d6:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80048da:	0040      	lsls	r0, r0, #1
 80048dc:	fa04 f000 	lsl.w	r0, r4, r0
 80048e0:	e005      	b.n	80048ee <HAL_ADC_AnalogWDGConfig+0x2ce>
 80048e2:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80048e6:	694c      	ldr	r4, [r1, #20]
 80048e8:	0040      	lsls	r0, r0, #1
 80048ea:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80048ee:	6a14      	ldr	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80048f0:	2680      	movs	r6, #128	; 0x80
 80048f2:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80048f6:	4304      	orrs	r4, r0
 80048f8:	6214      	str	r4, [r2, #32]
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80048fa:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80048fc:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8004900:	4328      	orrs	r0, r5
 8004902:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004904:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004906:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800490a:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800490c:	2000      	movs	r0, #0
 800490e:	6016      	str	r6, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 8004910:	7b09      	ldrb	r1, [r1, #12]
 8004912:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004914:	6851      	ldr	r1, [r2, #4]
 8004916:	bf0c      	ite	eq
 8004918:	4331      	orreq	r1, r6
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800491a:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 800491e:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004926:	bcf0      	pop	{r4, r5, r6, r7}
 8004928:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800492a:	0840      	lsrs	r0, r0, #1
 800492c:	f000 0008 	and.w	r0, r0, #8
 8004930:	4085      	lsls	r5, r0
 8004932:	e7c3      	b.n	80048bc <HAL_ADC_AnalogWDGConfig+0x29c>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004934:	0840      	lsrs	r0, r0, #1
 8004936:	f000 0008 	and.w	r0, r0, #8
 800493a:	fa04 f000 	lsl.w	r0, r4, r0
 800493e:	e7d6      	b.n	80048ee <HAL_ADC_AnalogWDGConfig+0x2ce>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004940:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004944:	2501      	movs	r5, #1
 8004946:	4085      	lsls	r5, r0
 8004948:	e79e      	b.n	8004888 <HAL_ADC_AnalogWDGConfig+0x268>
 800494a:	2501      	movs	r5, #1
 800494c:	e6c1      	b.n	80046d2 <HAL_ADC_AnalogWDGConfig+0xb2>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800494e:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004950:	2000      	movs	r0, #0
 8004952:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004956:	6051      	str	r1, [r2, #4]
}
 8004958:	e6a2      	b.n	80046a0 <HAL_ADC_AnalogWDGConfig+0x80>
 800495a:	bf00      	nop
 800495c:	7dc00000 	.word	0x7dc00000
 8004960:	7dcfffff 	.word	0x7dcfffff
 8004964:	001fffff 	.word	0x001fffff
 8004968:	5c001000 	.word	0x5c001000
 800496c:	823fffff 	.word	0x823fffff
  MODIFY_REG(*preg,
 8004970:	68d4      	ldr	r4, [r2, #12]
 8004972:	4811      	ldr	r0, [pc, #68]	; (80049b8 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004974:	4020      	ands	r0, r4
 8004976:	60d0      	str	r0, [r2, #12]
}
 8004978:	e70f      	b.n	800479a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 800497a:	68d5      	ldr	r5, [r2, #12]
 800497c:	6888      	ldr	r0, [r1, #8]
 800497e:	4c0e      	ldr	r4, [pc, #56]	; (80049b8 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004980:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004984:	402c      	ands	r4, r5
 8004986:	4320      	orrs	r0, r4
 8004988:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800498c:	60d0      	str	r0, [r2, #12]
}
 800498e:	e704      	b.n	800479a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 8004990:	68d5      	ldr	r5, [r2, #12]
 8004992:	6888      	ldr	r0, [r1, #8]
 8004994:	4c08      	ldr	r4, [pc, #32]	; (80049b8 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004996:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800499a:	402c      	ands	r4, r5
 800499c:	4320      	orrs	r0, r4
 800499e:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 80049a2:	60d0      	str	r0, [r2, #12]
}
 80049a4:	e6f9      	b.n	800479a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 80049a6:	68d4      	ldr	r4, [r2, #12]
 80049a8:	4803      	ldr	r0, [pc, #12]	; (80049b8 <HAL_ADC_AnalogWDGConfig+0x398>)
 80049aa:	4020      	ands	r0, r4
 80049ac:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 80049b0:	60d0      	str	r0, [r2, #12]
}
 80049b2:	e6f2      	b.n	800479a <HAL_ADC_AnalogWDGConfig+0x17a>
 80049b4:	2501      	movs	r5, #1
 80049b6:	e767      	b.n	8004888 <HAL_ADC_AnalogWDGConfig+0x268>
 80049b8:	823fffff 	.word	0x823fffff

080049bc <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049bc:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	07d1      	lsls	r1, r2, #31
 80049c2:	d501      	bpl.n	80049c8 <ADC_Enable+0xc>
  return HAL_OK;
 80049c4:	2000      	movs	r0, #0
}
 80049c6:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80049c8:	6899      	ldr	r1, [r3, #8]
 80049ca:	4a21      	ldr	r2, [pc, #132]	; (8004a50 <ADC_Enable+0x94>)
 80049cc:	4211      	tst	r1, r2
{
 80049ce:	b570      	push	{r4, r5, r6, lr}
 80049d0:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80049d2:	d008      	beq.n	80049e6 <ADC_Enable+0x2a>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 80049d6:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049d8:	f043 0310 	orr.w	r3, r3, #16
 80049dc:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049e0:	4303      	orrs	r3, r0
 80049e2:	65a3      	str	r3, [r4, #88]	; 0x58
}
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 80049e6:	6899      	ldr	r1, [r3, #8]
 80049e8:	4a1a      	ldr	r2, [pc, #104]	; (8004a54 <ADC_Enable+0x98>)
 80049ea:	400a      	ands	r2, r1
 80049ec:	f042 0201 	orr.w	r2, r2, #1
 80049f0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80049f2:	f7ff fa13 	bl	8003e1c <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	4a17      	ldr	r2, [pc, #92]	; (8004a58 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 80049fa:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d01f      	beq.n	8004a40 <ADC_Enable+0x84>
 8004a00:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d01b      	beq.n	8004a40 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004a08:	4a14      	ldr	r2, [pc, #80]	; (8004a5c <ADC_Enable+0xa0>)
 8004a0a:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	07d6      	lsls	r6, r2, #31
 8004a10:	d414      	bmi.n	8004a3c <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 8004a12:	4e10      	ldr	r6, [pc, #64]	; (8004a54 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a14:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a16:	07d0      	lsls	r0, r2, #31
 8004a18:	d404      	bmi.n	8004a24 <ADC_Enable+0x68>
  MODIFY_REG(ADCx->CR,
 8004a1a:	689a      	ldr	r2, [r3, #8]
 8004a1c:	4032      	ands	r2, r6
 8004a1e:	f042 0201 	orr.w	r2, r2, #1
 8004a22:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a24:	f7ff f9fa 	bl	8003e1c <HAL_GetTick>
 8004a28:	1b43      	subs	r3, r0, r5
 8004a2a:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a2c:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a2e:	d902      	bls.n	8004a36 <ADC_Enable+0x7a>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	07d1      	lsls	r1, r2, #31
 8004a34:	d5ce      	bpl.n	80049d4 <ADC_Enable+0x18>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	07d2      	lsls	r2, r2, #31
 8004a3a:	d5eb      	bpl.n	8004a14 <ADC_Enable+0x58>
  return HAL_OK;
 8004a3c:	2000      	movs	r0, #0
}
 8004a3e:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004a40:	4a07      	ldr	r2, [pc, #28]	; (8004a60 <ADC_Enable+0xa4>)
 8004a42:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a44:	06d2      	lsls	r2, r2, #27
 8004a46:	d0e1      	beq.n	8004a0c <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a48:	4a06      	ldr	r2, [pc, #24]	; (8004a64 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d1de      	bne.n	8004a0c <ADC_Enable+0x50>
 8004a4e:	e7f5      	b.n	8004a3c <ADC_Enable+0x80>
 8004a50:	8000003f 	.word	0x8000003f
 8004a54:	7fffffc0 	.word	0x7fffffc0
 8004a58:	40022000 	.word	0x40022000
 8004a5c:	58026300 	.word	0x58026300
 8004a60:	40022300 	.word	0x40022300
 8004a64:	40022100 	.word	0x40022100

08004a68 <ADC_Disable>:
{
 8004a68:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004a6a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004a6c:	689a      	ldr	r2, [r3, #8]
 8004a6e:	0795      	lsls	r5, r2, #30
 8004a70:	d502      	bpl.n	8004a78 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a72:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8004a74:	2000      	movs	r0, #0
}
 8004a76:	bd38      	pop	{r3, r4, r5, pc}
 8004a78:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a7a:	07d4      	lsls	r4, r2, #31
 8004a7c:	d529      	bpl.n	8004ad2 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	4604      	mov	r4, r0
 8004a82:	f002 020d 	and.w	r2, r2, #13
 8004a86:	2a01      	cmp	r2, #1
 8004a88:	d008      	beq.n	8004a9c <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8004a8c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a8e:	f043 0310 	orr.w	r3, r3, #16
 8004a92:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a96:	4303      	orrs	r3, r0
 8004a98:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8004a9a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8004a9c:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004a9e:	2103      	movs	r1, #3
 8004aa0:	4a0d      	ldr	r2, [pc, #52]	; (8004ad8 <ADC_Disable+0x70>)
 8004aa2:	4002      	ands	r2, r0
 8004aa4:	f042 0202 	orr.w	r2, r2, #2
 8004aa8:	609a      	str	r2, [r3, #8]
 8004aaa:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8004aac:	f7ff f9b6 	bl	8003e1c <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ab0:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8004ab2:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	07d9      	lsls	r1, r3, #31
 8004ab8:	d50b      	bpl.n	8004ad2 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004aba:	f7ff f9af 	bl	8003e1c <HAL_GetTick>
 8004abe:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ac0:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004ac2:	2802      	cmp	r0, #2
 8004ac4:	d902      	bls.n	8004acc <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	07d2      	lsls	r2, r2, #31
 8004aca:	d4de      	bmi.n	8004a8a <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	07db      	lsls	r3, r3, #31
 8004ad0:	d4f3      	bmi.n	8004aba <ADC_Disable+0x52>
  return HAL_OK;
 8004ad2:	2000      	movs	r0, #0
}
 8004ad4:	bd38      	pop	{r3, r4, r5, pc}
 8004ad6:	bf00      	nop
 8004ad8:	7fffffc0 	.word	0x7fffffc0

08004adc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004adc:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004ade:	4a5a      	ldr	r2, [pc, #360]	; (8004c48 <ADC_ConfigureBoostMode+0x16c>)
{
 8004ae0:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004ae2:	6803      	ldr	r3, [r0, #0]
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d029      	beq.n	8004b3c <ADC_ConfigureBoostMode+0x60>
 8004ae8:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d025      	beq.n	8004b3c <ADC_ConfigureBoostMode+0x60>
 8004af0:	4b56      	ldr	r3, [pc, #344]	; (8004c4c <ADC_ConfigureBoostMode+0x170>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8004af8:	bf14      	ite	ne
 8004afa:	2301      	movne	r3, #1
 8004afc:	2300      	moveq	r3, #0
 8004afe:	b333      	cbz	r3, 8004b4e <ADC_ConfigureBoostMode+0x72>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004b00:	f003 fd28 	bl	8008554 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8004b04:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8004b06:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8004b08:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004b0c:	f000 808b 	beq.w	8004c26 <ADC_ConfigureBoostMode+0x14a>
 8004b10:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004b14:	d06f      	beq.n	8004bf6 <ADC_ConfigureBoostMode+0x11a>
 8004b16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b1a:	f000 8084 	beq.w	8004c26 <ADC_ConfigureBoostMode+0x14a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004b1e:	f7ff f995 	bl	8003e4c <HAL_GetREVID>
 8004b22:	f241 0303 	movw	r3, #4099	; 0x1003
 8004b26:	4298      	cmp	r0, r3
 8004b28:	d84e      	bhi.n	8004bc8 <ADC_ConfigureBoostMode+0xec>
  {
    if (freq > 20000000UL)
 8004b2a:	4b49      	ldr	r3, [pc, #292]	; (8004c50 <ADC_ConfigureBoostMode+0x174>)
 8004b2c:	429d      	cmp	r5, r3
 8004b2e:	d92d      	bls.n	8004b8c <ADC_ConfigureBoostMode+0xb0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004b30:	6822      	ldr	r2, [r4, #0]
 8004b32:	6893      	ldr	r3, [r2, #8]
 8004b34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b38:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004b3a:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004b3c:	4b45      	ldr	r3, [pc, #276]	; (8004c54 <ADC_ConfigureBoostMode+0x178>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8004b44:	bf14      	ite	ne
 8004b46:	2301      	movne	r3, #1
 8004b48:	2300      	moveq	r3, #0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1d8      	bne.n	8004b00 <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004b4e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004b52:	f004 fe33 	bl	80097bc <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8004b56:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004b58:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8004b5a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004b5e:	d06c      	beq.n	8004c3a <ADC_ConfigureBoostMode+0x15e>
 8004b60:	d808      	bhi.n	8004b74 <ADC_ConfigureBoostMode+0x98>
 8004b62:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004b66:	d050      	beq.n	8004c0a <ADC_ConfigureBoostMode+0x12e>
 8004b68:	d916      	bls.n	8004b98 <ADC_ConfigureBoostMode+0xbc>
 8004b6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b6e:	d1d6      	bne.n	8004b1e <ADC_ConfigureBoostMode+0x42>
        freq /= 32UL;
 8004b70:	0945      	lsrs	r5, r0, #5
        break;
 8004b72:	e7d4      	b.n	8004b1e <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 8004b74:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004b78:	d045      	beq.n	8004c06 <ADC_ConfigureBoostMode+0x12a>
 8004b7a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004b7e:	d1ce      	bne.n	8004b1e <ADC_ConfigureBoostMode+0x42>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004b80:	f7ff f964 	bl	8003e4c <HAL_GetREVID>
 8004b84:	f241 0303 	movw	r3, #4099	; 0x1003
 8004b88:	4298      	cmp	r0, r3
 8004b8a:	d840      	bhi.n	8004c0e <ADC_ConfigureBoostMode+0x132>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004b8c:	6822      	ldr	r2, [r4, #0]
 8004b8e:	6893      	ldr	r3, [r2, #8]
 8004b90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b94:	6093      	str	r3, [r2, #8]
}
 8004b96:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8004b98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b9c:	d006      	beq.n	8004bac <ADC_ConfigureBoostMode+0xd0>
 8004b9e:	d90a      	bls.n	8004bb6 <ADC_ConfigureBoostMode+0xda>
 8004ba0:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004ba4:	d002      	beq.n	8004bac <ADC_ConfigureBoostMode+0xd0>
 8004ba6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004baa:	d1b8      	bne.n	8004b1e <ADC_ConfigureBoostMode+0x42>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004bac:	0c9b      	lsrs	r3, r3, #18
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8004bb4:	e7b3      	b.n	8004b1e <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 8004bb6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004bba:	d0f7      	beq.n	8004bac <ADC_ConfigureBoostMode+0xd0>
 8004bbc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004bc0:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8004bc4:	d0f2      	beq.n	8004bac <ADC_ConfigureBoostMode+0xd0>
 8004bc6:	e7aa      	b.n	8004b1e <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8004bc8:	4b23      	ldr	r3, [pc, #140]	; (8004c58 <ADC_ConfigureBoostMode+0x17c>)
 8004bca:	429d      	cmp	r5, r3
 8004bcc:	d805      	bhi.n	8004bda <ADC_ConfigureBoostMode+0xfe>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004bce:	6822      	ldr	r2, [r4, #0]
 8004bd0:	6893      	ldr	r3, [r2, #8]
 8004bd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bd6:	6093      	str	r3, [r2, #8]
}
 8004bd8:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8004bda:	4b20      	ldr	r3, [pc, #128]	; (8004c5c <ADC_ConfigureBoostMode+0x180>)
 8004bdc:	429d      	cmp	r5, r3
 8004bde:	d91a      	bls.n	8004c16 <ADC_ConfigureBoostMode+0x13a>
    else if (freq <= 25000000UL)
 8004be0:	4b1f      	ldr	r3, [pc, #124]	; (8004c60 <ADC_ConfigureBoostMode+0x184>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004be2:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8004be4:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004be6:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8004be8:	d829      	bhi.n	8004c3e <ADC_ConfigureBoostMode+0x162>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004bea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bf2:	6093      	str	r3, [r2, #8]
}
 8004bf4:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8004bf6:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004bf8:	f7ff f928 	bl	8003e4c <HAL_GetREVID>
 8004bfc:	f241 0303 	movw	r3, #4099	; 0x1003
 8004c00:	4298      	cmp	r0, r3
 8004c02:	d8e1      	bhi.n	8004bc8 <ADC_ConfigureBoostMode+0xec>
 8004c04:	e791      	b.n	8004b2a <ADC_ConfigureBoostMode+0x4e>
        freq /= 128UL;
 8004c06:	09c5      	lsrs	r5, r0, #7
        break;
 8004c08:	e789      	b.n	8004b1e <ADC_ConfigureBoostMode+0x42>
        freq /= 16UL;
 8004c0a:	0905      	lsrs	r5, r0, #4
        break;
 8004c0c:	e787      	b.n	8004b1e <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8004c0e:	4b12      	ldr	r3, [pc, #72]	; (8004c58 <ADC_ConfigureBoostMode+0x17c>)
 8004c10:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8004c14:	d2db      	bcs.n	8004bce <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004c16:	6822      	ldr	r2, [r4, #0]
 8004c18:	6893      	ldr	r3, [r2, #8]
 8004c1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c22:	6093      	str	r3, [r2, #8]
}
 8004c24:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004c26:	0c1b      	lsrs	r3, r3, #16
 8004c28:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004c2c:	f7ff f90e 	bl	8003e4c <HAL_GetREVID>
 8004c30:	f241 0303 	movw	r3, #4099	; 0x1003
 8004c34:	4298      	cmp	r0, r3
 8004c36:	d8c7      	bhi.n	8004bc8 <ADC_ConfigureBoostMode+0xec>
 8004c38:	e777      	b.n	8004b2a <ADC_ConfigureBoostMode+0x4e>
        freq /= 64UL;
 8004c3a:	0985      	lsrs	r5, r0, #6
        break;
 8004c3c:	e76f      	b.n	8004b1e <ADC_ConfigureBoostMode+0x42>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004c3e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004c42:	6093      	str	r3, [r2, #8]
}
 8004c44:	bd38      	pop	{r3, r4, r5, pc}
 8004c46:	bf00      	nop
 8004c48:	40022000 	.word	0x40022000
 8004c4c:	58026300 	.word	0x58026300
 8004c50:	01312d00 	.word	0x01312d00
 8004c54:	40022300 	.word	0x40022300
 8004c58:	00bebc21 	.word	0x00bebc21
 8004c5c:	017d7841 	.word	0x017d7841
 8004c60:	02faf081 	.word	0x02faf081

08004c64 <HAL_ADC_Init>:
{
 8004c64:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8004c66:	2300      	movs	r3, #0
{
 8004c68:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8004c6a:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	f000 80d0 	beq.w	8004e12 <HAL_ADC_Init+0x1ae>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004c72:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8004c74:	4604      	mov	r4, r0
 8004c76:	2d00      	cmp	r5, #0
 8004c78:	f000 80ba 	beq.w	8004df0 <HAL_ADC_Init+0x18c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004c7c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004c7e:	6893      	ldr	r3, [r2, #8]
 8004c80:	009d      	lsls	r5, r3, #2
 8004c82:	d503      	bpl.n	8004c8c <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004c84:	6891      	ldr	r1, [r2, #8]
 8004c86:	4b71      	ldr	r3, [pc, #452]	; (8004e4c <HAL_ADC_Init+0x1e8>)
 8004c88:	400b      	ands	r3, r1
 8004c8a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004c8c:	6893      	ldr	r3, [r2, #8]
 8004c8e:	00d8      	lsls	r0, r3, #3
 8004c90:	d416      	bmi.n	8004cc0 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c92:	4b6f      	ldr	r3, [pc, #444]	; (8004e50 <HAL_ADC_Init+0x1ec>)
 8004c94:	4d6f      	ldr	r5, [pc, #444]	; (8004e54 <HAL_ADC_Init+0x1f0>)
 8004c96:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004c98:	6890      	ldr	r0, [r2, #8]
 8004c9a:	099b      	lsrs	r3, r3, #6
 8004c9c:	496e      	ldr	r1, [pc, #440]	; (8004e58 <HAL_ADC_Init+0x1f4>)
 8004c9e:	fba5 5303 	umull	r5, r3, r5, r3
 8004ca2:	4001      	ands	r1, r0
 8004ca4:	099b      	lsrs	r3, r3, #6
 8004ca6:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004caa:	3301      	adds	r3, #1
 8004cac:	6091      	str	r1, [r2, #8]
 8004cae:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004cb0:	9b01      	ldr	r3, [sp, #4]
 8004cb2:	b12b      	cbz	r3, 8004cc0 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8004cb4:	9b01      	ldr	r3, [sp, #4]
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004cba:	9b01      	ldr	r3, [sp, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1f9      	bne.n	8004cb4 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004cc0:	6893      	ldr	r3, [r2, #8]
 8004cc2:	00d9      	lsls	r1, r3, #3
 8004cc4:	d424      	bmi.n	8004d10 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cc6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004cc8:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cca:	f043 0310 	orr.w	r3, r3, #16
 8004cce:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cd0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004cd2:	432b      	orrs	r3, r5
 8004cd4:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004cd6:	6893      	ldr	r3, [r2, #8]
 8004cd8:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004cdc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004cde:	d11d      	bne.n	8004d1c <HAL_ADC_Init+0xb8>
 8004ce0:	06db      	lsls	r3, r3, #27
 8004ce2:	d41b      	bmi.n	8004d1c <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8004ce4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004ce6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004cea:	f043 0302 	orr.w	r3, r3, #2
 8004cee:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004cf0:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cf2:	07de      	lsls	r6, r3, #31
 8004cf4:	d428      	bmi.n	8004d48 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004cf6:	4b59      	ldr	r3, [pc, #356]	; (8004e5c <HAL_ADC_Init+0x1f8>)
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d017      	beq.n	8004d2c <HAL_ADC_Init+0xc8>
 8004cfc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d013      	beq.n	8004d2c <HAL_ADC_Init+0xc8>
 8004d04:	4b56      	ldr	r3, [pc, #344]	; (8004e60 <HAL_ADC_Init+0x1fc>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	07d9      	lsls	r1, r3, #31
 8004d0a:	d41d      	bmi.n	8004d48 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004d0c:	4a55      	ldr	r2, [pc, #340]	; (8004e64 <HAL_ADC_Init+0x200>)
 8004d0e:	e015      	b.n	8004d3c <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d10:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d12:	2500      	movs	r5, #0
 8004d14:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004d18:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004d1a:	d0e1      	beq.n	8004ce0 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004d1e:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d20:	f043 0310 	orr.w	r3, r3, #16
}
 8004d24:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d26:	6563      	str	r3, [r4, #84]	; 0x54
}
 8004d28:	b002      	add	sp, #8
 8004d2a:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d2c:	4a4b      	ldr	r2, [pc, #300]	; (8004e5c <HAL_ADC_Init+0x1f8>)
 8004d2e:	4b4e      	ldr	r3, [pc, #312]	; (8004e68 <HAL_ADC_Init+0x204>)
 8004d30:	6892      	ldr	r2, [r2, #8]
 8004d32:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	07d8      	lsls	r0, r3, #31
 8004d38:	d406      	bmi.n	8004d48 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004d3a:	4a4c      	ldr	r2, [pc, #304]	; (8004e6c <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004d3c:	6893      	ldr	r3, [r2, #8]
 8004d3e:	6861      	ldr	r1, [r4, #4]
 8004d40:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004d44:	430b      	orrs	r3, r1
 8004d46:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004d48:	f7ff f880 	bl	8003e4c <HAL_GetREVID>
 8004d4c:	f241 0303 	movw	r3, #4099	; 0x1003
 8004d50:	68a1      	ldr	r1, [r4, #8]
 8004d52:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004d54:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004d56:	d851      	bhi.n	8004dfc <HAL_ADC_Init+0x198>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004d58:	7d66      	ldrb	r6, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004d5a:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004d5c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004d5e:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 8004d62:	4302      	orrs	r2, r0
 8004d64:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d103      	bne.n	8004d72 <HAL_ADC_Init+0x10e>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004d6a:	6a23      	ldr	r3, [r4, #32]
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d74:	b123      	cbz	r3, 8004d80 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004d76:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004d7a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004d7c:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004d7e:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004d80:	6823      	ldr	r3, [r4, #0]
 8004d82:	493b      	ldr	r1, [pc, #236]	; (8004e70 <HAL_ADC_Init+0x20c>)
 8004d84:	68d8      	ldr	r0, [r3, #12]
 8004d86:	4001      	ands	r1, r0
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d8c:	689a      	ldr	r2, [r3, #8]
 8004d8e:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004d92:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d94:	d11c      	bne.n	8004dd0 <HAL_ADC_Init+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004d96:	0712      	lsls	r2, r2, #28
 8004d98:	d41a      	bmi.n	8004dd0 <HAL_ADC_Init+0x16c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004d9a:	68d9      	ldr	r1, [r3, #12]
 8004d9c:	4a35      	ldr	r2, [pc, #212]	; (8004e74 <HAL_ADC_Init+0x210>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004d9e:	7d20      	ldrb	r0, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004da0:	400a      	ands	r2, r1
 8004da2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004da4:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8004da8:	430a      	orrs	r2, r1
 8004daa:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8004dac:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8004db0:	2a01      	cmp	r2, #1
 8004db2:	d03a      	beq.n	8004e2a <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004db4:	691a      	ldr	r2, [r3, #16]
 8004db6:	f022 0201 	bic.w	r2, r2, #1
 8004dba:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004dbc:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8004dbe:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004dc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004dc2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8004dca:	f7ff fe87 	bl	8004adc <ADC_ConfigureBoostMode>
 8004dce:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004dd0:	68e2      	ldr	r2, [r4, #12]
 8004dd2:	2a01      	cmp	r2, #1
 8004dd4:	d021      	beq.n	8004e1a <HAL_ADC_Init+0x1b6>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004dd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dd8:	f022 020f 	bic.w	r2, r2, #15
 8004ddc:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004dde:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8004de0:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004de2:	f023 0303 	bic.w	r3, r3, #3
 8004de6:	f043 0301 	orr.w	r3, r3, #1
 8004dea:	6563      	str	r3, [r4, #84]	; 0x54
}
 8004dec:	b002      	add	sp, #8
 8004dee:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8004df0:	f7fe fc3e 	bl	8003670 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004df4:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8004df6:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8004dfa:	e73f      	b.n	8004c7c <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004dfc:	2910      	cmp	r1, #16
 8004dfe:	d1ab      	bne.n	8004d58 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004e00:	7d60      	ldrb	r0, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004e02:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004e04:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004e06:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	f042 021c 	orr.w	r2, r2, #28
 8004e10:	e7a9      	b.n	8004d66 <HAL_ADC_Init+0x102>
    return HAL_ERROR;
 8004e12:	2501      	movs	r5, #1
}
 8004e14:	4628      	mov	r0, r5
 8004e16:	b002      	add	sp, #8
 8004e18:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004e1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e1c:	69a2      	ldr	r2, [r4, #24]
 8004e1e:	f021 010f 	bic.w	r1, r1, #15
 8004e22:	3a01      	subs	r2, #1
 8004e24:	430a      	orrs	r2, r1
 8004e26:	631a      	str	r2, [r3, #48]	; 0x30
 8004e28:	e7d9      	b.n	8004dde <HAL_ADC_Init+0x17a>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004e2a:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8004e2e:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8004e30:	3901      	subs	r1, #1
 8004e32:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8004e34:	4332      	orrs	r2, r6
 8004e36:	691e      	ldr	r6, [r3, #16]
 8004e38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004e3c:	490e      	ldr	r1, [pc, #56]	; (8004e78 <HAL_ADC_Init+0x214>)
 8004e3e:	4302      	orrs	r2, r0
 8004e40:	4031      	ands	r1, r6
 8004e42:	430a      	orrs	r2, r1
 8004e44:	f042 0201 	orr.w	r2, r2, #1
 8004e48:	611a      	str	r2, [r3, #16]
 8004e4a:	e7b7      	b.n	8004dbc <HAL_ADC_Init+0x158>
 8004e4c:	5fffffc0 	.word	0x5fffffc0
 8004e50:	24000280 	.word	0x24000280
 8004e54:	053e2d63 	.word	0x053e2d63
 8004e58:	6fffffc0 	.word	0x6fffffc0
 8004e5c:	40022000 	.word	0x40022000
 8004e60:	58026000 	.word	0x58026000
 8004e64:	58026300 	.word	0x58026300
 8004e68:	40022100 	.word	0x40022100
 8004e6c:	40022300 	.word	0x40022300
 8004e70:	fff0c003 	.word	0xfff0c003
 8004e74:	ffffbffc 	.word	0xffffbffc
 8004e78:	fc00f81e 	.word	0xfc00f81e

08004e7c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e7e:	460d      	mov	r5, r1
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e80:	f890 1050 	ldrb.w	r1, [r0, #80]	; 0x50
{
 8004e84:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004e86:	2600      	movs	r6, #0
  __HAL_LOCK(hadc);
 8004e88:	2901      	cmp	r1, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004e8a:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hadc);
 8004e8c:	d03e      	beq.n	8004f0c <HAL_ADCEx_Calibration_Start+0x90>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	4604      	mov	r4, r0
 8004e92:	4617      	mov	r7, r2
 8004e94:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004e98:	f7ff fde6 	bl	8004a68 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e9c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (tmp_hal_status == HAL_OK)
 8004e9e:	b9e0      	cbnz	r0, 8004eda <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8004ea0:	4e1c      	ldr	r6, [pc, #112]	; (8004f14 <HAL_ADCEx_Calibration_Start+0x98>)
  MODIFY_REG(ADCx->CR,
 8004ea2:	f007 4280 	and.w	r2, r7, #1073741824	; 0x40000000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8004ea6:	6821      	ldr	r1, [r4, #0]
 8004ea8:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
    ADC_STATE_CLR_SET(hadc->State,
 8004eac:	401e      	ands	r6, r3
 8004eae:	4b1a      	ldr	r3, [pc, #104]	; (8004f18 <HAL_ADCEx_Calibration_Start+0x9c>)

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004eb0:	4f1a      	ldr	r7, [pc, #104]	; (8004f1c <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8004eb2:	f046 0602 	orr.w	r6, r6, #2
 8004eb6:	6566      	str	r6, [r4, #84]	; 0x54
 8004eb8:	688e      	ldr	r6, [r1, #8]
 8004eba:	4033      	ands	r3, r6
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	432b      	orrs	r3, r5
 8004ec0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004ec4:	608b      	str	r3, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004ec6:	688b      	ldr	r3, [r1, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	db0e      	blt.n	8004eea <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ecc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004ece:	f023 0303 	bic.w	r3, r3, #3
 8004ed2:	f043 0301 	orr.w	r3, r3, #1
 8004ed6:	6563      	str	r3, [r4, #84]	; 0x54
 8004ed8:	e002      	b.n	8004ee0 <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004eda:	f043 0310 	orr.w	r3, r3, #16
 8004ede:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8004ee6:	b003      	add	sp, #12
 8004ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8004eea:	9b01      	ldr	r3, [sp, #4]
 8004eec:	3301      	adds	r3, #1
 8004eee:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004ef0:	9b01      	ldr	r3, [sp, #4]
 8004ef2:	42bb      	cmp	r3, r7
 8004ef4:	d3e7      	bcc.n	8004ec6 <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8004ef6:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8004ef8:	2200      	movs	r2, #0
        return HAL_ERROR;
 8004efa:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8004efc:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8004f00:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8004f04:	f043 0310 	orr.w	r3, r3, #16
 8004f08:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8004f0a:	e7ec      	b.n	8004ee6 <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8004f0c:	2002      	movs	r0, #2
}
 8004f0e:	b003      	add	sp, #12
 8004f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f12:	bf00      	nop
 8004f14:	ffffeefd 	.word	0xffffeefd
 8004f18:	3ffeffc0 	.word	0x3ffeffc0
 8004f1c:	25c3f800 	.word	0x25c3f800

08004f20 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004f20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004f24:	f8d0 9000 	ldr.w	r9, [r0]
{
 8004f28:	b09b      	sub	sp, #108	; 0x6c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f2a:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8004f2e:	f015 0504 	ands.w	r5, r5, #4
 8004f32:	d116      	bne.n	8004f62 <HAL_ADCEx_MultiModeStart_DMA+0x42>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004f34:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8004f38:	4604      	mov	r4, r0
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d011      	beq.n	8004f62 <HAL_ADCEx_MultiModeStart_DMA+0x42>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004f3e:	4b2e      	ldr	r3, [pc, #184]	; (8004ff8 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
    __HAL_LOCK(hadc);
 8004f40:	2601      	movs	r6, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004f42:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004f44:	4599      	cmp	r9, r3
    __HAL_LOCK(hadc);
 8004f46:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004f4a:	9517      	str	r5, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004f4c:	d00d      	beq.n	8004f6a <HAL_ADCEx_MultiModeStart_DMA+0x4a>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f4e:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8004f50:	4630      	mov	r0, r6
      __HAL_UNLOCK(hadc);
 8004f52:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f56:	f043 0320 	orr.w	r3, r3, #32
 8004f5a:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8004f5c:	b01b      	add	sp, #108	; 0x6c
 8004f5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8004f62:	2002      	movs	r0, #2
}
 8004f64:	b01b      	add	sp, #108	; 0x6c
 8004f66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f6a:	4d24      	ldr	r5, [pc, #144]	; (8004ffc <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
 8004f6c:	460f      	mov	r7, r1
 8004f6e:	4690      	mov	r8, r2
 8004f70:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8004f72:	f7ff fd23 	bl	80049bc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004f76:	b128      	cbz	r0, 8004f84 <HAL_ADCEx_MultiModeStart_DMA+0x64>
      __HAL_UNLOCK(hadc);
 8004f78:	2300      	movs	r3, #0
 8004f7a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8004f7e:	b01b      	add	sp, #108	; 0x6c
 8004f80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8004f84:	a801      	add	r0, sp, #4
 8004f86:	f7ff fd19 	bl	80049bc <ADC_Enable>
 8004f8a:	4603      	mov	r3, r0
    if (tmp_hal_status == HAL_OK)
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	d1f3      	bne.n	8004f78 <HAL_ADCEx_MultiModeStart_DMA+0x58>
      ADC_STATE_CLR_SET(hadc->State,
 8004f90:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004f92:	4a1b      	ldr	r2, [pc, #108]	; (8005000 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004f94:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
      ADC_STATE_CLR_SET(hadc->State,
 8004f96:	400a      	ands	r2, r1
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004f98:	4e1a      	ldr	r6, [pc, #104]	; (8005004 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004f9a:	f8df c074 	ldr.w	ip, [pc, #116]	; 8005010 <HAL_ADCEx_MultiModeStart_DMA+0xf0>
      ADC_STATE_CLR_SET(hadc->State,
 8004f9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8004fa2:	4919      	ldr	r1, [pc, #100]	; (8005008 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
      ADC_STATE_CLR_SET(hadc->State,
 8004fa4:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8004fa6:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004fa8:	63c6      	str	r6, [r0, #60]	; 0x3c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004faa:	6826      	ldr	r6, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004fac:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004fb0:	454e      	cmp	r6, r9
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8004fb2:	64c1      	str	r1, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004fb4:	d01c      	beq.n	8004ff0 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8004fb6:	42ae      	cmp	r6, r5
 8004fb8:	d01a      	beq.n	8004ff0 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8004fba:	f8df c058 	ldr.w	ip, [pc, #88]	; 8005014 <HAL_ADCEx_MultiModeStart_DMA+0xf4>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004fbe:	211c      	movs	r1, #28
      __HAL_UNLOCK(hadc);
 8004fc0:	2500      	movs	r5, #0
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004fc2:	4643      	mov	r3, r8
 8004fc4:	463a      	mov	r2, r7
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004fc6:	6031      	str	r1, [r6, #0]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004fc8:	f10c 010c 	add.w	r1, ip, #12
      __HAL_UNLOCK(hadc);
 8004fcc:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004fd0:	6875      	ldr	r5, [r6, #4]
 8004fd2:	f045 0510 	orr.w	r5, r5, #16
 8004fd6:	6075      	str	r5, [r6, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004fd8:	f000 fe70 	bl	8005cbc <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004fdc:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004fde:	4b0b      	ldr	r3, [pc, #44]	; (800500c <HAL_ADCEx_MultiModeStart_DMA+0xec>)
 8004fe0:	6891      	ldr	r1, [r2, #8]
 8004fe2:	400b      	ands	r3, r1
 8004fe4:	f043 0304 	orr.w	r3, r3, #4
 8004fe8:	6093      	str	r3, [r2, #8]
}
 8004fea:	b01b      	add	sp, #108	; 0x6c
 8004fec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004ff0:	f8df c024 	ldr.w	ip, [pc, #36]	; 8005018 <HAL_ADCEx_MultiModeStart_DMA+0xf8>
 8004ff4:	e7e3      	b.n	8004fbe <HAL_ADCEx_MultiModeStart_DMA+0x9e>
 8004ff6:	bf00      	nop
 8004ff8:	40022000 	.word	0x40022000
 8004ffc:	40022100 	.word	0x40022100
 8005000:	fffff0fe 	.word	0xfffff0fe
 8005004:	08004139 	.word	0x08004139
 8005008:	080041a5 	.word	0x080041a5
 800500c:	7fffffc0 	.word	0x7fffffc0
 8005010:	08003eb5 	.word	0x08003eb5
 8005014:	58026300 	.word	0x58026300
 8005018:	40022300 	.word	0x40022300

0800501c <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop

08005020 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop

08005024 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop

08005028 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop

0800502c <HAL_ADCEx_EndOfSamplingCallback>:
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop

08005030 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005030:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005032:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8005036:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005038:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 800503a:	2a01      	cmp	r2, #1
 800503c:	d04d      	beq.n	80050da <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800503e:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005040:	4c2b      	ldr	r4, [pc, #172]	; (80050f0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005042:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8005044:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005046:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005048:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800504a:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 800504c:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005050:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005052:	d008      	beq.n	8005066 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005054:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005056:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800505a:	f041 0120 	orr.w	r1, r1, #32
 800505e:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8005060:	b01a      	add	sp, #104	; 0x68
 8005062:	bcf0      	pop	{r4, r5, r6, r7}
 8005064:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005066:	4c23      	ldr	r4, [pc, #140]	; (80050f4 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8005068:	68a2      	ldr	r2, [r4, #8]
 800506a:	0752      	lsls	r2, r2, #29
 800506c:	d50b      	bpl.n	8005086 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800506e:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005070:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8005072:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005074:	f042 0220 	orr.w	r2, r2, #32
 8005078:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8005080:	b01a      	add	sp, #104	; 0x68
 8005082:	bcf0      	pop	{r4, r5, r6, r7}
 8005084:	4770      	bx	lr
 8005086:	68a8      	ldr	r0, [r5, #8]
 8005088:	f010 0004 	ands.w	r0, r0, #4
 800508c:	d1f0      	bne.n	8005070 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800508e:	b1c6      	cbz	r6, 80050c2 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005090:	f8df c068 	ldr.w	ip, [pc, #104]	; 80050fc <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8005094:	684f      	ldr	r7, [r1, #4]
 8005096:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800509a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800509e:	433a      	orrs	r2, r7
 80050a0:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80050a4:	68ad      	ldr	r5, [r5, #8]
 80050a6:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050a8:	432a      	orrs	r2, r5
 80050aa:	07d4      	lsls	r4, r2, #31
 80050ac:	d413      	bmi.n	80050d6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 80050ae:	688a      	ldr	r2, [r1, #8]
 80050b0:	f8dc 4008 	ldr.w	r4, [ip, #8]
 80050b4:	4910      	ldr	r1, [pc, #64]	; (80050f8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80050b6:	4316      	orrs	r6, r2
 80050b8:	4021      	ands	r1, r4
 80050ba:	430e      	orrs	r6, r1
 80050bc:	f8cc 6008 	str.w	r6, [ip, #8]
 80050c0:	e7db      	b.n	800507a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80050c2:	490e      	ldr	r1, [pc, #56]	; (80050fc <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 80050c4:	688a      	ldr	r2, [r1, #8]
 80050c6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80050ca:	608a      	str	r2, [r1, #8]
 80050cc:	68a8      	ldr	r0, [r5, #8]
 80050ce:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050d0:	4302      	orrs	r2, r0
 80050d2:	07d0      	lsls	r0, r2, #31
 80050d4:	d505      	bpl.n	80050e2 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050d6:	2000      	movs	r0, #0
 80050d8:	e7cf      	b.n	800507a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 80050da:	2002      	movs	r0, #2
}
 80050dc:	b01a      	add	sp, #104	; 0x68
 80050de:	bcf0      	pop	{r4, r5, r6, r7}
 80050e0:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80050e2:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050e4:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80050e6:	4a04      	ldr	r2, [pc, #16]	; (80050f8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80050e8:	4022      	ands	r2, r4
 80050ea:	608a      	str	r2, [r1, #8]
 80050ec:	e7c5      	b.n	800507a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80050ee:	bf00      	nop
 80050f0:	40022000 	.word	0x40022000
 80050f4:	40022100 	.word	0x40022100
 80050f8:	fffff0e0 	.word	0xfffff0e0
 80050fc:	40022300 	.word	0x40022300

08005100 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005100:	4907      	ldr	r1, [pc, #28]	; (8005120 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005102:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8005104:	4b07      	ldr	r3, [pc, #28]	; (8005124 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005106:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005108:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800510c:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800510e:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8005112:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005114:	f85d 4b04 	ldr.w	r4, [sp], #4
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005118:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 800511a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800511c:	60cb      	str	r3, [r1, #12]
 800511e:	4770      	bx	lr
 8005120:	e000ed00 	.word	0xe000ed00
 8005124:	05fa0000 	.word	0x05fa0000

08005128 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005128:	4b19      	ldr	r3, [pc, #100]	; (8005190 <HAL_NVIC_SetPriority+0x68>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005130:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005132:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005136:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005138:	2d04      	cmp	r5, #4
 800513a:	bf28      	it	cs
 800513c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800513e:	2c06      	cmp	r4, #6
 8005140:	d919      	bls.n	8005176 <HAL_NVIC_SetPriority+0x4e>
 8005142:	3b03      	subs	r3, #3
 8005144:	f04f 34ff 	mov.w	r4, #4294967295
 8005148:	409c      	lsls	r4, r3
 800514a:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800514e:	f04f 34ff 	mov.w	r4, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8005152:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005154:	fa04 f405 	lsl.w	r4, r4, r5
 8005158:	ea21 0104 	bic.w	r1, r1, r4
 800515c:	fa01 f103 	lsl.w	r1, r1, r3
 8005160:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8005164:	db0a      	blt.n	800517c <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005166:	0109      	lsls	r1, r1, #4
 8005168:	4b0a      	ldr	r3, [pc, #40]	; (8005194 <HAL_NVIC_SetPriority+0x6c>)
 800516a:	b2c9      	uxtb	r1, r1
 800516c:	4403      	add	r3, r0
 800516e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005172:	bc30      	pop	{r4, r5}
 8005174:	4770      	bx	lr
 8005176:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005178:	4613      	mov	r3, r2
 800517a:	e7e8      	b.n	800514e <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800517c:	f000 000f 	and.w	r0, r0, #15
 8005180:	0109      	lsls	r1, r1, #4
 8005182:	4b05      	ldr	r3, [pc, #20]	; (8005198 <HAL_NVIC_SetPriority+0x70>)
 8005184:	b2c9      	uxtb	r1, r1
 8005186:	4403      	add	r3, r0
 8005188:	7619      	strb	r1, [r3, #24]
 800518a:	bc30      	pop	{r4, r5}
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	e000ed00 	.word	0xe000ed00
 8005194:	e000e100 	.word	0xe000e100
 8005198:	e000ecfc 	.word	0xe000ecfc

0800519c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800519c:	2800      	cmp	r0, #0
 800519e:	db07      	blt.n	80051b0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051a0:	2301      	movs	r3, #1
 80051a2:	f000 011f 	and.w	r1, r0, #31
 80051a6:	4a03      	ldr	r2, [pc, #12]	; (80051b4 <HAL_NVIC_EnableIRQ+0x18>)
 80051a8:	0940      	lsrs	r0, r0, #5
 80051aa:	408b      	lsls	r3, r1
 80051ac:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	e000e100 	.word	0xe000e100

080051b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051b8:	3801      	subs	r0, #1
 80051ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80051be:	d20d      	bcs.n	80051dc <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051c0:	4b07      	ldr	r3, [pc, #28]	; (80051e0 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051c2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051c4:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80051c6:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051c8:	25f0      	movs	r5, #240	; 0xf0
 80051ca:	4c06      	ldr	r4, [pc, #24]	; (80051e4 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051cc:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051ce:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051d0:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051d6:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 80051d8:	bc30      	pop	{r4, r5}
 80051da:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80051dc:	2001      	movs	r0, #1
 80051de:	4770      	bx	lr
 80051e0:	e000e010 	.word	0xe000e010
 80051e4:	e000ed00 	.word	0xe000ed00

080051e8 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80051e8:	b188      	cbz	r0, 800520e <HAL_DAC_Init+0x26>
{
 80051ea:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80051ec:	7903      	ldrb	r3, [r0, #4]
 80051ee:	4604      	mov	r4, r0
 80051f0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80051f4:	b13b      	cbz	r3, 8005206 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80051f6:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80051f8:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80051fa:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80051fc:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80051fe:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005200:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8005202:	7122      	strb	r2, [r4, #4]
}
 8005204:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8005206:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005208:	f7fe fae4 	bl	80037d4 <HAL_DAC_MspInit>
 800520c:	e7f3      	b.n	80051f6 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800520e:	2001      	movs	r0, #1
}
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop

08005214 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005214:	7942      	ldrb	r2, [r0, #5]
 8005216:	2a01      	cmp	r2, #1
 8005218:	d026      	beq.n	8005268 <HAL_DAC_Start+0x54>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800521a:	4603      	mov	r3, r0

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800521c:	2201      	movs	r2, #1
 800521e:	6800      	ldr	r0, [r0, #0]
{
 8005220:	b470      	push	{r4, r5, r6}
  hdac->State = HAL_DAC_STATE_BUSY;
 8005222:	2402      	movs	r4, #2
  __HAL_DAC_ENABLE(hdac, Channel);
 8005224:	f001 0510 	and.w	r5, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8005228:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800522a:	40aa      	lsls	r2, r5
 800522c:	6806      	ldr	r6, [r0, #0]
 800522e:	4332      	orrs	r2, r6
 8005230:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005232:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 8005234:	b971      	cbnz	r1, 8005254 <HAL_DAC_Start+0x40>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005236:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 800523a:	42a2      	cmp	r2, r4
 800523c:	d103      	bne.n	8005246 <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800523e:	6842      	ldr	r2, [r0, #4]
 8005240:	f042 0201 	orr.w	r2, r2, #1
 8005244:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005246:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8005248:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 800524a:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 800524c:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 800524e:	715a      	strb	r2, [r3, #5]
}
 8005250:	bc70      	pop	{r4, r5, r6}
 8005252:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005254:	40ac      	lsls	r4, r5
 8005256:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 800525a:	42a2      	cmp	r2, r4
 800525c:	d1f3      	bne.n	8005246 <HAL_DAC_Start+0x32>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800525e:	6842      	ldr	r2, [r0, #4]
 8005260:	f042 0202 	orr.w	r2, r2, #2
 8005264:	6042      	str	r2, [r0, #4]
 8005266:	e7ee      	b.n	8005246 <HAL_DAC_Start+0x32>
  __HAL_LOCK(hdac);
 8005268:	2002      	movs	r0, #2
}
 800526a:	4770      	bx	lr

0800526c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800526c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800526e:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005270:	7940      	ldrb	r0, [r0, #5]
{
 8005272:	9e06      	ldr	r6, [sp, #24]
  __HAL_LOCK(hdac);
 8005274:	2801      	cmp	r0, #1
 8005276:	d057      	beq.n	8005328 <HAL_DAC_Start_DMA+0xbc>
 8005278:	460d      	mov	r5, r1
 800527a:	2001      	movs	r0, #1
 800527c:	4611      	mov	r1, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800527e:	2202      	movs	r2, #2

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005280:	6827      	ldr	r7, [r4, #0]
  __HAL_LOCK(hdac);
 8005282:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8005284:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8005286:	bb4d      	cbnz	r5, 80052dc <HAL_DAC_Start_DMA+0x70>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005288:	683a      	ldr	r2, [r7, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800528a:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800528c:	68a0      	ldr	r0, [r4, #8]
 800528e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005374 <HAL_DAC_Start_DMA+0x108>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005292:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005296:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 8005378 <HAL_DAC_Start_DMA+0x10c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800529a:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800529e:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800537c <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80052a2:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80052a6:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80052aa:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 80052ac:	d044      	beq.n	8005338 <HAL_DAC_Start_DMA+0xcc>
 80052ae:	2e08      	cmp	r6, #8
 80052b0:	d03f      	beq.n	8005332 <HAL_DAC_Start_DMA+0xc6>
 80052b2:	2e00      	cmp	r6, #0
 80052b4:	d03a      	beq.n	800532c <HAL_DAC_Start_DMA+0xc0>
 80052b6:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80052b8:	683e      	ldr	r6, [r7, #0]
 80052ba:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 80052be:	603e      	str	r6, [r7, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80052c0:	f000 fcfc 	bl	8005cbc <HAL_DMA_Start_IT>
    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80052c4:	2300      	movs	r3, #0
 80052c6:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80052c8:	bb48      	cbnz	r0, 800531e <HAL_DAC_Start_DMA+0xb2>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80052ca:	6823      	ldr	r3, [r4, #0]
 80052cc:	f005 0110 	and.w	r1, r5, #16
 80052d0:	2501      	movs	r5, #1
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	408d      	lsls	r5, r1
 80052d6:	4315      	orrs	r5, r2
 80052d8:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80052da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80052dc:	683a      	ldr	r2, [r7, #0]
    switch (Alignment)
 80052de:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80052e0:	68e0      	ldr	r0, [r4, #12]
 80052e2:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8005380 <HAL_DAC_Start_DMA+0x114>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80052e6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80052ea:	f8df e098 	ldr.w	lr, [pc, #152]	; 8005384 <HAL_DAC_Start_DMA+0x118>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80052ee:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80052f2:	f8df c094 	ldr.w	ip, [pc, #148]	; 8005388 <HAL_DAC_Start_DMA+0x11c>
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80052f6:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80052fa:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80052fe:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 8005300:	d02f      	beq.n	8005362 <HAL_DAC_Start_DMA+0xf6>
 8005302:	2e08      	cmp	r6, #8
 8005304:	d024      	beq.n	8005350 <HAL_DAC_Start_DMA+0xe4>
 8005306:	b1d6      	cbz	r6, 800533e <HAL_DAC_Start_DMA+0xd2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005308:	683e      	ldr	r6, [r7, #0]
    switch (Alignment)
 800530a:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800530c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8005310:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005312:	f000 fcd3 	bl	8005cbc <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8005316:	2300      	movs	r3, #0
 8005318:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 800531a:	2800      	cmp	r0, #0
 800531c:	d0d5      	beq.n	80052ca <HAL_DAC_Start_DMA+0x5e>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800531e:	6923      	ldr	r3, [r4, #16]
 8005320:	f043 0304 	orr.w	r3, r3, #4
 8005324:	6123      	str	r3, [r4, #16]
}
 8005326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8005328:	2002      	movs	r0, #2
}
 800532a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800532c:	f107 0208 	add.w	r2, r7, #8
        break;
 8005330:	e7c2      	b.n	80052b8 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8005332:	f107 0210 	add.w	r2, r7, #16
        break;
 8005336:	e7bf      	b.n	80052b8 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005338:	f107 020c 	add.w	r2, r7, #12
        break;
 800533c:	e7bc      	b.n	80052b8 <HAL_DAC_Start_DMA+0x4c>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800533e:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005340:	f107 0214 	add.w	r2, r7, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005344:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8005348:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800534a:	f000 fcb7 	bl	8005cbc <HAL_DMA_Start_IT>
 800534e:	e7e2      	b.n	8005316 <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005350:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005352:	f107 021c 	add.w	r2, r7, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005356:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800535a:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800535c:	f000 fcae 	bl	8005cbc <HAL_DMA_Start_IT>
 8005360:	e7d9      	b.n	8005316 <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005362:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005364:	f107 0218 	add.w	r2, r7, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005368:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800536c:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800536e:	f000 fca5 	bl	8005cbc <HAL_DMA_Start_IT>
 8005372:	e7d0      	b.n	8005316 <HAL_DAC_Start_DMA+0xaa>
 8005374:	080053bd 	.word	0x080053bd
 8005378:	080053cd 	.word	0x080053cd
 800537c:	080053dd 	.word	0x080053dd
 8005380:	080055b9 	.word	0x080055b9
 8005384:	080055cd 	.word	0x080055cd
 8005388:	080055dd 	.word	0x080055dd

0800538c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800538c:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800538e:	6800      	ldr	r0, [r0, #0]
{
 8005390:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0;
 8005392:	2400      	movs	r4, #0
 8005394:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 8005396:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8005398:	b951      	cbnz	r1, 80053b0 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800539a:	9901      	ldr	r1, [sp, #4]
 800539c:	3108      	adds	r1, #8
 800539e:	440a      	add	r2, r1
 80053a0:	9201      	str	r2, [sp, #4]
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80053a2:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 80053a4:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80053a6:	6013      	str	r3, [r2, #0]
}
 80053a8:	b003      	add	sp, #12
 80053aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053ae:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80053b0:	9901      	ldr	r1, [sp, #4]
 80053b2:	3114      	adds	r1, #20
 80053b4:	440a      	add	r2, r1
 80053b6:	9201      	str	r2, [sp, #4]
 80053b8:	e7f3      	b.n	80053a2 <HAL_DAC_SetValue+0x16>
 80053ba:	bf00      	nop

080053bc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80053bc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053be:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80053c0:	4620      	mov	r0, r4
 80053c2:	f7fd f81b 	bl	80023fc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80053c6:	2301      	movs	r3, #1
 80053c8:	7123      	strb	r3, [r4, #4]
}
 80053ca:	bd10      	pop	{r4, pc}

080053cc <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80053cc:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80053ce:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80053d0:	f7fd f826 	bl	8002420 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80053d4:	bd08      	pop	{r3, pc}
 80053d6:	bf00      	nop

080053d8 <HAL_DAC_ErrorCallbackCh1>:
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop

080053dc <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80053dc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053de:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80053e0:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80053e2:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80053e4:	f043 0304 	orr.w	r3, r3, #4
 80053e8:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 80053ea:	f7ff fff5 	bl	80053d8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80053ee:	2301      	movs	r3, #1
 80053f0:	7123      	strb	r3, [r4, #4]
}
 80053f2:	bd10      	pop	{r4, pc}

080053f4 <HAL_DAC_DMAUnderrunCallbackCh1>:
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop

080053f8 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80053f8:	6803      	ldr	r3, [r0, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	0491      	lsls	r1, r2, #18
{
 80053fe:	b510      	push	{r4, lr}
 8005400:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005402:	d502      	bpl.n	800540a <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005404:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005406:	0492      	lsls	r2, r2, #18
 8005408:	d418      	bmi.n	800543c <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	0091      	lsls	r1, r2, #2
 800540e:	d502      	bpl.n	8005416 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005410:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005412:	0092      	lsls	r2, r2, #2
 8005414:	d400      	bmi.n	8005418 <HAL_DAC_IRQHandler+0x20>
}
 8005416:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8005418:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800541a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800541e:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8005420:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005422:	6922      	ldr	r2, [r4, #16]
 8005424:	f042 0202 	orr.w	r2, r2, #2
 8005428:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800542a:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8005432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005436:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005438:	f000 b8dc 	b.w	80055f4 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 800543c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800543e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8005442:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005444:	6902      	ldr	r2, [r0, #16]
 8005446:	f042 0201 	orr.w	r2, r2, #1
 800544a:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800544c:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005454:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005456:	f7ff ffcd 	bl	80053f4 <HAL_DAC_DMAUnderrunCallbackCh1>
 800545a:	6823      	ldr	r3, [r4, #0]
 800545c:	e7d5      	b.n	800540a <HAL_DAC_IRQHandler+0x12>
 800545e:	bf00      	nop

08005460 <HAL_DAC_ConfigChannel>:
{
 8005460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 8005464:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005466:	680f      	ldr	r7, [r1, #0]
  __HAL_LOCK(hdac);
 8005468:	2b01      	cmp	r3, #1
 800546a:	f000 8095 	beq.w	8005598 <HAL_DAC_ConfigChannel+0x138>
 800546e:	4615      	mov	r5, r2
  hdac->State = HAL_DAC_STATE_BUSY;
 8005470:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 8005472:	2201      	movs	r2, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005474:	2f04      	cmp	r7, #4
 8005476:	4606      	mov	r6, r0
 8005478:	460c      	mov	r4, r1
  __HAL_LOCK(hdac);
 800547a:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800547c:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800547e:	d04a      	beq.n	8005516 <HAL_DAC_ConfigChannel+0xb6>
 8005480:	f005 0210 	and.w	r2, r5, #16
 8005484:	6801      	ldr	r1, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005486:	6923      	ldr	r3, [r4, #16]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d108      	bne.n	800549e <HAL_DAC_ConfigChannel+0x3e>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800548c:	251f      	movs	r5, #31
    tmpreg1 = hdac->Instance->CCR;
 800548e:	6b88      	ldr	r0, [r1, #56]	; 0x38
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005490:	6963      	ldr	r3, [r4, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005492:	4095      	lsls	r5, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005494:	4093      	lsls	r3, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005496:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800549a:	4303      	orrs	r3, r0
    hdac->Instance->CCR = tmpreg1;
 800549c:	638b      	str	r3, [r1, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800549e:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80054a0:	68e5      	ldr	r5, [r4, #12]
  tmpreg1 = hdac->Instance->MCR;
 80054a2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80054a4:	4090      	lsls	r0, r2
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80054a6:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80054a8:	ea23 0000 	bic.w	r0, r3, r0
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80054ac:	d02e      	beq.n	800550c <HAL_DAC_ConfigChannel+0xac>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80054ae:	2d02      	cmp	r5, #2
 80054b0:	68a5      	ldr	r5, [r4, #8]
 80054b2:	d02e      	beq.n	8005512 <HAL_DAC_ConfigChannel+0xb2>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80054b4:	fab5 f385 	clz	r3, r5
 80054b8:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80054ba:	432b      	orrs	r3, r5
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80054bc:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80054c0:	6865      	ldr	r5, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80054c2:	f640 74fe 	movw	r4, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80054c6:	433b      	orrs	r3, r7
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80054c8:	fa08 f802 	lsl.w	r8, r8, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80054cc:	fa04 f702 	lsl.w	r7, r4, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80054d0:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80054d2:	4093      	lsls	r3, r2
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80054d4:	24c0      	movs	r4, #192	; 0xc0
  __HAL_UNLOCK(hdac);
 80054d6:	f04f 0c00 	mov.w	ip, #0
  hdac->State = HAL_DAC_STATE_READY;
 80054da:	f04f 0e01 	mov.w	lr, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80054de:	4303      	orrs	r3, r0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80054e0:	4094      	lsls	r4, r2
  return HAL_OK;
 80054e2:	4660      	mov	r0, ip
  hdac->Instance->MCR = tmpreg1;
 80054e4:	63cb      	str	r3, [r1, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80054e6:	680b      	ldr	r3, [r1, #0]
 80054e8:	ea23 0308 	bic.w	r3, r3, r8
 80054ec:	600b      	str	r3, [r1, #0]
  tmpreg1 = hdac->Instance->CR;
 80054ee:	680b      	ldr	r3, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80054f0:	ea23 0307 	bic.w	r3, r3, r7
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80054f4:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 80054f6:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80054f8:	680a      	ldr	r2, [r1, #0]
 80054fa:	ea22 0204 	bic.w	r2, r2, r4
 80054fe:	600a      	str	r2, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8005500:	f886 e004 	strb.w	lr, [r6, #4]
  __HAL_UNLOCK(hdac);
 8005504:	f886 c005 	strb.w	ip, [r6, #5]
}
 8005508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800550c:	68a5      	ldr	r5, [r4, #8]
    connectOnChip = 0x00000000UL;
 800550e:	2300      	movs	r3, #0
 8005510:	e7d3      	b.n	80054ba <HAL_DAC_ConfigChannel+0x5a>
    connectOnChip = DAC_MCR_MODE1_0;
 8005512:	2301      	movs	r3, #1
 8005514:	e7d1      	b.n	80054ba <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 8005516:	f7fe fc81 	bl	8003e1c <HAL_GetTick>
 800551a:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 800551c:	b9c5      	cbnz	r5, 8005550 <HAL_DAC_ConfigChannel+0xf0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800551e:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80055b0 <HAL_DAC_ConfigChannel+0x150>
 8005522:	e004      	b.n	800552e <HAL_DAC_ConfigChannel+0xce>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005524:	f7fe fc7a 	bl	8003e1c <HAL_GetTick>
 8005528:	1bc3      	subs	r3, r0, r7
 800552a:	2b01      	cmp	r3, #1
 800552c:	d837      	bhi.n	800559e <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800552e:	6833      	ldr	r3, [r6, #0]
 8005530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005532:	ea13 0f08 	tst.w	r3, r8
 8005536:	d1f5      	bne.n	8005524 <HAL_DAC_ConfigChannel+0xc4>
      HAL_Delay(1);
 8005538:	2001      	movs	r0, #1
 800553a:	f7fe fc75 	bl	8003e28 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800553e:	6831      	ldr	r1, [r6, #0]
 8005540:	69a3      	ldr	r3, [r4, #24]
 8005542:	640b      	str	r3, [r1, #64]	; 0x40
 8005544:	e00e      	b.n	8005564 <HAL_DAC_ConfigChannel+0x104>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005546:	f7fe fc69 	bl	8003e1c <HAL_GetTick>
 800554a:	1bc3      	subs	r3, r0, r7
 800554c:	2b01      	cmp	r3, #1
 800554e:	d826      	bhi.n	800559e <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005550:	6833      	ldr	r3, [r6, #0]
 8005552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005554:	2b00      	cmp	r3, #0
 8005556:	dbf6      	blt.n	8005546 <HAL_DAC_ConfigChannel+0xe6>
      HAL_Delay(1U);
 8005558:	2001      	movs	r0, #1
 800555a:	f7fe fc65 	bl	8003e28 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800555e:	6831      	ldr	r1, [r6, #0]
 8005560:	69a3      	ldr	r3, [r4, #24]
 8005562:	644b      	str	r3, [r1, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005564:	f005 0210 	and.w	r2, r5, #16
 8005568:	f240 3cff 	movw	ip, #1023	; 0x3ff
 800556c:	6c88      	ldr	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800556e:	23ff      	movs	r3, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005570:	69e7      	ldr	r7, [r4, #28]
 8005572:	fa0c fc02 	lsl.w	ip, ip, r2
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005576:	fa03 f502 	lsl.w	r5, r3, r2
 800557a:	6a23      	ldr	r3, [r4, #32]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800557c:	4097      	lsls	r7, r2
 800557e:	ea20 000c 	bic.w	r0, r0, ip
 8005582:	4338      	orrs	r0, r7
 8005584:	6827      	ldr	r7, [r4, #0]
 8005586:	6488      	str	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005588:	fa03 f002 	lsl.w	r0, r3, r2
 800558c:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800558e:	ea23 0305 	bic.w	r3, r3, r5
 8005592:	4303      	orrs	r3, r0
 8005594:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005596:	e776      	b.n	8005486 <HAL_DAC_ConfigChannel+0x26>
  __HAL_LOCK(hdac);
 8005598:	2002      	movs	r0, #2
}
 800559a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800559e:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80055a0:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80055a2:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 80055a6:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80055a8:	6133      	str	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80055aa:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 80055ac:	e7ac      	b.n	8005508 <HAL_DAC_ConfigChannel+0xa8>
 80055ae:	bf00      	nop
 80055b0:	20008000 	.word	0x20008000

080055b4 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop

080055b8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80055b8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055ba:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80055bc:	4620      	mov	r0, r4
 80055be:	f7ff fff9 	bl	80055b4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80055c2:	2301      	movs	r3, #1
 80055c4:	7123      	strb	r3, [r4, #4]
}
 80055c6:	bd10      	pop	{r4, pc}

080055c8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop

080055cc <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80055cc:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80055ce:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80055d0:	f7ff fffa 	bl	80055c8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80055d4:	bd08      	pop	{r3, pc}
 80055d6:	bf00      	nop

080055d8 <HAL_DACEx_ErrorCallbackCh2>:
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop

080055dc <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80055dc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055de:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80055e0:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80055e2:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80055e4:	f043 0304 	orr.w	r3, r3, #4
 80055e8:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80055ea:	f7ff fff5 	bl	80055d8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80055ee:	2301      	movs	r3, #1
 80055f0:	7123      	strb	r3, [r4, #4]
}
 80055f2:	bd10      	pop	{r4, pc}

080055f4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop

080055f8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80055f8:	6802      	ldr	r2, [r0, #0]
 80055fa:	4b35      	ldr	r3, [pc, #212]	; (80056d0 <DMA_CalcBaseAndBitshift+0xd8>)
 80055fc:	4935      	ldr	r1, [pc, #212]	; (80056d4 <DMA_CalcBaseAndBitshift+0xdc>)
{
 80055fe:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005600:	4c35      	ldr	r4, [pc, #212]	; (80056d8 <DMA_CalcBaseAndBitshift+0xe0>)
 8005602:	4d36      	ldr	r5, [pc, #216]	; (80056dc <DMA_CalcBaseAndBitshift+0xe4>)
 8005604:	42a2      	cmp	r2, r4
 8005606:	bf18      	it	ne
 8005608:	429a      	cmpne	r2, r3
 800560a:	f104 0448 	add.w	r4, r4, #72	; 0x48
 800560e:	bf0c      	ite	eq
 8005610:	2301      	moveq	r3, #1
 8005612:	2300      	movne	r3, #0
 8005614:	428a      	cmp	r2, r1
 8005616:	bf08      	it	eq
 8005618:	f043 0301 	orreq.w	r3, r3, #1
 800561c:	3148      	adds	r1, #72	; 0x48
 800561e:	42aa      	cmp	r2, r5
 8005620:	bf08      	it	eq
 8005622:	f043 0301 	orreq.w	r3, r3, #1
 8005626:	3548      	adds	r5, #72	; 0x48
 8005628:	42a2      	cmp	r2, r4
 800562a:	bf08      	it	eq
 800562c:	f043 0301 	orreq.w	r3, r3, #1
 8005630:	3448      	adds	r4, #72	; 0x48
 8005632:	428a      	cmp	r2, r1
 8005634:	bf08      	it	eq
 8005636:	f043 0301 	orreq.w	r3, r3, #1
 800563a:	f501 7162 	add.w	r1, r1, #904	; 0x388
 800563e:	42aa      	cmp	r2, r5
 8005640:	bf08      	it	eq
 8005642:	f043 0301 	orreq.w	r3, r3, #1
 8005646:	f505 7562 	add.w	r5, r5, #904	; 0x388
 800564a:	42a2      	cmp	r2, r4
 800564c:	bf08      	it	eq
 800564e:	f043 0301 	orreq.w	r3, r3, #1
 8005652:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8005656:	428a      	cmp	r2, r1
 8005658:	bf08      	it	eq
 800565a:	f043 0301 	orreq.w	r3, r3, #1
 800565e:	3148      	adds	r1, #72	; 0x48
 8005660:	42aa      	cmp	r2, r5
 8005662:	bf08      	it	eq
 8005664:	f043 0301 	orreq.w	r3, r3, #1
 8005668:	3548      	adds	r5, #72	; 0x48
 800566a:	42a2      	cmp	r2, r4
 800566c:	bf08      	it	eq
 800566e:	f043 0301 	orreq.w	r3, r3, #1
 8005672:	3448      	adds	r4, #72	; 0x48
 8005674:	428a      	cmp	r2, r1
 8005676:	bf08      	it	eq
 8005678:	f043 0301 	orreq.w	r3, r3, #1
 800567c:	3148      	adds	r1, #72	; 0x48
 800567e:	42aa      	cmp	r2, r5
 8005680:	bf08      	it	eq
 8005682:	f043 0301 	orreq.w	r3, r3, #1
 8005686:	42a2      	cmp	r2, r4
 8005688:	bf08      	it	eq
 800568a:	f043 0301 	orreq.w	r3, r3, #1
 800568e:	428a      	cmp	r2, r1
 8005690:	bf08      	it	eq
 8005692:	f043 0301 	orreq.w	r3, r3, #1
 8005696:	b913      	cbnz	r3, 800569e <DMA_CalcBaseAndBitshift+0xa6>
 8005698:	4b11      	ldr	r3, [pc, #68]	; (80056e0 <DMA_CalcBaseAndBitshift+0xe8>)
 800569a:	429a      	cmp	r2, r3
 800569c:	d113      	bne.n	80056c6 <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800569e:	b2d3      	uxtb	r3, r2
 80056a0:	4910      	ldr	r1, [pc, #64]	; (80056e4 <DMA_CalcBaseAndBitshift+0xec>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80056a2:	4c11      	ldr	r4, [pc, #68]	; (80056e8 <DMA_CalcBaseAndBitshift+0xf0>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80056a4:	3b10      	subs	r3, #16
 80056a6:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 80056aa:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80056ac:	4b0f      	ldr	r3, [pc, #60]	; (80056ec <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80056ae:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80056b2:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80056b6:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80056b8:	bf88      	it	hi
 80056ba:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80056bc:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80056be:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	bc30      	pop	{r4, r5}
 80056c4:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80056c6:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 80056ca:	6583      	str	r3, [r0, #88]	; 0x58
 80056cc:	e7f8      	b.n	80056c0 <DMA_CalcBaseAndBitshift+0xc8>
 80056ce:	bf00      	nop
 80056d0:	40020010 	.word	0x40020010
 80056d4:	40020040 	.word	0x40020040
 80056d8:	40020028 	.word	0x40020028
 80056dc:	40020058 	.word	0x40020058
 80056e0:	400204b8 	.word	0x400204b8
 80056e4:	aaaaaaab 	.word	0xaaaaaaab
 80056e8:	08017e30 	.word	0x08017e30
 80056ec:	fffffc00 	.word	0xfffffc00

080056f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80056f0:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80056f2:	4a29      	ldr	r2, [pc, #164]	; (8005798 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 80056f4:	4929      	ldr	r1, [pc, #164]	; (800579c <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 80056f6:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80056f8:	4d29      	ldr	r5, [pc, #164]	; (80057a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 80056fa:	4c2a      	ldr	r4, [pc, #168]	; (80057a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 80056fc:	42ab      	cmp	r3, r5
 80056fe:	bf18      	it	ne
 8005700:	4293      	cmpne	r3, r2
 8005702:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 8005706:	bf0c      	ite	eq
 8005708:	2201      	moveq	r2, #1
 800570a:	2200      	movne	r2, #0
 800570c:	42a3      	cmp	r3, r4
 800570e:	bf08      	it	eq
 8005710:	f042 0201 	orreq.w	r2, r2, #1
 8005714:	343c      	adds	r4, #60	; 0x3c
 8005716:	428b      	cmp	r3, r1
 8005718:	bf08      	it	eq
 800571a:	f042 0201 	orreq.w	r2, r2, #1
 800571e:	313c      	adds	r1, #60	; 0x3c
 8005720:	42ab      	cmp	r3, r5
 8005722:	bf08      	it	eq
 8005724:	f042 0201 	orreq.w	r2, r2, #1
 8005728:	42a3      	cmp	r3, r4
 800572a:	bf08      	it	eq
 800572c:	f042 0201 	orreq.w	r2, r2, #1
 8005730:	428b      	cmp	r3, r1
 8005732:	bf08      	it	eq
 8005734:	f042 0201 	orreq.w	r2, r2, #1
 8005738:	b912      	cbnz	r2, 8005740 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 800573a:	4a1b      	ldr	r2, [pc, #108]	; (80057a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d113      	bne.n	8005768 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005740:	b2db      	uxtb	r3, r3
 8005742:	4d1a      	ldr	r5, [pc, #104]	; (80057ac <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005744:	4a1a      	ldr	r2, [pc, #104]	; (80057b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005746:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005748:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800574a:	4c1a      	ldr	r4, [pc, #104]	; (80057b4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800574c:	fba5 5303 	umull	r5, r3, r5, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005750:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005752:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005756:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800575a:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800575c:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005760:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005762:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005764:	bc30      	pop	{r4, r5}
 8005766:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005768:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800576a:	4913      	ldr	r1, [pc, #76]	; (80057b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800576c:	4c13      	ldr	r4, [pc, #76]	; (80057bc <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800576e:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005770:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005772:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005774:	fba4 2302 	umull	r2, r3, r4, r2
 8005778:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800577c:	d800      	bhi.n	8005780 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>
      stream_number += 8U;
 800577e:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005780:	4a0f      	ldr	r2, [pc, #60]	; (80057c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005782:	f003 051f 	and.w	r5, r3, #31
 8005786:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005788:	4c0e      	ldr	r4, [pc, #56]	; (80057c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800578a:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800578c:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800578e:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005790:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005792:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005794:	6602      	str	r2, [r0, #96]	; 0x60
}
 8005796:	e7e5      	b.n	8005764 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
 8005798:	58025408 	.word	0x58025408
 800579c:	58025444 	.word	0x58025444
 80057a0:	5802541c 	.word	0x5802541c
 80057a4:	58025430 	.word	0x58025430
 80057a8:	58025494 	.word	0x58025494
 80057ac:	cccccccd 	.word	0xcccccccd
 80057b0:	16009600 	.word	0x16009600
 80057b4:	58025880 	.word	0x58025880
 80057b8:	bffdfbf0 	.word	0xbffdfbf0
 80057bc:	aaaaaaab 	.word	0xaaaaaaab
 80057c0:	10008200 	.word	0x10008200
 80057c4:	40020880 	.word	0x40020880

080057c8 <HAL_DMA_Init>:
{
 80057c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ca:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80057cc:	f7fe fb26 	bl	8003e1c <HAL_GetTick>
  if(hdma == NULL)
 80057d0:	2c00      	cmp	r4, #0
 80057d2:	f000 818a 	beq.w	8005aea <HAL_DMA_Init+0x322>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80057d6:	6823      	ldr	r3, [r4, #0]
 80057d8:	4605      	mov	r5, r0
 80057da:	4a95      	ldr	r2, [pc, #596]	; (8005a30 <HAL_DMA_Init+0x268>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d049      	beq.n	8005874 <HAL_DMA_Init+0xac>
 80057e0:	3218      	adds	r2, #24
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d046      	beq.n	8005874 <HAL_DMA_Init+0xac>
 80057e6:	3230      	adds	r2, #48	; 0x30
 80057e8:	4892      	ldr	r0, [pc, #584]	; (8005a34 <HAL_DMA_Init+0x26c>)
 80057ea:	4993      	ldr	r1, [pc, #588]	; (8005a38 <HAL_DMA_Init+0x270>)
 80057ec:	4283      	cmp	r3, r0
 80057ee:	bf18      	it	ne
 80057f0:	4293      	cmpne	r3, r2
 80057f2:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80057f6:	bf0c      	ite	eq
 80057f8:	2201      	moveq	r2, #1
 80057fa:	2200      	movne	r2, #0
 80057fc:	428b      	cmp	r3, r1
 80057fe:	bf08      	it	eq
 8005800:	f042 0201 	orreq.w	r2, r2, #1
 8005804:	3130      	adds	r1, #48	; 0x30
 8005806:	4283      	cmp	r3, r0
 8005808:	bf08      	it	eq
 800580a:	f042 0201 	orreq.w	r2, r2, #1
 800580e:	3030      	adds	r0, #48	; 0x30
 8005810:	428b      	cmp	r3, r1
 8005812:	bf08      	it	eq
 8005814:	f042 0201 	orreq.w	r2, r2, #1
 8005818:	f501 715c 	add.w	r1, r1, #880	; 0x370
 800581c:	4283      	cmp	r3, r0
 800581e:	bf08      	it	eq
 8005820:	f042 0201 	orreq.w	r2, r2, #1
 8005824:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8005828:	428b      	cmp	r3, r1
 800582a:	bf08      	it	eq
 800582c:	f042 0201 	orreq.w	r2, r2, #1
 8005830:	3130      	adds	r1, #48	; 0x30
 8005832:	4283      	cmp	r3, r0
 8005834:	bf08      	it	eq
 8005836:	f042 0201 	orreq.w	r2, r2, #1
 800583a:	3030      	adds	r0, #48	; 0x30
 800583c:	428b      	cmp	r3, r1
 800583e:	bf08      	it	eq
 8005840:	f042 0201 	orreq.w	r2, r2, #1
 8005844:	3130      	adds	r1, #48	; 0x30
 8005846:	4283      	cmp	r3, r0
 8005848:	bf08      	it	eq
 800584a:	f042 0201 	orreq.w	r2, r2, #1
 800584e:	3030      	adds	r0, #48	; 0x30
 8005850:	428b      	cmp	r3, r1
 8005852:	bf08      	it	eq
 8005854:	f042 0201 	orreq.w	r2, r2, #1
 8005858:	3130      	adds	r1, #48	; 0x30
 800585a:	4283      	cmp	r3, r0
 800585c:	bf08      	it	eq
 800585e:	f042 0201 	orreq.w	r2, r2, #1
 8005862:	428b      	cmp	r3, r1
 8005864:	bf08      	it	eq
 8005866:	f042 0201 	orreq.w	r2, r2, #1
 800586a:	b91a      	cbnz	r2, 8005874 <HAL_DMA_Init+0xac>
 800586c:	4a73      	ldr	r2, [pc, #460]	; (8005a3c <HAL_DMA_Init+0x274>)
 800586e:	4293      	cmp	r3, r2
 8005870:	f040 81a1 	bne.w	8005bb6 <HAL_DMA_Init+0x3ee>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005874:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8005876:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8005878:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800587c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	f022 0201 	bic.w	r2, r2, #1
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	e006      	b.n	8005898 <HAL_DMA_Init+0xd0>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800588a:	f7fe fac7 	bl	8003e1c <HAL_GetTick>
 800588e:	1b43      	subs	r3, r0, r5
 8005890:	2b05      	cmp	r3, #5
 8005892:	f200 8111 	bhi.w	8005ab8 <HAL_DMA_Init+0x2f0>
 8005896:	6823      	ldr	r3, [r4, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	07d0      	lsls	r0, r2, #31
 800589c:	d4f5      	bmi.n	800588a <HAL_DMA_Init+0xc2>
    registerValue |=  hdma->Init.Direction           |
 800589e:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058a2:	6921      	ldr	r1, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 80058a4:	4302      	orrs	r2, r0
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80058a6:	681f      	ldr	r7, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058a8:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058ac:	430a      	orrs	r2, r1
 80058ae:	4332      	orrs	r2, r6
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80058b0:	4e63      	ldr	r6, [pc, #396]	; (8005a40 <HAL_DMA_Init+0x278>)
            hdma->Init.Mode                | hdma->Init.Priority;
 80058b2:	e9d4 5107 	ldrd	r5, r1, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058b6:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80058b8:	403e      	ands	r6, r7
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058ba:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058bc:	6a65      	ldr	r5, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 80058be:	430a      	orrs	r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058c0:	2d04      	cmp	r5, #4
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80058c2:	4960      	ldr	r1, [pc, #384]	; (8005a44 <HAL_DMA_Init+0x27c>)
    registerValue |=  hdma->Init.Direction           |
 80058c4:	ea42 0206 	orr.w	r2, r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80058c8:	4e5f      	ldr	r6, [pc, #380]	; (8005a48 <HAL_DMA_Init+0x280>)
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058ca:	f000 8110 	beq.w	8005aee <HAL_DMA_Init+0x326>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80058ce:	6836      	ldr	r6, [r6, #0]
 80058d0:	4031      	ands	r1, r6
 80058d2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80058d6:	f080 80c3 	bcs.w	8005a60 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80058da:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80058dc:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80058de:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 80058e2:	4329      	orrs	r1, r5
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80058e4:	6159      	str	r1, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80058e6:	4620      	mov	r0, r4
 80058e8:	f7ff fe86 	bl	80055f8 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80058ec:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80058ee:	233f      	movs	r3, #63	; 0x3f
 80058f0:	f002 021f 	and.w	r2, r2, #31
 80058f4:	4093      	lsls	r3, r2
 80058f6:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80058f8:	6822      	ldr	r2, [r4, #0]
 80058fa:	4b4d      	ldr	r3, [pc, #308]	; (8005a30 <HAL_DMA_Init+0x268>)
 80058fc:	4953      	ldr	r1, [pc, #332]	; (8005a4c <HAL_DMA_Init+0x284>)
 80058fe:	4d4d      	ldr	r5, [pc, #308]	; (8005a34 <HAL_DMA_Init+0x26c>)
 8005900:	428a      	cmp	r2, r1
 8005902:	bf18      	it	ne
 8005904:	429a      	cmpne	r2, r3
 8005906:	4852      	ldr	r0, [pc, #328]	; (8005a50 <HAL_DMA_Init+0x288>)
 8005908:	f101 0148 	add.w	r1, r1, #72	; 0x48
 800590c:	bf0c      	ite	eq
 800590e:	2301      	moveq	r3, #1
 8005910:	2300      	movne	r3, #0
 8005912:	42aa      	cmp	r2, r5
 8005914:	bf08      	it	eq
 8005916:	f043 0301 	orreq.w	r3, r3, #1
 800591a:	3548      	adds	r5, #72	; 0x48
 800591c:	4282      	cmp	r2, r0
 800591e:	bf08      	it	eq
 8005920:	f043 0301 	orreq.w	r3, r3, #1
 8005924:	3048      	adds	r0, #72	; 0x48
 8005926:	428a      	cmp	r2, r1
 8005928:	bf08      	it	eq
 800592a:	f043 0301 	orreq.w	r3, r3, #1
 800592e:	3148      	adds	r1, #72	; 0x48
 8005930:	42aa      	cmp	r2, r5
 8005932:	bf08      	it	eq
 8005934:	f043 0301 	orreq.w	r3, r3, #1
 8005938:	f505 7562 	add.w	r5, r5, #904	; 0x388
 800593c:	4282      	cmp	r2, r0
 800593e:	bf08      	it	eq
 8005940:	f043 0301 	orreq.w	r3, r3, #1
 8005944:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8005948:	428a      	cmp	r2, r1
 800594a:	bf08      	it	eq
 800594c:	f043 0301 	orreq.w	r3, r3, #1
 8005950:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005954:	42aa      	cmp	r2, r5
 8005956:	bf08      	it	eq
 8005958:	f043 0301 	orreq.w	r3, r3, #1
 800595c:	3548      	adds	r5, #72	; 0x48
 800595e:	4282      	cmp	r2, r0
 8005960:	bf08      	it	eq
 8005962:	f043 0301 	orreq.w	r3, r3, #1
 8005966:	3048      	adds	r0, #72	; 0x48
 8005968:	428a      	cmp	r2, r1
 800596a:	bf08      	it	eq
 800596c:	f043 0301 	orreq.w	r3, r3, #1
 8005970:	3148      	adds	r1, #72	; 0x48
 8005972:	42aa      	cmp	r2, r5
 8005974:	bf08      	it	eq
 8005976:	f043 0301 	orreq.w	r3, r3, #1
 800597a:	3548      	adds	r5, #72	; 0x48
 800597c:	4282      	cmp	r2, r0
 800597e:	bf08      	it	eq
 8005980:	f043 0301 	orreq.w	r3, r3, #1
 8005984:	3048      	adds	r0, #72	; 0x48
 8005986:	428a      	cmp	r2, r1
 8005988:	bf08      	it	eq
 800598a:	f043 0301 	orreq.w	r3, r3, #1
 800598e:	f101 51c0 	add.w	r1, r1, #402653184	; 0x18000000
 8005992:	42aa      	cmp	r2, r5
 8005994:	bf08      	it	eq
 8005996:	f043 0301 	orreq.w	r3, r3, #1
 800599a:	f501 419f 	add.w	r1, r1, #20352	; 0x4f80
 800599e:	4d2d      	ldr	r5, [pc, #180]	; (8005a54 <HAL_DMA_Init+0x28c>)
 80059a0:	4282      	cmp	r2, r0
 80059a2:	bf08      	it	eq
 80059a4:	f043 0301 	orreq.w	r3, r3, #1
 80059a8:	482b      	ldr	r0, [pc, #172]	; (8005a58 <HAL_DMA_Init+0x290>)
 80059aa:	428a      	cmp	r2, r1
 80059ac:	bf08      	it	eq
 80059ae:	f043 0301 	orreq.w	r3, r3, #1
 80059b2:	313c      	adds	r1, #60	; 0x3c
 80059b4:	42aa      	cmp	r2, r5
 80059b6:	bf08      	it	eq
 80059b8:	f043 0301 	orreq.w	r3, r3, #1
 80059bc:	353c      	adds	r5, #60	; 0x3c
 80059be:	4282      	cmp	r2, r0
 80059c0:	bf08      	it	eq
 80059c2:	f043 0301 	orreq.w	r3, r3, #1
 80059c6:	303c      	adds	r0, #60	; 0x3c
 80059c8:	428a      	cmp	r2, r1
 80059ca:	bf08      	it	eq
 80059cc:	f043 0301 	orreq.w	r3, r3, #1
 80059d0:	313c      	adds	r1, #60	; 0x3c
 80059d2:	42aa      	cmp	r2, r5
 80059d4:	bf08      	it	eq
 80059d6:	f043 0301 	orreq.w	r3, r3, #1
 80059da:	4282      	cmp	r2, r0
 80059dc:	bf08      	it	eq
 80059de:	f043 0301 	orreq.w	r3, r3, #1
 80059e2:	428a      	cmp	r2, r1
 80059e4:	bf08      	it	eq
 80059e6:	f043 0301 	orreq.w	r3, r3, #1
 80059ea:	b913      	cbnz	r3, 80059f2 <HAL_DMA_Init+0x22a>
 80059ec:	4b1b      	ldr	r3, [pc, #108]	; (8005a5c <HAL_DMA_Init+0x294>)
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d118      	bne.n	8005a24 <HAL_DMA_Init+0x25c>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80059f2:	4620      	mov	r0, r4
 80059f4:	f7ff fe7c 	bl	80056f0 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80059f8:	68a3      	ldr	r3, [r4, #8]
 80059fa:	2b80      	cmp	r3, #128	; 0x80
 80059fc:	d069      	beq.n	8005ad2 <HAL_DMA_Init+0x30a>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80059fe:	6863      	ldr	r3, [r4, #4]
 8005a00:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8005a02:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005a04:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a06:	e9d4 1019 	ldrd	r1, r0, [r4, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005a0a:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005a0c:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a0e:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005a10:	d866      	bhi.n	8005ae0 <HAL_DMA_Init+0x318>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005a12:	1e50      	subs	r0, r2, #1
 8005a14:	2807      	cmp	r0, #7
 8005a16:	d97c      	bls.n	8005b12 <HAL_DMA_Init+0x34a>
 8005a18:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8005a1a:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005a1e:	2000      	movs	r0, #0
 8005a20:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a22:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a24:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005a26:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a28:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8005a2a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a30:	40020010 	.word	0x40020010
 8005a34:	40020040 	.word	0x40020040
 8005a38:	40020070 	.word	0x40020070
 8005a3c:	400204b8 	.word	0x400204b8
 8005a40:	fe10803f 	.word	0xfe10803f
 8005a44:	ffff0000 	.word	0xffff0000
 8005a48:	5c001000 	.word	0x5c001000
 8005a4c:	40020028 	.word	0x40020028
 8005a50:	40020058 	.word	0x40020058
 8005a54:	5802541c 	.word	0x5802541c
 8005a58:	58025430 	.word	0x58025430
 8005a5c:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005a60:	6861      	ldr	r1, [r4, #4]
 8005a62:	f1a1 0629 	sub.w	r6, r1, #41	; 0x29
 8005a66:	2e1f      	cmp	r6, #31
 8005a68:	d92d      	bls.n	8005ac6 <HAL_DMA_Init+0x2fe>
 8005a6a:	394f      	subs	r1, #79	; 0x4f
 8005a6c:	2903      	cmp	r1, #3
 8005a6e:	d801      	bhi.n	8005a74 <HAL_DMA_Init+0x2ac>
        registerValue |= DMA_SxCR_TRBUFF;
 8005a70:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005a74:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a76:	2d04      	cmp	r5, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005a78:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005a7a:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005a7e:	ea41 0105 	orr.w	r1, r1, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a82:	f47f af2f 	bne.w	80058e4 <HAL_DMA_Init+0x11c>
 8005a86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8005a88:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005a8a:	4311      	orrs	r1, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005a8c:	2e00      	cmp	r6, #0
 8005a8e:	f43f af29 	beq.w	80058e4 <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005a92:	2800      	cmp	r0, #0
 8005a94:	d173      	bne.n	8005b7e <HAL_DMA_Init+0x3b6>
    switch (hdma->Init.FIFOThreshold)
 8005a96:	2a01      	cmp	r2, #1
 8005a98:	f000 8088 	beq.w	8005bac <HAL_DMA_Init+0x3e4>
 8005a9c:	f032 0202 	bics.w	r2, r2, #2
 8005aa0:	f47f af20 	bne.w	80058e4 <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005aa4:	01f2      	lsls	r2, r6, #7
 8005aa6:	f57f af1d 	bpl.w	80058e4 <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 8005aaa:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005aac:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8005aae:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005ab0:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8005ab2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ab8:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8005aba:	2303      	movs	r3, #3
        return HAL_ERROR;
 8005abc:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005abe:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8005ac0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005ac6:	4970      	ldr	r1, [pc, #448]	; (8005c88 <HAL_DMA_Init+0x4c0>)
 8005ac8:	fa21 f606 	lsr.w	r6, r1, r6
 8005acc:	07f1      	lsls	r1, r6, #31
 8005ace:	d5d1      	bpl.n	8005a74 <HAL_DMA_Init+0x2ac>
 8005ad0:	e7ce      	b.n	8005a70 <HAL_DMA_Init+0x2a8>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005ad2:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ad4:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8005ad6:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005ada:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005adc:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ade:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8005ae0:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8005ae2:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005ae6:	6763      	str	r3, [r4, #116]	; 0x74
 8005ae8:	e79c      	b.n	8005a24 <HAL_DMA_Init+0x25c>
    return HAL_ERROR;
 8005aea:	2001      	movs	r0, #1
}
 8005aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005aee:	6837      	ldr	r7, [r6, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005af0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005af2:	4039      	ands	r1, r7
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005af4:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005af6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005afa:	ea46 0707 	orr.w	r7, r6, r7
 8005afe:	ea42 0207 	orr.w	r2, r2, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005b02:	d2ad      	bcs.n	8005a60 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005b04:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005b06:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005b08:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005b0c:	f041 0104 	orr.w	r1, r1, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005b10:	e7ba      	b.n	8005a88 <HAL_DMA_Init+0x2c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005b12:	6821      	ldr	r1, [r4, #0]
 8005b14:	4b5d      	ldr	r3, [pc, #372]	; (8005c8c <HAL_DMA_Init+0x4c4>)
 8005b16:	4e5e      	ldr	r6, [pc, #376]	; (8005c90 <HAL_DMA_Init+0x4c8>)
 8005b18:	4d5e      	ldr	r5, [pc, #376]	; (8005c94 <HAL_DMA_Init+0x4cc>)
 8005b1a:	42b1      	cmp	r1, r6
 8005b1c:	bf18      	it	ne
 8005b1e:	4299      	cmpne	r1, r3
 8005b20:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8005b24:	bf0c      	ite	eq
 8005b26:	2301      	moveq	r3, #1
 8005b28:	2300      	movne	r3, #0
 8005b2a:	42a9      	cmp	r1, r5
 8005b2c:	bf08      	it	eq
 8005b2e:	f043 0301 	orreq.w	r3, r3, #1
 8005b32:	3528      	adds	r5, #40	; 0x28
 8005b34:	42b1      	cmp	r1, r6
 8005b36:	bf08      	it	eq
 8005b38:	f043 0301 	orreq.w	r3, r3, #1
 8005b3c:	3628      	adds	r6, #40	; 0x28
 8005b3e:	42a9      	cmp	r1, r5
 8005b40:	bf08      	it	eq
 8005b42:	f043 0301 	orreq.w	r3, r3, #1
 8005b46:	3528      	adds	r5, #40	; 0x28
 8005b48:	42b1      	cmp	r1, r6
 8005b4a:	bf08      	it	eq
 8005b4c:	f043 0301 	orreq.w	r3, r3, #1
 8005b50:	42a9      	cmp	r1, r5
 8005b52:	bf08      	it	eq
 8005b54:	f043 0301 	orreq.w	r3, r3, #1
 8005b58:	b93b      	cbnz	r3, 8005b6a <HAL_DMA_Init+0x3a2>
 8005b5a:	4b4f      	ldr	r3, [pc, #316]	; (8005c98 <HAL_DMA_Init+0x4d0>)
 8005b5c:	4299      	cmp	r1, r3
 8005b5e:	d004      	beq.n	8005b6a <HAL_DMA_Init+0x3a2>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b60:	4b4e      	ldr	r3, [pc, #312]	; (8005c9c <HAL_DMA_Init+0x4d4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005b62:	494f      	ldr	r1, [pc, #316]	; (8005ca0 <HAL_DMA_Init+0x4d8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b64:	4413      	add	r3, r2
 8005b66:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005b68:	e003      	b.n	8005b72 <HAL_DMA_Init+0x3aa>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b6a:	4b4e      	ldr	r3, [pc, #312]	; (8005ca4 <HAL_DMA_Init+0x4dc>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005b6c:	494e      	ldr	r1, [pc, #312]	; (8005ca8 <HAL_DMA_Init+0x4e0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b6e:	4413      	add	r3, r2
 8005b70:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005b72:	2201      	movs	r2, #1
 8005b74:	4082      	lsls	r2, r0
 8005b76:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 8005b7a:	6762      	str	r2, [r4, #116]	; 0x74
 8005b7c:	e74f      	b.n	8005a1e <HAL_DMA_Init+0x256>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005b7e:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8005b82:	d004      	beq.n	8005b8e <HAL_DMA_Init+0x3c6>
    switch (hdma->Init.FIFOThreshold)
 8005b84:	2a02      	cmp	r2, #2
 8005b86:	d990      	bls.n	8005aaa <HAL_DMA_Init+0x2e2>
 8005b88:	2a03      	cmp	r2, #3
 8005b8a:	d08b      	beq.n	8005aa4 <HAL_DMA_Init+0x2dc>
 8005b8c:	e6aa      	b.n	80058e4 <HAL_DMA_Init+0x11c>
    switch (hdma->Init.FIFOThreshold)
 8005b8e:	2a03      	cmp	r2, #3
 8005b90:	f63f aea8 	bhi.w	80058e4 <HAL_DMA_Init+0x11c>
 8005b94:	a001      	add	r0, pc, #4	; (adr r0, 8005b9c <HAL_DMA_Init+0x3d4>)
 8005b96:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8005b9a:	bf00      	nop
 8005b9c:	08005aab 	.word	0x08005aab
 8005ba0:	08005aa5 	.word	0x08005aa5
 8005ba4:	08005aab 	.word	0x08005aab
 8005ba8:	08005bad 	.word	0x08005bad
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bac:	f1b6 7fc0 	cmp.w	r6, #25165824	; 0x1800000
 8005bb0:	f47f ae98 	bne.w	80058e4 <HAL_DMA_Init+0x11c>
 8005bb4:	e779      	b.n	8005aaa <HAL_DMA_Init+0x2e2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005bb6:	4a35      	ldr	r2, [pc, #212]	; (8005c8c <HAL_DMA_Init+0x4c4>)
 8005bb8:	4935      	ldr	r1, [pc, #212]	; (8005c90 <HAL_DMA_Init+0x4c8>)
 8005bba:	4836      	ldr	r0, [pc, #216]	; (8005c94 <HAL_DMA_Init+0x4cc>)
 8005bbc:	428b      	cmp	r3, r1
 8005bbe:	bf18      	it	ne
 8005bc0:	4293      	cmpne	r3, r2
 8005bc2:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8005bc6:	4d39      	ldr	r5, [pc, #228]	; (8005cac <HAL_DMA_Init+0x4e4>)
 8005bc8:	bf0c      	ite	eq
 8005bca:	2201      	moveq	r2, #1
 8005bcc:	2200      	movne	r2, #0
 8005bce:	4283      	cmp	r3, r0
 8005bd0:	bf08      	it	eq
 8005bd2:	f042 0201 	orreq.w	r2, r2, #1
 8005bd6:	303c      	adds	r0, #60	; 0x3c
 8005bd8:	428b      	cmp	r3, r1
 8005bda:	bf08      	it	eq
 8005bdc:	f042 0201 	orreq.w	r2, r2, #1
 8005be0:	313c      	adds	r1, #60	; 0x3c
 8005be2:	42ab      	cmp	r3, r5
 8005be4:	bf08      	it	eq
 8005be6:	f042 0201 	orreq.w	r2, r2, #1
 8005bea:	4283      	cmp	r3, r0
 8005bec:	bf08      	it	eq
 8005bee:	f042 0201 	orreq.w	r2, r2, #1
 8005bf2:	428b      	cmp	r3, r1
 8005bf4:	bf08      	it	eq
 8005bf6:	f042 0201 	orreq.w	r2, r2, #1
 8005bfa:	b912      	cbnz	r2, 8005c02 <HAL_DMA_Init+0x43a>
 8005bfc:	4a26      	ldr	r2, [pc, #152]	; (8005c98 <HAL_DMA_Init+0x4d0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d13a      	bne.n	8005c78 <HAL_DMA_Init+0x4b0>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c02:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8005c04:	2100      	movs	r1, #0
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005c06:	4f2a      	ldr	r7, [pc, #168]	; (8005cb0 <HAL_DMA_Init+0x4e8>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c08:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005c0c:	68a2      	ldr	r2, [r4, #8]
    __HAL_UNLOCK(hdma);
 8005c0e:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005c12:	2a40      	cmp	r2, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005c14:	6819      	ldr	r1, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005c16:	ea07 0701 	and.w	r7, r7, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005c1a:	d02b      	beq.n	8005c74 <HAL_DMA_Init+0x4ac>
 8005c1c:	2a80      	cmp	r2, #128	; 0x80
 8005c1e:	bf0c      	ite	eq
 8005c20:	f44f 4180 	moveq.w	r1, #16384	; 0x4000
 8005c24:	2100      	movne	r1, #0
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005c26:	6922      	ldr	r2, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c28:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005c2a:	68e6      	ldr	r6, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005c2c:	08d2      	lsrs	r2, r2, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005c2e:	6965      	ldr	r5, [r4, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005c30:	f8df c084 	ldr.w	ip, [pc, #132]	; 8005cb8 <HAL_DMA_Init+0x4f0>
 8005c34:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005c38:	69a6      	ldr	r6, [r4, #24]
 8005c3a:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005c3e:	69e5      	ldr	r5, [r4, #28]
 8005c40:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005c44:	4e1b      	ldr	r6, [pc, #108]	; (8005cb4 <HAL_DMA_Init+0x4ec>)
 8005c46:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 8005c4a:	441e      	add	r6, r3
 8005c4c:	6a25      	ldr	r5, [r4, #32]
 8005c4e:	ea42 1215 	orr.w	r2, r2, r5, lsr #4
 8005c52:	fbac 6506 	umull	r6, r5, ip, r6
 8005c56:	433a      	orrs	r2, r7
 8005c58:	092d      	lsrs	r5, r5, #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005c5a:	4311      	orrs	r1, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005c5c:	00ad      	lsls	r5, r5, #2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005c5e:	6019      	str	r1, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005c60:	65e5      	str	r5, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c62:	f7ff fcc9 	bl	80055f8 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005c66:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005c68:	2301      	movs	r3, #1
 8005c6a:	f002 021f 	and.w	r2, r2, #31
 8005c6e:	4093      	lsls	r3, r2
 8005c70:	6043      	str	r3, [r0, #4]
 8005c72:	e641      	b.n	80058f8 <HAL_DMA_Init+0x130>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005c74:	2110      	movs	r1, #16
 8005c76:	e7d6      	b.n	8005c26 <HAL_DMA_Init+0x45e>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005c78:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005c7a:	2303      	movs	r3, #3
    return HAL_ERROR;
 8005c7c:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005c7e:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005c80:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c86:	bf00      	nop
 8005c88:	c3c0003f 	.word	0xc3c0003f
 8005c8c:	58025408 	.word	0x58025408
 8005c90:	5802541c 	.word	0x5802541c
 8005c94:	58025430 	.word	0x58025430
 8005c98:	58025494 	.word	0x58025494
 8005c9c:	1000823f 	.word	0x1000823f
 8005ca0:	40020940 	.word	0x40020940
 8005ca4:	1600963f 	.word	0x1600963f
 8005ca8:	58025940 	.word	0x58025940
 8005cac:	58025458 	.word	0x58025458
 8005cb0:	fffe000f 	.word	0xfffe000f
 8005cb4:	a7fdabf8 	.word	0xa7fdabf8
 8005cb8:	cccccccd 	.word	0xcccccccd

08005cbc <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8005cbc:	2800      	cmp	r0, #0
 8005cbe:	f000 818a 	beq.w	8005fd6 <HAL_DMA_Start_IT+0x31a>
{
 8005cc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cc6:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8005cc8:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8005ccc:	2801      	cmp	r0, #1
 8005cce:	f000 8184 	beq.w	8005fda <HAL_DMA_Start_IT+0x31e>
 8005cd2:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005cd4:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
 8005cd8:	4285      	cmp	r5, r0
  __HAL_LOCK(hdma);
 8005cda:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8005cde:	d007      	beq.n	8005cf0 <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 8005ce0:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005ce2:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8005ce6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005cea:	6563      	str	r3, [r4, #84]	; 0x54
}
 8005cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_DISABLE(hdma);
 8005cf0:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8005cf2:	f04f 0c02 	mov.w	ip, #2
    __HAL_DMA_DISABLE(hdma);
 8005cf6:	4858      	ldr	r0, [pc, #352]	; (8005e58 <HAL_DMA_Start_IT+0x19c>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cf8:	2700      	movs	r7, #0
    __HAL_DMA_DISABLE(hdma);
 8005cfa:	4e58      	ldr	r6, [pc, #352]	; (8005e5c <HAL_DMA_Start_IT+0x1a0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8005cfc:	f884 c035 	strb.w	ip, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d00:	42b5      	cmp	r5, r6
 8005d02:	bf18      	it	ne
 8005d04:	4285      	cmpne	r5, r0
    __HAL_DMA_DISABLE(hdma);
 8005d06:	f8df c15c 	ldr.w	ip, [pc, #348]	; 8005e64 <HAL_DMA_Start_IT+0x1a8>
 8005d0a:	f106 0630 	add.w	r6, r6, #48	; 0x30
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d0e:	6567      	str	r7, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8005d10:	bf0c      	ite	eq
 8005d12:	2001      	moveq	r0, #1
 8005d14:	2000      	movne	r0, #0
 8005d16:	4f52      	ldr	r7, [pc, #328]	; (8005e60 <HAL_DMA_Start_IT+0x1a4>)
 8005d18:	4565      	cmp	r5, ip
 8005d1a:	bf08      	it	eq
 8005d1c:	f040 0001 	orreq.w	r0, r0, #1
 8005d20:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8005d24:	42b5      	cmp	r5, r6
 8005d26:	bf08      	it	eq
 8005d28:	f040 0001 	orreq.w	r0, r0, #1
 8005d2c:	f506 7662 	add.w	r6, r6, #904	; 0x388
 8005d30:	4565      	cmp	r5, ip
 8005d32:	bf08      	it	eq
 8005d34:	f040 0001 	orreq.w	r0, r0, #1
 8005d38:	f50c 7c62 	add.w	ip, ip, #904	; 0x388
 8005d3c:	42bd      	cmp	r5, r7
 8005d3e:	bf08      	it	eq
 8005d40:	f040 0001 	orreq.w	r0, r0, #1
 8005d44:	f507 7762 	add.w	r7, r7, #904	; 0x388
 8005d48:	42b5      	cmp	r5, r6
 8005d4a:	bf08      	it	eq
 8005d4c:	f040 0001 	orreq.w	r0, r0, #1
 8005d50:	3648      	adds	r6, #72	; 0x48
 8005d52:	4565      	cmp	r5, ip
 8005d54:	bf08      	it	eq
 8005d56:	f040 0001 	orreq.w	r0, r0, #1
 8005d5a:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 8005d5e:	42bd      	cmp	r5, r7
 8005d60:	bf08      	it	eq
 8005d62:	f040 0001 	orreq.w	r0, r0, #1
 8005d66:	3748      	adds	r7, #72	; 0x48
 8005d68:	42b5      	cmp	r5, r6
 8005d6a:	bf08      	it	eq
 8005d6c:	f040 0001 	orreq.w	r0, r0, #1
 8005d70:	3648      	adds	r6, #72	; 0x48
 8005d72:	4565      	cmp	r5, ip
 8005d74:	bf08      	it	eq
 8005d76:	f040 0001 	orreq.w	r0, r0, #1
 8005d7a:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 8005d7e:	42bd      	cmp	r5, r7
 8005d80:	bf08      	it	eq
 8005d82:	f040 0001 	orreq.w	r0, r0, #1
 8005d86:	f5a7 678f 	sub.w	r7, r7, #1144	; 0x478
 8005d8a:	42b5      	cmp	r5, r6
 8005d8c:	bf08      	it	eq
 8005d8e:	f040 0001 	orreq.w	r0, r0, #1
 8005d92:	f5a6 668f 	sub.w	r6, r6, #1144	; 0x478
 8005d96:	4565      	cmp	r5, ip
 8005d98:	bf14      	ite	ne
 8005d9a:	4682      	movne	sl, r0
 8005d9c:	f040 0a01 	orreq.w	sl, r0, #1
 8005da0:	42b5      	cmp	r5, r6
 8005da2:	bf18      	it	ne
 8005da4:	42bd      	cmpne	r5, r7
 8005da6:	bf0c      	ite	eq
 8005da8:	2601      	moveq	r6, #1
 8005daa:	2600      	movne	r6, #0
 8005dac:	d002      	beq.n	8005db4 <HAL_DMA_Start_IT+0xf8>
 8005dae:	f1ba 0f00 	cmp.w	sl, #0
 8005db2:	d059      	beq.n	8005e68 <HAL_DMA_Start_IT+0x1ac>
 8005db4:	682f      	ldr	r7, [r5, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005db6:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8005dba:	f027 0701 	bic.w	r7, r7, #1
 8005dbe:	602f      	str	r7, [r5, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005dc0:	2e00      	cmp	r6, #0
 8005dc2:	f000 8084 	beq.w	8005ece <HAL_DMA_Start_IT+0x212>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dc6:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8005dc8:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 8005dcc:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005dce:	f1be 0f00 	cmp.w	lr, #0
 8005dd2:	d002      	beq.n	8005dda <HAL_DMA_Start_IT+0x11e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005dd4:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8005dd8:	6078      	str	r0, [r7, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005dda:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8005ddc:	f04f 093f 	mov.w	r9, #63	; 0x3f
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005de0:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005de4:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005de8:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005dec:	fa09 f707 	lsl.w	r7, r9, r7
 8005df0:	f8cc 7008 	str.w	r7, [ip, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005df4:	682f      	ldr	r7, [r5, #0]
 8005df6:	f427 2780 	bic.w	r7, r7, #262144	; 0x40000
 8005dfa:	602f      	str	r7, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005dfc:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005dfe:	f000 80ef 	beq.w	8005fe0 <HAL_DMA_Start_IT+0x324>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005e02:	60a9      	str	r1, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005e04:	60ea      	str	r2, [r5, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e06:	b91e      	cbnz	r6, 8005e10 <HAL_DMA_Start_IT+0x154>
 8005e08:	f1ba 0f00 	cmp.w	sl, #0
 8005e0c:	f000 80ee 	beq.w	8005fec <HAL_DMA_Start_IT+0x330>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005e10:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005e12:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005e14:	f023 031e 	bic.w	r3, r3, #30
 8005e18:	f043 0316 	orr.w	r3, r3, #22
 8005e1c:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005e1e:	b11a      	cbz	r2, 8005e28 <HAL_DMA_Start_IT+0x16c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005e20:	682b      	ldr	r3, [r5, #0]
 8005e22:	f043 0308 	orr.w	r3, r3, #8
 8005e26:	602b      	str	r3, [r5, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005e28:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	03d2      	lsls	r2, r2, #15
 8005e2e:	d503      	bpl.n	8005e38 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e36:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8005e38:	f1be 0f00 	cmp.w	lr, #0
 8005e3c:	d005      	beq.n	8005e4a <HAL_DMA_Start_IT+0x18e>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005e3e:	f8de 3000 	ldr.w	r3, [lr]
 8005e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e46:	f8ce 3000 	str.w	r3, [lr]
    __HAL_DMA_ENABLE(hdma);
 8005e4a:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e4c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005e4e:	f043 0301 	orr.w	r3, r3, #1
 8005e52:	602b      	str	r3, [r5, #0]
}
 8005e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e58:	40020040 	.word	0x40020040
 8005e5c:	40020058 	.word	0x40020058
 8005e60:	400200b8 	.word	0x400200b8
 8005e64:	40020070 	.word	0x40020070
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005e68:	4f65      	ldr	r7, [pc, #404]	; (8006000 <HAL_DMA_Start_IT+0x344>)
 8005e6a:	f8df e19c 	ldr.w	lr, [pc, #412]	; 8006008 <HAL_DMA_Start_IT+0x34c>
 8005e6e:	f8df c19c 	ldr.w	ip, [pc, #412]	; 800600c <HAL_DMA_Start_IT+0x350>
 8005e72:	4575      	cmp	r5, lr
 8005e74:	bf18      	it	ne
 8005e76:	42bd      	cmpne	r5, r7
 8005e78:	f10e 0e3c 	add.w	lr, lr, #60	; 0x3c
 8005e7c:	bf0c      	ite	eq
 8005e7e:	2701      	moveq	r7, #1
 8005e80:	2700      	movne	r7, #0
 8005e82:	4565      	cmp	r5, ip
 8005e84:	bf08      	it	eq
 8005e86:	f047 0701 	orreq.w	r7, r7, #1
 8005e8a:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8005e8e:	4575      	cmp	r5, lr
 8005e90:	bf08      	it	eq
 8005e92:	f047 0701 	orreq.w	r7, r7, #1
 8005e96:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005e9a:	4565      	cmp	r5, ip
 8005e9c:	bf08      	it	eq
 8005e9e:	f047 0701 	orreq.w	r7, r7, #1
 8005ea2:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8005ea6:	4575      	cmp	r5, lr
 8005ea8:	bf08      	it	eq
 8005eaa:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8005eae:	f8d5 e000 	ldr.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005eb2:	4565      	cmp	r5, ip
 8005eb4:	bf08      	it	eq
 8005eb6:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8005eba:	f02e 0e01 	bic.w	lr, lr, #1
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ebe:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8005ec2:	f8c5 e000 	str.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ec6:	b917      	cbnz	r7, 8005ece <HAL_DMA_Start_IT+0x212>
 8005ec8:	4f4e      	ldr	r7, [pc, #312]	; (8006004 <HAL_DMA_Start_IT+0x348>)
 8005eca:	42bd      	cmp	r5, r7
 8005ecc:	d10d      	bne.n	8005eea <HAL_DMA_Start_IT+0x22e>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ece:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8005ed0:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 8005ed4:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005ed6:	f1be 0f00 	cmp.w	lr, #0
 8005eda:	d002      	beq.n	8005ee2 <HAL_DMA_Start_IT+0x226>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005edc:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8005ee0:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ee2:	f1ba 0f00 	cmp.w	sl, #0
 8005ee6:	f47f af78 	bne.w	8005dda <HAL_DMA_Start_IT+0x11e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005eea:	4f47      	ldr	r7, [pc, #284]	; (8006008 <HAL_DMA_Start_IT+0x34c>)
 8005eec:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8006000 <HAL_DMA_Start_IT+0x344>
 8005ef0:	f8df e118 	ldr.w	lr, [pc, #280]	; 800600c <HAL_DMA_Start_IT+0x350>
 8005ef4:	4545      	cmp	r5, r8
 8005ef6:	bf18      	it	ne
 8005ef8:	42bd      	cmpne	r5, r7
 8005efa:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8005efe:	bf0c      	ite	eq
 8005f00:	2701      	moveq	r7, #1
 8005f02:	2700      	movne	r7, #0
 8005f04:	4575      	cmp	r5, lr
 8005f06:	bf08      	it	eq
 8005f08:	f047 0701 	orreq.w	r7, r7, #1
 8005f0c:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005f10:	4545      	cmp	r5, r8
 8005f12:	bf08      	it	eq
 8005f14:	f047 0701 	orreq.w	r7, r7, #1
 8005f18:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8005f1c:	4575      	cmp	r5, lr
 8005f1e:	bf08      	it	eq
 8005f20:	f047 0701 	orreq.w	r7, r7, #1
 8005f24:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005f28:	4545      	cmp	r5, r8
 8005f2a:	bf08      	it	eq
 8005f2c:	f047 0701 	orreq.w	r7, r7, #1
 8005f30:	4575      	cmp	r5, lr
 8005f32:	bf08      	it	eq
 8005f34:	f047 0701 	orreq.w	r7, r7, #1
 8005f38:	b917      	cbnz	r7, 8005f40 <HAL_DMA_Start_IT+0x284>
 8005f3a:	4f32      	ldr	r7, [pc, #200]	; (8006004 <HAL_DMA_Start_IT+0x348>)
 8005f3c:	42bd      	cmp	r5, r7
 8005f3e:	d155      	bne.n	8005fec <HAL_DMA_Start_IT+0x330>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005f40:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8005f42:	f04f 0e01 	mov.w	lr, #1
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f46:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005f4a:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f4e:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005f52:	fa0e f707 	lsl.w	r7, lr, r7
 8005f56:	f8cc 7004 	str.w	r7, [ip, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005f5a:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f5c:	d043      	beq.n	8005fe6 <HAL_DMA_Start_IT+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005f5e:	60a9      	str	r1, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005f60:	60ea      	str	r2, [r5, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005f62:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005f64:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005f66:	f023 030e 	bic.w	r3, r3, #14
 8005f6a:	f043 030a 	orr.w	r3, r3, #10
 8005f6e:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005f70:	2a00      	cmp	r2, #0
 8005f72:	d02d      	beq.n	8005fd0 <HAL_DMA_Start_IT+0x314>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005f74:	682b      	ldr	r3, [r5, #0]
 8005f76:	f043 0304 	orr.w	r3, r3, #4
 8005f7a:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f7c:	4b20      	ldr	r3, [pc, #128]	; (8006000 <HAL_DMA_Start_IT+0x344>)
 8005f7e:	4a22      	ldr	r2, [pc, #136]	; (8006008 <HAL_DMA_Start_IT+0x34c>)
 8005f80:	4922      	ldr	r1, [pc, #136]	; (800600c <HAL_DMA_Start_IT+0x350>)
 8005f82:	4295      	cmp	r5, r2
 8005f84:	bf18      	it	ne
 8005f86:	429d      	cmpne	r5, r3
 8005f88:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8005f8c:	bf0c      	ite	eq
 8005f8e:	2301      	moveq	r3, #1
 8005f90:	2300      	movne	r3, #0
 8005f92:	428d      	cmp	r5, r1
 8005f94:	bf08      	it	eq
 8005f96:	f043 0301 	orreq.w	r3, r3, #1
 8005f9a:	3128      	adds	r1, #40	; 0x28
 8005f9c:	4295      	cmp	r5, r2
 8005f9e:	bf08      	it	eq
 8005fa0:	f043 0301 	orreq.w	r3, r3, #1
 8005fa4:	3228      	adds	r2, #40	; 0x28
 8005fa6:	428d      	cmp	r5, r1
 8005fa8:	bf08      	it	eq
 8005faa:	f043 0301 	orreq.w	r3, r3, #1
 8005fae:	3128      	adds	r1, #40	; 0x28
 8005fb0:	4295      	cmp	r5, r2
 8005fb2:	bf08      	it	eq
 8005fb4:	f043 0301 	orreq.w	r3, r3, #1
 8005fb8:	3228      	adds	r2, #40	; 0x28
 8005fba:	428d      	cmp	r5, r1
 8005fbc:	bf08      	it	eq
 8005fbe:	f043 0301 	orreq.w	r3, r3, #1
 8005fc2:	4295      	cmp	r5, r2
 8005fc4:	bf08      	it	eq
 8005fc6:	f043 0301 	orreq.w	r3, r3, #1
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f43f af3d 	beq.w	8005e4a <HAL_DMA_Start_IT+0x18e>
 8005fd0:	f8d4 e06c 	ldr.w	lr, [r4, #108]	; 0x6c
 8005fd4:	e728      	b.n	8005e28 <HAL_DMA_Start_IT+0x16c>
    return HAL_ERROR;
 8005fd6:	2001      	movs	r0, #1
}
 8005fd8:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8005fda:	2002      	movs	r0, #2
}
 8005fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005fe0:	60aa      	str	r2, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005fe2:	60e9      	str	r1, [r5, #12]
 8005fe4:	e70f      	b.n	8005e06 <HAL_DMA_Start_IT+0x14a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005fe6:	60aa      	str	r2, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005fe8:	60e9      	str	r1, [r5, #12]
 8005fea:	e7ba      	b.n	8005f62 <HAL_DMA_Start_IT+0x2a6>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005fec:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005fee:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005ff0:	f023 030e 	bic.w	r3, r3, #14
 8005ff4:	f043 030a 	orr.w	r3, r3, #10
 8005ff8:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005ffa:	2a00      	cmp	r2, #0
 8005ffc:	d1ba      	bne.n	8005f74 <HAL_DMA_Start_IT+0x2b8>
 8005ffe:	e7bd      	b.n	8005f7c <HAL_DMA_Start_IT+0x2c0>
 8006000:	5802541c 	.word	0x5802541c
 8006004:	58025494 	.word	0x58025494
 8006008:	58025408 	.word	0x58025408
 800600c:	58025430 	.word	0x58025430

08006010 <HAL_DMA_Abort>:
{
 8006010:	b570      	push	{r4, r5, r6, lr}
 8006012:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8006014:	f7fd ff02 	bl	8003e1c <HAL_GetTick>
  if(hdma == NULL)
 8006018:	2d00      	cmp	r5, #0
 800601a:	f000 8128 	beq.w	800626e <HAL_DMA_Abort+0x25e>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800601e:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8006022:	2b02      	cmp	r3, #2
 8006024:	f040 80e1 	bne.w	80061ea <HAL_DMA_Abort+0x1da>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006028:	682c      	ldr	r4, [r5, #0]
 800602a:	4606      	mov	r6, r0
 800602c:	4b91      	ldr	r3, [pc, #580]	; (8006274 <HAL_DMA_Abort+0x264>)
 800602e:	4992      	ldr	r1, [pc, #584]	; (8006278 <HAL_DMA_Abort+0x268>)
 8006030:	4a92      	ldr	r2, [pc, #584]	; (800627c <HAL_DMA_Abort+0x26c>)
 8006032:	428c      	cmp	r4, r1
 8006034:	bf18      	it	ne
 8006036:	429c      	cmpne	r4, r3
 8006038:	f101 0148 	add.w	r1, r1, #72	; 0x48
 800603c:	4890      	ldr	r0, [pc, #576]	; (8006280 <HAL_DMA_Abort+0x270>)
 800603e:	bf0c      	ite	eq
 8006040:	2301      	moveq	r3, #1
 8006042:	2300      	movne	r3, #0
 8006044:	4294      	cmp	r4, r2
 8006046:	bf08      	it	eq
 8006048:	f043 0301 	orreq.w	r3, r3, #1
 800604c:	3248      	adds	r2, #72	; 0x48
 800604e:	428c      	cmp	r4, r1
 8006050:	bf08      	it	eq
 8006052:	f043 0301 	orreq.w	r3, r3, #1
 8006056:	f501 7162 	add.w	r1, r1, #904	; 0x388
 800605a:	4284      	cmp	r4, r0
 800605c:	bf08      	it	eq
 800605e:	f043 0301 	orreq.w	r3, r3, #1
 8006062:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8006066:	4294      	cmp	r4, r2
 8006068:	bf08      	it	eq
 800606a:	f043 0301 	orreq.w	r3, r3, #1
 800606e:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8006072:	428c      	cmp	r4, r1
 8006074:	bf08      	it	eq
 8006076:	f043 0301 	orreq.w	r3, r3, #1
 800607a:	3148      	adds	r1, #72	; 0x48
 800607c:	4284      	cmp	r4, r0
 800607e:	bf08      	it	eq
 8006080:	f043 0301 	orreq.w	r3, r3, #1
 8006084:	3048      	adds	r0, #72	; 0x48
 8006086:	4294      	cmp	r4, r2
 8006088:	bf08      	it	eq
 800608a:	f043 0301 	orreq.w	r3, r3, #1
 800608e:	3248      	adds	r2, #72	; 0x48
 8006090:	428c      	cmp	r4, r1
 8006092:	bf08      	it	eq
 8006094:	f043 0301 	orreq.w	r3, r3, #1
 8006098:	3148      	adds	r1, #72	; 0x48
 800609a:	4284      	cmp	r4, r0
 800609c:	bf08      	it	eq
 800609e:	f043 0301 	orreq.w	r3, r3, #1
 80060a2:	3048      	adds	r0, #72	; 0x48
 80060a4:	4294      	cmp	r4, r2
 80060a6:	bf08      	it	eq
 80060a8:	f043 0301 	orreq.w	r3, r3, #1
 80060ac:	f5a2 628f 	sub.w	r2, r2, #1144	; 0x478
 80060b0:	428c      	cmp	r4, r1
 80060b2:	bf08      	it	eq
 80060b4:	f043 0301 	orreq.w	r3, r3, #1
 80060b8:	f5a1 618f 	sub.w	r1, r1, #1144	; 0x478
 80060bc:	4284      	cmp	r4, r0
 80060be:	bf08      	it	eq
 80060c0:	f043 0301 	orreq.w	r3, r3, #1
 80060c4:	428c      	cmp	r4, r1
 80060c6:	bf18      	it	ne
 80060c8:	4294      	cmpne	r4, r2
 80060ca:	bf0c      	ite	eq
 80060cc:	2201      	moveq	r2, #1
 80060ce:	2200      	movne	r2, #0
 80060d0:	d002      	beq.n	80060d8 <HAL_DMA_Abort+0xc8>
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f000 8090 	beq.w	80061f8 <HAL_DMA_Abort+0x1e8>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80060d8:	6821      	ldr	r1, [r4, #0]
 80060da:	f021 011e 	bic.w	r1, r1, #30
 80060de:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80060e0:	6961      	ldr	r1, [r4, #20]
 80060e2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80060e6:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80060e8:	2a00      	cmp	r2, #0
 80060ea:	f000 80b0 	beq.w	800624e <HAL_DMA_Abort+0x23e>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80060ee:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80060f0:	6813      	ldr	r3, [r2, #0]
 80060f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060f6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80060f8:	6823      	ldr	r3, [r4, #0]
 80060fa:	f023 0301 	bic.w	r3, r3, #1
 80060fe:	6023      	str	r3, [r4, #0]
 8006100:	e005      	b.n	800610e <HAL_DMA_Abort+0xfe>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006102:	f7fd fe8b 	bl	8003e1c <HAL_GetTick>
 8006106:	1b83      	subs	r3, r0, r6
 8006108:	2b05      	cmp	r3, #5
 800610a:	f200 80a6 	bhi.w	800625a <HAL_DMA_Abort+0x24a>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	07db      	lsls	r3, r3, #31
 8006112:	d4f6      	bmi.n	8006102 <HAL_DMA_Abort+0xf2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006114:	682a      	ldr	r2, [r5, #0]
 8006116:	4b57      	ldr	r3, [pc, #348]	; (8006274 <HAL_DMA_Abort+0x264>)
 8006118:	4957      	ldr	r1, [pc, #348]	; (8006278 <HAL_DMA_Abort+0x268>)
 800611a:	4c58      	ldr	r4, [pc, #352]	; (800627c <HAL_DMA_Abort+0x26c>)
 800611c:	428a      	cmp	r2, r1
 800611e:	bf18      	it	ne
 8006120:	429a      	cmpne	r2, r3
 8006122:	4858      	ldr	r0, [pc, #352]	; (8006284 <HAL_DMA_Abort+0x274>)
 8006124:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8006128:	bf0c      	ite	eq
 800612a:	2301      	moveq	r3, #1
 800612c:	2300      	movne	r3, #0
 800612e:	42a2      	cmp	r2, r4
 8006130:	bf08      	it	eq
 8006132:	f043 0301 	orreq.w	r3, r3, #1
 8006136:	3448      	adds	r4, #72	; 0x48
 8006138:	4282      	cmp	r2, r0
 800613a:	bf08      	it	eq
 800613c:	f043 0301 	orreq.w	r3, r3, #1
 8006140:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8006144:	428a      	cmp	r2, r1
 8006146:	bf08      	it	eq
 8006148:	f043 0301 	orreq.w	r3, r3, #1
 800614c:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8006150:	42a2      	cmp	r2, r4
 8006152:	bf08      	it	eq
 8006154:	f043 0301 	orreq.w	r3, r3, #1
 8006158:	f504 7462 	add.w	r4, r4, #904	; 0x388
 800615c:	4282      	cmp	r2, r0
 800615e:	bf08      	it	eq
 8006160:	f043 0301 	orreq.w	r3, r3, #1
 8006164:	3048      	adds	r0, #72	; 0x48
 8006166:	428a      	cmp	r2, r1
 8006168:	bf08      	it	eq
 800616a:	f043 0301 	orreq.w	r3, r3, #1
 800616e:	3148      	adds	r1, #72	; 0x48
 8006170:	42a2      	cmp	r2, r4
 8006172:	bf08      	it	eq
 8006174:	f043 0301 	orreq.w	r3, r3, #1
 8006178:	3448      	adds	r4, #72	; 0x48
 800617a:	4282      	cmp	r2, r0
 800617c:	bf08      	it	eq
 800617e:	f043 0301 	orreq.w	r3, r3, #1
 8006182:	3048      	adds	r0, #72	; 0x48
 8006184:	428a      	cmp	r2, r1
 8006186:	bf08      	it	eq
 8006188:	f043 0301 	orreq.w	r3, r3, #1
 800618c:	3148      	adds	r1, #72	; 0x48
 800618e:	42a2      	cmp	r2, r4
 8006190:	bf08      	it	eq
 8006192:	f043 0301 	orreq.w	r3, r3, #1
 8006196:	4282      	cmp	r2, r0
 8006198:	bf08      	it	eq
 800619a:	f043 0301 	orreq.w	r3, r3, #1
 800619e:	428a      	cmp	r2, r1
 80061a0:	bf08      	it	eq
 80061a2:	f043 0301 	orreq.w	r3, r3, #1
 80061a6:	b933      	cbnz	r3, 80061b6 <HAL_DMA_Abort+0x1a6>
 80061a8:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 80061ac:	4b36      	ldr	r3, [pc, #216]	; (8006288 <HAL_DMA_Abort+0x278>)
 80061ae:	429a      	cmp	r2, r3
 80061b0:	bf18      	it	ne
 80061b2:	428a      	cmpne	r2, r1
 80061b4:	d172      	bne.n	800629c <HAL_DMA_Abort+0x28c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80061b6:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80061b8:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061ba:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80061bc:	f002 021f 	and.w	r2, r2, #31
 80061c0:	4093      	lsls	r3, r2
 80061c2:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 80061c4:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061c6:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 80061ca:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80061cc:	b133      	cbz	r3, 80061dc <HAL_DMA_Abort+0x1cc>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80061ce:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061d0:	6f29      	ldr	r1, [r5, #112]	; 0x70
 80061d2:	6f68      	ldr	r0, [r5, #116]	; 0x74
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80061d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061d8:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061da:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 80061dc:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 80061de:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 80061e0:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 80061e4:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 80061e8:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80061ea:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 80061ec:	2300      	movs	r3, #0
    return HAL_ERROR;
 80061ee:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80061f0:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80061f2:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 80061f6:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80061f8:	4a24      	ldr	r2, [pc, #144]	; (800628c <HAL_DMA_Abort+0x27c>)
 80061fa:	4925      	ldr	r1, [pc, #148]	; (8006290 <HAL_DMA_Abort+0x280>)
 80061fc:	4825      	ldr	r0, [pc, #148]	; (8006294 <HAL_DMA_Abort+0x284>)
 80061fe:	428c      	cmp	r4, r1
 8006200:	bf18      	it	ne
 8006202:	4294      	cmpne	r4, r2
 8006204:	f101 013c 	add.w	r1, r1, #60	; 0x3c
 8006208:	bf0c      	ite	eq
 800620a:	2201      	moveq	r2, #1
 800620c:	2200      	movne	r2, #0
 800620e:	4284      	cmp	r4, r0
 8006210:	bf08      	it	eq
 8006212:	f042 0201 	orreq.w	r2, r2, #1
 8006216:	3028      	adds	r0, #40	; 0x28
 8006218:	428c      	cmp	r4, r1
 800621a:	bf08      	it	eq
 800621c:	f042 0201 	orreq.w	r2, r2, #1
 8006220:	3128      	adds	r1, #40	; 0x28
 8006222:	4284      	cmp	r4, r0
 8006224:	bf08      	it	eq
 8006226:	f042 0201 	orreq.w	r2, r2, #1
 800622a:	3028      	adds	r0, #40	; 0x28
 800622c:	428c      	cmp	r4, r1
 800622e:	bf08      	it	eq
 8006230:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006234:	6821      	ldr	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006236:	4284      	cmp	r4, r0
 8006238:	bf08      	it	eq
 800623a:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800623e:	f021 010e 	bic.w	r1, r1, #14
 8006242:	6021      	str	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006244:	b91a      	cbnz	r2, 800624e <HAL_DMA_Abort+0x23e>
 8006246:	4a14      	ldr	r2, [pc, #80]	; (8006298 <HAL_DMA_Abort+0x288>)
 8006248:	4294      	cmp	r4, r2
 800624a:	f47f af55 	bne.w	80060f8 <HAL_DMA_Abort+0xe8>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800624e:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8006250:	680a      	ldr	r2, [r1, #0]
 8006252:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006256:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8006258:	e74e      	b.n	80060f8 <HAL_DMA_Abort+0xe8>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800625a:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 800625c:	2200      	movs	r2, #0
        hdma->State = HAL_DMA_STATE_ERROR;
 800625e:	2303      	movs	r3, #3
        return HAL_ERROR;
 8006260:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006262:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8006264:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8006268:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 800626c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800626e:	2001      	movs	r0, #1
}
 8006270:	bd70      	pop	{r4, r5, r6, pc}
 8006272:	bf00      	nop
 8006274:	40020058 	.word	0x40020058
 8006278:	40020040 	.word	0x40020040
 800627c:	40020070 	.word	0x40020070
 8006280:	400200a0 	.word	0x400200a0
 8006284:	40020088 	.word	0x40020088
 8006288:	40020028 	.word	0x40020028
 800628c:	5802541c 	.word	0x5802541c
 8006290:	58025408 	.word	0x58025408
 8006294:	58025430 	.word	0x58025430
 8006298:	58025494 	.word	0x58025494
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800629c:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 80062a0:	4b18      	ldr	r3, [pc, #96]	; (8006304 <HAL_DMA_Abort+0x2f4>)
 80062a2:	4819      	ldr	r0, [pc, #100]	; (8006308 <HAL_DMA_Abort+0x2f8>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80062a4:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062a6:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 80062aa:	42a2      	cmp	r2, r4
 80062ac:	bf18      	it	ne
 80062ae:	429a      	cmpne	r2, r3
 80062b0:	f104 043c 	add.w	r4, r4, #60	; 0x3c
 80062b4:	bf0c      	ite	eq
 80062b6:	2301      	moveq	r3, #1
 80062b8:	2300      	movne	r3, #0
 80062ba:	4282      	cmp	r2, r0
 80062bc:	bf08      	it	eq
 80062be:	f043 0301 	orreq.w	r3, r3, #1
 80062c2:	3028      	adds	r0, #40	; 0x28
 80062c4:	42a2      	cmp	r2, r4
 80062c6:	bf08      	it	eq
 80062c8:	f043 0301 	orreq.w	r3, r3, #1
 80062cc:	3428      	adds	r4, #40	; 0x28
 80062ce:	4282      	cmp	r2, r0
 80062d0:	bf08      	it	eq
 80062d2:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80062d6:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062d8:	42a2      	cmp	r2, r4
 80062da:	bf08      	it	eq
 80062dc:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80062e0:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062e4:	3414      	adds	r4, #20
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80062e6:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062e8:	42a2      	cmp	r2, r4
 80062ea:	bf08      	it	eq
 80062ec:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80062f0:	6dac      	ldr	r4, [r5, #88]	; 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80062f2:	6061      	str	r1, [r4, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f47f af65 	bne.w	80061c4 <HAL_DMA_Abort+0x1b4>
 80062fa:	4b04      	ldr	r3, [pc, #16]	; (800630c <HAL_DMA_Abort+0x2fc>)
 80062fc:	429a      	cmp	r2, r3
 80062fe:	f43f af61 	beq.w	80061c4 <HAL_DMA_Abort+0x1b4>
 8006302:	e76b      	b.n	80061dc <HAL_DMA_Abort+0x1cc>
 8006304:	5802541c 	.word	0x5802541c
 8006308:	58025430 	.word	0x58025430
 800630c:	58025494 	.word	0x58025494

08006310 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8006310:	2800      	cmp	r0, #0
 8006312:	d060      	beq.n	80063d6 <HAL_DMA_Abort_IT+0xc6>
{
 8006314:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006316:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 800631a:	4603      	mov	r3, r0
 800631c:	2a02      	cmp	r2, #2
 800631e:	d156      	bne.n	80063ce <HAL_DMA_Abort_IT+0xbe>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006320:	6801      	ldr	r1, [r0, #0]
 8006322:	4a59      	ldr	r2, [pc, #356]	; (8006488 <HAL_DMA_Abort_IT+0x178>)
 8006324:	4291      	cmp	r1, r2
 8006326:	d049      	beq.n	80063bc <HAL_DMA_Abort_IT+0xac>
 8006328:	3218      	adds	r2, #24
 800632a:	4291      	cmp	r1, r2
 800632c:	d046      	beq.n	80063bc <HAL_DMA_Abort_IT+0xac>
 800632e:	3230      	adds	r2, #48	; 0x30
 8006330:	4856      	ldr	r0, [pc, #344]	; (800648c <HAL_DMA_Abort_IT+0x17c>)
 8006332:	4c57      	ldr	r4, [pc, #348]	; (8006490 <HAL_DMA_Abort_IT+0x180>)
 8006334:	4281      	cmp	r1, r0
 8006336:	bf18      	it	ne
 8006338:	4291      	cmpne	r1, r2
 800633a:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800633e:	4d55      	ldr	r5, [pc, #340]	; (8006494 <HAL_DMA_Abort_IT+0x184>)
 8006340:	bf0c      	ite	eq
 8006342:	2201      	moveq	r2, #1
 8006344:	2200      	movne	r2, #0
 8006346:	42a1      	cmp	r1, r4
 8006348:	bf08      	it	eq
 800634a:	f042 0201 	orreq.w	r2, r2, #1
 800634e:	3448      	adds	r4, #72	; 0x48
 8006350:	4281      	cmp	r1, r0
 8006352:	bf08      	it	eq
 8006354:	f042 0201 	orreq.w	r2, r2, #1
 8006358:	f500 7062 	add.w	r0, r0, #904	; 0x388
 800635c:	42a9      	cmp	r1, r5
 800635e:	bf08      	it	eq
 8006360:	f042 0201 	orreq.w	r2, r2, #1
 8006364:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8006368:	42a1      	cmp	r1, r4
 800636a:	bf08      	it	eq
 800636c:	f042 0201 	orreq.w	r2, r2, #1
 8006370:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8006374:	4281      	cmp	r1, r0
 8006376:	bf08      	it	eq
 8006378:	f042 0201 	orreq.w	r2, r2, #1
 800637c:	3048      	adds	r0, #72	; 0x48
 800637e:	42a9      	cmp	r1, r5
 8006380:	bf08      	it	eq
 8006382:	f042 0201 	orreq.w	r2, r2, #1
 8006386:	3548      	adds	r5, #72	; 0x48
 8006388:	42a1      	cmp	r1, r4
 800638a:	bf08      	it	eq
 800638c:	f042 0201 	orreq.w	r2, r2, #1
 8006390:	3448      	adds	r4, #72	; 0x48
 8006392:	4281      	cmp	r1, r0
 8006394:	bf08      	it	eq
 8006396:	f042 0201 	orreq.w	r2, r2, #1
 800639a:	3048      	adds	r0, #72	; 0x48
 800639c:	42a9      	cmp	r1, r5
 800639e:	bf08      	it	eq
 80063a0:	f042 0201 	orreq.w	r2, r2, #1
 80063a4:	42a1      	cmp	r1, r4
 80063a6:	bf08      	it	eq
 80063a8:	f042 0201 	orreq.w	r2, r2, #1
 80063ac:	4281      	cmp	r1, r0
 80063ae:	bf08      	it	eq
 80063b0:	f042 0201 	orreq.w	r2, r2, #1
 80063b4:	b912      	cbnz	r2, 80063bc <HAL_DMA_Abort_IT+0xac>
 80063b6:	4a38      	ldr	r2, [pc, #224]	; (8006498 <HAL_DMA_Abort_IT+0x188>)
 80063b8:	4291      	cmp	r1, r2
 80063ba:	d10e      	bne.n	80063da <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 80063bc:	2204      	movs	r2, #4
  return HAL_OK;
 80063be:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 80063c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80063c4:	680b      	ldr	r3, [r1, #0]
 80063c6:	f023 0301 	bic.w	r3, r3, #1
 80063ca:	600b      	str	r3, [r1, #0]
}
 80063cc:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80063ce:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 80063d0:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80063d2:	655a      	str	r2, [r3, #84]	; 0x54
}
 80063d4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80063d6:	2001      	movs	r0, #1
}
 80063d8:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063da:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 80063de:	4a2f      	ldr	r2, [pc, #188]	; (800649c <HAL_DMA_Abort_IT+0x18c>)
 80063e0:	482f      	ldr	r0, [pc, #188]	; (80064a0 <HAL_DMA_Abort_IT+0x190>)
 80063e2:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 80063e6:	4d2f      	ldr	r5, [pc, #188]	; (80064a4 <HAL_DMA_Abort_IT+0x194>)
 80063e8:	42a1      	cmp	r1, r4
 80063ea:	bf18      	it	ne
 80063ec:	4291      	cmpne	r1, r2
 80063ee:	f104 0450 	add.w	r4, r4, #80	; 0x50
 80063f2:	bf0c      	ite	eq
 80063f4:	2201      	moveq	r2, #1
 80063f6:	2200      	movne	r2, #0
 80063f8:	4281      	cmp	r1, r0
 80063fa:	bf08      	it	eq
 80063fc:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006400:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006402:	42a9      	cmp	r1, r5
 8006404:	bf08      	it	eq
 8006406:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800640a:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800640e:	3528      	adds	r5, #40	; 0x28
 8006410:	42a1      	cmp	r1, r4
 8006412:	bf08      	it	eq
 8006414:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006418:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800641a:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 800641c:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800641e:	42a9      	cmp	r1, r5
 8006420:	bf08      	it	eq
 8006422:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8006426:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800642a:	42a1      	cmp	r1, r4
 800642c:	bf08      	it	eq
 800642e:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8006432:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006434:	b912      	cbnz	r2, 800643c <HAL_DMA_Abort_IT+0x12c>
 8006436:	4a1c      	ldr	r2, [pc, #112]	; (80064a8 <HAL_DMA_Abort_IT+0x198>)
 8006438:	4291      	cmp	r1, r2
 800643a:	d117      	bne.n	800646c <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800643c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800643e:	2101      	movs	r1, #1
 8006440:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006442:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006444:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006448:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800644a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800644e:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006450:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006452:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 8006454:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006458:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800645a:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 800645c:	b132      	cbz	r2, 800646c <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800645e:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006460:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8006462:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006464:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8006468:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800646a:	6044      	str	r4, [r0, #4]
      __HAL_UNLOCK(hdma);
 800646c:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 800646e:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 8006470:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 8006472:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8006476:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 800647a:	b11a      	cbz	r2, 8006484 <HAL_DMA_Abort_IT+0x174>
        hdma->XferAbortCallback(hdma);
 800647c:	4618      	mov	r0, r3
 800647e:	4790      	blx	r2
  return HAL_OK;
 8006480:	4620      	mov	r0, r4
}
 8006482:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8006484:	4610      	mov	r0, r2
}
 8006486:	bd38      	pop	{r3, r4, r5, pc}
 8006488:	40020010 	.word	0x40020010
 800648c:	40020040 	.word	0x40020040
 8006490:	40020070 	.word	0x40020070
 8006494:	400200a0 	.word	0x400200a0
 8006498:	400204b8 	.word	0x400204b8
 800649c:	5802541c 	.word	0x5802541c
 80064a0:	58025430 	.word	0x58025430
 80064a4:	58025444 	.word	0x58025444
 80064a8:	58025494 	.word	0x58025494

080064ac <HAL_DMA_IRQHandler>:
{
 80064ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80064b0:	4a9f      	ldr	r2, [pc, #636]	; (8006730 <HAL_DMA_IRQHandler+0x284>)
  __IO uint32_t count = 0U;
 80064b2:	2500      	movs	r5, #0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80064b4:	4e9f      	ldr	r6, [pc, #636]	; (8006734 <HAL_DMA_IRQHandler+0x288>)
{
 80064b6:	b082      	sub	sp, #8
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80064b8:	6803      	ldr	r3, [r0, #0]
{
 80064ba:	4682      	mov	sl, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80064bc:	499e      	ldr	r1, [pc, #632]	; (8006738 <HAL_DMA_IRQHandler+0x28c>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80064be:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80064c0:	4293      	cmp	r3, r2
 80064c2:	bf18      	it	ne
 80064c4:	42b3      	cmpne	r3, r6
  __IO uint32_t count = 0U;
 80064c6:	9501      	str	r5, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80064c8:	bf08      	it	eq
 80064ca:	2601      	moveq	r6, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80064cc:	680d      	ldr	r5, [r1, #0]
  tmpisr_dma  = regs_dma->ISR;
 80064ce:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80064d0:	bf18      	it	ne
 80064d2:	2600      	movne	r6, #0
  tmpisr_bdma = regs_bdma->ISR;
 80064d4:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80064d6:	d04a      	beq.n	800656e <HAL_DMA_IRQHandler+0xc2>
 80064d8:	3230      	adds	r2, #48	; 0x30
 80064da:	f8df e26c 	ldr.w	lr, [pc, #620]	; 8006748 <HAL_DMA_IRQHandler+0x29c>
 80064de:	4897      	ldr	r0, [pc, #604]	; (800673c <HAL_DMA_IRQHandler+0x290>)
 80064e0:	4573      	cmp	r3, lr
 80064e2:	bf18      	it	ne
 80064e4:	4293      	cmpne	r3, r2
 80064e6:	f10e 0e48 	add.w	lr, lr, #72	; 0x48
 80064ea:	bf0c      	ite	eq
 80064ec:	2201      	moveq	r2, #1
 80064ee:	2200      	movne	r2, #0
 80064f0:	4283      	cmp	r3, r0
 80064f2:	bf08      	it	eq
 80064f4:	f042 0201 	orreq.w	r2, r2, #1
 80064f8:	3030      	adds	r0, #48	; 0x30
 80064fa:	4573      	cmp	r3, lr
 80064fc:	bf08      	it	eq
 80064fe:	f042 0201 	orreq.w	r2, r2, #1
 8006502:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8006506:	4283      	cmp	r3, r0
 8006508:	bf08      	it	eq
 800650a:	f042 0201 	orreq.w	r2, r2, #1
 800650e:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006512:	4573      	cmp	r3, lr
 8006514:	bf08      	it	eq
 8006516:	f042 0201 	orreq.w	r2, r2, #1
 800651a:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 800651e:	4283      	cmp	r3, r0
 8006520:	bf08      	it	eq
 8006522:	f042 0201 	orreq.w	r2, r2, #1
 8006526:	3030      	adds	r0, #48	; 0x30
 8006528:	4573      	cmp	r3, lr
 800652a:	bf08      	it	eq
 800652c:	f042 0201 	orreq.w	r2, r2, #1
 8006530:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8006534:	4283      	cmp	r3, r0
 8006536:	bf08      	it	eq
 8006538:	f042 0201 	orreq.w	r2, r2, #1
 800653c:	3030      	adds	r0, #48	; 0x30
 800653e:	4573      	cmp	r3, lr
 8006540:	bf08      	it	eq
 8006542:	f042 0201 	orreq.w	r2, r2, #1
 8006546:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800654a:	4283      	cmp	r3, r0
 800654c:	bf08      	it	eq
 800654e:	f042 0201 	orreq.w	r2, r2, #1
 8006552:	3030      	adds	r0, #48	; 0x30
 8006554:	4573      	cmp	r3, lr
 8006556:	bf08      	it	eq
 8006558:	f042 0201 	orreq.w	r2, r2, #1
 800655c:	4283      	cmp	r3, r0
 800655e:	bf08      	it	eq
 8006560:	f042 0201 	orreq.w	r2, r2, #1
 8006564:	b91a      	cbnz	r2, 800656e <HAL_DMA_IRQHandler+0xc2>
 8006566:	4a76      	ldr	r2, [pc, #472]	; (8006740 <HAL_DMA_IRQHandler+0x294>)
 8006568:	4293      	cmp	r3, r2
 800656a:	f040 820b 	bne.w	8006984 <HAL_DMA_IRQHandler+0x4d8>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800656e:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
 8006572:	2208      	movs	r2, #8
 8006574:	f001 0c1f 	and.w	ip, r1, #31
 8006578:	fa02 f20c 	lsl.w	r2, r2, ip
 800657c:	4217      	tst	r7, r2
 800657e:	f040 818d 	bne.w	800689c <HAL_DMA_IRQHandler+0x3f0>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006582:	fa27 f20c 	lsr.w	r2, r7, ip
 8006586:	07d2      	lsls	r2, r2, #31
 8006588:	d50c      	bpl.n	80065a4 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800658a:	695a      	ldr	r2, [r3, #20]
 800658c:	0610      	lsls	r0, r2, #24
 800658e:	d509      	bpl.n	80065a4 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006590:	2201      	movs	r2, #1
 8006592:	fa02 f20c 	lsl.w	r2, r2, ip
 8006596:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006598:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 800659c:	f042 0202 	orr.w	r2, r2, #2
 80065a0:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80065a4:	f04f 0e04 	mov.w	lr, #4
 80065a8:	fa0e f00c 	lsl.w	r0, lr, ip
 80065ac:	4238      	tst	r0, r7
 80065ae:	d05b      	beq.n	8006668 <HAL_DMA_IRQHandler+0x1bc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80065b0:	2e00      	cmp	r6, #0
 80065b2:	d14f      	bne.n	8006654 <HAL_DMA_IRQHandler+0x1a8>
 80065b4:	4a63      	ldr	r2, [pc, #396]	; (8006744 <HAL_DMA_IRQHandler+0x298>)
 80065b6:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8006748 <HAL_DMA_IRQHandler+0x29c>
 80065ba:	f8df 8180 	ldr.w	r8, [pc, #384]	; 800673c <HAL_DMA_IRQHandler+0x290>
 80065be:	454b      	cmp	r3, r9
 80065c0:	bf18      	it	ne
 80065c2:	4293      	cmpne	r3, r2
 80065c4:	f109 0948 	add.w	r9, r9, #72	; 0x48
 80065c8:	bf0c      	ite	eq
 80065ca:	2201      	moveq	r2, #1
 80065cc:	2200      	movne	r2, #0
 80065ce:	4543      	cmp	r3, r8
 80065d0:	bf08      	it	eq
 80065d2:	f042 0201 	orreq.w	r2, r2, #1
 80065d6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80065da:	454b      	cmp	r3, r9
 80065dc:	bf08      	it	eq
 80065de:	f042 0201 	orreq.w	r2, r2, #1
 80065e2:	f109 0930 	add.w	r9, r9, #48	; 0x30
 80065e6:	4543      	cmp	r3, r8
 80065e8:	bf08      	it	eq
 80065ea:	f042 0201 	orreq.w	r2, r2, #1
 80065ee:	f508 785c 	add.w	r8, r8, #880	; 0x370
 80065f2:	454b      	cmp	r3, r9
 80065f4:	bf08      	it	eq
 80065f6:	f042 0201 	orreq.w	r2, r2, #1
 80065fa:	f509 795c 	add.w	r9, r9, #880	; 0x370
 80065fe:	4543      	cmp	r3, r8
 8006600:	bf08      	it	eq
 8006602:	f042 0201 	orreq.w	r2, r2, #1
 8006606:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800660a:	454b      	cmp	r3, r9
 800660c:	bf08      	it	eq
 800660e:	f042 0201 	orreq.w	r2, r2, #1
 8006612:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8006616:	4543      	cmp	r3, r8
 8006618:	bf08      	it	eq
 800661a:	f042 0201 	orreq.w	r2, r2, #1
 800661e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006622:	454b      	cmp	r3, r9
 8006624:	bf08      	it	eq
 8006626:	f042 0201 	orreq.w	r2, r2, #1
 800662a:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800662e:	4543      	cmp	r3, r8
 8006630:	bf08      	it	eq
 8006632:	f042 0201 	orreq.w	r2, r2, #1
 8006636:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800663a:	454b      	cmp	r3, r9
 800663c:	bf08      	it	eq
 800663e:	f042 0201 	orreq.w	r2, r2, #1
 8006642:	4543      	cmp	r3, r8
 8006644:	bf08      	it	eq
 8006646:	f042 0201 	orreq.w	r2, r2, #1
 800664a:	b91a      	cbnz	r2, 8006654 <HAL_DMA_IRQHandler+0x1a8>
 800664c:	4a3c      	ldr	r2, [pc, #240]	; (8006740 <HAL_DMA_IRQHandler+0x294>)
 800664e:	4293      	cmp	r3, r2
 8006650:	f040 822f 	bne.w	8006ab2 <HAL_DMA_IRQHandler+0x606>
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	0792      	lsls	r2, r2, #30
 8006658:	d506      	bpl.n	8006668 <HAL_DMA_IRQHandler+0x1bc>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800665a:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800665c:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 8006660:	f042 0204 	orr.w	r2, r2, #4
 8006664:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006668:	2210      	movs	r2, #16
 800666a:	fa02 fc0c 	lsl.w	ip, r2, ip
 800666e:	ea1c 0f07 	tst.w	ip, r7
 8006672:	d06f      	beq.n	8006754 <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006674:	2e00      	cmp	r6, #0
 8006676:	d146      	bne.n	8006706 <HAL_DMA_IRQHandler+0x25a>
 8006678:	4a32      	ldr	r2, [pc, #200]	; (8006744 <HAL_DMA_IRQHandler+0x298>)
 800667a:	4833      	ldr	r0, [pc, #204]	; (8006748 <HAL_DMA_IRQHandler+0x29c>)
 800667c:	4e2f      	ldr	r6, [pc, #188]	; (800673c <HAL_DMA_IRQHandler+0x290>)
 800667e:	4283      	cmp	r3, r0
 8006680:	bf18      	it	ne
 8006682:	4293      	cmpne	r3, r2
 8006684:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006688:	bf0c      	ite	eq
 800668a:	2201      	moveq	r2, #1
 800668c:	2200      	movne	r2, #0
 800668e:	42b3      	cmp	r3, r6
 8006690:	bf08      	it	eq
 8006692:	f042 0201 	orreq.w	r2, r2, #1
 8006696:	3630      	adds	r6, #48	; 0x30
 8006698:	4283      	cmp	r3, r0
 800669a:	bf08      	it	eq
 800669c:	f042 0201 	orreq.w	r2, r2, #1
 80066a0:	3030      	adds	r0, #48	; 0x30
 80066a2:	42b3      	cmp	r3, r6
 80066a4:	bf08      	it	eq
 80066a6:	f042 0201 	orreq.w	r2, r2, #1
 80066aa:	f506 765c 	add.w	r6, r6, #880	; 0x370
 80066ae:	4283      	cmp	r3, r0
 80066b0:	bf08      	it	eq
 80066b2:	f042 0201 	orreq.w	r2, r2, #1
 80066b6:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80066ba:	42b3      	cmp	r3, r6
 80066bc:	bf08      	it	eq
 80066be:	f042 0201 	orreq.w	r2, r2, #1
 80066c2:	3630      	adds	r6, #48	; 0x30
 80066c4:	4283      	cmp	r3, r0
 80066c6:	bf08      	it	eq
 80066c8:	f042 0201 	orreq.w	r2, r2, #1
 80066cc:	3030      	adds	r0, #48	; 0x30
 80066ce:	42b3      	cmp	r3, r6
 80066d0:	bf08      	it	eq
 80066d2:	f042 0201 	orreq.w	r2, r2, #1
 80066d6:	3630      	adds	r6, #48	; 0x30
 80066d8:	4283      	cmp	r3, r0
 80066da:	bf08      	it	eq
 80066dc:	f042 0201 	orreq.w	r2, r2, #1
 80066e0:	3030      	adds	r0, #48	; 0x30
 80066e2:	42b3      	cmp	r3, r6
 80066e4:	bf08      	it	eq
 80066e6:	f042 0201 	orreq.w	r2, r2, #1
 80066ea:	3630      	adds	r6, #48	; 0x30
 80066ec:	4283      	cmp	r3, r0
 80066ee:	bf08      	it	eq
 80066f0:	f042 0201 	orreq.w	r2, r2, #1
 80066f4:	42b3      	cmp	r3, r6
 80066f6:	bf08      	it	eq
 80066f8:	f042 0201 	orreq.w	r2, r2, #1
 80066fc:	b91a      	cbnz	r2, 8006706 <HAL_DMA_IRQHandler+0x25a>
 80066fe:	4a10      	ldr	r2, [pc, #64]	; (8006740 <HAL_DMA_IRQHandler+0x294>)
 8006700:	4293      	cmp	r3, r2
 8006702:	f040 81de 	bne.w	8006ac2 <HAL_DMA_IRQHandler+0x616>
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800670c:	b312      	cbz	r2, 8006754 <HAL_DMA_IRQHandler+0x2a8>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800670e:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	0352      	lsls	r2, r2, #13
 8006716:	f100 818b 	bmi.w	8006a30 <HAL_DMA_IRQHandler+0x584>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	05d6      	lsls	r6, r2, #23
 800671e:	d403      	bmi.n	8006728 <HAL_DMA_IRQHandler+0x27c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	f022 0208 	bic.w	r2, r2, #8
 8006726:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8006728:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 800672c:	b193      	cbz	r3, 8006754 <HAL_DMA_IRQHandler+0x2a8>
 800672e:	e00d      	b.n	800674c <HAL_DMA_IRQHandler+0x2a0>
 8006730:	40020028 	.word	0x40020028
 8006734:	40020010 	.word	0x40020010
 8006738:	24000280 	.word	0x24000280
 800673c:	40020070 	.word	0x40020070
 8006740:	400204b8 	.word	0x400204b8
 8006744:	40020058 	.word	0x40020058
 8006748:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 800674c:	4650      	mov	r0, sl
 800674e:	4798      	blx	r3
 8006750:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006754:	f001 011f 	and.w	r1, r1, #31
 8006758:	2620      	movs	r6, #32
 800675a:	408e      	lsls	r6, r1
 800675c:	423e      	tst	r6, r7
 800675e:	d06a      	beq.n	8006836 <HAL_DMA_IRQHandler+0x38a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006760:	f8da 2000 	ldr.w	r2, [sl]
 8006764:	4ba7      	ldr	r3, [pc, #668]	; (8006a04 <HAL_DMA_IRQHandler+0x558>)
 8006766:	48a8      	ldr	r0, [pc, #672]	; (8006a08 <HAL_DMA_IRQHandler+0x55c>)
 8006768:	4fa8      	ldr	r7, [pc, #672]	; (8006a0c <HAL_DMA_IRQHandler+0x560>)
 800676a:	4282      	cmp	r2, r0
 800676c:	bf18      	it	ne
 800676e:	429a      	cmpne	r2, r3
 8006770:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8006774:	bf0c      	ite	eq
 8006776:	2301      	moveq	r3, #1
 8006778:	2300      	movne	r3, #0
 800677a:	42ba      	cmp	r2, r7
 800677c:	bf08      	it	eq
 800677e:	f043 0301 	orreq.w	r3, r3, #1
 8006782:	3730      	adds	r7, #48	; 0x30
 8006784:	4282      	cmp	r2, r0
 8006786:	bf08      	it	eq
 8006788:	f043 0301 	orreq.w	r3, r3, #1
 800678c:	3030      	adds	r0, #48	; 0x30
 800678e:	42ba      	cmp	r2, r7
 8006790:	bf08      	it	eq
 8006792:	f043 0301 	orreq.w	r3, r3, #1
 8006796:	3730      	adds	r7, #48	; 0x30
 8006798:	4282      	cmp	r2, r0
 800679a:	bf08      	it	eq
 800679c:	f043 0301 	orreq.w	r3, r3, #1
 80067a0:	3030      	adds	r0, #48	; 0x30
 80067a2:	42ba      	cmp	r2, r7
 80067a4:	bf08      	it	eq
 80067a6:	f043 0301 	orreq.w	r3, r3, #1
 80067aa:	f507 775c 	add.w	r7, r7, #880	; 0x370
 80067ae:	4282      	cmp	r2, r0
 80067b0:	bf08      	it	eq
 80067b2:	f043 0301 	orreq.w	r3, r3, #1
 80067b6:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80067ba:	42ba      	cmp	r2, r7
 80067bc:	bf08      	it	eq
 80067be:	f043 0301 	orreq.w	r3, r3, #1
 80067c2:	3730      	adds	r7, #48	; 0x30
 80067c4:	4282      	cmp	r2, r0
 80067c6:	bf08      	it	eq
 80067c8:	f043 0301 	orreq.w	r3, r3, #1
 80067cc:	3030      	adds	r0, #48	; 0x30
 80067ce:	42ba      	cmp	r2, r7
 80067d0:	bf08      	it	eq
 80067d2:	f043 0301 	orreq.w	r3, r3, #1
 80067d6:	3730      	adds	r7, #48	; 0x30
 80067d8:	4282      	cmp	r2, r0
 80067da:	bf08      	it	eq
 80067dc:	f043 0301 	orreq.w	r3, r3, #1
 80067e0:	3030      	adds	r0, #48	; 0x30
 80067e2:	42ba      	cmp	r2, r7
 80067e4:	bf08      	it	eq
 80067e6:	f043 0301 	orreq.w	r3, r3, #1
 80067ea:	3730      	adds	r7, #48	; 0x30
 80067ec:	4282      	cmp	r2, r0
 80067ee:	bf08      	it	eq
 80067f0:	f043 0301 	orreq.w	r3, r3, #1
 80067f4:	42ba      	cmp	r2, r7
 80067f6:	bf08      	it	eq
 80067f8:	f043 0301 	orreq.w	r3, r3, #1
 80067fc:	b91b      	cbnz	r3, 8006806 <HAL_DMA_IRQHandler+0x35a>
 80067fe:	4b84      	ldr	r3, [pc, #528]	; (8006a10 <HAL_DMA_IRQHandler+0x564>)
 8006800:	429a      	cmp	r2, r3
 8006802:	f040 8173 	bne.w	8006aec <HAL_DMA_IRQHandler+0x640>
 8006806:	6813      	ldr	r3, [r2, #0]
 8006808:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800680c:	b19b      	cbz	r3, 8006836 <HAL_DMA_IRQHandler+0x38a>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800680e:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006810:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
 8006814:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006816:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006818:	f000 8114 	beq.w	8006a44 <HAL_DMA_IRQHandler+0x598>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800681c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006820:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006822:	f000 812d 	beq.w	8006a80 <HAL_DMA_IRQHandler+0x5d4>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006826:	031c      	lsls	r4, r3, #12
 8006828:	f140 8138 	bpl.w	8006a9c <HAL_DMA_IRQHandler+0x5f0>
          if(hdma->XferCpltCallback != NULL)
 800682c:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 8006830:	b10b      	cbz	r3, 8006836 <HAL_DMA_IRQHandler+0x38a>
            hdma->XferCpltCallback(hdma);
 8006832:	4650      	mov	r0, sl
 8006834:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006836:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 80df 	beq.w	80069fe <HAL_DMA_IRQHandler+0x552>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006840:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 8006844:	07d8      	lsls	r0, r3, #31
 8006846:	d51f      	bpl.n	8006888 <HAL_DMA_IRQHandler+0x3dc>
        __HAL_DMA_DISABLE(hdma);
 8006848:	f8da 2000 	ldr.w	r2, [sl]
        hdma->State = HAL_DMA_STATE_ABORT;
 800684c:	2404      	movs	r4, #4
 800684e:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8006852:	6813      	ldr	r3, [r2, #0]
 8006854:	f023 0301 	bic.w	r3, r3, #1
 8006858:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800685a:	4b6e      	ldr	r3, [pc, #440]	; (8006a14 <HAL_DMA_IRQHandler+0x568>)
 800685c:	fba3 3505 	umull	r3, r5, r3, r5
 8006860:	0aad      	lsrs	r5, r5, #10
 8006862:	e002      	b.n	800686a <HAL_DMA_IRQHandler+0x3be>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006864:	6813      	ldr	r3, [r2, #0]
 8006866:	07d9      	lsls	r1, r3, #31
 8006868:	d504      	bpl.n	8006874 <HAL_DMA_IRQHandler+0x3c8>
          if (++count > timeout)
 800686a:	9b01      	ldr	r3, [sp, #4]
 800686c:	3301      	adds	r3, #1
 800686e:	42ab      	cmp	r3, r5
 8006870:	9301      	str	r3, [sp, #4]
 8006872:	d9f7      	bls.n	8006864 <HAL_DMA_IRQHandler+0x3b8>
        __HAL_UNLOCK(hdma);
 8006874:	2300      	movs	r3, #0
 8006876:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800687a:	6813      	ldr	r3, [r2, #0]
 800687c:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 800687e:	bf4c      	ite	mi
 8006880:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8006882:	2301      	movpl	r3, #1
 8006884:	f88a 3035 	strb.w	r3, [sl, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 8006888:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 80b6 	beq.w	80069fe <HAL_DMA_IRQHandler+0x552>
        hdma->XferErrorCallback(hdma);
 8006892:	4650      	mov	r0, sl
}
 8006894:	b002      	add	sp, #8
 8006896:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        hdma->XferErrorCallback(hdma);
 800689a:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800689c:	6818      	ldr	r0, [r3, #0]
 800689e:	0740      	lsls	r0, r0, #29
 80068a0:	d50a      	bpl.n	80068b8 <HAL_DMA_IRQHandler+0x40c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	f020 0004 	bic.w	r0, r0, #4
 80068a8:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80068aa:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80068ac:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 80068b0:	f042 0201 	orr.w	r2, r2, #1
 80068b4:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068b8:	fa27 f20c 	lsr.w	r2, r7, ip
 80068bc:	07d2      	lsls	r2, r2, #31
 80068be:	f57f ae71 	bpl.w	80065a4 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80068c2:	4a55      	ldr	r2, [pc, #340]	; (8006a18 <HAL_DMA_IRQHandler+0x56c>)
 80068c4:	4851      	ldr	r0, [pc, #324]	; (8006a0c <HAL_DMA_IRQHandler+0x560>)
 80068c6:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8006a2c <HAL_DMA_IRQHandler+0x580>
 80068ca:	4283      	cmp	r3, r0
 80068cc:	bf18      	it	ne
 80068ce:	4293      	cmpne	r3, r2
 80068d0:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80068d4:	bf0c      	ite	eq
 80068d6:	2201      	moveq	r2, #1
 80068d8:	2200      	movne	r2, #0
 80068da:	4543      	cmp	r3, r8
 80068dc:	bf08      	it	eq
 80068de:	f042 0201 	orreq.w	r2, r2, #1
 80068e2:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80068e6:	4283      	cmp	r3, r0
 80068e8:	bf08      	it	eq
 80068ea:	f042 0201 	orreq.w	r2, r2, #1
 80068ee:	3030      	adds	r0, #48	; 0x30
 80068f0:	4543      	cmp	r3, r8
 80068f2:	bf08      	it	eq
 80068f4:	f042 0201 	orreq.w	r2, r2, #1
 80068f8:	f508 785c 	add.w	r8, r8, #880	; 0x370
 80068fc:	4283      	cmp	r3, r0
 80068fe:	bf08      	it	eq
 8006900:	f042 0201 	orreq.w	r2, r2, #1
 8006904:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006908:	4543      	cmp	r3, r8
 800690a:	bf08      	it	eq
 800690c:	f042 0201 	orreq.w	r2, r2, #1
 8006910:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006914:	4283      	cmp	r3, r0
 8006916:	bf08      	it	eq
 8006918:	f042 0201 	orreq.w	r2, r2, #1
 800691c:	3030      	adds	r0, #48	; 0x30
 800691e:	4543      	cmp	r3, r8
 8006920:	bf08      	it	eq
 8006922:	f042 0201 	orreq.w	r2, r2, #1
 8006926:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800692a:	4283      	cmp	r3, r0
 800692c:	bf08      	it	eq
 800692e:	f042 0201 	orreq.w	r2, r2, #1
 8006932:	3030      	adds	r0, #48	; 0x30
 8006934:	4543      	cmp	r3, r8
 8006936:	bf08      	it	eq
 8006938:	f042 0201 	orreq.w	r2, r2, #1
 800693c:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006940:	4283      	cmp	r3, r0
 8006942:	bf08      	it	eq
 8006944:	f042 0201 	orreq.w	r2, r2, #1
 8006948:	3030      	adds	r0, #48	; 0x30
 800694a:	4543      	cmp	r3, r8
 800694c:	bf08      	it	eq
 800694e:	f042 0201 	orreq.w	r2, r2, #1
 8006952:	4283      	cmp	r3, r0
 8006954:	bf08      	it	eq
 8006956:	f042 0201 	orreq.w	r2, r2, #1
 800695a:	2a00      	cmp	r2, #0
 800695c:	f47f ae15 	bne.w	800658a <HAL_DMA_IRQHandler+0xde>
 8006960:	2e00      	cmp	r6, #0
 8006962:	f47f ae12 	bne.w	800658a <HAL_DMA_IRQHandler+0xde>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006966:	2204      	movs	r2, #4
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006968:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800696a:	fa02 f20c 	lsl.w	r2, r2, ip
 800696e:	423a      	tst	r2, r7
 8006970:	f040 809f 	bne.w	8006ab2 <HAL_DMA_IRQHandler+0x606>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006974:	2210      	movs	r2, #16
 8006976:	fa02 fc0c 	lsl.w	ip, r2, ip
 800697a:	ea17 0f0c 	tst.w	r7, ip
 800697e:	f43f aee9 	beq.w	8006754 <HAL_DMA_IRQHandler+0x2a8>
 8006982:	e679      	b.n	8006678 <HAL_DMA_IRQHandler+0x1cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006984:	4a25      	ldr	r2, [pc, #148]	; (8006a1c <HAL_DMA_IRQHandler+0x570>)
 8006986:	4e26      	ldr	r6, [pc, #152]	; (8006a20 <HAL_DMA_IRQHandler+0x574>)
 8006988:	4d26      	ldr	r5, [pc, #152]	; (8006a24 <HAL_DMA_IRQHandler+0x578>)
 800698a:	42b3      	cmp	r3, r6
 800698c:	bf18      	it	ne
 800698e:	4293      	cmpne	r3, r2
 8006990:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8006994:	bf0c      	ite	eq
 8006996:	2201      	moveq	r2, #1
 8006998:	2200      	movne	r2, #0
 800699a:	42ab      	cmp	r3, r5
 800699c:	bf08      	it	eq
 800699e:	f042 0201 	orreq.w	r2, r2, #1
 80069a2:	3528      	adds	r5, #40	; 0x28
 80069a4:	42b3      	cmp	r3, r6
 80069a6:	bf08      	it	eq
 80069a8:	f042 0201 	orreq.w	r2, r2, #1
 80069ac:	3628      	adds	r6, #40	; 0x28
 80069ae:	42ab      	cmp	r3, r5
 80069b0:	bf08      	it	eq
 80069b2:	f042 0201 	orreq.w	r2, r2, #1
 80069b6:	3528      	adds	r5, #40	; 0x28
 80069b8:	42b3      	cmp	r3, r6
 80069ba:	bf08      	it	eq
 80069bc:	f042 0201 	orreq.w	r2, r2, #1
 80069c0:	42ab      	cmp	r3, r5
 80069c2:	bf08      	it	eq
 80069c4:	f042 0201 	orreq.w	r2, r2, #1
 80069c8:	b912      	cbnz	r2, 80069d0 <HAL_DMA_IRQHandler+0x524>
 80069ca:	4a17      	ldr	r2, [pc, #92]	; (8006a28 <HAL_DMA_IRQHandler+0x57c>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d116      	bne.n	80069fe <HAL_DMA_IRQHandler+0x552>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80069d0:	f8da 505c 	ldr.w	r5, [sl, #92]	; 0x5c
 80069d4:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80069d6:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80069d8:	f005 051f 	and.w	r5, r5, #31
 80069dc:	40ae      	lsls	r6, r5
 80069de:	420e      	tst	r6, r1
 80069e0:	d073      	beq.n	8006aca <HAL_DMA_IRQHandler+0x61e>
 80069e2:	0757      	lsls	r7, r2, #29
 80069e4:	d571      	bpl.n	8006aca <HAL_DMA_IRQHandler+0x61e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069e6:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80069e8:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069ea:	f140 809f 	bpl.w	8006b2c <HAL_DMA_IRQHandler+0x680>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80069ee:	03d1      	lsls	r1, r2, #15
 80069f0:	f100 80a2 	bmi.w	8006b38 <HAL_DMA_IRQHandler+0x68c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80069f4:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	f47f af4a 	bne.w	8006892 <HAL_DMA_IRQHandler+0x3e6>
}
 80069fe:	b002      	add	sp, #8
 8006a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a04:	40020010 	.word	0x40020010
 8006a08:	40020028 	.word	0x40020028
 8006a0c:	40020040 	.word	0x40020040
 8006a10:	400204b8 	.word	0x400204b8
 8006a14:	1b4e81b5 	.word	0x1b4e81b5
 8006a18:	40020058 	.word	0x40020058
 8006a1c:	58025408 	.word	0x58025408
 8006a20:	5802541c 	.word	0x5802541c
 8006a24:	58025430 	.word	0x58025430
 8006a28:	58025494 	.word	0x58025494
 8006a2c:	40020070 	.word	0x40020070
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	031b      	lsls	r3, r3, #12
 8006a34:	f57f ae78 	bpl.w	8006728 <HAL_DMA_IRQHandler+0x27c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006a38:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f47f ae85 	bne.w	800674c <HAL_DMA_IRQHandler+0x2a0>
 8006a42:	e687      	b.n	8006754 <HAL_DMA_IRQHandler+0x2a8>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a44:	f023 0316 	bic.w	r3, r3, #22
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a48:	f8da 5040 	ldr.w	r5, [sl, #64]	; 0x40
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a4c:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006a4e:	6953      	ldr	r3, [r2, #20]
 8006a50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a54:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a56:	b33d      	cbz	r5, 8006aa8 <HAL_DMA_IRQHandler+0x5fc>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006a58:	6813      	ldr	r3, [r2, #0]
 8006a5a:	f023 0308 	bic.w	r3, r3, #8
 8006a5e:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006a60:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 8006a62:	2500      	movs	r5, #0
          hdma->State = HAL_DMA_STATE_READY;
 8006a64:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006a66:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 8006a6a:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006a6e:	60a1      	str	r1, [r4, #8]
          __HAL_UNLOCK(hdma);
 8006a70:	f88a 5034 	strb.w	r5, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8006a74:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f47f af0a 	bne.w	8006892 <HAL_DMA_IRQHandler+0x3e6>
 8006a7e:	e7be      	b.n	80069fe <HAL_DMA_IRQHandler+0x552>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006a80:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006a84:	f47f aed2 	bne.w	800682c <HAL_DMA_IRQHandler+0x380>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006a88:	6811      	ldr	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8006a8a:	2401      	movs	r4, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006a8c:	f021 0110 	bic.w	r1, r1, #16
 8006a90:	6011      	str	r1, [r2, #0]
            __HAL_UNLOCK(hdma);
 8006a92:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8006a96:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
 8006a9a:	e6c7      	b.n	800682c <HAL_DMA_IRQHandler+0x380>
            if(hdma->XferM1CpltCallback != NULL)
 8006a9c:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	f47f aec6 	bne.w	8006832 <HAL_DMA_IRQHandler+0x386>
 8006aa6:	e6c6      	b.n	8006836 <HAL_DMA_IRQHandler+0x38a>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006aa8:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1d3      	bne.n	8006a58 <HAL_DMA_IRQHandler+0x5ac>
 8006ab0:	e7d6      	b.n	8006a60 <HAL_DMA_IRQHandler+0x5b4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006ab2:	2210      	movs	r2, #16
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006ab4:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006ab6:	fa02 fc0c 	lsl.w	ip, r2, ip
 8006aba:	ea17 0f0c 	tst.w	r7, ip
 8006abe:	f43f ae49 	beq.w	8006754 <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8006ac8:	e620      	b.n	800670c <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006aca:	2602      	movs	r6, #2
 8006acc:	40ae      	lsls	r6, r5
 8006ace:	420e      	tst	r6, r1
 8006ad0:	d010      	beq.n	8006af4 <HAL_DMA_IRQHandler+0x648>
 8006ad2:	0797      	lsls	r7, r2, #30
 8006ad4:	d50e      	bpl.n	8006af4 <HAL_DMA_IRQHandler+0x648>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006ad6:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ad8:	0414      	lsls	r4, r2, #16
 8006ada:	d533      	bpl.n	8006b44 <HAL_DMA_IRQHandler+0x698>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006adc:	03d0      	lsls	r0, r2, #15
 8006ade:	d43d      	bmi.n	8006b5c <HAL_DMA_IRQHandler+0x6b0>
          if(hdma->XferM1CpltCallback != NULL)
 8006ae0:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f47f aed4 	bne.w	8006892 <HAL_DMA_IRQHandler+0x3e6>
 8006aea:	e788      	b.n	80069fe <HAL_DMA_IRQHandler+0x552>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006aec:	6813      	ldr	r3, [r2, #0]
 8006aee:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006af2:	e68b      	b.n	800680c <HAL_DMA_IRQHandler+0x360>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006af4:	2608      	movs	r6, #8
 8006af6:	40ae      	lsls	r6, r5
 8006af8:	420e      	tst	r6, r1
 8006afa:	d080      	beq.n	80069fe <HAL_DMA_IRQHandler+0x552>
 8006afc:	0711      	lsls	r1, r2, #28
 8006afe:	f57f af7e 	bpl.w	80069fe <HAL_DMA_IRQHandler+0x552>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b02:	6819      	ldr	r1, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006b04:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8006b06:	2600      	movs	r6, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b08:	f021 010e 	bic.w	r1, r1, #14
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006b0c:	fa02 f505 	lsl.w	r5, r2, r5
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b10:	6019      	str	r1, [r3, #0]
      if (hdma->XferErrorCallback != NULL)
 8006b12:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006b16:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006b18:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8006b1c:	f88a 6034 	strb.w	r6, [sl, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8006b20:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f47f aeb4 	bne.w	8006892 <HAL_DMA_IRQHandler+0x3e6>
 8006b2a:	e768      	b.n	80069fe <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006b2c:	0692      	lsls	r2, r2, #26
 8006b2e:	d403      	bmi.n	8006b38 <HAL_DMA_IRQHandler+0x68c>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	f022 0204 	bic.w	r2, r2, #4
 8006b36:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8006b38:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f47f aea8 	bne.w	8006892 <HAL_DMA_IRQHandler+0x3e6>
 8006b42:	e75c      	b.n	80069fe <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006b44:	f012 0220 	ands.w	r2, r2, #32
 8006b48:	d108      	bne.n	8006b5c <HAL_DMA_IRQHandler+0x6b0>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006b4a:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8006b4c:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006b4e:	f021 010a 	bic.w	r1, r1, #10
 8006b52:	6019      	str	r1, [r3, #0]
          __HAL_UNLOCK(hdma);
 8006b54:	f88a 2034 	strb.w	r2, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8006b58:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8006b5c:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f47f ae96 	bne.w	8006892 <HAL_DMA_IRQHandler+0x3e6>
 8006b66:	e74a      	b.n	80069fe <HAL_DMA_IRQHandler+0x552>

08006b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006b6c:	680e      	ldr	r6, [r1, #0]
{
 8006b6e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006b70:	2e00      	cmp	r6, #0
 8006b72:	f000 80d3 	beq.w	8006d1c <HAL_GPIO_Init+0x1b4>
  uint32_t position = 0x00U;
 8006b76:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b78:	f8df a220 	ldr.w	sl, [pc, #544]	; 8006d9c <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006b7c:	f8df b220 	ldr.w	fp, [pc, #544]	; 8006da0 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006b80:	46b1      	mov	r9, r6
 8006b82:	e020      	b.n	8006bc6 <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3U];
 8006b84:	08da      	lsrs	r2, r3, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006b86:	f003 0c07 	and.w	ip, r3, #7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b8a:	f004 0403 	and.w	r4, r4, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006b8e:	f04f 0e0f 	mov.w	lr, #15
 8006b92:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006b96:	690e      	ldr	r6, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006b98:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b9c:	fa04 f707 	lsl.w	r7, r4, r7
        temp = GPIOx->AFR[position >> 3U];
 8006ba0:	6a14      	ldr	r4, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006ba2:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006ba6:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006baa:	ea24 0c0e 	bic.w	ip, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006bae:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 8006bb2:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 8006bb4:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006bb6:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006bb8:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 8006bba:	6005      	str	r5, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 8006bbc:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006bbe:	fa39 f203 	lsrs.w	r2, r9, r3
 8006bc2:	f000 80ab 	beq.w	8006d1c <HAL_GPIO_Init+0x1b4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8006bca:	ea12 0809 	ands.w	r8, r2, r9
 8006bce:	d0f5      	beq.n	8006bbc <HAL_GPIO_Init+0x54>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006bd0:	684c      	ldr	r4, [r1, #4]
 8006bd2:	005f      	lsls	r7, r3, #1
 8006bd4:	f024 0c10 	bic.w	ip, r4, #16
 8006bd8:	f10c 35ff 	add.w	r5, ip, #4294967295
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006bdc:	2d01      	cmp	r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006bde:	f04f 0503 	mov.w	r5, #3
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006be2:	f200 809e 	bhi.w	8006d22 <HAL_GPIO_Init+0x1ba>
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006be6:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OSPEEDR;
 8006bea:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006bee:	40bd      	lsls	r5, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006bf0:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006bf2:	ea2e 0e05 	bic.w	lr, lr, r5
 8006bf6:	43ed      	mvns	r5, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006bf8:	9601      	str	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006bfa:	68ce      	ldr	r6, [r1, #12]
 8006bfc:	40be      	lsls	r6, r7
 8006bfe:	ea46 0e0e 	orr.w	lr, r6, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006c02:	9e01      	ldr	r6, [sp, #4]
        GPIOx->OSPEEDR = temp;
 8006c04:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8006c08:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c0c:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006c10:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 8006c12:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8006c14:	68c6      	ldr	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006c16:	f1bc 0f02 	cmp.w	ip, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c1a:	688a      	ldr	r2, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006c1c:	ea06 0605 	and.w	r6, r6, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c20:	fa02 f207 	lsl.w	r2, r2, r7
 8006c24:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->PUPDR = temp;
 8006c28:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006c2a:	d0ab      	beq.n	8006b84 <HAL_GPIO_Init+0x1c>
      temp = GPIOx->MODER;
 8006c2c:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c2e:	f004 0203 	and.w	r2, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006c32:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c34:	fa02 f707 	lsl.w	r7, r2, r7
 8006c38:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8006c3a:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006c3c:	00e6      	lsls	r6, r4, #3
 8006c3e:	d5bd      	bpl.n	8006bbc <HAL_GPIO_Init+0x54>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c40:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
 8006c44:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006c48:	f003 0203 	and.w	r2, r3, #3
 8006c4c:	250f      	movs	r5, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c4e:	f046 0602 	orr.w	r6, r6, #2
 8006c52:	f107 47b0 	add.w	r7, r7, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006c56:	0092      	lsls	r2, r2, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c58:	f8ca 60f4 	str.w	r6, [sl, #244]	; 0xf4
 8006c5c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8006c60:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006c64:	fa05 fc02 	lsl.w	ip, r5, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c68:	f006 0602 	and.w	r6, r6, #2
 8006c6c:	9603      	str	r6, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006c6e:	4e42      	ldr	r6, [pc, #264]	; (8006d78 <HAL_GPIO_Init+0x210>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c70:	9d03      	ldr	r5, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006c72:	42b0      	cmp	r0, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 8006c74:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006c76:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006c7a:	d020      	beq.n	8006cbe <HAL_GPIO_Init+0x156>
 8006c7c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006c80:	42b0      	cmp	r0, r6
 8006c82:	d056      	beq.n	8006d32 <HAL_GPIO_Init+0x1ca>
 8006c84:	4e3d      	ldr	r6, [pc, #244]	; (8006d7c <HAL_GPIO_Init+0x214>)
 8006c86:	42b0      	cmp	r0, r6
 8006c88:	d058      	beq.n	8006d3c <HAL_GPIO_Init+0x1d4>
 8006c8a:	4e3d      	ldr	r6, [pc, #244]	; (8006d80 <HAL_GPIO_Init+0x218>)
 8006c8c:	42b0      	cmp	r0, r6
 8006c8e:	d04b      	beq.n	8006d28 <HAL_GPIO_Init+0x1c0>
 8006c90:	4e3c      	ldr	r6, [pc, #240]	; (8006d84 <HAL_GPIO_Init+0x21c>)
 8006c92:	42b0      	cmp	r0, r6
 8006c94:	d05c      	beq.n	8006d50 <HAL_GPIO_Init+0x1e8>
 8006c96:	4e3c      	ldr	r6, [pc, #240]	; (8006d88 <HAL_GPIO_Init+0x220>)
 8006c98:	42b0      	cmp	r0, r6
 8006c9a:	d05e      	beq.n	8006d5a <HAL_GPIO_Init+0x1f2>
 8006c9c:	4e3b      	ldr	r6, [pc, #236]	; (8006d8c <HAL_GPIO_Init+0x224>)
 8006c9e:	42b0      	cmp	r0, r6
 8006ca0:	d051      	beq.n	8006d46 <HAL_GPIO_Init+0x1de>
 8006ca2:	4e3b      	ldr	r6, [pc, #236]	; (8006d90 <HAL_GPIO_Init+0x228>)
 8006ca4:	42b0      	cmp	r0, r6
 8006ca6:	d05d      	beq.n	8006d64 <HAL_GPIO_Init+0x1fc>
 8006ca8:	4e3a      	ldr	r6, [pc, #232]	; (8006d94 <HAL_GPIO_Init+0x22c>)
 8006caa:	42b0      	cmp	r0, r6
 8006cac:	d05f      	beq.n	8006d6e <HAL_GPIO_Init+0x206>
 8006cae:	4e3a      	ldr	r6, [pc, #232]	; (8006d98 <HAL_GPIO_Init+0x230>)
 8006cb0:	42b0      	cmp	r0, r6
 8006cb2:	bf0c      	ite	eq
 8006cb4:	2609      	moveq	r6, #9
 8006cb6:	260a      	movne	r6, #10
 8006cb8:	fa06 f202 	lsl.w	r2, r6, r2
 8006cbc:	4315      	orrs	r5, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006cbe:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8006cc0:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 8006cc4:	f8db 2000 	ldr.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006cc8:	03e5      	lsls	r5, r4, #15
    position++;
 8006cca:	f103 0301 	add.w	r3, r3, #1
        temp &= ~(iocurrent);
 8006cce:	bf54      	ite	pl
 8006cd0:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8006cd2:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8006cd6:	f8cb 2000 	str.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006cda:	03a2      	lsls	r2, r4, #14
        temp = EXTI_CurrentCPU->EMR1;
 8006cdc:	f8db 5004 	ldr.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8006ce0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006ce4:	bf54      	ite	pl
 8006ce6:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8006ce8:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006cec:	02e7      	lsls	r7, r4, #11
        EXTI_CurrentCPU->EMR1 = temp;
 8006cee:	f8cb 5004 	str.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8006cf2:	6815      	ldr	r5, [r2, #0]
        EXTI->RTSR1 = temp;
 8006cf4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006cf8:	bf54      	ite	pl
 8006cfa:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8006cfc:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006d00:	02a4      	lsls	r4, r4, #10
        EXTI->FTSR1 = temp;
 8006d02:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
        EXTI->RTSR1 = temp;
 8006d06:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 8006d08:	6852      	ldr	r2, [r2, #4]
        temp &= ~(iocurrent);
 8006d0a:	bf54      	ite	pl
 8006d0c:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8006d0e:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 8006d12:	6062      	str	r2, [r4, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006d14:	fa39 f203 	lsrs.w	r2, r9, r3
 8006d18:	f47f af55 	bne.w	8006bc6 <HAL_GPIO_Init+0x5e>
  }
}
 8006d1c:	b005      	add	sp, #20
 8006d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d22:	40bd      	lsls	r5, r7
 8006d24:	43ed      	mvns	r5, r5
 8006d26:	e775      	b.n	8006c14 <HAL_GPIO_Init+0xac>
 8006d28:	2603      	movs	r6, #3
 8006d2a:	fa06 f202 	lsl.w	r2, r6, r2
 8006d2e:	4315      	orrs	r5, r2
 8006d30:	e7c5      	b.n	8006cbe <HAL_GPIO_Init+0x156>
 8006d32:	2601      	movs	r6, #1
 8006d34:	fa06 f202 	lsl.w	r2, r6, r2
 8006d38:	4315      	orrs	r5, r2
 8006d3a:	e7c0      	b.n	8006cbe <HAL_GPIO_Init+0x156>
 8006d3c:	2602      	movs	r6, #2
 8006d3e:	fa06 f202 	lsl.w	r2, r6, r2
 8006d42:	4315      	orrs	r5, r2
 8006d44:	e7bb      	b.n	8006cbe <HAL_GPIO_Init+0x156>
 8006d46:	2606      	movs	r6, #6
 8006d48:	fa06 f202 	lsl.w	r2, r6, r2
 8006d4c:	4315      	orrs	r5, r2
 8006d4e:	e7b6      	b.n	8006cbe <HAL_GPIO_Init+0x156>
 8006d50:	2604      	movs	r6, #4
 8006d52:	fa06 f202 	lsl.w	r2, r6, r2
 8006d56:	4315      	orrs	r5, r2
 8006d58:	e7b1      	b.n	8006cbe <HAL_GPIO_Init+0x156>
 8006d5a:	2605      	movs	r6, #5
 8006d5c:	fa06 f202 	lsl.w	r2, r6, r2
 8006d60:	4315      	orrs	r5, r2
 8006d62:	e7ac      	b.n	8006cbe <HAL_GPIO_Init+0x156>
 8006d64:	2607      	movs	r6, #7
 8006d66:	fa06 f202 	lsl.w	r2, r6, r2
 8006d6a:	4315      	orrs	r5, r2
 8006d6c:	e7a7      	b.n	8006cbe <HAL_GPIO_Init+0x156>
 8006d6e:	2608      	movs	r6, #8
 8006d70:	fa06 f202 	lsl.w	r2, r6, r2
 8006d74:	4315      	orrs	r5, r2
 8006d76:	e7a2      	b.n	8006cbe <HAL_GPIO_Init+0x156>
 8006d78:	58020000 	.word	0x58020000
 8006d7c:	58020800 	.word	0x58020800
 8006d80:	58020c00 	.word	0x58020c00
 8006d84:	58021000 	.word	0x58021000
 8006d88:	58021400 	.word	0x58021400
 8006d8c:	58021800 	.word	0x58021800
 8006d90:	58021c00 	.word	0x58021c00
 8006d94:	58022000 	.word	0x58022000
 8006d98:	58022400 	.word	0x58022400
 8006d9c:	58024400 	.word	0x58024400
 8006da0:	58000080 	.word	0x58000080

08006da4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006da4:	6903      	ldr	r3, [r0, #16]
 8006da6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8006da8:	bf14      	ite	ne
 8006daa:	2001      	movne	r0, #1
 8006dac:	2000      	moveq	r0, #0
 8006dae:	4770      	bx	lr

08006db0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006db0:	b902      	cbnz	r2, 8006db4 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006db2:	0409      	lsls	r1, r1, #16
 8006db4:	6181      	str	r1, [r0, #24]
  }
}
 8006db6:	4770      	bx	lr

08006db8 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006db8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006dbc:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8006dc0:	4201      	tst	r1, r0
 8006dc2:	d100      	bne.n	8006dc6 <HAL_GPIO_EXTI_IRQHandler+0xe>
 8006dc4:	4770      	bx	lr
{
 8006dc6:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006dc8:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006dcc:	f7fa f8d8 	bl	8000f80 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8006dd0:	bd08      	pop	{r3, pc}
 8006dd2:	bf00      	nop

08006dd4 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	d061      	beq.n	8006e9c <HAL_LPTIM_Init+0xc8>
{
 8006dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006dda:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 8006dde:	4604      	mov	r4, r0
 8006de0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d054      	beq.n	8006e92 <HAL_LPTIM_Init+0xbe>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006de8:	2302      	movs	r3, #2
 8006dea:	6aa5      	ldr	r5, [r4, #40]	; 0x28

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006dec:	e9d4 1700 	ldrd	r1, r7, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006df0:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006df4:	2f01      	cmp	r7, #1
  tmpcfgr = hlptim->Instance->CFGR;
 8006df6:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006df8:	d03f      	beq.n	8006e7a <HAL_LPTIM_Init+0xa6>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006dfa:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 8006dfe:	d03c      	beq.n	8006e7a <HAL_LPTIM_Init+0xa6>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006e00:	6962      	ldr	r2, [r4, #20]
 8006e02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d003      	beq.n	8006e12 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006e0a:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8006e0e:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006e12:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 8006e14:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006e16:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006e18:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 8006ebc <HAL_LPTIM_Init+0xe8>
              hlptim->Init.Clock.Prescaler |
 8006e1c:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 8006e1e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006e20:	ea0c 0c00 	and.w	ip, ip, r0
              hlptim->Init.OutputPolarity  |
 8006e24:	4333      	orrs	r3, r6
              hlptim->Init.UpdateMode      |
 8006e26:	432b      	orrs	r3, r5
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006e28:	ea43 030c 	orr.w	r3, r3, ip
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006e2c:	b1ef      	cbz	r7, 8006e6a <HAL_LPTIM_Init+0x96>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006e2e:	2f01      	cmp	r7, #1
 8006e30:	d11f      	bne.n	8006e72 <HAL_LPTIM_Init+0x9e>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006e32:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 8006e36:	4328      	orrs	r0, r5
 8006e38:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006e3a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8006e3e:	4282      	cmp	r2, r0
 8006e40:	d004      	beq.n	8006e4c <HAL_LPTIM_Init+0x78>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
                hlptim->Init.Trigger.ActiveEdge |
 8006e42:	e9d4 5006 	ldrd	r5, r0, [r4, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006e46:	432a      	orrs	r2, r5
                hlptim->Init.Trigger.ActiveEdge |
 8006e48:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006e4a:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8006e4c:	4a18      	ldr	r2, [pc, #96]	; (8006eb0 <HAL_LPTIM_Init+0xdc>)
  hlptim->Instance->CFGR = tmpcfgr;
 8006e4e:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8006e50:	4291      	cmp	r1, r2
 8006e52:	d015      	beq.n	8006e80 <HAL_LPTIM_Init+0xac>
 8006e54:	4b17      	ldr	r3, [pc, #92]	; (8006eb4 <HAL_LPTIM_Init+0xe0>)
 8006e56:	4299      	cmp	r1, r3
 8006e58:	d012      	beq.n	8006e80 <HAL_LPTIM_Init+0xac>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8006e5a:	4b17      	ldr	r3, [pc, #92]	; (8006eb8 <HAL_LPTIM_Init+0xe4>)
 8006e5c:	4299      	cmp	r1, r3
 8006e5e:	d01f      	beq.n	8006ea0 <HAL_LPTIM_Init+0xcc>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006e60:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8006e62:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006e64:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006e6a:	69e0      	ldr	r0, [r4, #28]
 8006e6c:	6926      	ldr	r6, [r4, #16]
 8006e6e:	4330      	orrs	r0, r6
 8006e70:	4303      	orrs	r3, r0
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006e72:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 8006e76:	d1e0      	bne.n	8006e3a <HAL_LPTIM_Init+0x66>
 8006e78:	e7db      	b.n	8006e32 <HAL_LPTIM_Init+0x5e>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006e7a:	f020 001e 	bic.w	r0, r0, #30
 8006e7e:	e7bf      	b.n	8006e00 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006e80:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 8006e84:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006e86:	4313      	orrs	r3, r2
 8006e88:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 8006e92:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 8006e96:	f7fc fd09 	bl	80038ac <HAL_LPTIM_MspInit>
 8006e9a:	e7a5      	b.n	8006de8 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 8006e9c:	2001      	movs	r0, #1
}
 8006e9e:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006ea0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8006ea2:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006ea4:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	40002400 	.word	0x40002400
 8006eb4:	58002400 	.word	0x58002400
 8006eb8:	58002800 	.word	0x58002800
 8006ebc:	ff19f1fe 	.word	0xff19f1fe

08006ec0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ec2:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006ec4:	2800      	cmp	r0, #0
 8006ec6:	f000 8088 	beq.w	8006fda <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006eca:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8006ece:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 8006ed0:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006ed2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d079      	beq.n	8006fce <HAL_PCD_Init+0x10e>
 8006eda:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006edc:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006ede:	462e      	mov	r6, r5
 8006ee0:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8006ee2:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006ee6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006ee8:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006eea:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8006eee:	bf08      	it	eq
 8006ef0:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 8006ef2:	f003 ffe9 	bl	800aec8 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006ef6:	f856 eb10 	ldr.w	lr, [r6], #16
 8006efa:	46b4      	mov	ip, r6
 8006efc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006f00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f02:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006f06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f08:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8006f0c:	e884 0003 	stmia.w	r4, {r0, r1}
 8006f10:	4670      	mov	r0, lr
 8006f12:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8006f16:	f003 fedf 	bl	800acd8 <USB_CoreInit>
 8006f1a:	4604      	mov	r4, r0
 8006f1c:	b130      	cbz	r0, 8006f2c <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8006f1e:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006f20:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8006f22:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006f24:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 8006f28:	b00b      	add	sp, #44	; 0x2c
 8006f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006f2c:	4601      	mov	r1, r0
 8006f2e:	6828      	ldr	r0, [r5, #0]
 8006f30:	f003 ffd2 	bl	800aed8 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f34:	6868      	ldr	r0, [r5, #4]
 8006f36:	b358      	cbz	r0, 8006f90 <HAL_PCD_Init+0xd0>
 8006f38:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 8006f3a:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006f3e:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 8006f40:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f44:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 8006f48:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006f50:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f54:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 8006f58:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f5c:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006f5e:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8006f62:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006f64:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f68:	d3ea      	bcc.n	8006f40 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f70:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8006f72:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8006f76:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f7a:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 8006f7c:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f80:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006f82:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006f86:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006f8a:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f8e:	d3ed      	bcc.n	8006f6c <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006f90:	466c      	mov	r4, sp
 8006f92:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006f94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f96:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006f98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f9a:	e896 0003 	ldmia.w	r6, {r0, r1}
 8006f9e:	e884 0003 	stmia.w	r4, {r0, r1}
 8006fa2:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8006fa6:	6828      	ldr	r0, [r5, #0]
 8006fa8:	f003 ffae 	bl	800af08 <USB_DevInit>
 8006fac:	4604      	mov	r4, r0
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	d1b5      	bne.n	8006f1e <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 8006fb2:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8006fb4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 8006fb6:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8006fba:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8006fbc:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8006fc0:	d00f      	beq.n	8006fe2 <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 8006fc2:	6828      	ldr	r0, [r5, #0]
 8006fc4:	f004 fbc0 	bl	800b748 <USB_DevDisconnect>
}
 8006fc8:	4620      	mov	r0, r4
 8006fca:	b00b      	add	sp, #44	; 0x2c
 8006fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8006fce:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8006fd2:	f005 fc19 	bl	800c808 <HAL_PCD_MspInit>
 8006fd6:	6828      	ldr	r0, [r5, #0]
 8006fd8:	e780      	b.n	8006edc <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 8006fda:	2401      	movs	r4, #1
}
 8006fdc:	4620      	mov	r0, r4
 8006fde:	b00b      	add	sp, #44	; 0x2c
 8006fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006fe2:	4628      	mov	r0, r5
 8006fe4:	f000 fcd0 	bl	8007988 <HAL_PCDEx_ActivateLPM>
 8006fe8:	e7eb      	b.n	8006fc2 <HAL_PCD_Init+0x102>
 8006fea:	bf00      	nop

08006fec <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006fec:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 8006fee:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
{
 8006ff2:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ff4:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d016      	beq.n	8007028 <HAL_PCD_Start+0x3c>
 8006ffa:	2201      	movs	r2, #1

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006ffc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006ffe:	4293      	cmp	r3, r2
  __HAL_LOCK(hpcd);
 8007000:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007004:	d008      	beq.n	8007018 <HAL_PCD_Start+0x2c>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 8007006:	f003 ff57 	bl	800aeb8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800700a:	6820      	ldr	r0, [r4, #0]
 800700c:	f004 fb8c 	bl	800b728 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007010:	2000      	movs	r0, #0
 8007012:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
}
 8007016:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007018:	69a3      	ldr	r3, [r4, #24]
 800701a:	4293      	cmp	r3, r2
 800701c:	d0f3      	beq.n	8007006 <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800701e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007024:	6383      	str	r3, [r0, #56]	; 0x38
 8007026:	e7ee      	b.n	8007006 <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 8007028:	2002      	movs	r0, #2
}
 800702a:	bd10      	pop	{r4, pc}

0800702c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800702c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007030:	6806      	ldr	r6, [r0, #0]
{
 8007032:	b087      	sub	sp, #28
 8007034:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007036:	4630      	mov	r0, r6
 8007038:	f004 fbc6 	bl	800b7c8 <USB_GetMode>
 800703c:	b110      	cbz	r0, 8007044 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 800703e:	b007      	add	sp, #28
 8007040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007044:	4683      	mov	fp, r0
 8007046:	6820      	ldr	r0, [r4, #0]
 8007048:	f004 fb8e 	bl	800b768 <USB_ReadInterrupts>
 800704c:	2800      	cmp	r0, #0
 800704e:	d0f6      	beq.n	800703e <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007050:	6820      	ldr	r0, [r4, #0]
 8007052:	f004 fb89 	bl	800b768 <USB_ReadInterrupts>
 8007056:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800705a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800705c:	d003      	beq.n	8007066 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800705e:	6943      	ldr	r3, [r0, #20]
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007066:	f004 fb7f 	bl	800b768 <USB_ReadInterrupts>
 800706a:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800706e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007070:	d012      	beq.n	8007098 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007072:	6983      	ldr	r3, [r0, #24]
 8007074:	f023 0310 	bic.w	r3, r3, #16
 8007078:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 800707a:	6a35      	ldr	r5, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800707c:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007080:	f005 070f 	and.w	r7, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007084:	2b02      	cmp	r3, #2
 8007086:	f000 826c 	beq.w	8007562 <HAL_PCD_IRQHandler+0x536>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800708a:	2b06      	cmp	r3, #6
 800708c:	f000 81cb 	beq.w	8007426 <HAL_PCD_IRQHandler+0x3fa>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007090:	6983      	ldr	r3, [r0, #24]
 8007092:	f043 0310 	orr.w	r3, r3, #16
 8007096:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007098:	f004 fb66 	bl	800b768 <USB_ReadInterrupts>
 800709c:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80070a0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80070a2:	f040 80df 	bne.w	8007264 <HAL_PCD_IRQHandler+0x238>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80070a6:	f004 fb5f 	bl	800b768 <USB_ReadInterrupts>
 80070aa:	0342      	lsls	r2, r0, #13
 80070ac:	d478      	bmi.n	80071a0 <HAL_PCD_IRQHandler+0x174>
 80070ae:	f8d4 8000 	ldr.w	r8, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80070b2:	4640      	mov	r0, r8
 80070b4:	f004 fb58 	bl	800b768 <USB_ReadInterrupts>
 80070b8:	2800      	cmp	r0, #0
 80070ba:	db5d      	blt.n	8007178 <HAL_PCD_IRQHandler+0x14c>
 80070bc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80070be:	f004 fb53 	bl	800b768 <USB_ReadInterrupts>
 80070c2:	0500      	lsls	r0, r0, #20
 80070c4:	d44d      	bmi.n	8007162 <HAL_PCD_IRQHandler+0x136>
 80070c6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80070c8:	f004 fb4e 	bl	800b768 <USB_ReadInterrupts>
 80070cc:	0102      	lsls	r2, r0, #4
 80070ce:	d514      	bpl.n	80070fa <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80070d0:	6822      	ldr	r2, [r4, #0]
 80070d2:	6953      	ldr	r3, [r2, #20]
 80070d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070d8:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 80070da:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f040 818b 	bne.w	80073fa <HAL_PCD_IRQHandler+0x3ce>
        hpcd->LPM_State = LPM_L1;
 80070e4:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80070e6:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 80070e8:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80070ec:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80070ee:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80070f2:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80070f6:	f000 fc5d 	bl	80079b4 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80070fa:	6820      	ldr	r0, [r4, #0]
 80070fc:	f004 fb34 	bl	800b768 <USB_ReadInterrupts>
 8007100:	04c3      	lsls	r3, r0, #19
 8007102:	f100 8129 	bmi.w	8007358 <HAL_PCD_IRQHandler+0x32c>
 8007106:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007108:	f004 fb2e 	bl	800b768 <USB_ReadInterrupts>
 800710c:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 8007110:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007112:	f040 810a 	bne.w	800732a <HAL_PCD_IRQHandler+0x2fe>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007116:	f004 fb27 	bl	800b768 <USB_ReadInterrupts>
 800711a:	0707      	lsls	r7, r0, #28
 800711c:	f100 80fc 	bmi.w	8007318 <HAL_PCD_IRQHandler+0x2ec>
 8007120:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007122:	f004 fb21 	bl	800b768 <USB_ReadInterrupts>
 8007126:	02c6      	lsls	r6, r0, #11
 8007128:	f100 80ec 	bmi.w	8007304 <HAL_PCD_IRQHandler+0x2d8>
 800712c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800712e:	f004 fb1b 	bl	800b768 <USB_ReadInterrupts>
 8007132:	0285      	lsls	r5, r0, #10
 8007134:	f100 80dc 	bmi.w	80072f0 <HAL_PCD_IRQHandler+0x2c4>
 8007138:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800713a:	f004 fb15 	bl	800b768 <USB_ReadInterrupts>
 800713e:	0040      	lsls	r0, r0, #1
 8007140:	f100 80cd 	bmi.w	80072de <HAL_PCD_IRQHandler+0x2b2>
 8007144:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007146:	f004 fb0f 	bl	800b768 <USB_ReadInterrupts>
 800714a:	0741      	lsls	r1, r0, #29
 800714c:	f57f af77 	bpl.w	800703e <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007154:	076a      	lsls	r2, r5, #29
 8007156:	f100 8225 	bmi.w	80075a4 <HAL_PCD_IRQHandler+0x578>
      hpcd->Instance->GOTGINT |= temp;
 800715a:	685a      	ldr	r2, [r3, #4]
 800715c:	432a      	orrs	r2, r5
 800715e:	605a      	str	r2, [r3, #4]
 8007160:	e76d      	b.n	800703e <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007162:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 8007166:	07d9      	lsls	r1, r3, #31
 8007168:	f100 8218 	bmi.w	800759c <HAL_PCD_IRQHandler+0x570>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800716c:	6820      	ldr	r0, [r4, #0]
 800716e:	6943      	ldr	r3, [r0, #20]
 8007170:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007174:	6143      	str	r3, [r0, #20]
 8007176:	e7a7      	b.n	80070c8 <HAL_PCD_IRQHandler+0x9c>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007178:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
 800717c:	f023 0301 	bic.w	r3, r3, #1
 8007180:	f8c6 3804 	str.w	r3, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8007184:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8007188:	2b01      	cmp	r3, #1
 800718a:	f000 8145 	beq.w	8007418 <HAL_PCD_IRQHandler+0x3ec>
        HAL_PCD_ResumeCallback(hpcd);
 800718e:	4620      	mov	r0, r4
 8007190:	f005 fbe6 	bl	800c960 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007194:	6820      	ldr	r0, [r4, #0]
 8007196:	6943      	ldr	r3, [r0, #20]
 8007198:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800719c:	6143      	str	r3, [r0, #20]
 800719e:	e78e      	b.n	80070be <HAL_PCD_IRQHandler+0x92>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80071a0:	6820      	ldr	r0, [r4, #0]
 80071a2:	f004 faed 	bl	800b780 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 80071a6:	f8d4 8000 	ldr.w	r8, [r4]
 80071aa:	4681      	mov	r9, r0
 80071ac:	2800      	cmp	r0, #0
 80071ae:	d080      	beq.n	80070b2 <HAL_PCD_IRQHandler+0x86>
 80071b0:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 80071b4:	4625      	mov	r5, r4
      epnum = 0U;
 80071b6:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80071ba:	f8cd b010 	str.w	fp, [sp, #16]
 80071be:	e9cd 3602 	strd	r3, r6, [sp, #8]
 80071c2:	e007      	b.n	80071d4 <HAL_PCD_IRQHandler+0x1a8>
      while (ep_intr != 0U)
 80071c4:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 80071c8:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 80071cc:	f105 051c 	add.w	r5, r5, #28
 80071d0:	f000 813e 	beq.w	8007450 <HAL_PCD_IRQHandler+0x424>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80071d4:	f019 0f01 	tst.w	r9, #1
 80071d8:	d0f4      	beq.n	80071c4 <HAL_PCD_IRQHandler+0x198>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80071da:	fa5f f78a 	uxtb.w	r7, sl
 80071de:	4640      	mov	r0, r8
 80071e0:	4639      	mov	r1, r7
 80071e2:	f004 fadf 	bl	800b7a4 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80071e6:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80071e8:	4606      	mov	r6, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80071ea:	d519      	bpl.n	8007220 <HAL_PCD_IRQHandler+0x1f4>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80071ec:	f04f 0c01 	mov.w	ip, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80071f0:	9b03      	ldr	r3, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80071f2:	f00a 010f 	and.w	r1, sl, #15
 80071f6:	9a02      	ldr	r2, [sp, #8]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80071f8:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80071fc:	fa0c f101 	lsl.w	r1, ip, r1
 8007200:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007204:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 8007208:	6921      	ldr	r1, [r4, #16]
 800720a:	4561      	cmp	r1, ip
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800720c:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007210:	f8c2 c008 	str.w	ip, [r2, #8]
            if (hpcd->Init.dma_enable == 1U)
 8007214:	f000 81cb 	beq.w	80075ae <HAL_PCD_IRQHandler+0x582>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007218:	4639      	mov	r1, r7
 800721a:	4620      	mov	r0, r4
 800721c:	f005 fb64 	bl	800c8e8 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007220:	0730      	lsls	r0, r6, #28
 8007222:	d504      	bpl.n	800722e <HAL_PCD_IRQHandler+0x202>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007224:	9b02      	ldr	r3, [sp, #8]
 8007226:	2208      	movs	r2, #8
 8007228:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800722c:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800722e:	06f1      	lsls	r1, r6, #27
 8007230:	d504      	bpl.n	800723c <HAL_PCD_IRQHandler+0x210>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007232:	9b02      	ldr	r3, [sp, #8]
 8007234:	2210      	movs	r2, #16
 8007236:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800723a:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800723c:	0672      	lsls	r2, r6, #25
 800723e:	d504      	bpl.n	800724a <HAL_PCD_IRQHandler+0x21e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007240:	9b02      	ldr	r3, [sp, #8]
 8007242:	2240      	movs	r2, #64	; 0x40
 8007244:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8007248:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800724a:	07b3      	lsls	r3, r6, #30
 800724c:	d504      	bpl.n	8007258 <HAL_PCD_IRQHandler+0x22c>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800724e:	9b02      	ldr	r3, [sp, #8]
 8007250:	2202      	movs	r2, #2
 8007252:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8007256:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007258:	0636      	lsls	r6, r6, #24
 800725a:	f100 80fc 	bmi.w	8007456 <HAL_PCD_IRQHandler+0x42a>
 800725e:	f8d4 8000 	ldr.w	r8, [r4]
 8007262:	e7af      	b.n	80071c4 <HAL_PCD_IRQHandler+0x198>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007264:	f004 fa84 	bl	800b770 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8007268:	4605      	mov	r5, r0
 800726a:	6820      	ldr	r0, [r4, #0]
 800726c:	2d00      	cmp	r5, #0
 800726e:	f43f af1a 	beq.w	80070a6 <HAL_PCD_IRQHandler+0x7a>
 8007272:	f506 6330 	add.w	r3, r6, #2816	; 0xb00
 8007276:	f504 7901 	add.w	r9, r4, #516	; 0x204
      epnum = 0U;
 800727a:	2700      	movs	r7, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800727c:	9602      	str	r6, [sp, #8]
 800727e:	469a      	mov	sl, r3
 8007280:	e006      	b.n	8007290 <HAL_PCD_IRQHandler+0x264>
      while (ep_intr != 0U)
 8007282:	086d      	lsrs	r5, r5, #1
        epnum++;
 8007284:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 8007288:	f109 091c 	add.w	r9, r9, #28
 800728c:	f000 80de 	beq.w	800744c <HAL_PCD_IRQHandler+0x420>
        if ((ep_intr & 0x1U) != 0U)
 8007290:	07ee      	lsls	r6, r5, #31
 8007292:	d5f6      	bpl.n	8007282 <HAL_PCD_IRQHandler+0x256>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007294:	b2fe      	uxtb	r6, r7
 8007296:	4631      	mov	r1, r6
 8007298:	f004 fa7a 	bl	800b790 <USB_ReadDevOutEPInterrupt>
 800729c:	4680      	mov	r8, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800729e:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80072a0:	f018 0f01 	tst.w	r8, #1
 80072a4:	f040 813e 	bne.w	8007524 <HAL_PCD_IRQHandler+0x4f8>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80072a8:	f018 0f08 	tst.w	r8, #8
 80072ac:	f040 8120 	bne.w	80074f0 <HAL_PCD_IRQHandler+0x4c4>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80072b0:	f018 0f10 	tst.w	r8, #16
 80072b4:	d003      	beq.n	80072be <HAL_PCD_IRQHandler+0x292>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80072b6:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 80072ba:	2210      	movs	r2, #16
 80072bc:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80072be:	f018 0f20 	tst.w	r8, #32
 80072c2:	d003      	beq.n	80072cc <HAL_PCD_IRQHandler+0x2a0>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80072c4:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 80072c8:	2220      	movs	r2, #32
 80072ca:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80072cc:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 80072d0:	d0d7      	beq.n	8007282 <HAL_PCD_IRQHandler+0x256>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80072d2:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 80072d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80072da:	609a      	str	r2, [r3, #8]
 80072dc:	e7d1      	b.n	8007282 <HAL_PCD_IRQHandler+0x256>
      HAL_PCD_ConnectCallback(hpcd);
 80072de:	4620      	mov	r0, r4
 80072e0:	f005 fb4a 	bl	800c978 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80072e4:	6820      	ldr	r0, [r4, #0]
 80072e6:	6943      	ldr	r3, [r0, #20]
 80072e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80072ec:	6143      	str	r3, [r0, #20]
 80072ee:	e72a      	b.n	8007146 <HAL_PCD_IRQHandler+0x11a>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80072f0:	4620      	mov	r0, r4
 80072f2:	2100      	movs	r1, #0
 80072f4:	f005 fb38 	bl	800c968 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80072f8:	6820      	ldr	r0, [r4, #0]
 80072fa:	6943      	ldr	r3, [r0, #20]
 80072fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007300:	6143      	str	r3, [r0, #20]
 8007302:	e71a      	b.n	800713a <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007304:	4620      	mov	r0, r4
 8007306:	2100      	movs	r1, #0
 8007308:	f005 fb32 	bl	800c970 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800730c:	6820      	ldr	r0, [r4, #0]
 800730e:	6943      	ldr	r3, [r0, #20]
 8007310:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007314:	6143      	str	r3, [r0, #20]
 8007316:	e70a      	b.n	800712e <HAL_PCD_IRQHandler+0x102>
      HAL_PCD_SOFCallback(hpcd);
 8007318:	4620      	mov	r0, r4
 800731a:	f005 faef 	bl	800c8fc <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800731e:	6820      	ldr	r0, [r4, #0]
 8007320:	6943      	ldr	r3, [r0, #20]
 8007322:	f003 0308 	and.w	r3, r3, #8
 8007326:	6143      	str	r3, [r0, #20]
 8007328:	e6fb      	b.n	8007122 <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 800732a:	f004 fa51 	bl	800b7d0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800732e:	6820      	ldr	r0, [r4, #0]
 8007330:	f003 fedc 	bl	800b0ec <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007334:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007336:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007338:	f001 f90c 	bl	8008554 <HAL_RCC_GetHCLKFreq>
 800733c:	7b22      	ldrb	r2, [r4, #12]
 800733e:	4601      	mov	r1, r0
 8007340:	4628      	mov	r0, r5
 8007342:	f003 fd3d 	bl	800adc0 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8007346:	4620      	mov	r0, r4
 8007348:	f005 fadc 	bl	800c904 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800734c:	6820      	ldr	r0, [r4, #0]
 800734e:	6943      	ldr	r3, [r0, #20]
 8007350:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007354:	6143      	str	r3, [r0, #20]
 8007356:	e6de      	b.n	8007116 <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007358:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800735c:	2110      	movs	r1, #16
 800735e:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007360:	f506 6500 	add.w	r5, r6, #2048	; 0x800
 8007364:	f023 0301 	bic.w	r3, r3, #1
 8007368:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800736a:	f003 fead 	bl	800b0c8 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800736e:	6860      	ldr	r0, [r4, #4]
 8007370:	b310      	cbz	r0, 80073b8 <HAL_PCD_IRQHandler+0x38c>
 8007372:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007376:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800737a:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800737c:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007384:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007386:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800738a:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800738e:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8007392:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8007396:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800739a:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800739e:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80073a2:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80073a6:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80073aa:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80073ae:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80073b2:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80073b6:	d1e0      	bne.n	800737a <HAL_PCD_IRQHandler+0x34e>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80073b8:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80073ba:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80073bc:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80073c0:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80073c2:	b9f2      	cbnz	r2, 8007402 <HAL_PCD_IRQHandler+0x3d6>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80073c4:	696a      	ldr	r2, [r5, #20]
 80073c6:	f242 032b 	movw	r3, #8235	; 0x202b
 80073ca:	4313      	orrs	r3, r2
 80073cc:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80073ce:	692b      	ldr	r3, [r5, #16]
 80073d0:	f043 030b 	orr.w	r3, r3, #11
 80073d4:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80073d6:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80073da:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80073de:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80073e0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80073e4:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80073e6:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80073ea:	f004 fa07 	bl	800b7fc <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80073ee:	6820      	ldr	r0, [r4, #0]
 80073f0:	6943      	ldr	r3, [r0, #20]
 80073f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80073f6:	6143      	str	r3, [r0, #20]
 80073f8:	e686      	b.n	8007108 <HAL_PCD_IRQHandler+0xdc>
        HAL_PCD_SuspendCallback(hpcd);
 80073fa:	4620      	mov	r0, r4
 80073fc:	f005 fa98 	bl	800c930 <HAL_PCD_SuspendCallback>
 8007400:	e67b      	b.n	80070fa <HAL_PCD_IRQHandler+0xce>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007402:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 8007406:	f043 030b 	orr.w	r3, r3, #11
 800740a:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800740e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007410:	f043 030b 	orr.w	r3, r3, #11
 8007414:	646b      	str	r3, [r5, #68]	; 0x44
 8007416:	e7de      	b.n	80073d6 <HAL_PCD_IRQHandler+0x3aa>
        hpcd->LPM_State = LPM_L0;
 8007418:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800741a:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 800741c:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007420:	f000 fac8 	bl	80079b4 <HAL_PCDEx_LPM_Callback>
 8007424:	e6b6      	b.n	8007194 <HAL_PCD_IRQHandler+0x168>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007426:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800742a:	2208      	movs	r2, #8
 800742c:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8007430:	4630      	mov	r0, r6
 8007432:	f004 f8e3 	bl	800b5fc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007436:	f3c5 130a 	ubfx	r3, r5, #4, #11
 800743a:	eb04 0287 	add.w	r2, r4, r7, lsl #2
 800743e:	6820      	ldr	r0, [r4, #0]
 8007440:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8007444:	440b      	add	r3, r1
 8007446:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800744a:	e621      	b.n	8007090 <HAL_PCD_IRQHandler+0x64>
 800744c:	9e02      	ldr	r6, [sp, #8]
 800744e:	e62a      	b.n	80070a6 <HAL_PCD_IRQHandler+0x7a>
 8007450:	e9dd 6b03 	ldrd	r6, fp, [sp, #12]
 8007454:	e62d      	b.n	80070b2 <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 8007456:	e9d5 1314 	ldrd	r1, r3, [r5, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800745a:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800745e:	428b      	cmp	r3, r1
 8007460:	f63f aeb0 	bhi.w	80071c4 <HAL_PCD_IRQHandler+0x198>
  len = ep->xfer_len - ep->xfer_count;
 8007464:	1aca      	subs	r2, r1, r3
  len32b = (len + 3U) / 4U;
 8007466:	6c68      	ldr	r0, [r5, #68]	; 0x44
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007468:	f508 6b10 	add.w	fp, r8, #2304	; 0x900
  uint32_t USBx_BASE = (uint32_t)USBx;
 800746c:	f8cd 8014 	str.w	r8, [sp, #20]
  len32b = (len + 3U) / 4U;
 8007470:	4282      	cmp	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007472:	eb0b 1b4a 	add.w	fp, fp, sl, lsl #5
  len32b = (len + 3U) / 4U;
 8007476:	bf28      	it	cs
 8007478:	4602      	movcs	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800747a:	f8db 0018 	ldr.w	r0, [fp, #24]
  len32b = (len + 3U) / 4U;
 800747e:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007480:	b280      	uxth	r0, r0
 8007482:	ebb0 0f92 	cmp.w	r0, r2, lsr #2
 8007486:	d21b      	bcs.n	80074c0 <HAL_PCD_IRQHandler+0x494>
 8007488:	e022      	b.n	80074d0 <HAL_PCD_IRQHandler+0x4a4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800748a:	b1f9      	cbz	r1, 80074cc <HAL_PCD_IRQHandler+0x4a0>
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800748c:	f894 c010 	ldrb.w	ip, [r4, #16]
 8007490:	e9d5 3111 	ldrd	r3, r1, [r5, #68]	; 0x44
 8007494:	f8cd c000 	str.w	ip, [sp]
 8007498:	429e      	cmp	r6, r3
 800749a:	bf28      	it	cs
 800749c:	461e      	movcs	r6, r3
 800749e:	b2b3      	uxth	r3, r6
 80074a0:	f004 f896 	bl	800b5d0 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80074a4:	f8db 2018 	ldr.w	r2, [fp, #24]
    ep->xfer_buff  += len;
 80074a8:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 80074aa:	1cf0      	adds	r0, r6, #3
    ep->xfer_count += len;
 80074ac:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80074ae:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 80074b0:	4431      	add	r1, r6
    ep->xfer_count += len;
 80074b2:	4433      	add	r3, r6
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80074b4:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 80074b8:	64a9      	str	r1, [r5, #72]	; 0x48
    ep->xfer_count += len;
 80074ba:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80074bc:	6d29      	ldr	r1, [r5, #80]	; 0x50
 80074be:	d305      	bcc.n	80074cc <HAL_PCD_IRQHandler+0x4a0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80074c0:	4299      	cmp	r1, r3
    len = ep->xfer_len - ep->xfer_count;
 80074c2:	eba1 0603 	sub.w	r6, r1, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80074c6:	463a      	mov	r2, r7
 80074c8:	4640      	mov	r0, r8
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80074ca:	d8de      	bhi.n	800748a <HAL_PCD_IRQHandler+0x45e>
 80074cc:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 80074d0:	4299      	cmp	r1, r3
 80074d2:	f63f ae77 	bhi.w	80071c4 <HAL_PCD_IRQHandler+0x198>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80074d6:	9b05      	ldr	r3, [sp, #20]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80074d8:	f00a 010f 	and.w	r1, sl, #15
 80074dc:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80074de:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80074e2:	fa00 f101 	lsl.w	r1, r0, r1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80074e6:	ea22 0201 	bic.w	r2, r2, r1
 80074ea:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 80074ee:	e669      	b.n	80071c4 <HAL_PCD_IRQHandler+0x198>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80074f0:	eb0a 1247 	add.w	r2, sl, r7, lsl #5
 80074f4:	2108      	movs	r1, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80074f6:	eb00 1347 	add.w	r3, r0, r7, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80074fa:	6091      	str	r1, [r2, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80074fc:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80074fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007502:	485e      	ldr	r0, [pc, #376]	; (800767c <HAL_PCD_IRQHandler+0x650>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007504:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007506:	4282      	cmp	r2, r0
 8007508:	d963      	bls.n	80075d2 <HAL_PCD_IRQHandler+0x5a6>
 800750a:	0409      	lsls	r1, r1, #16
 800750c:	d502      	bpl.n	8007514 <HAL_PCD_IRQHandler+0x4e8>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800750e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007512:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007514:	4620      	mov	r0, r4
 8007516:	f005 f9d7 	bl	800c8c8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800751a:	6921      	ldr	r1, [r4, #16]
 800751c:	2901      	cmp	r1, #1
 800751e:	d07b      	beq.n	8007618 <HAL_PCD_IRQHandler+0x5ec>
 8007520:	6820      	ldr	r0, [r4, #0]
 8007522:	e6c5      	b.n	80072b0 <HAL_PCD_IRQHandler+0x284>
  if (hpcd->Init.dma_enable == 1U)
 8007524:	f8d4 c010 	ldr.w	ip, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007528:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800752c:	2301      	movs	r3, #1
 800752e:	eb0a 1147 	add.w	r1, sl, r7, lsl #5
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007532:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 8007536:	f1bc 0f01 	cmp.w	ip, #1
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800753a:	608b      	str	r3, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800753c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800753e:	f8d2 e008 	ldr.w	lr, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 8007542:	d04b      	beq.n	80075dc <HAL_PCD_IRQHandler+0x5b0>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007544:	494e      	ldr	r1, [pc, #312]	; (8007680 <HAL_PCD_IRQHandler+0x654>)
 8007546:	428b      	cmp	r3, r1
 8007548:	d057      	beq.n	80075fa <HAL_PCD_IRQHandler+0x5ce>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800754a:	b927      	cbnz	r7, 8007556 <HAL_PCD_IRQHandler+0x52a>
 800754c:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8007550:	2a00      	cmp	r2, #0
 8007552:	f000 808c 	beq.w	800766e <HAL_PCD_IRQHandler+0x642>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007556:	4620      	mov	r0, r4
 8007558:	4631      	mov	r1, r6
 800755a:	f005 f9bb 	bl	800c8d4 <HAL_PCD_DataOutStageCallback>
 800755e:	6820      	ldr	r0, [r4, #0]
 8007560:	e6a2      	b.n	80072a8 <HAL_PCD_IRQHandler+0x27c>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007562:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007566:	421d      	tst	r5, r3
 8007568:	f43f ad92 	beq.w	8007090 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800756c:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 8007570:	f3c5 120a 	ubfx	r2, r5, #4, #11
 8007574:	4630      	mov	r0, r6
 8007576:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800757a:	4615      	mov	r5, r2
 800757c:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 8007580:	f004 f83c 	bl	800b5fc <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007584:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007588:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800758c:	442a      	add	r2, r5
 800758e:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007590:	441d      	add	r5, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007592:	f8c7 2208 	str.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007596:	f8c7 5214 	str.w	r5, [r7, #532]	; 0x214
 800759a:	e579      	b.n	8007090 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 800759c:	4620      	mov	r0, r4
 800759e:	f005 f9c7 	bl	800c930 <HAL_PCD_SuspendCallback>
 80075a2:	e5e3      	b.n	800716c <HAL_PCD_IRQHandler+0x140>
        HAL_PCD_DisconnectCallback(hpcd);
 80075a4:	4620      	mov	r0, r4
 80075a6:	f005 f9eb 	bl	800c980 <HAL_PCD_DisconnectCallback>
 80075aa:	6823      	ldr	r3, [r4, #0]
 80075ac:	e5d5      	b.n	800715a <HAL_PCD_IRQHandler+0x12e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80075ae:	e9d5 2311 	ldrd	r2, r3, [r5, #68]	; 0x44
 80075b2:	4413      	add	r3, r2
 80075b4:	64ab      	str	r3, [r5, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80075b6:	f1ba 0f00 	cmp.w	sl, #0
 80075ba:	f47f ae2d 	bne.w	8007218 <HAL_PCD_IRQHandler+0x1ec>
 80075be:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	f47f ae29 	bne.w	8007218 <HAL_PCD_IRQHandler+0x1ec>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80075c6:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80075ca:	6820      	ldr	r0, [r4, #0]
 80075cc:	f004 f916 	bl	800b7fc <USB_EP0_OutStart>
 80075d0:	e622      	b.n	8007218 <HAL_PCD_IRQHandler+0x1ec>
  HAL_PCD_SetupStageCallback(hpcd);
 80075d2:	4620      	mov	r0, r4
 80075d4:	f005 f978 	bl	800c8c8 <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80075d8:	6820      	ldr	r0, [r4, #0]
 80075da:	e669      	b.n	80072b0 <HAL_PCD_IRQHandler+0x284>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80075dc:	f01e 0f08 	tst.w	lr, #8
 80075e0:	d014      	beq.n	800760c <HAL_PCD_IRQHandler+0x5e0>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80075e2:	4926      	ldr	r1, [pc, #152]	; (800767c <HAL_PCD_IRQHandler+0x650>)
 80075e4:	428b      	cmp	r3, r1
 80075e6:	f67f ae5f 	bls.w	80072a8 <HAL_PCD_IRQHandler+0x27c>
 80075ea:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 80075ee:	f43f ae5b 	beq.w	80072a8 <HAL_PCD_IRQHandler+0x27c>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80075f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80075f6:	6093      	str	r3, [r2, #8]
 80075f8:	e656      	b.n	80072a8 <HAL_PCD_IRQHandler+0x27c>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80075fa:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 80075fe:	d1f8      	bne.n	80075f2 <HAL_PCD_IRQHandler+0x5c6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007600:	f01e 0f20 	tst.w	lr, #32
 8007604:	d0a7      	beq.n	8007556 <HAL_PCD_IRQHandler+0x52a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007606:	2120      	movs	r1, #32
 8007608:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800760a:	e7a4      	b.n	8007556 <HAL_PCD_IRQHandler+0x52a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800760c:	f01e 0f20 	tst.w	lr, #32
 8007610:	d008      	beq.n	8007624 <HAL_PCD_IRQHandler+0x5f8>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007612:	2320      	movs	r3, #32
 8007614:	6093      	str	r3, [r2, #8]
 8007616:	e647      	b.n	80072a8 <HAL_PCD_IRQHandler+0x27c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007618:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800761c:	6820      	ldr	r0, [r4, #0]
 800761e:	f004 f8ed 	bl	800b7fc <USB_EP0_OutStart>
 8007622:	e77d      	b.n	8007520 <HAL_PCD_IRQHandler+0x4f4>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007624:	f01e 0f28 	tst.w	lr, #40	; 0x28
 8007628:	f47f ae3e 	bne.w	80072a8 <HAL_PCD_IRQHandler+0x27c>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800762c:	4913      	ldr	r1, [pc, #76]	; (800767c <HAL_PCD_IRQHandler+0x650>)
 800762e:	428b      	cmp	r3, r1
 8007630:	d902      	bls.n	8007638 <HAL_PCD_IRQHandler+0x60c>
 8007632:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 8007636:	d1dc      	bne.n	80075f2 <HAL_PCD_IRQHandler+0x5c6>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007638:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 800763a:	f8d9 3000 	ldr.w	r3, [r9]
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800763e:	f8d9 1004 	ldr.w	r1, [r9, #4]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007642:	f3c2 0212 	ubfx	r2, r2, #0, #19
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8007646:	4419      	add	r1, r3
          hpcd->OUT_ep[epnum].maxpacket -
 8007648:	1a9a      	subs	r2, r3, r2
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800764a:	f8c9 1004 	str.w	r1, [r9, #4]
        hpcd->OUT_ep[epnum].xfer_count =
 800764e:	f8c9 2010 	str.w	r2, [r9, #16]
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007652:	2f00      	cmp	r7, #0
 8007654:	f47f af7f 	bne.w	8007556 <HAL_PCD_IRQHandler+0x52a>
 8007658:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800765c:	2a00      	cmp	r2, #0
 800765e:	f47f af7a 	bne.w	8007556 <HAL_PCD_IRQHandler+0x52a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007662:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007666:	2101      	movs	r1, #1
 8007668:	f004 f8c8 	bl	800b7fc <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800766c:	e773      	b.n	8007556 <HAL_PCD_IRQHandler+0x52a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800766e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007672:	4639      	mov	r1, r7
 8007674:	f004 f8c2 	bl	800b7fc <USB_EP0_OutStart>
 8007678:	e76d      	b.n	8007556 <HAL_PCD_IRQHandler+0x52a>
 800767a:	bf00      	nop
 800767c:	4f54300a 	.word	0x4f54300a
 8007680:	4f54310a 	.word	0x4f54310a

08007684 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8007684:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8007688:	2a01      	cmp	r2, #1
 800768a:	d00d      	beq.n	80076a8 <HAL_PCD_SetAddress+0x24>
 800768c:	2201      	movs	r2, #1
{
 800768e:	b510      	push	{r4, lr}
 8007690:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 8007692:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007696:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8007698:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800769c:	f004 f832 	bl	800b704 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80076a0:	2000      	movs	r0, #0
 80076a2:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80076a6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80076a8:	2002      	movs	r0, #2
}
 80076aa:	4770      	bx	lr

080076ac <HAL_PCD_EP_Open>:
{
 80076ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ae:	f001 050f 	and.w	r5, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 80076b2:	0609      	lsls	r1, r1, #24
{
 80076b4:	4606      	mov	r6, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80076b6:	f04f 041c 	mov.w	r4, #28
  if ((ep_addr & 0x80U) == 0x80U)
 80076ba:	d422      	bmi.n	8007702 <HAL_PCD_EP_Open+0x56>
    ep->is_in = 0U;
 80076bc:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80076c0:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 0U;
 80076c4:	2700      	movs	r7, #0
 80076c6:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80076ca:	f504 71fe 	add.w	r1, r4, #508	; 0x1fc
    ep->is_in = 0U;
 80076ce:	f880 71fd 	strb.w	r7, [r0, #509]	; 0x1fd
  if (ep->is_in != 0U)
 80076d2:	7848      	ldrb	r0, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80076d4:	700d      	strb	r5, [r1, #0]
  ep->maxpacket = ep_mps;
 80076d6:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 80076d8:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 80076da:	b100      	cbz	r0, 80076de <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 80076dc:	80cd      	strh	r5, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d101      	bne.n	80076e6 <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 80076e2:	2300      	movs	r3, #0
 80076e4:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 80076e6:	f896 33bc 	ldrb.w	r3, [r6, #956]	; 0x3bc
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d015      	beq.n	800771a <HAL_PCD_EP_Open+0x6e>
 80076ee:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80076f0:	6830      	ldr	r0, [r6, #0]
  __HAL_LOCK(hpcd);
 80076f2:	f886 33bc 	strb.w	r3, [r6, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80076f6:	f003 fd05 	bl	800b104 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80076fa:	2000      	movs	r0, #0
 80076fc:	f886 03bc 	strb.w	r0, [r6, #956]	; 0x3bc
}
 8007700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 8007702:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 8007706:	2701      	movs	r7, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007708:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 1U;
 800770c:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007710:	f104 013c 	add.w	r1, r4, #60	; 0x3c
    ep->is_in = 1U;
 8007714:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
 8007718:	e7db      	b.n	80076d2 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800771a:	2002      	movs	r0, #2
}
 800771c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800771e:	bf00      	nop

08007720 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8007720:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007724:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007728:	f04f 011c 	mov.w	r1, #28
{
 800772c:	b510      	push	{r4, lr}
 800772e:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8007730:	d119      	bne.n	8007766 <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007732:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007736:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800773a:	2000      	movs	r0, #0
 800773c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007740:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007744:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007748:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800774a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800774e:	2b01      	cmp	r3, #1
 8007750:	d018      	beq.n	8007784 <HAL_PCD_EP_Close+0x64>
 8007752:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007754:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007756:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800775a:	f003 fd1b 	bl	800b194 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800775e:	2000      	movs	r0, #0
 8007760:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8007764:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007766:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800776a:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800776e:	2001      	movs	r0, #1
 8007770:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007774:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007776:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 800777a:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800777c:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007780:	2b01      	cmp	r3, #1
 8007782:	d1e6      	bne.n	8007752 <HAL_PCD_EP_Close+0x32>
 8007784:	2002      	movs	r0, #2
}
 8007786:	bd10      	pop	{r4, pc}

08007788 <HAL_PCD_EP_Receive>:
{
 8007788:	b570      	push	{r4, r5, r6, lr}
 800778a:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 800778e:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007790:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8007792:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007796:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 800779a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800779e:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 80077a2:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 80077a6:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 80077aa:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 80077ae:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 80077b2:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 80077b6:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80077b8:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80077ba:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 80077bc:	bf08      	it	eq
 80077be:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80077c2:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80077c4:	b91d      	cbnz	r5, 80077ce <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80077c6:	f003 fe5b 	bl	800b480 <USB_EP0StartXfer>
}
 80077ca:	2000      	movs	r0, #0
 80077cc:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80077ce:	f003 fd43 	bl	800b258 <USB_EPStartXfer>
}
 80077d2:	2000      	movs	r0, #0
 80077d4:	bd70      	pop	{r4, r5, r6, pc}
 80077d6:	bf00      	nop

080077d8 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80077d8:	f001 010f 	and.w	r1, r1, #15
 80077dc:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80077e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 80077e4:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop

080077ec <HAL_PCD_EP_Transmit>:
{
 80077ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ee:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 80077f2:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 80077f4:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80077f6:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 80077f8:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80077fc:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8007800:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007804:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 8007806:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 8007808:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 800780a:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 800780e:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8007810:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8007814:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007816:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8007818:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 800781a:	bf08      	it	eq
 800781c:	64e2      	streq	r2, [r4, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800781e:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007820:	b91d      	cbnz	r5, 800782a <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007822:	f003 fe2d 	bl	800b480 <USB_EP0StartXfer>
}
 8007826:	2000      	movs	r0, #0
 8007828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800782a:	f003 fd15 	bl	800b258 <USB_EPStartXfer>
}
 800782e:	2000      	movs	r0, #0
 8007830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007832:	bf00      	nop

08007834 <HAL_PCD_EP_SetStall>:
{
 8007834:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007836:	6843      	ldr	r3, [r0, #4]
 8007838:	f001 050f 	and.w	r5, r1, #15
 800783c:	429d      	cmp	r5, r3
 800783e:	d833      	bhi.n	80078a8 <HAL_PCD_EP_SetStall+0x74>
  if ((0x80U & ep_addr) == 0x80U)
 8007840:	060b      	lsls	r3, r1, #24
 8007842:	4604      	mov	r4, r0
 8007844:	d41c      	bmi.n	8007880 <HAL_PCD_EP_SetStall+0x4c>
    ep->is_in = 0U;
 8007846:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800784a:	201c      	movs	r0, #28
    ep->is_in = 0U;
 800784c:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800784e:	fb00 4101 	mla	r1, r0, r1, r4
    ep->is_in = 0U;
 8007852:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 8007856:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800785a:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 800785e:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007860:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8007862:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8007864:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 8007868:	429a      	cmp	r2, r3
 800786a:	d01b      	beq.n	80078a4 <HAL_PCD_EP_SetStall+0x70>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800786c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800786e:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007872:	f003 fee7 	bl	800b644 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007876:	b1cd      	cbz	r5, 80078ac <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 8007878:	2000      	movs	r0, #0
 800787a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800787e:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007880:	211c      	movs	r1, #28
    ep->is_in = 1U;
 8007882:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8007886:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007888:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 800788c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007890:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 8007896:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007898:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800789a:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800789c:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d1e3      	bne.n	800786c <HAL_PCD_EP_SetStall+0x38>
 80078a4:	2002      	movs	r0, #2
}
 80078a6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80078a8:	2001      	movs	r0, #1
}
 80078aa:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80078ac:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80078b0:	7c21      	ldrb	r1, [r4, #16]
 80078b2:	6820      	ldr	r0, [r4, #0]
 80078b4:	f003 ffa2 	bl	800b7fc <USB_EP0_OutStart>
 80078b8:	e7de      	b.n	8007878 <HAL_PCD_EP_SetStall+0x44>
 80078ba:	bf00      	nop

080078bc <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80078bc:	6842      	ldr	r2, [r0, #4]
{
 80078be:	b538      	push	{r3, r4, r5, lr}
 80078c0:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d832      	bhi.n	800792e <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 80078c8:	f011 0f80 	tst.w	r1, #128	; 0x80
 80078cc:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078ce:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 80078d2:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 80078d6:	d119      	bne.n	800790c <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078d8:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 80078dc:	2000      	movs	r0, #0
 80078de:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 80078e2:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078e4:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 80078e8:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 80078ec:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 80078ee:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 80078f0:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d018      	beq.n	800792a <HAL_PCD_EP_ClrStall+0x6e>
 80078f8:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80078fa:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80078fc:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007900:	f003 fed4 	bl	800b6ac <USB_EPClearStall>
  return HAL_OK;
 8007904:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8007906:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 800790a:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800790c:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 8007910:	2001      	movs	r0, #1
 8007912:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8007916:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007918:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800791a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800791e:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8007920:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8007922:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007926:	2b01      	cmp	r3, #1
 8007928:	d1e6      	bne.n	80078f8 <HAL_PCD_EP_ClrStall+0x3c>
 800792a:	2002      	movs	r0, #2
}
 800792c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800792e:	2001      	movs	r0, #1
}
 8007930:	bd38      	pop	{r3, r4, r5, pc}
 8007932:	bf00      	nop

08007934 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007934:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007936:	6805      	ldr	r5, [r0, #0]
 8007938:	6a6b      	ldr	r3, [r5, #36]	; 0x24

  if (fifo == 0U)
 800793a:	b929      	cbnz	r1, 8007948 <HAL_PCDEx_SetTxFiFo+0x14>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800793c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8007940:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007942:	62ab      	str	r3, [r5, #40]	; 0x28
}
 8007944:	bc30      	pop	{r4, r5}
 8007946:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007948:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800794a:	1e4c      	subs	r4, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800794c:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8007950:	d00b      	beq.n	800796a <HAL_PCDEx_SetTxFiFo+0x36>
 8007952:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007954:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 8007958:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800795a:	eb05 0181 	add.w	r1, r5, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 800795e:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007960:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8007962:	42a3      	cmp	r3, r4
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007964:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8007968:	d3f4      	bcc.n	8007954 <HAL_PCDEx_SetTxFiFo+0x20>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800796a:	3440      	adds	r4, #64	; 0x40
 800796c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8007970:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8007974:	6060      	str	r0, [r4, #4]
}
 8007976:	2000      	movs	r0, #0
 8007978:	bc30      	pop	{r4, r5}
 800797a:	4770      	bx	lr

0800797c <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800797c:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 800797e:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	6259      	str	r1, [r3, #36]	; 0x24
}
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop

08007988 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007988:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800798a:	4909      	ldr	r1, [pc, #36]	; (80079b0 <HAL_PCDEx_ActivateLPM+0x28>)
{
 800798c:	b430      	push	{r4, r5}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800798e:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 8007990:	2400      	movs	r4, #0
  hpcd->lpm_active = 1U;
 8007992:	2501      	movs	r5, #1
  hpcd->LPM_State = LPM_L0;
 8007994:	f883 43f4 	strb.w	r4, [r3, #1012]	; 0x3f4

  return HAL_OK;
}
 8007998:	4620      	mov	r0, r4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800799a:	6994      	ldr	r4, [r2, #24]
  hpcd->lpm_active = 1U;
 800799c:	f8c3 53fc 	str.w	r5, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80079a0:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 80079a4:	6194      	str	r4, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80079a6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80079a8:	4319      	orrs	r1, r3
}
 80079aa:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80079ac:	6551      	str	r1, [r2, #84]	; 0x54
}
 80079ae:	4770      	bx	lr
 80079b0:	10000003 	.word	0x10000003

080079b4 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80079b4:	4770      	bx	lr
 80079b6:	bf00      	nop

080079b8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80079b8:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80079ba:	4b11      	ldr	r3, [pc, #68]	; (8007a00 <HAL_PWREx_ConfigSupply+0x48>)
 80079bc:	68da      	ldr	r2, [r3, #12]
 80079be:	0752      	lsls	r2, r2, #29
 80079c0:	d406      	bmi.n	80079d0 <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80079c8:	1a18      	subs	r0, r3, r0
 80079ca:	bf18      	it	ne
 80079cc:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80079d0:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80079d2:	461d      	mov	r5, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80079d4:	f022 0207 	bic.w	r2, r2, #7
 80079d8:	4310      	orrs	r0, r2
 80079da:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 80079dc:	f7fc fa1e 	bl	8003e1c <HAL_GetTick>
 80079e0:	4604      	mov	r4, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80079e2:	e005      	b.n	80079f0 <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80079e4:	f7fc fa1a 	bl	8003e1c <HAL_GetTick>
 80079e8:	1b00      	subs	r0, r0, r4
 80079ea:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80079ee:	d804      	bhi.n	80079fa <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80079f0:	686b      	ldr	r3, [r5, #4]
 80079f2:	049b      	lsls	r3, r3, #18
 80079f4:	d5f6      	bpl.n	80079e4 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 80079f6:	2000      	movs	r0, #0
}
 80079f8:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80079fa:	2001      	movs	r0, #1
}
 80079fc:	bd38      	pop	{r3, r4, r5, pc}
 80079fe:	bf00      	nop
 8007a00:	58024800 	.word	0x58024800

08007a04 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007a04:	4a02      	ldr	r2, [pc, #8]	; (8007a10 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8007a06:	68d3      	ldr	r3, [r2, #12]
 8007a08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a0c:	60d3      	str	r3, [r2, #12]
}
 8007a0e:	4770      	bx	lr
 8007a10:	58024800 	.word	0x58024800

08007a14 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a14:	4b3b      	ldr	r3, [pc, #236]	; (8007b04 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8007a16:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007a1a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007a1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 8007a1e:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007a22:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007a26:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    if (pllm != 0U)
 8007a28:	d038      	beq.n	8007a9c <HAL_RCC_GetSysClockFreq.part.0+0x88>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007a2a:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007a2e:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a32:	f002 0203 	and.w	r2, r2, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007a36:	fb01 f105 	mul.w	r1, r1, r5
 8007a3a:	2a01      	cmp	r2, #1
 8007a3c:	ee07 1a90 	vmov	s15, r1
 8007a40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8007a44:	d002      	beq.n	8007a4c <HAL_RCC_GetSysClockFreq.part.0+0x38>
 8007a46:	2a02      	cmp	r2, #2
 8007a48:	d04e      	beq.n	8007ae8 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8007a4a:	b34a      	cbz	r2, 8007aa0 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007a4c:	ee07 0a90 	vmov	s15, r0
 8007a50:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8007b08 <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 8007a54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a5a:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8007a5e:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8007b0c <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8007a62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a66:	ee06 3a90 	vmov	s13, r3
 8007a6a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8007a6e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007a72:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007a76:	eee7 6a25 	vfma.f32	s13, s14, s11
 8007a7a:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007a7e:	4b21      	ldr	r3, [pc, #132]	; (8007b04 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 8007a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a82:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007a86:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007a88:	ee07 3a90 	vmov	s15, r3
 8007a8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007a90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a98:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8007a9c:	bc30      	pop	{r4, r5}
 8007a9e:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	0692      	lsls	r2, r2, #26
 8007aa4:	d527      	bpl.n	8007af6 <HAL_RCC_GetSysClockFreq.part.0+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007aa6:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007aa8:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007aac:	4a18      	ldr	r2, [pc, #96]	; (8007b10 <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007aae:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007ab2:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ab6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007abc:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007abe:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8007b0c <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8007ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ac6:	ee06 2a10 	vmov	s12, r2
 8007aca:	ee06 3a90 	vmov	s13, r3
 8007ace:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8007ad2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007ad6:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8007ada:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007ade:	eee7 6a05 	vfma.f32	s13, s14, s10
 8007ae2:	ee66 6a26 	vmul.f32	s13, s12, s13
 8007ae6:	e7ca      	b.n	8007a7e <HAL_RCC_GetSysClockFreq.part.0+0x6a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ae8:	ee07 0a90 	vmov	s15, r0
 8007aec:	eddf 6a09 	vldr	s13, [pc, #36]	; 8007b14 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 8007af0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007af4:	e7b0      	b.n	8007a58 <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007af6:	ee07 0a90 	vmov	s15, r0
 8007afa:	eddf 6a07 	vldr	s13, [pc, #28]	; 8007b18 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 8007afe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b02:	e7a9      	b.n	8007a58 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8007b04:	58024400 	.word	0x58024400
 8007b08:	4a742400 	.word	0x4a742400
 8007b0c:	39000000 	.word	0x39000000
 8007b10:	03d09000 	.word	0x03d09000
 8007b14:	4bbebc20 	.word	0x4bbebc20
 8007b18:	4c742400 	.word	0x4c742400

08007b1c <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	f000 81f7 	beq.w	8007f10 <HAL_RCC_OscConfig+0x3f4>
{
 8007b22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b24:	6803      	ldr	r3, [r0, #0]
 8007b26:	4604      	mov	r4, r0
 8007b28:	07d9      	lsls	r1, r3, #31
 8007b2a:	d52e      	bpl.n	8007b8a <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b2c:	49b4      	ldr	r1, [pc, #720]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007b2e:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007b30:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b32:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007b36:	2a10      	cmp	r2, #16
 8007b38:	f000 812c 	beq.w	8007d94 <HAL_RCC_OscConfig+0x278>
 8007b3c:	2a18      	cmp	r2, #24
 8007b3e:	f000 8124 	beq.w	8007d8a <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b42:	6863      	ldr	r3, [r4, #4]
 8007b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b48:	f000 8167 	beq.w	8007e1a <HAL_RCC_OscConfig+0x2fe>
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f000 817f 	beq.w	8007e50 <HAL_RCC_OscConfig+0x334>
 8007b52:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b56:	4baa      	ldr	r3, [pc, #680]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	f000 8278 	beq.w	800804e <HAL_RCC_OscConfig+0x532>
 8007b5e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007b62:	601a      	str	r2, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007b6a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007b6c:	f7fc f956 	bl	8003e1c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b70:	4ea3      	ldr	r6, [pc, #652]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
        tickstart = HAL_GetTick();
 8007b72:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b74:	e005      	b.n	8007b82 <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b76:	f7fc f951 	bl	8003e1c <HAL_GetTick>
 8007b7a:	1b40      	subs	r0, r0, r5
 8007b7c:	2864      	cmp	r0, #100	; 0x64
 8007b7e:	f200 8165 	bhi.w	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b82:	6833      	ldr	r3, [r6, #0]
 8007b84:	039f      	lsls	r7, r3, #14
 8007b86:	d5f6      	bpl.n	8007b76 <HAL_RCC_OscConfig+0x5a>
 8007b88:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b8a:	0799      	lsls	r1, r3, #30
 8007b8c:	d521      	bpl.n	8007bd2 <HAL_RCC_OscConfig+0xb6>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b8e:	4a9c      	ldr	r2, [pc, #624]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007b90:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007b92:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007b94:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8007b98:	f040 80a8 	bne.w	8007cec <HAL_RCC_OscConfig+0x1d0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007b9c:	4b98      	ldr	r3, [pc, #608]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	075b      	lsls	r3, r3, #29
 8007ba2:	d503      	bpl.n	8007bac <HAL_RCC_OscConfig+0x90>
 8007ba4:	68e3      	ldr	r3, [r4, #12]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f000 80ed 	beq.w	8007d86 <HAL_RCC_OscConfig+0x26a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bac:	f7fc f94e 	bl	8003e4c <HAL_GetREVID>
 8007bb0:	f241 0303 	movw	r3, #4099	; 0x1003
 8007bb4:	4298      	cmp	r0, r3
 8007bb6:	f200 8189 	bhi.w	8007ecc <HAL_RCC_OscConfig+0x3b0>
 8007bba:	6922      	ldr	r2, [r4, #16]
 8007bbc:	2a40      	cmp	r2, #64	; 0x40
 8007bbe:	f000 824e 	beq.w	800805e <HAL_RCC_OscConfig+0x542>
 8007bc2:	498f      	ldr	r1, [pc, #572]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007bc4:	684b      	ldr	r3, [r1, #4]
 8007bc6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007bca:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007bce:	604b      	str	r3, [r1, #4]
 8007bd0:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007bd2:	06d9      	lsls	r1, r3, #27
 8007bd4:	d456      	bmi.n	8007c84 <HAL_RCC_OscConfig+0x168>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bd6:	071d      	lsls	r5, r3, #28
 8007bd8:	d517      	bpl.n	8007c0a <HAL_RCC_OscConfig+0xee>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007bda:	6963      	ldr	r3, [r4, #20]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	f000 80b4 	beq.w	8007d4a <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_LSI_ENABLE();
 8007be2:	4b87      	ldr	r3, [pc, #540]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007be4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007be6:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 8007be8:	f042 0201 	orr.w	r2, r2, #1
 8007bec:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007bee:	f7fc f915 	bl	8003e1c <HAL_GetTick>
 8007bf2:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007bf4:	e005      	b.n	8007c02 <HAL_RCC_OscConfig+0xe6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007bf6:	f7fc f911 	bl	8003e1c <HAL_GetTick>
 8007bfa:	1b40      	subs	r0, r0, r5
 8007bfc:	2802      	cmp	r0, #2
 8007bfe:	f200 8125 	bhi.w	8007e4c <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007c02:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007c04:	0798      	lsls	r0, r3, #30
 8007c06:	d5f6      	bpl.n	8007bf6 <HAL_RCC_OscConfig+0xda>
 8007c08:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007c0a:	069a      	lsls	r2, r3, #26
 8007c0c:	d517      	bpl.n	8007c3e <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8007c0e:	69a3      	ldr	r3, [r4, #24]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	f000 8134 	beq.w	8007e7e <HAL_RCC_OscConfig+0x362>
      __HAL_RCC_HSI48_ENABLE();
 8007c16:	4b7a      	ldr	r3, [pc, #488]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007c18:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007c1a:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_ENABLE();
 8007c1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007c20:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007c22:	f7fc f8fb 	bl	8003e1c <HAL_GetTick>
 8007c26:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007c28:	e005      	b.n	8007c36 <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007c2a:	f7fc f8f7 	bl	8003e1c <HAL_GetTick>
 8007c2e:	1b40      	subs	r0, r0, r5
 8007c30:	2802      	cmp	r0, #2
 8007c32:	f200 810b 	bhi.w	8007e4c <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007c36:	6833      	ldr	r3, [r6, #0]
 8007c38:	049f      	lsls	r7, r3, #18
 8007c3a:	d5f6      	bpl.n	8007c2a <HAL_RCC_OscConfig+0x10e>
 8007c3c:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c3e:	0759      	lsls	r1, r3, #29
 8007c40:	f100 80b2 	bmi.w	8007da8 <HAL_RCC_OscConfig+0x28c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c44:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007c46:	b1d8      	cbz	r0, 8007c80 <HAL_RCC_OscConfig+0x164>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007c48:	4b6d      	ldr	r3, [pc, #436]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007c4a:	691a      	ldr	r2, [r3, #16]
 8007c4c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8007c50:	2a18      	cmp	r2, #24
 8007c52:	f000 81ce 	beq.w	8007ff2 <HAL_RCC_OscConfig+0x4d6>
        __HAL_RCC_PLL_DISABLE();
 8007c56:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c58:	2802      	cmp	r0, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c5a:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8007c5c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007c60:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c62:	f000 8161 	beq.w	8007f28 <HAL_RCC_OscConfig+0x40c>
        tickstart = HAL_GetTick();
 8007c66:	f7fc f8d9 	bl	8003e1c <HAL_GetTick>
 8007c6a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c6c:	e005      	b.n	8007c7a <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c6e:	f7fc f8d5 	bl	8003e1c <HAL_GetTick>
 8007c72:	1b00      	subs	r0, r0, r4
 8007c74:	2802      	cmp	r0, #2
 8007c76:	f200 80e9 	bhi.w	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c7a:	682b      	ldr	r3, [r5, #0]
 8007c7c:	019b      	lsls	r3, r3, #6
 8007c7e:	d4f6      	bmi.n	8007c6e <HAL_RCC_OscConfig+0x152>
  return HAL_OK;
 8007c80:	2000      	movs	r0, #0
}
 8007c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c84:	4a5e      	ldr	r2, [pc, #376]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007c86:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007c88:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007c8e:	2b08      	cmp	r3, #8
 8007c90:	d072      	beq.n	8007d78 <HAL_RCC_OscConfig+0x25c>
 8007c92:	2b18      	cmp	r3, #24
 8007c94:	d06c      	beq.n	8007d70 <HAL_RCC_OscConfig+0x254>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8007c96:	69e3      	ldr	r3, [r4, #28]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 8103 	beq.w	8007ea4 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_CSI_ENABLE();
 8007c9e:	4b58      	ldr	r3, [pc, #352]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007ca0:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007ca2:	461e      	mov	r6, r3
        __HAL_RCC_CSI_ENABLE();
 8007ca4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ca8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007caa:	f7fc f8b7 	bl	8003e1c <HAL_GetTick>
 8007cae:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007cb0:	e005      	b.n	8007cbe <HAL_RCC_OscConfig+0x1a2>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007cb2:	f7fc f8b3 	bl	8003e1c <HAL_GetTick>
 8007cb6:	1b40      	subs	r0, r0, r5
 8007cb8:	2802      	cmp	r0, #2
 8007cba:	f200 80c7 	bhi.w	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007cbe:	6833      	ldr	r3, [r6, #0]
 8007cc0:	05db      	lsls	r3, r3, #23
 8007cc2:	d5f6      	bpl.n	8007cb2 <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007cc4:	f7fc f8c2 	bl	8003e4c <HAL_GetREVID>
 8007cc8:	f241 0303 	movw	r3, #4099	; 0x1003
 8007ccc:	4298      	cmp	r0, r3
 8007cce:	f200 81e9 	bhi.w	80080a4 <HAL_RCC_OscConfig+0x588>
 8007cd2:	6a22      	ldr	r2, [r4, #32]
 8007cd4:	6873      	ldr	r3, [r6, #4]
 8007cd6:	2a20      	cmp	r2, #32
 8007cd8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007cdc:	bf0c      	ite	eq
 8007cde:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8007ce2:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8007ce6:	6073      	str	r3, [r6, #4]
 8007ce8:	6823      	ldr	r3, [r4, #0]
 8007cea:	e774      	b.n	8007bd6 <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007cec:	2b18      	cmp	r3, #24
 8007cee:	f000 810b 	beq.w	8007f08 <HAL_RCC_OscConfig+0x3ec>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007cf2:	68e2      	ldr	r2, [r4, #12]
 8007cf4:	2a00      	cmp	r2, #0
 8007cf6:	f000 80f3 	beq.w	8007ee0 <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007cfa:	4941      	ldr	r1, [pc, #260]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007cfc:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007cfe:	460e      	mov	r6, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007d00:	f023 0319 	bic.w	r3, r3, #25
 8007d04:	4313      	orrs	r3, r2
 8007d06:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8007d08:	f7fc f888 	bl	8003e1c <HAL_GetTick>
 8007d0c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007d0e:	e005      	b.n	8007d1c <HAL_RCC_OscConfig+0x200>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d10:	f7fc f884 	bl	8003e1c <HAL_GetTick>
 8007d14:	1b40      	subs	r0, r0, r5
 8007d16:	2802      	cmp	r0, #2
 8007d18:	f200 8098 	bhi.w	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007d1c:	6833      	ldr	r3, [r6, #0]
 8007d1e:	075f      	lsls	r7, r3, #29
 8007d20:	d5f6      	bpl.n	8007d10 <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d22:	f7fc f893 	bl	8003e4c <HAL_GetREVID>
 8007d26:	f241 0303 	movw	r3, #4099	; 0x1003
 8007d2a:	4298      	cmp	r0, r3
 8007d2c:	f200 81c3 	bhi.w	80080b6 <HAL_RCC_OscConfig+0x59a>
 8007d30:	6922      	ldr	r2, [r4, #16]
 8007d32:	6873      	ldr	r3, [r6, #4]
 8007d34:	2a40      	cmp	r2, #64	; 0x40
 8007d36:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007d3a:	bf0c      	ite	eq
 8007d3c:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8007d40:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8007d44:	6073      	str	r3, [r6, #4]
 8007d46:	6823      	ldr	r3, [r4, #0]
 8007d48:	e743      	b.n	8007bd2 <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 8007d4a:	4b2d      	ldr	r3, [pc, #180]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007d4c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d4e:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 8007d50:	f022 0201 	bic.w	r2, r2, #1
 8007d54:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007d56:	f7fc f861 	bl	8003e1c <HAL_GetTick>
 8007d5a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d5c:	e004      	b.n	8007d68 <HAL_RCC_OscConfig+0x24c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d5e:	f7fc f85d 	bl	8003e1c <HAL_GetTick>
 8007d62:	1b40      	subs	r0, r0, r5
 8007d64:	2802      	cmp	r0, #2
 8007d66:	d871      	bhi.n	8007e4c <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d68:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007d6a:	0799      	lsls	r1, r3, #30
 8007d6c:	d4f7      	bmi.n	8007d5e <HAL_RCC_OscConfig+0x242>
 8007d6e:	e74b      	b.n	8007c08 <HAL_RCC_OscConfig+0xec>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007d70:	f002 0203 	and.w	r2, r2, #3
 8007d74:	2a01      	cmp	r2, #1
 8007d76:	d18e      	bne.n	8007c96 <HAL_RCC_OscConfig+0x17a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007d78:	4b21      	ldr	r3, [pc, #132]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	05da      	lsls	r2, r3, #23
 8007d7e:	d552      	bpl.n	8007e26 <HAL_RCC_OscConfig+0x30a>
 8007d80:	69e3      	ldr	r3, [r4, #28]
 8007d82:	2b80      	cmp	r3, #128	; 0x80
 8007d84:	d04f      	beq.n	8007e26 <HAL_RCC_OscConfig+0x30a>
        return HAL_ERROR;
 8007d86:	2001      	movs	r0, #1
}
 8007d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007d8a:	f001 0103 	and.w	r1, r1, #3
 8007d8e:	2902      	cmp	r1, #2
 8007d90:	f47f aed7 	bne.w	8007b42 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d94:	4a1a      	ldr	r2, [pc, #104]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007d96:	6812      	ldr	r2, [r2, #0]
 8007d98:	0392      	lsls	r2, r2, #14
 8007d9a:	f57f aef6 	bpl.w	8007b8a <HAL_RCC_OscConfig+0x6e>
 8007d9e:	6862      	ldr	r2, [r4, #4]
 8007da0:	2a00      	cmp	r2, #0
 8007da2:	f47f aef2 	bne.w	8007b8a <HAL_RCC_OscConfig+0x6e>
 8007da6:	e7ee      	b.n	8007d86 <HAL_RCC_OscConfig+0x26a>
    PWR->CR1 |= PWR_CR1_DBP;
 8007da8:	4b16      	ldr	r3, [pc, #88]	; (8007e04 <HAL_RCC_OscConfig+0x2e8>)
 8007daa:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007dac:	461e      	mov	r6, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8007dae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007db2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007db4:	f7fc f832 	bl	8003e1c <HAL_GetTick>
 8007db8:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007dba:	e004      	b.n	8007dc6 <HAL_RCC_OscConfig+0x2aa>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007dbc:	f7fc f82e 	bl	8003e1c <HAL_GetTick>
 8007dc0:	1b40      	subs	r0, r0, r5
 8007dc2:	2864      	cmp	r0, #100	; 0x64
 8007dc4:	d842      	bhi.n	8007e4c <HAL_RCC_OscConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007dc6:	6833      	ldr	r3, [r6, #0]
 8007dc8:	05da      	lsls	r2, r3, #23
 8007dca:	d5f7      	bpl.n	8007dbc <HAL_RCC_OscConfig+0x2a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dcc:	68a3      	ldr	r3, [r4, #8]
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	f000 817a 	beq.w	80080c8 <HAL_RCC_OscConfig+0x5ac>
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 814b 	beq.w	8008070 <HAL_RCC_OscConfig+0x554>
 8007dda:	2b05      	cmp	r3, #5
 8007ddc:	4b08      	ldr	r3, [pc, #32]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
 8007dde:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007de0:	f000 8187 	beq.w	80080f2 <HAL_RCC_OscConfig+0x5d6>
 8007de4:	f022 0201 	bic.w	r2, r2, #1
 8007de8:	671a      	str	r2, [r3, #112]	; 0x70
 8007dea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007dec:	f022 0204 	bic.w	r2, r2, #4
 8007df0:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8007df2:	f7fc f813 	bl	8003e1c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007df6:	4e02      	ldr	r6, [pc, #8]	; (8007e00 <HAL_RCC_OscConfig+0x2e4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007df8:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007dfc:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007dfe:	e008      	b.n	8007e12 <HAL_RCC_OscConfig+0x2f6>
 8007e00:	58024400 	.word	0x58024400
 8007e04:	58024800 	.word	0x58024800
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e08:	f7fc f808 	bl	8003e1c <HAL_GetTick>
 8007e0c:	1b40      	subs	r0, r0, r5
 8007e0e:	42b8      	cmp	r0, r7
 8007e10:	d81c      	bhi.n	8007e4c <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e12:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007e14:	079b      	lsls	r3, r3, #30
 8007e16:	d5f7      	bpl.n	8007e08 <HAL_RCC_OscConfig+0x2ec>
 8007e18:	e714      	b.n	8007c44 <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e1a:	4aae      	ldr	r2, [pc, #696]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8007e1c:	6813      	ldr	r3, [r2, #0]
 8007e1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e22:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e24:	e6a2      	b.n	8007b6c <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007e26:	f7fc f811 	bl	8003e4c <HAL_GetREVID>
 8007e2a:	f241 0303 	movw	r3, #4099	; 0x1003
 8007e2e:	4298      	cmp	r0, r3
 8007e30:	d870      	bhi.n	8007f14 <HAL_RCC_OscConfig+0x3f8>
 8007e32:	6a22      	ldr	r2, [r4, #32]
 8007e34:	2a20      	cmp	r2, #32
 8007e36:	f000 8153 	beq.w	80080e0 <HAL_RCC_OscConfig+0x5c4>
 8007e3a:	49a6      	ldr	r1, [pc, #664]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8007e3c:	684b      	ldr	r3, [r1, #4]
 8007e3e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007e42:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8007e46:	604b      	str	r3, [r1, #4]
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	e6c4      	b.n	8007bd6 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8007e4c:	2003      	movs	r0, #3
}
 8007e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e50:	4ba0      	ldr	r3, [pc, #640]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8007e52:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007e54:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e56:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007e5a:	601a      	str	r2, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e62:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007e64:	f7fb ffda 	bl	8003e1c <HAL_GetTick>
 8007e68:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007e6a:	e004      	b.n	8007e76 <HAL_RCC_OscConfig+0x35a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007e6c:	f7fb ffd6 	bl	8003e1c <HAL_GetTick>
 8007e70:	1b40      	subs	r0, r0, r5
 8007e72:	2864      	cmp	r0, #100	; 0x64
 8007e74:	d8ea      	bhi.n	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007e76:	6833      	ldr	r3, [r6, #0]
 8007e78:	0398      	lsls	r0, r3, #14
 8007e7a:	d4f7      	bmi.n	8007e6c <HAL_RCC_OscConfig+0x350>
 8007e7c:	e684      	b.n	8007b88 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 8007e7e:	4b95      	ldr	r3, [pc, #596]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8007e80:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007e82:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_DISABLE();
 8007e84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007e88:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007e8a:	f7fb ffc7 	bl	8003e1c <HAL_GetTick>
 8007e8e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007e90:	e004      	b.n	8007e9c <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007e92:	f7fb ffc3 	bl	8003e1c <HAL_GetTick>
 8007e96:	1b40      	subs	r0, r0, r5
 8007e98:	2802      	cmp	r0, #2
 8007e9a:	d8d7      	bhi.n	8007e4c <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007e9c:	6833      	ldr	r3, [r6, #0]
 8007e9e:	0498      	lsls	r0, r3, #18
 8007ea0:	d4f7      	bmi.n	8007e92 <HAL_RCC_OscConfig+0x376>
 8007ea2:	e6cb      	b.n	8007c3c <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_CSI_DISABLE();
 8007ea4:	4b8b      	ldr	r3, [pc, #556]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8007ea6:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007ea8:	461e      	mov	r6, r3
        __HAL_RCC_CSI_DISABLE();
 8007eaa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007eae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007eb0:	f7fb ffb4 	bl	8003e1c <HAL_GetTick>
 8007eb4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007eb6:	e004      	b.n	8007ec2 <HAL_RCC_OscConfig+0x3a6>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007eb8:	f7fb ffb0 	bl	8003e1c <HAL_GetTick>
 8007ebc:	1b40      	subs	r0, r0, r5
 8007ebe:	2802      	cmp	r0, #2
 8007ec0:	d8c4      	bhi.n	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007ec2:	6833      	ldr	r3, [r6, #0]
 8007ec4:	05df      	lsls	r7, r3, #23
 8007ec6:	d4f7      	bmi.n	8007eb8 <HAL_RCC_OscConfig+0x39c>
 8007ec8:	6823      	ldr	r3, [r4, #0]
 8007eca:	e684      	b.n	8007bd6 <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ecc:	4a81      	ldr	r2, [pc, #516]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8007ece:	6921      	ldr	r1, [r4, #16]
 8007ed0:	6853      	ldr	r3, [r2, #4]
 8007ed2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007ed6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007eda:	6053      	str	r3, [r2, #4]
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	e678      	b.n	8007bd2 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 8007ee0:	4b7c      	ldr	r3, [pc, #496]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8007ee2:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007ee4:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 8007ee6:	f022 0201 	bic.w	r2, r2, #1
 8007eea:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007eec:	f7fb ff96 	bl	8003e1c <HAL_GetTick>
 8007ef0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007ef2:	e004      	b.n	8007efe <HAL_RCC_OscConfig+0x3e2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007ef4:	f7fb ff92 	bl	8003e1c <HAL_GetTick>
 8007ef8:	1b40      	subs	r0, r0, r5
 8007efa:	2802      	cmp	r0, #2
 8007efc:	d8a6      	bhi.n	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007efe:	6833      	ldr	r3, [r6, #0]
 8007f00:	0758      	lsls	r0, r3, #29
 8007f02:	d4f7      	bmi.n	8007ef4 <HAL_RCC_OscConfig+0x3d8>
 8007f04:	6823      	ldr	r3, [r4, #0]
 8007f06:	e664      	b.n	8007bd2 <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007f08:	0792      	lsls	r2, r2, #30
 8007f0a:	f47f aef2 	bne.w	8007cf2 <HAL_RCC_OscConfig+0x1d6>
 8007f0e:	e645      	b.n	8007b9c <HAL_RCC_OscConfig+0x80>
    return HAL_ERROR;
 8007f10:	2001      	movs	r0, #1
}
 8007f12:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007f14:	4a6f      	ldr	r2, [pc, #444]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8007f16:	6a21      	ldr	r1, [r4, #32]
 8007f18:	68d3      	ldr	r3, [r2, #12]
 8007f1a:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8007f1e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007f22:	60d3      	str	r3, [r2, #12]
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	e656      	b.n	8007bd6 <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8007f28:	f7fb ff78 	bl	8003e1c <HAL_GetTick>
 8007f2c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007f2e:	e004      	b.n	8007f3a <HAL_RCC_OscConfig+0x41e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f30:	f7fb ff74 	bl	8003e1c <HAL_GetTick>
 8007f34:	1b80      	subs	r0, r0, r6
 8007f36:	2802      	cmp	r0, #2
 8007f38:	d888      	bhi.n	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007f3a:	682b      	ldr	r3, [r5, #0]
 8007f3c:	0199      	lsls	r1, r3, #6
 8007f3e:	d4f7      	bmi.n	8007f30 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007f40:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007f42:	4b65      	ldr	r3, [pc, #404]	; (80080d8 <HAL_RCC_OscConfig+0x5bc>)
 8007f44:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007f46:	4013      	ands	r3, r2
 8007f48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007f4a:	4964      	ldr	r1, [pc, #400]	; (80080dc <HAL_RCC_OscConfig+0x5c0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007f4c:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007f4e:	4e61      	ldr	r6, [pc, #388]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007f50:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8007f54:	62ab      	str	r3, [r5, #40]	; 0x28
 8007f56:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8007f58:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8007f5c:	3f01      	subs	r7, #1
 8007f5e:	1e50      	subs	r0, r2, #1
 8007f60:	3b01      	subs	r3, #1
 8007f62:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007f64:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8007f68:	025b      	lsls	r3, r3, #9
 8007f6a:	0400      	lsls	r0, r0, #16
 8007f6c:	3a01      	subs	r2, #1
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8007f74:	0612      	lsls	r2, r2, #24
 8007f76:	4303      	orrs	r3, r0
 8007f78:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007f7c:	433b      	orrs	r3, r7
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8007f82:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007f84:	f023 0301 	bic.w	r3, r3, #1
 8007f88:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007f8a:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8007f8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007f8e:	4011      	ands	r1, r2
 8007f90:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8007f94:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007f96:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007f98:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007f9a:	f023 030c 	bic.w	r3, r3, #12
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007fa2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007fa4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007fa6:	f023 0302 	bic.w	r3, r3, #2
 8007faa:	4313      	orrs	r3, r2
 8007fac:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007fae:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007fb4:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fb6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007fb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007fbc:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007fbe:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007fc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007fc4:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8007fc6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007fc8:	f043 0301 	orr.w	r3, r3, #1
 8007fcc:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8007fce:	682b      	ldr	r3, [r5, #0]
 8007fd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007fd4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007fd6:	f7fb ff21 	bl	8003e1c <HAL_GetTick>
 8007fda:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007fdc:	e005      	b.n	8007fea <HAL_RCC_OscConfig+0x4ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fde:	f7fb ff1d 	bl	8003e1c <HAL_GetTick>
 8007fe2:	1b00      	subs	r0, r0, r4
 8007fe4:	2802      	cmp	r0, #2
 8007fe6:	f63f af31 	bhi.w	8007e4c <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007fea:	6833      	ldr	r3, [r6, #0]
 8007fec:	019a      	lsls	r2, r3, #6
 8007fee:	d5f6      	bpl.n	8007fde <HAL_RCC_OscConfig+0x4c2>
 8007ff0:	e646      	b.n	8007c80 <HAL_RCC_OscConfig+0x164>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ff2:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007ff4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007ff6:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ff8:	f43f ae43 	beq.w	8007c82 <HAL_RCC_OscConfig+0x166>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ffc:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008000:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008002:	428b      	cmp	r3, r1
 8008004:	f47f aebf 	bne.w	8007d86 <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008008:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800800c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800800e:	429a      	cmp	r2, r3
 8008010:	f47f aeb9 	bne.w	8007d86 <HAL_RCC_OscConfig+0x26a>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008014:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008016:	f3c5 0208 	ubfx	r2, r5, #0, #9
 800801a:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800801c:	429a      	cmp	r2, r3
 800801e:	f47f aeb2 	bne.w	8007d86 <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008022:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008024:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8008028:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800802a:	429a      	cmp	r2, r3
 800802c:	f47f aeab 	bne.w	8007d86 <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008030:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008032:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8008036:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008038:	429a      	cmp	r2, r3
 800803a:	f47f aea4 	bne.w	8007d86 <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800803e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8008040:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8008044:	3801      	subs	r0, #1
  return HAL_OK;
 8008046:	1a28      	subs	r0, r5, r0
 8008048:	bf18      	it	ne
 800804a:	2001      	movne	r0, #1
}
 800804c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800804e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008052:	601a      	str	r2, [r3, #0]
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800805a:	601a      	str	r2, [r3, #0]
 800805c:	e586      	b.n	8007b6c <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800805e:	4a1d      	ldr	r2, [pc, #116]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 8008060:	6853      	ldr	r3, [r2, #4]
 8008062:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008066:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800806a:	6053      	str	r3, [r2, #4]
 800806c:	6823      	ldr	r3, [r4, #0]
 800806e:	e5b0      	b.n	8007bd2 <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008070:	4b18      	ldr	r3, [pc, #96]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008072:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008076:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008078:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800807a:	f022 0201 	bic.w	r2, r2, #1
 800807e:	671a      	str	r2, [r3, #112]	; 0x70
 8008080:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008082:	f022 0204 	bic.w	r2, r2, #4
 8008086:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8008088:	f7fb fec8 	bl	8003e1c <HAL_GetTick>
 800808c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800808e:	e005      	b.n	800809c <HAL_RCC_OscConfig+0x580>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008090:	f7fb fec4 	bl	8003e1c <HAL_GetTick>
 8008094:	1b40      	subs	r0, r0, r5
 8008096:	42b8      	cmp	r0, r7
 8008098:	f63f aed8 	bhi.w	8007e4c <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800809c:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800809e:	0798      	lsls	r0, r3, #30
 80080a0:	d4f6      	bmi.n	8008090 <HAL_RCC_OscConfig+0x574>
 80080a2:	e5cf      	b.n	8007c44 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80080a4:	68f3      	ldr	r3, [r6, #12]
 80080a6:	6a22      	ldr	r2, [r4, #32]
 80080a8:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80080ac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80080b0:	60f3      	str	r3, [r6, #12]
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	e58f      	b.n	8007bd6 <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080b6:	6873      	ldr	r3, [r6, #4]
 80080b8:	6922      	ldr	r2, [r4, #16]
 80080ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80080be:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80080c2:	6073      	str	r3, [r6, #4]
 80080c4:	6823      	ldr	r3, [r4, #0]
 80080c6:	e584      	b.n	8007bd2 <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080c8:	4a02      	ldr	r2, [pc, #8]	; (80080d4 <HAL_RCC_OscConfig+0x5b8>)
 80080ca:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80080cc:	f043 0301 	orr.w	r3, r3, #1
 80080d0:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80080d2:	e68e      	b.n	8007df2 <HAL_RCC_OscConfig+0x2d6>
 80080d4:	58024400 	.word	0x58024400
 80080d8:	fffffc0c 	.word	0xfffffc0c
 80080dc:	ffff0007 	.word	0xffff0007
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80080e0:	4a08      	ldr	r2, [pc, #32]	; (8008104 <HAL_RCC_OscConfig+0x5e8>)
 80080e2:	6853      	ldr	r3, [r2, #4]
 80080e4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80080e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80080ec:	6053      	str	r3, [r2, #4]
 80080ee:	6823      	ldr	r3, [r4, #0]
 80080f0:	e571      	b.n	8007bd6 <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080f2:	f042 0204 	orr.w	r2, r2, #4
 80080f6:	671a      	str	r2, [r3, #112]	; 0x70
 80080f8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80080fa:	f042 0201 	orr.w	r2, r2, #1
 80080fe:	671a      	str	r2, [r3, #112]	; 0x70
 8008100:	e677      	b.n	8007df2 <HAL_RCC_OscConfig+0x2d6>
 8008102:	bf00      	nop
 8008104:	58024400 	.word	0x58024400

08008108 <HAL_RCC_MCOConfig>:
{
 8008108:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800810c:	460d      	mov	r5, r1
 800810e:	b088      	sub	sp, #32
 8008110:	4614      	mov	r4, r2
  if(RCC_MCOx == RCC_MCO1)
 8008112:	bb28      	cbnz	r0, 8008160 <HAL_RCC_MCOConfig+0x58>
    MCO1_CLK_ENABLE();
 8008114:	4e27      	ldr	r6, [pc, #156]	; (80081b4 <HAL_RCC_MCOConfig+0xac>)
 8008116:	4603      	mov	r3, r0
    GPIO_InitStruct.Pin = MCO1_PIN;
 8008118:	f44f 7880 	mov.w	r8, #256	; 0x100
 800811c:	f04f 0902 	mov.w	r9, #2
    MCO1_CLK_ENABLE();
 8008120:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008124:	a902      	add	r1, sp, #8
 8008126:	4824      	ldr	r0, [pc, #144]	; (80081b8 <HAL_RCC_MCOConfig+0xb0>)
    MCO1_CLK_ENABLE();
 8008128:	f042 0201 	orr.w	r2, r2, #1
 800812c:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 8008130:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008134:	9306      	str	r3, [sp, #24]
    MCO1_CLK_ENABLE();
 8008136:	f002 0201 	and.w	r2, r2, #1
 800813a:	9200      	str	r2, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 800813c:	2200      	movs	r2, #0
    MCO1_CLK_ENABLE();
 800813e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8008140:	2303      	movs	r3, #3
 8008142:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8008146:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800814a:	f7fe fd0d 	bl	8006b68 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800814e:	6932      	ldr	r2, [r6, #16]
 8008150:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 8008154:	432a      	orrs	r2, r5
 8008156:	4322      	orrs	r2, r4
 8008158:	6132      	str	r2, [r6, #16]
}
 800815a:	b008      	add	sp, #32
 800815c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    MCO2_CLK_ENABLE();
 8008160:	4e14      	ldr	r6, [pc, #80]	; (80081b4 <HAL_RCC_MCOConfig+0xac>)
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008162:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008166:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008168:	2200      	movs	r2, #0
    MCO2_CLK_ENABLE();
 800816a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Pin = MCO2_PIN;
 800816e:	f04f 0800 	mov.w	r8, #0
 8008172:	f04f 0903 	mov.w	r9, #3
    MCO2_CLK_ENABLE();
 8008176:	f043 0304 	orr.w	r3, r3, #4
 800817a:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800817e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008182:	9206      	str	r2, [sp, #24]
    MCO2_CLK_ENABLE();
 8008184:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008188:	e9cd 0102 	strd	r0, r1, [sp, #8]
    MCO2_CLK_ENABLE();
 800818c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800818e:	a902      	add	r1, sp, #8
 8008190:	480a      	ldr	r0, [pc, #40]	; (80081bc <HAL_RCC_MCOConfig+0xb4>)
    MCO2_CLK_ENABLE();
 8008192:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008194:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008198:	f7fe fce6 	bl	8006b68 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800819c:	6933      	ldr	r3, [r6, #16]
 800819e:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80081a2:	ea43 0105 	orr.w	r1, r3, r5
 80081a6:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 80081aa:	6131      	str	r1, [r6, #16]
}
 80081ac:	b008      	add	sp, #32
 80081ae:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80081b2:	bf00      	nop
 80081b4:	58024400 	.word	0x58024400
 80081b8:	58020000 	.word	0x58020000
 80081bc:	58020800 	.word	0x58020800

080081c0 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80081c0:	4a47      	ldr	r2, [pc, #284]	; (80082e0 <HAL_RCC_GetSysClockFreq+0x120>)
 80081c2:	6913      	ldr	r3, [r2, #16]
 80081c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80081c8:	2b10      	cmp	r3, #16
 80081ca:	d004      	beq.n	80081d6 <HAL_RCC_GetSysClockFreq+0x16>
 80081cc:	2b18      	cmp	r3, #24
 80081ce:	d00d      	beq.n	80081ec <HAL_RCC_GetSysClockFreq+0x2c>
 80081d0:	b11b      	cbz	r3, 80081da <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = CSI_VALUE;
 80081d2:	4844      	ldr	r0, [pc, #272]	; (80082e4 <HAL_RCC_GetSysClockFreq+0x124>)
 80081d4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80081d6:	4844      	ldr	r0, [pc, #272]	; (80082e8 <HAL_RCC_GetSysClockFreq+0x128>)
 80081d8:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081da:	6813      	ldr	r3, [r2, #0]
 80081dc:	0699      	lsls	r1, r3, #26
 80081de:	d54a      	bpl.n	8008276 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80081e0:	6813      	ldr	r3, [r2, #0]
 80081e2:	4842      	ldr	r0, [pc, #264]	; (80082ec <HAL_RCC_GetSysClockFreq+0x12c>)
 80081e4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80081e8:	40d8      	lsrs	r0, r3
 80081ea:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80081ec:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 80081ee:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80081f0:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80081f2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    if (pllm != 0U)
 80081f4:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80081f8:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80081fc:	6b55      	ldr	r5, [r2, #52]	; 0x34
    if (pllm != 0U)
 80081fe:	d038      	beq.n	8008272 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008200:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008204:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008208:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800820c:	fb01 f105 	mul.w	r1, r1, r5
 8008210:	2b01      	cmp	r3, #1
 8008212:	ee07 1a90 	vmov	s15, r1
 8008216:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      switch (pllsource)
 800821a:	d002      	beq.n	8008222 <HAL_RCC_GetSysClockFreq+0x62>
 800821c:	2b02      	cmp	r3, #2
 800821e:	d02c      	beq.n	800827a <HAL_RCC_GetSysClockFreq+0xba>
 8008220:	b393      	cbz	r3, 8008288 <HAL_RCC_GetSysClockFreq+0xc8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008222:	ee07 0a90 	vmov	s15, r0
 8008226:	eddf 6a32 	vldr	s13, [pc, #200]	; 80082f0 <HAL_RCC_GetSysClockFreq+0x130>
 800822a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800822e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008230:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8008234:	eddf 5a2f 	vldr	s11, [pc, #188]	; 80082f4 <HAL_RCC_GetSysClockFreq+0x134>
 8008238:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800823c:	ee06 3a90 	vmov	s13, r3
 8008240:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8008244:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008248:	ee76 6a85 	vadd.f32	s13, s13, s10
 800824c:	eee7 6a25 	vfma.f32	s13, s14, s11
 8008250:	ee66 6a26 	vmul.f32	s13, s12, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008254:	4b22      	ldr	r3, [pc, #136]	; (80082e0 <HAL_RCC_GetSysClockFreq+0x120>)
 8008256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008258:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800825c:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800825e:	ee07 3a90 	vmov	s15, r3
 8008262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800826a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800826e:	ee17 0a90 	vmov	r0, s15
}
 8008272:	bc30      	pop	{r4, r5}
 8008274:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008276:	481d      	ldr	r0, [pc, #116]	; (80082ec <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8008278:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800827a:	ee07 0a90 	vmov	s15, r0
 800827e:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80082f8 <HAL_RCC_GetSysClockFreq+0x138>
 8008282:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008286:	e7d2      	b.n	800822e <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008288:	6813      	ldr	r3, [r2, #0]
 800828a:	069b      	lsls	r3, r3, #26
 800828c:	d520      	bpl.n	80082d0 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800828e:	6813      	ldr	r3, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008290:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008294:	4915      	ldr	r1, [pc, #84]	; (80082ec <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008296:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800829a:	f3c3 00c1 	ubfx	r0, r3, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800829e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082a2:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80082a4:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80082a6:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80082f4 <HAL_RCC_GetSysClockFreq+0x134>
 80082aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082ae:	ee06 1a10 	vmov	s12, r1
 80082b2:	ee06 3a90 	vmov	s13, r3
 80082b6:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 80082ba:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80082be:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80082c2:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80082c6:	eee7 6a05 	vfma.f32	s13, s14, s10
 80082ca:	ee66 6a26 	vmul.f32	s13, s12, s13
 80082ce:	e7c1      	b.n	8008254 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80082d0:	ee07 0a90 	vmov	s15, r0
 80082d4:	eddf 6a09 	vldr	s13, [pc, #36]	; 80082fc <HAL_RCC_GetSysClockFreq+0x13c>
 80082d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082dc:	e7a7      	b.n	800822e <HAL_RCC_GetSysClockFreq+0x6e>
 80082de:	bf00      	nop
 80082e0:	58024400 	.word	0x58024400
 80082e4:	003d0900 	.word	0x003d0900
 80082e8:	017d7840 	.word	0x017d7840
 80082ec:	03d09000 	.word	0x03d09000
 80082f0:	4a742400 	.word	0x4a742400
 80082f4:	39000000 	.word	0x39000000
 80082f8:	4bbebc20 	.word	0x4bbebc20
 80082fc:	4c742400 	.word	0x4c742400

08008300 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8008300:	2800      	cmp	r0, #0
 8008302:	f000 810e 	beq.w	8008522 <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008306:	4a8d      	ldr	r2, [pc, #564]	; (800853c <HAL_RCC_ClockConfig+0x23c>)
 8008308:	6813      	ldr	r3, [r2, #0]
 800830a:	f003 030f 	and.w	r3, r3, #15
 800830e:	428b      	cmp	r3, r1
{
 8008310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008314:	4604      	mov	r4, r0
 8008316:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008318:	d20c      	bcs.n	8008334 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800831a:	6813      	ldr	r3, [r2, #0]
 800831c:	f023 030f 	bic.w	r3, r3, #15
 8008320:	430b      	orrs	r3, r1
 8008322:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008324:	6813      	ldr	r3, [r2, #0]
 8008326:	f003 030f 	and.w	r3, r3, #15
 800832a:	428b      	cmp	r3, r1
 800832c:	d002      	beq.n	8008334 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800832e:	2001      	movs	r0, #1
}
 8008330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008334:	6823      	ldr	r3, [r4, #0]
 8008336:	075f      	lsls	r7, r3, #29
 8008338:	d50b      	bpl.n	8008352 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800833a:	4981      	ldr	r1, [pc, #516]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 800833c:	6920      	ldr	r0, [r4, #16]
 800833e:	698a      	ldr	r2, [r1, #24]
 8008340:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008344:	4290      	cmp	r0, r2
 8008346:	d904      	bls.n	8008352 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008348:	698a      	ldr	r2, [r1, #24]
 800834a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800834e:	4302      	orrs	r2, r0
 8008350:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008352:	071e      	lsls	r6, r3, #28
 8008354:	d50b      	bpl.n	800836e <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008356:	497a      	ldr	r1, [pc, #488]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 8008358:	6960      	ldr	r0, [r4, #20]
 800835a:	69ca      	ldr	r2, [r1, #28]
 800835c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008360:	4290      	cmp	r0, r2
 8008362:	d904      	bls.n	800836e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008364:	69ca      	ldr	r2, [r1, #28]
 8008366:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800836a:	4302      	orrs	r2, r0
 800836c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800836e:	06d8      	lsls	r0, r3, #27
 8008370:	d50b      	bpl.n	800838a <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008372:	4973      	ldr	r1, [pc, #460]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 8008374:	69a0      	ldr	r0, [r4, #24]
 8008376:	69ca      	ldr	r2, [r1, #28]
 8008378:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800837c:	4290      	cmp	r0, r2
 800837e:	d904      	bls.n	800838a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008380:	69ca      	ldr	r2, [r1, #28]
 8008382:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008386:	4302      	orrs	r2, r0
 8008388:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800838a:	0699      	lsls	r1, r3, #26
 800838c:	d50b      	bpl.n	80083a6 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800838e:	496c      	ldr	r1, [pc, #432]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 8008390:	69e0      	ldr	r0, [r4, #28]
 8008392:	6a0a      	ldr	r2, [r1, #32]
 8008394:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008398:	4290      	cmp	r0, r2
 800839a:	d904      	bls.n	80083a6 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800839c:	6a0a      	ldr	r2, [r1, #32]
 800839e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80083a2:	4302      	orrs	r2, r0
 80083a4:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80083a6:	079a      	lsls	r2, r3, #30
 80083a8:	f140 80ad 	bpl.w	8008506 <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80083ac:	4864      	ldr	r0, [pc, #400]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 80083ae:	68e1      	ldr	r1, [r4, #12]
 80083b0:	6982      	ldr	r2, [r0, #24]
 80083b2:	f002 020f 	and.w	r2, r2, #15
 80083b6:	4291      	cmp	r1, r2
 80083b8:	d904      	bls.n	80083c4 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80083ba:	6982      	ldr	r2, [r0, #24]
 80083bc:	f022 020f 	bic.w	r2, r2, #15
 80083c0:	430a      	orrs	r2, r1
 80083c2:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80083c4:	07d8      	lsls	r0, r3, #31
 80083c6:	d531      	bpl.n	800842c <HAL_RCC_ClockConfig+0x12c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80083c8:	4a5d      	ldr	r2, [pc, #372]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 80083ca:	68a1      	ldr	r1, [r4, #8]
 80083cc:	6993      	ldr	r3, [r2, #24]
 80083ce:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80083d2:	430b      	orrs	r3, r1
 80083d4:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80083d6:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80083d8:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80083da:	2902      	cmp	r1, #2
 80083dc:	f000 80a3 	beq.w	8008526 <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80083e0:	2903      	cmp	r1, #3
 80083e2:	f000 809a 	beq.w	800851a <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80083e6:	2901      	cmp	r1, #1
 80083e8:	f000 80a3 	beq.w	8008532 <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80083ec:	0758      	lsls	r0, r3, #29
 80083ee:	d59e      	bpl.n	800832e <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80083f0:	4a53      	ldr	r2, [pc, #332]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083f2:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80083f6:	6913      	ldr	r3, [r2, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083f8:	4617      	mov	r7, r2
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80083fa:	f023 0307 	bic.w	r3, r3, #7
 80083fe:	430b      	orrs	r3, r1
 8008400:	6113      	str	r3, [r2, #16]
      tickstart = HAL_GetTick();
 8008402:	f7fb fd0b 	bl	8003e1c <HAL_GetTick>
 8008406:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008408:	e005      	b.n	8008416 <HAL_RCC_ClockConfig+0x116>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800840a:	f7fb fd07 	bl	8003e1c <HAL_GetTick>
 800840e:	1b80      	subs	r0, r0, r6
 8008410:	4540      	cmp	r0, r8
 8008412:	f200 808c 	bhi.w	800852e <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	6862      	ldr	r2, [r4, #4]
 800841a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800841e:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8008422:	d1f2      	bne.n	800840a <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	0799      	lsls	r1, r3, #30
 8008428:	d506      	bpl.n	8008438 <HAL_RCC_ClockConfig+0x138>
 800842a:	68e1      	ldr	r1, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800842c:	4844      	ldr	r0, [pc, #272]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 800842e:	6982      	ldr	r2, [r0, #24]
 8008430:	f002 020f 	and.w	r2, r2, #15
 8008434:	428a      	cmp	r2, r1
 8008436:	d86a      	bhi.n	800850e <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008438:	4940      	ldr	r1, [pc, #256]	; (800853c <HAL_RCC_ClockConfig+0x23c>)
 800843a:	680a      	ldr	r2, [r1, #0]
 800843c:	f002 020f 	and.w	r2, r2, #15
 8008440:	42aa      	cmp	r2, r5
 8008442:	d90a      	bls.n	800845a <HAL_RCC_ClockConfig+0x15a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008444:	680a      	ldr	r2, [r1, #0]
 8008446:	f022 020f 	bic.w	r2, r2, #15
 800844a:	432a      	orrs	r2, r5
 800844c:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800844e:	680a      	ldr	r2, [r1, #0]
 8008450:	f002 020f 	and.w	r2, r2, #15
 8008454:	42aa      	cmp	r2, r5
 8008456:	f47f af6a 	bne.w	800832e <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800845a:	075a      	lsls	r2, r3, #29
 800845c:	d50b      	bpl.n	8008476 <HAL_RCC_ClockConfig+0x176>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800845e:	4938      	ldr	r1, [pc, #224]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 8008460:	6920      	ldr	r0, [r4, #16]
 8008462:	698a      	ldr	r2, [r1, #24]
 8008464:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008468:	4290      	cmp	r0, r2
 800846a:	d204      	bcs.n	8008476 <HAL_RCC_ClockConfig+0x176>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800846c:	698a      	ldr	r2, [r1, #24]
 800846e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008472:	4302      	orrs	r2, r0
 8008474:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008476:	071f      	lsls	r7, r3, #28
 8008478:	d50b      	bpl.n	8008492 <HAL_RCC_ClockConfig+0x192>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800847a:	4931      	ldr	r1, [pc, #196]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 800847c:	6960      	ldr	r0, [r4, #20]
 800847e:	69ca      	ldr	r2, [r1, #28]
 8008480:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008484:	4290      	cmp	r0, r2
 8008486:	d204      	bcs.n	8008492 <HAL_RCC_ClockConfig+0x192>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008488:	69ca      	ldr	r2, [r1, #28]
 800848a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800848e:	4302      	orrs	r2, r0
 8008490:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008492:	06de      	lsls	r6, r3, #27
 8008494:	d50b      	bpl.n	80084ae <HAL_RCC_ClockConfig+0x1ae>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008496:	492a      	ldr	r1, [pc, #168]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 8008498:	69a0      	ldr	r0, [r4, #24]
 800849a:	69ca      	ldr	r2, [r1, #28]
 800849c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80084a0:	4290      	cmp	r0, r2
 80084a2:	d204      	bcs.n	80084ae <HAL_RCC_ClockConfig+0x1ae>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80084a4:	69ca      	ldr	r2, [r1, #28]
 80084a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80084aa:	4302      	orrs	r2, r0
 80084ac:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80084ae:	069d      	lsls	r5, r3, #26
 80084b0:	d50b      	bpl.n	80084ca <HAL_RCC_ClockConfig+0x1ca>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80084b2:	4a23      	ldr	r2, [pc, #140]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 80084b4:	69e1      	ldr	r1, [r4, #28]
 80084b6:	6a13      	ldr	r3, [r2, #32]
 80084b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80084bc:	4299      	cmp	r1, r3
 80084be:	d204      	bcs.n	80084ca <HAL_RCC_ClockConfig+0x1ca>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80084c0:	6a13      	ldr	r3, [r2, #32]
 80084c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084c6:	430b      	orrs	r3, r1
 80084c8:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80084ca:	f7ff fe79 	bl	80081c0 <HAL_RCC_GetSysClockFreq>
 80084ce:	4b1c      	ldr	r3, [pc, #112]	; (8008540 <HAL_RCC_ClockConfig+0x240>)
 80084d0:	4602      	mov	r2, r0
 80084d2:	481c      	ldr	r0, [pc, #112]	; (8008544 <HAL_RCC_ClockConfig+0x244>)
 80084d4:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80084d6:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80084d8:	f3c1 2103 	ubfx	r1, r1, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 80084dc:	4d1a      	ldr	r5, [pc, #104]	; (8008548 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80084de:	f003 030f 	and.w	r3, r3, #15
 80084e2:	4c1a      	ldr	r4, [pc, #104]	; (800854c <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80084e4:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80084e6:	5cc3      	ldrb	r3, [r0, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80084e8:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 80084ec:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80084ee:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 80084f2:	4d17      	ldr	r5, [pc, #92]	; (8008550 <HAL_RCC_ClockConfig+0x250>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80084f4:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80084f6:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 80084fa:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80084fc:	6023      	str	r3, [r4, #0]
}
 80084fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8008502:	f7fb bc29 	b.w	8003d58 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008506:	07da      	lsls	r2, r3, #31
 8008508:	f53f af5e 	bmi.w	80083c8 <HAL_RCC_ClockConfig+0xc8>
 800850c:	e794      	b.n	8008438 <HAL_RCC_ClockConfig+0x138>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800850e:	6982      	ldr	r2, [r0, #24]
 8008510:	f022 020f 	bic.w	r2, r2, #15
 8008514:	4311      	orrs	r1, r2
 8008516:	6181      	str	r1, [r0, #24]
 8008518:	e78e      	b.n	8008438 <HAL_RCC_ClockConfig+0x138>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800851a:	019f      	lsls	r7, r3, #6
 800851c:	f53f af68 	bmi.w	80083f0 <HAL_RCC_ClockConfig+0xf0>
 8008520:	e705      	b.n	800832e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8008522:	2001      	movs	r0, #1
}
 8008524:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008526:	039b      	lsls	r3, r3, #14
 8008528:	f53f af62 	bmi.w	80083f0 <HAL_RCC_ClockConfig+0xf0>
 800852c:	e6ff      	b.n	800832e <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 800852e:	2003      	movs	r0, #3
 8008530:	e6fe      	b.n	8008330 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008532:	05de      	lsls	r6, r3, #23
 8008534:	f53f af5c 	bmi.w	80083f0 <HAL_RCC_ClockConfig+0xf0>
 8008538:	e6f9      	b.n	800832e <HAL_RCC_ClockConfig+0x2e>
 800853a:	bf00      	nop
 800853c:	52002000 	.word	0x52002000
 8008540:	58024400 	.word	0x58024400
 8008544:	08017e20 	.word	0x08017e20
 8008548:	2400028c 	.word	0x2400028c
 800854c:	24000284 	.word	0x24000284
 8008550:	24000280 	.word	0x24000280

08008554 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008554:	4a18      	ldr	r2, [pc, #96]	; (80085b8 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008556:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008558:	6913      	ldr	r3, [r2, #16]
 800855a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800855e:	2b10      	cmp	r3, #16
 8008560:	d01a      	beq.n	8008598 <HAL_RCC_GetHCLKFreq+0x44>
 8008562:	2b18      	cmp	r3, #24
 8008564:	d023      	beq.n	80085ae <HAL_RCC_GetHCLKFreq+0x5a>
 8008566:	b1cb      	cbz	r3, 800859c <HAL_RCC_GetHCLKFreq+0x48>
    sysclockfreq = CSI_VALUE;
 8008568:	4814      	ldr	r0, [pc, #80]	; (80085bc <HAL_RCC_GetHCLKFreq+0x68>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800856a:	4b13      	ldr	r3, [pc, #76]	; (80085b8 <HAL_RCC_GetHCLKFreq+0x64>)
 800856c:	4914      	ldr	r1, [pc, #80]	; (80085c0 <HAL_RCC_GetHCLKFreq+0x6c>)
 800856e:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008570:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008572:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008576:	4c13      	ldr	r4, [pc, #76]	; (80085c4 <HAL_RCC_GetHCLKFreq+0x70>)
 8008578:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800857c:	4d12      	ldr	r5, [pc, #72]	; (80085c8 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800857e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008580:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008582:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008586:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800858a:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800858e:	fa22 f003 	lsr.w	r0, r2, r3
  SystemCoreClock = common_system_clock;
 8008592:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008594:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8008596:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008598:	480c      	ldr	r0, [pc, #48]	; (80085cc <HAL_RCC_GetHCLKFreq+0x78>)
 800859a:	e7e6      	b.n	800856a <HAL_RCC_GetHCLKFreq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800859c:	6813      	ldr	r3, [r2, #0]
 800859e:	069b      	lsls	r3, r3, #26
 80085a0:	d508      	bpl.n	80085b4 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80085a2:	6812      	ldr	r2, [r2, #0]
 80085a4:	480a      	ldr	r0, [pc, #40]	; (80085d0 <HAL_RCC_GetHCLKFreq+0x7c>)
 80085a6:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80085aa:	40d0      	lsrs	r0, r2
 80085ac:	e7dd      	b.n	800856a <HAL_RCC_GetHCLKFreq+0x16>
 80085ae:	f7ff fa31 	bl	8007a14 <HAL_RCC_GetSysClockFreq.part.0>
 80085b2:	e7da      	b.n	800856a <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80085b4:	4806      	ldr	r0, [pc, #24]	; (80085d0 <HAL_RCC_GetHCLKFreq+0x7c>)
 80085b6:	e7d8      	b.n	800856a <HAL_RCC_GetHCLKFreq+0x16>
 80085b8:	58024400 	.word	0x58024400
 80085bc:	003d0900 	.word	0x003d0900
 80085c0:	08017e20 	.word	0x08017e20
 80085c4:	24000284 	.word	0x24000284
 80085c8:	24000280 	.word	0x24000280
 80085cc:	017d7840 	.word	0x017d7840
 80085d0:	03d09000 	.word	0x03d09000

080085d4 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80085d4:	4a1c      	ldr	r2, [pc, #112]	; (8008648 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80085d6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80085d8:	6913      	ldr	r3, [r2, #16]
 80085da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80085de:	2b10      	cmp	r3, #16
 80085e0:	d021      	beq.n	8008626 <HAL_RCC_GetPCLK1Freq+0x52>
 80085e2:	2b18      	cmp	r3, #24
 80085e4:	d02a      	beq.n	800863c <HAL_RCC_GetPCLK1Freq+0x68>
 80085e6:	b303      	cbz	r3, 800862a <HAL_RCC_GetPCLK1Freq+0x56>
    sysclockfreq = CSI_VALUE;
 80085e8:	4818      	ldr	r0, [pc, #96]	; (800864c <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80085ea:	4a17      	ldr	r2, [pc, #92]	; (8008648 <HAL_RCC_GetPCLK1Freq+0x74>)
 80085ec:	4918      	ldr	r1, [pc, #96]	; (8008650 <HAL_RCC_GetPCLK1Freq+0x7c>)
 80085ee:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80085f0:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80085f2:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 80085f6:	4d17      	ldr	r5, [pc, #92]	; (8008654 <HAL_RCC_GetPCLK1Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80085f8:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80085fc:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80085fe:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008600:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008604:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008608:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800860a:	4c13      	ldr	r4, [pc, #76]	; (8008658 <HAL_RCC_GetPCLK1Freq+0x84>)
 800860c:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8008610:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008612:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008614:	69d2      	ldr	r2, [r2, #28]
 8008616:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800861a:	5c88      	ldrb	r0, [r1, r2]
 800861c:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008620:	fa23 f000 	lsr.w	r0, r3, r0
 8008624:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008626:	480d      	ldr	r0, [pc, #52]	; (800865c <HAL_RCC_GetPCLK1Freq+0x88>)
 8008628:	e7df      	b.n	80085ea <HAL_RCC_GetPCLK1Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800862a:	6813      	ldr	r3, [r2, #0]
 800862c:	069b      	lsls	r3, r3, #26
 800862e:	d508      	bpl.n	8008642 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008630:	6813      	ldr	r3, [r2, #0]
 8008632:	480b      	ldr	r0, [pc, #44]	; (8008660 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8008634:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008638:	40d8      	lsrs	r0, r3
 800863a:	e7d6      	b.n	80085ea <HAL_RCC_GetPCLK1Freq+0x16>
 800863c:	f7ff f9ea 	bl	8007a14 <HAL_RCC_GetSysClockFreq.part.0>
 8008640:	e7d3      	b.n	80085ea <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008642:	4807      	ldr	r0, [pc, #28]	; (8008660 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8008644:	e7d1      	b.n	80085ea <HAL_RCC_GetPCLK1Freq+0x16>
 8008646:	bf00      	nop
 8008648:	58024400 	.word	0x58024400
 800864c:	003d0900 	.word	0x003d0900
 8008650:	08017e20 	.word	0x08017e20
 8008654:	24000280 	.word	0x24000280
 8008658:	24000284 	.word	0x24000284
 800865c:	017d7840 	.word	0x017d7840
 8008660:	03d09000 	.word	0x03d09000

08008664 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008664:	4a1c      	ldr	r2, [pc, #112]	; (80086d8 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008666:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008668:	6913      	ldr	r3, [r2, #16]
 800866a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800866e:	2b10      	cmp	r3, #16
 8008670:	d021      	beq.n	80086b6 <HAL_RCC_GetPCLK2Freq+0x52>
 8008672:	2b18      	cmp	r3, #24
 8008674:	d02a      	beq.n	80086cc <HAL_RCC_GetPCLK2Freq+0x68>
 8008676:	b303      	cbz	r3, 80086ba <HAL_RCC_GetPCLK2Freq+0x56>
    sysclockfreq = CSI_VALUE;
 8008678:	4818      	ldr	r0, [pc, #96]	; (80086dc <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800867a:	4a17      	ldr	r2, [pc, #92]	; (80086d8 <HAL_RCC_GetPCLK2Freq+0x74>)
 800867c:	4918      	ldr	r1, [pc, #96]	; (80086e0 <HAL_RCC_GetPCLK2Freq+0x7c>)
 800867e:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008680:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008682:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 8008686:	4d17      	ldr	r5, [pc, #92]	; (80086e4 <HAL_RCC_GetPCLK2Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008688:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800868c:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800868e:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008690:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008694:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008698:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800869a:	4c13      	ldr	r4, [pc, #76]	; (80086e8 <HAL_RCC_GetPCLK2Freq+0x84>)
 800869c:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80086a0:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80086a2:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80086a4:	69d2      	ldr	r2, [r2, #28]
 80086a6:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80086aa:	5c88      	ldrb	r0, [r1, r2]
 80086ac:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80086b0:	fa23 f000 	lsr.w	r0, r3, r0
 80086b4:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086b6:	480d      	ldr	r0, [pc, #52]	; (80086ec <HAL_RCC_GetPCLK2Freq+0x88>)
 80086b8:	e7df      	b.n	800867a <HAL_RCC_GetPCLK2Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086ba:	6813      	ldr	r3, [r2, #0]
 80086bc:	069b      	lsls	r3, r3, #26
 80086be:	d508      	bpl.n	80086d2 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80086c0:	6813      	ldr	r3, [r2, #0]
 80086c2:	480b      	ldr	r0, [pc, #44]	; (80086f0 <HAL_RCC_GetPCLK2Freq+0x8c>)
 80086c4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80086c8:	40d8      	lsrs	r0, r3
 80086ca:	e7d6      	b.n	800867a <HAL_RCC_GetPCLK2Freq+0x16>
 80086cc:	f7ff f9a2 	bl	8007a14 <HAL_RCC_GetSysClockFreq.part.0>
 80086d0:	e7d3      	b.n	800867a <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80086d2:	4807      	ldr	r0, [pc, #28]	; (80086f0 <HAL_RCC_GetPCLK2Freq+0x8c>)
 80086d4:	e7d1      	b.n	800867a <HAL_RCC_GetPCLK2Freq+0x16>
 80086d6:	bf00      	nop
 80086d8:	58024400 	.word	0x58024400
 80086dc:	003d0900 	.word	0x003d0900
 80086e0:	08017e20 	.word	0x08017e20
 80086e4:	24000280 	.word	0x24000280
 80086e8:	24000284 	.word	0x24000284
 80086ec:	017d7840 	.word	0x017d7840
 80086f0:	03d09000 	.word	0x03d09000

080086f4 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80086f4:	4a3b      	ldr	r2, [pc, #236]	; (80087e4 <RCCEx_PLL2_Config+0xf0>)
{
 80086f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80086f8:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80086fa:	f003 0303 	and.w	r3, r3, #3
 80086fe:	2b03      	cmp	r3, #3
 8008700:	d069      	beq.n	80087d6 <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008702:	6813      	ldr	r3, [r2, #0]
 8008704:	4606      	mov	r6, r0
 8008706:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008708:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 800870a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800870e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008710:	f7fb fb84 	bl	8003e1c <HAL_GetTick>
 8008714:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008716:	e004      	b.n	8008722 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008718:	f7fb fb80 	bl	8003e1c <HAL_GetTick>
 800871c:	1b43      	subs	r3, r0, r5
 800871e:	2b02      	cmp	r3, #2
 8008720:	d857      	bhi.n	80087d2 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008722:	6823      	ldr	r3, [r4, #0]
 8008724:	011a      	lsls	r2, r3, #4
 8008726:	d4f7      	bmi.n	8008718 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008728:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800872a:	6832      	ldr	r2, [r6, #0]
 800872c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008730:	492d      	ldr	r1, [pc, #180]	; (80087e8 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008732:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008736:	62a3      	str	r3, [r4, #40]	; 0x28
 8008738:	6875      	ldr	r5, [r6, #4]
 800873a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800873e:	3d01      	subs	r5, #1
 8008740:	1e50      	subs	r0, r2, #1
 8008742:	3b01      	subs	r3, #1
 8008744:	6932      	ldr	r2, [r6, #16]
 8008746:	f3c5 0508 	ubfx	r5, r5, #0, #9
 800874a:	025b      	lsls	r3, r3, #9
 800874c:	0400      	lsls	r0, r0, #16
 800874e:	3a01      	subs	r2, #1
 8008750:	b29b      	uxth	r3, r3
 8008752:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8008756:	0612      	lsls	r2, r2, #24
 8008758:	4303      	orrs	r3, r0
 800875a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800875e:	432b      	orrs	r3, r5
 8008760:	4313      	orrs	r3, r2
 8008762:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008764:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008766:	6972      	ldr	r2, [r6, #20]
 8008768:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800876c:	4313      	orrs	r3, r2
 800876e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008770:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008772:	69b2      	ldr	r2, [r6, #24]
 8008774:	f023 0320 	bic.w	r3, r3, #32
 8008778:	4313      	orrs	r3, r2
 800877a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800877c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800877e:	f023 0310 	bic.w	r3, r3, #16
 8008782:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008784:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008786:	69f3      	ldr	r3, [r6, #28]
 8008788:	4011      	ands	r1, r2
 800878a:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800878e:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008790:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008792:	f043 0310 	orr.w	r3, r3, #16
 8008796:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008798:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800879a:	b1f7      	cbz	r7, 80087da <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800879c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800879e:	bf0c      	ite	eq
 80087a0:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80087a4:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80087a8:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80087aa:	4b0e      	ldr	r3, [pc, #56]	; (80087e4 <RCCEx_PLL2_Config+0xf0>)
 80087ac:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80087ae:	461d      	mov	r5, r3
    __HAL_RCC_PLL2_ENABLE();
 80087b0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80087b4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80087b6:	f7fb fb31 	bl	8003e1c <HAL_GetTick>
 80087ba:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80087bc:	e004      	b.n	80087c8 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80087be:	f7fb fb2d 	bl	8003e1c <HAL_GetTick>
 80087c2:	1b00      	subs	r0, r0, r4
 80087c4:	2802      	cmp	r0, #2
 80087c6:	d804      	bhi.n	80087d2 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80087c8:	682b      	ldr	r3, [r5, #0]
 80087ca:	011b      	lsls	r3, r3, #4
 80087cc:	d5f7      	bpl.n	80087be <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 80087ce:	2000      	movs	r0, #0
}
 80087d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80087d2:	2003      	movs	r0, #3
}
 80087d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80087d6:	2001      	movs	r0, #1
}
 80087d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80087da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80087de:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087e0:	e7e3      	b.n	80087aa <RCCEx_PLL2_Config+0xb6>
 80087e2:	bf00      	nop
 80087e4:	58024400 	.word	0x58024400
 80087e8:	ffff0007 	.word	0xffff0007

080087ec <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80087ec:	4a3b      	ldr	r2, [pc, #236]	; (80088dc <RCCEx_PLL3_Config+0xf0>)
{
 80087ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80087f0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80087f2:	f003 0303 	and.w	r3, r3, #3
 80087f6:	2b03      	cmp	r3, #3
 80087f8:	d069      	beq.n	80088ce <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80087fa:	6813      	ldr	r3, [r2, #0]
 80087fc:	4606      	mov	r6, r0
 80087fe:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008800:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8008802:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008806:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008808:	f7fb fb08 	bl	8003e1c <HAL_GetTick>
 800880c:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800880e:	e004      	b.n	800881a <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008810:	f7fb fb04 	bl	8003e1c <HAL_GetTick>
 8008814:	1b43      	subs	r3, r0, r5
 8008816:	2b02      	cmp	r3, #2
 8008818:	d857      	bhi.n	80088ca <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	009a      	lsls	r2, r3, #2
 800881e:	d4f7      	bmi.n	8008810 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008820:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008822:	6832      	ldr	r2, [r6, #0]
 8008824:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008828:	492d      	ldr	r1, [pc, #180]	; (80088e0 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800882a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800882e:	62a3      	str	r3, [r4, #40]	; 0x28
 8008830:	6875      	ldr	r5, [r6, #4]
 8008832:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008836:	3d01      	subs	r5, #1
 8008838:	1e50      	subs	r0, r2, #1
 800883a:	3b01      	subs	r3, #1
 800883c:	6932      	ldr	r2, [r6, #16]
 800883e:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8008842:	025b      	lsls	r3, r3, #9
 8008844:	0400      	lsls	r0, r0, #16
 8008846:	3a01      	subs	r2, #1
 8008848:	b29b      	uxth	r3, r3
 800884a:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 800884e:	0612      	lsls	r2, r2, #24
 8008850:	4303      	orrs	r3, r0
 8008852:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008856:	432b      	orrs	r3, r5
 8008858:	4313      	orrs	r3, r2
 800885a:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800885c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800885e:	6972      	ldr	r2, [r6, #20]
 8008860:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008864:	4313      	orrs	r3, r2
 8008866:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008868:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800886a:	69b2      	ldr	r2, [r6, #24]
 800886c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008870:	4313      	orrs	r3, r2
 8008872:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008874:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008876:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800887a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800887c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800887e:	69f3      	ldr	r3, [r6, #28]
 8008880:	4011      	ands	r1, r2
 8008882:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8008886:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008888:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800888a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800888e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008890:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008892:	b1f7      	cbz	r7, 80088d2 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008894:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008896:	bf0c      	ite	eq
 8008898:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800889c:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80088a0:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80088a2:	4b0e      	ldr	r3, [pc, #56]	; (80088dc <RCCEx_PLL3_Config+0xf0>)
 80088a4:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80088a6:	461d      	mov	r5, r3
    __HAL_RCC_PLL3_ENABLE();
 80088a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80088ac:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80088ae:	f7fb fab5 	bl	8003e1c <HAL_GetTick>
 80088b2:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80088b4:	e004      	b.n	80088c0 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80088b6:	f7fb fab1 	bl	8003e1c <HAL_GetTick>
 80088ba:	1b00      	subs	r0, r0, r4
 80088bc:	2802      	cmp	r0, #2
 80088be:	d804      	bhi.n	80088ca <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80088c0:	682b      	ldr	r3, [r5, #0]
 80088c2:	009b      	lsls	r3, r3, #2
 80088c4:	d5f7      	bpl.n	80088b6 <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 80088c6:	2000      	movs	r0, #0
}
 80088c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80088ca:	2003      	movs	r0, #3
}
 80088cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80088ce:	2001      	movs	r0, #1
}
 80088d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80088d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80088d6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80088d8:	e7e3      	b.n	80088a2 <RCCEx_PLL3_Config+0xb6>
 80088da:	bf00      	nop
 80088dc:	58024400 	.word	0x58024400
 80088e0:	ffff0007 	.word	0xffff0007

080088e4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80088e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80088e8:	6803      	ldr	r3, [r0, #0]
{
 80088ea:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80088ec:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 80088f0:	d01c      	beq.n	800892c <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80088f2:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80088f4:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80088f8:	f000 84ba 	beq.w	8009270 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80088fc:	d823      	bhi.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80088fe:	2a00      	cmp	r2, #0
 8008900:	f000 83dc 	beq.w	80090bc <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8008904:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008908:	d120      	bne.n	800894c <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800890a:	2102      	movs	r1, #2
 800890c:	3004      	adds	r0, #4
 800890e:	f7ff fef1 	bl	80086f4 <RCCEx_PLL2_Config>
 8008912:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008914:	2e00      	cmp	r6, #0
 8008916:	f040 849f 	bne.w	8009258 <HAL_RCCEx_PeriphCLKConfig+0x974>
 800891a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800891c:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800891e:	48ab      	ldr	r0, [pc, #684]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008920:	2600      	movs	r6, #0
 8008922:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8008924:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008928:	430a      	orrs	r2, r1
 800892a:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800892c:	05dd      	lsls	r5, r3, #23
 800892e:	d511      	bpl.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008930:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008932:	2a04      	cmp	r2, #4
 8008934:	f200 851c 	bhi.w	8009370 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
 8008938:	e8df f012 	tbh	[pc, r2, lsl #1]
 800893c:	0476046f 	.word	0x0476046f
 8008940:	02d40486 	.word	0x02d40486
 8008944:	02d4      	.short	0x02d4
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008946:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800894a:	d0e8      	beq.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800894c:	05dd      	lsls	r5, r3, #23
    switch(PeriphClkInit->SpdifrxClockSelection)
 800894e:	f04f 0601 	mov.w	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008952:	d4ed      	bmi.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008954:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008956:	0598      	lsls	r0, r3, #22
 8008958:	d51b      	bpl.n	8008992 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai23ClockSelection)
 800895a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800895c:	2a80      	cmp	r2, #128	; 0x80
 800895e:	f000 8453 	beq.w	8009208 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008962:	f200 80ec 	bhi.w	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8008966:	2a00      	cmp	r2, #0
 8008968:	f000 83a2 	beq.w	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 800896c:	2a40      	cmp	r2, #64	; 0x40
 800896e:	f040 80ed 	bne.w	8008b4c <HAL_RCCEx_PeriphCLKConfig+0x268>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008972:	2100      	movs	r1, #0
 8008974:	1d20      	adds	r0, r4, #4
 8008976:	f7ff febd 	bl	80086f4 <RCCEx_PLL2_Config>
 800897a:	6823      	ldr	r3, [r4, #0]
 800897c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800897e:	2d00      	cmp	r5, #0
 8008980:	f040 8386 	bne.w	8009090 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008984:	4991      	ldr	r1, [pc, #580]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008986:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008988:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800898a:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 800898e:	4302      	orrs	r2, r0
 8008990:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008992:	0559      	lsls	r1, r3, #21
 8008994:	d51f      	bpl.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008996:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 800899a:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800899e:	f000 844a 	beq.w	8009236 <HAL_RCCEx_PeriphCLKConfig+0x952>
 80089a2:	f200 80d6 	bhi.w	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80089a6:	2a00      	cmp	r2, #0
 80089a8:	f000 837c 	beq.w	80090a4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80089ac:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80089b0:	f040 80d7 	bne.w	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80089b4:	2100      	movs	r1, #0
 80089b6:	1d20      	adds	r0, r4, #4
 80089b8:	f7ff fe9c 	bl	80086f4 <RCCEx_PLL2_Config>
 80089bc:	6823      	ldr	r3, [r4, #0]
 80089be:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80089c0:	2d00      	cmp	r5, #0
 80089c2:	f040 8367 	bne.w	8009094 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80089c6:	4981      	ldr	r1, [pc, #516]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80089c8:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 80089cc:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80089ce:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 80089d2:	4302      	orrs	r2, r0
 80089d4:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80089d6:	051a      	lsls	r2, r3, #20
 80089d8:	d51f      	bpl.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Sai4BClockSelection)
 80089da:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 80089de:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 80089e2:	f000 843c 	beq.w	800925e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80089e6:	f200 80bf 	bhi.w	8008b68 <HAL_RCCEx_PeriphCLKConfig+0x284>
 80089ea:	2a00      	cmp	r2, #0
 80089ec:	f000 836c 	beq.w	80090c8 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 80089f0:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 80089f4:	f040 80c0 	bne.w	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x294>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80089f8:	2100      	movs	r1, #0
 80089fa:	1d20      	adds	r0, r4, #4
 80089fc:	f7ff fe7a 	bl	80086f4 <RCCEx_PLL2_Config>
 8008a00:	6823      	ldr	r3, [r4, #0]
 8008a02:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a04:	2d00      	cmp	r5, #0
 8008a06:	f040 833f 	bne.w	8009088 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008a0a:	4970      	ldr	r1, [pc, #448]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008a0c:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8008a10:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008a12:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8008a16:	4302      	orrs	r2, r0
 8008a18:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008a1a:	019f      	lsls	r7, r3, #6
 8008a1c:	d518      	bpl.n	8008a50 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->QspiClockSelection)
 8008a1e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008a20:	2a20      	cmp	r2, #32
 8008a22:	f000 8392 	beq.w	800914a <HAL_RCCEx_PeriphCLKConfig+0x866>
 8008a26:	f200 80aa 	bhi.w	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8008a2a:	b13a      	cbz	r2, 8008a3c <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008a2c:	2a10      	cmp	r2, #16
 8008a2e:	f040 80a9 	bne.w	8008b84 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a32:	4966      	ldr	r1, [pc, #408]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008a34:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008a36:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008a3a:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008a3c:	2d00      	cmp	r5, #0
 8008a3e:	f040 8366 	bne.w	800910e <HAL_RCCEx_PeriphCLKConfig+0x82a>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008a42:	4962      	ldr	r1, [pc, #392]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008a44:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008a46:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008a48:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8008a4c:	4302      	orrs	r2, r0
 8008a4e:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008a50:	04d8      	lsls	r0, r3, #19
 8008a52:	d51d      	bpl.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008a54:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008a56:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008a5a:	f000 83cd 	beq.w	80091f8 <HAL_RCCEx_PeriphCLKConfig+0x914>
 8008a5e:	f200 8094 	bhi.w	8008b8a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8008a62:	2a00      	cmp	r2, #0
 8008a64:	f000 8318 	beq.w	8009098 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8008a68:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8008a6c:	f040 8095 	bne.w	8008b9a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008a70:	2100      	movs	r1, #0
 8008a72:	1d20      	adds	r0, r4, #4
 8008a74:	f7ff fe3e 	bl	80086f4 <RCCEx_PLL2_Config>
 8008a78:	6823      	ldr	r3, [r4, #0]
 8008a7a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a7c:	2d00      	cmp	r5, #0
 8008a7e:	f040 8305 	bne.w	800908c <HAL_RCCEx_PeriphCLKConfig+0x7a8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008a82:	4952      	ldr	r1, [pc, #328]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008a84:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8008a86:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008a88:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008a8c:	4302      	orrs	r2, r0
 8008a8e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008a90:	0499      	lsls	r1, r3, #18
 8008a92:	d51a      	bpl.n	8008aca <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008a94:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008a96:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8008a9a:	f000 8398 	beq.w	80091ce <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 8008a9e:	d87f      	bhi.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8008aa0:	b14a      	cbz	r2, 8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8008aa2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008aa6:	f040 8083 	bne.w	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008aaa:	2101      	movs	r1, #1
 8008aac:	1d20      	adds	r0, r4, #4
 8008aae:	f7ff fe21 	bl	80086f4 <RCCEx_PLL2_Config>
 8008ab2:	6823      	ldr	r3, [r4, #0]
 8008ab4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ab6:	2d00      	cmp	r5, #0
 8008ab8:	f040 832b 	bne.w	8009112 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008abc:	4943      	ldr	r1, [pc, #268]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008abe:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8008ac0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008ac2:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8008ac6:	4302      	orrs	r2, r0
 8008ac8:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008aca:	045a      	lsls	r2, r3, #17
 8008acc:	d51b      	bpl.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008ace:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8008ad2:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008ad6:	f000 834a 	beq.w	800916e <HAL_RCCEx_PeriphCLKConfig+0x88a>
 8008ada:	d86c      	bhi.n	8008bb6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008adc:	b142      	cbz	r2, 8008af0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008ade:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008ae2:	d170      	bne.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	1d20      	adds	r0, r4, #4
 8008ae8:	f7ff fe04 	bl	80086f4 <RCCEx_PLL2_Config>
 8008aec:	6823      	ldr	r3, [r4, #0]
 8008aee:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008af0:	2d00      	cmp	r5, #0
 8008af2:	f040 8302 	bne.w	80090fa <HAL_RCCEx_PeriphCLKConfig+0x816>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008af6:	4935      	ldr	r1, [pc, #212]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008af8:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8008afc:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008afe:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008b02:	4302      	orrs	r2, r0
 8008b04:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008b06:	041f      	lsls	r7, r3, #16
 8008b08:	d50d      	bpl.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->FdcanClockSelection)
 8008b0a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8008b0c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008b10:	f000 834b 	beq.w	80091aa <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 8008b14:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008b18:	f000 81f0 	beq.w	8008efc <HAL_RCCEx_PeriphCLKConfig+0x618>
 8008b1c:	2a00      	cmp	r2, #0
 8008b1e:	f000 81f3 	beq.w	8008f08 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8008b22:	2601      	movs	r6, #1
 8008b24:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008b26:	01d8      	lsls	r0, r3, #7
 8008b28:	d55c      	bpl.n	8008be4 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 8008b2a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008b2c:	2a03      	cmp	r2, #3
 8008b2e:	f200 8425 	bhi.w	800937c <HAL_RCCEx_PeriphCLKConfig+0xa98>
 8008b32:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008b36:	0053      	.short	0x0053
 8008b38:	004d0313 	.word	0x004d0313
 8008b3c:	0053      	.short	0x0053
    switch(PeriphClkInit->Sai23ClockSelection)
 8008b3e:	2ac0      	cmp	r2, #192	; 0xc0
 8008b40:	f43f af1d 	beq.w	800897e <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008b44:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008b48:	f43f af19 	beq.w	800897e <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008b4c:	2601      	movs	r6, #1
 8008b4e:	4635      	mov	r5, r6
 8008b50:	e71f      	b.n	8008992 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008b52:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8008b56:	f43f af33 	beq.w	80089c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8008b5a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008b5e:	f43f af2f 	beq.w	80089c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8008b62:	2601      	movs	r6, #1
 8008b64:	4635      	mov	r5, r6
 8008b66:	e736      	b.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4BClockSelection)
 8008b68:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8008b6c:	f43f af4a 	beq.w	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008b70:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8008b74:	f43f af46 	beq.w	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008b78:	2601      	movs	r6, #1
 8008b7a:	4635      	mov	r5, r6
 8008b7c:	e74d      	b.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->QspiClockSelection)
 8008b7e:	2a30      	cmp	r2, #48	; 0x30
 8008b80:	f43f af5c 	beq.w	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008b84:	2601      	movs	r6, #1
 8008b86:	4635      	mov	r5, r6
 8008b88:	e762      	b.n	8008a50 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008b8a:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8008b8e:	f43f af75 	beq.w	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008b92:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8008b96:	f43f af71 	beq.w	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008b9a:	2601      	movs	r6, #1
 8008b9c:	4635      	mov	r5, r6
 8008b9e:	e777      	b.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008ba0:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008ba4:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8008ba8:	d085      	beq.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8008baa:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8008bae:	d082      	beq.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8008bb0:	2601      	movs	r6, #1
 8008bb2:	4635      	mov	r5, r6
 8008bb4:	e789      	b.n	8008aca <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008bb6:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8008bba:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8008bbe:	d097      	beq.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008bc0:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8008bc4:	d094      	beq.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008bc6:	2601      	movs	r6, #1
 8008bc8:	4635      	mov	r5, r6
 8008bca:	e79c      	b.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8008bcc:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008bd0:	2102      	movs	r1, #2
 8008bd2:	1d20      	adds	r0, r4, #4
 8008bd4:	f7ff fd8e 	bl	80086f4 <RCCEx_PLL2_Config>
 8008bd8:	6823      	ldr	r3, [r4, #0]
 8008bda:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008bdc:	2d00      	cmp	r5, #0
 8008bde:	f000 828e 	beq.w	80090fe <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8008be2:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008be4:	0259      	lsls	r1, r3, #9
 8008be6:	f100 8208 	bmi.w	8008ffa <HAL_RCCEx_PeriphCLKConfig+0x716>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008bea:	07df      	lsls	r7, r3, #31
 8008bec:	d539      	bpl.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008bee:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8008bf0:	2a28      	cmp	r2, #40	; 0x28
 8008bf2:	f200 8174 	bhi.w	8008ede <HAL_RCCEx_PeriphCLKConfig+0x5fa>
 8008bf6:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008bfa:	0030      	.short	0x0030
 8008bfc:	01720172 	.word	0x01720172
 8008c00:	01720172 	.word	0x01720172
 8008c04:	01720172 	.word	0x01720172
 8008c08:	03580172 	.word	0x03580172
 8008c0c:	01720172 	.word	0x01720172
 8008c10:	01720172 	.word	0x01720172
 8008c14:	01720172 	.word	0x01720172
 8008c18:	00290172 	.word	0x00290172
 8008c1c:	01720172 	.word	0x01720172
 8008c20:	01720172 	.word	0x01720172
 8008c24:	01720172 	.word	0x01720172
 8008c28:	00300172 	.word	0x00300172
 8008c2c:	01720172 	.word	0x01720172
 8008c30:	01720172 	.word	0x01720172
 8008c34:	01720172 	.word	0x01720172
 8008c38:	00300172 	.word	0x00300172
 8008c3c:	01720172 	.word	0x01720172
 8008c40:	01720172 	.word	0x01720172
 8008c44:	01720172 	.word	0x01720172
 8008c48:	00300172 	.word	0x00300172
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008c4c:	2101      	movs	r1, #1
 8008c4e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008c52:	f7ff fdcb 	bl	80087ec <RCCEx_PLL3_Config>
 8008c56:	6823      	ldr	r3, [r4, #0]
 8008c58:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008c5a:	2d00      	cmp	r5, #0
 8008c5c:	f000 826b 	beq.w	8009136 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008c60:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008c62:	0798      	lsls	r0, r3, #30
 8008c64:	d516      	bpl.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008c66:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8008c68:	2a05      	cmp	r2, #5
 8008c6a:	f200 8384 	bhi.w	8009376 <HAL_RCCEx_PeriphCLKConfig+0xa92>
 8008c6e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008c72:	000d      	.short	0x000d
 8008c74:	00060308 	.word	0x00060308
 8008c78:	000d000d 	.word	0x000d000d
 8008c7c:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008c7e:	2101      	movs	r1, #1
 8008c80:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008c84:	f7ff fdb2 	bl	80087ec <RCCEx_PLL3_Config>
 8008c88:	6823      	ldr	r3, [r4, #0]
 8008c8a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008c8c:	2d00      	cmp	r5, #0
 8008c8e:	f000 822c 	beq.w	80090ea <HAL_RCCEx_PeriphCLKConfig+0x806>
 8008c92:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008c94:	0759      	lsls	r1, r3, #29
 8008c96:	d517      	bpl.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008c98:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8008c9c:	2a05      	cmp	r2, #5
 8008c9e:	f200 8370 	bhi.w	8009382 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
 8008ca2:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008ca6:	000d      	.short	0x000d
 8008ca8:	000602f8 	.word	0x000602f8
 8008cac:	000d000d 	.word	0x000d000d
 8008cb0:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008cb2:	2101      	movs	r1, #1
 8008cb4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008cb8:	f7ff fd98 	bl	80087ec <RCCEx_PLL3_Config>
 8008cbc:	6823      	ldr	r3, [r4, #0]
 8008cbe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008cc0:	2d00      	cmp	r5, #0
 8008cc2:	f000 8209 	beq.w	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 8008cc6:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008cc8:	069a      	lsls	r2, r3, #26
 8008cca:	d51d      	bpl.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008ccc:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8008cd0:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008cd4:	f000 8271 	beq.w	80091ba <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 8008cd8:	f200 8121 	bhi.w	8008f1e <HAL_RCCEx_PeriphCLKConfig+0x63a>
 8008cdc:	b14a      	cbz	r2, 8008cf2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008cde:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008ce2:	f040 8126 	bne.w	8008f32 <HAL_RCCEx_PeriphCLKConfig+0x64e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ce6:	2100      	movs	r1, #0
 8008ce8:	1d20      	adds	r0, r4, #4
 8008cea:	f7ff fd03 	bl	80086f4 <RCCEx_PLL2_Config>
 8008cee:	6823      	ldr	r3, [r4, #0]
 8008cf0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008cf2:	2d00      	cmp	r5, #0
 8008cf4:	f040 8213 	bne.w	800911e <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008cf8:	49b9      	ldr	r1, [pc, #740]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008cfa:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008cfe:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008d00:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008d04:	4302      	orrs	r2, r0
 8008d06:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008d08:	065f      	lsls	r7, r3, #25
 8008d0a:	d51d      	bpl.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0x464>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008d0c:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8008d10:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8008d14:	f000 823f 	beq.w	8009196 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 8008d18:	f200 8129 	bhi.w	8008f6e <HAL_RCCEx_PeriphCLKConfig+0x68a>
 8008d1c:	b14a      	cbz	r2, 8008d32 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008d1e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008d22:	f040 812e 	bne.w	8008f82 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008d26:	2100      	movs	r1, #0
 8008d28:	1d20      	adds	r0, r4, #4
 8008d2a:	f7ff fce3 	bl	80086f4 <RCCEx_PLL2_Config>
 8008d2e:	6823      	ldr	r3, [r4, #0]
 8008d30:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008d32:	2d00      	cmp	r5, #0
 8008d34:	f040 81ef 	bne.w	8009116 <HAL_RCCEx_PeriphCLKConfig+0x832>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008d38:	49a9      	ldr	r1, [pc, #676]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008d3a:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8008d3e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008d40:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8008d44:	4302      	orrs	r2, r0
 8008d46:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008d48:	0618      	lsls	r0, r3, #24
 8008d4a:	d51d      	bpl.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008d4c:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8008d50:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8008d54:	f000 8215 	beq.w	8009182 <HAL_RCCEx_PeriphCLKConfig+0x89e>
 8008d58:	f200 80fc 	bhi.w	8008f54 <HAL_RCCEx_PeriphCLKConfig+0x670>
 8008d5c:	b14a      	cbz	r2, 8008d72 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008d5e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008d62:	f040 8101 	bne.w	8008f68 <HAL_RCCEx_PeriphCLKConfig+0x684>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008d66:	2100      	movs	r1, #0
 8008d68:	1d20      	adds	r0, r4, #4
 8008d6a:	f7ff fcc3 	bl	80086f4 <RCCEx_PLL2_Config>
 8008d6e:	6823      	ldr	r3, [r4, #0]
 8008d70:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008d72:	2d00      	cmp	r5, #0
 8008d74:	f040 81d1 	bne.w	800911a <HAL_RCCEx_PeriphCLKConfig+0x836>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008d78:	4999      	ldr	r1, [pc, #612]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008d7a:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8008d7e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008d80:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008d84:	4302      	orrs	r2, r0
 8008d86:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008d88:	0719      	lsls	r1, r3, #28
 8008d8a:	d50b      	bpl.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008d8c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008d90:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008d94:	f000 8225 	beq.w	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008d98:	4891      	ldr	r0, [pc, #580]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008d9a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8008d9c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008da0:	430a      	orrs	r2, r1
 8008da2:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008da4:	06da      	lsls	r2, r3, #27
 8008da6:	d50b      	bpl.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008da8:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8008dac:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8008db0:	f000 82b2 	beq.w	8009318 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008db4:	488a      	ldr	r0, [pc, #552]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008db6:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8008db8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008dbc:	430a      	orrs	r2, r1
 8008dbe:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008dc0:	031f      	lsls	r7, r3, #12
 8008dc2:	d50e      	bpl.n	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    switch(PeriphClkInit->AdcClockSelection)
 8008dc4:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8008dc8:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008dcc:	f000 80f2 	beq.w	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8008dd0:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008dd4:	f000 80f5 	beq.w	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8008dd8:	2900      	cmp	r1, #0
 8008dda:	f000 828b 	beq.w	80092f4 <HAL_RCCEx_PeriphCLKConfig+0xa10>
 8008dde:	2601      	movs	r6, #1
 8008de0:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008de2:	0358      	lsls	r0, r3, #13
 8008de4:	d50f      	bpl.n	8008e06 <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->UsbClockSelection)
 8008de6:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8008dea:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008dee:	f000 80cb 	beq.w	8008f88 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8008df2:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008df6:	f000 80ce 	beq.w	8008f96 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8008dfa:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008dfe:	f000 8282 	beq.w	8009306 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8008e02:	2601      	movs	r6, #1
 8008e04:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008e06:	03d9      	lsls	r1, r3, #15
 8008e08:	d517      	bpl.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x556>
    switch(PeriphClkInit->SdmmcClockSelection)
 8008e0a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8008e0c:	2a00      	cmp	r2, #0
 8008e0e:	f000 825f 	beq.w	80092d0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 8008e12:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008e16:	f040 8132 	bne.w	800907e <HAL_RCCEx_PeriphCLKConfig+0x79a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008e1a:	2102      	movs	r1, #2
 8008e1c:	1d20      	adds	r0, r4, #4
 8008e1e:	f7ff fc69 	bl	80086f4 <RCCEx_PLL2_Config>
 8008e22:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e24:	6823      	ldr	r3, [r4, #0]
 8008e26:	2d00      	cmp	r5, #0
 8008e28:	f040 818d 	bne.w	8009146 <HAL_RCCEx_PeriphCLKConfig+0x862>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008e2c:	496c      	ldr	r1, [pc, #432]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008e2e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008e30:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008e32:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e36:	4302      	orrs	r2, r0
 8008e38:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008e3a:	009a      	lsls	r2, r3, #2
 8008e3c:	f100 80d2 	bmi.w	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x700>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008e40:	039f      	lsls	r7, r3, #14
 8008e42:	d43f      	bmi.n	8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 8008e44:	1e30      	subs	r0, r6, #0
 8008e46:	bf18      	it	ne
 8008e48:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008e4a:	02de      	lsls	r6, r3, #11
 8008e4c:	d506      	bpl.n	8008e5c <HAL_RCCEx_PeriphCLKConfig+0x578>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008e4e:	4964      	ldr	r1, [pc, #400]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008e50:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8008e52:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008e54:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008e58:	432a      	orrs	r2, r5
 8008e5a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008e5c:	00dd      	lsls	r5, r3, #3
 8008e5e:	d507      	bpl.n	8008e70 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008e60:	495f      	ldr	r1, [pc, #380]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008e62:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8008e66:	690a      	ldr	r2, [r1, #16]
 8008e68:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008e6c:	432a      	orrs	r2, r5
 8008e6e:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008e70:	0299      	lsls	r1, r3, #10
 8008e72:	d506      	bpl.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0x59e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008e74:	495a      	ldr	r1, [pc, #360]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008e76:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8008e78:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008e7a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008e7e:	432a      	orrs	r2, r5
 8008e80:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008e82:	005a      	lsls	r2, r3, #1
 8008e84:	d509      	bpl.n	8008e9a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008e86:	4a56      	ldr	r2, [pc, #344]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008e88:	6911      	ldr	r1, [r2, #16]
 8008e8a:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8008e8e:	6111      	str	r1, [r2, #16]
 8008e90:	6911      	ldr	r1, [r2, #16]
 8008e92:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8008e96:	4329      	orrs	r1, r5
 8008e98:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	da06      	bge.n	8008eac <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008e9e:	4950      	ldr	r1, [pc, #320]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008ea0:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8008ea2:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008ea4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008ea8:	432a      	orrs	r2, r5
 8008eaa:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008eac:	021b      	lsls	r3, r3, #8
 8008eae:	d507      	bpl.n	8008ec0 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008eb0:	4a4b      	ldr	r2, [pc, #300]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008eb2:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8008eb6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8008eb8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8008ebc:	430b      	orrs	r3, r1
 8008ebe:	6553      	str	r3, [r2, #84]	; 0x54
}
 8008ec0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8008ec4:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8008ec6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008eca:	f000 820a 	beq.w	80092e2 <HAL_RCCEx_PeriphCLKConfig+0x9fe>
 8008ece:	d933      	bls.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8008ed0:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8008ed4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008ed8:	d030      	beq.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x658>
 8008eda:	2001      	movs	r0, #1
 8008edc:	e7b5      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008ede:	2601      	movs	r6, #1
 8008ee0:	4635      	mov	r5, r6
 8008ee2:	e6be      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008ee4:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8008ee6:	2d00      	cmp	r5, #0
 8008ee8:	f040 80cc 	bne.w	8009084 <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008eec:	493c      	ldr	r1, [pc, #240]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008eee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ef0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008ef2:	f022 0207 	bic.w	r2, r2, #7
 8008ef6:	4302      	orrs	r2, r0
 8008ef8:	650a      	str	r2, [r1, #80]	; 0x50
 8008efa:	e52c      	b.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x72>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008efc:	2101      	movs	r1, #1
 8008efe:	1d20      	adds	r0, r4, #4
 8008f00:	f7ff fbf8 	bl	80086f4 <RCCEx_PLL2_Config>
 8008f04:	6823      	ldr	r3, [r4, #0]
 8008f06:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f08:	2d00      	cmp	r5, #0
 8008f0a:	f040 80e3 	bne.w	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008f0e:	4934      	ldr	r1, [pc, #208]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008f10:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008f12:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008f14:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008f18:	4302      	orrs	r2, r0
 8008f1a:	650a      	str	r2, [r1, #80]	; 0x50
 8008f1c:	e603      	b.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008f1e:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8008f22:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8008f26:	f43f aee4 	beq.w	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008f2a:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8008f2e:	f43f aee0 	beq.w	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008f32:	2601      	movs	r6, #1
 8008f34:	4635      	mov	r5, r6
 8008f36:	e6e7      	b.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->RngClockSelection)
 8008f38:	2a00      	cmp	r2, #0
 8008f3a:	d1ce      	bne.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    if(ret == HAL_OK)
 8008f3c:	2d00      	cmp	r5, #0
 8008f3e:	d1cc      	bne.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008f40:	4d27      	ldr	r5, [pc, #156]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008f42:	1e30      	subs	r0, r6, #0
 8008f44:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8008f46:	bf18      	it	ne
 8008f48:	2001      	movne	r0, #1
 8008f4a:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8008f4e:	430a      	orrs	r2, r1
 8008f50:	656a      	str	r2, [r5, #84]	; 0x54
 8008f52:	e77a      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008f54:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8008f58:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008f5c:	f43f af09 	beq.w	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008f60:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8008f64:	f43f af05 	beq.w	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008f68:	2601      	movs	r6, #1
 8008f6a:	4635      	mov	r5, r6
 8008f6c:	e70c      	b.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008f6e:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8008f72:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008f76:	f43f aedc 	beq.w	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008f7a:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8008f7e:	f43f aed8 	beq.w	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008f82:	2601      	movs	r6, #1
 8008f84:	4635      	mov	r5, r6
 8008f86:	e6df      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0x464>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008f88:	2101      	movs	r1, #1
 8008f8a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f8e:	f7ff fc2d 	bl	80087ec <RCCEx_PLL3_Config>
 8008f92:	6823      	ldr	r3, [r4, #0]
 8008f94:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f96:	2d00      	cmp	r5, #0
 8008f98:	f040 80c8 	bne.w	800912c <HAL_RCCEx_PeriphCLKConfig+0x848>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008f9c:	4910      	ldr	r1, [pc, #64]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008f9e:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008fa2:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008fa4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8008fa8:	4302      	orrs	r2, r0
 8008faa:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008fac:	03d9      	lsls	r1, r3, #15
 8008fae:	f57f af44 	bpl.w	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008fb2:	e72a      	b.n	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x526>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008fb4:	2102      	movs	r1, #2
 8008fb6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008fba:	f7ff fc17 	bl	80087ec <RCCEx_PLL3_Config>
 8008fbe:	6823      	ldr	r3, [r4, #0]
 8008fc0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008fc2:	2d00      	cmp	r5, #0
 8008fc4:	f040 80ad 	bne.w	8009122 <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008fc8:	4905      	ldr	r1, [pc, #20]	; (8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008fca:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8008fce:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008fd0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008fd4:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008fd6:	0358      	lsls	r0, r3, #13
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008fd8:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008fda:	f57f af14 	bpl.w	8008e06 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8008fde:	e702      	b.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008fe0:	58024400 	.word	0x58024400
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008fe4:	2102      	movs	r1, #2
 8008fe6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008fea:	f7ff fbff 	bl	80087ec <RCCEx_PLL3_Config>
 8008fee:	6823      	ldr	r3, [r4, #0]
 8008ff0:	2800      	cmp	r0, #0
 8008ff2:	f43f af25 	beq.w	8008e40 <HAL_RCCEx_PeriphCLKConfig+0x55c>
      status=HAL_ERROR;
 8008ff6:	2601      	movs	r6, #1
 8008ff8:	e722      	b.n	8008e40 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ffa:	4bb3      	ldr	r3, [pc, #716]	; (80092c8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8008ffc:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ffe:	4698      	mov	r8, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009000:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009004:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8009006:	f7fa ff09 	bl	8003e1c <HAL_GetTick>
 800900a:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800900c:	e005      	b.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x736>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800900e:	f7fa ff05 	bl	8003e1c <HAL_GetTick>
 8009012:	1bc0      	subs	r0, r0, r7
 8009014:	2864      	cmp	r0, #100	; 0x64
 8009016:	f200 8152 	bhi.w	80092be <HAL_RCCEx_PeriphCLKConfig+0x9da>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800901a:	f8d8 3000 	ldr.w	r3, [r8]
 800901e:	05da      	lsls	r2, r3, #23
 8009020:	d5f5      	bpl.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x72a>
    if(ret == HAL_OK)
 8009022:	2d00      	cmp	r5, #0
 8009024:	f040 81a1 	bne.w	800936a <HAL_RCCEx_PeriphCLKConfig+0xa86>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009028:	4aa8      	ldr	r2, [pc, #672]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800902a:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800902e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009030:	4059      	eors	r1, r3
 8009032:	f411 7f40 	tst.w	r1, #768	; 0x300
 8009036:	d00b      	beq.n	8009050 <HAL_RCCEx_PeriphCLKConfig+0x76c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009038:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800903a:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800903c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8009040:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8009044:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009046:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8009048:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800904c:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800904e:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009050:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009054:	f000 816b 	beq.w	800932e <HAL_RCCEx_PeriphCLKConfig+0xa4a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009058:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800905c:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8009060:	f000 8179 	beq.w	8009356 <HAL_RCCEx_PeriphCLKConfig+0xa72>
 8009064:	4999      	ldr	r1, [pc, #612]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009066:	690a      	ldr	r2, [r1, #16]
 8009068:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800906c:	610a      	str	r2, [r1, #16]
 800906e:	4a97      	ldr	r2, [pc, #604]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009070:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009074:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009076:	430b      	orrs	r3, r1
 8009078:	6713      	str	r3, [r2, #112]	; 0x70
 800907a:	6823      	ldr	r3, [r4, #0]
 800907c:	e5b5      	b.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SdmmcClockSelection)
 800907e:	2601      	movs	r6, #1
 8009080:	4635      	mov	r5, r6
 8009082:	e6da      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x556>
 8009084:	462e      	mov	r6, r5
 8009086:	e466      	b.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8009088:	462e      	mov	r6, r5
 800908a:	e4c6      	b.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800908c:	462e      	mov	r6, r5
 800908e:	e4ff      	b.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8009090:	462e      	mov	r6, r5
 8009092:	e47e      	b.n	8008992 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8009094:	462e      	mov	r6, r5
 8009096:	e49e      	b.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009098:	498c      	ldr	r1, [pc, #560]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800909a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800909c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80090a0:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80090a2:	e4eb      	b.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090a4:	4989      	ldr	r1, [pc, #548]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80090a6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80090a8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80090ac:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80090ae:	e487      	b.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090b0:	4986      	ldr	r1, [pc, #536]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80090b2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80090b4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80090b8:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80090ba:	e460      	b.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090bc:	4883      	ldr	r0, [pc, #524]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80090be:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80090c0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80090c4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 80090c6:	e42a      	b.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090c8:	4980      	ldr	r1, [pc, #512]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80090ca:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80090cc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80090d0:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80090d2:	e497      	b.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x120>
 80090d4:	462e      	mov	r6, r5
 80090d6:	e526      	b.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80090d8:	497c      	ldr	r1, [pc, #496]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80090da:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 80090de:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80090e0:	f022 0207 	bic.w	r2, r2, #7
 80090e4:	4302      	orrs	r2, r0
 80090e6:	658a      	str	r2, [r1, #88]	; 0x58
 80090e8:	e5ee      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80090ea:	4978      	ldr	r1, [pc, #480]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80090ec:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80090ee:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80090f0:	f022 0207 	bic.w	r2, r2, #7
 80090f4:	4302      	orrs	r2, r0
 80090f6:	654a      	str	r2, [r1, #84]	; 0x54
 80090f8:	e5cc      	b.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 80090fa:	462e      	mov	r6, r5
 80090fc:	e503      	b.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80090fe:	4973      	ldr	r1, [pc, #460]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009100:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8009102:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8009104:	f022 0203 	bic.w	r2, r2, #3
 8009108:	4302      	orrs	r2, r0
 800910a:	64ca      	str	r2, [r1, #76]	; 0x4c
 800910c:	e56a      	b.n	8008be4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800910e:	462e      	mov	r6, r5
 8009110:	e49e      	b.n	8008a50 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8009112:	462e      	mov	r6, r5
 8009114:	e4d9      	b.n	8008aca <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 8009116:	462e      	mov	r6, r5
 8009118:	e616      	b.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0x464>
 800911a:	462e      	mov	r6, r5
 800911c:	e634      	b.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800911e:	462e      	mov	r6, r5
 8009120:	e5f2      	b.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x424>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009122:	0358      	lsls	r0, r3, #13
 8009124:	462e      	mov	r6, r5
 8009126:	f57f ae6e 	bpl.w	8008e06 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800912a:	e65c      	b.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0x502>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800912c:	03d9      	lsls	r1, r3, #15
 800912e:	462e      	mov	r6, r5
 8009130:	f57f ae83 	bpl.w	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x556>
 8009134:	e669      	b.n	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009136:	4965      	ldr	r1, [pc, #404]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8009138:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800913a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800913c:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8009140:	4302      	orrs	r2, r0
 8009142:	654a      	str	r2, [r1, #84]	; 0x54
 8009144:	e58d      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009146:	462e      	mov	r6, r5
 8009148:	e677      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x556>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800914a:	2102      	movs	r1, #2
 800914c:	1d20      	adds	r0, r4, #4
 800914e:	f7ff fad1 	bl	80086f4 <RCCEx_PLL2_Config>
 8009152:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009154:	6823      	ldr	r3, [r4, #0]
 8009156:	2d00      	cmp	r5, #0
 8009158:	d1d9      	bne.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x82a>
 800915a:	e472      	b.n	8008a42 <HAL_RCCEx_PeriphCLKConfig+0x15e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800915c:	495b      	ldr	r1, [pc, #364]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800915e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009160:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009164:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8009166:	2d00      	cmp	r5, #0
 8009168:	f47f ad3b 	bne.w	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800916c:	e7c7      	b.n	80090fe <HAL_RCCEx_PeriphCLKConfig+0x81a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800916e:	2101      	movs	r1, #1
 8009170:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009174:	f7ff fb3a 	bl	80087ec <RCCEx_PLL3_Config>
 8009178:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800917a:	6823      	ldr	r3, [r4, #0]
 800917c:	2d00      	cmp	r5, #0
 800917e:	d1bc      	bne.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x816>
 8009180:	e4b9      	b.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0x212>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009182:	2102      	movs	r1, #2
 8009184:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009188:	f7ff fb30 	bl	80087ec <RCCEx_PLL3_Config>
 800918c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800918e:	6823      	ldr	r3, [r4, #0]
 8009190:	2d00      	cmp	r5, #0
 8009192:	d1c2      	bne.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x836>
 8009194:	e5f0      	b.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0x494>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009196:	2102      	movs	r1, #2
 8009198:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800919c:	f7ff fb26 	bl	80087ec <RCCEx_PLL3_Config>
 80091a0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80091a2:	6823      	ldr	r3, [r4, #0]
 80091a4:	2d00      	cmp	r5, #0
 80091a6:	d1b6      	bne.n	8009116 <HAL_RCCEx_PeriphCLKConfig+0x832>
 80091a8:	e5c6      	b.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x454>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091aa:	4948      	ldr	r1, [pc, #288]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80091ac:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80091ae:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80091b2:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80091b4:	2d00      	cmp	r5, #0
 80091b6:	d18d      	bne.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
 80091b8:	e6a9      	b.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x62a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80091ba:	2102      	movs	r1, #2
 80091bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80091c0:	f7ff fb14 	bl	80087ec <RCCEx_PLL3_Config>
 80091c4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80091c6:	6823      	ldr	r3, [r4, #0]
 80091c8:	2d00      	cmp	r5, #0
 80091ca:	d1a8      	bne.n	800911e <HAL_RCCEx_PeriphCLKConfig+0x83a>
 80091cc:	e594      	b.n	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0x414>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80091ce:	2101      	movs	r1, #1
 80091d0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80091d4:	f7ff fb0a 	bl	80087ec <RCCEx_PLL3_Config>
 80091d8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80091da:	6823      	ldr	r3, [r4, #0]
 80091dc:	2d00      	cmp	r5, #0
 80091de:	d198      	bne.n	8009112 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 80091e0:	e46c      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80091e2:	2102      	movs	r1, #2
 80091e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80091e8:	f7ff fb00 	bl	80087ec <RCCEx_PLL3_Config>
 80091ec:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80091f0:	b100      	cbz	r0, 80091f4 <HAL_RCCEx_PeriphCLKConfig+0x910>
          status = HAL_ERROR;
 80091f2:	2601      	movs	r6, #1
 80091f4:	6823      	ldr	r3, [r4, #0]
 80091f6:	e5cf      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80091f8:	2100      	movs	r1, #0
 80091fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80091fe:	f7ff faf5 	bl	80087ec <RCCEx_PLL3_Config>
 8009202:	6823      	ldr	r3, [r4, #0]
 8009204:	4605      	mov	r5, r0
      break;
 8009206:	e439      	b.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x198>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009208:	2100      	movs	r1, #0
 800920a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800920e:	f7ff faed 	bl	80087ec <RCCEx_PLL3_Config>
 8009212:	6823      	ldr	r3, [r4, #0]
 8009214:	4605      	mov	r5, r0
      break;
 8009216:	f7ff bbb2 	b.w	800897e <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800921a:	492c      	ldr	r1, [pc, #176]	; (80092cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
      break;
 800921c:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800921e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009220:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009224:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8009226:	e65e      	b.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009228:	2100      	movs	r1, #0
 800922a:	1d20      	adds	r0, r4, #4
 800922c:	f7ff fa62 	bl	80086f4 <RCCEx_PLL2_Config>
 8009230:	6823      	ldr	r3, [r4, #0]
 8009232:	4605      	mov	r5, r0
      break;
 8009234:	e657      	b.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009236:	2100      	movs	r1, #0
 8009238:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800923c:	f7ff fad6 	bl	80087ec <RCCEx_PLL3_Config>
 8009240:	6823      	ldr	r3, [r4, #0]
 8009242:	4605      	mov	r5, r0
      break;
 8009244:	f7ff bbbc 	b.w	80089c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009248:	2100      	movs	r1, #0
 800924a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800924e:	f7ff facd 	bl	80087ec <RCCEx_PLL3_Config>
 8009252:	6823      	ldr	r3, [r4, #0]
 8009254:	4605      	mov	r5, r0
      break;
 8009256:	e646      	b.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x602>
 8009258:	6823      	ldr	r3, [r4, #0]
 800925a:	f7ff bb67 	b.w	800892c <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800925e:	2100      	movs	r1, #0
 8009260:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009264:	f7ff fac2 	bl	80087ec <RCCEx_PLL3_Config>
 8009268:	6823      	ldr	r3, [r4, #0]
 800926a:	4605      	mov	r5, r0
      break;
 800926c:	f7ff bbca 	b.w	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x120>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009270:	2102      	movs	r1, #2
 8009272:	3024      	adds	r0, #36	; 0x24
 8009274:	f7ff faba 	bl	80087ec <RCCEx_PLL3_Config>
 8009278:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800927a:	2e00      	cmp	r6, #0
 800927c:	f43f ab4d 	beq.w	800891a <HAL_RCCEx_PeriphCLKConfig+0x36>
 8009280:	e7ea      	b.n	8009258 <HAL_RCCEx_PeriphCLKConfig+0x974>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009282:	2101      	movs	r1, #1
 8009284:	1d20      	adds	r0, r4, #4
 8009286:	f7ff fa35 	bl	80086f4 <RCCEx_PLL2_Config>
 800928a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800928c:	6823      	ldr	r3, [r4, #0]
 800928e:	2d00      	cmp	r5, #0
 8009290:	f47f acff 	bne.w	8008c92 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8009294:	e729      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009296:	2101      	movs	r1, #1
 8009298:	1d20      	adds	r0, r4, #4
 800929a:	f7ff fa2b 	bl	80086f4 <RCCEx_PLL2_Config>
 800929e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80092a0:	6823      	ldr	r3, [r4, #0]
 80092a2:	2d00      	cmp	r5, #0
 80092a4:	f47f ad0f 	bne.w	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 80092a8:	e716      	b.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80092aa:	2101      	movs	r1, #1
 80092ac:	1d20      	adds	r0, r4, #4
 80092ae:	f7ff fa21 	bl	80086f4 <RCCEx_PLL2_Config>
 80092b2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	2d00      	cmp	r5, #0
 80092b8:	f47f acd2 	bne.w	8008c60 <HAL_RCCEx_PeriphCLKConfig+0x37c>
 80092bc:	e73b      	b.n	8009136 <HAL_RCCEx_PeriphCLKConfig+0x852>
            ret = HAL_TIMEOUT;
 80092be:	2603      	movs	r6, #3
 80092c0:	6823      	ldr	r3, [r4, #0]
 80092c2:	4635      	mov	r5, r6
 80092c4:	e491      	b.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x306>
 80092c6:	bf00      	nop
 80092c8:	58024800 	.word	0x58024800
 80092cc:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092d0:	492d      	ldr	r1, [pc, #180]	; (8009388 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80092d2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80092d4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80092d8:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80092da:	2d00      	cmp	r5, #0
 80092dc:	f47f af33 	bne.w	8009146 <HAL_RCCEx_PeriphCLKConfig+0x862>
 80092e0:	e5a4      	b.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x548>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092e2:	4829      	ldr	r0, [pc, #164]	; (8009388 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80092e4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80092e6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80092ea:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 80092ec:	2d00      	cmp	r5, #0
 80092ee:	f47f adf4 	bne.w	8008eda <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 80092f2:	e625      	b.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80092f4:	1d20      	adds	r0, r4, #4
 80092f6:	f7ff f9fd 	bl	80086f4 <RCCEx_PLL2_Config>
 80092fa:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80092fc:	6823      	ldr	r3, [r4, #0]
 80092fe:	2d00      	cmp	r5, #0
 8009300:	f47f af0f 	bne.w	8009122 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8009304:	e660      	b.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009306:	4920      	ldr	r1, [pc, #128]	; (8009388 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009308:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800930a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800930e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8009310:	2d00      	cmp	r5, #0
 8009312:	f47f af0b 	bne.w	800912c <HAL_RCCEx_PeriphCLKConfig+0x848>
 8009316:	e641      	b.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009318:	2102      	movs	r1, #2
 800931a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800931e:	f7ff fa65 	bl	80087ec <RCCEx_PLL3_Config>
 8009322:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8009326:	b100      	cbz	r0, 800932a <HAL_RCCEx_PeriphCLKConfig+0xa46>
        status = HAL_ERROR;
 8009328:	2601      	movs	r6, #1
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	e542      	b.n	8008db4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        tickstart = HAL_GetTick();
 800932e:	f7fa fd75 	bl	8003e1c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009332:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8009388 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009336:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800933a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800933c:	e004      	b.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0xa64>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800933e:	f7fa fd6d 	bl	8003e1c <HAL_GetTick>
 8009342:	1bc0      	subs	r0, r0, r7
 8009344:	4548      	cmp	r0, r9
 8009346:	d8ba      	bhi.n	80092be <HAL_RCCEx_PeriphCLKConfig+0x9da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009348:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800934c:	079b      	lsls	r3, r3, #30
 800934e:	d5f6      	bpl.n	800933e <HAL_RCCEx_PeriphCLKConfig+0xa5a>
 8009350:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8009354:	e680      	b.n	8009058 <HAL_RCCEx_PeriphCLKConfig+0x774>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009356:	480c      	ldr	r0, [pc, #48]	; (8009388 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009358:	4a0c      	ldr	r2, [pc, #48]	; (800938c <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 800935a:	6901      	ldr	r1, [r0, #16]
 800935c:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8009360:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8009364:	430a      	orrs	r2, r1
 8009366:	6102      	str	r2, [r0, #16]
 8009368:	e681      	b.n	800906e <HAL_RCCEx_PeriphCLKConfig+0x78a>
 800936a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800936c:	462e      	mov	r6, r5
 800936e:	e43c      	b.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Sai1ClockSelection)
 8009370:	2601      	movs	r6, #1
 8009372:	f7ff baef 	b.w	8008954 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009376:	2601      	movs	r6, #1
 8009378:	4635      	mov	r5, r6
 800937a:	e48b      	b.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->FmcClockSelection)
 800937c:	2601      	movs	r6, #1
 800937e:	4635      	mov	r5, r6
 8009380:	e430      	b.n	8008be4 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009382:	2601      	movs	r6, #1
 8009384:	4635      	mov	r5, r6
 8009386:	e49f      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8009388:	58024400 	.word	0x58024400
 800938c:	00ffffcf 	.word	0x00ffffcf

08009390 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8009390:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009392:	f7ff f8df 	bl	8008554 <HAL_RCC_GetHCLKFreq>
 8009396:	4b05      	ldr	r3, [pc, #20]	; (80093ac <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8009398:	4a05      	ldr	r2, [pc, #20]	; (80093b0 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800939a:	6a1b      	ldr	r3, [r3, #32]
 800939c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80093a0:	5cd3      	ldrb	r3, [r2, r3]
 80093a2:	f003 031f 	and.w	r3, r3, #31
}
 80093a6:	40d8      	lsrs	r0, r3
 80093a8:	bd08      	pop	{r3, pc}
 80093aa:	bf00      	nop
 80093ac:	58024400 	.word	0x58024400
 80093b0:	08017e20 	.word	0x08017e20

080093b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093b4:	4b4f      	ldr	r3, [pc, #316]	; (80094f4 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 80093b6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093b8:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80093ba:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80093bc:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 80093be:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80093c2:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80093c6:	6bde      	ldr	r6, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 80093c8:	d05c      	beq.n	8009484 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80093ca:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80093ce:	f3c4 1400 	ubfx	r4, r4, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093d2:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80093d6:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 80093da:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80093dc:	ee07 4a90 	vmov	s15, r4
 80093e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80093e4:	d003      	beq.n	80093ee <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 80093e6:	2902      	cmp	r1, #2
 80093e8:	d075      	beq.n	80094d6 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 80093ea:	2900      	cmp	r1, #0
 80093ec:	d04f      	beq.n	800948e <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80093ee:	ee07 2a90 	vmov	s15, r2
 80093f2:	eddf 6a41 	vldr	s13, [pc, #260]	; 80094f8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80093f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80093fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093fc:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009400:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80094fc <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8009404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009408:	ee06 3a90 	vmov	s13, r3
 800940c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8009410:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009414:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009418:	eee7 6a25 	vfma.f32	s13, s14, s11
 800941c:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009420:	4a34      	ldr	r2, [pc, #208]	; (80094f4 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 8009422:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009426:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009428:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800942c:	ee07 3a10 	vmov	s14, r3
 8009430:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009434:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009436:	ee37 7a06 	vadd.f32	s14, s14, s12
 800943a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800943e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009442:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009446:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009448:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800944c:	ee07 3a10 	vmov	s14, r3
 8009450:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009454:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009458:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800945c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009460:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009464:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009466:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800946a:	ee07 3a90 	vmov	s15, r3
 800946e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009472:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800947a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800947e:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009482:	4770      	bx	lr
 8009484:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009486:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800948a:	6082      	str	r2, [r0, #8]
}
 800948c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800948e:	6819      	ldr	r1, [r3, #0]
 8009490:	0689      	lsls	r1, r1, #26
 8009492:	d527      	bpl.n	80094e4 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009494:	6819      	ldr	r1, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009496:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800949a:	4a19      	ldr	r2, [pc, #100]	; (8009500 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800949c:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80094a0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80094a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80094aa:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80094ac:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80094fc <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 80094b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094b4:	ee06 2a10 	vmov	s12, r2
 80094b8:	ee06 3a90 	vmov	s13, r3
 80094bc:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 80094c0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80094c4:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80094c8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80094cc:	eee7 6a05 	vfma.f32	s13, s14, s10
 80094d0:	ee66 6a26 	vmul.f32	s13, s12, s13
 80094d4:	e7a4      	b.n	8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80094d6:	ee07 2a90 	vmov	s15, r2
 80094da:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009504 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 80094de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094e2:	e78a      	b.n	80093fa <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80094e4:	ee07 2a90 	vmov	s15, r2
 80094e8:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009508 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 80094ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094f0:	e783      	b.n	80093fa <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 80094f2:	bf00      	nop
 80094f4:	58024400 	.word	0x58024400
 80094f8:	4a742400 	.word	0x4a742400
 80094fc:	39000000 	.word	0x39000000
 8009500:	03d09000 	.word	0x03d09000
 8009504:	4bbebc20 	.word	0x4bbebc20
 8009508:	4c742400 	.word	0x4c742400

0800950c <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800950c:	4b4f      	ldr	r3, [pc, #316]	; (800964c <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 800950e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009510:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009512:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009514:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 8009516:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800951a:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800951e:	6c5e      	ldr	r6, [r3, #68]	; 0x44
  if (pll3m != 0U)
 8009520:	d05c      	beq.n	80095dc <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009522:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009526:	f3c4 2400 	ubfx	r4, r4, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800952a:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800952e:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8009532:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009534:	ee07 4a90 	vmov	s15, r4
 8009538:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800953c:	d003      	beq.n	8009546 <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800953e:	2902      	cmp	r1, #2
 8009540:	d075      	beq.n	800962e <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 8009542:	2900      	cmp	r1, #0
 8009544:	d04f      	beq.n	80095e6 <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009546:	ee07 2a90 	vmov	s15, r2
 800954a:	eddf 6a41 	vldr	s13, [pc, #260]	; 8009650 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800954e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009554:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009558:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8009654 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800955c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009560:	ee06 3a90 	vmov	s13, r3
 8009564:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8009568:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800956c:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009570:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009574:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009578:	4a34      	ldr	r2, [pc, #208]	; (800964c <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 800957a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800957e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009580:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009584:	ee07 3a10 	vmov	s14, r3
 8009588:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800958c:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800958e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009596:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800959a:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800959e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80095a0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80095a4:	ee07 3a10 	vmov	s14, r3
 80095a8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80095ac:	ee37 7a06 	vadd.f32	s14, s14, s12
 80095b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095b8:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80095bc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80095be:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80095c2:	ee07 3a90 	vmov	s15, r3
 80095c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095ca:	ee77 7a86 	vadd.f32	s15, s15, s12
 80095ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095d2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80095d6:	ed80 7a02 	vstr	s14, [r0, #8]
}
 80095da:	4770      	bx	lr
 80095dc:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80095de:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80095e2:	6082      	str	r2, [r0, #8]
}
 80095e4:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095e6:	6819      	ldr	r1, [r3, #0]
 80095e8:	0689      	lsls	r1, r1, #26
 80095ea:	d527      	bpl.n	800963c <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80095ec:	6819      	ldr	r1, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80095ee:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80095f2:	4a19      	ldr	r2, [pc, #100]	; (8009658 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80095f4:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80095f8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80095fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009602:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009604:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8009654 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8009608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800960c:	ee06 2a10 	vmov	s12, r2
 8009610:	ee06 3a90 	vmov	s13, r3
 8009614:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8009618:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800961c:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009620:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009624:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009628:	ee66 6a26 	vmul.f32	s13, s12, s13
 800962c:	e7a4      	b.n	8009578 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800962e:	ee07 2a90 	vmov	s15, r2
 8009632:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800965c <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8009636:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800963a:	e78a      	b.n	8009552 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800963c:	ee07 2a90 	vmov	s15, r2
 8009640:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009660 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 8009644:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009648:	e783      	b.n	8009552 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800964a:	bf00      	nop
 800964c:	58024400 	.word	0x58024400
 8009650:	4a742400 	.word	0x4a742400
 8009654:	39000000 	.word	0x39000000
 8009658:	03d09000 	.word	0x03d09000
 800965c:	4bbebc20 	.word	0x4bbebc20
 8009660:	4c742400 	.word	0x4c742400

08009664 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009664:	4b4f      	ldr	r3, [pc, #316]	; (80097a4 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 8009666:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009668:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800966a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800966c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 800966e:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009672:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009676:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (pll1m != 0U)
 8009678:	d05c      	beq.n	8009734 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800967a:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800967e:	f004 0401 	and.w	r4, r4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009682:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009686:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 800968a:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800968c:	ee07 4a90 	vmov	s15, r4
 8009690:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009694:	d07e      	beq.n	8009794 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 8009696:	2902      	cmp	r1, #2
 8009698:	d075      	beq.n	8009786 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 800969a:	2900      	cmp	r1, #0
 800969c:	d04f      	beq.n	800973e <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800969e:	ee07 2a90 	vmov	s15, r2
 80096a2:	eddf 6a41 	vldr	s13, [pc, #260]	; 80097a8 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80096a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80096aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096ac:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80096b0:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80097ac <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 80096b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096b8:	ee06 3a90 	vmov	s13, r3
 80096bc:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80096c0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80096c4:	ee76 6a85 	vadd.f32	s13, s13, s10
 80096c8:	eee7 6a25 	vfma.f32	s13, s14, s11
 80096cc:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80096d0:	4a34      	ldr	r2, [pc, #208]	; (80097a4 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 80096d2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80096d6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80096d8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80096dc:	ee07 3a10 	vmov	s14, r3
 80096e0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80096e4:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80096e6:	ee37 7a06 	vadd.f32	s14, s14, s12
 80096ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096f2:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80096f6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80096f8:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80096fc:	ee07 3a10 	vmov	s14, r3
 8009700:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009704:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800970c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009710:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009714:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009716:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800971a:	ee07 3a90 	vmov	s15, r3
 800971e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009722:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800972a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800972e:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009732:	4770      	bx	lr
 8009734:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009736:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800973a:	6082      	str	r2, [r0, #8]
}
 800973c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800973e:	6819      	ldr	r1, [r3, #0]
 8009740:	0689      	lsls	r1, r1, #26
 8009742:	d5ac      	bpl.n	800969e <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009744:	6819      	ldr	r1, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009746:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800974a:	4a19      	ldr	r2, [pc, #100]	; (80097b0 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800974c:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009750:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800975a:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800975c:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80097ac <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009764:	ee06 2a10 	vmov	s12, r2
 8009768:	ee06 3a90 	vmov	s13, r3
 800976c:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8009770:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009774:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009778:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800977c:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009780:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009784:	e7a4      	b.n	80096d0 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009786:	ee07 2a90 	vmov	s15, r2
 800978a:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80097b4 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800978e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009792:	e78a      	b.n	80096aa <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009794:	ee07 2a90 	vmov	s15, r2
 8009798:	eddf 6a07 	vldr	s13, [pc, #28]	; 80097b8 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 800979c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097a0:	e783      	b.n	80096aa <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 80097a2:	bf00      	nop
 80097a4:	58024400 	.word	0x58024400
 80097a8:	4c742400 	.word	0x4c742400
 80097ac:	39000000 	.word	0x39000000
 80097b0:	03d09000 	.word	0x03d09000
 80097b4:	4bbebc20 	.word	0x4bbebc20
 80097b8:	4a742400 	.word	0x4a742400

080097bc <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80097bc:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 80097c0:	b500      	push	{lr}
 80097c2:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80097c4:	d077      	beq.n	80098b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80097c6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80097ca:	d02e      	beq.n	800982a <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80097cc:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80097d0:	f000 80cf 	beq.w	8009972 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80097d4:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 80097d8:	f000 8080 	beq.w	80098dc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80097dc:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 80097e0:	d05a      	beq.n	8009898 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80097e2:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 80097e6:	f000 8105 	beq.w	80099f4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80097ea:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80097ee:	f000 8110 	beq.w	8009a12 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80097f2:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 80097f6:	f000 80e2 	beq.w	80099be <HAL_RCCEx_GetPeriphCLKFreq+0x202>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80097fa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80097fe:	d13a      	bne.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009800:	4ba9      	ldr	r3, [pc, #676]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009804:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 8009808:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800980c:	f000 808e 	beq.w	800992c <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8009810:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009814:	f000 812e 	beq.w	8009a74 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009818:	bb6b      	cbnz	r3, 8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800981a:	4aa3      	ldr	r2, [pc, #652]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = HSE_VALUE;
 800981c:	4ba3      	ldr	r3, [pc, #652]	; (8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800981e:	6810      	ldr	r0, [r2, #0]
            frequency = HSE_VALUE;
 8009820:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8009824:	bf18      	it	ne
 8009826:	4618      	movne	r0, r3
 8009828:	e042      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800982a:	4a9f      	ldr	r2, [pc, #636]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800982c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800982e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8009832:	2b80      	cmp	r3, #128	; 0x80
 8009834:	f000 8098 	beq.w	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009838:	d921      	bls.n	800987e <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
 800983a:	2bc0      	cmp	r3, #192	; 0xc0
 800983c:	d037      	beq.n	80098ae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800983e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009842:	d118      	bne.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009844:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009846:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009848:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800984c:	0749      	lsls	r1, r1, #29
 800984e:	d502      	bpl.n	8009856 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009850:	2b00      	cmp	r3, #0
 8009852:	f000 80ae 	beq.w	80099b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009856:	4a94      	ldr	r2, [pc, #592]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009858:	6812      	ldr	r2, [r2, #0]
 800985a:	05d0      	lsls	r0, r2, #23
 800985c:	d503      	bpl.n	8009866 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 800985e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009862:	f000 80fb 	beq.w	8009a5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009866:	4a90      	ldr	r2, [pc, #576]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009868:	6812      	ldr	r2, [r2, #0]
 800986a:	0391      	lsls	r1, r2, #14
 800986c:	d503      	bpl.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 800986e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009872:	f000 80bd 	beq.w	80099f0 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      switch (srcclk)
 8009876:	2000      	movs	r0, #0
}
 8009878:	b005      	add	sp, #20
 800987a:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 800987e:	2b00      	cmp	r3, #0
 8009880:	d04b      	beq.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009882:	2b40      	cmp	r3, #64	; 0x40
 8009884:	d1f7      	bne.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009886:	6810      	ldr	r0, [r2, #0]
 8009888:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800988c:	d010      	beq.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800988e:	a801      	add	r0, sp, #4
 8009890:	f7ff fd90 	bl	80093b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009894:	9801      	ldr	r0, [sp, #4]
 8009896:	e00b      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8009898:	4a83      	ldr	r2, [pc, #524]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800989a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800989c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 80098a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80098a4:	d060      	beq.n	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80098a6:	d936      	bls.n	8009916 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 80098a8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80098ac:	d178      	bne.n	80099a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
          frequency = EXTERNAL_CLOCK_VALUE;
 80098ae:	4880      	ldr	r0, [pc, #512]	; (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
}
 80098b0:	b005      	add	sp, #20
 80098b2:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80098b6:	4b7c      	ldr	r3, [pc, #496]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80098b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098ba:	f003 0307 	and.w	r3, r3, #7
 80098be:	2b04      	cmp	r3, #4
 80098c0:	d8d9      	bhi.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80098c2:	a201      	add	r2, pc, #4	; (adr r2, 80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 80098c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098c8:	0800992d 	.word	0x0800992d
 80098cc:	08009951 	.word	0x08009951
 80098d0:	0800993d 	.word	0x0800993d
 80098d4:	080098af 	.word	0x080098af
 80098d8:	08009939 	.word	0x08009939
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80098dc:	4a72      	ldr	r2, [pc, #456]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80098de:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80098e0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 80098e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80098e8:	d03e      	beq.n	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80098ea:	d937      	bls.n	800995c <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 80098ec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80098f0:	d0dd      	beq.n	80098ae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80098f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80098f6:	d1be      	bne.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80098f8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80098fa:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80098fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009900:	0752      	lsls	r2, r2, #29
 8009902:	d5a8      	bpl.n	8009856 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009904:	2b00      	cmp	r3, #0
 8009906:	d1a6      	bne.n	8009856 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009908:	4b67      	ldr	r3, [pc, #412]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800990a:	486a      	ldr	r0, [pc, #424]	; (8009ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009912:	40d8      	lsrs	r0, r3
 8009914:	e7cc      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 8009916:	2b00      	cmp	r3, #0
 8009918:	d146      	bne.n	80099a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800991a:	6810      	ldr	r0, [r2, #0]
 800991c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009920:	d0c6      	beq.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009922:	a801      	add	r0, sp, #4
 8009924:	f7ff fe9e 	bl	8009664 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8009928:	9802      	ldr	r0, [sp, #8]
 800992a:	e7c1      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800992c:	4b5e      	ldr	r3, [pc, #376]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800992e:	6818      	ldr	r0, [r3, #0]
 8009930:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009934:	d0bc      	beq.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009936:	e7f4      	b.n	8009922 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009938:	4a5b      	ldr	r2, [pc, #364]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800993a:	e783      	b.n	8009844 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800993c:	4b5a      	ldr	r3, [pc, #360]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800993e:	6818      	ldr	r0, [r3, #0]
 8009940:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009944:	d0b4      	beq.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009946:	a801      	add	r0, sp, #4
 8009948:	f7ff fde0 	bl	800950c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800994c:	9801      	ldr	r0, [sp, #4]
 800994e:	e7af      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009950:	4b55      	ldr	r3, [pc, #340]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009952:	6818      	ldr	r0, [r3, #0]
 8009954:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009958:	d0aa      	beq.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800995a:	e798      	b.n	800988e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      switch (saiclocksource)
 800995c:	2b00      	cmp	r3, #0
 800995e:	d0dc      	beq.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009960:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009964:	d08f      	beq.n	8009886 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009966:	e786      	b.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009968:	6810      	ldr	r0, [r2, #0]
 800996a:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800996e:	d09f      	beq.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009970:	e7e9      	b.n	8009946 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8009972:	4a4d      	ldr	r2, [pc, #308]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009974:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009976:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 800997a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800997e:	d0f3      	beq.n	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009980:	d806      	bhi.n	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8009982:	2b00      	cmp	r3, #0
 8009984:	d0c9      	beq.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009986:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800998a:	f43f af7c 	beq.w	8009886 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 800998e:	e772      	b.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009990:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009994:	d08b      	beq.n	80098ae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009996:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800999a:	f43f af53 	beq.w	8009844 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
 800999e:	e76a      	b.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      switch (srcclk)
 80099a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80099a4:	d0a8      	beq.n	80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 80099a6:	e766      	b.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80099a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099ac:	f43f af6b 	beq.w	8009886 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80099b0:	e761      	b.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80099b2:	6813      	ldr	r3, [r2, #0]
 80099b4:	483f      	ldr	r0, [pc, #252]	; (8009ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80099b6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80099ba:	40d8      	lsrs	r0, r3
 80099bc:	e778      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80099be:	4a3a      	ldr	r2, [pc, #232]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80099c0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80099c2:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 80099c6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80099ca:	d066      	beq.n	8009a9a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 80099cc:	d82f      	bhi.n	8009a2e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80099ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80099d2:	d04f      	beq.n	8009a74 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80099d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80099d8:	d131      	bne.n	8009a3e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80099da:	4b33      	ldr	r3, [pc, #204]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80099dc:	6818      	ldr	r0, [r3, #0]
 80099de:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80099e2:	f43f af65 	beq.w	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099e6:	a801      	add	r0, sp, #4
 80099e8:	f7ff fd90 	bl	800950c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80099ec:	9802      	ldr	r0, [sp, #8]
 80099ee:	e75f      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = HSE_VALUE;
 80099f0:	482e      	ldr	r0, [pc, #184]	; (8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80099f2:	e75d      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80099f4:	4a2c      	ldr	r2, [pc, #176]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80099f6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80099f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 80099fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a00:	d02e      	beq.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8009a02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009a06:	f43f af77 	beq.w	80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	f47f af33 	bne.w	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009a10:	e739      	b.n	8009886 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8009a12:	4b25      	ldr	r3, [pc, #148]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009a14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 8009a16:	03d2      	lsls	r2, r2, #15
 8009a18:	d589      	bpl.n	800992e <HAL_RCCEx_GetPeriphCLKFreq+0x172>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a1a:	6818      	ldr	r0, [r3, #0]
 8009a1c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009a20:	f43f af46 	beq.w	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a24:	a801      	add	r0, sp, #4
 8009a26:	f7ff fcc5 	bl	80093b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009a2a:	9803      	ldr	r0, [sp, #12]
 8009a2c:	e740      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 8009a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a32:	d02a      	beq.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
 8009a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009a38:	f43f aeef 	beq.w	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8009a3c:	e71b      	b.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	f47f af19 	bne.w	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009a44:	f7fe fd86 	bl	8008554 <HAL_RCC_GetHCLKFreq>
 8009a48:	4b17      	ldr	r3, [pc, #92]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009a4a:	4a1b      	ldr	r2, [pc, #108]	; (8009ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009a4c:	6a1b      	ldr	r3, [r3, #32]
 8009a4e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009a52:	5cd3      	ldrb	r3, [r2, r3]
 8009a54:	f003 031f 	and.w	r3, r3, #31
 8009a58:	40d8      	lsrs	r0, r3
          break;
 8009a5a:	e729      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = CSI_VALUE;
 8009a5c:	4817      	ldr	r0, [pc, #92]	; (8009abc <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009a5e:	e727      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009a60:	6810      	ldr	r0, [r2, #0]
 8009a62:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009a66:	f43f af23 	beq.w	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a6a:	a801      	add	r0, sp, #4
 8009a6c:	f7ff fd4e 	bl	800950c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009a70:	9803      	ldr	r0, [sp, #12]
 8009a72:	e71d      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a74:	4b0c      	ldr	r3, [pc, #48]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009a76:	6818      	ldr	r0, [r3, #0]
 8009a78:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009a7c:	f43f af18 	beq.w	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a80:	a801      	add	r0, sp, #4
 8009a82:	f7ff fc97 	bl	80093b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a86:	9802      	ldr	r0, [sp, #8]
 8009a88:	e712      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009a8a:	4a07      	ldr	r2, [pc, #28]	; (8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = CSI_VALUE;
 8009a8c:	4b0b      	ldr	r3, [pc, #44]	; (8009abc <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009a8e:	6810      	ldr	r0, [r2, #0]
            frequency = CSI_VALUE;
 8009a90:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8009a94:	bf18      	it	ne
 8009a96:	4618      	movne	r0, r3
 8009a98:	e70a      	b.n	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009a9a:	6810      	ldr	r0, [r2, #0]
 8009a9c:	f010 0004 	ands.w	r0, r0, #4
 8009aa0:	f43f af06 	beq.w	80098b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009aa4:	e730      	b.n	8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8009aa6:	bf00      	nop
 8009aa8:	58024400 	.word	0x58024400
 8009aac:	017d7840 	.word	0x017d7840
 8009ab0:	00bb8000 	.word	0x00bb8000
 8009ab4:	03d09000 	.word	0x03d09000
 8009ab8:	08017e20 	.word	0x08017e20
 8009abc:	003d0900 	.word	0x003d0900

08009ac0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	f000 809c 	beq.w	8009bfe <HAL_TIM_Base_Init+0x13e>
{
 8009ac6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ac8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009acc:	4604      	mov	r4, r0
 8009ace:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d075      	beq.n	8009bc2 <HAL_TIM_Base_Init+0x102>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ad6:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8009ad8:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ada:	494a      	ldr	r1, [pc, #296]	; (8009c04 <HAL_TIM_Base_Init+0x144>)
 8009adc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 8009ae0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ae4:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 8009ae8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009aea:	fab1 f181 	clz	r1, r1
 8009aee:	ea4f 1151 	mov.w	r1, r1, lsr #5
 8009af2:	d026      	beq.n	8009b42 <HAL_TIM_Base_Init+0x82>
 8009af4:	bb29      	cbnz	r1, 8009b42 <HAL_TIM_Base_Init+0x82>
 8009af6:	4844      	ldr	r0, [pc, #272]	; (8009c08 <HAL_TIM_Base_Init+0x148>)
 8009af8:	4282      	cmp	r2, r0
 8009afa:	d022      	beq.n	8009b42 <HAL_TIM_Base_Init+0x82>
 8009afc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009b00:	4282      	cmp	r2, r0
 8009b02:	d01e      	beq.n	8009b42 <HAL_TIM_Base_Init+0x82>
 8009b04:	4f41      	ldr	r7, [pc, #260]	; (8009c0c <HAL_TIM_Base_Init+0x14c>)
 8009b06:	4d42      	ldr	r5, [pc, #264]	; (8009c10 <HAL_TIM_Base_Init+0x150>)
 8009b08:	1bd7      	subs	r7, r2, r7
 8009b0a:	42aa      	cmp	r2, r5
 8009b0c:	fab7 f787 	clz	r7, r7
 8009b10:	ea4f 1757 	mov.w	r7, r7, lsr #5
 8009b14:	d05a      	beq.n	8009bcc <HAL_TIM_Base_Init+0x10c>
 8009b16:	2f00      	cmp	r7, #0
 8009b18:	d158      	bne.n	8009bcc <HAL_TIM_Base_Init+0x10c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b1a:	483e      	ldr	r0, [pc, #248]	; (8009c14 <HAL_TIM_Base_Init+0x154>)
 8009b1c:	493e      	ldr	r1, [pc, #248]	; (8009c18 <HAL_TIM_Base_Init+0x158>)
 8009b1e:	428a      	cmp	r2, r1
 8009b20:	bf18      	it	ne
 8009b22:	4282      	cmpne	r2, r0
 8009b24:	d05d      	beq.n	8009be2 <HAL_TIM_Base_Init+0x122>
 8009b26:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009b2a:	428a      	cmp	r2, r1
 8009b2c:	d059      	beq.n	8009be2 <HAL_TIM_Base_Init+0x122>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b2e:	69a1      	ldr	r1, [r4, #24]
 8009b30:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b34:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b36:	430b      	orrs	r3, r1

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b38:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009b3a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b3c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009b3e:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b40:	e023      	b.n	8009b8a <HAL_TIM_Base_Init+0xca>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b42:	4f32      	ldr	r7, [pc, #200]	; (8009c0c <HAL_TIM_Base_Init+0x14c>)
 8009b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009b48:	68a5      	ldr	r5, [r4, #8]
 8009b4a:	1bd7      	subs	r7, r2, r7
 8009b4c:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b4e:	fab7 f787 	clz	r7, r7
 8009b52:	097f      	lsrs	r7, r7, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b54:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b5a:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b5c:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b5e:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009b60:	6860      	ldr	r0, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b66:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009b68:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b6a:	62d6      	str	r6, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009b6c:	6290      	str	r0, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b6e:	b951      	cbnz	r1, 8009b86 <HAL_TIM_Base_Init+0xc6>
 8009b70:	b94f      	cbnz	r7, 8009b86 <HAL_TIM_Base_Init+0xc6>
 8009b72:	4928      	ldr	r1, [pc, #160]	; (8009c14 <HAL_TIM_Base_Init+0x154>)
 8009b74:	4b28      	ldr	r3, [pc, #160]	; (8009c18 <HAL_TIM_Base_Init+0x158>)
 8009b76:	429a      	cmp	r2, r3
 8009b78:	bf18      	it	ne
 8009b7a:	428a      	cmpne	r2, r1
 8009b7c:	d003      	beq.n	8009b86 <HAL_TIM_Base_Init+0xc6>
 8009b7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d101      	bne.n	8009b8a <HAL_TIM_Base_Init+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b86:	6963      	ldr	r3, [r4, #20]
 8009b88:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009b8a:	2301      	movs	r3, #1
  return HAL_OK;
 8009b8c:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8009b8e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b90:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b94:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8009b98:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009b9c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8009ba0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ba8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bac:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009bb0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009bb4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009bb8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009bbc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8009bc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8009bc2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8009bc6:	f7f9 feed 	bl	80039a4 <HAL_TIM_Base_MspInit>
 8009bca:	e784      	b.n	8009ad6 <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bcc:	4810      	ldr	r0, [pc, #64]	; (8009c10 <HAL_TIM_Base_Init+0x150>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009bd2:	68a5      	ldr	r5, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bd4:	4282      	cmp	r2, r0
    tmpcr1 |= Structure->CounterMode;
 8009bd6:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bda:	d0bb      	beq.n	8009b54 <HAL_TIM_Base_Init+0x94>
 8009bdc:	2f00      	cmp	r7, #0
 8009bde:	d1b9      	bne.n	8009b54 <HAL_TIM_Base_Init+0x94>
 8009be0:	e79b      	b.n	8009b1a <HAL_TIM_Base_Init+0x5a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009be2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009be4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009be8:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bea:	430b      	orrs	r3, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009bec:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009bee:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009bf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009bf4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8009bf6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009bf8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009bfa:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009bfc:	e7b9      	b.n	8009b72 <HAL_TIM_Base_Init+0xb2>
    return HAL_ERROR;
 8009bfe:	2001      	movs	r0, #1
}
 8009c00:	4770      	bx	lr
 8009c02:	bf00      	nop
 8009c04:	40010000 	.word	0x40010000
 8009c08:	40000400 	.word	0x40000400
 8009c0c:	40010400 	.word	0x40010400
 8009c10:	40000c00 	.word	0x40000c00
 8009c14:	40014000 	.word	0x40014000
 8009c18:	40014400 	.word	0x40014400

08009c1c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009c1c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d138      	bne.n	8009c96 <HAL_TIM_Base_Start+0x7a>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c24:	6802      	ldr	r2, [r0, #0]
 8009c26:	4b21      	ldr	r3, [pc, #132]	; (8009cac <HAL_TIM_Base_Start+0x90>)
 8009c28:	4921      	ldr	r1, [pc, #132]	; (8009cb0 <HAL_TIM_Base_Start+0x94>)
 8009c2a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009c2e:	bf18      	it	ne
 8009c30:	429a      	cmpne	r2, r3
 8009c32:	bf0c      	ite	eq
 8009c34:	2301      	moveq	r3, #1
 8009c36:	2300      	movne	r3, #0
{
 8009c38:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c3a:	428a      	cmp	r2, r1
 8009c3c:	bf08      	it	eq
 8009c3e:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8009c42:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c44:	4c1b      	ldr	r4, [pc, #108]	; (8009cb4 <HAL_TIM_Base_Start+0x98>)
 8009c46:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  htim->State = HAL_TIM_STATE_BUSY;
 8009c4a:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c4e:	42a2      	cmp	r2, r4
 8009c50:	bf08      	it	eq
 8009c52:	f043 0301 	orreq.w	r3, r3, #1
 8009c56:	4818      	ldr	r0, [pc, #96]	; (8009cb8 <HAL_TIM_Base_Start+0x9c>)
 8009c58:	4282      	cmp	r2, r0
 8009c5a:	bf08      	it	eq
 8009c5c:	f043 0301 	orreq.w	r3, r3, #1
 8009c60:	428a      	cmp	r2, r1
 8009c62:	bf08      	it	eq
 8009c64:	f043 0301 	orreq.w	r3, r3, #1
 8009c68:	b933      	cbnz	r3, 8009c78 <HAL_TIM_Base_Start+0x5c>
 8009c6a:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 8009c6e:	1a10      	subs	r0, r2, r0
 8009c70:	fab0 f080 	clz	r0, r0
 8009c74:	0940      	lsrs	r0, r0, #5
 8009c76:	b198      	cbz	r0, 8009ca0 <HAL_TIM_Base_Start+0x84>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c78:	6891      	ldr	r1, [r2, #8]
 8009c7a:	4b10      	ldr	r3, [pc, #64]	; (8009cbc <HAL_TIM_Base_Start+0xa0>)
 8009c7c:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c7e:	2b06      	cmp	r3, #6
 8009c80:	d00b      	beq.n	8009c9a <HAL_TIM_Base_Start+0x7e>
 8009c82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c86:	d008      	beq.n	8009c9a <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 8009c88:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 8009c8a:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8009c8c:	f043 0301 	orr.w	r3, r3, #1
 8009c90:	6013      	str	r3, [r2, #0]
}
 8009c92:	bc30      	pop	{r4, r5}
 8009c94:	4770      	bx	lr
    return HAL_ERROR;
 8009c96:	2001      	movs	r0, #1
}
 8009c98:	4770      	bx	lr
  return HAL_OK;
 8009c9a:	2000      	movs	r0, #0
}
 8009c9c:	bc30      	pop	{r4, r5}
 8009c9e:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8009ca0:	6813      	ldr	r3, [r2, #0]
 8009ca2:	f043 0301 	orr.w	r3, r3, #1
 8009ca6:	6013      	str	r3, [r2, #0]
 8009ca8:	e7f3      	b.n	8009c92 <HAL_TIM_Base_Start+0x76>
 8009caa:	bf00      	nop
 8009cac:	40010000 	.word	0x40010000
 8009cb0:	40000400 	.word	0x40000400
 8009cb4:	40000800 	.word	0x40000800
 8009cb8:	40000c00 	.word	0x40000c00
 8009cbc:	00010007 	.word	0x00010007

08009cc0 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	f000 80cf 	beq.w	8009e64 <HAL_TIM_Encoder_Init+0x1a4>
{
 8009cc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8009cca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009cce:	460d      	mov	r5, r1
 8009cd0:	4604      	mov	r4, r0
 8009cd2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f000 80a5 	beq.w	8009e26 <HAL_TIM_Encoder_Init+0x166>
  htim->State = HAL_TIM_STATE_BUSY;
 8009cdc:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009cde:	6823      	ldr	r3, [r4, #0]
 8009ce0:	4a61      	ldr	r2, [pc, #388]	; (8009e68 <HAL_TIM_Encoder_Init+0x1a8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009ce2:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cea:	4960      	ldr	r1, [pc, #384]	; (8009e6c <HAL_TIM_Encoder_Init+0x1ac>)
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009cec:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cee:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009cf2:	ea02 0200 	and.w	r2, r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cf6:	fab1 f181 	clz	r1, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009cfa:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cfc:	ea4f 1151 	mov.w	r1, r1, lsr #5
  tmpcr1 = TIMx->CR1;
 8009d00:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d02:	d02b      	beq.n	8009d5c <HAL_TIM_Encoder_Init+0x9c>
 8009d04:	bb51      	cbnz	r1, 8009d5c <HAL_TIM_Encoder_Init+0x9c>
 8009d06:	485a      	ldr	r0, [pc, #360]	; (8009e70 <HAL_TIM_Encoder_Init+0x1b0>)
 8009d08:	4283      	cmp	r3, r0
 8009d0a:	d027      	beq.n	8009d5c <HAL_TIM_Encoder_Init+0x9c>
 8009d0c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009d10:	4283      	cmp	r3, r0
 8009d12:	d023      	beq.n	8009d5c <HAL_TIM_Encoder_Init+0x9c>
 8009d14:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 8009d18:	4e56      	ldr	r6, [pc, #344]	; (8009e74 <HAL_TIM_Encoder_Init+0x1b4>)
 8009d1a:	eba3 0c00 	sub.w	ip, r3, r0
 8009d1e:	42b3      	cmp	r3, r6
 8009d20:	fabc fc8c 	clz	ip, ip
 8009d24:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8009d28:	f000 8082 	beq.w	8009e30 <HAL_TIM_Encoder_Init+0x170>
 8009d2c:	f1bc 0f00 	cmp.w	ip, #0
 8009d30:	d17e      	bne.n	8009e30 <HAL_TIM_Encoder_Init+0x170>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d32:	4851      	ldr	r0, [pc, #324]	; (8009e78 <HAL_TIM_Encoder_Init+0x1b8>)
 8009d34:	4951      	ldr	r1, [pc, #324]	; (8009e7c <HAL_TIM_Encoder_Init+0x1bc>)
 8009d36:	428b      	cmp	r3, r1
 8009d38:	bf18      	it	ne
 8009d3a:	4283      	cmpne	r3, r0
 8009d3c:	f000 8084 	beq.w	8009e48 <HAL_TIM_Encoder_Init+0x188>
 8009d40:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009d44:	428b      	cmp	r3, r1
 8009d46:	d07f      	beq.n	8009e48 <HAL_TIM_Encoder_Init+0x188>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d48:	69a1      	ldr	r1, [r4, #24]
 8009d4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d4e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d50:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8009d52:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009d54:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d56:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009d58:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d5a:	e027      	b.n	8009dac <HAL_TIM_Encoder_Init+0xec>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d5c:	4848      	ldr	r0, [pc, #288]	; (8009e80 <HAL_TIM_Encoder_Init+0x1c0>)
 8009d5e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009d62:	68a6      	ldr	r6, [r4, #8]
 8009d64:	eba3 0c00 	sub.w	ip, r3, r0
 8009d68:	4332      	orrs	r2, r6
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d6a:	fabc fc8c 	clz	ip, ip
 8009d6e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d72:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d74:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d78:	69a0      	ldr	r0, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d7a:	4332      	orrs	r2, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d7c:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009d7e:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009d84:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 8009d86:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d88:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009d8a:	629e      	str	r6, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d8c:	b961      	cbnz	r1, 8009da8 <HAL_TIM_Encoder_Init+0xe8>
 8009d8e:	f1bc 0f00 	cmp.w	ip, #0
 8009d92:	d109      	bne.n	8009da8 <HAL_TIM_Encoder_Init+0xe8>
 8009d94:	4938      	ldr	r1, [pc, #224]	; (8009e78 <HAL_TIM_Encoder_Init+0x1b8>)
 8009d96:	4a39      	ldr	r2, [pc, #228]	; (8009e7c <HAL_TIM_Encoder_Init+0x1bc>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	bf18      	it	ne
 8009d9c:	428b      	cmpne	r3, r1
 8009d9e:	d003      	beq.n	8009da8 <HAL_TIM_Encoder_Init+0xe8>
 8009da0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d101      	bne.n	8009dac <HAL_TIM_Encoder_Init+0xec>
    TIMx->RCR = Structure->RepetitionCounter;
 8009da8:	6962      	ldr	r2, [r4, #20]
 8009daa:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009dac:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 8009dae:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009db0:	69af      	ldr	r7, [r5, #24]
  return HAL_OK;
 8009db2:	2000      	movs	r0, #0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009db4:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009db8:	68aa      	ldr	r2, [r5, #8]
  TIMx->EGR = TIM_EGR_UG;
 8009dba:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009dbc:	ea42 2907 	orr.w	r9, r2, r7, lsl #8
  tmpsmcr = htim->Instance->SMCR;
 8009dc0:	f8d3 c008 	ldr.w	ip, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009dc4:	69ea      	ldr	r2, [r5, #28]
  tmpccmr1 = htim->Instance->CCMR1;
 8009dc6:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009dc8:	4f2e      	ldr	r7, [pc, #184]	; (8009e84 <HAL_TIM_Encoder_Init+0x1c4>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009dca:	ea4e 2202 	orr.w	r2, lr, r2, lsl #8
 8009dce:	f8d5 a020 	ldr.w	sl, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009dd2:	400f      	ands	r7, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009dd4:	68e9      	ldr	r1, [r5, #12]
  tmpsmcr |= sConfig->EncoderMode;
 8009dd6:	f8d5 e000 	ldr.w	lr, [r5]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009dda:	4311      	orrs	r1, r2
  tmpccer = htim->Instance->CCER;
 8009ddc:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009dde:	ea49 0707 	orr.w	r7, r9, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009de2:	f8d5 9014 	ldr.w	r9, [r5, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009de6:	f022 08aa 	bic.w	r8, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009dea:	686a      	ldr	r2, [r5, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009dec:	4d26      	ldr	r5, [pc, #152]	; (8009e88 <HAL_TIM_Encoder_Init+0x1c8>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009dee:	ea41 310a 	orr.w	r1, r1, sl, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009df2:	ea42 1209 	orr.w	r2, r2, r9, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 8009df6:	ea4c 0c0e 	orr.w	ip, ip, lr
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009dfa:	403d      	ands	r5, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009dfc:	ea42 0208 	orr.w	r2, r2, r8
  htim->Instance->SMCR = tmpsmcr;
 8009e00:	f8c3 c008 	str.w	ip, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009e04:	4329      	orrs	r1, r5
  htim->Instance->CCMR1 = tmpccmr1;
 8009e06:	6199      	str	r1, [r3, #24]
  htim->Instance->CCER = tmpccer;
 8009e08:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e0a:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e0e:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009e12:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e16:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009e1a:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8009e1e:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 8009e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    htim->Lock = HAL_UNLOCKED;
 8009e26:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8009e2a:	f7f9 fd7d 	bl	8003928 <HAL_TIM_Encoder_MspInit>
 8009e2e:	e755      	b.n	8009cdc <HAL_TIM_Encoder_Init+0x1c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e30:	4810      	ldr	r0, [pc, #64]	; (8009e74 <HAL_TIM_Encoder_Init+0x1b4>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e32:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009e36:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e38:	4283      	cmp	r3, r0
    tmpcr1 |= Structure->CounterMode;
 8009e3a:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e3e:	d098      	beq.n	8009d72 <HAL_TIM_Encoder_Init+0xb2>
 8009e40:	f1bc 0f00 	cmp.w	ip, #0
 8009e44:	d195      	bne.n	8009d72 <HAL_TIM_Encoder_Init+0xb2>
 8009e46:	e774      	b.n	8009d32 <HAL_TIM_Encoder_Init+0x72>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e48:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e4a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e4e:	69a0      	ldr	r0, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e50:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e52:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009e54:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e5a:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 8009e5c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e5e:	62de      	str	r6, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009e60:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e62:	e797      	b.n	8009d94 <HAL_TIM_Encoder_Init+0xd4>
    return HAL_ERROR;
 8009e64:	2001      	movs	r0, #1
}
 8009e66:	4770      	bx	lr
 8009e68:	fffebff8 	.word	0xfffebff8
 8009e6c:	40010000 	.word	0x40010000
 8009e70:	40000400 	.word	0x40000400
 8009e74:	40000c00 	.word	0x40000c00
 8009e78:	40014000 	.word	0x40014000
 8009e7c:	40014400 	.word	0x40014400
 8009e80:	40010400 	.word	0x40010400
 8009e84:	fffffcfc 	.word	0xfffffcfc
 8009e88:	ffff0303 	.word	0xffff0303

08009e8c <HAL_TIM_Encoder_Start>:
{
 8009e8c:	b430      	push	{r4, r5}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009e8e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009e92:	f890 403f 	ldrb.w	r4, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009e96:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009e9a:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009e9c:	f890 5045 	ldrb.w	r5, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009ea0:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 8009ea2:	b9c1      	cbnz	r1, 8009ed6 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d13d      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x98>
 8009ea8:	2a01      	cmp	r2, #1
 8009eaa:	d13b      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x98>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009eac:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009eae:	2302      	movs	r3, #2
 8009eb0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009eb4:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009eb8:	6a13      	ldr	r3, [r2, #32]
 8009eba:	f023 0301 	bic.w	r3, r3, #1
 8009ebe:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009ec0:	6a13      	ldr	r3, [r2, #32]
 8009ec2:	f043 0301 	orr.w	r3, r3, #1
 8009ec6:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 8009ec8:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 8009eca:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8009ecc:	f043 0301 	orr.w	r3, r3, #1
}
 8009ed0:	bc30      	pop	{r4, r5}
  __HAL_TIM_ENABLE(htim);
 8009ed2:	6013      	str	r3, [r2, #0]
}
 8009ed4:	4770      	bx	lr
  else if (Channel == TIM_CHANNEL_2)
 8009ed6:	2904      	cmp	r1, #4
 8009ed8:	b2e4      	uxtb	r4, r4
 8009eda:	b2ed      	uxtb	r5, r5
 8009edc:	d025      	beq.n	8009f2a <HAL_TIM_Encoder_Start+0x9e>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d120      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x98>
 8009ee2:	2c01      	cmp	r4, #1
 8009ee4:	d11e      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x98>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009ee6:	2a01      	cmp	r2, #1
 8009ee8:	d11c      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x98>
 8009eea:	2d01      	cmp	r5, #1
 8009eec:	d11a      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x98>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009eee:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009ef0:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ef2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ef6:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009efa:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009efe:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 8009f02:	6a13      	ldr	r3, [r2, #32]
 8009f04:	f023 0301 	bic.w	r3, r3, #1
 8009f08:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009f0a:	6a13      	ldr	r3, [r2, #32]
 8009f0c:	f043 0301 	orr.w	r3, r3, #1
 8009f10:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 8009f12:	6a13      	ldr	r3, [r2, #32]
 8009f14:	f023 0310 	bic.w	r3, r3, #16
 8009f18:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009f1a:	6a13      	ldr	r3, [r2, #32]
 8009f1c:	f043 0310 	orr.w	r3, r3, #16
 8009f20:	6213      	str	r3, [r2, #32]
}
 8009f22:	e7d1      	b.n	8009ec8 <HAL_TIM_Encoder_Start+0x3c>
      return HAL_ERROR;
 8009f24:	2001      	movs	r0, #1
}
 8009f26:	bc30      	pop	{r4, r5}
 8009f28:	4770      	bx	lr
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f2a:	2c01      	cmp	r4, #1
 8009f2c:	d1fa      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x98>
 8009f2e:	2d01      	cmp	r5, #1
 8009f30:	d1f8      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x98>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f32:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009f34:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f36:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f3a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 8009f3e:	e7e8      	b.n	8009f12 <HAL_TIM_Encoder_Start+0x86>

08009f40 <HAL_TIM_PeriodElapsedCallback>:
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop

08009f44 <HAL_TIM_OC_DelayElapsedCallback>:
 8009f44:	4770      	bx	lr
 8009f46:	bf00      	nop

08009f48 <HAL_TIM_IC_CaptureCallback>:
 8009f48:	4770      	bx	lr
 8009f4a:	bf00      	nop

08009f4c <HAL_TIM_PWM_PulseFinishedCallback>:
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop

08009f50 <HAL_TIM_TriggerCallback>:
 8009f50:	4770      	bx	lr
 8009f52:	bf00      	nop

08009f54 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009f54:	6803      	ldr	r3, [r0, #0]
 8009f56:	691a      	ldr	r2, [r3, #16]
 8009f58:	0791      	lsls	r1, r2, #30
{
 8009f5a:	b510      	push	{r4, lr}
 8009f5c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009f5e:	d502      	bpl.n	8009f66 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009f60:	68da      	ldr	r2, [r3, #12]
 8009f62:	0792      	lsls	r2, r2, #30
 8009f64:	d468      	bmi.n	800a038 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009f66:	691a      	ldr	r2, [r3, #16]
 8009f68:	0752      	lsls	r2, r2, #29
 8009f6a:	d502      	bpl.n	8009f72 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009f6c:	68da      	ldr	r2, [r3, #12]
 8009f6e:	0750      	lsls	r0, r2, #29
 8009f70:	d44f      	bmi.n	800a012 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009f72:	691a      	ldr	r2, [r3, #16]
 8009f74:	0711      	lsls	r1, r2, #28
 8009f76:	d502      	bpl.n	8009f7e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009f78:	68da      	ldr	r2, [r3, #12]
 8009f7a:	0712      	lsls	r2, r2, #28
 8009f7c:	d437      	bmi.n	8009fee <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009f7e:	691a      	ldr	r2, [r3, #16]
 8009f80:	06d0      	lsls	r0, r2, #27
 8009f82:	d502      	bpl.n	8009f8a <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009f84:	68da      	ldr	r2, [r3, #12]
 8009f86:	06d1      	lsls	r1, r2, #27
 8009f88:	d41e      	bmi.n	8009fc8 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009f8a:	691a      	ldr	r2, [r3, #16]
 8009f8c:	07d2      	lsls	r2, r2, #31
 8009f8e:	d502      	bpl.n	8009f96 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009f90:	68da      	ldr	r2, [r3, #12]
 8009f92:	07d0      	lsls	r0, r2, #31
 8009f94:	d469      	bmi.n	800a06a <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009f96:	691a      	ldr	r2, [r3, #16]
 8009f98:	0611      	lsls	r1, r2, #24
 8009f9a:	d502      	bpl.n	8009fa2 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009f9c:	68da      	ldr	r2, [r3, #12]
 8009f9e:	0612      	lsls	r2, r2, #24
 8009fa0:	d46b      	bmi.n	800a07a <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009fa2:	691a      	ldr	r2, [r3, #16]
 8009fa4:	05d0      	lsls	r0, r2, #23
 8009fa6:	d502      	bpl.n	8009fae <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009fa8:	68da      	ldr	r2, [r3, #12]
 8009faa:	0611      	lsls	r1, r2, #24
 8009fac:	d46d      	bmi.n	800a08a <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009fae:	691a      	ldr	r2, [r3, #16]
 8009fb0:	0652      	lsls	r2, r2, #25
 8009fb2:	d502      	bpl.n	8009fba <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009fb4:	68da      	ldr	r2, [r3, #12]
 8009fb6:	0650      	lsls	r0, r2, #25
 8009fb8:	d46f      	bmi.n	800a09a <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009fba:	691a      	ldr	r2, [r3, #16]
 8009fbc:	0691      	lsls	r1, r2, #26
 8009fbe:	d502      	bpl.n	8009fc6 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009fc0:	68da      	ldr	r2, [r3, #12]
 8009fc2:	0692      	lsls	r2, r2, #26
 8009fc4:	d449      	bmi.n	800a05a <HAL_TIM_IRQHandler+0x106>
}
 8009fc6:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009fc8:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009fcc:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8009fce:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009fd0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009fd2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009fd4:	69db      	ldr	r3, [r3, #28]
 8009fd6:	f413 7f40 	tst.w	r3, #768	; 0x300
 8009fda:	d16f      	bne.n	800a0bc <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fdc:	f7ff ffb2 	bl	8009f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	f7ff ffb3 	bl	8009f4c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	6823      	ldr	r3, [r4, #0]
 8009fea:	7722      	strb	r2, [r4, #28]
 8009fec:	e7cd      	b.n	8009f8a <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009fee:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ff2:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8009ff4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009ff6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ff8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009ffa:	69db      	ldr	r3, [r3, #28]
 8009ffc:	079b      	lsls	r3, r3, #30
 8009ffe:	d15a      	bne.n	800a0b6 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a000:	f7ff ffa0 	bl	8009f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a004:	4620      	mov	r0, r4
 800a006:	f7ff ffa1 	bl	8009f4c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a00a:	2200      	movs	r2, #0
 800a00c:	6823      	ldr	r3, [r4, #0]
 800a00e:	7722      	strb	r2, [r4, #28]
 800a010:	e7b5      	b.n	8009f7e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a012:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a016:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800a018:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a01a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a01c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a01e:	699b      	ldr	r3, [r3, #24]
 800a020:	f413 7f40 	tst.w	r3, #768	; 0x300
 800a024:	d144      	bne.n	800a0b0 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a026:	f7ff ff8d 	bl	8009f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a02a:	4620      	mov	r0, r4
 800a02c:	f7ff ff8e 	bl	8009f4c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a030:	2200      	movs	r2, #0
 800a032:	6823      	ldr	r3, [r4, #0]
 800a034:	7722      	strb	r2, [r4, #28]
 800a036:	e79c      	b.n	8009f72 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a038:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a03c:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a03e:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a040:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a042:	699b      	ldr	r3, [r3, #24]
 800a044:	0799      	lsls	r1, r3, #30
 800a046:	d130      	bne.n	800a0aa <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a048:	f7ff ff7c 	bl	8009f44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a04c:	4620      	mov	r0, r4
 800a04e:	f7ff ff7d 	bl	8009f4c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a052:	2200      	movs	r2, #0
 800a054:	6823      	ldr	r3, [r4, #0]
 800a056:	7722      	strb	r2, [r4, #28]
 800a058:	e785      	b.n	8009f66 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a05a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800a05e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a060:	611a      	str	r2, [r3, #16]
}
 800a062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800a066:	f000 b881 	b.w	800a16c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a06a:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800a06e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a070:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800a072:	f7ff ff65 	bl	8009f40 <HAL_TIM_PeriodElapsedCallback>
 800a076:	6823      	ldr	r3, [r4, #0]
 800a078:	e78d      	b.n	8009f96 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a07a:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800a07e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a080:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800a082:	f000 f875 	bl	800a170 <HAL_TIMEx_BreakCallback>
 800a086:	6823      	ldr	r3, [r4, #0]
 800a088:	e78b      	b.n	8009fa2 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a08a:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800a08e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a090:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800a092:	f000 f86f 	bl	800a174 <HAL_TIMEx_Break2Callback>
 800a096:	6823      	ldr	r3, [r4, #0]
 800a098:	e789      	b.n	8009fae <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a09a:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800a09e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a0a0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800a0a2:	f7ff ff55 	bl	8009f50 <HAL_TIM_TriggerCallback>
 800a0a6:	6823      	ldr	r3, [r4, #0]
 800a0a8:	e787      	b.n	8009fba <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800a0aa:	f7ff ff4d 	bl	8009f48 <HAL_TIM_IC_CaptureCallback>
 800a0ae:	e7d0      	b.n	800a052 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800a0b0:	f7ff ff4a 	bl	8009f48 <HAL_TIM_IC_CaptureCallback>
 800a0b4:	e7bc      	b.n	800a030 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800a0b6:	f7ff ff47 	bl	8009f48 <HAL_TIM_IC_CaptureCallback>
 800a0ba:	e7a6      	b.n	800a00a <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800a0bc:	f7ff ff44 	bl	8009f48 <HAL_TIM_IC_CaptureCallback>
 800a0c0:	e791      	b.n	8009fe6 <HAL_TIM_IRQHandler+0x92>
 800a0c2:	bf00      	nop

0800a0c4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0c4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d042      	beq.n	800a152 <HAL_TIMEx_MasterConfigSynchronization+0x8e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0cc:	4602      	mov	r2, r0
 800a0ce:	2002      	movs	r0, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a0d0:	6813      	ldr	r3, [r2, #0]
{
 800a0d2:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a0d4:	4d20      	ldr	r5, [pc, #128]	; (800a158 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
  htim->State = HAL_TIM_STATE_BUSY;
 800a0d6:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a0da:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800a0dc:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800a0de:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a0e0:	d020      	beq.n	800a124 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a0e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800a0e6:	42ab      	cmp	r3, r5
 800a0e8:	d01c      	beq.n	800a124 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0ea:	4d1c      	ldr	r5, [pc, #112]	; (800a15c <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0ec:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0f0:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0f2:	42ab      	cmp	r3, r5
 800a0f4:	bf18      	it	ne
 800a0f6:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800a0fa:	4f19      	ldr	r7, [pc, #100]	; (800a160 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0fc:	ea40 0006 	orr.w	r0, r0, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a100:	4e18      	ldr	r6, [pc, #96]	; (800a164 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800a102:	bf0c      	ite	eq
 800a104:	2501      	moveq	r5, #1
 800a106:	2500      	movne	r5, #0
  htim->Instance->CR2 = tmpcr2;
 800a108:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a10a:	42bb      	cmp	r3, r7
 800a10c:	bf08      	it	eq
 800a10e:	f045 0501 	orreq.w	r5, r5, #1
 800a112:	42b3      	cmp	r3, r6
 800a114:	bf08      	it	eq
 800a116:	f045 0501 	orreq.w	r5, r5, #1
 800a11a:	b965      	cbnz	r5, 800a136 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800a11c:	4812      	ldr	r0, [pc, #72]	; (800a168 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 800a11e:	4283      	cmp	r3, r0
 800a120:	d009      	beq.n	800a136 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800a122:	e00d      	b.n	800a140 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a124:	e9d1 5600 	ldrd	r5, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a128:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a12c:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 800a12e:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a132:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800a134:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a136:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a138:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a13c:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a13e:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800a140:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a142:	2101      	movs	r1, #1

  return HAL_OK;
 800a144:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800a146:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a14a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800a14e:	bcf0      	pop	{r4, r5, r6, r7}
 800a150:	4770      	bx	lr
  __HAL_LOCK(htim);
 800a152:	2002      	movs	r0, #2
}
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop
 800a158:	40010000 	.word	0x40010000
 800a15c:	40000400 	.word	0x40000400
 800a160:	40000800 	.word	0x40000800
 800a164:	40000c00 	.word	0x40000c00
 800a168:	40001800 	.word	0x40001800

0800a16c <HAL_TIMEx_CommutCallback>:
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop

0800a170 <HAL_TIMEx_BreakCallback>:
 800a170:	4770      	bx	lr
 800a172:	bf00      	nop

0800a174 <HAL_TIMEx_Break2Callback>:
 800a174:	4770      	bx	lr
 800a176:	bf00      	nop

0800a178 <HAL_UART_TxCpltCallback>:
 800a178:	4770      	bx	lr
 800a17a:	bf00      	nop

0800a17c <HAL_UART_ErrorCallback>:
 800a17c:	4770      	bx	lr
 800a17e:	bf00      	nop

0800a180 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a180:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a182:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800a184:	2300      	movs	r3, #0
 800a186:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a18a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a18e:	f7ff fff5 	bl	800a17c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a192:	bd08      	pop	{r3, pc}

0800a194 <HAL_UARTEx_RxEventCallback>:
}
 800a194:	4770      	bx	lr
 800a196:	bf00      	nop

0800a198 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a198:	6802      	ldr	r2, [r0, #0]
{
 800a19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a19e:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a1a0:	f640 060f 	movw	r6, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a1a4:	6815      	ldr	r5, [r2, #0]
{
 800a1a6:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800a1a8:	4233      	tst	r3, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a1aa:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 800a1ac:	d027      	beq.n	800a1fe <HAL_UART_IRQHandler+0x66>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a1ae:	48a8      	ldr	r0, [pc, #672]	; (800a450 <HAL_UART_IRQHandler+0x2b8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a1b0:	4ea8      	ldr	r6, [pc, #672]	; (800a454 <HAL_UART_IRQHandler+0x2bc>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a1b2:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a1b4:	402e      	ands	r6, r5
 800a1b6:	4306      	orrs	r6, r0
 800a1b8:	d16b      	bne.n	800a292 <HAL_UART_IRQHandler+0xfa>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1ba:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800a1bc:	2801      	cmp	r0, #1
 800a1be:	d02c      	beq.n	800a21a <HAL_UART_IRQHandler+0x82>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a1c0:	02de      	lsls	r6, r3, #11
 800a1c2:	d502      	bpl.n	800a1ca <HAL_UART_IRQHandler+0x32>
 800a1c4:	0248      	lsls	r0, r1, #9
 800a1c6:	f100 80ee 	bmi.w	800a3a6 <HAL_UART_IRQHandler+0x20e>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a1ca:	061f      	lsls	r7, r3, #24
 800a1cc:	d506      	bpl.n	800a1dc <HAL_UART_IRQHandler+0x44>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a1ce:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a1d2:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a1d6:	4301      	orrs	r1, r0
 800a1d8:	f040 80dd 	bne.w	800a396 <HAL_UART_IRQHandler+0x1fe>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a1dc:	065e      	lsls	r6, r3, #25
 800a1de:	d502      	bpl.n	800a1e6 <HAL_UART_IRQHandler+0x4e>
 800a1e0:	0668      	lsls	r0, r5, #25
 800a1e2:	f100 80ec 	bmi.w	800a3be <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a1e6:	0219      	lsls	r1, r3, #8
 800a1e8:	d502      	bpl.n	800a1f0 <HAL_UART_IRQHandler+0x58>
 800a1ea:	006a      	lsls	r2, r5, #1
 800a1ec:	f100 80f4 	bmi.w	800a3d8 <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a1f0:	01db      	lsls	r3, r3, #7
 800a1f2:	d502      	bpl.n	800a1fa <HAL_UART_IRQHandler+0x62>
 800a1f4:	2d00      	cmp	r5, #0
 800a1f6:	f2c0 811f 	blt.w	800a438 <HAL_UART_IRQHandler+0x2a0>
}
 800a1fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a1fe:	069e      	lsls	r6, r3, #26
 800a200:	d5db      	bpl.n	800a1ba <HAL_UART_IRQHandler+0x22>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a202:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a206:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 800a20a:	433e      	orrs	r6, r7
 800a20c:	d0d5      	beq.n	800a1ba <HAL_UART_IRQHandler+0x22>
      if (huart->RxISR != NULL)
 800a20e:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800a210:	2b00      	cmp	r3, #0
 800a212:	d0f2      	beq.n	800a1fa <HAL_UART_IRQHandler+0x62>
}
 800a214:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a218:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a21a:	06d8      	lsls	r0, r3, #27
 800a21c:	d5d0      	bpl.n	800a1c0 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a21e:	06ef      	lsls	r7, r5, #27
 800a220:	d5ce      	bpl.n	800a1c0 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a222:	2310      	movs	r3, #16
 800a224:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a226:	6893      	ldr	r3, [r2, #8]
 800a228:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800a22c:	f000 80e0 	beq.w	800a3f0 <HAL_UART_IRQHandler+0x258>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a230:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a232:	6801      	ldr	r1, [r0, #0]
 800a234:	684b      	ldr	r3, [r1, #4]
 800a236:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d0de      	beq.n	800a1fa <HAL_UART_IRQHandler+0x62>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a23c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800a240:	4299      	cmp	r1, r3
 800a242:	d9da      	bls.n	800a1fa <HAL_UART_IRQHandler+0x62>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a244:	69c5      	ldr	r5, [r0, #28]
        huart->RxXferCount = nb_remaining_rx_data;
 800a246:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a24a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800a24e:	d018      	beq.n	800a282 <HAL_UART_IRQHandler+0xea>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a250:	6813      	ldr	r3, [r2, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a252:	2100      	movs	r1, #0
          huart->RxState = HAL_UART_STATE_READY;
 800a254:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a256:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a25a:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a25c:	6893      	ldr	r3, [r2, #8]
 800a25e:	f023 0301 	bic.w	r3, r3, #1
 800a262:	6093      	str	r3, [r2, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a264:	6893      	ldr	r3, [r2, #8]
 800a266:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a26a:	6093      	str	r3, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 800a26c:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a270:	66e1      	str	r1, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a272:	6813      	ldr	r3, [r2, #0]
 800a274:	f023 0310 	bic.w	r3, r3, #16
 800a278:	6013      	str	r3, [r2, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a27a:	f7fb fec9 	bl	8006010 <HAL_DMA_Abort>
 800a27e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a282:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a286:	4620      	mov	r0, r4
 800a288:	1ac9      	subs	r1, r1, r3
 800a28a:	b289      	uxth	r1, r1
 800a28c:	f7ff ff82 	bl	800a194 <HAL_UARTEx_RxEventCallback>
 800a290:	e7b3      	b.n	800a1fa <HAL_UART_IRQHandler+0x62>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a292:	07df      	lsls	r7, r3, #31
 800a294:	d509      	bpl.n	800a2aa <HAL_UART_IRQHandler+0x112>
 800a296:	05ee      	lsls	r6, r5, #23
 800a298:	d507      	bpl.n	800a2aa <HAL_UART_IRQHandler+0x112>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a29a:	2601      	movs	r6, #1
 800a29c:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a29e:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800a2a2:	f046 0601 	orr.w	r6, r6, #1
 800a2a6:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2aa:	079f      	lsls	r7, r3, #30
 800a2ac:	d566      	bpl.n	800a37c <HAL_UART_IRQHandler+0x1e4>
 800a2ae:	07ce      	lsls	r6, r1, #31
 800a2b0:	d509      	bpl.n	800a2c6 <HAL_UART_IRQHandler+0x12e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a2b2:	2602      	movs	r6, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2b4:	075f      	lsls	r7, r3, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a2b6:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a2b8:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800a2bc:	f046 0604 	orr.w	r6, r6, #4
 800a2c0:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2c4:	d45e      	bmi.n	800a384 <HAL_UART_IRQHandler+0x1ec>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a2c6:	071e      	lsls	r6, r3, #28
 800a2c8:	d50b      	bpl.n	800a2e2 <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a2ca:	f005 0620 	and.w	r6, r5, #32
 800a2ce:	4330      	orrs	r0, r6
 800a2d0:	d007      	beq.n	800a2e2 <HAL_UART_IRQHandler+0x14a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a2d2:	2008      	movs	r0, #8
 800a2d4:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a2d6:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a2da:	f040 0008 	orr.w	r0, r0, #8
 800a2de:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a2e2:	0518      	lsls	r0, r3, #20
 800a2e4:	d50a      	bpl.n	800a2fc <HAL_UART_IRQHandler+0x164>
 800a2e6:	016f      	lsls	r7, r5, #5
 800a2e8:	d508      	bpl.n	800a2fc <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a2ee:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a2f0:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a2f4:	f040 0020 	orr.w	r0, r0, #32
 800a2f8:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a2fc:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a300:	2800      	cmp	r0, #0
 800a302:	f43f af7a 	beq.w	800a1fa <HAL_UART_IRQHandler+0x62>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a306:	069e      	lsls	r6, r3, #26
 800a308:	d506      	bpl.n	800a318 <HAL_UART_IRQHandler+0x180>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a30a:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a30e:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800a312:	ea55 0301 	orrs.w	r3, r5, r1
 800a316:	d164      	bne.n	800a3e2 <HAL_UART_IRQHandler+0x24a>
      errorcode = huart->ErrorCode;
 800a318:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a31c:	6893      	ldr	r3, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a31e:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a326:	431d      	orrs	r5, r3
 800a328:	f000 808b 	beq.w	800a442 <HAL_UART_IRQHandler+0x2aa>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a32c:	6811      	ldr	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a32e:	4b4a      	ldr	r3, [pc, #296]	; (800a458 <HAL_UART_IRQHandler+0x2c0>)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a330:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 800a334:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a336:	6891      	ldr	r1, [r2, #8]
 800a338:	400b      	ands	r3, r1
 800a33a:	6093      	str	r3, [r2, #8]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a33c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800a33e:	2b01      	cmp	r3, #1
 800a340:	d103      	bne.n	800a34a <HAL_UART_IRQHandler+0x1b2>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a342:	6813      	ldr	r3, [r2, #0]
 800a344:	f023 0310 	bic.w	r3, r3, #16
 800a348:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800a34a:	2120      	movs	r1, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a34c:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800a34e:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a352:	66e3      	str	r3, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a354:	6891      	ldr	r1, [r2, #8]
  huart->RxISR = NULL;
 800a356:	6723      	str	r3, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a358:	064d      	lsls	r5, r1, #25
 800a35a:	d52c      	bpl.n	800a3b6 <HAL_UART_IRQHandler+0x21e>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a35c:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 800a35e:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a360:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a364:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 800a366:	b330      	cbz	r0, 800a3b6 <HAL_UART_IRQHandler+0x21e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a368:	4b3c      	ldr	r3, [pc, #240]	; (800a45c <HAL_UART_IRQHandler+0x2c4>)
 800a36a:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a36c:	f7fb ffd0 	bl	8006310 <HAL_DMA_Abort_IT>
 800a370:	2800      	cmp	r0, #0
 800a372:	f43f af42 	beq.w	800a1fa <HAL_UART_IRQHandler+0x62>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a376:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a378:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a37a:	e74b      	b.n	800a214 <HAL_UART_IRQHandler+0x7c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a37c:	075e      	lsls	r6, r3, #29
 800a37e:	d5a2      	bpl.n	800a2c6 <HAL_UART_IRQHandler+0x12e>
 800a380:	07cf      	lsls	r7, r1, #31
 800a382:	d5a0      	bpl.n	800a2c6 <HAL_UART_IRQHandler+0x12e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a384:	2604      	movs	r6, #4
 800a386:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a388:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800a38c:	f046 0602 	orr.w	r6, r6, #2
 800a390:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 800a394:	e797      	b.n	800a2c6 <HAL_UART_IRQHandler+0x12e>
    if (huart->TxISR != NULL)
 800a396:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a398:	2b00      	cmp	r3, #0
 800a39a:	f43f af2e 	beq.w	800a1fa <HAL_UART_IRQHandler+0x62>
      huart->TxISR(huart);
 800a39e:	4620      	mov	r0, r4
}
 800a3a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800a3a4:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a3a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800a3aa:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a3ac:	6213      	str	r3, [r2, #32]
}
 800a3ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800a3b2:	f000 bbf1 	b.w	800ab98 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	f7ff fee0 	bl	800a17c <HAL_UART_ErrorCallback>
 800a3bc:	e71d      	b.n	800a1fa <HAL_UART_IRQHandler+0x62>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a3be:	6813      	ldr	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a3c0:	2520      	movs	r5, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a3c2:	2100      	movs	r1, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a3c4:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a3c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3ca:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a3cc:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 800a3d0:	6761      	str	r1, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 800a3d2:	f7ff fed1 	bl	800a178 <HAL_UART_TxCpltCallback>
    return;
 800a3d6:	e710      	b.n	800a1fa <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a3d8:	4620      	mov	r0, r4
}
 800a3da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a3de:	f000 bbdf 	b.w	800aba0 <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 800a3e2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d097      	beq.n	800a318 <HAL_UART_IRQHandler+0x180>
          huart->RxISR(huart);
 800a3e8:	4620      	mov	r0, r4
 800a3ea:	4798      	blx	r3
 800a3ec:	6822      	ldr	r2, [r4, #0]
 800a3ee:	e793      	b.n	800a318 <HAL_UART_IRQHandler+0x180>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a3f0:	f8b4 505e 	ldrh.w	r5, [r4, #94]	; 0x5e
 800a3f4:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800a3f8:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a3fc:	1b49      	subs	r1, r1, r5
      if ((huart->RxXferCount > 0U)
 800a3fe:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a400:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800a402:	2800      	cmp	r0, #0
 800a404:	f43f aef9 	beq.w	800a1fa <HAL_UART_IRQHandler+0x62>
 800a408:	2900      	cmp	r1, #0
 800a40a:	f43f aef6 	beq.w	800a1fa <HAL_UART_IRQHandler+0x62>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a40e:	6816      	ldr	r6, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 800a410:	2720      	movs	r7, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a412:	4d11      	ldr	r5, [pc, #68]	; (800a458 <HAL_UART_IRQHandler+0x2c0>)
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a414:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a416:	f426 7690 	bic.w	r6, r6, #288	; 0x120
 800a41a:	6016      	str	r6, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a41c:	6896      	ldr	r6, [r2, #8]
 800a41e:	4035      	ands	r5, r6
 800a420:	6095      	str	r5, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 800a422:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a426:	66e3      	str	r3, [r4, #108]	; 0x6c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a428:	6815      	ldr	r5, [r2, #0]
        huart->RxISR = NULL;
 800a42a:	6723      	str	r3, [r4, #112]	; 0x70
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a42c:	f025 0510 	bic.w	r5, r5, #16
 800a430:	6015      	str	r5, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a432:	f7ff feaf 	bl	800a194 <HAL_UARTEx_RxEventCallback>
 800a436:	e6e0      	b.n	800a1fa <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a438:	4620      	mov	r0, r4
}
 800a43a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a43e:	f000 bbad 	b.w	800ab9c <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 800a442:	4620      	mov	r0, r4
 800a444:	f7ff fe9a 	bl	800a17c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a448:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 800a44c:	e6d5      	b.n	800a1fa <HAL_UART_IRQHandler+0x62>
 800a44e:	bf00      	nop
 800a450:	10000001 	.word	0x10000001
 800a454:	04000120 	.word	0x04000120
 800a458:	effffffe 	.word	0xeffffffe
 800a45c:	0800a181 	.word	0x0800a181

0800a460 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a460:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a462:	07da      	lsls	r2, r3, #31
{
 800a464:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a466:	d506      	bpl.n	800a476 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a468:	6801      	ldr	r1, [r0, #0]
 800a46a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800a46c:	684a      	ldr	r2, [r1, #4]
 800a46e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800a472:	4322      	orrs	r2, r4
 800a474:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a476:	079c      	lsls	r4, r3, #30
 800a478:	d506      	bpl.n	800a488 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a47a:	6801      	ldr	r1, [r0, #0]
 800a47c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800a47e:	684a      	ldr	r2, [r1, #4]
 800a480:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a484:	4322      	orrs	r2, r4
 800a486:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a488:	0759      	lsls	r1, r3, #29
 800a48a:	d506      	bpl.n	800a49a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a48c:	6801      	ldr	r1, [r0, #0]
 800a48e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800a490:	684a      	ldr	r2, [r1, #4]
 800a492:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a496:	4322      	orrs	r2, r4
 800a498:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a49a:	071a      	lsls	r2, r3, #28
 800a49c:	d506      	bpl.n	800a4ac <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a49e:	6801      	ldr	r1, [r0, #0]
 800a4a0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800a4a2:	684a      	ldr	r2, [r1, #4]
 800a4a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a4a8:	4322      	orrs	r2, r4
 800a4aa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4ac:	06dc      	lsls	r4, r3, #27
 800a4ae:	d506      	bpl.n	800a4be <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4b0:	6801      	ldr	r1, [r0, #0]
 800a4b2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800a4b4:	688a      	ldr	r2, [r1, #8]
 800a4b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a4ba:	4322      	orrs	r2, r4
 800a4bc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a4be:	0699      	lsls	r1, r3, #26
 800a4c0:	d506      	bpl.n	800a4d0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4c2:	6801      	ldr	r1, [r0, #0]
 800a4c4:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800a4c6:	688a      	ldr	r2, [r1, #8]
 800a4c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a4cc:	4322      	orrs	r2, r4
 800a4ce:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a4d0:	065a      	lsls	r2, r3, #25
 800a4d2:	d50a      	bpl.n	800a4ea <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4d4:	6801      	ldr	r1, [r0, #0]
 800a4d6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800a4d8:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4da:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4de:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800a4e2:	ea42 0204 	orr.w	r2, r2, r4
 800a4e6:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4e8:	d00b      	beq.n	800a502 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a4ea:	061b      	lsls	r3, r3, #24
 800a4ec:	d506      	bpl.n	800a4fc <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a4ee:	6802      	ldr	r2, [r0, #0]
 800a4f0:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800a4f2:	6853      	ldr	r3, [r2, #4]
 800a4f4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a4f8:	430b      	orrs	r3, r1
 800a4fa:	6053      	str	r3, [r2, #4]
}
 800a4fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a500:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a502:	684a      	ldr	r2, [r1, #4]
 800a504:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800a506:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800a50a:	4322      	orrs	r2, r4
 800a50c:	604a      	str	r2, [r1, #4]
 800a50e:	e7ec      	b.n	800a4ea <UART_AdvFeatureConfig+0x8a>

0800a510 <UART_CheckIdleState>:
{
 800a510:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a512:	2300      	movs	r3, #0
{
 800a514:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a516:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800a51a:	f7f9 fc7f 	bl	8003e1c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a51e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800a520:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a522:	681a      	ldr	r2, [r3, #0]
 800a524:	0711      	lsls	r1, r2, #28
 800a526:	d40d      	bmi.n	800a544 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a528:	681a      	ldr	r2, [r3, #0]
 800a52a:	0752      	lsls	r2, r2, #29
 800a52c:	d431      	bmi.n	800a592 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a52e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800a530:	2220      	movs	r2, #32
  return HAL_OK;
 800a532:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800a534:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a538:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a53c:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a540:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800a542:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a544:	69da      	ldr	r2, [r3, #28]
 800a546:	0292      	lsls	r2, r2, #10
 800a548:	d4ee      	bmi.n	800a528 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a54a:	f7f9 fc67 	bl	8003e1c <HAL_GetTick>
 800a54e:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a550:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a552:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800a556:	d22d      	bcs.n	800a5b4 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	0750      	lsls	r0, r2, #29
 800a55c:	d5f2      	bpl.n	800a544 <UART_CheckIdleState+0x34>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a55e:	69da      	ldr	r2, [r3, #28]
 800a560:	0511      	lsls	r1, r2, #20
 800a562:	d5ef      	bpl.n	800a544 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a564:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 800a568:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 800a56a:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 800a56c:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a56e:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a570:	6819      	ldr	r1, [r3, #0]
 800a572:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 800a576:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a578:	6899      	ldr	r1, [r3, #8]
 800a57a:	f021 0101 	bic.w	r1, r1, #1
 800a57e:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 800a580:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800a584:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a588:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a58c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 800a590:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a592:	69db      	ldr	r3, [r3, #28]
 800a594:	0258      	lsls	r0, r3, #9
 800a596:	d4ca      	bmi.n	800a52e <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a598:	f7f9 fc40 	bl	8003e1c <HAL_GetTick>
 800a59c:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a59e:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5a0:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800a5a4:	d206      	bcs.n	800a5b4 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	0751      	lsls	r1, r2, #29
 800a5aa:	d5f2      	bpl.n	800a592 <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a5ac:	69da      	ldr	r2, [r3, #28]
 800a5ae:	0512      	lsls	r2, r2, #20
 800a5b0:	d5ef      	bpl.n	800a592 <UART_CheckIdleState+0x82>
 800a5b2:	e7d7      	b.n	800a564 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a5b4:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 800a5b6:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 800a5b8:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 800a5ba:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a5bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a5c0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5c2:	689a      	ldr	r2, [r3, #8]
 800a5c4:	f022 0201 	bic.w	r2, r2, #1
 800a5c8:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800a5ca:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800a5ce:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a5d2:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 800a5d6:	bd38      	pop	{r3, r4, r5, pc}

0800a5d8 <HAL_UART_Init>:
  if (huart == NULL)
 800a5d8:	2800      	cmp	r0, #0
 800a5da:	f000 8198 	beq.w	800a90e <HAL_UART_Init+0x336>
  if (huart->gState == HAL_UART_STATE_RESET)
 800a5de:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800a5e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e6:	4604      	mov	r4, r0
 800a5e8:	b086      	sub	sp, #24
  if (huart->gState == HAL_UART_STATE_RESET)
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d05f      	beq.n	800a6ae <HAL_UART_Init+0xd6>
  __HAL_UART_DISABLE(huart);
 800a5ee:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a5f0:	2124      	movs	r1, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5f2:	6925      	ldr	r5, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 800a5f4:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5f8:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800a5fa:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5fc:	432a      	orrs	r2, r5
 800a5fe:	6965      	ldr	r5, [r4, #20]
  __HAL_UART_DISABLE(huart);
 800a600:	f020 0001 	bic.w	r0, r0, #1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a604:	49cb      	ldr	r1, [pc, #812]	; (800a934 <HAL_UART_Init+0x35c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a606:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a608:	68e6      	ldr	r6, [r4, #12]
  __HAL_UART_DISABLE(huart);
 800a60a:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a60c:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a60e:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a610:	4302      	orrs	r2, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a612:	69a7      	ldr	r7, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a614:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a616:	4dc8      	ldr	r5, [pc, #800]	; (800a938 <HAL_UART_Init+0x360>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a618:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a61a:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a61c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a61e:	685a      	ldr	r2, [r3, #4]
 800a620:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a624:	ea42 0206 	orr.w	r2, r2, r6
 800a628:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a62a:	d045      	beq.n	800a6b8 <HAL_UART_Init+0xe0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a62c:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800a62e:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a630:	49c2      	ldr	r1, [pc, #776]	; (800a93c <HAL_UART_Init+0x364>)
    tmpreg |= huart->Init.OneBitSampling;
 800a632:	433a      	orrs	r2, r7
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a634:	4ec2      	ldr	r6, [pc, #776]	; (800a940 <HAL_UART_Init+0x368>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a636:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a638:	6a65      	ldr	r5, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a63a:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a63c:	ea42 0201 	orr.w	r2, r2, r1
 800a640:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a644:	f022 020f 	bic.w	r2, r2, #15
 800a648:	ea42 0205 	orr.w	r2, r2, r5
 800a64c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a64e:	d025      	beq.n	800a69c <HAL_UART_Init+0xc4>
 800a650:	4abc      	ldr	r2, [pc, #752]	; (800a944 <HAL_UART_Init+0x36c>)
 800a652:	4293      	cmp	r3, r2
 800a654:	f000 808c 	beq.w	800a770 <HAL_UART_Init+0x198>
 800a658:	4abb      	ldr	r2, [pc, #748]	; (800a948 <HAL_UART_Init+0x370>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	f000 8159 	beq.w	800a912 <HAL_UART_Init+0x33a>
 800a660:	4aba      	ldr	r2, [pc, #744]	; (800a94c <HAL_UART_Init+0x374>)
 800a662:	4293      	cmp	r3, r2
 800a664:	f000 813f 	beq.w	800a8e6 <HAL_UART_Init+0x30e>
 800a668:	4ab9      	ldr	r2, [pc, #740]	; (800a950 <HAL_UART_Init+0x378>)
 800a66a:	4293      	cmp	r3, r2
 800a66c:	f000 81fa 	beq.w	800aa64 <HAL_UART_Init+0x48c>
 800a670:	4ab8      	ldr	r2, [pc, #736]	; (800a954 <HAL_UART_Init+0x37c>)
 800a672:	4293      	cmp	r3, r2
 800a674:	f000 8265 	beq.w	800ab42 <HAL_UART_Init+0x56a>
 800a678:	4ab7      	ldr	r2, [pc, #732]	; (800a958 <HAL_UART_Init+0x380>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	f000 826b 	beq.w	800ab56 <HAL_UART_Init+0x57e>
 800a680:	4ab6      	ldr	r2, [pc, #728]	; (800a95c <HAL_UART_Init+0x384>)
 800a682:	4293      	cmp	r3, r2
 800a684:	f000 8251 	beq.w	800ab2a <HAL_UART_Init+0x552>
  huart->NbRxDataToProcess = 1;
 800a688:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800a68c:	2300      	movs	r3, #0
    return HAL_ERROR;
 800a68e:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 800a690:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a692:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
}
 800a696:	b006      	add	sp, #24
 800a698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a69c:	4bb0      	ldr	r3, [pc, #704]	; (800a960 <HAL_UART_Init+0x388>)
 800a69e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a6a4:	2b28      	cmp	r3, #40	; 0x28
 800a6a6:	d8ef      	bhi.n	800a688 <HAL_UART_Init+0xb0>
 800a6a8:	4aae      	ldr	r2, [pc, #696]	; (800a964 <HAL_UART_Init+0x38c>)
 800a6aa:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800a6ac:	e068      	b.n	800a780 <HAL_UART_Init+0x1a8>
    huart->Lock = HAL_UNLOCKED;
 800a6ae:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800a6b2:	f7f9 f99b 	bl	80039ec <HAL_UART_MspInit>
 800a6b6:	e79a      	b.n	800a5ee <HAL_UART_Init+0x16>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6b8:	6899      	ldr	r1, [r3, #8]
 800a6ba:	4aa0      	ldr	r2, [pc, #640]	; (800a93c <HAL_UART_Init+0x364>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a6bc:	48a8      	ldr	r0, [pc, #672]	; (800a960 <HAL_UART_Init+0x388>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6be:	400a      	ands	r2, r1
 800a6c0:	433a      	orrs	r2, r7
 800a6c2:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a6c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6c6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a6c8:	f022 020f 	bic.w	r2, r2, #15
 800a6cc:	430a      	orrs	r2, r1
 800a6ce:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a6d0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800a6d2:	f003 0307 	and.w	r3, r3, #7
 800a6d6:	2b05      	cmp	r3, #5
 800a6d8:	d8d6      	bhi.n	800a688 <HAL_UART_Init+0xb0>
 800a6da:	4aa3      	ldr	r2, [pc, #652]	; (800a968 <HAL_UART_Init+0x390>)
 800a6dc:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800a6de:	2b20      	cmp	r3, #32
 800a6e0:	f200 8121 	bhi.w	800a926 <HAL_UART_Init+0x34e>
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d9cf      	bls.n	800a688 <HAL_UART_Init+0xb0>
 800a6e8:	3b02      	subs	r3, #2
 800a6ea:	2b1e      	cmp	r3, #30
 800a6ec:	d8cc      	bhi.n	800a688 <HAL_UART_Init+0xb0>
 800a6ee:	a201      	add	r2, pc, #4	; (adr r2, 800a6f4 <HAL_UART_Init+0x11c>)
 800a6f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6f4:	0800aaeb 	.word	0x0800aaeb
 800a6f8:	0800a689 	.word	0x0800a689
 800a6fc:	0800aae1 	.word	0x0800aae1
 800a700:	0800a689 	.word	0x0800a689
 800a704:	0800a689 	.word	0x0800a689
 800a708:	0800a689 	.word	0x0800a689
 800a70c:	0800aad1 	.word	0x0800aad1
 800a710:	0800a689 	.word	0x0800a689
 800a714:	0800a689 	.word	0x0800a689
 800a718:	0800a689 	.word	0x0800a689
 800a71c:	0800a689 	.word	0x0800a689
 800a720:	0800a689 	.word	0x0800a689
 800a724:	0800a689 	.word	0x0800a689
 800a728:	0800a689 	.word	0x0800a689
 800a72c:	0800aabd 	.word	0x0800aabd
 800a730:	0800a689 	.word	0x0800a689
 800a734:	0800a689 	.word	0x0800a689
 800a738:	0800a689 	.word	0x0800a689
 800a73c:	0800a689 	.word	0x0800a689
 800a740:	0800a689 	.word	0x0800a689
 800a744:	0800a689 	.word	0x0800a689
 800a748:	0800a689 	.word	0x0800a689
 800a74c:	0800a689 	.word	0x0800a689
 800a750:	0800a689 	.word	0x0800a689
 800a754:	0800a689 	.word	0x0800a689
 800a758:	0800a689 	.word	0x0800a689
 800a75c:	0800a689 	.word	0x0800a689
 800a760:	0800a689 	.word	0x0800a689
 800a764:	0800a689 	.word	0x0800a689
 800a768:	0800a689 	.word	0x0800a689
 800a76c:	0800a883 	.word	0x0800a883
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a770:	4b7b      	ldr	r3, [pc, #492]	; (800a960 <HAL_UART_Init+0x388>)
 800a772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a774:	f003 0307 	and.w	r3, r3, #7
 800a778:	2b05      	cmp	r3, #5
 800a77a:	d885      	bhi.n	800a688 <HAL_UART_Init+0xb0>
 800a77c:	4a7b      	ldr	r2, [pc, #492]	; (800a96c <HAL_UART_Init+0x394>)
 800a77e:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a780:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a784:	f000 80fe 	beq.w	800a984 <HAL_UART_Init+0x3ac>
    switch (clocksource)
 800a788:	2b20      	cmp	r3, #32
 800a78a:	f200 80ba 	bhi.w	800a902 <HAL_UART_Init+0x32a>
 800a78e:	2b20      	cmp	r3, #32
 800a790:	f63f af7a 	bhi.w	800a688 <HAL_UART_Init+0xb0>
 800a794:	a201      	add	r2, pc, #4	; (adr r2, 800a79c <HAL_UART_Init+0x1c4>)
 800a796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a79a:	bf00      	nop
 800a79c:	0800aab7 	.word	0x0800aab7
 800a7a0:	0800aab1 	.word	0x0800aab1
 800a7a4:	0800a689 	.word	0x0800a689
 800a7a8:	0800a689 	.word	0x0800a689
 800a7ac:	0800aaa7 	.word	0x0800aaa7
 800a7b0:	0800a689 	.word	0x0800a689
 800a7b4:	0800a689 	.word	0x0800a689
 800a7b8:	0800a689 	.word	0x0800a689
 800a7bc:	0800aa8d 	.word	0x0800aa8d
 800a7c0:	0800a689 	.word	0x0800a689
 800a7c4:	0800a689 	.word	0x0800a689
 800a7c8:	0800a689 	.word	0x0800a689
 800a7cc:	0800a689 	.word	0x0800a689
 800a7d0:	0800a689 	.word	0x0800a689
 800a7d4:	0800a689 	.word	0x0800a689
 800a7d8:	0800a689 	.word	0x0800a689
 800a7dc:	0800aa79 	.word	0x0800aa79
 800a7e0:	0800a689 	.word	0x0800a689
 800a7e4:	0800a689 	.word	0x0800a689
 800a7e8:	0800a689 	.word	0x0800a689
 800a7ec:	0800a689 	.word	0x0800a689
 800a7f0:	0800a689 	.word	0x0800a689
 800a7f4:	0800a689 	.word	0x0800a689
 800a7f8:	0800a689 	.word	0x0800a689
 800a7fc:	0800a689 	.word	0x0800a689
 800a800:	0800a689 	.word	0x0800a689
 800a804:	0800a689 	.word	0x0800a689
 800a808:	0800a689 	.word	0x0800a689
 800a80c:	0800a689 	.word	0x0800a689
 800a810:	0800a689 	.word	0x0800a689
 800a814:	0800a689 	.word	0x0800a689
 800a818:	0800a689 	.word	0x0800a689
 800a81c:	0800a821 	.word	0x0800a821
        pclk = (uint32_t) CSI_VALUE;
 800a820:	4853      	ldr	r0, [pc, #332]	; (800a970 <HAL_UART_Init+0x398>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a822:	4b54      	ldr	r3, [pc, #336]	; (800a974 <HAL_UART_Init+0x39c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a824:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a828:	6862      	ldr	r2, [r4, #4]
 800a82a:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800a82e:	fbb0 f3f3 	udiv	r3, r0, r3
 800a832:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800a836:	fbb3 f3f2 	udiv	r3, r3, r2
 800a83a:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a83c:	f1a3 0210 	sub.w	r2, r3, #16
 800a840:	428a      	cmp	r2, r1
 800a842:	f63f af21 	bhi.w	800a688 <HAL_UART_Init+0xb0>
        huart->Instance->BRR = usartdiv;
 800a846:	6820      	ldr	r0, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a848:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  huart->RxISR = NULL;
 800a84c:	2200      	movs	r2, #0
        huart->Instance->BRR = usartdiv;
 800a84e:	60c3      	str	r3, [r0, #12]
  huart->NbRxDataToProcess = 1;
 800a850:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a852:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a856:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d14e      	bne.n	800a8fa <HAL_UART_Init+0x322>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a85c:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800a85e:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a860:	685a      	ldr	r2, [r3, #4]
 800a862:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a866:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a868:	689a      	ldr	r2, [r3, #8]
 800a86a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a86e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800a870:	681a      	ldr	r2, [r3, #0]
 800a872:	f042 0201 	orr.w	r2, r2, #1
 800a876:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800a878:	f7ff fe4a 	bl	800a510 <UART_CheckIdleState>
}
 800a87c:	b006      	add	sp, #24
 800a87e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pclk = (uint32_t) CSI_VALUE;
 800a882:	483b      	ldr	r0, [pc, #236]	; (800a970 <HAL_UART_Init+0x398>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a884:	4b3b      	ldr	r3, [pc, #236]	; (800a974 <HAL_UART_Init+0x39c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a886:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a888:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a88c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a890:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a894:	428b      	cmp	r3, r1
 800a896:	f4ff aef7 	bcc.w	800a688 <HAL_UART_Init+0xb0>
 800a89a:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800a89e:	f63f aef3 	bhi.w	800a688 <HAL_UART_Init+0xb0>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8a2:	f04f 0800 	mov.w	r8, #0
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	4641      	mov	r1, r8
 800a8aa:	f7f5 fd71 	bl	8000390 <__aeabi_uldivmod>
 800a8ae:	462a      	mov	r2, r5
 800a8b0:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 800a8b4:	4643      	mov	r3, r8
 800a8b6:	020f      	lsls	r7, r1, #8
 800a8b8:	0206      	lsls	r6, r0, #8
 800a8ba:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 800a8be:	eb16 000c 	adds.w	r0, r6, ip
 800a8c2:	f147 0100 	adc.w	r1, r7, #0
 800a8c6:	f7f5 fd63 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a8ca:	4b2b      	ldr	r3, [pc, #172]	; (800a978 <HAL_UART_Init+0x3a0>)
 800a8cc:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	f63f aed9 	bhi.w	800a688 <HAL_UART_Init+0xb0>
          huart->Instance->BRR = usartdiv;
 800a8d6:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a8d8:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 800a8dc:	60d0      	str	r0, [r2, #12]
  huart->NbRxDataToProcess = 1;
 800a8de:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a8e0:	e9c4 881c 	strd	r8, r8, [r4, #112]	; 0x70
 800a8e4:	e7b7      	b.n	800a856 <HAL_UART_Init+0x27e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a8e6:	4b1e      	ldr	r3, [pc, #120]	; (800a960 <HAL_UART_Init+0x388>)
 800a8e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8ea:	f003 0307 	and.w	r3, r3, #7
 800a8ee:	2b05      	cmp	r3, #5
 800a8f0:	f63f aeca 	bhi.w	800a688 <HAL_UART_Init+0xb0>
 800a8f4:	4a21      	ldr	r2, [pc, #132]	; (800a97c <HAL_UART_Init+0x3a4>)
 800a8f6:	5cd3      	ldrb	r3, [r2, r3]
 800a8f8:	e742      	b.n	800a780 <HAL_UART_Init+0x1a8>
    UART_AdvFeatureConfig(huart);
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	f7ff fdb0 	bl	800a460 <UART_AdvFeatureConfig>
 800a900:	e7ac      	b.n	800a85c <HAL_UART_Init+0x284>
    switch (clocksource)
 800a902:	2b40      	cmp	r3, #64	; 0x40
 800a904:	f47f aec0 	bne.w	800a688 <HAL_UART_Init+0xb0>
 800a908:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a90c:	e789      	b.n	800a822 <HAL_UART_Init+0x24a>
    return HAL_ERROR;
 800a90e:	2001      	movs	r0, #1
}
 800a910:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a912:	4b13      	ldr	r3, [pc, #76]	; (800a960 <HAL_UART_Init+0x388>)
 800a914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a916:	f003 0307 	and.w	r3, r3, #7
 800a91a:	2b05      	cmp	r3, #5
 800a91c:	f63f aeb4 	bhi.w	800a688 <HAL_UART_Init+0xb0>
 800a920:	4a17      	ldr	r2, [pc, #92]	; (800a980 <HAL_UART_Init+0x3a8>)
 800a922:	5cd3      	ldrb	r3, [r2, r3]
 800a924:	e72c      	b.n	800a780 <HAL_UART_Init+0x1a8>
    switch (clocksource)
 800a926:	2b40      	cmp	r3, #64	; 0x40
 800a928:	f47f aeae 	bne.w	800a688 <HAL_UART_Init+0xb0>
 800a92c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a930:	e7a8      	b.n	800a884 <HAL_UART_Init+0x2ac>
 800a932:	bf00      	nop
 800a934:	cfff69f3 	.word	0xcfff69f3
 800a938:	58000c00 	.word	0x58000c00
 800a93c:	11fff4ff 	.word	0x11fff4ff
 800a940:	40011000 	.word	0x40011000
 800a944:	40004400 	.word	0x40004400
 800a948:	40004800 	.word	0x40004800
 800a94c:	40004c00 	.word	0x40004c00
 800a950:	40005000 	.word	0x40005000
 800a954:	40011400 	.word	0x40011400
 800a958:	40007800 	.word	0x40007800
 800a95c:	40007c00 	.word	0x40007c00
 800a960:	58024400 	.word	0x58024400
 800a964:	08017e38 	.word	0x08017e38
 800a968:	08017e6c 	.word	0x08017e6c
 800a96c:	08017e64 	.word	0x08017e64
 800a970:	003d0900 	.word	0x003d0900
 800a974:	08017e74 	.word	0x08017e74
 800a978:	000ffcff 	.word	0x000ffcff
 800a97c:	08017e64 	.word	0x08017e64
 800a980:	08017e64 	.word	0x08017e64
    switch (clocksource)
 800a984:	2b20      	cmp	r3, #32
 800a986:	d86a      	bhi.n	800aa5e <HAL_UART_Init+0x486>
 800a988:	2b20      	cmp	r3, #32
 800a98a:	f63f ae7d 	bhi.w	800a688 <HAL_UART_Init+0xb0>
 800a98e:	a201      	add	r2, pc, #4	; (adr r2, 800a994 <HAL_UART_Init+0x3bc>)
 800a990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a994:	0800aafd 	.word	0x0800aafd
 800a998:	0800aaf1 	.word	0x0800aaf1
 800a99c:	0800a689 	.word	0x0800a689
 800a9a0:	0800a689 	.word	0x0800a689
 800a9a4:	0800ab21 	.word	0x0800ab21
 800a9a8:	0800a689 	.word	0x0800a689
 800a9ac:	0800a689 	.word	0x0800a689
 800a9b0:	0800a689 	.word	0x0800a689
 800a9b4:	0800ab17 	.word	0x0800ab17
 800a9b8:	0800a689 	.word	0x0800a689
 800a9bc:	0800a689 	.word	0x0800a689
 800a9c0:	0800a689 	.word	0x0800a689
 800a9c4:	0800a689 	.word	0x0800a689
 800a9c8:	0800a689 	.word	0x0800a689
 800a9cc:	0800a689 	.word	0x0800a689
 800a9d0:	0800a689 	.word	0x0800a689
 800a9d4:	0800ab03 	.word	0x0800ab03
 800a9d8:	0800a689 	.word	0x0800a689
 800a9dc:	0800a689 	.word	0x0800a689
 800a9e0:	0800a689 	.word	0x0800a689
 800a9e4:	0800a689 	.word	0x0800a689
 800a9e8:	0800a689 	.word	0x0800a689
 800a9ec:	0800a689 	.word	0x0800a689
 800a9f0:	0800a689 	.word	0x0800a689
 800a9f4:	0800a689 	.word	0x0800a689
 800a9f8:	0800a689 	.word	0x0800a689
 800a9fc:	0800a689 	.word	0x0800a689
 800aa00:	0800a689 	.word	0x0800a689
 800aa04:	0800a689 	.word	0x0800a689
 800aa08:	0800a689 	.word	0x0800a689
 800aa0c:	0800a689 	.word	0x0800a689
 800aa10:	0800a689 	.word	0x0800a689
 800aa14:	0800aa19 	.word	0x0800aa19
        pclk = (uint32_t) CSI_VALUE;
 800aa18:	4857      	ldr	r0, [pc, #348]	; (800ab78 <HAL_UART_Init+0x5a0>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa1a:	4b58      	ldr	r3, [pc, #352]	; (800ab7c <HAL_UART_Init+0x5a4>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa1c:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa20:	6862      	ldr	r2, [r4, #4]
 800aa22:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 800aa26:	0853      	lsrs	r3, r2, #1
 800aa28:	fbb0 f0f5 	udiv	r0, r0, r5
 800aa2c:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800aa30:	fbb0 f0f2 	udiv	r0, r0, r2
 800aa34:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa36:	f1a2 0310 	sub.w	r3, r2, #16
 800aa3a:	428b      	cmp	r3, r1
 800aa3c:	f63f ae24 	bhi.w	800a688 <HAL_UART_Init+0xb0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa40:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa44:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 800aa48:	6825      	ldr	r5, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800aa4a:	f04f 1001 	mov.w	r0, #65537	; 0x10001
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa4e:	b29b      	uxth	r3, r3
  huart->RxISR = NULL;
 800aa50:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 800aa52:	4313      	orrs	r3, r2
 800aa54:	60eb      	str	r3, [r5, #12]
  huart->NbRxDataToProcess = 1;
 800aa56:	66a0      	str	r0, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800aa58:	e9c4 111c 	strd	r1, r1, [r4, #112]	; 0x70
  return ret;
 800aa5c:	e6fb      	b.n	800a856 <HAL_UART_Init+0x27e>
    switch (clocksource)
 800aa5e:	2b40      	cmp	r3, #64	; 0x40
 800aa60:	d0db      	beq.n	800aa1a <HAL_UART_Init+0x442>
 800aa62:	e611      	b.n	800a688 <HAL_UART_Init+0xb0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa64:	4b46      	ldr	r3, [pc, #280]	; (800ab80 <HAL_UART_Init+0x5a8>)
 800aa66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa68:	f003 0307 	and.w	r3, r3, #7
 800aa6c:	2b05      	cmp	r3, #5
 800aa6e:	f63f ae0b 	bhi.w	800a688 <HAL_UART_Init+0xb0>
 800aa72:	4a44      	ldr	r2, [pc, #272]	; (800ab84 <HAL_UART_Init+0x5ac>)
 800aa74:	5cd3      	ldrb	r3, [r2, r3]
 800aa76:	e683      	b.n	800a780 <HAL_UART_Init+0x1a8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa78:	4b41      	ldr	r3, [pc, #260]	; (800ab80 <HAL_UART_Init+0x5a8>)
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	0692      	lsls	r2, r2, #26
 800aa7e:	d574      	bpl.n	800ab6a <HAL_UART_Init+0x592>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	4841      	ldr	r0, [pc, #260]	; (800ab88 <HAL_UART_Init+0x5b0>)
 800aa84:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800aa88:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800aa8a:	e6ca      	b.n	800a822 <HAL_UART_Init+0x24a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa8c:	a803      	add	r0, sp, #12
 800aa8e:	f7fe fd3d 	bl	800950c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aa92:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800aa94:	2800      	cmp	r0, #0
 800aa96:	d152      	bne.n	800ab3e <HAL_UART_Init+0x566>
  huart->NbRxDataToProcess = 1;
 800aa98:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800aa9c:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800aa9e:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800aaa0:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  return ret;
 800aaa4:	e6d7      	b.n	800a856 <HAL_UART_Init+0x27e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aaa6:	4668      	mov	r0, sp
 800aaa8:	f7fe fc84 	bl	80093b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aaac:	9801      	ldr	r0, [sp, #4]
        break;
 800aaae:	e7f1      	b.n	800aa94 <HAL_UART_Init+0x4bc>
        pclk = HAL_RCC_GetPCLK2Freq();
 800aab0:	f7fd fdd8 	bl	8008664 <HAL_RCC_GetPCLK2Freq>
        break;
 800aab4:	e7ee      	b.n	800aa94 <HAL_UART_Init+0x4bc>
        pclk = HAL_RCC_GetPCLK1Freq();
 800aab6:	f7fd fd8d 	bl	80085d4 <HAL_RCC_GetPCLK1Freq>
        break;
 800aaba:	e7eb      	b.n	800aa94 <HAL_UART_Init+0x4bc>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aabc:	4b30      	ldr	r3, [pc, #192]	; (800ab80 <HAL_UART_Init+0x5a8>)
 800aabe:	681a      	ldr	r2, [r3, #0]
 800aac0:	0690      	lsls	r0, r2, #26
 800aac2:	d554      	bpl.n	800ab6e <HAL_UART_Init+0x596>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4830      	ldr	r0, [pc, #192]	; (800ab88 <HAL_UART_Init+0x5b0>)
 800aac8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800aacc:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800aace:	e6d9      	b.n	800a884 <HAL_UART_Init+0x2ac>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aad0:	a803      	add	r0, sp, #12
 800aad2:	f7fe fd1b 	bl	800950c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aad6:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800aad8:	2800      	cmp	r0, #0
 800aada:	d0dd      	beq.n	800aa98 <HAL_UART_Init+0x4c0>
 800aadc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800aade:	e6d1      	b.n	800a884 <HAL_UART_Init+0x2ac>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aae0:	4668      	mov	r0, sp
 800aae2:	f7fe fc67 	bl	80093b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aae6:	9801      	ldr	r0, [sp, #4]
        break;
 800aae8:	e7f6      	b.n	800aad8 <HAL_UART_Init+0x500>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800aaea:	f7fe fc51 	bl	8009390 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800aaee:	e7f3      	b.n	800aad8 <HAL_UART_Init+0x500>
        pclk = HAL_RCC_GetPCLK2Freq();
 800aaf0:	f7fd fdb8 	bl	8008664 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	d0cf      	beq.n	800aa98 <HAL_UART_Init+0x4c0>
 800aaf8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aafa:	e78e      	b.n	800aa1a <HAL_UART_Init+0x442>
        pclk = HAL_RCC_GetPCLK1Freq();
 800aafc:	f7fd fd6a 	bl	80085d4 <HAL_RCC_GetPCLK1Freq>
        break;
 800ab00:	e7f8      	b.n	800aaf4 <HAL_UART_Init+0x51c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab02:	4b1f      	ldr	r3, [pc, #124]	; (800ab80 <HAL_UART_Init+0x5a8>)
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	0691      	lsls	r1, r2, #26
 800ab08:	d533      	bpl.n	800ab72 <HAL_UART_Init+0x59a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	481e      	ldr	r0, [pc, #120]	; (800ab88 <HAL_UART_Init+0x5b0>)
 800ab0e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ab12:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800ab14:	e781      	b.n	800aa1a <HAL_UART_Init+0x442>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab16:	a803      	add	r0, sp, #12
 800ab18:	f7fe fcf8 	bl	800950c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ab1c:	9804      	ldr	r0, [sp, #16]
        break;
 800ab1e:	e7e9      	b.n	800aaf4 <HAL_UART_Init+0x51c>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab20:	4668      	mov	r0, sp
 800ab22:	f7fe fc47 	bl	80093b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ab26:	9801      	ldr	r0, [sp, #4]
        break;
 800ab28:	e7e4      	b.n	800aaf4 <HAL_UART_Init+0x51c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ab2a:	4b15      	ldr	r3, [pc, #84]	; (800ab80 <HAL_UART_Init+0x5a8>)
 800ab2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab2e:	f003 0307 	and.w	r3, r3, #7
 800ab32:	2b05      	cmp	r3, #5
 800ab34:	f63f ada8 	bhi.w	800a688 <HAL_UART_Init+0xb0>
 800ab38:	4a14      	ldr	r2, [pc, #80]	; (800ab8c <HAL_UART_Init+0x5b4>)
 800ab3a:	5cd3      	ldrb	r3, [r2, r3]
 800ab3c:	e620      	b.n	800a780 <HAL_UART_Init+0x1a8>
 800ab3e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ab40:	e66f      	b.n	800a822 <HAL_UART_Init+0x24a>
 800ab42:	4b0f      	ldr	r3, [pc, #60]	; (800ab80 <HAL_UART_Init+0x5a8>)
 800ab44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ab4a:	2b28      	cmp	r3, #40	; 0x28
 800ab4c:	f63f ad9c 	bhi.w	800a688 <HAL_UART_Init+0xb0>
 800ab50:	4a0f      	ldr	r2, [pc, #60]	; (800ab90 <HAL_UART_Init+0x5b8>)
 800ab52:	5cd3      	ldrb	r3, [r2, r3]
 800ab54:	e614      	b.n	800a780 <HAL_UART_Init+0x1a8>
 800ab56:	4b0a      	ldr	r3, [pc, #40]	; (800ab80 <HAL_UART_Init+0x5a8>)
 800ab58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab5a:	f003 0307 	and.w	r3, r3, #7
 800ab5e:	2b05      	cmp	r3, #5
 800ab60:	f63f ad92 	bhi.w	800a688 <HAL_UART_Init+0xb0>
 800ab64:	4a0b      	ldr	r2, [pc, #44]	; (800ab94 <HAL_UART_Init+0x5bc>)
 800ab66:	5cd3      	ldrb	r3, [r2, r3]
 800ab68:	e60a      	b.n	800a780 <HAL_UART_Init+0x1a8>
          pclk = (uint32_t) HSI_VALUE;
 800ab6a:	4807      	ldr	r0, [pc, #28]	; (800ab88 <HAL_UART_Init+0x5b0>)
 800ab6c:	e659      	b.n	800a822 <HAL_UART_Init+0x24a>
          pclk = (uint32_t) HSI_VALUE;
 800ab6e:	4806      	ldr	r0, [pc, #24]	; (800ab88 <HAL_UART_Init+0x5b0>)
 800ab70:	e688      	b.n	800a884 <HAL_UART_Init+0x2ac>
          pclk = (uint32_t) HSI_VALUE;
 800ab72:	4805      	ldr	r0, [pc, #20]	; (800ab88 <HAL_UART_Init+0x5b0>)
 800ab74:	e751      	b.n	800aa1a <HAL_UART_Init+0x442>
 800ab76:	bf00      	nop
 800ab78:	003d0900 	.word	0x003d0900
 800ab7c:	08017e74 	.word	0x08017e74
 800ab80:	58024400 	.word	0x58024400
 800ab84:	08017e64 	.word	0x08017e64
 800ab88:	03d09000 	.word	0x03d09000
 800ab8c:	08017e64 	.word	0x08017e64
 800ab90:	08017e38 	.word	0x08017e38
 800ab94:	08017e64 	.word	0x08017e64

0800ab98 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ab98:	4770      	bx	lr
 800ab9a:	bf00      	nop

0800ab9c <HAL_UARTEx_RxFifoFullCallback>:
 800ab9c:	4770      	bx	lr
 800ab9e:	bf00      	nop

0800aba0 <HAL_UARTEx_TxFifoEmptyCallback>:
 800aba0:	4770      	bx	lr
 800aba2:	bf00      	nop

0800aba4 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aba4:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800aba8:	2a01      	cmp	r2, #1
 800abaa:	d017      	beq.n	800abdc <HAL_UARTEx_DisableFifoMode+0x38>
 800abac:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 800abae:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800abb0:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abb2:	681a      	ldr	r2, [r3, #0]
{
 800abb4:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 800abb6:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800abba:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abbc:	6814      	ldr	r4, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800abbe:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 800abc0:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800abc2:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800abc6:	f025 0501 	bic.w	r5, r5, #1
 800abca:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800abcc:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800abce:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800abd0:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800abd4:	f8c3 6084 	str.w	r6, [r3, #132]	; 0x84
}
 800abd8:	bc70      	pop	{r4, r5, r6}
 800abda:	4770      	bx	lr
  __HAL_LOCK(huart);
 800abdc:	2002      	movs	r0, #2
}
 800abde:	4770      	bx	lr

0800abe0 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abe0:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800abe4:	2a01      	cmp	r2, #1
 800abe6:	d033      	beq.n	800ac50 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 800abe8:	4603      	mov	r3, r0
 800abea:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abec:	681a      	ldr	r2, [r3, #0]
{
 800abee:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800abf0:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abf4:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abf6:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800abf8:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800abfa:	f020 0001 	bic.w	r0, r0, #1
 800abfe:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ac00:	6890      	ldr	r0, [r2, #8]
 800ac02:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800ac06:	4301      	orrs	r1, r0
 800ac08:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ac0a:	b1f5      	cbz	r5, 800ac4a <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ac0c:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac0e:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac10:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac14:	480f      	ldr	r0, [pc, #60]	; (800ac54 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac16:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800ac18:	4f0f      	ldr	r7, [pc, #60]	; (800ac58 <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac1a:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac1c:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac1e:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800ac20:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac22:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800ac24:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac26:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac2a:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800ac2e:	2520      	movs	r5, #32
 800ac30:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800ac34:	2100      	movs	r1, #0
 800ac36:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac3a:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800ac3c:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ac3e:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800ac42:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800ac46:	bcf0      	pop	{r4, r5, r6, r7}
 800ac48:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800ac4a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800ac4c:	4608      	mov	r0, r1
 800ac4e:	e7ee      	b.n	800ac2e <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800ac50:	2002      	movs	r0, #2
}
 800ac52:	4770      	bx	lr
 800ac54:	08017e94 	.word	0x08017e94
 800ac58:	08017e8c 	.word	0x08017e8c

0800ac5c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800ac5c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800ac60:	2a01      	cmp	r2, #1
 800ac62:	d033      	beq.n	800accc <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 800ac64:	4603      	mov	r3, r0
 800ac66:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac68:	681a      	ldr	r2, [r3, #0]
{
 800ac6a:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800ac6c:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac70:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800ac72:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ac74:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800ac76:	f020 0001 	bic.w	r0, r0, #1
 800ac7a:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ac7c:	6890      	ldr	r0, [r2, #8]
 800ac7e:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800ac82:	4301      	orrs	r1, r0
 800ac84:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ac86:	b1f5      	cbz	r5, 800acc6 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ac88:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac8a:	6895      	ldr	r5, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac8c:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac90:	480f      	ldr	r0, [pc, #60]	; (800acd0 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac92:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800ac94:	4f0f      	ldr	r7, [pc, #60]	; (800acd4 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac96:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac98:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac9a:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800ac9c:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac9e:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800aca0:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aca2:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aca6:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800acaa:	2520      	movs	r5, #32
 800acac:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800acb0:	2100      	movs	r1, #0
 800acb2:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acb6:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800acb8:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800acba:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800acbe:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800acc2:	bcf0      	pop	{r4, r5, r6, r7}
 800acc4:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800acc6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800acc8:	4608      	mov	r0, r1
 800acca:	e7ee      	b.n	800acaa <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800accc:	2002      	movs	r0, #2
}
 800acce:	4770      	bx	lr
 800acd0:	08017e94 	.word	0x08017e94
 800acd4:	08017e8c 	.word	0x08017e8c

0800acd8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800acd8:	b084      	sub	sp, #16
 800acda:	b470      	push	{r4, r5, r6}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800acdc:	9e09      	ldr	r6, [sp, #36]	; 0x24
{
 800acde:	ad04      	add	r5, sp, #16
 800ace0:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ace2:	2e01      	cmp	r6, #1
{
 800ace4:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ace8:	d137      	bne.n	800ad5a <USB_CoreInit+0x82>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800acea:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800acec:	4b31      	ldr	r3, [pc, #196]	; (800adb4 <USB_CoreInit+0xdc>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800acee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800acf2:	9910      	ldr	r1, [sp, #64]	; 0x40
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800acf4:	6382      	str	r2, [r0, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 800acf6:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800acf8:	68c2      	ldr	r2, [r0, #12]
 800acfa:	ea03 0302 	and.w	r3, r3, r2
 800acfe:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ad00:	68c3      	ldr	r3, [r0, #12]
 800ad02:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800ad06:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800ad08:	d04a      	beq.n	800ada0 <USB_CoreInit+0xc8>
{
 800ad0a:	4b2b      	ldr	r3, [pc, #172]	; (800adb8 <USB_CoreInit+0xe0>)
 800ad0c:	e001      	b.n	800ad12 <USB_CoreInit+0x3a>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	d04b      	beq.n	800adaa <USB_CoreInit+0xd2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad12:	6922      	ldr	r2, [r4, #16]
 800ad14:	2a00      	cmp	r2, #0
 800ad16:	dafa      	bge.n	800ad0e <USB_CoreInit+0x36>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ad18:	6922      	ldr	r2, [r4, #16]
 800ad1a:	4b27      	ldr	r3, [pc, #156]	; (800adb8 <USB_CoreInit+0xe0>)
 800ad1c:	f042 0201 	orr.w	r2, r2, #1
 800ad20:	6122      	str	r2, [r4, #16]

  do
  {
    if (++count > 200000U)
 800ad22:	e001      	b.n	800ad28 <USB_CoreInit+0x50>
 800ad24:	3b01      	subs	r3, #1
 800ad26:	d040      	beq.n	800adaa <USB_CoreInit+0xd2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ad28:	6920      	ldr	r0, [r4, #16]
 800ad2a:	f010 0001 	ands.w	r0, r0, #1
 800ad2e:	d1f9      	bne.n	800ad24 <USB_CoreInit+0x4c>
  if (cfg.dma_enable == 1U)
 800ad30:	9b07      	ldr	r3, [sp, #28]
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	d10e      	bne.n	800ad54 <USB_CoreInit+0x7c>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800ad36:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800ad38:	4b20      	ldr	r3, [pc, #128]	; (800adbc <USB_CoreInit+0xe4>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800ad3a:	b292      	uxth	r2, r2
 800ad3c:	65e2      	str	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800ad3e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800ad40:	4313      	orrs	r3, r2
 800ad42:	65e3      	str	r3, [r4, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ad44:	68a3      	ldr	r3, [r4, #8]
 800ad46:	f043 0306 	orr.w	r3, r3, #6
 800ad4a:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ad4c:	68a3      	ldr	r3, [r4, #8]
 800ad4e:	f043 0320 	orr.w	r3, r3, #32
 800ad52:	60a3      	str	r3, [r4, #8]
}
 800ad54:	bc70      	pop	{r4, r5, r6}
 800ad56:	b004      	add	sp, #16
 800ad58:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ad5a:	68c2      	ldr	r2, [r0, #12]
 800ad5c:	4b16      	ldr	r3, [pc, #88]	; (800adb8 <USB_CoreInit+0xe0>)
 800ad5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad62:	60c2      	str	r2, [r0, #12]
    if (++count > 200000U)
 800ad64:	e001      	b.n	800ad6a <USB_CoreInit+0x92>
 800ad66:	3b01      	subs	r3, #1
 800ad68:	d021      	beq.n	800adae <USB_CoreInit+0xd6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad6a:	6922      	ldr	r2, [r4, #16]
 800ad6c:	2a00      	cmp	r2, #0
 800ad6e:	dafa      	bge.n	800ad66 <USB_CoreInit+0x8e>
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ad70:	6922      	ldr	r2, [r4, #16]
 800ad72:	4b11      	ldr	r3, [pc, #68]	; (800adb8 <USB_CoreInit+0xe0>)
 800ad74:	f042 0201 	orr.w	r2, r2, #1
 800ad78:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800ad7a:	e001      	b.n	800ad80 <USB_CoreInit+0xa8>
 800ad7c:	3b01      	subs	r3, #1
 800ad7e:	d016      	beq.n	800adae <USB_CoreInit+0xd6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ad80:	6920      	ldr	r0, [r4, #16]
 800ad82:	f010 0001 	ands.w	r0, r0, #1
 800ad86:	d1f9      	bne.n	800ad7c <USB_CoreInit+0xa4>
    if (cfg.battery_charging_enable == 0U)
 800ad88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad8a:	b923      	cbnz	r3, 800ad96 <USB_CoreInit+0xbe>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ad8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ad8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad92:	63a3      	str	r3, [r4, #56]	; 0x38
 800ad94:	e7cc      	b.n	800ad30 <USB_CoreInit+0x58>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ad96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ad98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad9c:	63a3      	str	r3, [r4, #56]	; 0x38
 800ad9e:	e7c7      	b.n	800ad30 <USB_CoreInit+0x58>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ada0:	68c3      	ldr	r3, [r0, #12]
 800ada2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ada6:	60c3      	str	r3, [r0, #12]
 800ada8:	e7af      	b.n	800ad0a <USB_CoreInit+0x32>
      return HAL_TIMEOUT;
 800adaa:	2003      	movs	r0, #3
 800adac:	e7c0      	b.n	800ad30 <USB_CoreInit+0x58>
 800adae:	2003      	movs	r0, #3
 800adb0:	e7ea      	b.n	800ad88 <USB_CoreInit+0xb0>
 800adb2:	bf00      	nop
 800adb4:	ffbdffbf 	.word	0xffbdffbf
 800adb8:	00030d40 	.word	0x00030d40
 800adbc:	03ee0000 	.word	0x03ee0000

0800adc0 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800adc0:	2a02      	cmp	r2, #2
{
 800adc2:	4603      	mov	r3, r0
 800adc4:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 800adc6:	d00c      	beq.n	800ade2 <USB_SetTurnaroundTime+0x22>
 800adc8:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800adcc:	68d9      	ldr	r1, [r3, #12]
}
 800adce:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800add0:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800add4:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800add6:	68da      	ldr	r2, [r3, #12]
 800add8:	4322      	orrs	r2, r4
}
 800adda:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800adde:	60da      	str	r2, [r3, #12]
}
 800ade0:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ade2:	4a23      	ldr	r2, [pc, #140]	; (800ae70 <USB_SetTurnaroundTime+0xb0>)
 800ade4:	4823      	ldr	r0, [pc, #140]	; (800ae74 <USB_SetTurnaroundTime+0xb4>)
 800ade6:	440a      	add	r2, r1
 800ade8:	4282      	cmp	r2, r0
 800adea:	d92c      	bls.n	800ae46 <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800adec:	4a22      	ldr	r2, [pc, #136]	; (800ae78 <USB_SetTurnaroundTime+0xb8>)
 800adee:	4823      	ldr	r0, [pc, #140]	; (800ae7c <USB_SetTurnaroundTime+0xbc>)
 800adf0:	440a      	add	r2, r1
 800adf2:	4282      	cmp	r2, r0
 800adf4:	d92a      	bls.n	800ae4c <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800adf6:	4a22      	ldr	r2, [pc, #136]	; (800ae80 <USB_SetTurnaroundTime+0xc0>)
 800adf8:	4822      	ldr	r0, [pc, #136]	; (800ae84 <USB_SetTurnaroundTime+0xc4>)
 800adfa:	440a      	add	r2, r1
 800adfc:	4282      	cmp	r2, r0
 800adfe:	d928      	bls.n	800ae52 <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ae00:	4a21      	ldr	r2, [pc, #132]	; (800ae88 <USB_SetTurnaroundTime+0xc8>)
 800ae02:	4822      	ldr	r0, [pc, #136]	; (800ae8c <USB_SetTurnaroundTime+0xcc>)
 800ae04:	440a      	add	r2, r1
 800ae06:	4282      	cmp	r2, r0
 800ae08:	d326      	bcc.n	800ae58 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ae0a:	4a21      	ldr	r2, [pc, #132]	; (800ae90 <USB_SetTurnaroundTime+0xd0>)
 800ae0c:	4821      	ldr	r0, [pc, #132]	; (800ae94 <USB_SetTurnaroundTime+0xd4>)
 800ae0e:	440a      	add	r2, r1
 800ae10:	4282      	cmp	r2, r0
 800ae12:	d924      	bls.n	800ae5e <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ae14:	4a20      	ldr	r2, [pc, #128]	; (800ae98 <USB_SetTurnaroundTime+0xd8>)
 800ae16:	4821      	ldr	r0, [pc, #132]	; (800ae9c <USB_SetTurnaroundTime+0xdc>)
 800ae18:	440a      	add	r2, r1
 800ae1a:	4282      	cmp	r2, r0
 800ae1c:	d322      	bcc.n	800ae64 <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ae1e:	4a20      	ldr	r2, [pc, #128]	; (800aea0 <USB_SetTurnaroundTime+0xe0>)
 800ae20:	4820      	ldr	r0, [pc, #128]	; (800aea4 <USB_SetTurnaroundTime+0xe4>)
 800ae22:	440a      	add	r2, r1
 800ae24:	4282      	cmp	r2, r0
 800ae26:	d3cf      	bcc.n	800adc8 <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ae28:	4a1f      	ldr	r2, [pc, #124]	; (800aea8 <USB_SetTurnaroundTime+0xe8>)
 800ae2a:	4820      	ldr	r0, [pc, #128]	; (800aeac <USB_SetTurnaroundTime+0xec>)
 800ae2c:	440a      	add	r2, r1
 800ae2e:	4282      	cmp	r2, r0
 800ae30:	d31b      	bcc.n	800ae6a <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ae32:	4a1f      	ldr	r2, [pc, #124]	; (800aeb0 <USB_SetTurnaroundTime+0xf0>)
 800ae34:	4c1f      	ldr	r4, [pc, #124]	; (800aeb4 <USB_SetTurnaroundTime+0xf4>)
 800ae36:	440a      	add	r2, r1
 800ae38:	42a2      	cmp	r2, r4
 800ae3a:	bf34      	ite	cc
 800ae3c:	f44f 54e0 	movcc.w	r4, #7168	; 0x1c00
 800ae40:	f44f 54c0 	movcs.w	r4, #6144	; 0x1800
 800ae44:	e7c2      	b.n	800adcc <USB_SetTurnaroundTime+0xc>
 800ae46:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 800ae4a:	e7bf      	b.n	800adcc <USB_SetTurnaroundTime+0xc>
 800ae4c:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800ae50:	e7bc      	b.n	800adcc <USB_SetTurnaroundTime+0xc>
 800ae52:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 800ae56:	e7b9      	b.n	800adcc <USB_SetTurnaroundTime+0xc>
 800ae58:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800ae5c:	e7b6      	b.n	800adcc <USB_SetTurnaroundTime+0xc>
 800ae5e:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800ae62:	e7b3      	b.n	800adcc <USB_SetTurnaroundTime+0xc>
 800ae64:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800ae68:	e7b0      	b.n	800adcc <USB_SetTurnaroundTime+0xc>
 800ae6a:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800ae6e:	e7ad      	b.n	800adcc <USB_SetTurnaroundTime+0xc>
 800ae70:	ff275340 	.word	0xff275340
 800ae74:	000c34ff 	.word	0x000c34ff
 800ae78:	ff1b1e40 	.word	0xff1b1e40
 800ae7c:	000f423f 	.word	0x000f423f
 800ae80:	ff0bdc00 	.word	0xff0bdc00
 800ae84:	00124f7f 	.word	0x00124f7f
 800ae88:	fef98c80 	.word	0xfef98c80
 800ae8c:	0013d620 	.word	0x0013d620
 800ae90:	fee5b660 	.word	0xfee5b660
 800ae94:	0016e35f 	.word	0x0016e35f
 800ae98:	feced300 	.word	0xfeced300
 800ae9c:	001b7740 	.word	0x001b7740
 800aea0:	feb35bc0 	.word	0xfeb35bc0
 800aea4:	002191c0 	.word	0x002191c0
 800aea8:	fe91ca00 	.word	0xfe91ca00
 800aeac:	00387520 	.word	0x00387520
 800aeb0:	fe5954e0 	.word	0xfe5954e0
 800aeb4:	00419ce0 	.word	0x00419ce0

0800aeb8 <USB_EnableGlobalInt>:
{
 800aeb8:	4603      	mov	r3, r0
}
 800aeba:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800aebc:	689a      	ldr	r2, [r3, #8]
 800aebe:	f042 0201 	orr.w	r2, r2, #1
 800aec2:	609a      	str	r2, [r3, #8]
}
 800aec4:	4770      	bx	lr
 800aec6:	bf00      	nop

0800aec8 <USB_DisableGlobalInt>:
{
 800aec8:	4603      	mov	r3, r0
}
 800aeca:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800aecc:	689a      	ldr	r2, [r3, #8]
 800aece:	f022 0201 	bic.w	r2, r2, #1
 800aed2:	609a      	str	r2, [r3, #8]
}
 800aed4:	4770      	bx	lr
 800aed6:	bf00      	nop

0800aed8 <USB_SetCurrentMode>:
{
 800aed8:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800aeda:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800aedc:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800aede:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800aee2:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800aee4:	d00b      	beq.n	800aefe <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 800aee6:	b941      	cbnz	r1, 800aefa <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800aee8:	68c3      	ldr	r3, [r0, #12]
 800aeea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aeee:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800aef0:	2032      	movs	r0, #50	; 0x32
 800aef2:	f7f8 ff99 	bl	8003e28 <HAL_Delay>
  return HAL_OK;
 800aef6:	2000      	movs	r0, #0
}
 800aef8:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 800aefa:	2001      	movs	r0, #1
}
 800aefc:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800aefe:	68c3      	ldr	r3, [r0, #12]
 800af00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af04:	60c3      	str	r3, [r0, #12]
 800af06:	e7f3      	b.n	800aef0 <USB_SetCurrentMode+0x18>

0800af08 <USB_DevInit>:
{
 800af08:	b084      	sub	sp, #16
 800af0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af0e:	9d12      	ldr	r5, [sp, #72]	; 0x48
    USBx->DIEPTXF[i] = 0U;
 800af10:	2600      	movs	r6, #0
{
 800af12:	af08      	add	r7, sp, #32
 800af14:	4604      	mov	r4, r0
    USBx->DIEPTXF[i] = 0U;
 800af16:	f8c0 6104 	str.w	r6, [r0, #260]	; 0x104
 800af1a:	f8c0 6108 	str.w	r6, [r0, #264]	; 0x108
 800af1e:	f8c0 610c 	str.w	r6, [r0, #268]	; 0x10c
 800af22:	f8c0 6110 	str.w	r6, [r0, #272]	; 0x110
 800af26:	f8c0 6114 	str.w	r6, [r0, #276]	; 0x114
 800af2a:	f8c0 6118 	str.w	r6, [r0, #280]	; 0x118
 800af2e:	f8c0 611c 	str.w	r6, [r0, #284]	; 0x11c
 800af32:	f8c0 6120 	str.w	r6, [r0, #288]	; 0x120
 800af36:	f8c0 6124 	str.w	r6, [r0, #292]	; 0x124
 800af3a:	f8c0 6128 	str.w	r6, [r0, #296]	; 0x128
 800af3e:	f8c0 612c 	str.w	r6, [r0, #300]	; 0x12c
 800af42:	f8c0 6130 	str.w	r6, [r0, #304]	; 0x130
 800af46:	f8c0 6134 	str.w	r6, [r0, #308]	; 0x134
 800af4a:	f8c0 6138 	str.w	r6, [r0, #312]	; 0x138
 800af4e:	f8c0 613c 	str.w	r6, [r0, #316]	; 0x13c
{
 800af52:	e887 000e 	stmia.w	r7, {r1, r2, r3}
  if (cfg.vbus_sensing_enable == 0U)
 800af56:	2d00      	cmp	r5, #0
 800af58:	f040 809a 	bne.w	800b090 <USB_DevInit+0x188>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800af5c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800af60:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800af64:	f043 0302 	orr.w	r3, r3, #2
 800af68:	6073      	str	r3, [r6, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800af6a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800af6c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800af70:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800af72:	6803      	ldr	r3, [r0, #0]
 800af74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af78:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800af7a:	6803      	ldr	r3, [r0, #0]
 800af7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af80:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800af82:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800af84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  USBx_PCGCCTL = 0U;
 800af86:	f8c4 2e00 	str.w	r2, [r4, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800af8a:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800af8c:	6832      	ldr	r2, [r6, #0]
 800af8e:	6032      	str	r2, [r6, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800af90:	f000 8085 	beq.w	800b09e <USB_DevInit+0x196>
  USBx_DEVICE->DCFG |= speed;
 800af94:	6833      	ldr	r3, [r6, #0]
 800af96:	f043 0303 	orr.w	r3, r3, #3
 800af9a:	6033      	str	r3, [r6, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800af9c:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800afa0:	4b46      	ldr	r3, [pc, #280]	; (800b0bc <USB_DevInit+0x1b4>)
 800afa2:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800afa4:	e002      	b.n	800afac <USB_DevInit+0xa4>
 800afa6:	3b01      	subs	r3, #1
 800afa8:	f000 8083 	beq.w	800b0b2 <USB_DevInit+0x1aa>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800afac:	6920      	ldr	r0, [r4, #16]
 800afae:	f010 0020 	ands.w	r0, r0, #32
 800afb2:	d1f8      	bne.n	800afa6 <USB_DevInit+0x9e>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800afb4:	2210      	movs	r2, #16
 800afb6:	4b41      	ldr	r3, [pc, #260]	; (800b0bc <USB_DevInit+0x1b4>)
 800afb8:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800afba:	e001      	b.n	800afc0 <USB_DevInit+0xb8>
 800afbc:	3b01      	subs	r3, #1
 800afbe:	d07a      	beq.n	800b0b6 <USB_DevInit+0x1ae>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800afc0:	6922      	ldr	r2, [r4, #16]
 800afc2:	06d2      	lsls	r2, r2, #27
 800afc4:	d4fa      	bmi.n	800afbc <USB_DevInit+0xb4>
  USBx_DEVICE->DIEPMSK = 0U;
 800afc6:	2200      	movs	r2, #0
 800afc8:	6132      	str	r2, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800afca:	6172      	str	r2, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800afcc:	61f2      	str	r2, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800afce:	b1e9      	cbz	r1, 800b00c <USB_DevInit+0x104>
 800afd0:	f504 6310 	add.w	r3, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800afd4:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800afd8:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800afdc:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800afde:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800afe2:	e009      	b.n	800aff8 <USB_DevInit+0xf0>
      USBx_INEP(i)->DIEPCTL = 0U;
 800afe4:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800afe8:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800afea:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800afee:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aff2:	3320      	adds	r3, #32
 800aff4:	428a      	cmp	r2, r1
 800aff6:	d02c      	beq.n	800b052 <USB_DevInit+0x14a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aff8:	681f      	ldr	r7, [r3, #0]
 800affa:	2f00      	cmp	r7, #0
 800affc:	daf2      	bge.n	800afe4 <USB_DevInit+0xdc>
      if (i == 0U)
 800affe:	b112      	cbz	r2, 800b006 <USB_DevInit+0xfe>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b000:	f8c3 8000 	str.w	r8, [r3]
 800b004:	e7f0      	b.n	800afe8 <USB_DevInit+0xe0>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b006:	f8c3 9000 	str.w	r9, [r3]
 800b00a:	e7ed      	b.n	800afe8 <USB_DevInit+0xe0>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b00c:	6933      	ldr	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800b00e:	2700      	movs	r7, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b010:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 800b014:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b016:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b01a:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800b01c:	61a7      	str	r7, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b01e:	6161      	str	r1, [r4, #20]
  if (cfg.dma_enable == 0U)
 800b020:	b91a      	cbnz	r2, 800b02a <USB_DevInit+0x122>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b022:	69a3      	ldr	r3, [r4, #24]
 800b024:	f043 0310 	orr.w	r3, r3, #16
 800b028:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b02a:	69a1      	ldr	r1, [r4, #24]
 800b02c:	4b24      	ldr	r3, [pc, #144]	; (800b0c0 <USB_DevInit+0x1b8>)
  if (cfg.Sof_enable != 0U)
 800b02e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b030:	430b      	orrs	r3, r1
 800b032:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800b034:	b11a      	cbz	r2, 800b03e <USB_DevInit+0x136>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b036:	69a3      	ldr	r3, [r4, #24]
 800b038:	f043 0308 	orr.w	r3, r3, #8
 800b03c:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800b03e:	2d01      	cmp	r5, #1
 800b040:	d103      	bne.n	800b04a <USB_DevInit+0x142>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b042:	69a2      	ldr	r2, [r4, #24]
 800b044:	4b1f      	ldr	r3, [pc, #124]	; (800b0c4 <USB_DevInit+0x1bc>)
 800b046:	4313      	orrs	r3, r2
 800b048:	61a3      	str	r3, [r4, #24]
}
 800b04a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b04e:	b004      	add	sp, #16
 800b050:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b052:	2200      	movs	r2, #0
 800b054:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b058:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b05c:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b060:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b062:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800b066:	e009      	b.n	800b07c <USB_DevInit+0x174>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b068:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b06c:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b06e:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b072:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b076:	3320      	adds	r3, #32
 800b078:	428a      	cmp	r2, r1
 800b07a:	d0c7      	beq.n	800b00c <USB_DevInit+0x104>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b07c:	681f      	ldr	r7, [r3, #0]
 800b07e:	2f00      	cmp	r7, #0
 800b080:	daf2      	bge.n	800b068 <USB_DevInit+0x160>
      if (i == 0U)
 800b082:	b112      	cbz	r2, 800b08a <USB_DevInit+0x182>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b084:	f8c3 8000 	str.w	r8, [r3]
 800b088:	e7f0      	b.n	800b06c <USB_DevInit+0x164>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b08a:	f8c3 9000 	str.w	r9, [r3]
 800b08e:	e7ed      	b.n	800b06c <USB_DevInit+0x164>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b090:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b092:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800b096:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b09a:	6383      	str	r3, [r0, #56]	; 0x38
 800b09c:	e771      	b.n	800af82 <USB_DevInit+0x7a>
    if (cfg.speed == USBD_HS_SPEED)
 800b09e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0a0:	b913      	cbnz	r3, 800b0a8 <USB_DevInit+0x1a0>
  USBx_DEVICE->DCFG |= speed;
 800b0a2:	6833      	ldr	r3, [r6, #0]
 800b0a4:	6033      	str	r3, [r6, #0]
  return HAL_OK;
 800b0a6:	e779      	b.n	800af9c <USB_DevInit+0x94>
  USBx_DEVICE->DCFG |= speed;
 800b0a8:	6833      	ldr	r3, [r6, #0]
 800b0aa:	f043 0301 	orr.w	r3, r3, #1
 800b0ae:	6033      	str	r3, [r6, #0]
  return HAL_OK;
 800b0b0:	e774      	b.n	800af9c <USB_DevInit+0x94>
    ret = HAL_ERROR;
 800b0b2:	2001      	movs	r0, #1
 800b0b4:	e77e      	b.n	800afb4 <USB_DevInit+0xac>
    ret = HAL_ERROR;
 800b0b6:	2001      	movs	r0, #1
 800b0b8:	e785      	b.n	800afc6 <USB_DevInit+0xbe>
 800b0ba:	bf00      	nop
 800b0bc:	00030d40 	.word	0x00030d40
 800b0c0:	803c3800 	.word	0x803c3800
 800b0c4:	40000004 	.word	0x40000004

0800b0c8 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b0c8:	0189      	lsls	r1, r1, #6
 800b0ca:	4a07      	ldr	r2, [pc, #28]	; (800b0e8 <USB_FlushTxFifo+0x20>)
 800b0cc:	f041 0120 	orr.w	r1, r1, #32
 800b0d0:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800b0d2:	e001      	b.n	800b0d8 <USB_FlushTxFifo+0x10>
 800b0d4:	3a01      	subs	r2, #1
 800b0d6:	d005      	beq.n	800b0e4 <USB_FlushTxFifo+0x1c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b0d8:	6903      	ldr	r3, [r0, #16]
 800b0da:	f013 0320 	ands.w	r3, r3, #32
 800b0de:	d1f9      	bne.n	800b0d4 <USB_FlushTxFifo+0xc>
  return HAL_OK;
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	4770      	bx	lr
      return HAL_TIMEOUT;
 800b0e4:	2003      	movs	r0, #3
}
 800b0e6:	4770      	bx	lr
 800b0e8:	00030d40 	.word	0x00030d40

0800b0ec <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b0ec:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b0f0:	f013 0006 	ands.w	r0, r3, #6
 800b0f4:	d004      	beq.n	800b100 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b0f6:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800b0fa:	bf14      	ite	ne
 800b0fc:	2002      	movne	r0, #2
 800b0fe:	200f      	moveq	r0, #15
}
 800b100:	4770      	bx	lr
 800b102:	bf00      	nop

0800b104 <USB_ActivateEndpoint>:
{
 800b104:	b470      	push	{r4, r5, r6}
  if (ep->is_in == 1U)
 800b106:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b108:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d01f      	beq.n	800b14e <USB_ActivateEndpoint+0x4a>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b10e:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800b112:	f002 050f 	and.w	r5, r2, #15
 800b116:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b11a:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b11e:	69e2      	ldr	r2, [r4, #28]
 800b120:	40ab      	lsls	r3, r5
 800b122:	4313      	orrs	r3, r2
 800b124:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b126:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b12a:	041b      	lsls	r3, r3, #16
 800b12c:	d40c      	bmi.n	800b148 <USB_ActivateEndpoint+0x44>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b12e:	688b      	ldr	r3, [r1, #8]
 800b130:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800b134:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b138:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b13a:	4a15      	ldr	r2, [pc, #84]	; (800b190 <USB_ActivateEndpoint+0x8c>)
 800b13c:	4323      	orrs	r3, r4
 800b13e:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800b142:	431a      	orrs	r2, r3
 800b144:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
}
 800b148:	2000      	movs	r0, #0
 800b14a:	bc70      	pop	{r4, r5, r6}
 800b14c:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b14e:	f002 040f 	and.w	r4, r2, #15
 800b152:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 800b156:	f500 6500 	add.w	r5, r0, #2048	; 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b15a:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b15e:	40a3      	lsls	r3, r4
 800b160:	4333      	orrs	r3, r6
 800b162:	61eb      	str	r3, [r5, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b164:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b168:	041c      	lsls	r4, r3, #16
 800b16a:	d4ed      	bmi.n	800b148 <USB_ActivateEndpoint+0x44>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b16c:	688b      	ldr	r3, [r1, #8]
 800b16e:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800b172:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b176:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b178:	4905      	ldr	r1, [pc, #20]	; (800b190 <USB_ActivateEndpoint+0x8c>)
 800b17a:	432b      	orrs	r3, r5
 800b17c:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800b180:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800b184:	4311      	orrs	r1, r2
}
 800b186:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b188:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800b18c:	2000      	movs	r0, #0
 800b18e:	4770      	bx	lr
 800b190:	10008000 	.word	0x10008000

0800b194 <USB_DeactivateEndpoint>:
{
 800b194:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800b196:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b198:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b19a:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b19c:	eb00 1543 	add.w	r5, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800b1a0:	d02b      	beq.n	800b1fa <USB_DeactivateEndpoint+0x66>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b1a2:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800b1a6:	2a00      	cmp	r2, #0
 800b1a8:	db1a      	blt.n	800b1e0 <USB_DeactivateEndpoint+0x4c>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b1aa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b1ae:	f003 030f 	and.w	r3, r3, #15
 800b1b2:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800b1b6:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b1ba:	4925      	ldr	r1, [pc, #148]	; (800b250 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b1bc:	ea24 0403 	bic.w	r4, r4, r3
 800b1c0:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b1c4:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800b1c8:	ea22 0303 	bic.w	r3, r2, r3
 800b1cc:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800b1d0:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b1d2:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800b1d6:	4019      	ands	r1, r3
 800b1d8:	f8c5 1b00 	str.w	r1, [r5, #2816]	; 0xb00
}
 800b1dc:	bc30      	pop	{r4, r5}
 800b1de:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b1e0:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800b1e4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800b1e8:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b1ec:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800b1f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800b1f4:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
 800b1f8:	e7d7      	b.n	800b1aa <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b1fa:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800b1fe:	2a00      	cmp	r2, #0
 800b200:	da0b      	bge.n	800b21a <USB_DeactivateEndpoint+0x86>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b202:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800b206:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800b20a:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b20e:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800b212:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800b216:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b21a:	2201      	movs	r2, #1
 800b21c:	f003 030f 	and.w	r3, r3, #15
 800b220:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800b224:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b228:	490a      	ldr	r1, [pc, #40]	; (800b254 <USB_DeactivateEndpoint+0xc0>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b22a:	ea24 0403 	bic.w	r4, r4, r3
 800b22e:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b232:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800b236:	ea22 0303 	bic.w	r3, r2, r3
 800b23a:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800b23e:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b240:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 800b244:	4019      	ands	r1, r3
 800b246:	f8c5 1900 	str.w	r1, [r5, #2304]	; 0x900
}
 800b24a:	bc30      	pop	{r4, r5}
 800b24c:	4770      	bx	lr
 800b24e:	bf00      	nop
 800b250:	eff37800 	.word	0xeff37800
 800b254:	ec337800 	.word	0xec337800

0800b258 <USB_EPStartXfer>:
{
 800b258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800b25c:	784d      	ldrb	r5, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b25e:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800b260:	2d01      	cmp	r5, #1
 800b262:	d054      	beq.n	800b30e <USB_EPStartXfer+0xb6>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b264:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800b268:	4f82      	ldr	r7, [pc, #520]	; (800b474 <USB_EPStartXfer+0x21c>)
    if (ep->xfer_len == 0U)
 800b26a:	694d      	ldr	r5, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b26c:	f8d4 cb10 	ldr.w	ip, [r4, #2832]	; 0xb10
 800b270:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b274:	4e80      	ldr	r6, [pc, #512]	; (800b478 <USB_EPStartXfer+0x220>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b276:	ea0c 0707 	and.w	r7, ip, r7
 800b27a:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b27c:	691f      	ldr	r7, [r3, #16]
 800b27e:	403e      	ands	r6, r7
 800b280:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len == 0U)
 800b282:	b395      	cbz	r5, 800b2ea <USB_EPStartXfer+0x92>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b284:	688e      	ldr	r6, [r1, #8]
    if (dma == 1U)
 800b286:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b288:	4f7c      	ldr	r7, [pc, #496]	; (800b47c <USB_EPStartXfer+0x224>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b28a:	4435      	add	r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b28c:	f8d3 c010 	ldr.w	ip, [r3, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b290:	f105 35ff 	add.w	r5, r5, #4294967295
 800b294:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b298:	fa1f fe85 	uxth.w	lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b29c:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b2a0:	fb06 f60e 	mul.w	r6, r6, lr
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b2a4:	ea45 050c 	orr.w	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b2a8:	f3c6 0612 	ubfx	r6, r6, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b2ac:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b2ae:	691d      	ldr	r5, [r3, #16]
 800b2b0:	ea46 0605 	orr.w	r6, r6, r5
 800b2b4:	611e      	str	r6, [r3, #16]
    if (dma == 1U)
 800b2b6:	d025      	beq.n	800b304 <USB_EPStartXfer+0xac>
    if (ep->type == EP_TYPE_ISOC)
 800b2b8:	78cb      	ldrb	r3, [r1, #3]
 800b2ba:	2b01      	cmp	r3, #1
 800b2bc:	d10c      	bne.n	800b2d8 <USB_EPStartXfer+0x80>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b2be:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800b2c2:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b2c6:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800b2ca:	bf0c      	ite	eq
 800b2cc:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b2d0:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800b2d4:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b2d8:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800b2dc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2e0:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800b2e4:	2000      	movs	r0, #0
 800b2e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b2ea:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800b2ec:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b2ee:	691e      	ldr	r6, [r3, #16]
 800b2f0:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800b2f4:	ea45 0506 	orr.w	r5, r5, r6
 800b2f8:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b2fa:	691d      	ldr	r5, [r3, #16]
 800b2fc:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800b300:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800b302:	d1d9      	bne.n	800b2b8 <USB_EPStartXfer+0x60>
      if ((uint32_t)ep->xfer_buff != 0U)
 800b304:	68ca      	ldr	r2, [r1, #12]
 800b306:	2a00      	cmp	r2, #0
 800b308:	d0d6      	beq.n	800b2b8 <USB_EPStartXfer+0x60>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b30a:	615a      	str	r2, [r3, #20]
 800b30c:	e7d4      	b.n	800b2b8 <USB_EPStartXfer+0x60>
    if (ep->xfer_len == 0U)
 800b30e:	694e      	ldr	r6, [r1, #20]
 800b310:	2e00      	cmp	r6, #0
 800b312:	d040      	beq.n	800b396 <USB_EPStartXfer+0x13e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b314:	eb00 1e44 	add.w	lr, r0, r4, lsl #5
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b318:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b31c:	f8df a154 	ldr.w	sl, [pc, #340]	; 800b474 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b320:	f3c6 0712 	ubfx	r7, r6, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b324:	f8de 9910 	ldr.w	r9, [lr, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b328:	eb06 0c08 	add.w	ip, r6, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b32c:	f50e 6310 	add.w	r3, lr, #2304	; 0x900
 800b330:	ea09 0a0a 	and.w	sl, r9, sl
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b334:	f10c 3cff 	add.w	ip, ip, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b338:	f8df 913c 	ldr.w	r9, [pc, #316]	; 800b478 <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b33c:	f8c3 a010 	str.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b340:	f8d3 a010 	ldr.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b344:	fbbc f8f8 	udiv	r8, ip, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b348:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b34c:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800b47c <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b350:	f8c3 9010 	str.w	r9, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b354:	ea0c 4cc8 	and.w	ip, ip, r8, lsl #19
 800b358:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800b35c:	ea4c 0c08 	orr.w	ip, ip, r8
 800b360:	f8c3 c010 	str.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b364:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800b368:	ea47 070c 	orr.w	r7, r7, ip
 800b36c:	611f      	str	r7, [r3, #16]
      if (ep->type == EP_TYPE_ISOC)
 800b36e:	78cf      	ldrb	r7, [r1, #3]
 800b370:	2f01      	cmp	r7, #1
 800b372:	d04e      	beq.n	800b412 <USB_EPStartXfer+0x1ba>
    if (dma == 1U)
 800b374:	2a01      	cmp	r2, #1
 800b376:	d068      	beq.n	800b44a <USB_EPStartXfer+0x1f2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b378:	f8de 3900 	ldr.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b37c:	f004 040f 	and.w	r4, r4, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b380:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b384:	40a5      	lsls	r5, r4
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b386:	f8ce 3900 	str.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b38a:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 800b38e:	4325      	orrs	r5, r4
 800b390:	f8c0 5834 	str.w	r5, [r0, #2100]	; 0x834
  return HAL_OK;
 800b394:	e7a6      	b.n	800b2e4 <USB_EPStartXfer+0x8c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b396:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 800b39a:	4f37      	ldr	r7, [pc, #220]	; (800b478 <USB_EPStartXfer+0x220>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b39c:	4d35      	ldr	r5, [pc, #212]	; (800b474 <USB_EPStartXfer+0x21c>)
    if (dma == 1U)
 800b39e:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b3a0:	f8dc e910 	ldr.w	lr, [ip, #2320]	; 0x910
 800b3a4:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
 800b3a8:	ea0e 0707 	and.w	r7, lr, r7
 800b3ac:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b3ae:	691f      	ldr	r7, [r3, #16]
 800b3b0:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800b3b4:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b3b6:	691f      	ldr	r7, [r3, #16]
 800b3b8:	ea05 0507 	and.w	r5, r5, r7
 800b3bc:	611d      	str	r5, [r3, #16]
 800b3be:	78cf      	ldrb	r7, [r1, #3]
    if (dma == 1U)
 800b3c0:	d038      	beq.n	800b434 <USB_EPStartXfer+0x1dc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b3c2:	f8dc 5900 	ldr.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b3c6:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b3c8:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800b3cc:	f8cc 5900 	str.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b3d0:	d188      	bne.n	800b2e4 <USB_EPStartXfer+0x8c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b3d2:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800b3d6:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b3da:	681d      	ldr	r5, [r3, #0]
 800b3dc:	bf0c      	ite	eq
 800b3de:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b3e2:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800b3e6:	601d      	str	r5, [r3, #0]
  if (dma == 0U)
 800b3e8:	2a00      	cmp	r2, #0
 800b3ea:	f47f af7b 	bne.w	800b2e4 <USB_EPStartXfer+0x8c>
    count32b = ((uint32_t)len + 3U) / 4U;
 800b3ee:	b2b6      	uxth	r6, r6
 800b3f0:	3603      	adds	r6, #3
    for (i = 0U; i < count32b; i++)
 800b3f2:	08b6      	lsrs	r6, r6, #2
 800b3f4:	f43f af76 	beq.w	800b2e4 <USB_EPStartXfer+0x8c>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b3f8:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b3fa:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800b3fe:	eb03 0186 	add.w	r1, r3, r6, lsl #2
 800b402:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800b406:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800b40a:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b40c:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800b40e:	d1fa      	bne.n	800b406 <USB_EPStartXfer+0x1ae>
 800b410:	e768      	b.n	800b2e4 <USB_EPStartXfer+0x8c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b412:	691d      	ldr	r5, [r3, #16]
    if (dma == 1U)
 800b414:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b416:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800b41a:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b41c:	691d      	ldr	r5, [r3, #16]
 800b41e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b422:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800b424:	d016      	beq.n	800b454 <USB_EPStartXfer+0x1fc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b426:	f8de 5900 	ldr.w	r5, [lr, #2304]	; 0x900
 800b42a:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800b42e:	f8ce 5900 	str.w	r5, [lr, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b432:	e7ce      	b.n	800b3d2 <USB_EPStartXfer+0x17a>
      if ((uint32_t)ep->dma_addr != 0U)
 800b434:	690a      	ldr	r2, [r1, #16]
 800b436:	b95a      	cbnz	r2, 800b450 <USB_EPStartXfer+0x1f8>
      if (ep->type == EP_TYPE_ISOC)
 800b438:	2f01      	cmp	r7, #1
 800b43a:	d00e      	beq.n	800b45a <USB_EPStartXfer+0x202>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b43c:	681a      	ldr	r2, [r3, #0]
}
 800b43e:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b440:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b444:	601a      	str	r2, [r3, #0]
}
 800b446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800b44a:	690a      	ldr	r2, [r1, #16]
 800b44c:	2a00      	cmp	r2, #0
 800b44e:	d0f5      	beq.n	800b43c <USB_EPStartXfer+0x1e4>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b450:	615a      	str	r2, [r3, #20]
 800b452:	e7f1      	b.n	800b438 <USB_EPStartXfer+0x1e0>
      if ((uint32_t)ep->dma_addr != 0U)
 800b454:	690a      	ldr	r2, [r1, #16]
 800b456:	2a00      	cmp	r2, #0
 800b458:	d1fa      	bne.n	800b450 <USB_EPStartXfer+0x1f8>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b45a:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800b45e:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b462:	681a      	ldr	r2, [r3, #0]
 800b464:	bf0c      	ite	eq
 800b466:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b46a:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800b46e:	601a      	str	r2, [r3, #0]
 800b470:	e7e4      	b.n	800b43c <USB_EPStartXfer+0x1e4>
 800b472:	bf00      	nop
 800b474:	fff80000 	.word	0xfff80000
 800b478:	e007ffff 	.word	0xe007ffff
 800b47c:	1ff80000 	.word	0x1ff80000

0800b480 <USB_EP0StartXfer>:
{
 800b480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800b484:	784c      	ldrb	r4, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b486:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b488:	2c01      	cmp	r4, #1
 800b48a:	d02a      	beq.n	800b4e2 <USB_EP0StartXfer+0x62>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b48c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800b490:	4d4d      	ldr	r5, [pc, #308]	; (800b5c8 <USB_EP0StartXfer+0x148>)
    if (ep->xfer_len > 0U)
 800b492:	694e      	ldr	r6, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b494:	f8d0 7b10 	ldr.w	r7, [r0, #2832]	; 0xb10
 800b498:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b49c:	4c4b      	ldr	r4, [pc, #300]	; (800b5cc <USB_EP0StartXfer+0x14c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b49e:	403d      	ands	r5, r7
 800b4a0:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b4a2:	691d      	ldr	r5, [r3, #16]
 800b4a4:	402c      	ands	r4, r5
 800b4a6:	611c      	str	r4, [r3, #16]
      ep->xfer_len = ep->maxpacket;
 800b4a8:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len > 0U)
 800b4aa:	b106      	cbz	r6, 800b4ae <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 800b4ac:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b4ae:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b4b0:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800b4b4:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b4b6:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800b4ba:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b4bc:	691d      	ldr	r5, [r3, #16]
 800b4be:	ea44 0405 	orr.w	r4, r4, r5
 800b4c2:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800b4c4:	d008      	beq.n	800b4d8 <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b4c6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b4ca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b4ce:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b4d2:	2000      	movs	r0, #0
 800b4d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 800b4d8:	68ca      	ldr	r2, [r1, #12]
 800b4da:	2a00      	cmp	r2, #0
 800b4dc:	d0f3      	beq.n	800b4c6 <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b4de:	615a      	str	r2, [r3, #20]
 800b4e0:	e7f1      	b.n	800b4c6 <USB_EP0StartXfer+0x46>
    if (ep->xfer_len == 0U)
 800b4e2:	694d      	ldr	r5, [r1, #20]
 800b4e4:	b3ad      	cbz	r5, 800b552 <USB_EP0StartXfer+0xd2>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b4e6:	eb00 1e43 	add.w	lr, r0, r3, lsl #5
 800b4ea:	4f37      	ldr	r7, [pc, #220]	; (800b5c8 <USB_EP0StartXfer+0x148>)
      if (ep->xfer_len > ep->maxpacket)
 800b4ec:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b4f0:	f8de 8910 	ldr.w	r8, [lr, #2320]	; 0x910
 800b4f4:	f50e 6410 	add.w	r4, lr, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b4f8:	4e34      	ldr	r6, [pc, #208]	; (800b5cc <USB_EP0StartXfer+0x14c>)
      if (ep->xfer_len > ep->maxpacket)
 800b4fa:	4565      	cmp	r5, ip
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b4fc:	ea08 0707 	and.w	r7, r8, r7
 800b500:	6127      	str	r7, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b502:	6927      	ldr	r7, [r4, #16]
 800b504:	ea06 0607 	and.w	r6, r6, r7
 800b508:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b50a:	6926      	ldr	r6, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 800b50c:	d94a      	bls.n	800b5a4 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b50e:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
        ep->xfer_len = ep->maxpacket;
 800b512:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b516:	f3cc 0512 	ubfx	r5, ip, #0, #19
    if (dma == 1U)
 800b51a:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b51c:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b51e:	6926      	ldr	r6, [r4, #16]
 800b520:	ea45 0506 	orr.w	r5, r5, r6
 800b524:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b526:	d033      	beq.n	800b590 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b528:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800b52c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b530:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800b534:	f1bc 0f00 	cmp.w	ip, #0
 800b538:	d0cb      	beq.n	800b4d2 <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b53a:	f003 010f 	and.w	r1, r3, #15
 800b53e:	2301      	movs	r3, #1
 800b540:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800b544:	408b      	lsls	r3, r1
 800b546:	4313      	orrs	r3, r2
 800b548:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800b54c:	2000      	movs	r0, #0
 800b54e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b552:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800b556:	4e1d      	ldr	r6, [pc, #116]	; (800b5cc <USB_EP0StartXfer+0x14c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b558:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
    if (dma == 1U)
 800b55c:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b55e:	f8d0 3910 	ldr.w	r3, [r0, #2320]	; 0x910
 800b562:	f500 6410 	add.w	r4, r0, #2304	; 0x900
 800b566:	ea06 0603 	and.w	r6, r6, r3
 800b56a:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b56c:	6926      	ldr	r6, [r4, #16]
 800b56e:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800b572:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b574:	6923      	ldr	r3, [r4, #16]
 800b576:	ea05 0503 	and.w	r5, r5, r3
 800b57a:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b57c:	d008      	beq.n	800b590 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b57e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b582:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b586:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b58a:	2000      	movs	r0, #0
 800b58c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800b590:	690b      	ldr	r3, [r1, #16]
 800b592:	b103      	cbz	r3, 800b596 <USB_EP0StartXfer+0x116>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b594:	6163      	str	r3, [r4, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b596:	6823      	ldr	r3, [r4, #0]
}
 800b598:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b59a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b59e:	6023      	str	r3, [r4, #0]
}
 800b5a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b5a4:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b5a8:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 800b5ac:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b5ae:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b5b0:	6926      	ldr	r6, [r4, #16]
 800b5b2:	ea45 0506 	orr.w	r5, r5, r6
 800b5b6:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b5b8:	d0ea      	beq.n	800b590 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b5ba:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800b5be:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b5c2:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800b5c6:	e7b8      	b.n	800b53a <USB_EP0StartXfer+0xba>
 800b5c8:	fff80000 	.word	0xfff80000
 800b5cc:	e007ffff 	.word	0xe007ffff

0800b5d0 <USB_WritePacket>:
{
 800b5d0:	b410      	push	{r4}
 800b5d2:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800b5d6:	b964      	cbnz	r4, 800b5f2 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800b5d8:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800b5da:	089b      	lsrs	r3, r3, #2
 800b5dc:	d009      	beq.n	800b5f2 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b5de:	3201      	adds	r2, #1
 800b5e0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b5e4:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800b5e8:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800b5ec:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b5ee:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800b5f0:	d1fa      	bne.n	800b5e8 <USB_WritePacket+0x18>
}
 800b5f2:	2000      	movs	r0, #0
 800b5f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5f8:	4770      	bx	lr
 800b5fa:	bf00      	nop

0800b5fc <USB_ReadPacket>:
{
 800b5fc:	b4f0      	push	{r4, r5, r6, r7}
  for (i = 0U; i < count32b; i++)
 800b5fe:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 800b600:	f002 0703 	and.w	r7, r2, #3
  for (i = 0U; i < count32b; i++)
 800b604:	d00b      	beq.n	800b61e <USB_ReadPacket+0x22>
 800b606:	f500 5680 	add.w	r6, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800b60a:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 800b60c:	2300      	movs	r3, #0
 800b60e:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b610:	6834      	ldr	r4, [r6, #0]
  for (i = 0U; i < count32b; i++)
 800b612:	429d      	cmp	r5, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b614:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 800b618:	d1f9      	bne.n	800b60e <USB_ReadPacket+0x12>
 800b61a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  if (remaining_bytes != 0U)
 800b61e:	b177      	cbz	r7, 800b63e <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b620:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
      remaining_bytes--;
 800b624:	3f01      	subs	r7, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b626:	6803      	ldr	r3, [r0, #0]
      remaining_bytes--;
 800b628:	b2bf      	uxth	r7, r7
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b62a:	700b      	strb	r3, [r1, #0]
    } while (remaining_bytes != 0U);
 800b62c:	b12f      	cbz	r7, 800b63a <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b62e:	0a1a      	lsrs	r2, r3, #8
    } while (remaining_bytes != 0U);
 800b630:	2f01      	cmp	r7, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b632:	704a      	strb	r2, [r1, #1]
    } while (remaining_bytes != 0U);
 800b634:	d001      	beq.n	800b63a <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b636:	0c1b      	lsrs	r3, r3, #16
 800b638:	708b      	strb	r3, [r1, #2]
    } while (remaining_bytes != 0U);
 800b63a:	3701      	adds	r7, #1
 800b63c:	4439      	add	r1, r7
}
 800b63e:	4608      	mov	r0, r1
 800b640:	bcf0      	pop	{r4, r5, r6, r7}
 800b642:	4770      	bx	lr

0800b644 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800b644:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b646:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b648:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b64a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800b64e:	d00c      	beq.n	800b66a <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b650:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800b654:	b10b      	cbz	r3, 800b65a <USB_EPSetStall+0x16>
 800b656:	2a00      	cmp	r2, #0
 800b658:	da14      	bge.n	800b684 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b65a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b65e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b662:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b666:	2000      	movs	r0, #0
 800b668:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b66a:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800b66e:	2a00      	cmp	r2, #0
 800b670:	db00      	blt.n	800b674 <USB_EPSetStall+0x30>
 800b672:	b973      	cbnz	r3, 800b692 <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b674:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b678:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b67c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b680:	2000      	movs	r0, #0
 800b682:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b684:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b688:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b68c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800b690:	e7e3      	b.n	800b65a <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b692:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b696:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b69a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b69e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b6a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b6a6:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800b6aa:	e7e9      	b.n	800b680 <USB_EPSetStall+0x3c>

0800b6ac <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800b6ac:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b6ae:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b6b0:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b6b2:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800b6b6:	d013      	beq.n	800b6e0 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b6b8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b6bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b6c0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b6c4:	78cb      	ldrb	r3, [r1, #3]
 800b6c6:	3b02      	subs	r3, #2
 800b6c8:	2b01      	cmp	r3, #1
 800b6ca:	d901      	bls.n	800b6d0 <USB_EPClearStall+0x24>
}
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b6d0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b6d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b6d8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b6dc:	2000      	movs	r0, #0
 800b6de:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b6e0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b6e4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b6e8:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b6ec:	78cb      	ldrb	r3, [r1, #3]
 800b6ee:	3b02      	subs	r3, #2
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d8eb      	bhi.n	800b6cc <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b6f4:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b6f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b6fc:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b700:	2000      	movs	r0, #0
 800b702:	4770      	bx	lr

0800b704 <USB_SetDevAddress>:
{
 800b704:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b706:	0109      	lsls	r1, r1, #4
}
 800b708:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b70a:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b70e:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b712:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800b716:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b71a:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800b71e:	4311      	orrs	r1, r2
 800b720:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800b724:	4770      	bx	lr
 800b726:	bf00      	nop

0800b728 <USB_DevConnect>:
{
 800b728:	4603      	mov	r3, r0
}
 800b72a:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b72c:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b730:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b734:	f022 0203 	bic.w	r2, r2, #3
 800b738:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b73c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b740:	f023 0302 	bic.w	r3, r3, #2
 800b744:	604b      	str	r3, [r1, #4]
}
 800b746:	4770      	bx	lr

0800b748 <USB_DevDisconnect>:
{
 800b748:	4603      	mov	r3, r0
}
 800b74a:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b74c:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b750:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b754:	f022 0203 	bic.w	r2, r2, #3
 800b758:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b75c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b760:	f043 0302 	orr.w	r3, r3, #2
 800b764:	604b      	str	r3, [r1, #4]
}
 800b766:	4770      	bx	lr

0800b768 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800b768:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800b76a:	6980      	ldr	r0, [r0, #24]
}
 800b76c:	4010      	ands	r0, r2
 800b76e:	4770      	bx	lr

0800b770 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800b770:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800b774:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b778:	69c0      	ldr	r0, [r0, #28]
 800b77a:	4018      	ands	r0, r3
}
 800b77c:	0c00      	lsrs	r0, r0, #16
 800b77e:	4770      	bx	lr

0800b780 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800b780:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800b784:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b788:	69c0      	ldr	r0, [r0, #28]
 800b78a:	4018      	ands	r0, r3
}
 800b78c:	b280      	uxth	r0, r0
 800b78e:	4770      	bx	lr

0800b790 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b790:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b794:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b798:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b79c:	6940      	ldr	r0, [r0, #20]
}
 800b79e:	4010      	ands	r0, r2
 800b7a0:	4770      	bx	lr
 800b7a2:	bf00      	nop

0800b7a4 <USB_ReadDevInEPInterrupt>:
{
 800b7a4:	b430      	push	{r4, r5}
  msk = USBx_DEVICE->DIEPMSK;
 800b7a6:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b7aa:	f001 050f 	and.w	r5, r1, #15
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b7ae:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b7b2:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b7b6:	40eb      	lsrs	r3, r5
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b7b8:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b7bc:	01db      	lsls	r3, r3, #7
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	4323      	orrs	r3, r4
}
 800b7c2:	bc30      	pop	{r4, r5}
 800b7c4:	4018      	ands	r0, r3
 800b7c6:	4770      	bx	lr

0800b7c8 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800b7c8:	6940      	ldr	r0, [r0, #20]
}
 800b7ca:	f000 0001 	and.w	r0, r0, #1
 800b7ce:	4770      	bx	lr

0800b7d0 <USB_ActivateSetup>:
{
 800b7d0:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b7d2:	4a09      	ldr	r2, [pc, #36]	; (800b7f8 <USB_ActivateSetup+0x28>)
}
 800b7d4:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b7d6:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800b7da:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b7dc:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800b7e0:	4022      	ands	r2, r4
}
 800b7e2:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b7e6:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b7ea:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b7ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b7f2:	604b      	str	r3, [r1, #4]
}
 800b7f4:	4770      	bx	lr
 800b7f6:	bf00      	nop
 800b7f8:	fffff800 	.word	0xfffff800

0800b7fc <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b7fc:	4b14      	ldr	r3, [pc, #80]	; (800b850 <USB_EP0_OutStart+0x54>)
{
 800b7fe:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b800:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b802:	429c      	cmp	r4, r3
 800b804:	d81a      	bhi.n	800b83c <USB_EP0_OutStart+0x40>
 800b806:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b80a:	2300      	movs	r3, #0
  if (dma == 1U)
 800b80c:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b80e:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b810:	6903      	ldr	r3, [r0, #16]
 800b812:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b816:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b818:	6903      	ldr	r3, [r0, #16]
 800b81a:	f043 0318 	orr.w	r3, r3, #24
 800b81e:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b820:	6903      	ldr	r3, [r0, #16]
 800b822:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b826:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800b828:	d104      	bne.n	800b834 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b82a:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b82c:	6803      	ldr	r3, [r0, #0]
 800b82e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b832:	6003      	str	r3, [r0, #0]
}
 800b834:	2000      	movs	r0, #0
 800b836:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b83a:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b83c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b840:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800b844:	2b00      	cmp	r3, #0
 800b846:	dae0      	bge.n	800b80a <USB_EP0_OutStart+0xe>
}
 800b848:	2000      	movs	r0, #0
 800b84a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b84e:	4770      	bx	lr
 800b850:	4f54300a 	.word	0x4f54300a

0800b854 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b854:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b856:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b85a:	b194      	cbz	r4, 800b882 <USBD_CDC_EP0_RxReady+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b85c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800b860:	b16b      	cbz	r3, 800b87e <USBD_CDC_EP0_RxReady+0x2a>
 800b862:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800b866:	28ff      	cmp	r0, #255	; 0xff
 800b868:	d009      	beq.n	800b87e <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b86a:	689b      	ldr	r3, [r3, #8]
 800b86c:	4621      	mov	r1, r4
 800b86e:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800b872:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800b874:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800b876:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800b878:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800b87c:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800b87e:	2000      	movs	r0, #0
}
 800b880:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800b882:	2003      	movs	r0, #3
}
 800b884:	bd10      	pop	{r4, pc}
 800b886:	bf00      	nop

0800b888 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b888:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b88a:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 800b88c:	4801      	ldr	r0, [pc, #4]	; (800b894 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b88e:	801a      	strh	r2, [r3, #0]
}
 800b890:	4770      	bx	lr
 800b892:	bf00      	nop
 800b894:	240002c8 	.word	0x240002c8

0800b898 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b898:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b89a:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 800b89c:	4801      	ldr	r0, [pc, #4]	; (800b8a4 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b89e:	801a      	strh	r2, [r3, #0]
}
 800b8a0:	4770      	bx	lr
 800b8a2:	bf00      	nop
 800b8a4:	2400030c 	.word	0x2400030c

0800b8a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b8a8:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b8aa:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800b8ac:	4801      	ldr	r0, [pc, #4]	; (800b8b4 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b8ae:	801a      	strh	r2, [r3, #0]
}
 800b8b0:	4770      	bx	lr
 800b8b2:	bf00      	nop
 800b8b4:	2400035c 	.word	0x2400035c

0800b8b8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b8b8:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b8ba:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800b8bc:	4801      	ldr	r0, [pc, #4]	; (800b8c4 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b8be:	801a      	strh	r2, [r3, #0]
}
 800b8c0:	4770      	bx	lr
 800b8c2:	bf00      	nop
 800b8c4:	24000350 	.word	0x24000350

0800b8c8 <USBD_CDC_DataOut>:
{
 800b8c8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8ca:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800b8ce:	b175      	cbz	r5, 800b8ee <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b8d0:	4604      	mov	r4, r0
 800b8d2:	f001 f915 	bl	800cb00 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b8d6:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800b8da:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b8de:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b8e2:	68db      	ldr	r3, [r3, #12]
 800b8e4:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800b8e8:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800b8ea:	2000      	movs	r0, #0
}
 800b8ec:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800b8ee:	2003      	movs	r0, #3
}
 800b8f0:	bd38      	pop	{r3, r4, r5, pc}
 800b8f2:	bf00      	nop

0800b8f4 <USBD_CDC_DataIn>:
{
 800b8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800b8f6:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 800b8fa:	b367      	cbz	r7, 800b956 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b8fc:	eb01 0681 	add.w	r6, r1, r1, lsl #2
 800b900:	4605      	mov	r5, r0
 800b902:	460a      	mov	r2, r1
 800b904:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b908:	69b3      	ldr	r3, [r6, #24]
 800b90a:	b96b      	cbnz	r3, 800b928 <USBD_CDC_DataIn+0x34>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b90c:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800b910:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b912:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800b914:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b918:	b1db      	cbz	r3, 800b952 <USBD_CDC_DataIn+0x5e>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b91a:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800b91e:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 800b922:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800b924:	4620      	mov	r0, r4
}
 800b926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b928:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800b92c:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800b930:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 800b934:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 800b938:	fbb3 f4fc 	udiv	r4, r3, ip
 800b93c:	fb0c 3414 	mls	r4, ip, r4, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b940:	2c00      	cmp	r4, #0
 800b942:	d1e3      	bne.n	800b90c <USBD_CDC_DataIn+0x18>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b944:	4623      	mov	r3, r4
 800b946:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 800b948:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b94a:	f001 f8bd 	bl	800cac8 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800b94e:	4620      	mov	r0, r4
}
 800b950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (uint8_t)USBD_OK;
 800b952:	4618      	mov	r0, r3
}
 800b954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800b956:	2003      	movs	r0, #3
}
 800b958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b95a:	bf00      	nop

0800b95c <USBD_CDC_Setup>:
{
 800b95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t ifalt = 0U;
 800b960:	2300      	movs	r3, #0
{
 800b962:	b082      	sub	sp, #8
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b964:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800b968:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 800b96c:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hcdc == NULL)
 800b970:	2f00      	cmp	r7, #0
 800b972:	d067      	beq.n	800ba44 <USBD_CDC_Setup+0xe8>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b974:	780e      	ldrb	r6, [r1, #0]
 800b976:	4680      	mov	r8, r0
 800b978:	460c      	mov	r4, r1
 800b97a:	f016 0560 	ands.w	r5, r6, #96	; 0x60
 800b97e:	d01e      	beq.n	800b9be <USBD_CDC_Setup+0x62>
 800b980:	2d20      	cmp	r5, #32
 800b982:	d008      	beq.n	800b996 <USBD_CDC_Setup+0x3a>
          ret = USBD_FAIL;
 800b984:	2503      	movs	r5, #3
          USBD_CtlError(pdev, req);
 800b986:	4621      	mov	r1, r4
 800b988:	4640      	mov	r0, r8
 800b98a:	f000 fd4f 	bl	800c42c <USBD_CtlError>
}
 800b98e:	4628      	mov	r0, r5
 800b990:	b002      	add	sp, #8
 800b992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (req->wLength != 0U)
 800b996:	88ca      	ldrh	r2, [r1, #6]
 800b998:	b382      	cbz	r2, 800b9fc <USBD_CDC_Setup+0xa0>
        if ((req->bmRequest & 0x80U) != 0U)
 800b99a:	0631      	lsls	r1, r6, #24
 800b99c:	d557      	bpl.n	800ba4e <USBD_CDC_Setup+0xf2>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b99e:	f8d0 52c0 	ldr.w	r5, [r0, #704]	; 0x2c0
 800b9a2:	4639      	mov	r1, r7
 800b9a4:	7860      	ldrb	r0, [r4, #1]
 800b9a6:	68ae      	ldr	r6, [r5, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9a8:	461d      	mov	r5, r3
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b9aa:	47b0      	blx	r6
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b9ac:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b9ae:	4639      	mov	r1, r7
 800b9b0:	4640      	mov	r0, r8
 800b9b2:	2a07      	cmp	r2, #7
 800b9b4:	bf28      	it	cs
 800b9b6:	2207      	movcs	r2, #7
 800b9b8:	f000 fd6a 	bl	800c490 <USBD_CtlSendData>
 800b9bc:	e7e7      	b.n	800b98e <USBD_CDC_Setup+0x32>
      switch (req->bRequest)
 800b9be:	784b      	ldrb	r3, [r1, #1]
 800b9c0:	2b0b      	cmp	r3, #11
 800b9c2:	d8df      	bhi.n	800b984 <USBD_CDC_Setup+0x28>
 800b9c4:	a201      	add	r2, pc, #4	; (adr r2, 800b9cc <USBD_CDC_Setup+0x70>)
 800b9c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9ca:	bf00      	nop
 800b9cc:	0800ba2f 	.word	0x0800ba2f
 800b9d0:	0800b98f 	.word	0x0800b98f
 800b9d4:	0800b985 	.word	0x0800b985
 800b9d8:	0800b985 	.word	0x0800b985
 800b9dc:	0800b985 	.word	0x0800b985
 800b9e0:	0800b985 	.word	0x0800b985
 800b9e4:	0800b985 	.word	0x0800b985
 800b9e8:	0800b985 	.word	0x0800b985
 800b9ec:	0800b985 	.word	0x0800b985
 800b9f0:	0800b985 	.word	0x0800b985
 800b9f4:	0800ba1b 	.word	0x0800ba1b
 800b9f8:	0800ba11 	.word	0x0800ba11
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b9fc:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 800ba00:	4615      	mov	r5, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ba02:	7848      	ldrb	r0, [r1, #1]
 800ba04:	689b      	ldr	r3, [r3, #8]
 800ba06:	4798      	blx	r3
}
 800ba08:	4628      	mov	r0, r5
 800ba0a:	b002      	add	sp, #8
 800ba0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ba10:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ba14:	2b03      	cmp	r3, #3
 800ba16:	d0ba      	beq.n	800b98e <USBD_CDC_Setup+0x32>
 800ba18:	e7b4      	b.n	800b984 <USBD_CDC_Setup+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba1a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ba1e:	2b03      	cmp	r3, #3
 800ba20:	d1b0      	bne.n	800b984 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ba22:	2201      	movs	r2, #1
 800ba24:	f10d 0105 	add.w	r1, sp, #5
 800ba28:	f000 fd32 	bl	800c490 <USBD_CtlSendData>
 800ba2c:	e7af      	b.n	800b98e <USBD_CDC_Setup+0x32>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba2e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800ba32:	2a03      	cmp	r2, #3
 800ba34:	d1a6      	bne.n	800b984 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ba36:	2202      	movs	r2, #2
 800ba38:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 800ba3c:	461d      	mov	r5, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ba3e:	f000 fd27 	bl	800c490 <USBD_CtlSendData>
 800ba42:	e7a4      	b.n	800b98e <USBD_CDC_Setup+0x32>
    return (uint8_t)USBD_FAIL;
 800ba44:	2503      	movs	r5, #3
}
 800ba46:	4628      	mov	r0, r5
 800ba48:	b002      	add	sp, #8
 800ba4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          hcdc->CmdOpCode = req->bRequest;
 800ba4e:	7864      	ldrb	r4, [r4, #1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ba50:	4639      	mov	r1, r7
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ba52:	f887 2201 	strb.w	r2, [r7, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 800ba56:	461d      	mov	r5, r3
          hcdc->CmdOpCode = req->bRequest;
 800ba58:	f887 4200 	strb.w	r4, [r7, #512]	; 0x200
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ba5c:	f000 fd30 	bl	800c4c0 <USBD_CtlPrepareRx>
 800ba60:	e795      	b.n	800b98e <USBD_CDC_Setup+0x32>
 800ba62:	bf00      	nop

0800ba64 <USBD_CDC_DeInit>:
{
 800ba64:	b538      	push	{r3, r4, r5, lr}
 800ba66:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ba68:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ba6a:	2181      	movs	r1, #129	; 0x81
 800ba6c:	f000 ffe0 	bl	800ca30 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ba70:	2101      	movs	r1, #1
 800ba72:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ba74:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ba76:	f000 ffdb 	bl	800ca30 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ba7a:	4620      	mov	r0, r4
 800ba7c:	2182      	movs	r1, #130	; 0x82
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ba7e:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ba82:	f000 ffd5 	bl	800ca30 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800ba86:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ba8a:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800ba8c:	b14b      	cbz	r3, 800baa2 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ba8e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ba96:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800ba9a:	f001 f839 	bl	800cb10 <USBD_static_free>
    pdev->pClassData = NULL;
 800ba9e:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800baa2:	2000      	movs	r0, #0
 800baa4:	bd38      	pop	{r3, r4, r5, pc}
 800baa6:	bf00      	nop

0800baa8 <USBD_CDC_Init>:
{
 800baa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baac:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800baae:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bab2:	f001 f829 	bl	800cb08 <USBD_static_malloc>
  if (hcdc == NULL)
 800bab6:	4605      	mov	r5, r0
 800bab8:	2800      	cmp	r0, #0
 800baba:	d04d      	beq.n	800bb58 <USBD_CDC_Init+0xb0>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800babc:	7c23      	ldrb	r3, [r4, #16]
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800babe:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 800bac0:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bac4:	b38b      	cbz	r3, 800bb2a <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bac6:	2340      	movs	r3, #64	; 0x40
 800bac8:	2181      	movs	r1, #129	; 0x81
 800baca:	2202      	movs	r2, #2
 800bacc:	4620      	mov	r0, r4
 800bace:	f000 ff9d 	bl	800ca0c <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bad2:	4631      	mov	r1, r6
 800bad4:	2340      	movs	r3, #64	; 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bad6:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bad8:	2202      	movs	r2, #2
 800bada:	4620      	mov	r0, r4
 800badc:	f000 ff96 	bl	800ca0c <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bae0:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bae2:	2203      	movs	r2, #3
 800bae4:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bae6:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800baea:	4620      	mov	r0, r4
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800baec:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800baf0:	2308      	movs	r3, #8
 800baf2:	f000 ff8b 	bl	800ca0c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800baf6:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bafa:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800bafe:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bb00:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	4798      	blx	r3
  hcdc->TxState = 0U;
 800bb08:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800bb0c:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb10:	7c26      	ldrb	r6, [r4, #16]
 800bb12:	b9b6      	cbnz	r6, 800bb42 <USBD_CDC_Init+0x9a>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bb14:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800bb18:	4641      	mov	r1, r8
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb20:	f000 ffe0 	bl	800cae4 <USBD_LL_PrepareReceive>
}
 800bb24:	4630      	mov	r0, r6
 800bb26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb2e:	2181      	movs	r1, #129	; 0x81
 800bb30:	2202      	movs	r2, #2
 800bb32:	4620      	mov	r0, r4
 800bb34:	f000 ff6a 	bl	800ca0c <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bb38:	4631      	mov	r1, r6
 800bb3a:	f44f 7300 	mov.w	r3, #512	; 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bb3e:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bb40:	e7ca      	b.n	800bad8 <USBD_CDC_Init+0x30>
  return (uint8_t)USBD_OK;
 800bb42:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bb44:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800bb48:	4641      	mov	r1, r8
 800bb4a:	4620      	mov	r0, r4
 800bb4c:	2340      	movs	r3, #64	; 0x40
 800bb4e:	f000 ffc9 	bl	800cae4 <USBD_LL_PrepareReceive>
}
 800bb52:	4630      	mov	r0, r6
 800bb54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800bb58:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 800bb5a:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
}
 800bb5e:	4630      	mov	r0, r6
 800bb60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bb64 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800bb64:	b119      	cbz	r1, 800bb6e <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800bb66:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800bb6a:	2000      	movs	r0, #0
 800bb6c:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800bb6e:	2003      	movs	r0, #3
}
 800bb70:	4770      	bx	lr
 800bb72:	bf00      	nop

0800bb74 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bb74:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800bb78:	b12b      	cbz	r3, 800bb86 <USBD_CDC_SetTxBuffer+0x12>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800bb7a:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800bb7c:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800bb80:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800bb84:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800bb86:	2003      	movs	r0, #3
}
 800bb88:	4770      	bx	lr
 800bb8a:	bf00      	nop

0800bb8c <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bb8c:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800bb90:	b11b      	cbz	r3, 800bb9a <USBD_CDC_SetRxBuffer+0xe>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800bb92:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800bb94:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800bb98:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800bb9a:	2003      	movs	r0, #3
}
 800bb9c:	4770      	bx	lr
 800bb9e:	bf00      	nop

0800bba0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bba0:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bba2:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800bba6:	b18d      	cbz	r5, 800bbcc <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800bba8:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 800bbac:	b10c      	cbz	r4, 800bbb2 <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800bbae:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800bbb0:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800bbb2:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
    hcdc->TxState = 1U;
 800bbb6:	2101      	movs	r1, #1
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800bbb8:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
    hcdc->TxState = 1U;
 800bbbc:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800bbc0:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800bbc2:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800bbc4:	f000 ff80 	bl	800cac8 <USBD_LL_Transmit>
    ret = USBD_OK;
 800bbc8:	4620      	mov	r0, r4
}
 800bbca:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800bbcc:	2003      	movs	r0, #3
}
 800bbce:	bd38      	pop	{r3, r4, r5, pc}

0800bbd0 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bbd0:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800bbd4:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800bbd6:	b18a      	cbz	r2, 800bbfc <USBD_CDC_ReceivePacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bbd8:	7c04      	ldrb	r4, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bbda:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bbde:	b134      	cbz	r4, 800bbee <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bbe0:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bbe2:	2340      	movs	r3, #64	; 0x40
 800bbe4:	2101      	movs	r1, #1
 800bbe6:	f000 ff7d 	bl	800cae4 <USBD_LL_PrepareReceive>
}
 800bbea:	4620      	mov	r0, r4
 800bbec:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bbee:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbf2:	2101      	movs	r1, #1
 800bbf4:	f000 ff76 	bl	800cae4 <USBD_LL_PrepareReceive>
}
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800bbfc:	2403      	movs	r4, #3
}
 800bbfe:	4620      	mov	r0, r4
 800bc00:	bd10      	pop	{r4, pc}
 800bc02:	bf00      	nop

0800bc04 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bc04:	b178      	cbz	r0, 800bc26 <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800bc06:	2300      	movs	r3, #0
 800bc08:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800bc0c:	f8c0 32c0 	str.w	r3, [r0, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800bc10:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bc14:	b109      	cbz	r1, 800bc1a <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800bc16:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc1a:	2301      	movs	r3, #1
  pdev->id = id;
 800bc1c:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc1e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800bc22:	f000 beb1 	b.w	800c988 <USBD_LL_Init>

  return ret;
}
 800bc26:	2003      	movs	r0, #3
 800bc28:	4770      	bx	lr
 800bc2a:	bf00      	nop

0800bc2c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bc2c:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800bc2e:	2400      	movs	r4, #0
{
 800bc30:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800bc32:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800bc36:	b181      	cbz	r1, 800bc5a <USBD_RegisterClass+0x2e>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800bc38:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800bc3a:	4605      	mov	r5, r0
  pdev->pClass = pclass;
 800bc3c:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800bc40:	b143      	cbz	r3, 800bc54 <USBD_RegisterClass+0x28>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800bc42:	f10d 0006 	add.w	r0, sp, #6
 800bc46:	4798      	blx	r3
 800bc48:	4603      	mov	r3, r0
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800bc4a:	4620      	mov	r0, r4
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800bc4c:	f8c5 32cc 	str.w	r3, [r5, #716]	; 0x2cc
}
 800bc50:	b003      	add	sp, #12
 800bc52:	bd30      	pop	{r4, r5, pc}
  return USBD_OK;
 800bc54:	4618      	mov	r0, r3
}
 800bc56:	b003      	add	sp, #12
 800bc58:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800bc5a:	2003      	movs	r0, #3
}
 800bc5c:	b003      	add	sp, #12
 800bc5e:	bd30      	pop	{r4, r5, pc}

0800bc60 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bc60:	f000 bec6 	b.w	800c9f0 <USBD_LL_Start>

0800bc64 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800bc64:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800bc68:	b10b      	cbz	r3, 800bc6e <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	4718      	bx	r3
  }

  return ret;
}
 800bc6e:	2003      	movs	r0, #3
 800bc70:	4770      	bx	lr
 800bc72:	bf00      	nop

0800bc74 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc74:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800bc76:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800bc7a:	b10b      	cbz	r3, 800bc80 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800bc7c:	685b      	ldr	r3, [r3, #4]
 800bc7e:	4798      	blx	r3
  }

  return USBD_OK;
}
 800bc80:	2000      	movs	r0, #0
 800bc82:	bd08      	pop	{r3, pc}

0800bc84 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bc84:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bc86:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800bc8a:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	f000 fbb9 	bl	800c404 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800bc92:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800bc96:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800bc98:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
 800bc9c:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800bca0:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800bca4:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 800bca6:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800bcaa:	d009      	beq.n	800bcc0 <USBD_LL_SetupStage+0x3c>
 800bcac:	2b02      	cmp	r3, #2
 800bcae:	d013      	beq.n	800bcd8 <USBD_LL_SetupStage+0x54>
 800bcb0:	b163      	cbz	r3, 800bccc <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bcb2:	4620      	mov	r0, r4
 800bcb4:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800bcb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bcbc:	f000 bec6 	b.w	800ca4c <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bcc0:	4629      	mov	r1, r5
 800bcc2:	4620      	mov	r0, r4
}
 800bcc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bcc8:	f000 bac8 	b.w	800c25c <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bccc:	4629      	mov	r1, r5
 800bcce:	4620      	mov	r0, r4
}
 800bcd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bcd4:	f000 b924 	b.w	800bf20 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bcd8:	4629      	mov	r1, r5
 800bcda:	4620      	mov	r0, r4
}
 800bcdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bce0:	f000 baf4 	b.w	800c2cc <USBD_StdEPReq>

0800bce4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bce4:	b570      	push	{r4, r5, r6, lr}
 800bce6:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800bce8:	b929      	cbnz	r1, 800bcf6 <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bcea:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800bcee:	2b03      	cmp	r3, #3
 800bcf0:	d00d      	beq.n	800bd0e <USBD_LL_DataOutStage+0x2a>
      }
    }
  }

  return USBD_OK;
}
 800bcf2:	2000      	movs	r0, #0
 800bcf4:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bcf6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bcfa:	2b03      	cmp	r3, #3
 800bcfc:	d1f9      	bne.n	800bcf2 <USBD_LL_DataOutStage+0xe>
      if (pdev->pClass->DataOut != NULL)
 800bcfe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800bd02:	699b      	ldr	r3, [r3, #24]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d0f4      	beq.n	800bcf2 <USBD_LL_DataOutStage+0xe>
}
 800bd08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800bd0c:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800bd0e:	e9d0 3557 	ldrd	r3, r5, [r0, #348]	; 0x15c
 800bd12:	42ab      	cmp	r3, r5
 800bd14:	d808      	bhi.n	800bd28 <USBD_LL_DataOutStage+0x44>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd16:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bd1a:	2b03      	cmp	r3, #3
 800bd1c:	d00f      	beq.n	800bd3e <USBD_LL_DataOutStage+0x5a>
        (void)USBD_CtlSendStatus(pdev);
 800bd1e:	4620      	mov	r0, r4
 800bd20:	f000 fbe6 	bl	800c4f0 <USBD_CtlSendStatus>
}
 800bd24:	2000      	movs	r0, #0
 800bd26:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800bd28:	1b5b      	subs	r3, r3, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bd2a:	4611      	mov	r1, r2
 800bd2c:	462a      	mov	r2, r5
 800bd2e:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800bd30:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bd34:	bf28      	it	cs
 800bd36:	461a      	movcs	r2, r3
 800bd38:	f000 fbd0 	bl	800c4dc <USBD_CtlContinueRx>
 800bd3c:	e7d9      	b.n	800bcf2 <USBD_LL_DataOutStage+0xe>
          if (pdev->pClass->EP0_RxReady != NULL)
 800bd3e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800bd42:	691b      	ldr	r3, [r3, #16]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d0ea      	beq.n	800bd1e <USBD_LL_DataOutStage+0x3a>
            pdev->pClass->EP0_RxReady(pdev);
 800bd48:	4798      	blx	r3
 800bd4a:	e7e8      	b.n	800bd1e <USBD_LL_DataOutStage+0x3a>

0800bd4c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bd4c:	b570      	push	{r4, r5, r6, lr}
 800bd4e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800bd50:	b949      	cbnz	r1, 800bd66 <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bd52:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800bd56:	2b02      	cmp	r3, #2
 800bd58:	d011      	beq.n	800bd7e <USBD_LL_DataInStage+0x32>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800bd5a:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d022      	beq.n	800bda8 <USBD_LL_DataInStage+0x5c>
      }
    }
  }

  return USBD_OK;
}
 800bd62:	2000      	movs	r0, #0
 800bd64:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd66:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bd6a:	2b03      	cmp	r3, #3
 800bd6c:	d1f9      	bne.n	800bd62 <USBD_LL_DataInStage+0x16>
      if (pdev->pClass->DataIn != NULL)
 800bd6e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800bd72:	695b      	ldr	r3, [r3, #20]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d0f4      	beq.n	800bd62 <USBD_LL_DataInStage+0x16>
}
 800bd78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800bd7c:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800bd7e:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800bd82:	460d      	mov	r5, r1
 800bd84:	42b3      	cmp	r3, r6
 800bd86:	d814      	bhi.n	800bdb2 <USBD_LL_DataInStage+0x66>
        if ((pep->maxpacket == pep->rem_length) &&
 800bd88:	d020      	beq.n	800bdcc <USBD_LL_DataInStage+0x80>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd8a:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800bd8e:	2b03      	cmp	r3, #3
 800bd90:	d029      	beq.n	800bde6 <USBD_LL_DataInStage+0x9a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bd92:	2180      	movs	r1, #128	; 0x80
 800bd94:	4620      	mov	r0, r4
 800bd96:	f000 fe59 	bl	800ca4c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	f000 fbb4 	bl	800c508 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800bda0:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800bda4:	2b01      	cmp	r3, #1
 800bda6:	d1dc      	bne.n	800bd62 <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 800bda8:	2300      	movs	r3, #0
}
 800bdaa:	2000      	movs	r0, #0
      pdev->dev_test_mode = 0U;
 800bdac:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 800bdb0:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800bdb2:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bdb4:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800bdb6:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bdb8:	461a      	mov	r2, r3
 800bdba:	f000 fb77 	bl	800c4ac <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bdbe:	462b      	mov	r3, r5
 800bdc0:	462a      	mov	r2, r5
 800bdc2:	4629      	mov	r1, r5
 800bdc4:	4620      	mov	r0, r4
 800bdc6:	f000 fe8d 	bl	800cae4 <USBD_LL_PrepareReceive>
 800bdca:	e7c6      	b.n	800bd5a <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800bdcc:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	d8db      	bhi.n	800bd8a <USBD_LL_DataInStage+0x3e>
            (pep->total_length >= pep->maxpacket) &&
 800bdd2:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800bdd6:	429a      	cmp	r2, r3
 800bdd8:	d2d7      	bcs.n	800bd8a <USBD_LL_DataInStage+0x3e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bdda:	460a      	mov	r2, r1
 800bddc:	f000 fb66 	bl	800c4ac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bde0:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 800bde4:	e7eb      	b.n	800bdbe <USBD_LL_DataInStage+0x72>
            if (pdev->pClass->EP0_TxSent != NULL)
 800bde6:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800bdea:	68db      	ldr	r3, [r3, #12]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d0d0      	beq.n	800bd92 <USBD_LL_DataInStage+0x46>
              pdev->pClass->EP0_TxSent(pdev);
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	4798      	blx	r3
 800bdf4:	e7cd      	b.n	800bd92 <USBD_LL_DataInStage+0x46>
 800bdf6:	bf00      	nop

0800bdf8 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800bdf8:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bdfa:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800bdfc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800be00:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800be04:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800be06:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800be0a:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 800be0e:	b1eb      	cbz	r3, 800be4c <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800be10:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800be14:	b570      	push	{r4, r5, r6, lr}
 800be16:	4604      	mov	r4, r0
  if (pdev->pClassData != NULL)
 800be18:	b112      	cbz	r2, 800be20 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800be1a:	685b      	ldr	r3, [r3, #4]
 800be1c:	b103      	cbz	r3, 800be20 <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800be1e:	4798      	blx	r3

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800be20:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be22:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800be24:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be26:	4620      	mov	r0, r4
 800be28:	462b      	mov	r3, r5
 800be2a:	4611      	mov	r1, r2
 800be2c:	f000 fdee 	bl	800ca0c <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be30:	462b      	mov	r3, r5
 800be32:	2200      	movs	r2, #0
 800be34:	2180      	movs	r1, #128	; 0x80
 800be36:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800be38:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800be3c:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be40:	f000 fde4 	bl	800ca0c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
 800be44:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800be46:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800be48:	6225      	str	r5, [r4, #32]
}
 800be4a:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800be4c:	2003      	movs	r0, #3
}
 800be4e:	4770      	bx	lr

0800be50 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800be50:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800be52:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800be54:	7419      	strb	r1, [r3, #16]
}
 800be56:	4770      	bx	lr

0800be58 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800be58:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800be5a:	2104      	movs	r1, #4

  return USBD_OK;
}
 800be5c:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800be5e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800be62:	b2d2      	uxtb	r2, r2
 800be64:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800be68:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
}
 800be6c:	4770      	bx	lr
 800be6e:	bf00      	nop

0800be70 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800be70:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800be74:	2b04      	cmp	r3, #4
 800be76:	d104      	bne.n	800be82 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800be78:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800be7c:	b2db      	uxtb	r3, r3
 800be7e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800be82:	2000      	movs	r0, #0
 800be84:	4770      	bx	lr
 800be86:	bf00      	nop

0800be88 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800be88:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800be8c:	b15a      	cbz	r2, 800bea6 <USBD_LL_SOF+0x1e>
{
 800be8e:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be90:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800be94:	2b03      	cmp	r3, #3
 800be96:	d001      	beq.n	800be9c <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800be98:	2000      	movs	r0, #0
}
 800be9a:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800be9c:	69d3      	ldr	r3, [r2, #28]
 800be9e:	b123      	cbz	r3, 800beaa <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 800bea0:	4798      	blx	r3
  return USBD_OK;
 800bea2:	2000      	movs	r0, #0
}
 800bea4:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bea6:	2003      	movs	r0, #3
}
 800bea8:	4770      	bx	lr
  return USBD_OK;
 800beaa:	4618      	mov	r0, r3
}
 800beac:	bd08      	pop	{r3, pc}
 800beae:	bf00      	nop

0800beb0 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800beb0:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800beb4:	b15a      	cbz	r2, 800bece <USBD_LL_IsoINIncomplete+0x1e>
{
 800beb6:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800beb8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bebc:	2b03      	cmp	r3, #3
 800bebe:	d001      	beq.n	800bec4 <USBD_LL_IsoINIncomplete+0x14>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800bec0:	2000      	movs	r0, #0
}
 800bec2:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800bec4:	6a13      	ldr	r3, [r2, #32]
 800bec6:	b123      	cbz	r3, 800bed2 <USBD_LL_IsoINIncomplete+0x22>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800bec8:	4798      	blx	r3
  return USBD_OK;
 800beca:	2000      	movs	r0, #0
}
 800becc:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bece:	2003      	movs	r0, #3
}
 800bed0:	4770      	bx	lr
  return USBD_OK;
 800bed2:	4618      	mov	r0, r3
}
 800bed4:	bd08      	pop	{r3, pc}
 800bed6:	bf00      	nop

0800bed8 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800bed8:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800bedc:	b15a      	cbz	r2, 800bef6 <USBD_LL_IsoOUTIncomplete+0x1e>
{
 800bede:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bee0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bee4:	2b03      	cmp	r3, #3
 800bee6:	d001      	beq.n	800beec <USBD_LL_IsoOUTIncomplete+0x14>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800bee8:	2000      	movs	r0, #0
}
 800beea:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800beec:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800beee:	b123      	cbz	r3, 800befa <USBD_LL_IsoOUTIncomplete+0x22>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800bef0:	4798      	blx	r3
  return USBD_OK;
 800bef2:	2000      	movs	r0, #0
}
 800bef4:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bef6:	2003      	movs	r0, #3
}
 800bef8:	4770      	bx	lr
  return USBD_OK;
 800befa:	4618      	mov	r0, r3
}
 800befc:	bd08      	pop	{r3, pc}
 800befe:	bf00      	nop

0800bf00 <USBD_LL_DevConnected>:
 800bf00:	2000      	movs	r0, #0
 800bf02:	4770      	bx	lr

0800bf04 <USBD_LL_DevDisconnected>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bf04:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800bf06:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bf0a:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800bf0e:	b12a      	cbz	r2, 800bf1c <USBD_LL_DevDisconnected+0x18>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bf10:	6852      	ldr	r2, [r2, #4]
 800bf12:	7901      	ldrb	r1, [r0, #4]
{
 800bf14:	b508      	push	{r3, lr}
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bf16:	4790      	blx	r2
  }

  return USBD_OK;
}
 800bf18:	2000      	movs	r0, #0
 800bf1a:	bd08      	pop	{r3, pc}
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	4770      	bx	lr

0800bf20 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf20:	b570      	push	{r4, r5, r6, lr}
 800bf22:	780c      	ldrb	r4, [r1, #0]
 800bf24:	b082      	sub	sp, #8
 800bf26:	460e      	mov	r6, r1
 800bf28:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bf2a:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800bf2e:	2c20      	cmp	r4, #32
 800bf30:	d00e      	beq.n	800bf50 <USBD_StdDevReq+0x30>
 800bf32:	2c40      	cmp	r4, #64	; 0x40
 800bf34:	d00c      	beq.n	800bf50 <USBD_StdDevReq+0x30>
 800bf36:	b1ac      	cbz	r4, 800bf64 <USBD_StdDevReq+0x44>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf38:	2180      	movs	r1, #128	; 0x80
 800bf3a:	4628      	mov	r0, r5
 800bf3c:	f000 fd86 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf40:	2100      	movs	r1, #0
 800bf42:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800bf44:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf46:	f000 fd81 	bl	800ca4c <USBD_LL_StallEP>
}
 800bf4a:	4620      	mov	r0, r4
 800bf4c:	b002      	add	sp, #8
 800bf4e:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bf50:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800bf54:	4631      	mov	r1, r6
 800bf56:	4628      	mov	r0, r5
 800bf58:	689b      	ldr	r3, [r3, #8]
 800bf5a:	4798      	blx	r3
 800bf5c:	4604      	mov	r4, r0
}
 800bf5e:	4620      	mov	r0, r4
 800bf60:	b002      	add	sp, #8
 800bf62:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 800bf64:	784b      	ldrb	r3, [r1, #1]
 800bf66:	2b09      	cmp	r3, #9
 800bf68:	d8e6      	bhi.n	800bf38 <USBD_StdDevReq+0x18>
 800bf6a:	a201      	add	r2, pc, #4	; (adr r2, 800bf70 <USBD_StdDevReq+0x50>)
 800bf6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf70:	0800bfd1 	.word	0x0800bfd1
 800bf74:	0800bfff 	.word	0x0800bfff
 800bf78:	0800bf39 	.word	0x0800bf39
 800bf7c:	0800c01b 	.word	0x0800c01b
 800bf80:	0800bf39 	.word	0x0800bf39
 800bf84:	0800c02d 	.word	0x0800c02d
 800bf88:	0800c065 	.word	0x0800c065
 800bf8c:	0800bf39 	.word	0x0800bf39
 800bf90:	0800c081 	.word	0x0800c081
 800bf94:	0800bf99 	.word	0x0800bf99
  cfgidx = (uint8_t)(req->wValue);
 800bf98:	7889      	ldrb	r1, [r1, #2]
 800bf9a:	4eaf      	ldr	r6, [pc, #700]	; (800c258 <USBD_StdDevReq+0x338>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bf9c:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800bf9e:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bfa0:	f200 813d 	bhi.w	800c21e <USBD_StdDevReq+0x2fe>
  switch (pdev->dev_state)
 800bfa4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bfa8:	2b02      	cmp	r3, #2
 800bfaa:	b2da      	uxtb	r2, r3
 800bfac:	f000 8125 	beq.w	800c1fa <USBD_StdDevReq+0x2da>
 800bfb0:	2a03      	cmp	r2, #3
 800bfb2:	f000 80ff 	beq.w	800c1b4 <USBD_StdDevReq+0x294>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bfb6:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 800bfb8:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bfba:	f000 fd47 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bfbe:	2100      	movs	r1, #0
 800bfc0:	4628      	mov	r0, r5
 800bfc2:	f000 fd43 	bl	800ca4c <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bfc6:	7831      	ldrb	r1, [r6, #0]
 800bfc8:	4628      	mov	r0, r5
 800bfca:	f7ff fe53 	bl	800bc74 <USBD_ClrClassConfig>
      break;
 800bfce:	e7bc      	b.n	800bf4a <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800bfd0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800bfd4:	3a01      	subs	r2, #1
 800bfd6:	2a02      	cmp	r2, #2
 800bfd8:	d86a      	bhi.n	800c0b0 <USBD_StdDevReq+0x190>
      if (req->wLength != 0x2U)
 800bfda:	88ca      	ldrh	r2, [r1, #6]
 800bfdc:	2a02      	cmp	r2, #2
 800bfde:	d167      	bne.n	800c0b0 <USBD_StdDevReq+0x190>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bfe0:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 800bfe2:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bfe6:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800bfe8:	b10a      	cbz	r2, 800bfee <USBD_StdDevReq+0xce>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bfea:	2203      	movs	r2, #3
 800bfec:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bfee:	2202      	movs	r2, #2
 800bff0:	f105 010c 	add.w	r1, r5, #12
 800bff4:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800bff6:	461c      	mov	r4, r3
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bff8:	f000 fa4a 	bl	800c490 <USBD_CtlSendData>
      break;
 800bffc:	e7a5      	b.n	800bf4a <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800bffe:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c002:	3b01      	subs	r3, #1
 800c004:	2b02      	cmp	r3, #2
 800c006:	d853      	bhi.n	800c0b0 <USBD_StdDevReq+0x190>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c008:	884b      	ldrh	r3, [r1, #2]
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	d19d      	bne.n	800bf4a <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800c00e:	2300      	movs	r3, #0
 800c010:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c014:	f000 fa6c 	bl	800c4f0 <USBD_CtlSendStatus>
 800c018:	e797      	b.n	800bf4a <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c01a:	884b      	ldrh	r3, [r1, #2]
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d194      	bne.n	800bf4a <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 800c020:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c024:	4628      	mov	r0, r5
 800c026:	f000 fa63 	bl	800c4f0 <USBD_CtlSendStatus>
 800c02a:	e78e      	b.n	800bf4a <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c02c:	888b      	ldrh	r3, [r1, #4]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d13e      	bne.n	800c0b0 <USBD_StdDevReq+0x190>
 800c032:	88cb      	ldrh	r3, [r1, #6]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d13b      	bne.n	800c0b0 <USBD_StdDevReq+0x190>
 800c038:	884e      	ldrh	r6, [r1, #2]
 800c03a:	2e7f      	cmp	r6, #127	; 0x7f
 800c03c:	d838      	bhi.n	800c0b0 <USBD_StdDevReq+0x190>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c03e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c042:	2b03      	cmp	r3, #3
 800c044:	d034      	beq.n	800c0b0 <USBD_StdDevReq+0x190>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c046:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800c048:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c04c:	f000 fd2e 	bl	800caac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c050:	4628      	mov	r0, r5
 800c052:	f000 fa4d 	bl	800c4f0 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800c056:	2e00      	cmp	r6, #0
 800c058:	f040 80cb 	bne.w	800c1f2 <USBD_StdDevReq+0x2d2>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c05c:	2301      	movs	r3, #1
 800c05e:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800c062:	e772      	b.n	800bf4a <USBD_StdDevReq+0x2a>
          USBD_GetDescriptor(pdev, req);
 800c064:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800c066:	2100      	movs	r1, #0
 800c068:	0a13      	lsrs	r3, r2, #8
 800c06a:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 800c06e:	3b01      	subs	r3, #1
 800c070:	2b06      	cmp	r3, #6
 800c072:	d81d      	bhi.n	800c0b0 <USBD_StdDevReq+0x190>
 800c074:	e8df f003 	tbb	[pc, r3]
 800c078:	1c4d606d 	.word	0x1c4d606d
 800c07c:	431c      	.short	0x431c
 800c07e:	27          	.byte	0x27
 800c07f:	00          	.byte	0x00
  if (req->wLength != 1U)
 800c080:	88ca      	ldrh	r2, [r1, #6]
 800c082:	2a01      	cmp	r2, #1
 800c084:	d114      	bne.n	800c0b0 <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800c086:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800c08a:	2902      	cmp	r1, #2
 800c08c:	b2cb      	uxtb	r3, r1
 800c08e:	f200 808a 	bhi.w	800c1a6 <USBD_StdDevReq+0x286>
 800c092:	2b00      	cmp	r3, #0
 800c094:	f43f af50 	beq.w	800bf38 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 800c098:	2300      	movs	r3, #0
 800c09a:	4601      	mov	r1, r0
 800c09c:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c0a0:	f000 f9f6 	bl	800c490 <USBD_CtlSendData>
        break;
 800c0a4:	e751      	b.n	800bf4a <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c0a6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d15d      	bne.n	800c16c <USBD_StdDevReq+0x24c>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c0b0:	2180      	movs	r1, #128	; 0x80
 800c0b2:	4628      	mov	r0, r5
 800c0b4:	f000 fcca 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c0b8:	4628      	mov	r0, r5
 800c0ba:	2100      	movs	r1, #0
 800c0bc:	f000 fcc6 	bl	800ca4c <USBD_LL_StallEP>
}
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	b002      	add	sp, #8
 800c0c4:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0c6:	7c03      	ldrb	r3, [r0, #16]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d1f1      	bne.n	800c0b0 <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c0cc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c0d0:	f10d 0006 	add.w	r0, sp, #6
 800c0d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0d6:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c0d8:	2307      	movs	r3, #7
 800c0da:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 800c0dc:	88f2      	ldrh	r2, [r6, #6]
 800c0de:	2a00      	cmp	r2, #0
 800c0e0:	d0a0      	beq.n	800c024 <USBD_StdDevReq+0x104>
    if (len != 0U)
 800c0e2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d0e2      	beq.n	800c0b0 <USBD_StdDevReq+0x190>
      len = MIN(len, req->wLength);
 800c0ea:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c0ec:	4601      	mov	r1, r0
 800c0ee:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 800c0f0:	bf28      	it	cs
 800c0f2:	461a      	movcs	r2, r3
 800c0f4:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c0f8:	f000 f9ca 	bl	800c490 <USBD_CtlSendData>
 800c0fc:	e725      	b.n	800bf4a <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0fe:	7c03      	ldrb	r3, [r0, #16]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d1d5      	bne.n	800c0b0 <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c104:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c108:	f10d 0006 	add.w	r0, sp, #6
 800c10c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c10e:	4798      	blx	r3
  if (err != 0U)
 800c110:	e7e4      	b.n	800c0dc <USBD_StdDevReq+0x1bc>
      switch ((uint8_t)(req->wValue))
 800c112:	b2d2      	uxtb	r2, r2
 800c114:	2a05      	cmp	r2, #5
 800c116:	d8cb      	bhi.n	800c0b0 <USBD_StdDevReq+0x190>
 800c118:	a301      	add	r3, pc, #4	; (adr r3, 800c120 <USBD_StdDevReq+0x200>)
 800c11a:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800c11e:	bf00      	nop
 800c120:	0800c0a7 	.word	0x0800c0a7
 800c124:	0800c19b 	.word	0x0800c19b
 800c128:	0800c18f 	.word	0x0800c18f
 800c12c:	0800c183 	.word	0x0800c183
 800c130:	0800c177 	.word	0x0800c177
 800c134:	0800c163 	.word	0x0800c163
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c138:	7c03      	ldrb	r3, [r0, #16]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	f040 8083 	bne.w	800c246 <USBD_StdDevReq+0x326>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c140:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c144:	f10d 0006 	add.w	r0, sp, #6
 800c148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c14a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c14c:	2302      	movs	r3, #2
 800c14e:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800c150:	e7c4      	b.n	800c0dc <USBD_StdDevReq+0x1bc>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c152:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c156:	f10d 0106 	add.w	r1, sp, #6
 800c15a:	7c00      	ldrb	r0, [r0, #16]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	4798      	blx	r3
  if (err != 0U)
 800c160:	e7bc      	b.n	800c0dc <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c162:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c166:	699b      	ldr	r3, [r3, #24]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d0a1      	beq.n	800c0b0 <USBD_StdDevReq+0x190>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c16c:	f10d 0106 	add.w	r1, sp, #6
 800c170:	7c28      	ldrb	r0, [r5, #16]
 800c172:	4798      	blx	r3
  if (err != 0U)
 800c174:	e7b2      	b.n	800c0dc <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c176:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c17a:	695b      	ldr	r3, [r3, #20]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d1f5      	bne.n	800c16c <USBD_StdDevReq+0x24c>
 800c180:	e796      	b.n	800c0b0 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c182:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c186:	691b      	ldr	r3, [r3, #16]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d1ef      	bne.n	800c16c <USBD_StdDevReq+0x24c>
 800c18c:	e790      	b.n	800c0b0 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c18e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c192:	68db      	ldr	r3, [r3, #12]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d1e9      	bne.n	800c16c <USBD_StdDevReq+0x24c>
 800c198:	e78a      	b.n	800c0b0 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c19a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c19e:	689b      	ldr	r3, [r3, #8]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d1e3      	bne.n	800c16c <USBD_StdDevReq+0x24c>
 800c1a4:	e784      	b.n	800c0b0 <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800c1a6:	2b03      	cmp	r3, #3
 800c1a8:	f47f aec6 	bne.w	800bf38 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c1ac:	1d01      	adds	r1, r0, #4
 800c1ae:	f000 f96f 	bl	800c490 <USBD_CtlSendData>
        break;
 800c1b2:	e6ca      	b.n	800bf4a <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 800c1b4:	2900      	cmp	r1, #0
 800c1b6:	d03b      	beq.n	800c230 <USBD_StdDevReq+0x310>
      else if (cfgidx != pdev->dev_config)
 800c1b8:	6841      	ldr	r1, [r0, #4]
 800c1ba:	2901      	cmp	r1, #1
 800c1bc:	f43f af32 	beq.w	800c024 <USBD_StdDevReq+0x104>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c1c0:	b2c9      	uxtb	r1, r1
 800c1c2:	f7ff fd57 	bl	800bc74 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c1c6:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c1c8:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 800c1ca:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c1cc:	f7ff fd4a 	bl	800bc64 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800c1d0:	4606      	mov	r6, r0
 800c1d2:	2800      	cmp	r0, #0
 800c1d4:	f43f af26 	beq.w	800c024 <USBD_StdDevReq+0x104>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c1d8:	2180      	movs	r1, #128	; 0x80
 800c1da:	4628      	mov	r0, r5
 800c1dc:	f000 fc36 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c1e0:	2100      	movs	r1, #0
 800c1e2:	4628      	mov	r0, r5
 800c1e4:	4634      	mov	r4, r6
 800c1e6:	f000 fc31 	bl	800ca4c <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c1ea:	7929      	ldrb	r1, [r5, #4]
 800c1ec:	4628      	mov	r0, r5
 800c1ee:	f7ff fd41 	bl	800bc74 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c1f2:	2302      	movs	r3, #2
 800c1f4:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800c1f8:	e6a7      	b.n	800bf4a <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 800c1fa:	2900      	cmp	r1, #0
 800c1fc:	f43f af12 	beq.w	800c024 <USBD_StdDevReq+0x104>
        pdev->dev_config = cfgidx;
 800c200:	2101      	movs	r1, #1
 800c202:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c204:	f7ff fd2e 	bl	800bc64 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800c208:	4604      	mov	r4, r0
 800c20a:	2800      	cmp	r0, #0
 800c20c:	f47f af50 	bne.w	800c0b0 <USBD_StdDevReq+0x190>
          (void)USBD_CtlSendStatus(pdev);
 800c210:	4628      	mov	r0, r5
 800c212:	f000 f96d 	bl	800c4f0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c216:	2303      	movs	r3, #3
 800c218:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800c21c:	e695      	b.n	800bf4a <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c21e:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800c220:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c222:	f000 fc13 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c226:	4628      	mov	r0, r5
 800c228:	2100      	movs	r1, #0
 800c22a:	f000 fc0f 	bl	800ca4c <USBD_LL_StallEP>
    return USBD_FAIL;
 800c22e:	e68c      	b.n	800bf4a <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c230:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800c232:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c234:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c236:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c23a:	f7ff fd1b 	bl	800bc74 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c23e:	4628      	mov	r0, r5
 800c240:	f000 f956 	bl	800c4f0 <USBD_CtlSendStatus>
 800c244:	e681      	b.n	800bf4a <USBD_StdDevReq+0x2a>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c246:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c24a:	f10d 0006 	add.w	r0, sp, #6
 800c24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c250:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c252:	2302      	movs	r3, #2
 800c254:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800c256:	e741      	b.n	800c0dc <USBD_StdDevReq+0x1bc>
 800c258:	2400071c 	.word	0x2400071c

0800c25c <USBD_StdItfReq>:
{
 800c25c:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c25e:	780b      	ldrb	r3, [r1, #0]
{
 800c260:	460d      	mov	r5, r1
 800c262:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c264:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800c268:	2a40      	cmp	r2, #64	; 0x40
 800c26a:	d00b      	beq.n	800c284 <USBD_StdItfReq+0x28>
 800c26c:	065b      	lsls	r3, r3, #25
 800c26e:	d509      	bpl.n	800c284 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 800c270:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c272:	2180      	movs	r1, #128	; 0x80
 800c274:	f000 fbea 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c278:	4620      	mov	r0, r4
 800c27a:	4629      	mov	r1, r5
 800c27c:	f000 fbe6 	bl	800ca4c <USBD_LL_StallEP>
}
 800c280:	4628      	mov	r0, r5
 800c282:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 800c284:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800c288:	3b01      	subs	r3, #1
 800c28a:	2b02      	cmp	r3, #2
 800c28c:	d812      	bhi.n	800c2b4 <USBD_StdItfReq+0x58>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c28e:	792b      	ldrb	r3, [r5, #4]
 800c290:	2b01      	cmp	r3, #1
 800c292:	d80f      	bhi.n	800c2b4 <USBD_StdItfReq+0x58>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c294:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800c298:	4629      	mov	r1, r5
 800c29a:	4620      	mov	r0, r4
 800c29c:	689b      	ldr	r3, [r3, #8]
 800c29e:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c2a0:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c2a2:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d1eb      	bne.n	800c280 <USBD_StdItfReq+0x24>
 800c2a8:	2800      	cmp	r0, #0
 800c2aa:	d1e9      	bne.n	800c280 <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	f000 f91f 	bl	800c4f0 <USBD_CtlSendStatus>
 800c2b2:	e7e5      	b.n	800c280 <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c2b4:	2180      	movs	r1, #128	; 0x80
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f000 fbc8 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c2bc:	2100      	movs	r1, #0
 800c2be:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800c2c0:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800c2c2:	f000 fbc3 	bl	800ca4c <USBD_LL_StallEP>
}
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	bd38      	pop	{r3, r4, r5, pc}
 800c2ca:	bf00      	nop

0800c2cc <USBD_StdEPReq>:
{
 800c2cc:	b570      	push	{r4, r5, r6, lr}
 800c2ce:	780b      	ldrb	r3, [r1, #0]
 800c2d0:	460d      	mov	r5, r1
 800c2d2:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c2d4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c2d8:	2b20      	cmp	r3, #32
 800c2da:	d01b      	beq.n	800c314 <USBD_StdEPReq+0x48>
 800c2dc:	2b40      	cmp	r3, #64	; 0x40
 800c2de:	d019      	beq.n	800c314 <USBD_StdEPReq+0x48>
 800c2e0:	b303      	cbz	r3, 800c324 <USBD_StdEPReq+0x58>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c2e2:	2180      	movs	r1, #128	; 0x80
 800c2e4:	4620      	mov	r0, r4
 800c2e6:	f000 fbb1 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	2100      	movs	r1, #0
 800c2ee:	f000 fbad 	bl	800ca4c <USBD_LL_StallEP>
}
 800c2f2:	2000      	movs	r0, #0
 800c2f4:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800c2f6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c2fa:	2b02      	cmp	r3, #2
 800c2fc:	b2da      	uxtb	r2, r3
 800c2fe:	d04e      	beq.n	800c39e <USBD_StdEPReq+0xd2>
 800c300:	2a03      	cmp	r2, #3
 800c302:	d1ee      	bne.n	800c2e2 <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c304:	886b      	ldrh	r3, [r5, #2]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d1f3      	bne.n	800c2f2 <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 800c30a:	064e      	lsls	r6, r1, #25
 800c30c:	d172      	bne.n	800c3f4 <USBD_StdEPReq+0x128>
                (void)USBD_CtlSendStatus(pdev);
 800c30e:	4620      	mov	r0, r4
 800c310:	f000 f8ee 	bl	800c4f0 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c314:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800c318:	4629      	mov	r1, r5
 800c31a:	4620      	mov	r0, r4
 800c31c:	689b      	ldr	r3, [r3, #8]
}
 800c31e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c322:	4718      	bx	r3
      switch (req->bRequest)
 800c324:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 800c326:	888a      	ldrh	r2, [r1, #4]
 800c328:	2b01      	cmp	r3, #1
 800c32a:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 800c32c:	d0e3      	beq.n	800c2f6 <USBD_StdEPReq+0x2a>
 800c32e:	2b03      	cmp	r3, #3
 800c330:	d024      	beq.n	800c37c <USBD_StdEPReq+0xb0>
 800c332:	2b00      	cmp	r3, #0
 800c334:	d1d5      	bne.n	800c2e2 <USBD_StdEPReq+0x16>
          switch (pdev->dev_state)
 800c336:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c33a:	2b02      	cmp	r3, #2
 800c33c:	b2d8      	uxtb	r0, r3
 800c33e:	d037      	beq.n	800c3b0 <USBD_StdEPReq+0xe4>
 800c340:	2803      	cmp	r0, #3
 800c342:	d1ce      	bne.n	800c2e2 <USBD_StdEPReq+0x16>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c344:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800c348:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c34a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c34e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 800c352:	d43e      	bmi.n	800c3d2 <USBD_StdEPReq+0x106>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c354:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d0c2      	beq.n	800c2e2 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c35c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800c360:	2514      	movs	r5, #20
 800c362:	fb05 4503 	mla	r5, r5, r3, r4
 800c366:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d13c      	bne.n	800c3e8 <USBD_StdEPReq+0x11c>
                pep->status = 0x0001U;
 800c36e:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c370:	4629      	mov	r1, r5
 800c372:	4620      	mov	r0, r4
 800c374:	2202      	movs	r2, #2
 800c376:	f000 f88b 	bl	800c490 <USBD_CtlSendData>
              break;
 800c37a:	e7ba      	b.n	800c2f2 <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 800c37c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c380:	2b02      	cmp	r3, #2
 800c382:	b2da      	uxtb	r2, r3
 800c384:	d00b      	beq.n	800c39e <USBD_StdEPReq+0xd2>
 800c386:	2a03      	cmp	r2, #3
 800c388:	d1ab      	bne.n	800c2e2 <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c38a:	886b      	ldrh	r3, [r5, #2]
 800c38c:	b91b      	cbnz	r3, 800c396 <USBD_StdEPReq+0xca>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c38e:	064a      	lsls	r2, r1, #25
 800c390:	d001      	beq.n	800c396 <USBD_StdEPReq+0xca>
 800c392:	88eb      	ldrh	r3, [r5, #6]
 800c394:	b39b      	cbz	r3, 800c3fe <USBD_StdEPReq+0x132>
              (void)USBD_CtlSendStatus(pdev);
 800c396:	4620      	mov	r0, r4
 800c398:	f000 f8aa 	bl	800c4f0 <USBD_CtlSendStatus>
              break;
 800c39c:	e7a9      	b.n	800c2f2 <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c39e:	064b      	lsls	r3, r1, #25
 800c3a0:	d09f      	beq.n	800c2e2 <USBD_StdEPReq+0x16>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c3a2:	f000 fb53 	bl	800ca4c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	2180      	movs	r1, #128	; 0x80
 800c3aa:	f000 fb4f 	bl	800ca4c <USBD_LL_StallEP>
 800c3ae:	e7a0      	b.n	800c2f2 <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c3b0:	0648      	lsls	r0, r1, #25
 800c3b2:	d196      	bne.n	800c2e2 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3b4:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 800c3b6:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3c0:	bf4c      	ite	mi
 800c3c2:	f104 0114 	addmi.w	r1, r4, #20
 800c3c6:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 800c3ca:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c3cc:	f000 f860 	bl	800c490 <USBD_CtlSendData>
              break;
 800c3d0:	e78f      	b.n	800c2f2 <USBD_StdEPReq+0x26>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c3d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d084      	beq.n	800c2e2 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3d8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800c3dc:	1c5d      	adds	r5, r3, #1
 800c3de:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800c3e2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800c3e6:	e7c0      	b.n	800c36a <USBD_StdEPReq+0x9e>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c3e8:	4620      	mov	r0, r4
 800c3ea:	f000 fb4b 	bl	800ca84 <USBD_LL_IsStallEP>
 800c3ee:	b120      	cbz	r0, 800c3fa <USBD_StdEPReq+0x12e>
                pep->status = 0x0001U;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	e7bc      	b.n	800c36e <USBD_StdEPReq+0xa2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c3f4:	f000 fb38 	bl	800ca68 <USBD_LL_ClearStallEP>
 800c3f8:	e789      	b.n	800c30e <USBD_StdEPReq+0x42>
                pep->status = 0x0000U;
 800c3fa:	6028      	str	r0, [r5, #0]
 800c3fc:	e7b8      	b.n	800c370 <USBD_StdEPReq+0xa4>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c3fe:	f000 fb25 	bl	800ca4c <USBD_LL_StallEP>
 800c402:	e7c8      	b.n	800c396 <USBD_StdEPReq+0xca>

0800c404 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800c404:	780b      	ldrb	r3, [r1, #0]
 800c406:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800c408:	784b      	ldrb	r3, [r1, #1]
 800c40a:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c40c:	78ca      	ldrb	r2, [r1, #3]
 800c40e:	788b      	ldrb	r3, [r1, #2]
 800c410:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800c414:	8043      	strh	r3, [r0, #2]
 800c416:	794a      	ldrb	r2, [r1, #5]
 800c418:	790b      	ldrb	r3, [r1, #4]
 800c41a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800c41e:	8083      	strh	r3, [r0, #4]
 800c420:	79ca      	ldrb	r2, [r1, #7]
 800c422:	798b      	ldrb	r3, [r1, #6]
 800c424:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800c428:	80c3      	strh	r3, [r0, #6]
}
 800c42a:	4770      	bx	lr

0800c42c <USBD_CtlError>:
{
 800c42c:	b510      	push	{r4, lr}
 800c42e:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c430:	2180      	movs	r1, #128	; 0x80
 800c432:	f000 fb0b 	bl	800ca4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c436:	2100      	movs	r1, #0
 800c438:	4620      	mov	r0, r4
}
 800c43a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800c43e:	f000 bb05 	b.w	800ca4c <USBD_LL_StallEP>
 800c442:	bf00      	nop

0800c444 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800c444:	b308      	cbz	r0, 800c48a <USBD_GetString+0x46>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800c446:	7803      	ldrb	r3, [r0, #0]
{
 800c448:	b470      	push	{r4, r5, r6}
  while (*pbuff != (uint8_t)'\0')
 800c44a:	b1fb      	cbz	r3, 800c48c <USBD_GetString+0x48>
 800c44c:	4604      	mov	r4, r0
 800c44e:	f1c0 0601 	rsb	r6, r0, #1
  {
    len++;
 800c452:	19a3      	adds	r3, r4, r6
  while (*pbuff != (uint8_t)'\0')
 800c454:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 800c458:	b2db      	uxtb	r3, r3
 800c45a:	2d00      	cmp	r5, #0
 800c45c:	d1f9      	bne.n	800c452 <USBD_GetString+0xe>
 800c45e:	3301      	adds	r3, #1
 800c460:	005b      	lsls	r3, r3, #1
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c462:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c464:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800c466:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c468:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800c46a:	7804      	ldrb	r4, [r0, #0]
 800c46c:	b15c      	cbz	r4, 800c486 <USBD_GetString+0x42>
  idx++;
 800c46e:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800c470:	2500      	movs	r5, #0
    idx++;
 800c472:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800c474:	54cc      	strb	r4, [r1, r3]
    idx++;
 800c476:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800c478:	b2d2      	uxtb	r2, r2
    idx++;
 800c47a:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800c47c:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800c47e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800c482:	2c00      	cmp	r4, #0
 800c484:	d1f5      	bne.n	800c472 <USBD_GetString+0x2e>
}
 800c486:	bc70      	pop	{r4, r5, r6}
 800c488:	4770      	bx	lr
 800c48a:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800c48c:	2302      	movs	r3, #2
 800c48e:	e7e8      	b.n	800c462 <USBD_GetString+0x1e>

0800c490 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c490:	b538      	push	{r3, r4, r5, lr}
 800c492:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c494:	2502      	movs	r5, #2
{
 800c496:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c498:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c49a:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 800c49e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c4a2:	f000 fb11 	bl	800cac8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800c4a6:	2000      	movs	r0, #0
 800c4a8:	bd38      	pop	{r3, r4, r5, pc}
 800c4aa:	bf00      	nop

0800c4ac <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c4ac:	b510      	push	{r4, lr}
 800c4ae:	460c      	mov	r4, r1
 800c4b0:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c4b2:	2100      	movs	r1, #0
 800c4b4:	4622      	mov	r2, r4
 800c4b6:	f000 fb07 	bl	800cac8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800c4ba:	2000      	movs	r0, #0
 800c4bc:	bd10      	pop	{r4, pc}
 800c4be:	bf00      	nop

0800c4c0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c4c0:	b538      	push	{r3, r4, r5, lr}
 800c4c2:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c4c4:	2503      	movs	r5, #3
{
 800c4c6:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c4c8:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c4ca:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 800c4ce:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c4d2:	f000 fb07 	bl	800cae4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c4d6:	2000      	movs	r0, #0
 800c4d8:	bd38      	pop	{r3, r4, r5, pc}
 800c4da:	bf00      	nop

0800c4dc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c4dc:	b510      	push	{r4, lr}
 800c4de:	460c      	mov	r4, r1
 800c4e0:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c4e2:	2100      	movs	r1, #0
 800c4e4:	4622      	mov	r2, r4
 800c4e6:	f000 fafd 	bl	800cae4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c4ea:	2000      	movs	r0, #0
 800c4ec:	bd10      	pop	{r4, pc}
 800c4ee:	bf00      	nop

0800c4f0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c4f0:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c4f2:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c4f4:	2504      	movs	r5, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c4f6:	461a      	mov	r2, r3
 800c4f8:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c4fa:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c4fe:	f000 fae3 	bl	800cac8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800c502:	2000      	movs	r0, #0
 800c504:	bd38      	pop	{r3, r4, r5, pc}
 800c506:	bf00      	nop

0800c508 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c508:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c50a:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c50c:	2505      	movs	r5, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c50e:	461a      	mov	r2, r3
 800c510:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c512:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c516:	f000 fae5 	bl	800cae4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c51a:	2000      	movs	r0, #0
 800c51c:	bd38      	pop	{r3, r4, r5, pc}
 800c51e:	bf00      	nop

0800c520 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c520:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c522:	2200      	movs	r2, #0
 800c524:	4919      	ldr	r1, [pc, #100]	; (800c58c <MX_USB_DEVICE_Init+0x6c>)
 800c526:	481a      	ldr	r0, [pc, #104]	; (800c590 <MX_USB_DEVICE_Init+0x70>)
 800c528:	f7ff fb6c 	bl	800bc04 <USBD_Init>
 800c52c:	b988      	cbnz	r0, 800c552 <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c52e:	4919      	ldr	r1, [pc, #100]	; (800c594 <MX_USB_DEVICE_Init+0x74>)
 800c530:	4817      	ldr	r0, [pc, #92]	; (800c590 <MX_USB_DEVICE_Init+0x70>)
 800c532:	f7ff fb7b 	bl	800bc2c <USBD_RegisterClass>
 800c536:	b9a0      	cbnz	r0, 800c562 <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c538:	4917      	ldr	r1, [pc, #92]	; (800c598 <MX_USB_DEVICE_Init+0x78>)
 800c53a:	4815      	ldr	r0, [pc, #84]	; (800c590 <MX_USB_DEVICE_Init+0x70>)
 800c53c:	f7ff fb12 	bl	800bb64 <USBD_CDC_RegisterInterface>
 800c540:	b9b8      	cbnz	r0, 800c572 <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c542:	4813      	ldr	r0, [pc, #76]	; (800c590 <MX_USB_DEVICE_Init+0x70>)
 800c544:	f7ff fb8c 	bl	800bc60 <USBD_Start>
 800c548:	b9d0      	cbnz	r0, 800c580 <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c54a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800c54e:	f7fb ba59 	b.w	8007a04 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800c552:	f7f6 fbbd 	bl	8002cd0 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c556:	490f      	ldr	r1, [pc, #60]	; (800c594 <MX_USB_DEVICE_Init+0x74>)
 800c558:	480d      	ldr	r0, [pc, #52]	; (800c590 <MX_USB_DEVICE_Init+0x70>)
 800c55a:	f7ff fb67 	bl	800bc2c <USBD_RegisterClass>
 800c55e:	2800      	cmp	r0, #0
 800c560:	d0ea      	beq.n	800c538 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800c562:	f7f6 fbb5 	bl	8002cd0 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c566:	490c      	ldr	r1, [pc, #48]	; (800c598 <MX_USB_DEVICE_Init+0x78>)
 800c568:	4809      	ldr	r0, [pc, #36]	; (800c590 <MX_USB_DEVICE_Init+0x70>)
 800c56a:	f7ff fafb 	bl	800bb64 <USBD_CDC_RegisterInterface>
 800c56e:	2800      	cmp	r0, #0
 800c570:	d0e7      	beq.n	800c542 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800c572:	f7f6 fbad 	bl	8002cd0 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c576:	4806      	ldr	r0, [pc, #24]	; (800c590 <MX_USB_DEVICE_Init+0x70>)
 800c578:	f7ff fb72 	bl	800bc60 <USBD_Start>
 800c57c:	2800      	cmp	r0, #0
 800c57e:	d0e4      	beq.n	800c54a <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 800c580:	f7f6 fba6 	bl	8002cd0 <Error_Handler>
}
 800c584:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800c588:	f7fb ba3c 	b.w	8007a04 <HAL_PWREx_EnableUSBVoltageDetector>
 800c58c:	240003bc 	.word	0x240003bc
 800c590:	2400db28 	.word	0x2400db28
 800c594:	24000290 	.word	0x24000290
 800c598:	240003a0 	.word	0x240003a0

0800c59c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800c59c:	2000      	movs	r0, #0
 800c59e:	4770      	bx	lr

0800c5a0 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800c5a0:	2000      	movs	r0, #0
 800c5a2:	4770      	bx	lr

0800c5a4 <CDC_Receive_FS>:
{
 800c5a4:	b570      	push	{r4, r5, r6, lr}
 800c5a6:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c5a8:	4e08      	ldr	r6, [pc, #32]	; (800c5cc <CDC_Receive_FS+0x28>)
{
 800c5aa:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	4621      	mov	r1, r4
 800c5b0:	f7ff faec 	bl	800bb8c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800c5b4:	4630      	mov	r0, r6
 800c5b6:	f7ff fb0b 	bl	800bbd0 <USBD_CDC_ReceivePacket>
 800c5ba:	682a      	ldr	r2, [r5, #0]
 800c5bc:	4b04      	ldr	r3, [pc, #16]	; (800c5d0 <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 800c5be:	4621      	mov	r1, r4
 800c5c0:	4804      	ldr	r0, [pc, #16]	; (800c5d4 <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800c5c2:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800c5c4:	f001 fbfa 	bl	800ddbc <memcpy>
}
 800c5c8:	2000      	movs	r0, #0
 800c5ca:	bd70      	pop	{r4, r5, r6, pc}
 800c5cc:	2400db28 	.word	0x2400db28
 800c5d0:	24000a48 	.word	0x24000a48
 800c5d4:	24000948 	.word	0x24000948

0800c5d8 <CDC_Init_FS>:
{
 800c5d8:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c5da:	4c06      	ldr	r4, [pc, #24]	; (800c5f4 <CDC_Init_FS+0x1c>)
 800c5dc:	2200      	movs	r2, #0
 800c5de:	4906      	ldr	r1, [pc, #24]	; (800c5f8 <CDC_Init_FS+0x20>)
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	f7ff fac7 	bl	800bb74 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c5e6:	4620      	mov	r0, r4
 800c5e8:	4904      	ldr	r1, [pc, #16]	; (800c5fc <CDC_Init_FS+0x24>)
 800c5ea:	f7ff facf 	bl	800bb8c <USBD_CDC_SetRxBuffer>
}
 800c5ee:	2000      	movs	r0, #0
 800c5f0:	bd10      	pop	{r4, pc}
 800c5f2:	bf00      	nop
 800c5f4:	2400db28 	.word	0x2400db28
 800c5f8:	2400e5f8 	.word	0x2400e5f8
 800c5fc:	2400ddf8 	.word	0x2400ddf8

0800c600 <CDC_Control_FS>:
  switch(cmd)
 800c600:	2820      	cmp	r0, #32
 800c602:	d00a      	beq.n	800c61a <CDC_Control_FS+0x1a>
 800c604:	2821      	cmp	r0, #33	; 0x21
 800c606:	d106      	bne.n	800c616 <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800c608:	4b0a      	ldr	r3, [pc, #40]	; (800c634 <CDC_Control_FS+0x34>)
 800c60a:	6818      	ldr	r0, [r3, #0]
 800c60c:	889a      	ldrh	r2, [r3, #4]
 800c60e:	799b      	ldrb	r3, [r3, #6]
 800c610:	6008      	str	r0, [r1, #0]
 800c612:	808a      	strh	r2, [r1, #4]
 800c614:	718b      	strb	r3, [r1, #6]
}
 800c616:	2000      	movs	r0, #0
 800c618:	4770      	bx	lr
{
 800c61a:	b410      	push	{r4}
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800c61c:	4b05      	ldr	r3, [pc, #20]	; (800c634 <CDC_Control_FS+0x34>)
 800c61e:	6808      	ldr	r0, [r1, #0]
 800c620:	888c      	ldrh	r4, [r1, #4]
 800c622:	798a      	ldrb	r2, [r1, #6]
 800c624:	6018      	str	r0, [r3, #0]
}
 800c626:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800c628:	809c      	strh	r4, [r3, #4]
 800c62a:	719a      	strb	r2, [r3, #6]
}
 800c62c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c630:	4770      	bx	lr
 800c632:	bf00      	nop
 800c634:	240003b4 	.word	0x240003b4

0800c638 <CDC_Transmit_FS>:
{
 800c638:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c63a:	4c09      	ldr	r4, [pc, #36]	; (800c660 <CDC_Transmit_FS+0x28>)
 800c63c:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800c640:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c644:	b10b      	cbz	r3, 800c64a <CDC_Transmit_FS+0x12>
}
 800c646:	2001      	movs	r0, #1
 800c648:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c64a:	460a      	mov	r2, r1
 800c64c:	4601      	mov	r1, r0
 800c64e:	4620      	mov	r0, r4
 800c650:	f7ff fa90 	bl	800bb74 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c654:	4620      	mov	r0, r4
}
 800c656:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c65a:	f7ff baa1 	b.w	800bba0 <USBD_CDC_TransmitPacket>
 800c65e:	bf00      	nop
 800c660:	2400db28 	.word	0x2400db28

0800c664 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c664:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800c666:	4801      	ldr	r0, [pc, #4]	; (800c66c <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800c668:	800b      	strh	r3, [r1, #0]
}
 800c66a:	4770      	bx	lr
 800c66c:	240003d8 	.word	0x240003d8

0800c670 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c670:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800c672:	4801      	ldr	r0, [pc, #4]	; (800c678 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800c674:	800b      	strh	r3, [r1, #0]
}
 800c676:	4770      	bx	lr
 800c678:	240003ec 	.word	0x240003ec

0800c67c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c67c:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c67e:	4c04      	ldr	r4, [pc, #16]	; (800c690 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800c680:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c682:	4804      	ldr	r0, [pc, #16]	; (800c694 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800c684:	4621      	mov	r1, r4
 800c686:	f7ff fedd 	bl	800c444 <USBD_GetString>
  return USBD_StrDesc;
}
 800c68a:	4620      	mov	r0, r4
 800c68c:	bd10      	pop	{r4, pc}
 800c68e:	bf00      	nop
 800c690:	2400edf8 	.word	0x2400edf8
 800c694:	08017e9c 	.word	0x08017e9c

0800c698 <USBD_FS_ProductStrDescriptor>:
{
 800c698:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c69a:	4c04      	ldr	r4, [pc, #16]	; (800c6ac <USBD_FS_ProductStrDescriptor+0x14>)
{
 800c69c:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c69e:	4804      	ldr	r0, [pc, #16]	; (800c6b0 <USBD_FS_ProductStrDescriptor+0x18>)
 800c6a0:	4621      	mov	r1, r4
 800c6a2:	f7ff fecf 	bl	800c444 <USBD_GetString>
}
 800c6a6:	4620      	mov	r0, r4
 800c6a8:	bd10      	pop	{r4, pc}
 800c6aa:	bf00      	nop
 800c6ac:	2400edf8 	.word	0x2400edf8
 800c6b0:	08017eb0 	.word	0x08017eb0

0800c6b4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c6b4:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c6b6:	4c04      	ldr	r4, [pc, #16]	; (800c6c8 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800c6b8:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c6ba:	4804      	ldr	r0, [pc, #16]	; (800c6cc <USBD_FS_ConfigStrDescriptor+0x18>)
 800c6bc:	4621      	mov	r1, r4
 800c6be:	f7ff fec1 	bl	800c444 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800c6c2:	4620      	mov	r0, r4
 800c6c4:	bd10      	pop	{r4, pc}
 800c6c6:	bf00      	nop
 800c6c8:	2400edf8 	.word	0x2400edf8
 800c6cc:	08017ec8 	.word	0x08017ec8

0800c6d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c6d0:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c6d2:	4c04      	ldr	r4, [pc, #16]	; (800c6e4 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800c6d4:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c6d6:	4804      	ldr	r0, [pc, #16]	; (800c6e8 <USBD_FS_InterfaceStrDescriptor+0x18>)
 800c6d8:	4621      	mov	r1, r4
 800c6da:	f7ff feb3 	bl	800c444 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800c6de:	4620      	mov	r0, r4
 800c6e0:	bd10      	pop	{r4, pc}
 800c6e2:	bf00      	nop
 800c6e4:	2400edf8 	.word	0x2400edf8
 800c6e8:	08017ed4 	.word	0x08017ed4

0800c6ec <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c6ec:	4a42      	ldr	r2, [pc, #264]	; (800c7f8 <USBD_FS_SerialStrDescriptor+0x10c>)
  *length = USB_SIZ_STRING_SERIAL;
 800c6ee:	201a      	movs	r0, #26
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c6f0:	4b42      	ldr	r3, [pc, #264]	; (800c7fc <USBD_FS_SerialStrDescriptor+0x110>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c6f2:	6812      	ldr	r2, [r2, #0]

  deviceserial0 += deviceserial2;
 800c6f4:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 800c6f6:	8008      	strh	r0, [r1, #0]

  if (deviceserial0 != 0)
 800c6f8:	18d3      	adds	r3, r2, r3
 800c6fa:	d101      	bne.n	800c700 <USBD_FS_SerialStrDescriptor+0x14>
}
 800c6fc:	4840      	ldr	r0, [pc, #256]	; (800c800 <USBD_FS_SerialStrDescriptor+0x114>)
 800c6fe:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800c700:	0f1a      	lsrs	r2, r3, #28
 800c702:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c706:	493f      	ldr	r1, [pc, #252]	; (800c804 <USBD_FS_SerialStrDescriptor+0x118>)
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c708:	bf2c      	ite	cs
 800c70a:	f102 0037 	addcs.w	r0, r2, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c70e:	f102 0030 	addcc.w	r0, r2, #48	; 0x30
 800c712:	4a3b      	ldr	r2, [pc, #236]	; (800c800 <USBD_FS_SerialStrDescriptor+0x114>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c714:	6809      	ldr	r1, [r1, #0]
{
 800c716:	b410      	push	{r4}
      pbuf[2 * idx] = (value >> 28) + '0';
 800c718:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 800c71a:	f3c3 6003 	ubfx	r0, r3, #24, #4
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800c71e:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800c720:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800c722:	70d4      	strb	r4, [r2, #3]
 800c724:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c728:	bf8c      	ite	hi
 800c72a:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c72c:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c72e:	7154      	strb	r4, [r2, #5]
 800c730:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c732:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 800c734:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 800c738:	71d4      	strb	r4, [r2, #7]
 800c73a:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800c73c:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800c73e:	7254      	strb	r4, [r2, #9]
 800c740:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c744:	bf8c      	ite	hi
 800c746:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c748:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c74a:	72d4      	strb	r4, [r2, #11]
 800c74c:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c74e:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 800c750:	f3c3 4003 	ubfx	r0, r3, #16, #4
    pbuf[2 * idx + 1] = 0;
 800c754:	7354      	strb	r4, [r2, #13]
    if (((value >> 28)) < 0xA)
 800c756:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c758:	bf8c      	ite	hi
 800c75a:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c75c:	3030      	addls	r0, #48	; 0x30
 800c75e:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 800c760:	f3c3 3003 	ubfx	r0, r3, #12, #4
 800c764:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c766:	bf8c      	ite	hi
 800c768:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c76a:	3030      	addls	r0, #48	; 0x30
 800c76c:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 800c76e:	f3c3 2003 	ubfx	r0, r3, #8, #4
 800c772:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c774:	bf8c      	ite	hi
 800c776:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c778:	3030      	addls	r0, #48	; 0x30
 800c77a:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 800c77c:	f3c3 1003 	ubfx	r0, r3, #4, #4
 800c780:	f003 030f 	and.w	r3, r3, #15
 800c784:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c786:	bf8c      	ite	hi
 800c788:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c78a:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 800c78c:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800c78e:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 800c790:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c794:	bf94      	ite	ls
 800c796:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c798:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800c79a:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 800c79e:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c7a0:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 800c7a2:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 800c7a6:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c7aa:	bf2c      	ite	cs
 800c7ac:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c7ae:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c7b0:	7450      	strb	r0, [r2, #17]
 800c7b2:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c7b4:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 800c7b6:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 800c7ba:	74d0      	strb	r0, [r2, #19]
 800c7bc:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 800c7be:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800c7c0:	7550      	strb	r0, [r2, #21]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c7c2:	bf8c      	ite	hi
 800c7c4:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c7c6:	3330      	addls	r3, #48	; 0x30
}
 800c7c8:	480d      	ldr	r0, [pc, #52]	; (800c800 <USBD_FS_SerialStrDescriptor+0x114>)
      pbuf[2 * idx] = (value >> 28) + '0';
 800c7ca:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 800c7cc:	f3c1 5303 	ubfx	r3, r1, #20, #4
 800c7d0:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c7d2:	bf8c      	ite	hi
 800c7d4:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c7d6:	3330      	addls	r3, #48	; 0x30
 800c7d8:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 800c7da:	f3c1 4303 	ubfx	r3, r1, #16, #4
    pbuf[2 * idx + 1] = 0;
 800c7de:	2100      	movs	r1, #0
    if (((value >> 28)) < 0xA)
 800c7e0:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800c7e2:	75d1      	strb	r1, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 800c7e4:	bf94      	ite	ls
 800c7e6:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c7e8:	3337      	addhi	r3, #55	; 0x37
 800c7ea:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	7653      	strb	r3, [r2, #25]
}
 800c7f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7f4:	4770      	bx	lr
 800c7f6:	bf00      	nop
 800c7f8:	1ff1e800 	.word	0x1ff1e800
 800c7fc:	1ff1e808 	.word	0x1ff1e808
 800c800:	240003f0 	.word	0x240003f0
 800c804:	1ff1e804 	.word	0x1ff1e804

0800c808 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c808:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800c80c:	b0b6      	sub	sp, #216	; 0xd8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c80e:	2100      	movs	r1, #0
{
 800c810:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c812:	22bc      	movs	r2, #188	; 0xbc
 800c814:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c816:	9106      	str	r1, [sp, #24]
 800c818:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800c81c:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c820:	f001 fada 	bl	800ddd8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c824:	6822      	ldr	r2, [r4, #0]
 800c826:	4b25      	ldr	r3, [pc, #148]	; (800c8bc <HAL_PCD_MspInit+0xb4>)
 800c828:	429a      	cmp	r2, r3
 800c82a:	d002      	beq.n	800c832 <HAL_PCD_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c82c:	b036      	add	sp, #216	; 0xd8
 800c82e:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c832:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c836:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c83a:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c83c:	9207      	str	r2, [sp, #28]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c83e:	9328      	str	r3, [sp, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c840:	f7fc f850 	bl	80088e4 <HAL_RCCEx_PeriphCLKConfig>
 800c844:	bbb0      	cbnz	r0, 800c8b4 <HAL_PCD_MspInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c846:	4c1e      	ldr	r4, [pc, #120]	; (800c8c0 <HAL_PCD_MspInit+0xb8>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800c848:	f7fb f8dc 	bl	8007a04 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c84c:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c850:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c852:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c856:	2702      	movs	r7, #2
 800c858:	f04f 0800 	mov.w	r8, #0
 800c85c:	f04f 0900 	mov.w	r9, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c860:	f043 0301 	orr.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c864:	a902      	add	r1, sp, #8
 800c866:	4817      	ldr	r0, [pc, #92]	; (800c8c4 <HAL_PCD_MspInit+0xbc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c868:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800c86c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c870:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c872:	f003 0301 	and.w	r3, r3, #1
 800c876:	9300      	str	r3, [sp, #0]
 800c878:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c87a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800c87e:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c882:	f7fa f971 	bl	8006b68 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c886:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c88a:	2200      	movs	r2, #0
 800c88c:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c88e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c892:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c894:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800c898:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 800c89c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c8a0:	9301      	str	r3, [sp, #4]
 800c8a2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c8a4:	f7f8 fc40 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c8a8:	2065      	movs	r0, #101	; 0x65
 800c8aa:	f7f8 fc77 	bl	800519c <HAL_NVIC_EnableIRQ>
}
 800c8ae:	b036      	add	sp, #216	; 0xd8
 800c8b0:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
      Error_Handler();
 800c8b4:	f7f6 fa0c 	bl	8002cd0 <Error_Handler>
 800c8b8:	e7c5      	b.n	800c846 <HAL_PCD_MspInit+0x3e>
 800c8ba:	bf00      	nop
 800c8bc:	40080000 	.word	0x40080000
 800c8c0:	58024400 	.word	0x58024400
 800c8c4:	58020000 	.word	0x58020000

0800c8c8 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c8c8:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800c8cc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c8d0:	f7ff b9d8 	b.w	800bc84 <USBD_LL_SetupStage>

0800c8d4 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c8d4:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800c8d8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c8dc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c8e0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c8e4:	f7ff b9fe 	b.w	800bce4 <USBD_LL_DataOutStage>

0800c8e8 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c8e8:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800c8ec:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c8f0:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c8f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c8f6:	f7ff ba29 	b.w	800bd4c <USBD_LL_DataInStage>
 800c8fa:	bf00      	nop

0800c8fc <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c8fc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c900:	f7ff bac2 	b.w	800be88 <USBD_LL_SOF>

0800c904 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c904:	68c1      	ldr	r1, [r0, #12]
{
 800c906:	b510      	push	{r4, lr}
 800c908:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c90a:	b111      	cbz	r1, 800c912 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c90c:	2902      	cmp	r1, #2
 800c90e:	d10a      	bne.n	800c926 <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 800c910:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c912:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800c916:	f7ff fa9b 	bl	800be50 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c91a:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 800c91e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c922:	f7ff ba69 	b.w	800bdf8 <USBD_LL_Reset>
    Error_Handler();
 800c926:	f7f6 f9d3 	bl	8002cd0 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c92a:	2101      	movs	r1, #1
 800c92c:	e7f1      	b.n	800c912 <HAL_PCD_ResetCallback+0xe>
 800c92e:	bf00      	nop

0800c930 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c930:	b510      	push	{r4, lr}
 800c932:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c934:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c938:	f7ff fa8e 	bl	800be58 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c93c:	6822      	ldr	r2, [r4, #0]
 800c93e:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800c942:	f043 0301 	orr.w	r3, r3, #1
 800c946:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c94a:	6a23      	ldr	r3, [r4, #32]
 800c94c:	b123      	cbz	r3, 800c958 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c94e:	4a03      	ldr	r2, [pc, #12]	; (800c95c <HAL_PCD_SuspendCallback+0x2c>)
 800c950:	6913      	ldr	r3, [r2, #16]
 800c952:	f043 0306 	orr.w	r3, r3, #6
 800c956:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c958:	bd10      	pop	{r4, pc}
 800c95a:	bf00      	nop
 800c95c:	e000ed00 	.word	0xe000ed00

0800c960 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c960:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c964:	f7ff ba84 	b.w	800be70 <USBD_LL_Resume>

0800c968 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c968:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c96c:	f7ff bab4 	b.w	800bed8 <USBD_LL_IsoOUTIncomplete>

0800c970 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c970:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c974:	f7ff ba9c 	b.w	800beb0 <USBD_LL_IsoINIncomplete>

0800c978 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c978:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c97c:	f7ff bac0 	b.w	800bf00 <USBD_LL_DevConnected>

0800c980 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c980:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c984:	f7ff babe 	b.w	800bf04 <USBD_LL_DevDisconnected>

0800c988 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c988:	7802      	ldrb	r2, [r0, #0]
 800c98a:	b10a      	cbz	r2, 800c990 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 800c98c:	2000      	movs	r0, #0
 800c98e:	4770      	bx	lr
{
 800c990:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 800c992:	4b15      	ldr	r3, [pc, #84]	; (800c9e8 <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c994:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c996:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c998:	4d14      	ldr	r5, [pc, #80]	; (800c9ec <USBD_LL_Init+0x64>)
  hpcd_USB_OTG_FS.pData = pdev;
 800c99a:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800c99e:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c9a2:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c9a4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c9a6:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c9a8:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c9aa:	e9c3 2207 	strd	r2, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800c9ae:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c9b2:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c9b6:	e9c3 5400 	strd	r5, r4, [r3]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c9ba:	f7fa fa81 	bl	8006ec0 <HAL_PCD_Init>
 800c9be:	b978      	cbnz	r0, 800c9e0 <USBD_LL_Init+0x58>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c9c0:	2180      	movs	r1, #128	; 0x80
 800c9c2:	4809      	ldr	r0, [pc, #36]	; (800c9e8 <USBD_LL_Init+0x60>)
 800c9c4:	f7fa ffda 	bl	800797c <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c9c8:	2240      	movs	r2, #64	; 0x40
 800c9ca:	2100      	movs	r1, #0
 800c9cc:	4806      	ldr	r0, [pc, #24]	; (800c9e8 <USBD_LL_Init+0x60>)
 800c9ce:	f7fa ffb1 	bl	8007934 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c9d2:	2280      	movs	r2, #128	; 0x80
 800c9d4:	2101      	movs	r1, #1
 800c9d6:	4804      	ldr	r0, [pc, #16]	; (800c9e8 <USBD_LL_Init+0x60>)
 800c9d8:	f7fa ffac 	bl	8007934 <HAL_PCDEx_SetTxFiFo>
}
 800c9dc:	2000      	movs	r0, #0
 800c9de:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 800c9e0:	f7f6 f976 	bl	8002cd0 <Error_Handler>
 800c9e4:	e7ec      	b.n	800c9c0 <USBD_LL_Init+0x38>
 800c9e6:	bf00      	nop
 800c9e8:	2400eff8 	.word	0x2400eff8
 800c9ec:	40080000 	.word	0x40080000

0800c9f0 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800c9f0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c9f4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800c9f6:	f7fa faf9 	bl	8006fec <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800c9fa:	2803      	cmp	r0, #3
 800c9fc:	d802      	bhi.n	800ca04 <USBD_LL_Start+0x14>
 800c9fe:	4b02      	ldr	r3, [pc, #8]	; (800ca08 <USBD_LL_Start+0x18>)
 800ca00:	5c18      	ldrb	r0, [r3, r0]
}
 800ca02:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800ca04:	2003      	movs	r0, #3
}
 800ca06:	bd08      	pop	{r3, pc}
 800ca08:	08017ee4 	.word	0x08017ee4

0800ca0c <USBD_LL_OpenEP>:
{
 800ca0c:	b510      	push	{r4, lr}
 800ca0e:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ca10:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ca14:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ca16:	4623      	mov	r3, r4
 800ca18:	f7fa fe48 	bl	80076ac <HAL_PCD_EP_Open>
  switch (hal_status)
 800ca1c:	2803      	cmp	r0, #3
 800ca1e:	d802      	bhi.n	800ca26 <USBD_LL_OpenEP+0x1a>
 800ca20:	4b02      	ldr	r3, [pc, #8]	; (800ca2c <USBD_LL_OpenEP+0x20>)
 800ca22:	5c18      	ldrb	r0, [r3, r0]
}
 800ca24:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ca26:	2003      	movs	r0, #3
}
 800ca28:	bd10      	pop	{r4, pc}
 800ca2a:	bf00      	nop
 800ca2c:	08017ee4 	.word	0x08017ee4

0800ca30 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ca30:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ca34:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ca36:	f7fa fe73 	bl	8007720 <HAL_PCD_EP_Close>
  switch (hal_status)
 800ca3a:	2803      	cmp	r0, #3
 800ca3c:	d802      	bhi.n	800ca44 <USBD_LL_CloseEP+0x14>
 800ca3e:	4b02      	ldr	r3, [pc, #8]	; (800ca48 <USBD_LL_CloseEP+0x18>)
 800ca40:	5c18      	ldrb	r0, [r3, r0]
}
 800ca42:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ca44:	2003      	movs	r0, #3
}
 800ca46:	bd08      	pop	{r3, pc}
 800ca48:	08017ee4 	.word	0x08017ee4

0800ca4c <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ca4c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ca50:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ca52:	f7fa feef 	bl	8007834 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 800ca56:	2803      	cmp	r0, #3
 800ca58:	d802      	bhi.n	800ca60 <USBD_LL_StallEP+0x14>
 800ca5a:	4b02      	ldr	r3, [pc, #8]	; (800ca64 <USBD_LL_StallEP+0x18>)
 800ca5c:	5c18      	ldrb	r0, [r3, r0]
}
 800ca5e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ca60:	2003      	movs	r0, #3
}
 800ca62:	bd08      	pop	{r3, pc}
 800ca64:	08017ee4 	.word	0x08017ee4

0800ca68 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ca68:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800ca6c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ca6e:	f7fa ff25 	bl	80078bc <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 800ca72:	2803      	cmp	r0, #3
 800ca74:	d802      	bhi.n	800ca7c <USBD_LL_ClearStallEP+0x14>
 800ca76:	4b02      	ldr	r3, [pc, #8]	; (800ca80 <USBD_LL_ClearStallEP+0x18>)
 800ca78:	5c18      	ldrb	r0, [r3, r0]
}
 800ca7a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ca7c:	2003      	movs	r0, #3
}
 800ca7e:	bd08      	pop	{r3, pc}
 800ca80:	08017ee4 	.word	0x08017ee4

0800ca84 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800ca84:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ca86:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800ca8a:	d406      	bmi.n	800ca9a <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ca8c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800ca90:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800ca94:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 800ca98:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ca9a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800ca9e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800caa2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800caa6:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800caaa:	4770      	bx	lr

0800caac <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800caac:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800cab0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cab2:	f7fa fde7 	bl	8007684 <HAL_PCD_SetAddress>
  switch (hal_status)
 800cab6:	2803      	cmp	r0, #3
 800cab8:	d802      	bhi.n	800cac0 <USBD_LL_SetUSBAddress+0x14>
 800caba:	4b02      	ldr	r3, [pc, #8]	; (800cac4 <USBD_LL_SetUSBAddress+0x18>)
 800cabc:	5c18      	ldrb	r0, [r3, r0]
}
 800cabe:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cac0:	2003      	movs	r0, #3
}
 800cac2:	bd08      	pop	{r3, pc}
 800cac4:	08017ee4 	.word	0x08017ee4

0800cac8 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cac8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800cacc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cace:	f7fa fe8d 	bl	80077ec <HAL_PCD_EP_Transmit>
  switch (hal_status)
 800cad2:	2803      	cmp	r0, #3
 800cad4:	d802      	bhi.n	800cadc <USBD_LL_Transmit+0x14>
 800cad6:	4b02      	ldr	r3, [pc, #8]	; (800cae0 <USBD_LL_Transmit+0x18>)
 800cad8:	5c18      	ldrb	r0, [r3, r0]
}
 800cada:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cadc:	2003      	movs	r0, #3
}
 800cade:	bd08      	pop	{r3, pc}
 800cae0:	08017ee4 	.word	0x08017ee4

0800cae4 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cae4:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800cae8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800caea:	f7fa fe4d 	bl	8007788 <HAL_PCD_EP_Receive>
  switch (hal_status)
 800caee:	2803      	cmp	r0, #3
 800caf0:	d802      	bhi.n	800caf8 <USBD_LL_PrepareReceive+0x14>
 800caf2:	4b02      	ldr	r3, [pc, #8]	; (800cafc <USBD_LL_PrepareReceive+0x18>)
 800caf4:	5c18      	ldrb	r0, [r3, r0]
}
 800caf6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800caf8:	2003      	movs	r0, #3
}
 800cafa:	bd08      	pop	{r3, pc}
 800cafc:	08017ee4 	.word	0x08017ee4

0800cb00 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cb00:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cb04:	f7fa be68 	b.w	80077d8 <HAL_PCD_EP_GetRxCount>

0800cb08 <USBD_static_malloc>:
}
 800cb08:	4800      	ldr	r0, [pc, #0]	; (800cb0c <USBD_static_malloc+0x4>)
 800cb0a:	4770      	bx	lr
 800cb0c:	24000720 	.word	0x24000720

0800cb10 <USBD_static_free>:
}
 800cb10:	4770      	bx	lr
 800cb12:	bf00      	nop

0800cb14 <arm_cfft_radix8by2_f32>:
 800cb14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb18:	4607      	mov	r7, r0
 800cb1a:	4608      	mov	r0, r1
 800cb1c:	ed2d 8b06 	vpush	{d8-d10}
 800cb20:	f8b7 c000 	ldrh.w	ip, [r7]
 800cb24:	687a      	ldr	r2, [r7, #4]
 800cb26:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800cb2a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800cb2e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800cb32:	f000 80ac 	beq.w	800cc8e <arm_cfft_radix8by2_f32+0x17a>
 800cb36:	008c      	lsls	r4, r1, #2
 800cb38:	f100 0310 	add.w	r3, r0, #16
 800cb3c:	3210      	adds	r2, #16
 800cb3e:	f108 0610 	add.w	r6, r8, #16
 800cb42:	3410      	adds	r4, #16
 800cb44:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800cb48:	1905      	adds	r5, r0, r4
 800cb4a:	4444      	add	r4, r8
 800cb4c:	ed16 7a04 	vldr	s14, [r6, #-16]
 800cb50:	3310      	adds	r3, #16
 800cb52:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 800cb56:	3510      	adds	r5, #16
 800cb58:	ed56 0a03 	vldr	s1, [r6, #-12]
 800cb5c:	3210      	adds	r2, #16
 800cb5e:	ee74 9a87 	vadd.f32	s19, s9, s14
 800cb62:	ed56 7a02 	vldr	s15, [r6, #-8]
 800cb66:	ed56 2a01 	vldr	s5, [r6, #-4]
 800cb6a:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800cb6e:	ed54 5a04 	vldr	s11, [r4, #-16]
 800cb72:	3610      	adds	r6, #16
 800cb74:	ed14 5a03 	vldr	s10, [r4, #-12]
 800cb78:	3410      	adds	r4, #16
 800cb7a:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 800cb7e:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800cb82:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800cb86:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800cb8a:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 800cb8e:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800cb92:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 800cb96:	ee33 8a83 	vadd.f32	s16, s7, s6
 800cb9a:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800cb9e:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800cba2:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800cba6:	ee34 0a06 	vadd.f32	s0, s8, s12
 800cbaa:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 800cbae:	ee77 aa20 	vadd.f32	s21, s14, s1
 800cbb2:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 800cbb6:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800cbba:	ee72 9a22 	vadd.f32	s19, s4, s5
 800cbbe:	ee71 8a05 	vadd.f32	s17, s2, s10
 800cbc2:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 800cbc6:	ee37 7a60 	vsub.f32	s14, s14, s1
 800cbca:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 800cbce:	ee35 5a41 	vsub.f32	s10, s10, s2
 800cbd2:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 800cbd6:	ee36 6a44 	vsub.f32	s12, s12, s8
 800cbda:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 800cbde:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 800cbe2:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800cbe6:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 800cbea:	ee72 7a62 	vsub.f32	s15, s4, s5
 800cbee:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 800cbf2:	ee73 2a63 	vsub.f32	s5, s6, s7
 800cbf6:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800cbfa:	4563      	cmp	r3, ip
 800cbfc:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800cc00:	ee24 3a84 	vmul.f32	s6, s9, s8
 800cc04:	ee27 2a26 	vmul.f32	s4, s14, s13
 800cc08:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800cc0c:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800cc10:	ee27 7a04 	vmul.f32	s14, s14, s8
 800cc14:	ee65 5a84 	vmul.f32	s11, s11, s8
 800cc18:	ee65 6a26 	vmul.f32	s13, s10, s13
 800cc1c:	ee25 5a04 	vmul.f32	s10, s10, s8
 800cc20:	ee37 7a64 	vsub.f32	s14, s14, s9
 800cc24:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800cc28:	ee33 4a02 	vadd.f32	s8, s6, s4
 800cc2c:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800cc30:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 800cc34:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 800cc38:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 800cc3c:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 800cc40:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800cc44:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800cc48:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800cc4c:	ee27 4a87 	vmul.f32	s8, s15, s14
 800cc50:	ee61 5a87 	vmul.f32	s11, s3, s14
 800cc54:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cc58:	ee22 5a87 	vmul.f32	s10, s5, s14
 800cc5c:	ee26 7a07 	vmul.f32	s14, s12, s14
 800cc60:	ee26 6a26 	vmul.f32	s12, s12, s13
 800cc64:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800cc68:	ee74 4a84 	vadd.f32	s9, s9, s8
 800cc6c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800cc70:	ee35 6a46 	vsub.f32	s12, s10, s12
 800cc74:	ee37 7a26 	vadd.f32	s14, s14, s13
 800cc78:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 800cc7c:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 800cc80:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 800cc84:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 800cc88:	f47f af60 	bne.w	800cb4c <arm_cfft_radix8by2_f32+0x38>
 800cc8c:	687a      	ldr	r2, [r7, #4]
 800cc8e:	b28c      	uxth	r4, r1
 800cc90:	2302      	movs	r3, #2
 800cc92:	4621      	mov	r1, r4
 800cc94:	f000 fda6 	bl	800d7e4 <arm_radix8_butterfly_f32>
 800cc98:	4621      	mov	r1, r4
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	4640      	mov	r0, r8
 800cc9e:	2302      	movs	r3, #2
 800cca0:	ecbd 8b06 	vpop	{d8-d10}
 800cca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cca8:	f000 bd9c 	b.w	800d7e4 <arm_radix8_butterfly_f32>

0800ccac <arm_cfft_radix8by4_f32>:
 800ccac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccb0:	ed2d 8b04 	vpush	{d8-d9}
 800ccb4:	8804      	ldrh	r4, [r0, #0]
 800ccb6:	b08d      	sub	sp, #52	; 0x34
 800ccb8:	6842      	ldr	r2, [r0, #4]
 800ccba:	460d      	mov	r5, r1
 800ccbc:	0864      	lsrs	r4, r4, #1
 800ccbe:	edd1 7a00 	vldr	s15, [r1]
 800ccc2:	edd1 5a01 	vldr	s11, [r1, #4]
 800ccc6:	00a3      	lsls	r3, r4, #2
 800ccc8:	18ce      	adds	r6, r1, r3
 800ccca:	18f7      	adds	r7, r6, r3
 800cccc:	ed96 7a00 	vldr	s14, [r6]
 800ccd0:	ed96 4a01 	vldr	s8, [r6, #4]
 800ccd4:	ed97 6a00 	vldr	s12, [r7]
 800ccd8:	edd7 4a01 	vldr	s9, [r7, #4]
 800ccdc:	ee77 6a86 	vadd.f32	s13, s15, s12
 800cce0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800cce4:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800cce8:	ee77 2a26 	vadd.f32	s5, s14, s13
 800ccec:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800ccf0:	ee74 3a27 	vadd.f32	s7, s8, s15
 800ccf4:	ee76 4a44 	vsub.f32	s9, s12, s8
 800ccf8:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800ccfc:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800cd00:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800cd04:	ee37 7a25 	vadd.f32	s14, s14, s11
 800cd08:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800cd0c:	0860      	lsrs	r0, r4, #1
 800cd0e:	f102 0408 	add.w	r4, r2, #8
 800cd12:	9405      	str	r4, [sp, #20]
 800cd14:	f102 0410 	add.w	r4, r2, #16
 800cd18:	9009      	str	r0, [sp, #36]	; 0x24
 800cd1a:	f1a0 0902 	sub.w	r9, r0, #2
 800cd1e:	9403      	str	r4, [sp, #12]
 800cd20:	18fc      	adds	r4, r7, r3
 800cd22:	f102 0018 	add.w	r0, r2, #24
 800cd26:	ed94 5a00 	vldr	s10, [r4]
 800cd2a:	ed94 3a01 	vldr	s6, [r4, #4]
 800cd2e:	ee72 2a85 	vadd.f32	s5, s5, s10
 800cd32:	9004      	str	r0, [sp, #16]
 800cd34:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800cd38:	4620      	mov	r0, r4
 800cd3a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800cd3e:	9408      	str	r4, [sp, #32]
 800cd40:	ee12 ca90 	vmov	ip, s5
 800cd44:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800cd48:	ee77 7a83 	vadd.f32	s15, s15, s6
 800cd4c:	f845 cb08 	str.w	ip, [r5], #8
 800cd50:	ee13 ca90 	vmov	ip, s7
 800cd54:	ed96 2a01 	vldr	s4, [r6, #4]
 800cd58:	ee74 4a05 	vadd.f32	s9, s8, s10
 800cd5c:	edd4 2a01 	vldr	s5, [r4, #4]
 800cd60:	ee37 7a45 	vsub.f32	s14, s14, s10
 800cd64:	ee36 6a02 	vadd.f32	s12, s12, s4
 800cd68:	9500      	str	r5, [sp, #0]
 800cd6a:	460d      	mov	r5, r1
 800cd6c:	ee36 6a22 	vadd.f32	s12, s12, s5
 800cd70:	ed81 6a01 	vstr	s12, [r1, #4]
 800cd74:	4631      	mov	r1, r6
 800cd76:	f841 cb08 	str.w	ip, [r1], #8
 800cd7a:	ee16 ca90 	vmov	ip, s13
 800cd7e:	9106      	str	r1, [sp, #24]
 800cd80:	4639      	mov	r1, r7
 800cd82:	edc6 4a01 	vstr	s9, [r6, #4]
 800cd86:	f841 cb08 	str.w	ip, [r1], #8
 800cd8a:	9102      	str	r1, [sp, #8]
 800cd8c:	ee17 1a90 	vmov	r1, s15
 800cd90:	edc7 5a01 	vstr	s11, [r7, #4]
 800cd94:	f840 1b08 	str.w	r1, [r0], #8
 800cd98:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800cd9c:	9001      	str	r0, [sp, #4]
 800cd9e:	ed84 7a01 	vstr	s14, [r4, #4]
 800cda2:	9107      	str	r1, [sp, #28]
 800cda4:	f000 8135 	beq.w	800d012 <arm_cfft_radix8by4_f32+0x366>
 800cda8:	3b0c      	subs	r3, #12
 800cdaa:	f102 0920 	add.w	r9, r2, #32
 800cdae:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800cdb2:	4622      	mov	r2, r4
 800cdb4:	468b      	mov	fp, r1
 800cdb6:	f105 0e10 	add.w	lr, r5, #16
 800cdba:	4423      	add	r3, r4
 800cdbc:	f1a6 0c0c 	sub.w	ip, r6, #12
 800cdc0:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800cdc4:	f106 0010 	add.w	r0, r6, #16
 800cdc8:	f1a7 010c 	sub.w	r1, r7, #12
 800cdcc:	f107 0510 	add.w	r5, r7, #16
 800cdd0:	3c0c      	subs	r4, #12
 800cdd2:	3210      	adds	r2, #16
 800cdd4:	ed15 7a02 	vldr	s14, [r5, #-8]
 800cdd8:	f1bb 0b01 	subs.w	fp, fp, #1
 800cddc:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800cde0:	f1ac 0c08 	sub.w	ip, ip, #8
 800cde4:	ed50 6a02 	vldr	s13, [r0, #-8]
 800cde8:	f10e 0e08 	add.w	lr, lr, #8
 800cdec:	ee77 1a87 	vadd.f32	s3, s15, s14
 800cdf0:	ed52 4a02 	vldr	s9, [r2, #-8]
 800cdf4:	ed55 5a01 	vldr	s11, [r5, #-4]
 800cdf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cdfc:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800ce00:	f10a 0a08 	add.w	sl, sl, #8
 800ce04:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800ce08:	ed10 3a01 	vldr	s6, [r0, #-4]
 800ce0c:	ee37 4a25 	vadd.f32	s8, s14, s11
 800ce10:	ed52 3a01 	vldr	s7, [r2, #-4]
 800ce14:	ee37 7a65 	vsub.f32	s14, s14, s11
 800ce18:	f100 0008 	add.w	r0, r0, #8
 800ce1c:	ee36 6a24 	vadd.f32	s12, s12, s9
 800ce20:	f1a1 0108 	sub.w	r1, r1, #8
 800ce24:	ee73 2a27 	vadd.f32	s5, s6, s15
 800ce28:	f109 0910 	add.w	r9, r9, #16
 800ce2c:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800ce30:	f105 0508 	add.w	r5, r5, #8
 800ce34:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800ce38:	ee37 5a66 	vsub.f32	s10, s14, s13
 800ce3c:	ed50 5a03 	vldr	s11, [r0, #-12]
 800ce40:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800ce44:	ed12 6a01 	vldr	s12, [r2, #-4]
 800ce48:	ee36 7a87 	vadd.f32	s14, s13, s14
 800ce4c:	ee74 5a25 	vadd.f32	s11, s8, s11
 800ce50:	f1a4 0408 	sub.w	r4, r4, #8
 800ce54:	ee34 4a43 	vsub.f32	s8, s8, s6
 800ce58:	f108 0818 	add.w	r8, r8, #24
 800ce5c:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800ce60:	f102 0208 	add.w	r2, r2, #8
 800ce64:	ee75 5a86 	vadd.f32	s11, s11, s12
 800ce68:	f1a3 0308 	sub.w	r3, r3, #8
 800ce6c:	ee34 6a63 	vsub.f32	s12, s8, s7
 800ce70:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800ce74:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800ce78:	ee35 5a24 	vadd.f32	s10, s10, s9
 800ce7c:	ed94 4a04 	vldr	s8, [r4, #16]
 800ce80:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800ce84:	ed9c 3a04 	vldr	s6, [ip, #16]
 800ce88:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ce8c:	edd1 7a04 	vldr	s15, [r1, #16]
 800ce90:	ee73 6a04 	vadd.f32	s13, s6, s8
 800ce94:	ed93 8a04 	vldr	s16, [r3, #16]
 800ce98:	edd4 5a03 	vldr	s11, [r4, #12]
 800ce9c:	ee33 3a44 	vsub.f32	s6, s6, s8
 800cea0:	ed9c 2a03 	vldr	s4, [ip, #12]
 800cea4:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800cea8:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800ceac:	ed91 1a03 	vldr	s2, [r1, #12]
 800ceb0:	ee32 4a25 	vadd.f32	s8, s4, s11
 800ceb4:	edd3 2a03 	vldr	s5, [r3, #12]
 800ceb8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cebc:	ee70 0a88 	vadd.f32	s1, s1, s16
 800cec0:	ee73 4a41 	vsub.f32	s9, s6, s2
 800cec4:	ee32 2a65 	vsub.f32	s4, s4, s11
 800cec8:	edcc 0a04 	vstr	s1, [ip, #16]
 800cecc:	ee74 0a41 	vsub.f32	s1, s8, s2
 800ced0:	edd1 6a03 	vldr	s13, [r1, #12]
 800ced4:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800ced8:	ed93 9a03 	vldr	s18, [r3, #12]
 800cedc:	ee78 5a82 	vadd.f32	s11, s17, s4
 800cee0:	ee34 4a26 	vadd.f32	s8, s8, s13
 800cee4:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800cee8:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800ceec:	ee34 4a09 	vadd.f32	s8, s8, s18
 800cef0:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800cef4:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800cef8:	ed8c 4a03 	vstr	s8, [ip, #12]
 800cefc:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800cf00:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800cf04:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800cf08:	ee60 2a01 	vmul.f32	s5, s0, s2
 800cf0c:	ee64 6a81 	vmul.f32	s13, s9, s2
 800cf10:	ee20 8a04 	vmul.f32	s16, s0, s8
 800cf14:	ee64 4a84 	vmul.f32	s9, s9, s8
 800cf18:	ee25 0a01 	vmul.f32	s0, s10, s2
 800cf1c:	ee25 5a04 	vmul.f32	s10, s10, s8
 800cf20:	ee25 4a84 	vmul.f32	s8, s11, s8
 800cf24:	ee65 5a81 	vmul.f32	s11, s11, s2
 800cf28:	ee35 5a62 	vsub.f32	s10, s10, s5
 800cf2c:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800cf30:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800cf34:	ee38 1a00 	vadd.f32	s2, s16, s0
 800cf38:	ed00 5a03 	vstr	s10, [r0, #-12]
 800cf3c:	ed00 1a04 	vstr	s2, [r0, #-16]
 800cf40:	ed81 4a04 	vstr	s8, [r1, #16]
 800cf44:	edc1 5a03 	vstr	s11, [r1, #12]
 800cf48:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 800cf4c:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 800cf50:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800cf54:	ee66 2a25 	vmul.f32	s5, s12, s11
 800cf58:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800cf5c:	ee21 4a85 	vmul.f32	s8, s3, s10
 800cf60:	ee60 7a85 	vmul.f32	s15, s1, s10
 800cf64:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800cf68:	ee26 6a05 	vmul.f32	s12, s12, s10
 800cf6c:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800cf70:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800cf74:	ee34 5a22 	vadd.f32	s10, s8, s5
 800cf78:	ee36 6a61 	vsub.f32	s12, s12, s3
 800cf7c:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800cf80:	ed05 5a04 	vstr	s10, [r5, #-16]
 800cf84:	ed05 6a03 	vstr	s12, [r5, #-12]
 800cf88:	edc4 5a04 	vstr	s11, [r4, #16]
 800cf8c:	edc4 6a03 	vstr	s13, [r4, #12]
 800cf90:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 800cf94:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 800cf98:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800cf9c:	ee67 5a27 	vmul.f32	s11, s14, s15
 800cfa0:	ee63 6a27 	vmul.f32	s13, s6, s15
 800cfa4:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800cfa8:	ee27 7a22 	vmul.f32	s14, s14, s5
 800cfac:	ee62 7a27 	vmul.f32	s15, s4, s15
 800cfb0:	ee23 3a22 	vmul.f32	s6, s6, s5
 800cfb4:	ee22 2a22 	vmul.f32	s4, s4, s5
 800cfb8:	ee36 6a25 	vadd.f32	s12, s12, s11
 800cfbc:	ee37 7a63 	vsub.f32	s14, s14, s7
 800cfc0:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800cfc4:	ee77 7a83 	vadd.f32	s15, s15, s6
 800cfc8:	ed02 6a04 	vstr	s12, [r2, #-16]
 800cfcc:	ed02 7a03 	vstr	s14, [r2, #-12]
 800cfd0:	ed83 2a04 	vstr	s4, [r3, #16]
 800cfd4:	edc3 7a03 	vstr	s15, [r3, #12]
 800cfd8:	f47f aefc 	bne.w	800cdd4 <arm_cfft_radix8by4_f32+0x128>
 800cfdc:	9907      	ldr	r1, [sp, #28]
 800cfde:	9803      	ldr	r0, [sp, #12]
 800cfe0:	00cb      	lsls	r3, r1, #3
 800cfe2:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800cfe6:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800cfea:	9103      	str	r1, [sp, #12]
 800cfec:	9900      	ldr	r1, [sp, #0]
 800cfee:	4419      	add	r1, r3
 800cff0:	9100      	str	r1, [sp, #0]
 800cff2:	9905      	ldr	r1, [sp, #20]
 800cff4:	4419      	add	r1, r3
 800cff6:	9105      	str	r1, [sp, #20]
 800cff8:	9906      	ldr	r1, [sp, #24]
 800cffa:	4419      	add	r1, r3
 800cffc:	9106      	str	r1, [sp, #24]
 800cffe:	9902      	ldr	r1, [sp, #8]
 800d000:	4419      	add	r1, r3
 800d002:	9102      	str	r1, [sp, #8]
 800d004:	9901      	ldr	r1, [sp, #4]
 800d006:	4419      	add	r1, r3
 800d008:	9b04      	ldr	r3, [sp, #16]
 800d00a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d00e:	9101      	str	r1, [sp, #4]
 800d010:	9304      	str	r3, [sp, #16]
 800d012:	9b00      	ldr	r3, [sp, #0]
 800d014:	9902      	ldr	r1, [sp, #8]
 800d016:	ed93 7a00 	vldr	s14, [r3]
 800d01a:	edd1 7a00 	vldr	s15, [r1]
 800d01e:	9a06      	ldr	r2, [sp, #24]
 800d020:	ee37 6a27 	vadd.f32	s12, s14, s15
 800d024:	9d01      	ldr	r5, [sp, #4]
 800d026:	edd2 6a00 	vldr	s13, [r2]
 800d02a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d02e:	9b02      	ldr	r3, [sp, #8]
 800d030:	ee76 3a86 	vadd.f32	s7, s13, s12
 800d034:	ed95 3a00 	vldr	s6, [r5]
 800d038:	ed93 5a01 	vldr	s10, [r3, #4]
 800d03c:	ee36 6a66 	vsub.f32	s12, s12, s13
 800d040:	9b00      	ldr	r3, [sp, #0]
 800d042:	ee73 3a83 	vadd.f32	s7, s7, s6
 800d046:	edd5 2a01 	vldr	s5, [r5, #4]
 800d04a:	ed93 4a01 	vldr	s8, [r3, #4]
 800d04e:	ee36 6a43 	vsub.f32	s12, s12, s6
 800d052:	9b00      	ldr	r3, [sp, #0]
 800d054:	ee74 5a05 	vadd.f32	s11, s8, s10
 800d058:	edd2 7a01 	vldr	s15, [r2, #4]
 800d05c:	edc3 3a00 	vstr	s7, [r3]
 800d060:	ee34 4a45 	vsub.f32	s8, s8, s10
 800d064:	edd2 3a01 	vldr	s7, [r2, #4]
 800d068:	ee77 4a87 	vadd.f32	s9, s15, s14
 800d06c:	ed95 2a01 	vldr	s4, [r5, #4]
 800d070:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800d074:	9d05      	ldr	r5, [sp, #20]
 800d076:	ee34 5a66 	vsub.f32	s10, s8, s13
 800d07a:	9b00      	ldr	r3, [sp, #0]
 800d07c:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800d080:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800d084:	ee73 3a82 	vadd.f32	s7, s7, s4
 800d088:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d08a:	ee35 5a03 	vadd.f32	s10, s10, s6
 800d08e:	4621      	mov	r1, r4
 800d090:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800d094:	edc3 3a01 	vstr	s7, [r3, #4]
 800d098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d09c:	edd5 3a00 	vldr	s7, [r5]
 800d0a0:	ee76 6a84 	vadd.f32	s13, s13, s8
 800d0a4:	ed95 7a01 	vldr	s14, [r5, #4]
 800d0a8:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800d0ac:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800d0b0:	2304      	movs	r3, #4
 800d0b2:	ee64 4a87 	vmul.f32	s9, s9, s14
 800d0b6:	ee25 7a07 	vmul.f32	s14, s10, s14
 800d0ba:	ee25 5a23 	vmul.f32	s10, s10, s7
 800d0be:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800d0c2:	ee34 7a07 	vadd.f32	s14, s8, s14
 800d0c6:	ee35 5a64 	vsub.f32	s10, s10, s9
 800d0ca:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800d0ce:	ed82 7a00 	vstr	s14, [r2]
 800d0d2:	ed82 5a01 	vstr	s10, [r2, #4]
 800d0d6:	9a03      	ldr	r2, [sp, #12]
 800d0d8:	edd2 4a01 	vldr	s9, [r2, #4]
 800d0dc:	ed92 7a00 	vldr	s14, [r2]
 800d0e0:	9a02      	ldr	r2, [sp, #8]
 800d0e2:	ee26 5a07 	vmul.f32	s10, s12, s14
 800d0e6:	ee26 6a24 	vmul.f32	s12, s12, s9
 800d0ea:	ee25 7a87 	vmul.f32	s14, s11, s14
 800d0ee:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800d0f2:	ee37 6a46 	vsub.f32	s12, s14, s12
 800d0f6:	ee75 5a25 	vadd.f32	s11, s10, s11
 800d0fa:	edc2 5a00 	vstr	s11, [r2]
 800d0fe:	ed82 6a01 	vstr	s12, [r2, #4]
 800d102:	9a04      	ldr	r2, [sp, #16]
 800d104:	9d01      	ldr	r5, [sp, #4]
 800d106:	edd2 5a01 	vldr	s11, [r2, #4]
 800d10a:	ed92 7a00 	vldr	s14, [r2]
 800d10e:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d112:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d116:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d11a:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d11e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d122:	ee76 6a26 	vadd.f32	s13, s12, s13
 800d126:	edc5 7a01 	vstr	s15, [r5, #4]
 800d12a:	edc5 6a00 	vstr	s13, [r5]
 800d12e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d130:	686a      	ldr	r2, [r5, #4]
 800d132:	f000 fb57 	bl	800d7e4 <arm_radix8_butterfly_f32>
 800d136:	4630      	mov	r0, r6
 800d138:	4621      	mov	r1, r4
 800d13a:	686a      	ldr	r2, [r5, #4]
 800d13c:	2304      	movs	r3, #4
 800d13e:	f000 fb51 	bl	800d7e4 <arm_radix8_butterfly_f32>
 800d142:	4638      	mov	r0, r7
 800d144:	4621      	mov	r1, r4
 800d146:	686a      	ldr	r2, [r5, #4]
 800d148:	2304      	movs	r3, #4
 800d14a:	f000 fb4b 	bl	800d7e4 <arm_radix8_butterfly_f32>
 800d14e:	4621      	mov	r1, r4
 800d150:	686a      	ldr	r2, [r5, #4]
 800d152:	2304      	movs	r3, #4
 800d154:	9808      	ldr	r0, [sp, #32]
 800d156:	b00d      	add	sp, #52	; 0x34
 800d158:	ecbd 8b04 	vpop	{d8-d9}
 800d15c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d160:	f000 bb40 	b.w	800d7e4 <arm_radix8_butterfly_f32>

0800d164 <arm_cfft_f32>:
 800d164:	2a01      	cmp	r2, #1
 800d166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d16a:	4606      	mov	r6, r0
 800d16c:	4617      	mov	r7, r2
 800d16e:	460c      	mov	r4, r1
 800d170:	4698      	mov	r8, r3
 800d172:	8805      	ldrh	r5, [r0, #0]
 800d174:	d055      	beq.n	800d222 <arm_cfft_f32+0xbe>
 800d176:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800d17a:	d061      	beq.n	800d240 <arm_cfft_f32+0xdc>
 800d17c:	d916      	bls.n	800d1ac <arm_cfft_f32+0x48>
 800d17e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800d182:	d01a      	beq.n	800d1ba <arm_cfft_f32+0x56>
 800d184:	d946      	bls.n	800d214 <arm_cfft_f32+0xb0>
 800d186:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800d18a:	d059      	beq.n	800d240 <arm_cfft_f32+0xdc>
 800d18c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800d190:	d105      	bne.n	800d19e <arm_cfft_f32+0x3a>
 800d192:	2301      	movs	r3, #1
 800d194:	6872      	ldr	r2, [r6, #4]
 800d196:	4629      	mov	r1, r5
 800d198:	4620      	mov	r0, r4
 800d19a:	f000 fb23 	bl	800d7e4 <arm_radix8_butterfly_f32>
 800d19e:	f1b8 0f00 	cmp.w	r8, #0
 800d1a2:	d111      	bne.n	800d1c8 <arm_cfft_f32+0x64>
 800d1a4:	2f01      	cmp	r7, #1
 800d1a6:	d016      	beq.n	800d1d6 <arm_cfft_f32+0x72>
 800d1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1ac:	2d20      	cmp	r5, #32
 800d1ae:	d047      	beq.n	800d240 <arm_cfft_f32+0xdc>
 800d1b0:	d934      	bls.n	800d21c <arm_cfft_f32+0xb8>
 800d1b2:	2d40      	cmp	r5, #64	; 0x40
 800d1b4:	d0ed      	beq.n	800d192 <arm_cfft_f32+0x2e>
 800d1b6:	2d80      	cmp	r5, #128	; 0x80
 800d1b8:	d1f1      	bne.n	800d19e <arm_cfft_f32+0x3a>
 800d1ba:	4621      	mov	r1, r4
 800d1bc:	4630      	mov	r0, r6
 800d1be:	f7ff fca9 	bl	800cb14 <arm_cfft_radix8by2_f32>
 800d1c2:	f1b8 0f00 	cmp.w	r8, #0
 800d1c6:	d0ed      	beq.n	800d1a4 <arm_cfft_f32+0x40>
 800d1c8:	68b2      	ldr	r2, [r6, #8]
 800d1ca:	4620      	mov	r0, r4
 800d1cc:	89b1      	ldrh	r1, [r6, #12]
 800d1ce:	f000 f83f 	bl	800d250 <arm_bitreversal_32>
 800d1d2:	2f01      	cmp	r7, #1
 800d1d4:	d1e8      	bne.n	800d1a8 <arm_cfft_f32+0x44>
 800d1d6:	ee07 5a90 	vmov	s15, r5
 800d1da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d1de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1e2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800d1e6:	2d00      	cmp	r5, #0
 800d1e8:	d0de      	beq.n	800d1a8 <arm_cfft_f32+0x44>
 800d1ea:	f104 0108 	add.w	r1, r4, #8
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	ed11 7a02 	vldr	s14, [r1, #-8]
 800d1f4:	3301      	adds	r3, #1
 800d1f6:	ed51 7a01 	vldr	s15, [r1, #-4]
 800d1fa:	3108      	adds	r1, #8
 800d1fc:	429d      	cmp	r5, r3
 800d1fe:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d202:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d206:	ed01 7a04 	vstr	s14, [r1, #-16]
 800d20a:	ed41 7a03 	vstr	s15, [r1, #-12]
 800d20e:	d1ef      	bne.n	800d1f0 <arm_cfft_f32+0x8c>
 800d210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d214:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800d218:	d0bb      	beq.n	800d192 <arm_cfft_f32+0x2e>
 800d21a:	e7c0      	b.n	800d19e <arm_cfft_f32+0x3a>
 800d21c:	2d10      	cmp	r5, #16
 800d21e:	d0cc      	beq.n	800d1ba <arm_cfft_f32+0x56>
 800d220:	e7bd      	b.n	800d19e <arm_cfft_f32+0x3a>
 800d222:	b195      	cbz	r5, 800d24a <arm_cfft_f32+0xe6>
 800d224:	f101 030c 	add.w	r3, r1, #12
 800d228:	2200      	movs	r2, #0
 800d22a:	ed53 7a02 	vldr	s15, [r3, #-8]
 800d22e:	3201      	adds	r2, #1
 800d230:	3308      	adds	r3, #8
 800d232:	eef1 7a67 	vneg.f32	s15, s15
 800d236:	4295      	cmp	r5, r2
 800d238:	ed43 7a04 	vstr	s15, [r3, #-16]
 800d23c:	d1f5      	bne.n	800d22a <arm_cfft_f32+0xc6>
 800d23e:	e79a      	b.n	800d176 <arm_cfft_f32+0x12>
 800d240:	4621      	mov	r1, r4
 800d242:	4630      	mov	r0, r6
 800d244:	f7ff fd32 	bl	800ccac <arm_cfft_radix8by4_f32>
 800d248:	e7a9      	b.n	800d19e <arm_cfft_f32+0x3a>
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d0ac      	beq.n	800d1a8 <arm_cfft_f32+0x44>
 800d24e:	e7bb      	b.n	800d1c8 <arm_cfft_f32+0x64>

0800d250 <arm_bitreversal_32>:
 800d250:	b321      	cbz	r1, 800d29c <arm_bitreversal_32+0x4c>
 800d252:	f102 0c02 	add.w	ip, r2, #2
 800d256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d25a:	4690      	mov	r8, r2
 800d25c:	2500      	movs	r5, #0
 800d25e:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800d262:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800d266:	3502      	adds	r5, #2
 800d268:	08a4      	lsrs	r4, r4, #2
 800d26a:	089b      	lsrs	r3, r3, #2
 800d26c:	428d      	cmp	r5, r1
 800d26e:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800d272:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800d276:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800d27a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800d27e:	f107 0704 	add.w	r7, r7, #4
 800d282:	f106 0604 	add.w	r6, r6, #4
 800d286:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800d28a:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800d28e:	59c4      	ldr	r4, [r0, r7]
 800d290:	5983      	ldr	r3, [r0, r6]
 800d292:	51c3      	str	r3, [r0, r7]
 800d294:	5184      	str	r4, [r0, r6]
 800d296:	d3e2      	bcc.n	800d25e <arm_bitreversal_32+0xe>
 800d298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d29c:	4770      	bx	lr
 800d29e:	bf00      	nop

0800d2a0 <arm_fir_decimate_init_f32>:
 800d2a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2a4:	e9dd 8c06 	ldrd	r8, ip, [sp, #24]
 800d2a8:	fbbc f4f2 	udiv	r4, ip, r2
 800d2ac:	fb02 c414 	mls	r4, r2, r4, ip
 800d2b0:	b99c      	cbnz	r4, 800d2da <arm_fir_decimate_init_f32+0x3a>
 800d2b2:	460f      	mov	r7, r1
 800d2b4:	4616      	mov	r6, r2
 800d2b6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800d2ba:	4605      	mov	r5, r0
 800d2bc:	443a      	add	r2, r7
 800d2be:	8069      	strh	r1, [r5, #2]
 800d2c0:	6043      	str	r3, [r0, #4]
 800d2c2:	4621      	mov	r1, r4
 800d2c4:	4462      	add	r2, ip
 800d2c6:	4640      	mov	r0, r8
 800d2c8:	0092      	lsls	r2, r2, #2
 800d2ca:	f000 fd85 	bl	800ddd8 <memset>
 800d2ce:	4620      	mov	r0, r4
 800d2d0:	f8c5 8008 	str.w	r8, [r5, #8]
 800d2d4:	702e      	strb	r6, [r5, #0]
 800d2d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2da:	f06f 0001 	mvn.w	r0, #1
 800d2de:	e7fa      	b.n	800d2d6 <arm_fir_decimate_init_f32+0x36>

0800d2e0 <arm_fir_decimate_f32>:
 800d2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e4:	4605      	mov	r5, r0
 800d2e6:	b08d      	sub	sp, #52	; 0x34
 800d2e8:	4694      	mov	ip, r2
 800d2ea:	782c      	ldrb	r4, [r5, #0]
 800d2ec:	886f      	ldrh	r7, [r5, #2]
 800d2ee:	9001      	str	r0, [sp, #4]
 800d2f0:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 800d2f4:	68ae      	ldr	r6, [r5, #8]
 800d2f6:	4438      	add	r0, r7
 800d2f8:	686d      	ldr	r5, [r5, #4]
 800d2fa:	9207      	str	r2, [sp, #28]
 800d2fc:	970a      	str	r7, [sp, #40]	; 0x28
 800d2fe:	eb06 0b80 	add.w	fp, r6, r0, lsl #2
 800d302:	9508      	str	r5, [sp, #32]
 800d304:	fbb3 f3f4 	udiv	r3, r3, r4
 800d308:	930b      	str	r3, [sp, #44]	; 0x2c
 800d30a:	089b      	lsrs	r3, r3, #2
 800d30c:	9309      	str	r3, [sp, #36]	; 0x24
 800d30e:	f000 80ef 	beq.w	800d4f0 <arm_fir_decimate_f32+0x210>
 800d312:	08ba      	lsrs	r2, r7, #2
 800d314:	462b      	mov	r3, r5
 800d316:	3510      	adds	r5, #16
 800d318:	f007 0703 	and.w	r7, r7, #3
 800d31c:	9205      	str	r2, [sp, #20]
 800d31e:	0112      	lsls	r2, r2, #4
 800d320:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d322:	f10c 0910 	add.w	r9, ip, #16
 800d326:	4413      	add	r3, r2
 800d328:	9100      	str	r1, [sp, #0]
 800d32a:	eb05 0e02 	add.w	lr, r5, r2
 800d32e:	4611      	mov	r1, r2
 800d330:	9503      	str	r5, [sp, #12]
 800d332:	9704      	str	r7, [sp, #16]
 800d334:	9002      	str	r0, [sp, #8]
 800d336:	9306      	str	r3, [sp, #24]
 800d338:	00a4      	lsls	r4, r4, #2
 800d33a:	4658      	mov	r0, fp
 800d33c:	9a00      	ldr	r2, [sp, #0]
 800d33e:	4623      	mov	r3, r4
 800d340:	f852 5b04 	ldr.w	r5, [r2], #4
 800d344:	3b01      	subs	r3, #1
 800d346:	f840 5b04 	str.w	r5, [r0], #4
 800d34a:	d1f9      	bne.n	800d340 <arm_fir_decimate_f32+0x60>
 800d34c:	9b01      	ldr	r3, [sp, #4]
 800d34e:	00a4      	lsls	r4, r4, #2
 800d350:	eddf 0abe 	vldr	s1, [pc, #760]	; 800d64c <arm_fir_decimate_f32+0x36c>
 800d354:	f893 8000 	ldrb.w	r8, [r3]
 800d358:	44a3      	add	fp, r4
 800d35a:	9b00      	ldr	r3, [sp, #0]
 800d35c:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800d360:	4423      	add	r3, r4
 800d362:	eb06 0708 	add.w	r7, r6, r8
 800d366:	9300      	str	r3, [sp, #0]
 800d368:	eb07 0c08 	add.w	ip, r7, r8
 800d36c:	9b05      	ldr	r3, [sp, #20]
 800d36e:	eb0c 0a08 	add.w	sl, ip, r8
 800d372:	2b00      	cmp	r3, #0
 800d374:	f000 815c 	beq.w	800d630 <arm_fir_decimate_f32+0x350>
 800d378:	eef0 4a60 	vmov.f32	s9, s1
 800d37c:	9b03      	ldr	r3, [sp, #12]
 800d37e:	eef0 7a60 	vmov.f32	s15, s1
 800d382:	f106 0510 	add.w	r5, r6, #16
 800d386:	eeb0 7a60 	vmov.f32	s14, s1
 800d38a:	f107 0410 	add.w	r4, r7, #16
 800d38e:	f10c 0010 	add.w	r0, ip, #16
 800d392:	f10a 0210 	add.w	r2, sl, #16
 800d396:	ed53 5a04 	vldr	s11, [r3, #-16]
 800d39a:	3310      	adds	r3, #16
 800d39c:	ed12 5a04 	vldr	s10, [r2, #-16]
 800d3a0:	3510      	adds	r5, #16
 800d3a2:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800d3a6:	3410      	adds	r4, #16
 800d3a8:	ed14 1a08 	vldr	s2, [r4, #-32]	; 0xffffffe0
 800d3ac:	3010      	adds	r0, #16
 800d3ae:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 800d3b2:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800d3b6:	ee25 1a81 	vmul.f32	s2, s11, s2
 800d3ba:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800d3be:	ee65 3aa3 	vmul.f32	s7, s11, s7
 800d3c2:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 800d3c6:	ee65 5a85 	vmul.f32	s11, s11, s10
 800d3ca:	ed15 2a07 	vldr	s4, [r5, #-28]	; 0xffffffe4
 800d3ce:	ed12 5a03 	vldr	s10, [r2, #-12]
 800d3d2:	ee36 7a87 	vadd.f32	s14, s13, s14
 800d3d6:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 800d3da:	ee73 1aa4 	vadd.f32	s3, s7, s9
 800d3de:	ee26 2a02 	vmul.f32	s4, s12, s4
 800d3e2:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800d3e6:	ee31 1a27 	vadd.f32	s2, s2, s15
 800d3ea:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800d3ee:	ee66 7a22 	vmul.f32	s15, s12, s5
 800d3f2:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800d3f6:	ee26 3a03 	vmul.f32	s6, s12, s6
 800d3fa:	ed50 4a06 	vldr	s9, [r0, #-24]	; 0xffffffe8
 800d3fe:	ee75 5aa0 	vadd.f32	s11, s11, s1
 800d402:	ed52 0a02 	vldr	s1, [r2, #-8]
 800d406:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d40a:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800d40e:	ee72 2a07 	vadd.f32	s5, s4, s14
 800d412:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 800d416:	ee77 7a81 	vadd.f32	s15, s15, s2
 800d41a:	ed10 2a05 	vldr	s4, [r0, #-20]	; 0xffffffec
 800d41e:	ee33 3a21 	vadd.f32	s6, s6, s3
 800d422:	ed14 1a05 	vldr	s2, [r4, #-20]	; 0xffffffec
 800d426:	ee66 3aa3 	vmul.f32	s7, s13, s7
 800d42a:	ed52 1a01 	vldr	s3, [r2, #-4]
 800d42e:	ee26 4a84 	vmul.f32	s8, s13, s8
 800d432:	459e      	cmp	lr, r3
 800d434:	ee66 4aa4 	vmul.f32	s9, s13, s9
 800d438:	f102 0210 	add.w	r2, r2, #16
 800d43c:	ee66 6aa0 	vmul.f32	s13, s13, s1
 800d440:	ee36 6a25 	vadd.f32	s12, s12, s11
 800d444:	ee25 7a07 	vmul.f32	s14, s10, s14
 800d448:	ee34 4a27 	vadd.f32	s8, s8, s15
 800d44c:	ee74 4a83 	vadd.f32	s9, s9, s6
 800d450:	ee65 7a01 	vmul.f32	s15, s10, s2
 800d454:	ee25 3a02 	vmul.f32	s6, s10, s4
 800d458:	ee73 3aa2 	vadd.f32	s7, s7, s5
 800d45c:	ee76 6a86 	vadd.f32	s13, s13, s12
 800d460:	ee25 5a21 	vmul.f32	s10, s10, s3
 800d464:	ee37 7a23 	vadd.f32	s14, s14, s7
 800d468:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d46c:	ee73 4a24 	vadd.f32	s9, s6, s9
 800d470:	ee75 0a26 	vadd.f32	s1, s10, s13
 800d474:	d18f      	bne.n	800d396 <arm_fir_decimate_f32+0xb6>
 800d476:	440e      	add	r6, r1
 800d478:	440f      	add	r7, r1
 800d47a:	448c      	add	ip, r1
 800d47c:	eb0a 0001 	add.w	r0, sl, r1
 800d480:	9a06      	ldr	r2, [sp, #24]
 800d482:	9b04      	ldr	r3, [sp, #16]
 800d484:	b1db      	cbz	r3, 800d4be <arm_fir_decimate_f32+0x1de>
 800d486:	ecb2 5a01 	vldmia	r2!, {s10}
 800d48a:	3b01      	subs	r3, #1
 800d48c:	ecf6 2a01 	vldmia	r6!, {s5}
 800d490:	ecf7 3a01 	vldmia	r7!, {s7}
 800d494:	ecbc 4a01 	vldmia	ip!, {s8}
 800d498:	ee65 2a22 	vmul.f32	s5, s10, s5
 800d49c:	ecf0 6a01 	vldmia	r0!, {s13}
 800d4a0:	ee65 3a23 	vmul.f32	s7, s10, s7
 800d4a4:	ee25 4a04 	vmul.f32	s8, s10, s8
 800d4a8:	ee25 5a26 	vmul.f32	s10, s10, s13
 800d4ac:	ee37 7a22 	vadd.f32	s14, s14, s5
 800d4b0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800d4b4:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d4b8:	ee70 0a85 	vadd.f32	s1, s1, s10
 800d4bc:	d1e3      	bne.n	800d486 <arm_fir_decimate_f32+0x1a6>
 800d4be:	9b02      	ldr	r3, [sp, #8]
 800d4c0:	eb0a 0608 	add.w	r6, sl, r8
 800d4c4:	ed09 7a04 	vstr	s14, [r9, #-16]
 800d4c8:	f109 0910 	add.w	r9, r9, #16
 800d4cc:	3b01      	subs	r3, #1
 800d4ce:	ed49 7a07 	vstr	s15, [r9, #-28]	; 0xffffffe4
 800d4d2:	ed49 4a06 	vstr	s9, [r9, #-24]	; 0xffffffe8
 800d4d6:	ed49 0a05 	vstr	s1, [r9, #-20]	; 0xffffffec
 800d4da:	9302      	str	r3, [sp, #8]
 800d4dc:	d002      	beq.n	800d4e4 <arm_fir_decimate_f32+0x204>
 800d4de:	9b01      	ldr	r3, [sp, #4]
 800d4e0:	781c      	ldrb	r4, [r3, #0]
 800d4e2:	e729      	b.n	800d338 <arm_fir_decimate_f32+0x58>
 800d4e4:	9b07      	ldr	r3, [sp, #28]
 800d4e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4e8:	9900      	ldr	r1, [sp, #0]
 800d4ea:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800d4ee:	9307      	str	r3, [sp, #28]
 800d4f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4f2:	f013 0803 	ands.w	r8, r3, #3
 800d4f6:	d067      	beq.n	800d5c8 <arm_fir_decimate_f32+0x2e8>
 800d4f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4fa:	9808      	ldr	r0, [sp, #32]
 800d4fc:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 800d500:	9d07      	ldr	r5, [sp, #28]
 800d502:	4602      	mov	r2, r0
 800d504:	f003 0703 	and.w	r7, r3, #3
 800d508:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
 800d50c:	f8cd e000 	str.w	lr, [sp]
 800d510:	3210      	adds	r2, #16
 800d512:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 800d516:	eb00 090c 	add.w	r9, r0, ip
 800d51a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d51e:	eb02 040c 	add.w	r4, r2, ip
 800d522:	46aa      	mov	sl, r5
 800d524:	9203      	str	r2, [sp, #12]
 800d526:	f89e 5000 	ldrb.w	r5, [lr]
 800d52a:	4658      	mov	r0, fp
 800d52c:	460a      	mov	r2, r1
 800d52e:	462b      	mov	r3, r5
 800d530:	ecf2 7a01 	vldmia	r2!, {s15}
 800d534:	3b01      	subs	r3, #1
 800d536:	ece0 7a01 	vstmia	r0!, {s15}
 800d53a:	d1f9      	bne.n	800d530 <arm_fir_decimate_f32+0x250>
 800d53c:	00ad      	lsls	r5, r5, #2
 800d53e:	9b00      	ldr	r3, [sp, #0]
 800d540:	4429      	add	r1, r5
 800d542:	44ab      	add	fp, r5
 800d544:	2b00      	cmp	r3, #0
 800d546:	d07c      	beq.n	800d642 <arm_fir_decimate_f32+0x362>
 800d548:	9b03      	ldr	r3, [sp, #12]
 800d54a:	f106 0210 	add.w	r2, r6, #16
 800d54e:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800d64c <arm_fir_decimate_f32+0x36c>
 800d552:	ed13 7a04 	vldr	s14, [r3, #-16]
 800d556:	3310      	adds	r3, #16
 800d558:	ed52 6a04 	vldr	s13, [r2, #-16]
 800d55c:	3210      	adds	r2, #16
 800d55e:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800d562:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d566:	ed52 5a07 	vldr	s11, [r2, #-28]	; 0xffffffe4
 800d56a:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800d56e:	ee26 6a25 	vmul.f32	s12, s12, s11
 800d572:	ed12 5a06 	vldr	s10, [r2, #-24]	; 0xffffffe8
 800d576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d57a:	ed53 5a05 	vldr	s11, [r3, #-20]	; 0xffffffec
 800d57e:	ee26 7a85 	vmul.f32	s14, s13, s10
 800d582:	ed52 6a05 	vldr	s13, [r2, #-20]	; 0xffffffec
 800d586:	429c      	cmp	r4, r3
 800d588:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d58c:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800d590:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d594:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d598:	d1db      	bne.n	800d552 <arm_fir_decimate_f32+0x272>
 800d59a:	eb06 000c 	add.w	r0, r6, ip
 800d59e:	464a      	mov	r2, r9
 800d5a0:	b157      	cbz	r7, 800d5b8 <arm_fir_decimate_f32+0x2d8>
 800d5a2:	463b      	mov	r3, r7
 800d5a4:	ecb2 7a01 	vldmia	r2!, {s14}
 800d5a8:	3b01      	subs	r3, #1
 800d5aa:	ecf0 6a01 	vldmia	r0!, {s13}
 800d5ae:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d5b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d5b6:	d1f5      	bne.n	800d5a4 <arm_fir_decimate_f32+0x2c4>
 800d5b8:	f89e 3000 	ldrb.w	r3, [lr]
 800d5bc:	ecea 7a01 	vstmia	sl!, {s15}
 800d5c0:	45c2      	cmp	sl, r8
 800d5c2:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800d5c6:	d1ae      	bne.n	800d526 <arm_fir_decimate_f32+0x246>
 800d5c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5ca:	1e5c      	subs	r4, r3, #1
 800d5cc:	9b01      	ldr	r3, [sp, #4]
 800d5ce:	08a5      	lsrs	r5, r4, #2
 800d5d0:	689f      	ldr	r7, [r3, #8]
 800d5d2:	d01d      	beq.n	800d610 <arm_fir_decimate_f32+0x330>
 800d5d4:	f106 0210 	add.w	r2, r6, #16
 800d5d8:	f107 0310 	add.w	r3, r7, #16
 800d5dc:	4629      	mov	r1, r5
 800d5de:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800d5e2:	3901      	subs	r1, #1
 800d5e4:	f102 0210 	add.w	r2, r2, #16
 800d5e8:	f103 0310 	add.w	r3, r3, #16
 800d5ec:	f843 0c20 	str.w	r0, [r3, #-32]
 800d5f0:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 800d5f4:	f843 0c1c 	str.w	r0, [r3, #-28]
 800d5f8:	f852 0c18 	ldr.w	r0, [r2, #-24]
 800d5fc:	f843 0c18 	str.w	r0, [r3, #-24]
 800d600:	f852 0c14 	ldr.w	r0, [r2, #-20]
 800d604:	f843 0c14 	str.w	r0, [r3, #-20]
 800d608:	d1e9      	bne.n	800d5de <arm_fir_decimate_f32+0x2fe>
 800d60a:	012d      	lsls	r5, r5, #4
 800d60c:	442e      	add	r6, r5
 800d60e:	442f      	add	r7, r5
 800d610:	f014 0403 	ands.w	r4, r4, #3
 800d614:	d009      	beq.n	800d62a <arm_fir_decimate_f32+0x34a>
 800d616:	6833      	ldr	r3, [r6, #0]
 800d618:	3c01      	subs	r4, #1
 800d61a:	603b      	str	r3, [r7, #0]
 800d61c:	d005      	beq.n	800d62a <arm_fir_decimate_f32+0x34a>
 800d61e:	6873      	ldr	r3, [r6, #4]
 800d620:	2c01      	cmp	r4, #1
 800d622:	607b      	str	r3, [r7, #4]
 800d624:	d001      	beq.n	800d62a <arm_fir_decimate_f32+0x34a>
 800d626:	68b3      	ldr	r3, [r6, #8]
 800d628:	60bb      	str	r3, [r7, #8]
 800d62a:	b00d      	add	sp, #52	; 0x34
 800d62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d630:	4650      	mov	r0, sl
 800d632:	9a08      	ldr	r2, [sp, #32]
 800d634:	eef0 4a60 	vmov.f32	s9, s1
 800d638:	eef0 7a60 	vmov.f32	s15, s1
 800d63c:	eeb0 7a60 	vmov.f32	s14, s1
 800d640:	e71f      	b.n	800d482 <arm_fir_decimate_f32+0x1a2>
 800d642:	9a08      	ldr	r2, [sp, #32]
 800d644:	4630      	mov	r0, r6
 800d646:	eddf 7a01 	vldr	s15, [pc, #4]	; 800d64c <arm_fir_decimate_f32+0x36c>
 800d64a:	e7a9      	b.n	800d5a0 <arm_fir_decimate_f32+0x2c0>
 800d64c:	00000000 	.word	0x00000000

0800d650 <arm_cmplx_mult_cmplx_f32>:
 800d650:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800d654:	b4f0      	push	{r4, r5, r6, r7}
 800d656:	d073      	beq.n	800d740 <arm_cmplx_mult_cmplx_f32+0xf0>
 800d658:	f100 0620 	add.w	r6, r0, #32
 800d65c:	f101 0520 	add.w	r5, r1, #32
 800d660:	f102 0420 	add.w	r4, r2, #32
 800d664:	4667      	mov	r7, ip
 800d666:	ed55 5a07 	vldr	s11, [r5, #-28]	; 0xffffffe4
 800d66a:	3f01      	subs	r7, #1
 800d66c:	ed56 7a08 	vldr	s15, [r6, #-32]	; 0xffffffe0
 800d670:	f105 0520 	add.w	r5, r5, #32
 800d674:	ed15 7a10 	vldr	s14, [r5, #-64]	; 0xffffffc0
 800d678:	f106 0620 	add.w	r6, r6, #32
 800d67c:	ed56 6a0f 	vldr	s13, [r6, #-60]	; 0xffffffc4
 800d680:	f104 0420 	add.w	r4, r4, #32
 800d684:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d688:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d68c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d690:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d694:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d698:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d69c:	ed44 7a0f 	vstr	s15, [r4, #-60]	; 0xffffffc4
 800d6a0:	ed44 6a10 	vstr	s13, [r4, #-64]	; 0xffffffc0
 800d6a4:	ed55 5a0d 	vldr	s11, [r5, #-52]	; 0xffffffcc
 800d6a8:	ed56 7a0e 	vldr	s15, [r6, #-56]	; 0xffffffc8
 800d6ac:	ed15 7a0e 	vldr	s14, [r5, #-56]	; 0xffffffc8
 800d6b0:	ed56 6a0d 	vldr	s13, [r6, #-52]	; 0xffffffcc
 800d6b4:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d6b8:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d6bc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d6c0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d6c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d6c8:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d6cc:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 800d6d0:	ed44 6a0e 	vstr	s13, [r4, #-56]	; 0xffffffc8
 800d6d4:	ed55 5a0b 	vldr	s11, [r5, #-44]	; 0xffffffd4
 800d6d8:	ed56 7a0c 	vldr	s15, [r6, #-48]	; 0xffffffd0
 800d6dc:	ed15 7a0c 	vldr	s14, [r5, #-48]	; 0xffffffd0
 800d6e0:	ed56 6a0b 	vldr	s13, [r6, #-44]	; 0xffffffd4
 800d6e4:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d6e8:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d6ec:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d6f0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d6f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d6f8:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d6fc:	ed44 7a0b 	vstr	s15, [r4, #-44]	; 0xffffffd4
 800d700:	ed44 6a0c 	vstr	s13, [r4, #-48]	; 0xffffffd0
 800d704:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 800d708:	ed15 7a0a 	vldr	s14, [r5, #-40]	; 0xffffffd8
 800d70c:	ed56 6a09 	vldr	s13, [r6, #-36]	; 0xffffffdc
 800d710:	ed55 5a09 	vldr	s11, [r5, #-36]	; 0xffffffdc
 800d714:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d718:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d71c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d720:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d724:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d728:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d72c:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 800d730:	ed44 6a0a 	vstr	s13, [r4, #-40]	; 0xffffffd8
 800d734:	d197      	bne.n	800d666 <arm_cmplx_mult_cmplx_f32+0x16>
 800d736:	ea4f 144c 	mov.w	r4, ip, lsl #5
 800d73a:	4420      	add	r0, r4
 800d73c:	4421      	add	r1, r4
 800d73e:	4422      	add	r2, r4
 800d740:	f013 0303 	ands.w	r3, r3, #3
 800d744:	d04b      	beq.n	800d7de <arm_cmplx_mult_cmplx_f32+0x18e>
 800d746:	edd0 5a00 	vldr	s11, [r0]
 800d74a:	3b01      	subs	r3, #1
 800d74c:	edd1 7a00 	vldr	s15, [r1]
 800d750:	edd0 6a01 	vldr	s13, [r0, #4]
 800d754:	ed91 7a01 	vldr	s14, [r1, #4]
 800d758:	ee27 6aa5 	vmul.f32	s12, s15, s11
 800d75c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d760:	ee67 6a26 	vmul.f32	s13, s14, s13
 800d764:	ee27 7a25 	vmul.f32	s14, s14, s11
 800d768:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d76c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d770:	edc2 6a00 	vstr	s13, [r2]
 800d774:	edc2 7a01 	vstr	s15, [r2, #4]
 800d778:	d031      	beq.n	800d7de <arm_cmplx_mult_cmplx_f32+0x18e>
 800d77a:	edd0 7a02 	vldr	s15, [r0, #8]
 800d77e:	2b01      	cmp	r3, #1
 800d780:	ed91 7a02 	vldr	s14, [r1, #8]
 800d784:	edd0 6a03 	vldr	s13, [r0, #12]
 800d788:	edd1 5a03 	vldr	s11, [r1, #12]
 800d78c:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d790:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d794:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d798:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d79c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d7a0:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d7a4:	edc2 7a03 	vstr	s15, [r2, #12]
 800d7a8:	edc2 6a02 	vstr	s13, [r2, #8]
 800d7ac:	d017      	beq.n	800d7de <arm_cmplx_mult_cmplx_f32+0x18e>
 800d7ae:	edd0 7a04 	vldr	s15, [r0, #16]
 800d7b2:	ed91 7a04 	vldr	s14, [r1, #16]
 800d7b6:	edd0 6a05 	vldr	s13, [r0, #20]
 800d7ba:	edd1 5a05 	vldr	s11, [r1, #20]
 800d7be:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d7c2:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d7c6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d7ca:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d7ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d7d2:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d7d6:	edc2 7a05 	vstr	s15, [r2, #20]
 800d7da:	edc2 6a04 	vstr	s13, [r2, #16]
 800d7de:	bcf0      	pop	{r4, r5, r6, r7}
 800d7e0:	4770      	bx	lr
 800d7e2:	bf00      	nop

0800d7e4 <arm_radix8_butterfly_f32>:
 800d7e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e8:	ed2d 8b10 	vpush	{d8-d15}
 800d7ec:	b095      	sub	sp, #84	; 0x54
 800d7ee:	468a      	mov	sl, r1
 800d7f0:	468b      	mov	fp, r1
 800d7f2:	eddf 8abb 	vldr	s17, [pc, #748]	; 800dae0 <arm_radix8_butterfly_f32+0x2fc>
 800d7f6:	9012      	str	r0, [sp, #72]	; 0x48
 800d7f8:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	3304      	adds	r3, #4
 800d800:	9313      	str	r3, [sp, #76]	; 0x4c
 800d802:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800d806:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d808:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d80c:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800d810:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800d814:	920f      	str	r2, [sp, #60]	; 0x3c
 800d816:	9303      	str	r3, [sp, #12]
 800d818:	0153      	lsls	r3, r2, #5
 800d81a:	0114      	lsls	r4, r2, #4
 800d81c:	eba9 0002 	sub.w	r0, r9, r2
 800d820:	18ce      	adds	r6, r1, r3
 800d822:	9302      	str	r3, [sp, #8]
 800d824:	0097      	lsls	r7, r2, #2
 800d826:	4613      	mov	r3, r2
 800d828:	eb06 0509 	add.w	r5, r6, r9
 800d82c:	9004      	str	r0, [sp, #16]
 800d82e:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800d832:	1bd2      	subs	r2, r2, r7
 800d834:	eb05 0109 	add.w	r1, r5, r9
 800d838:	441f      	add	r7, r3
 800d83a:	9405      	str	r4, [sp, #20]
 800d83c:	f109 0004 	add.w	r0, r9, #4
 800d840:	9101      	str	r1, [sp, #4]
 800d842:	1d21      	adds	r1, r4, #4
 800d844:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d846:	f04f 0e00 	mov.w	lr, #0
 800d84a:	9c01      	ldr	r4, [sp, #4]
 800d84c:	4418      	add	r0, r3
 800d84e:	4419      	add	r1, r3
 800d850:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800d854:	9b02      	ldr	r3, [sp, #8]
 800d856:	00fc      	lsls	r4, r7, #3
 800d858:	18d7      	adds	r7, r2, r3
 800d85a:	9b04      	ldr	r3, [sp, #16]
 800d85c:	9406      	str	r4, [sp, #24]
 800d85e:	00db      	lsls	r3, r3, #3
 800d860:	9c01      	ldr	r4, [sp, #4]
 800d862:	9307      	str	r3, [sp, #28]
 800d864:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800d868:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800d86c:	9304      	str	r3, [sp, #16]
 800d86e:	9b03      	ldr	r3, [sp, #12]
 800d870:	edd6 6a00 	vldr	s13, [r6]
 800d874:	44de      	add	lr, fp
 800d876:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800d87a:	ed94 7a00 	vldr	s14, [r4]
 800d87e:	45f2      	cmp	sl, lr
 800d880:	ed10 6a01 	vldr	s12, [r0, #-4]
 800d884:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800d888:	edd5 2a00 	vldr	s5, [r5]
 800d88c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d890:	edd7 3a00 	vldr	s7, [r7]
 800d894:	ed11 5a01 	vldr	s10, [r1, #-4]
 800d898:	ee36 3a22 	vadd.f32	s6, s12, s5
 800d89c:	edd2 6a00 	vldr	s13, [r2]
 800d8a0:	ee75 5a07 	vadd.f32	s11, s10, s14
 800d8a4:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800d8a8:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800d8ac:	ee72 4a25 	vadd.f32	s9, s4, s11
 800d8b0:	ee73 3a04 	vadd.f32	s7, s6, s8
 800d8b4:	ee35 5a47 	vsub.f32	s10, s10, s14
 800d8b8:	ee36 7a62 	vsub.f32	s14, s12, s5
 800d8bc:	ee32 2a65 	vsub.f32	s4, s4, s11
 800d8c0:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800d8c4:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800d8c8:	ee37 6a66 	vsub.f32	s12, s14, s13
 800d8cc:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800d8d0:	ee33 3a44 	vsub.f32	s6, s6, s8
 800d8d4:	edc6 4a00 	vstr	s9, [r6]
 800d8d8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d8dc:	ed97 4a01 	vldr	s8, [r7, #4]
 800d8e0:	ee66 6a28 	vmul.f32	s13, s12, s17
 800d8e4:	edd0 5a00 	vldr	s11, [r0]
 800d8e8:	ed95 6a01 	vldr	s12, [r5, #4]
 800d8ec:	ee27 7a28 	vmul.f32	s14, s14, s17
 800d8f0:	edd2 3a01 	vldr	s7, [r2, #4]
 800d8f4:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800d8f8:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800d8fc:	ed96 1a01 	vldr	s2, [r6, #4]
 800d900:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800d904:	edd4 0a01 	vldr	s1, [r4, #4]
 800d908:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d90c:	eddc 6a00 	vldr	s13, [ip]
 800d910:	ee75 5a86 	vadd.f32	s11, s11, s12
 800d914:	ed91 6a00 	vldr	s12, [r1]
 800d918:	ee73 3a84 	vadd.f32	s7, s7, s8
 800d91c:	ee74 1a80 	vadd.f32	s3, s9, s0
 800d920:	ee36 4a81 	vadd.f32	s8, s13, s2
 800d924:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800d928:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800d92c:	ee36 1a20 	vadd.f32	s2, s12, s1
 800d930:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800d934:	ee36 6a60 	vsub.f32	s12, s12, s1
 800d938:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800d93c:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800d940:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800d944:	ee74 3a01 	vadd.f32	s7, s8, s2
 800d948:	ee34 4a41 	vsub.f32	s8, s8, s2
 800d94c:	ee36 1a21 	vadd.f32	s2, s12, s3
 800d950:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800d954:	ee36 6a61 	vsub.f32	s12, s12, s3
 800d958:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800d95c:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800d960:	ed8c 0a00 	vstr	s0, [ip]
 800d964:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800d968:	449c      	add	ip, r3
 800d96a:	ee75 4a07 	vadd.f32	s9, s10, s14
 800d96e:	edc6 3a01 	vstr	s7, [r6, #4]
 800d972:	ee35 7a47 	vsub.f32	s14, s10, s14
 800d976:	441e      	add	r6, r3
 800d978:	ee32 5a25 	vadd.f32	s10, s4, s11
 800d97c:	ee72 5a65 	vsub.f32	s11, s4, s11
 800d980:	ee72 3a81 	vadd.f32	s7, s5, s2
 800d984:	ed01 5a01 	vstr	s10, [r1, #-4]
 800d988:	ee34 2a43 	vsub.f32	s4, s8, s6
 800d98c:	edc4 5a00 	vstr	s11, [r4]
 800d990:	ee37 5a86 	vadd.f32	s10, s15, s12
 800d994:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800d998:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d99c:	ed81 2a00 	vstr	s4, [r1]
 800d9a0:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800d9a4:	4419      	add	r1, r3
 800d9a6:	ee33 4a04 	vadd.f32	s8, s6, s8
 800d9aa:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800d9ae:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800d9b2:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d9b6:	ed84 4a01 	vstr	s8, [r4, #4]
 800d9ba:	ed40 3a01 	vstr	s7, [r0, #-4]
 800d9be:	441c      	add	r4, r3
 800d9c0:	edc7 2a00 	vstr	s5, [r7]
 800d9c4:	ed85 5a00 	vstr	s10, [r5]
 800d9c8:	edc2 7a00 	vstr	s15, [r2]
 800d9cc:	edc0 5a00 	vstr	s11, [r0]
 800d9d0:	4418      	add	r0, r3
 800d9d2:	edc7 4a01 	vstr	s9, [r7, #4]
 800d9d6:	441f      	add	r7, r3
 800d9d8:	ed85 6a01 	vstr	s12, [r5, #4]
 800d9dc:	441d      	add	r5, r3
 800d9de:	ed82 7a01 	vstr	s14, [r2, #4]
 800d9e2:	441a      	add	r2, r3
 800d9e4:	f63f af44 	bhi.w	800d870 <arm_radix8_butterfly_f32+0x8c>
 800d9e8:	469c      	mov	ip, r3
 800d9ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9ec:	2b07      	cmp	r3, #7
 800d9ee:	f240 81b6 	bls.w	800dd5e <arm_radix8_butterfly_f32+0x57a>
 800d9f2:	9a02      	ldr	r2, [sp, #8]
 800d9f4:	f109 0608 	add.w	r6, r9, #8
 800d9f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9fa:	f108 0408 	add.w	r4, r8, #8
 800d9fe:	3208      	adds	r2, #8
 800da00:	9f06      	ldr	r7, [sp, #24]
 800da02:	9d04      	ldr	r5, [sp, #16]
 800da04:	189a      	adds	r2, r3, r2
 800da06:	3708      	adds	r7, #8
 800da08:	3508      	adds	r5, #8
 800da0a:	9807      	ldr	r0, [sp, #28]
 800da0c:	920c      	str	r2, [sp, #48]	; 0x30
 800da0e:	199a      	adds	r2, r3, r6
 800da10:	9905      	ldr	r1, [sp, #20]
 800da12:	3008      	adds	r0, #8
 800da14:	920b      	str	r2, [sp, #44]	; 0x2c
 800da16:	19da      	adds	r2, r3, r7
 800da18:	310c      	adds	r1, #12
 800da1a:	920a      	str	r2, [sp, #40]	; 0x28
 800da1c:	195a      	adds	r2, r3, r5
 800da1e:	9209      	str	r2, [sp, #36]	; 0x24
 800da20:	191a      	adds	r2, r3, r4
 800da22:	9208      	str	r2, [sp, #32]
 800da24:	181a      	adds	r2, r3, r0
 800da26:	9207      	str	r2, [sp, #28]
 800da28:	185a      	adds	r2, r3, r1
 800da2a:	330c      	adds	r3, #12
 800da2c:	9205      	str	r2, [sp, #20]
 800da2e:	9306      	str	r3, [sp, #24]
 800da30:	2301      	movs	r3, #1
 800da32:	9304      	str	r3, [sp, #16]
 800da34:	2300      	movs	r3, #0
 800da36:	930d      	str	r3, [sp, #52]	; 0x34
 800da38:	4663      	mov	r3, ip
 800da3a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800da3c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800da3e:	f8dd c014 	ldr.w	ip, [sp, #20]
 800da42:	440a      	add	r2, r1
 800da44:	9f06      	ldr	r7, [sp, #24]
 800da46:	9e07      	ldr	r6, [sp, #28]
 800da48:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800da4c:	920d      	str	r2, [sp, #52]	; 0x34
 800da4e:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800da52:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800da54:	9d08      	ldr	r5, [sp, #32]
 800da56:	4442      	add	r2, r8
 800da58:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800da5a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800da5c:	eb02 0108 	add.w	r1, r2, r8
 800da60:	ed92 ea00 	vldr	s28, [r2]
 800da64:	eb01 0208 	add.w	r2, r1, r8
 800da68:	edd1 da00 	vldr	s27, [r1]
 800da6c:	eb02 0108 	add.w	r1, r2, r8
 800da70:	ed92 da00 	vldr	s26, [r2]
 800da74:	eb01 0208 	add.w	r2, r1, r8
 800da78:	edd1 ca00 	vldr	s25, [r1]
 800da7c:	eb02 0108 	add.w	r1, r2, r8
 800da80:	ed92 ca00 	vldr	s24, [r2]
 800da84:	eb01 0208 	add.w	r2, r1, r8
 800da88:	edd1 ba00 	vldr	s23, [r1]
 800da8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800da8e:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800da92:	ed92 ba00 	vldr	s22, [r2]
 800da96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800da98:	eb0e 0908 	add.w	r9, lr, r8
 800da9c:	910e      	str	r1, [sp, #56]	; 0x38
 800da9e:	9201      	str	r2, [sp, #4]
 800daa0:	eb09 0208 	add.w	r2, r9, r8
 800daa4:	ed99 aa01 	vldr	s20, [r9, #4]
 800daa8:	edde aa01 	vldr	s21, [lr, #4]
 800daac:	eb02 0908 	add.w	r9, r2, r8
 800dab0:	edd2 9a01 	vldr	s19, [r2, #4]
 800dab4:	f8dd e010 	ldr.w	lr, [sp, #16]
 800dab8:	eb09 0208 	add.w	r2, r9, r8
 800dabc:	ed99 9a01 	vldr	s18, [r9, #4]
 800dac0:	eb02 0908 	add.w	r9, r2, r8
 800dac4:	ed92 8a01 	vldr	s16, [r2, #4]
 800dac8:	9a01      	ldr	r2, [sp, #4]
 800daca:	edd9 7a01 	vldr	s15, [r9, #4]
 800dace:	44c8      	add	r8, r9
 800dad0:	edcd 7a02 	vstr	s15, [sp, #8]
 800dad4:	edd8 7a01 	vldr	s15, [r8, #4]
 800dad8:	edcd 7a03 	vstr	s15, [sp, #12]
 800dadc:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dade:	e001      	b.n	800dae4 <arm_radix8_butterfly_f32+0x300>
 800dae0:	3f3504f3 	.word	0x3f3504f3
 800dae4:	ed92 7a00 	vldr	s14, [r2]
 800dae8:	44de      	add	lr, fp
 800daea:	ed17 1a01 	vldr	s2, [r7, #-4]
 800daee:	ed90 5a00 	vldr	s10, [r0]
 800daf2:	45f2      	cmp	sl, lr
 800daf4:	ed1c fa01 	vldr	s30, [ip, #-4]
 800daf8:	ee31 3a07 	vadd.f32	s6, s2, s14
 800dafc:	edd6 5a00 	vldr	s11, [r6]
 800db00:	ee31 1a47 	vsub.f32	s2, s2, s14
 800db04:	edd4 7a00 	vldr	s15, [r4]
 800db08:	ed95 7a00 	vldr	s14, [r5]
 800db0c:	ed91 4a00 	vldr	s8, [r1]
 800db10:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800db14:	ee77 6a25 	vadd.f32	s13, s14, s11
 800db18:	edd7 ea00 	vldr	s29, [r7]
 800db1c:	ee74 fa05 	vadd.f32	s31, s8, s10
 800db20:	ee73 1a06 	vadd.f32	s3, s6, s12
 800db24:	ee34 4a45 	vsub.f32	s8, s8, s10
 800db28:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800db2c:	ee37 7a65 	vsub.f32	s14, s14, s11
 800db30:	ee33 3a46 	vsub.f32	s6, s6, s12
 800db34:	ee31 6a85 	vadd.f32	s12, s3, s10
 800db38:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800db3c:	ee34 fa07 	vadd.f32	s30, s8, s14
 800db40:	ed07 6a01 	vstr	s12, [r7, #-4]
 800db44:	ee34 4a47 	vsub.f32	s8, s8, s14
 800db48:	edd5 3a01 	vldr	s7, [r5, #4]
 800db4c:	ee7f fae6 	vsub.f32	s31, s31, s13
 800db50:	ed90 7a01 	vldr	s14, [r0, #4]
 800db54:	ee2f fa28 	vmul.f32	s30, s30, s17
 800db58:	edd1 5a01 	vldr	s11, [r1, #4]
 800db5c:	ee24 4a28 	vmul.f32	s8, s8, s17
 800db60:	ed96 6a01 	vldr	s12, [r6, #4]
 800db64:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800db68:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800db6c:	edd2 6a01 	vldr	s13, [r2, #4]
 800db70:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800db74:	edd4 4a01 	vldr	s9, [r4, #4]
 800db78:	ee75 5a87 	vadd.f32	s11, s11, s14
 800db7c:	ed9c 7a00 	vldr	s14, [ip]
 800db80:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800db84:	ee33 6a86 	vadd.f32	s12, s7, s12
 800db88:	ee37 facf 	vsub.f32	s30, s15, s30
 800db8c:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800db90:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800db94:	ee7e eae6 	vsub.f32	s29, s29, s13
 800db98:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800db9c:	ee77 6a24 	vadd.f32	s13, s14, s9
 800dba0:	ee75 0a86 	vadd.f32	s1, s11, s12
 800dba4:	ee37 7a64 	vsub.f32	s14, s14, s9
 800dba8:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800dbac:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800dbb0:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800dbb4:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800dbb8:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800dbbc:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800dbc0:	ee77 4a22 	vadd.f32	s9, s14, s5
 800dbc4:	ee7e eae7 	vsub.f32	s29, s29, s15
 800dbc8:	ee77 7a62 	vsub.f32	s15, s14, s5
 800dbcc:	ee71 2a04 	vadd.f32	s5, s2, s8
 800dbd0:	ee31 7a44 	vsub.f32	s14, s2, s8
 800dbd4:	ee30 1a60 	vsub.f32	s2, s0, s1
 800dbd8:	ee73 1a06 	vadd.f32	s3, s6, s12
 800dbdc:	ee33 6a46 	vsub.f32	s12, s6, s12
 800dbe0:	ee33 3aef 	vsub.f32	s6, s7, s31
 800dbe4:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800dbe8:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800dbec:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800dbf0:	ee72 5a25 	vadd.f32	s11, s4, s11
 800dbf4:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800dbf8:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800dbfc:	ee77 2a27 	vadd.f32	s5, s14, s15
 800dc00:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dc04:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800dc08:	ee2c fa85 	vmul.f32	s30, s25, s10
 800dc0c:	ee69 ea01 	vmul.f32	s29, s18, s2
 800dc10:	ee29 5a05 	vmul.f32	s10, s18, s10
 800dc14:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800dc18:	ee6d faa1 	vmul.f32	s31, s27, s3
 800dc1c:	ee70 0a20 	vadd.f32	s1, s0, s1
 800dc20:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800dc24:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800dc28:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800dc2c:	edc7 0a00 	vstr	s1, [r7]
 800dc30:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800dc34:	441f      	add	r7, r3
 800dc36:	ee2a faa3 	vmul.f32	s30, s21, s7
 800dc3a:	ee31 5a45 	vsub.f32	s10, s2, s10
 800dc3e:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800dc42:	edc2 ea00 	vstr	s29, [r2]
 800dc46:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800dc4a:	ee33 3a61 	vsub.f32	s6, s6, s3
 800dc4e:	ed82 5a01 	vstr	s10, [r2, #4]
 800dc52:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800dc56:	edcd 3a01 	vstr	s7, [sp, #4]
 800dc5a:	ed9d 5a03 	vldr	s10, [sp, #12]
 800dc5e:	ee6b ea86 	vmul.f32	s29, s23, s12
 800dc62:	eddd 3a02 	vldr	s7, [sp, #8]
 800dc66:	ee6b fa24 	vmul.f32	s31, s22, s9
 800dc6a:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800dc6e:	ee65 4a24 	vmul.f32	s9, s10, s9
 800dc72:	ed8c 3a00 	vstr	s6, [ip]
 800dc76:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800dc7a:	ee23 6a86 	vmul.f32	s12, s7, s12
 800dc7e:	eddd 3a01 	vldr	s7, [sp, #4]
 800dc82:	ee25 5a25 	vmul.f32	s10, s10, s11
 800dc86:	441a      	add	r2, r3
 800dc88:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800dc8c:	449c      	add	ip, r3
 800dc8e:	ee68 1a04 	vmul.f32	s3, s16, s8
 800dc92:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800dc96:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800dc9a:	ee29 faa7 	vmul.f32	s30, s19, s15
 800dc9e:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800dca2:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800dca6:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800dcaa:	ee68 2a22 	vmul.f32	s5, s16, s5
 800dcae:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800dcb2:	ee29 7a87 	vmul.f32	s14, s19, s14
 800dcb6:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800dcba:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800dcbe:	ee7e ea81 	vadd.f32	s29, s29, s2
 800dcc2:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800dcc6:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800dcca:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800dcce:	edc4 ea00 	vstr	s29, [r4]
 800dcd2:	ee30 0a21 	vadd.f32	s0, s0, s3
 800dcd6:	ed84 6a01 	vstr	s12, [r4, #4]
 800dcda:	ee74 2a62 	vsub.f32	s5, s8, s5
 800dcde:	edc1 0a00 	vstr	s1, [r1]
 800dce2:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800dce6:	edc1 3a01 	vstr	s7, [r1, #4]
 800dcea:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800dcee:	ed86 5a00 	vstr	s10, [r6]
 800dcf2:	edc6 4a01 	vstr	s9, [r6, #4]
 800dcf6:	4419      	add	r1, r3
 800dcf8:	ed80 0a00 	vstr	s0, [r0]
 800dcfc:	441c      	add	r4, r3
 800dcfe:	edc0 2a01 	vstr	s5, [r0, #4]
 800dd02:	441e      	add	r6, r3
 800dd04:	ed85 3a00 	vstr	s6, [r5]
 800dd08:	4418      	add	r0, r3
 800dd0a:	ed85 7a01 	vstr	s14, [r5, #4]
 800dd0e:	441d      	add	r5, r3
 800dd10:	f63f aee8 	bhi.w	800dae4 <arm_radix8_butterfly_f32+0x300>
 800dd14:	990c      	ldr	r1, [sp, #48]	; 0x30
 800dd16:	9a04      	ldr	r2, [sp, #16]
 800dd18:	3108      	adds	r1, #8
 800dd1a:	3201      	adds	r2, #1
 800dd1c:	910c      	str	r1, [sp, #48]	; 0x30
 800dd1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd20:	9204      	str	r2, [sp, #16]
 800dd22:	3108      	adds	r1, #8
 800dd24:	910b      	str	r1, [sp, #44]	; 0x2c
 800dd26:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dd28:	3108      	adds	r1, #8
 800dd2a:	910a      	str	r1, [sp, #40]	; 0x28
 800dd2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd2e:	3108      	adds	r1, #8
 800dd30:	9109      	str	r1, [sp, #36]	; 0x24
 800dd32:	9908      	ldr	r1, [sp, #32]
 800dd34:	3108      	adds	r1, #8
 800dd36:	9108      	str	r1, [sp, #32]
 800dd38:	9907      	ldr	r1, [sp, #28]
 800dd3a:	3108      	adds	r1, #8
 800dd3c:	9107      	str	r1, [sp, #28]
 800dd3e:	9906      	ldr	r1, [sp, #24]
 800dd40:	3108      	adds	r1, #8
 800dd42:	9106      	str	r1, [sp, #24]
 800dd44:	9905      	ldr	r1, [sp, #20]
 800dd46:	3108      	adds	r1, #8
 800dd48:	9105      	str	r1, [sp, #20]
 800dd4a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dd4c:	4291      	cmp	r1, r2
 800dd4e:	f47f ae74 	bne.w	800da3a <arm_radix8_butterfly_f32+0x256>
 800dd52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd54:	468b      	mov	fp, r1
 800dd56:	00db      	lsls	r3, r3, #3
 800dd58:	b29b      	uxth	r3, r3
 800dd5a:	9310      	str	r3, [sp, #64]	; 0x40
 800dd5c:	e551      	b.n	800d802 <arm_radix8_butterfly_f32+0x1e>
 800dd5e:	b015      	add	sp, #84	; 0x54
 800dd60:	ecbd 8b10 	vpop	{d8-d15}
 800dd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dd68 <__errno>:
 800dd68:	4b01      	ldr	r3, [pc, #4]	; (800dd70 <__errno+0x8>)
 800dd6a:	6818      	ldr	r0, [r3, #0]
 800dd6c:	4770      	bx	lr
 800dd6e:	bf00      	nop
 800dd70:	2400040c 	.word	0x2400040c

0800dd74 <__libc_init_array>:
 800dd74:	b570      	push	{r4, r5, r6, lr}
 800dd76:	4d0d      	ldr	r5, [pc, #52]	; (800ddac <__libc_init_array+0x38>)
 800dd78:	4c0d      	ldr	r4, [pc, #52]	; (800ddb0 <__libc_init_array+0x3c>)
 800dd7a:	1b64      	subs	r4, r4, r5
 800dd7c:	10a4      	asrs	r4, r4, #2
 800dd7e:	2600      	movs	r6, #0
 800dd80:	42a6      	cmp	r6, r4
 800dd82:	d109      	bne.n	800dd98 <__libc_init_array+0x24>
 800dd84:	4d0b      	ldr	r5, [pc, #44]	; (800ddb4 <__libc_init_array+0x40>)
 800dd86:	4c0c      	ldr	r4, [pc, #48]	; (800ddb8 <__libc_init_array+0x44>)
 800dd88:	f003 ff84 	bl	8011c94 <_init>
 800dd8c:	1b64      	subs	r4, r4, r5
 800dd8e:	10a4      	asrs	r4, r4, #2
 800dd90:	2600      	movs	r6, #0
 800dd92:	42a6      	cmp	r6, r4
 800dd94:	d105      	bne.n	800dda2 <__libc_init_array+0x2e>
 800dd96:	bd70      	pop	{r4, r5, r6, pc}
 800dd98:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd9c:	4798      	blx	r3
 800dd9e:	3601      	adds	r6, #1
 800dda0:	e7ee      	b.n	800dd80 <__libc_init_array+0xc>
 800dda2:	f855 3b04 	ldr.w	r3, [r5], #4
 800dda6:	4798      	blx	r3
 800dda8:	3601      	adds	r6, #1
 800ddaa:	e7f2      	b.n	800dd92 <__libc_init_array+0x1e>
 800ddac:	0801c3d0 	.word	0x0801c3d0
 800ddb0:	0801c3d0 	.word	0x0801c3d0
 800ddb4:	0801c3d0 	.word	0x0801c3d0
 800ddb8:	0801c3d4 	.word	0x0801c3d4

0800ddbc <memcpy>:
 800ddbc:	440a      	add	r2, r1
 800ddbe:	4291      	cmp	r1, r2
 800ddc0:	f100 33ff 	add.w	r3, r0, #4294967295
 800ddc4:	d100      	bne.n	800ddc8 <memcpy+0xc>
 800ddc6:	4770      	bx	lr
 800ddc8:	b510      	push	{r4, lr}
 800ddca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddd2:	4291      	cmp	r1, r2
 800ddd4:	d1f9      	bne.n	800ddca <memcpy+0xe>
 800ddd6:	bd10      	pop	{r4, pc}

0800ddd8 <memset>:
 800ddd8:	4402      	add	r2, r0
 800ddda:	4603      	mov	r3, r0
 800dddc:	4293      	cmp	r3, r2
 800ddde:	d100      	bne.n	800dde2 <memset+0xa>
 800dde0:	4770      	bx	lr
 800dde2:	f803 1b01 	strb.w	r1, [r3], #1
 800dde6:	e7f9      	b.n	800dddc <memset+0x4>

0800dde8 <__cvt>:
 800dde8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ddea:	ed2d 8b02 	vpush	{d8}
 800ddee:	eeb0 8b40 	vmov.f64	d8, d0
 800ddf2:	b085      	sub	sp, #20
 800ddf4:	4617      	mov	r7, r2
 800ddf6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ddf8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ddfa:	ee18 2a90 	vmov	r2, s17
 800ddfe:	f025 0520 	bic.w	r5, r5, #32
 800de02:	2a00      	cmp	r2, #0
 800de04:	bfb6      	itet	lt
 800de06:	222d      	movlt	r2, #45	; 0x2d
 800de08:	2200      	movge	r2, #0
 800de0a:	eeb1 8b40 	vneglt.f64	d8, d0
 800de0e:	2d46      	cmp	r5, #70	; 0x46
 800de10:	460c      	mov	r4, r1
 800de12:	701a      	strb	r2, [r3, #0]
 800de14:	d004      	beq.n	800de20 <__cvt+0x38>
 800de16:	2d45      	cmp	r5, #69	; 0x45
 800de18:	d100      	bne.n	800de1c <__cvt+0x34>
 800de1a:	3401      	adds	r4, #1
 800de1c:	2102      	movs	r1, #2
 800de1e:	e000      	b.n	800de22 <__cvt+0x3a>
 800de20:	2103      	movs	r1, #3
 800de22:	ab03      	add	r3, sp, #12
 800de24:	9301      	str	r3, [sp, #4]
 800de26:	ab02      	add	r3, sp, #8
 800de28:	9300      	str	r3, [sp, #0]
 800de2a:	4622      	mov	r2, r4
 800de2c:	4633      	mov	r3, r6
 800de2e:	eeb0 0b48 	vmov.f64	d0, d8
 800de32:	f000 fcd1 	bl	800e7d8 <_dtoa_r>
 800de36:	2d47      	cmp	r5, #71	; 0x47
 800de38:	d109      	bne.n	800de4e <__cvt+0x66>
 800de3a:	07fb      	lsls	r3, r7, #31
 800de3c:	d407      	bmi.n	800de4e <__cvt+0x66>
 800de3e:	9b03      	ldr	r3, [sp, #12]
 800de40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de42:	1a1b      	subs	r3, r3, r0
 800de44:	6013      	str	r3, [r2, #0]
 800de46:	b005      	add	sp, #20
 800de48:	ecbd 8b02 	vpop	{d8}
 800de4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de4e:	2d46      	cmp	r5, #70	; 0x46
 800de50:	eb00 0204 	add.w	r2, r0, r4
 800de54:	d10c      	bne.n	800de70 <__cvt+0x88>
 800de56:	7803      	ldrb	r3, [r0, #0]
 800de58:	2b30      	cmp	r3, #48	; 0x30
 800de5a:	d107      	bne.n	800de6c <__cvt+0x84>
 800de5c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800de60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de64:	bf1c      	itt	ne
 800de66:	f1c4 0401 	rsbne	r4, r4, #1
 800de6a:	6034      	strne	r4, [r6, #0]
 800de6c:	6833      	ldr	r3, [r6, #0]
 800de6e:	441a      	add	r2, r3
 800de70:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800de74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de78:	bf08      	it	eq
 800de7a:	9203      	streq	r2, [sp, #12]
 800de7c:	2130      	movs	r1, #48	; 0x30
 800de7e:	9b03      	ldr	r3, [sp, #12]
 800de80:	4293      	cmp	r3, r2
 800de82:	d2dc      	bcs.n	800de3e <__cvt+0x56>
 800de84:	1c5c      	adds	r4, r3, #1
 800de86:	9403      	str	r4, [sp, #12]
 800de88:	7019      	strb	r1, [r3, #0]
 800de8a:	e7f8      	b.n	800de7e <__cvt+0x96>

0800de8c <__exponent>:
 800de8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de8e:	4603      	mov	r3, r0
 800de90:	2900      	cmp	r1, #0
 800de92:	bfb8      	it	lt
 800de94:	4249      	neglt	r1, r1
 800de96:	f803 2b02 	strb.w	r2, [r3], #2
 800de9a:	bfb4      	ite	lt
 800de9c:	222d      	movlt	r2, #45	; 0x2d
 800de9e:	222b      	movge	r2, #43	; 0x2b
 800dea0:	2909      	cmp	r1, #9
 800dea2:	7042      	strb	r2, [r0, #1]
 800dea4:	dd2a      	ble.n	800defc <__exponent+0x70>
 800dea6:	f10d 0407 	add.w	r4, sp, #7
 800deaa:	46a4      	mov	ip, r4
 800deac:	270a      	movs	r7, #10
 800deae:	46a6      	mov	lr, r4
 800deb0:	460a      	mov	r2, r1
 800deb2:	fb91 f6f7 	sdiv	r6, r1, r7
 800deb6:	fb07 1516 	mls	r5, r7, r6, r1
 800deba:	3530      	adds	r5, #48	; 0x30
 800debc:	2a63      	cmp	r2, #99	; 0x63
 800debe:	f104 34ff 	add.w	r4, r4, #4294967295
 800dec2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dec6:	4631      	mov	r1, r6
 800dec8:	dcf1      	bgt.n	800deae <__exponent+0x22>
 800deca:	3130      	adds	r1, #48	; 0x30
 800decc:	f1ae 0502 	sub.w	r5, lr, #2
 800ded0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ded4:	1c44      	adds	r4, r0, #1
 800ded6:	4629      	mov	r1, r5
 800ded8:	4561      	cmp	r1, ip
 800deda:	d30a      	bcc.n	800def2 <__exponent+0x66>
 800dedc:	f10d 0209 	add.w	r2, sp, #9
 800dee0:	eba2 020e 	sub.w	r2, r2, lr
 800dee4:	4565      	cmp	r5, ip
 800dee6:	bf88      	it	hi
 800dee8:	2200      	movhi	r2, #0
 800deea:	4413      	add	r3, r2
 800deec:	1a18      	subs	r0, r3, r0
 800deee:	b003      	add	sp, #12
 800def0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800def2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800def6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800defa:	e7ed      	b.n	800ded8 <__exponent+0x4c>
 800defc:	2330      	movs	r3, #48	; 0x30
 800defe:	3130      	adds	r1, #48	; 0x30
 800df00:	7083      	strb	r3, [r0, #2]
 800df02:	70c1      	strb	r1, [r0, #3]
 800df04:	1d03      	adds	r3, r0, #4
 800df06:	e7f1      	b.n	800deec <__exponent+0x60>

0800df08 <_printf_float>:
 800df08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df0c:	b08b      	sub	sp, #44	; 0x2c
 800df0e:	460c      	mov	r4, r1
 800df10:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800df14:	4616      	mov	r6, r2
 800df16:	461f      	mov	r7, r3
 800df18:	4605      	mov	r5, r0
 800df1a:	f001 f9df 	bl	800f2dc <_localeconv_r>
 800df1e:	f8d0 b000 	ldr.w	fp, [r0]
 800df22:	4658      	mov	r0, fp
 800df24:	f7f2 f9dc 	bl	80002e0 <strlen>
 800df28:	2300      	movs	r3, #0
 800df2a:	9308      	str	r3, [sp, #32]
 800df2c:	f8d8 3000 	ldr.w	r3, [r8]
 800df30:	f894 9018 	ldrb.w	r9, [r4, #24]
 800df34:	6822      	ldr	r2, [r4, #0]
 800df36:	3307      	adds	r3, #7
 800df38:	f023 0307 	bic.w	r3, r3, #7
 800df3c:	f103 0108 	add.w	r1, r3, #8
 800df40:	f8c8 1000 	str.w	r1, [r8]
 800df44:	4682      	mov	sl, r0
 800df46:	e9d3 0100 	ldrd	r0, r1, [r3]
 800df4a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800df4e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800e1b0 <_printf_float+0x2a8>
 800df52:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800df56:	eeb0 6bc0 	vabs.f64	d6, d0
 800df5a:	eeb4 6b47 	vcmp.f64	d6, d7
 800df5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df62:	dd24      	ble.n	800dfae <_printf_float+0xa6>
 800df64:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800df68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df6c:	d502      	bpl.n	800df74 <_printf_float+0x6c>
 800df6e:	232d      	movs	r3, #45	; 0x2d
 800df70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df74:	4b90      	ldr	r3, [pc, #576]	; (800e1b8 <_printf_float+0x2b0>)
 800df76:	4891      	ldr	r0, [pc, #580]	; (800e1bc <_printf_float+0x2b4>)
 800df78:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800df7c:	bf94      	ite	ls
 800df7e:	4698      	movls	r8, r3
 800df80:	4680      	movhi	r8, r0
 800df82:	2303      	movs	r3, #3
 800df84:	6123      	str	r3, [r4, #16]
 800df86:	f022 0204 	bic.w	r2, r2, #4
 800df8a:	2300      	movs	r3, #0
 800df8c:	6022      	str	r2, [r4, #0]
 800df8e:	9304      	str	r3, [sp, #16]
 800df90:	9700      	str	r7, [sp, #0]
 800df92:	4633      	mov	r3, r6
 800df94:	aa09      	add	r2, sp, #36	; 0x24
 800df96:	4621      	mov	r1, r4
 800df98:	4628      	mov	r0, r5
 800df9a:	f000 f9d3 	bl	800e344 <_printf_common>
 800df9e:	3001      	adds	r0, #1
 800dfa0:	f040 808a 	bne.w	800e0b8 <_printf_float+0x1b0>
 800dfa4:	f04f 30ff 	mov.w	r0, #4294967295
 800dfa8:	b00b      	add	sp, #44	; 0x2c
 800dfaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfae:	eeb4 0b40 	vcmp.f64	d0, d0
 800dfb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfb6:	d709      	bvc.n	800dfcc <_printf_float+0xc4>
 800dfb8:	ee10 3a90 	vmov	r3, s1
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	bfbc      	itt	lt
 800dfc0:	232d      	movlt	r3, #45	; 0x2d
 800dfc2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dfc6:	487e      	ldr	r0, [pc, #504]	; (800e1c0 <_printf_float+0x2b8>)
 800dfc8:	4b7e      	ldr	r3, [pc, #504]	; (800e1c4 <_printf_float+0x2bc>)
 800dfca:	e7d5      	b.n	800df78 <_printf_float+0x70>
 800dfcc:	6863      	ldr	r3, [r4, #4]
 800dfce:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800dfd2:	9104      	str	r1, [sp, #16]
 800dfd4:	1c59      	adds	r1, r3, #1
 800dfd6:	d13c      	bne.n	800e052 <_printf_float+0x14a>
 800dfd8:	2306      	movs	r3, #6
 800dfda:	6063      	str	r3, [r4, #4]
 800dfdc:	2300      	movs	r3, #0
 800dfde:	9303      	str	r3, [sp, #12]
 800dfe0:	ab08      	add	r3, sp, #32
 800dfe2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800dfe6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dfea:	ab07      	add	r3, sp, #28
 800dfec:	6861      	ldr	r1, [r4, #4]
 800dfee:	9300      	str	r3, [sp, #0]
 800dff0:	6022      	str	r2, [r4, #0]
 800dff2:	f10d 031b 	add.w	r3, sp, #27
 800dff6:	4628      	mov	r0, r5
 800dff8:	f7ff fef6 	bl	800dde8 <__cvt>
 800dffc:	9b04      	ldr	r3, [sp, #16]
 800dffe:	9907      	ldr	r1, [sp, #28]
 800e000:	2b47      	cmp	r3, #71	; 0x47
 800e002:	4680      	mov	r8, r0
 800e004:	d108      	bne.n	800e018 <_printf_float+0x110>
 800e006:	1cc8      	adds	r0, r1, #3
 800e008:	db02      	blt.n	800e010 <_printf_float+0x108>
 800e00a:	6863      	ldr	r3, [r4, #4]
 800e00c:	4299      	cmp	r1, r3
 800e00e:	dd41      	ble.n	800e094 <_printf_float+0x18c>
 800e010:	f1a9 0902 	sub.w	r9, r9, #2
 800e014:	fa5f f989 	uxtb.w	r9, r9
 800e018:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e01c:	d820      	bhi.n	800e060 <_printf_float+0x158>
 800e01e:	3901      	subs	r1, #1
 800e020:	464a      	mov	r2, r9
 800e022:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e026:	9107      	str	r1, [sp, #28]
 800e028:	f7ff ff30 	bl	800de8c <__exponent>
 800e02c:	9a08      	ldr	r2, [sp, #32]
 800e02e:	9004      	str	r0, [sp, #16]
 800e030:	1813      	adds	r3, r2, r0
 800e032:	2a01      	cmp	r2, #1
 800e034:	6123      	str	r3, [r4, #16]
 800e036:	dc02      	bgt.n	800e03e <_printf_float+0x136>
 800e038:	6822      	ldr	r2, [r4, #0]
 800e03a:	07d2      	lsls	r2, r2, #31
 800e03c:	d501      	bpl.n	800e042 <_printf_float+0x13a>
 800e03e:	3301      	adds	r3, #1
 800e040:	6123      	str	r3, [r4, #16]
 800e042:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d0a2      	beq.n	800df90 <_printf_float+0x88>
 800e04a:	232d      	movs	r3, #45	; 0x2d
 800e04c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e050:	e79e      	b.n	800df90 <_printf_float+0x88>
 800e052:	9904      	ldr	r1, [sp, #16]
 800e054:	2947      	cmp	r1, #71	; 0x47
 800e056:	d1c1      	bne.n	800dfdc <_printf_float+0xd4>
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d1bf      	bne.n	800dfdc <_printf_float+0xd4>
 800e05c:	2301      	movs	r3, #1
 800e05e:	e7bc      	b.n	800dfda <_printf_float+0xd2>
 800e060:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e064:	d118      	bne.n	800e098 <_printf_float+0x190>
 800e066:	2900      	cmp	r1, #0
 800e068:	6863      	ldr	r3, [r4, #4]
 800e06a:	dd0b      	ble.n	800e084 <_printf_float+0x17c>
 800e06c:	6121      	str	r1, [r4, #16]
 800e06e:	b913      	cbnz	r3, 800e076 <_printf_float+0x16e>
 800e070:	6822      	ldr	r2, [r4, #0]
 800e072:	07d0      	lsls	r0, r2, #31
 800e074:	d502      	bpl.n	800e07c <_printf_float+0x174>
 800e076:	3301      	adds	r3, #1
 800e078:	440b      	add	r3, r1
 800e07a:	6123      	str	r3, [r4, #16]
 800e07c:	2300      	movs	r3, #0
 800e07e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e080:	9304      	str	r3, [sp, #16]
 800e082:	e7de      	b.n	800e042 <_printf_float+0x13a>
 800e084:	b913      	cbnz	r3, 800e08c <_printf_float+0x184>
 800e086:	6822      	ldr	r2, [r4, #0]
 800e088:	07d2      	lsls	r2, r2, #31
 800e08a:	d501      	bpl.n	800e090 <_printf_float+0x188>
 800e08c:	3302      	adds	r3, #2
 800e08e:	e7f4      	b.n	800e07a <_printf_float+0x172>
 800e090:	2301      	movs	r3, #1
 800e092:	e7f2      	b.n	800e07a <_printf_float+0x172>
 800e094:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e098:	9b08      	ldr	r3, [sp, #32]
 800e09a:	4299      	cmp	r1, r3
 800e09c:	db05      	blt.n	800e0aa <_printf_float+0x1a2>
 800e09e:	6823      	ldr	r3, [r4, #0]
 800e0a0:	6121      	str	r1, [r4, #16]
 800e0a2:	07d8      	lsls	r0, r3, #31
 800e0a4:	d5ea      	bpl.n	800e07c <_printf_float+0x174>
 800e0a6:	1c4b      	adds	r3, r1, #1
 800e0a8:	e7e7      	b.n	800e07a <_printf_float+0x172>
 800e0aa:	2900      	cmp	r1, #0
 800e0ac:	bfd4      	ite	le
 800e0ae:	f1c1 0202 	rsble	r2, r1, #2
 800e0b2:	2201      	movgt	r2, #1
 800e0b4:	4413      	add	r3, r2
 800e0b6:	e7e0      	b.n	800e07a <_printf_float+0x172>
 800e0b8:	6823      	ldr	r3, [r4, #0]
 800e0ba:	055a      	lsls	r2, r3, #21
 800e0bc:	d407      	bmi.n	800e0ce <_printf_float+0x1c6>
 800e0be:	6923      	ldr	r3, [r4, #16]
 800e0c0:	4642      	mov	r2, r8
 800e0c2:	4631      	mov	r1, r6
 800e0c4:	4628      	mov	r0, r5
 800e0c6:	47b8      	blx	r7
 800e0c8:	3001      	adds	r0, #1
 800e0ca:	d12a      	bne.n	800e122 <_printf_float+0x21a>
 800e0cc:	e76a      	b.n	800dfa4 <_printf_float+0x9c>
 800e0ce:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e0d2:	f240 80e2 	bls.w	800e29a <_printf_float+0x392>
 800e0d6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e0da:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e0de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0e2:	d133      	bne.n	800e14c <_printf_float+0x244>
 800e0e4:	4a38      	ldr	r2, [pc, #224]	; (800e1c8 <_printf_float+0x2c0>)
 800e0e6:	2301      	movs	r3, #1
 800e0e8:	4631      	mov	r1, r6
 800e0ea:	4628      	mov	r0, r5
 800e0ec:	47b8      	blx	r7
 800e0ee:	3001      	adds	r0, #1
 800e0f0:	f43f af58 	beq.w	800dfa4 <_printf_float+0x9c>
 800e0f4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e0f8:	429a      	cmp	r2, r3
 800e0fa:	db02      	blt.n	800e102 <_printf_float+0x1fa>
 800e0fc:	6823      	ldr	r3, [r4, #0]
 800e0fe:	07d8      	lsls	r0, r3, #31
 800e100:	d50f      	bpl.n	800e122 <_printf_float+0x21a>
 800e102:	4653      	mov	r3, sl
 800e104:	465a      	mov	r2, fp
 800e106:	4631      	mov	r1, r6
 800e108:	4628      	mov	r0, r5
 800e10a:	47b8      	blx	r7
 800e10c:	3001      	adds	r0, #1
 800e10e:	f43f af49 	beq.w	800dfa4 <_printf_float+0x9c>
 800e112:	f04f 0800 	mov.w	r8, #0
 800e116:	f104 091a 	add.w	r9, r4, #26
 800e11a:	9b08      	ldr	r3, [sp, #32]
 800e11c:	3b01      	subs	r3, #1
 800e11e:	4543      	cmp	r3, r8
 800e120:	dc09      	bgt.n	800e136 <_printf_float+0x22e>
 800e122:	6823      	ldr	r3, [r4, #0]
 800e124:	079b      	lsls	r3, r3, #30
 800e126:	f100 8108 	bmi.w	800e33a <_printf_float+0x432>
 800e12a:	68e0      	ldr	r0, [r4, #12]
 800e12c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e12e:	4298      	cmp	r0, r3
 800e130:	bfb8      	it	lt
 800e132:	4618      	movlt	r0, r3
 800e134:	e738      	b.n	800dfa8 <_printf_float+0xa0>
 800e136:	2301      	movs	r3, #1
 800e138:	464a      	mov	r2, r9
 800e13a:	4631      	mov	r1, r6
 800e13c:	4628      	mov	r0, r5
 800e13e:	47b8      	blx	r7
 800e140:	3001      	adds	r0, #1
 800e142:	f43f af2f 	beq.w	800dfa4 <_printf_float+0x9c>
 800e146:	f108 0801 	add.w	r8, r8, #1
 800e14a:	e7e6      	b.n	800e11a <_printf_float+0x212>
 800e14c:	9b07      	ldr	r3, [sp, #28]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	dc3c      	bgt.n	800e1cc <_printf_float+0x2c4>
 800e152:	4a1d      	ldr	r2, [pc, #116]	; (800e1c8 <_printf_float+0x2c0>)
 800e154:	2301      	movs	r3, #1
 800e156:	4631      	mov	r1, r6
 800e158:	4628      	mov	r0, r5
 800e15a:	47b8      	blx	r7
 800e15c:	3001      	adds	r0, #1
 800e15e:	f43f af21 	beq.w	800dfa4 <_printf_float+0x9c>
 800e162:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e166:	4313      	orrs	r3, r2
 800e168:	d102      	bne.n	800e170 <_printf_float+0x268>
 800e16a:	6823      	ldr	r3, [r4, #0]
 800e16c:	07d9      	lsls	r1, r3, #31
 800e16e:	d5d8      	bpl.n	800e122 <_printf_float+0x21a>
 800e170:	4653      	mov	r3, sl
 800e172:	465a      	mov	r2, fp
 800e174:	4631      	mov	r1, r6
 800e176:	4628      	mov	r0, r5
 800e178:	47b8      	blx	r7
 800e17a:	3001      	adds	r0, #1
 800e17c:	f43f af12 	beq.w	800dfa4 <_printf_float+0x9c>
 800e180:	f04f 0900 	mov.w	r9, #0
 800e184:	f104 0a1a 	add.w	sl, r4, #26
 800e188:	9b07      	ldr	r3, [sp, #28]
 800e18a:	425b      	negs	r3, r3
 800e18c:	454b      	cmp	r3, r9
 800e18e:	dc01      	bgt.n	800e194 <_printf_float+0x28c>
 800e190:	9b08      	ldr	r3, [sp, #32]
 800e192:	e795      	b.n	800e0c0 <_printf_float+0x1b8>
 800e194:	2301      	movs	r3, #1
 800e196:	4652      	mov	r2, sl
 800e198:	4631      	mov	r1, r6
 800e19a:	4628      	mov	r0, r5
 800e19c:	47b8      	blx	r7
 800e19e:	3001      	adds	r0, #1
 800e1a0:	f43f af00 	beq.w	800dfa4 <_printf_float+0x9c>
 800e1a4:	f109 0901 	add.w	r9, r9, #1
 800e1a8:	e7ee      	b.n	800e188 <_printf_float+0x280>
 800e1aa:	bf00      	nop
 800e1ac:	f3af 8000 	nop.w
 800e1b0:	ffffffff 	.word	0xffffffff
 800e1b4:	7fefffff 	.word	0x7fefffff
 800e1b8:	0801ad0c 	.word	0x0801ad0c
 800e1bc:	0801ad10 	.word	0x0801ad10
 800e1c0:	0801ad18 	.word	0x0801ad18
 800e1c4:	0801ad14 	.word	0x0801ad14
 800e1c8:	0801ad1c 	.word	0x0801ad1c
 800e1cc:	9a08      	ldr	r2, [sp, #32]
 800e1ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e1d0:	429a      	cmp	r2, r3
 800e1d2:	bfa8      	it	ge
 800e1d4:	461a      	movge	r2, r3
 800e1d6:	2a00      	cmp	r2, #0
 800e1d8:	4691      	mov	r9, r2
 800e1da:	dc38      	bgt.n	800e24e <_printf_float+0x346>
 800e1dc:	2300      	movs	r3, #0
 800e1de:	9305      	str	r3, [sp, #20]
 800e1e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e1e4:	f104 021a 	add.w	r2, r4, #26
 800e1e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e1ea:	9905      	ldr	r1, [sp, #20]
 800e1ec:	9304      	str	r3, [sp, #16]
 800e1ee:	eba3 0309 	sub.w	r3, r3, r9
 800e1f2:	428b      	cmp	r3, r1
 800e1f4:	dc33      	bgt.n	800e25e <_printf_float+0x356>
 800e1f6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e1fa:	429a      	cmp	r2, r3
 800e1fc:	db3c      	blt.n	800e278 <_printf_float+0x370>
 800e1fe:	6823      	ldr	r3, [r4, #0]
 800e200:	07da      	lsls	r2, r3, #31
 800e202:	d439      	bmi.n	800e278 <_printf_float+0x370>
 800e204:	9a08      	ldr	r2, [sp, #32]
 800e206:	9b04      	ldr	r3, [sp, #16]
 800e208:	9907      	ldr	r1, [sp, #28]
 800e20a:	1ad3      	subs	r3, r2, r3
 800e20c:	eba2 0901 	sub.w	r9, r2, r1
 800e210:	4599      	cmp	r9, r3
 800e212:	bfa8      	it	ge
 800e214:	4699      	movge	r9, r3
 800e216:	f1b9 0f00 	cmp.w	r9, #0
 800e21a:	dc35      	bgt.n	800e288 <_printf_float+0x380>
 800e21c:	f04f 0800 	mov.w	r8, #0
 800e220:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e224:	f104 0a1a 	add.w	sl, r4, #26
 800e228:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e22c:	1a9b      	subs	r3, r3, r2
 800e22e:	eba3 0309 	sub.w	r3, r3, r9
 800e232:	4543      	cmp	r3, r8
 800e234:	f77f af75 	ble.w	800e122 <_printf_float+0x21a>
 800e238:	2301      	movs	r3, #1
 800e23a:	4652      	mov	r2, sl
 800e23c:	4631      	mov	r1, r6
 800e23e:	4628      	mov	r0, r5
 800e240:	47b8      	blx	r7
 800e242:	3001      	adds	r0, #1
 800e244:	f43f aeae 	beq.w	800dfa4 <_printf_float+0x9c>
 800e248:	f108 0801 	add.w	r8, r8, #1
 800e24c:	e7ec      	b.n	800e228 <_printf_float+0x320>
 800e24e:	4613      	mov	r3, r2
 800e250:	4631      	mov	r1, r6
 800e252:	4642      	mov	r2, r8
 800e254:	4628      	mov	r0, r5
 800e256:	47b8      	blx	r7
 800e258:	3001      	adds	r0, #1
 800e25a:	d1bf      	bne.n	800e1dc <_printf_float+0x2d4>
 800e25c:	e6a2      	b.n	800dfa4 <_printf_float+0x9c>
 800e25e:	2301      	movs	r3, #1
 800e260:	4631      	mov	r1, r6
 800e262:	4628      	mov	r0, r5
 800e264:	9204      	str	r2, [sp, #16]
 800e266:	47b8      	blx	r7
 800e268:	3001      	adds	r0, #1
 800e26a:	f43f ae9b 	beq.w	800dfa4 <_printf_float+0x9c>
 800e26e:	9b05      	ldr	r3, [sp, #20]
 800e270:	9a04      	ldr	r2, [sp, #16]
 800e272:	3301      	adds	r3, #1
 800e274:	9305      	str	r3, [sp, #20]
 800e276:	e7b7      	b.n	800e1e8 <_printf_float+0x2e0>
 800e278:	4653      	mov	r3, sl
 800e27a:	465a      	mov	r2, fp
 800e27c:	4631      	mov	r1, r6
 800e27e:	4628      	mov	r0, r5
 800e280:	47b8      	blx	r7
 800e282:	3001      	adds	r0, #1
 800e284:	d1be      	bne.n	800e204 <_printf_float+0x2fc>
 800e286:	e68d      	b.n	800dfa4 <_printf_float+0x9c>
 800e288:	9a04      	ldr	r2, [sp, #16]
 800e28a:	464b      	mov	r3, r9
 800e28c:	4442      	add	r2, r8
 800e28e:	4631      	mov	r1, r6
 800e290:	4628      	mov	r0, r5
 800e292:	47b8      	blx	r7
 800e294:	3001      	adds	r0, #1
 800e296:	d1c1      	bne.n	800e21c <_printf_float+0x314>
 800e298:	e684      	b.n	800dfa4 <_printf_float+0x9c>
 800e29a:	9a08      	ldr	r2, [sp, #32]
 800e29c:	2a01      	cmp	r2, #1
 800e29e:	dc01      	bgt.n	800e2a4 <_printf_float+0x39c>
 800e2a0:	07db      	lsls	r3, r3, #31
 800e2a2:	d537      	bpl.n	800e314 <_printf_float+0x40c>
 800e2a4:	2301      	movs	r3, #1
 800e2a6:	4642      	mov	r2, r8
 800e2a8:	4631      	mov	r1, r6
 800e2aa:	4628      	mov	r0, r5
 800e2ac:	47b8      	blx	r7
 800e2ae:	3001      	adds	r0, #1
 800e2b0:	f43f ae78 	beq.w	800dfa4 <_printf_float+0x9c>
 800e2b4:	4653      	mov	r3, sl
 800e2b6:	465a      	mov	r2, fp
 800e2b8:	4631      	mov	r1, r6
 800e2ba:	4628      	mov	r0, r5
 800e2bc:	47b8      	blx	r7
 800e2be:	3001      	adds	r0, #1
 800e2c0:	f43f ae70 	beq.w	800dfa4 <_printf_float+0x9c>
 800e2c4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e2c8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e2cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2d0:	d01b      	beq.n	800e30a <_printf_float+0x402>
 800e2d2:	9b08      	ldr	r3, [sp, #32]
 800e2d4:	f108 0201 	add.w	r2, r8, #1
 800e2d8:	3b01      	subs	r3, #1
 800e2da:	4631      	mov	r1, r6
 800e2dc:	4628      	mov	r0, r5
 800e2de:	47b8      	blx	r7
 800e2e0:	3001      	adds	r0, #1
 800e2e2:	d10e      	bne.n	800e302 <_printf_float+0x3fa>
 800e2e4:	e65e      	b.n	800dfa4 <_printf_float+0x9c>
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	464a      	mov	r2, r9
 800e2ea:	4631      	mov	r1, r6
 800e2ec:	4628      	mov	r0, r5
 800e2ee:	47b8      	blx	r7
 800e2f0:	3001      	adds	r0, #1
 800e2f2:	f43f ae57 	beq.w	800dfa4 <_printf_float+0x9c>
 800e2f6:	f108 0801 	add.w	r8, r8, #1
 800e2fa:	9b08      	ldr	r3, [sp, #32]
 800e2fc:	3b01      	subs	r3, #1
 800e2fe:	4543      	cmp	r3, r8
 800e300:	dcf1      	bgt.n	800e2e6 <_printf_float+0x3de>
 800e302:	9b04      	ldr	r3, [sp, #16]
 800e304:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e308:	e6db      	b.n	800e0c2 <_printf_float+0x1ba>
 800e30a:	f04f 0800 	mov.w	r8, #0
 800e30e:	f104 091a 	add.w	r9, r4, #26
 800e312:	e7f2      	b.n	800e2fa <_printf_float+0x3f2>
 800e314:	2301      	movs	r3, #1
 800e316:	4642      	mov	r2, r8
 800e318:	e7df      	b.n	800e2da <_printf_float+0x3d2>
 800e31a:	2301      	movs	r3, #1
 800e31c:	464a      	mov	r2, r9
 800e31e:	4631      	mov	r1, r6
 800e320:	4628      	mov	r0, r5
 800e322:	47b8      	blx	r7
 800e324:	3001      	adds	r0, #1
 800e326:	f43f ae3d 	beq.w	800dfa4 <_printf_float+0x9c>
 800e32a:	f108 0801 	add.w	r8, r8, #1
 800e32e:	68e3      	ldr	r3, [r4, #12]
 800e330:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e332:	1a5b      	subs	r3, r3, r1
 800e334:	4543      	cmp	r3, r8
 800e336:	dcf0      	bgt.n	800e31a <_printf_float+0x412>
 800e338:	e6f7      	b.n	800e12a <_printf_float+0x222>
 800e33a:	f04f 0800 	mov.w	r8, #0
 800e33e:	f104 0919 	add.w	r9, r4, #25
 800e342:	e7f4      	b.n	800e32e <_printf_float+0x426>

0800e344 <_printf_common>:
 800e344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e348:	4616      	mov	r6, r2
 800e34a:	4699      	mov	r9, r3
 800e34c:	688a      	ldr	r2, [r1, #8]
 800e34e:	690b      	ldr	r3, [r1, #16]
 800e350:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e354:	4293      	cmp	r3, r2
 800e356:	bfb8      	it	lt
 800e358:	4613      	movlt	r3, r2
 800e35a:	6033      	str	r3, [r6, #0]
 800e35c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e360:	4607      	mov	r7, r0
 800e362:	460c      	mov	r4, r1
 800e364:	b10a      	cbz	r2, 800e36a <_printf_common+0x26>
 800e366:	3301      	adds	r3, #1
 800e368:	6033      	str	r3, [r6, #0]
 800e36a:	6823      	ldr	r3, [r4, #0]
 800e36c:	0699      	lsls	r1, r3, #26
 800e36e:	bf42      	ittt	mi
 800e370:	6833      	ldrmi	r3, [r6, #0]
 800e372:	3302      	addmi	r3, #2
 800e374:	6033      	strmi	r3, [r6, #0]
 800e376:	6825      	ldr	r5, [r4, #0]
 800e378:	f015 0506 	ands.w	r5, r5, #6
 800e37c:	d106      	bne.n	800e38c <_printf_common+0x48>
 800e37e:	f104 0a19 	add.w	sl, r4, #25
 800e382:	68e3      	ldr	r3, [r4, #12]
 800e384:	6832      	ldr	r2, [r6, #0]
 800e386:	1a9b      	subs	r3, r3, r2
 800e388:	42ab      	cmp	r3, r5
 800e38a:	dc26      	bgt.n	800e3da <_printf_common+0x96>
 800e38c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e390:	1e13      	subs	r3, r2, #0
 800e392:	6822      	ldr	r2, [r4, #0]
 800e394:	bf18      	it	ne
 800e396:	2301      	movne	r3, #1
 800e398:	0692      	lsls	r2, r2, #26
 800e39a:	d42b      	bmi.n	800e3f4 <_printf_common+0xb0>
 800e39c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e3a0:	4649      	mov	r1, r9
 800e3a2:	4638      	mov	r0, r7
 800e3a4:	47c0      	blx	r8
 800e3a6:	3001      	adds	r0, #1
 800e3a8:	d01e      	beq.n	800e3e8 <_printf_common+0xa4>
 800e3aa:	6823      	ldr	r3, [r4, #0]
 800e3ac:	68e5      	ldr	r5, [r4, #12]
 800e3ae:	6832      	ldr	r2, [r6, #0]
 800e3b0:	f003 0306 	and.w	r3, r3, #6
 800e3b4:	2b04      	cmp	r3, #4
 800e3b6:	bf08      	it	eq
 800e3b8:	1aad      	subeq	r5, r5, r2
 800e3ba:	68a3      	ldr	r3, [r4, #8]
 800e3bc:	6922      	ldr	r2, [r4, #16]
 800e3be:	bf0c      	ite	eq
 800e3c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e3c4:	2500      	movne	r5, #0
 800e3c6:	4293      	cmp	r3, r2
 800e3c8:	bfc4      	itt	gt
 800e3ca:	1a9b      	subgt	r3, r3, r2
 800e3cc:	18ed      	addgt	r5, r5, r3
 800e3ce:	2600      	movs	r6, #0
 800e3d0:	341a      	adds	r4, #26
 800e3d2:	42b5      	cmp	r5, r6
 800e3d4:	d11a      	bne.n	800e40c <_printf_common+0xc8>
 800e3d6:	2000      	movs	r0, #0
 800e3d8:	e008      	b.n	800e3ec <_printf_common+0xa8>
 800e3da:	2301      	movs	r3, #1
 800e3dc:	4652      	mov	r2, sl
 800e3de:	4649      	mov	r1, r9
 800e3e0:	4638      	mov	r0, r7
 800e3e2:	47c0      	blx	r8
 800e3e4:	3001      	adds	r0, #1
 800e3e6:	d103      	bne.n	800e3f0 <_printf_common+0xac>
 800e3e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3f0:	3501      	adds	r5, #1
 800e3f2:	e7c6      	b.n	800e382 <_printf_common+0x3e>
 800e3f4:	18e1      	adds	r1, r4, r3
 800e3f6:	1c5a      	adds	r2, r3, #1
 800e3f8:	2030      	movs	r0, #48	; 0x30
 800e3fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e3fe:	4422      	add	r2, r4
 800e400:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e404:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e408:	3302      	adds	r3, #2
 800e40a:	e7c7      	b.n	800e39c <_printf_common+0x58>
 800e40c:	2301      	movs	r3, #1
 800e40e:	4622      	mov	r2, r4
 800e410:	4649      	mov	r1, r9
 800e412:	4638      	mov	r0, r7
 800e414:	47c0      	blx	r8
 800e416:	3001      	adds	r0, #1
 800e418:	d0e6      	beq.n	800e3e8 <_printf_common+0xa4>
 800e41a:	3601      	adds	r6, #1
 800e41c:	e7d9      	b.n	800e3d2 <_printf_common+0x8e>
	...

0800e420 <_printf_i>:
 800e420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e424:	460c      	mov	r4, r1
 800e426:	4691      	mov	r9, r2
 800e428:	7e27      	ldrb	r7, [r4, #24]
 800e42a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e42c:	2f78      	cmp	r7, #120	; 0x78
 800e42e:	4680      	mov	r8, r0
 800e430:	469a      	mov	sl, r3
 800e432:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e436:	d807      	bhi.n	800e448 <_printf_i+0x28>
 800e438:	2f62      	cmp	r7, #98	; 0x62
 800e43a:	d80a      	bhi.n	800e452 <_printf_i+0x32>
 800e43c:	2f00      	cmp	r7, #0
 800e43e:	f000 80d8 	beq.w	800e5f2 <_printf_i+0x1d2>
 800e442:	2f58      	cmp	r7, #88	; 0x58
 800e444:	f000 80a3 	beq.w	800e58e <_printf_i+0x16e>
 800e448:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e44c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e450:	e03a      	b.n	800e4c8 <_printf_i+0xa8>
 800e452:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e456:	2b15      	cmp	r3, #21
 800e458:	d8f6      	bhi.n	800e448 <_printf_i+0x28>
 800e45a:	a001      	add	r0, pc, #4	; (adr r0, 800e460 <_printf_i+0x40>)
 800e45c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e460:	0800e4b9 	.word	0x0800e4b9
 800e464:	0800e4cd 	.word	0x0800e4cd
 800e468:	0800e449 	.word	0x0800e449
 800e46c:	0800e449 	.word	0x0800e449
 800e470:	0800e449 	.word	0x0800e449
 800e474:	0800e449 	.word	0x0800e449
 800e478:	0800e4cd 	.word	0x0800e4cd
 800e47c:	0800e449 	.word	0x0800e449
 800e480:	0800e449 	.word	0x0800e449
 800e484:	0800e449 	.word	0x0800e449
 800e488:	0800e449 	.word	0x0800e449
 800e48c:	0800e5d9 	.word	0x0800e5d9
 800e490:	0800e4fd 	.word	0x0800e4fd
 800e494:	0800e5bb 	.word	0x0800e5bb
 800e498:	0800e449 	.word	0x0800e449
 800e49c:	0800e449 	.word	0x0800e449
 800e4a0:	0800e5fb 	.word	0x0800e5fb
 800e4a4:	0800e449 	.word	0x0800e449
 800e4a8:	0800e4fd 	.word	0x0800e4fd
 800e4ac:	0800e449 	.word	0x0800e449
 800e4b0:	0800e449 	.word	0x0800e449
 800e4b4:	0800e5c3 	.word	0x0800e5c3
 800e4b8:	680b      	ldr	r3, [r1, #0]
 800e4ba:	1d1a      	adds	r2, r3, #4
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	600a      	str	r2, [r1, #0]
 800e4c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e4c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e4c8:	2301      	movs	r3, #1
 800e4ca:	e0a3      	b.n	800e614 <_printf_i+0x1f4>
 800e4cc:	6825      	ldr	r5, [r4, #0]
 800e4ce:	6808      	ldr	r0, [r1, #0]
 800e4d0:	062e      	lsls	r6, r5, #24
 800e4d2:	f100 0304 	add.w	r3, r0, #4
 800e4d6:	d50a      	bpl.n	800e4ee <_printf_i+0xce>
 800e4d8:	6805      	ldr	r5, [r0, #0]
 800e4da:	600b      	str	r3, [r1, #0]
 800e4dc:	2d00      	cmp	r5, #0
 800e4de:	da03      	bge.n	800e4e8 <_printf_i+0xc8>
 800e4e0:	232d      	movs	r3, #45	; 0x2d
 800e4e2:	426d      	negs	r5, r5
 800e4e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e4e8:	485e      	ldr	r0, [pc, #376]	; (800e664 <_printf_i+0x244>)
 800e4ea:	230a      	movs	r3, #10
 800e4ec:	e019      	b.n	800e522 <_printf_i+0x102>
 800e4ee:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e4f2:	6805      	ldr	r5, [r0, #0]
 800e4f4:	600b      	str	r3, [r1, #0]
 800e4f6:	bf18      	it	ne
 800e4f8:	b22d      	sxthne	r5, r5
 800e4fa:	e7ef      	b.n	800e4dc <_printf_i+0xbc>
 800e4fc:	680b      	ldr	r3, [r1, #0]
 800e4fe:	6825      	ldr	r5, [r4, #0]
 800e500:	1d18      	adds	r0, r3, #4
 800e502:	6008      	str	r0, [r1, #0]
 800e504:	0628      	lsls	r0, r5, #24
 800e506:	d501      	bpl.n	800e50c <_printf_i+0xec>
 800e508:	681d      	ldr	r5, [r3, #0]
 800e50a:	e002      	b.n	800e512 <_printf_i+0xf2>
 800e50c:	0669      	lsls	r1, r5, #25
 800e50e:	d5fb      	bpl.n	800e508 <_printf_i+0xe8>
 800e510:	881d      	ldrh	r5, [r3, #0]
 800e512:	4854      	ldr	r0, [pc, #336]	; (800e664 <_printf_i+0x244>)
 800e514:	2f6f      	cmp	r7, #111	; 0x6f
 800e516:	bf0c      	ite	eq
 800e518:	2308      	moveq	r3, #8
 800e51a:	230a      	movne	r3, #10
 800e51c:	2100      	movs	r1, #0
 800e51e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e522:	6866      	ldr	r6, [r4, #4]
 800e524:	60a6      	str	r6, [r4, #8]
 800e526:	2e00      	cmp	r6, #0
 800e528:	bfa2      	ittt	ge
 800e52a:	6821      	ldrge	r1, [r4, #0]
 800e52c:	f021 0104 	bicge.w	r1, r1, #4
 800e530:	6021      	strge	r1, [r4, #0]
 800e532:	b90d      	cbnz	r5, 800e538 <_printf_i+0x118>
 800e534:	2e00      	cmp	r6, #0
 800e536:	d04d      	beq.n	800e5d4 <_printf_i+0x1b4>
 800e538:	4616      	mov	r6, r2
 800e53a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e53e:	fb03 5711 	mls	r7, r3, r1, r5
 800e542:	5dc7      	ldrb	r7, [r0, r7]
 800e544:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e548:	462f      	mov	r7, r5
 800e54a:	42bb      	cmp	r3, r7
 800e54c:	460d      	mov	r5, r1
 800e54e:	d9f4      	bls.n	800e53a <_printf_i+0x11a>
 800e550:	2b08      	cmp	r3, #8
 800e552:	d10b      	bne.n	800e56c <_printf_i+0x14c>
 800e554:	6823      	ldr	r3, [r4, #0]
 800e556:	07df      	lsls	r7, r3, #31
 800e558:	d508      	bpl.n	800e56c <_printf_i+0x14c>
 800e55a:	6923      	ldr	r3, [r4, #16]
 800e55c:	6861      	ldr	r1, [r4, #4]
 800e55e:	4299      	cmp	r1, r3
 800e560:	bfde      	ittt	le
 800e562:	2330      	movle	r3, #48	; 0x30
 800e564:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e568:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e56c:	1b92      	subs	r2, r2, r6
 800e56e:	6122      	str	r2, [r4, #16]
 800e570:	f8cd a000 	str.w	sl, [sp]
 800e574:	464b      	mov	r3, r9
 800e576:	aa03      	add	r2, sp, #12
 800e578:	4621      	mov	r1, r4
 800e57a:	4640      	mov	r0, r8
 800e57c:	f7ff fee2 	bl	800e344 <_printf_common>
 800e580:	3001      	adds	r0, #1
 800e582:	d14c      	bne.n	800e61e <_printf_i+0x1fe>
 800e584:	f04f 30ff 	mov.w	r0, #4294967295
 800e588:	b004      	add	sp, #16
 800e58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e58e:	4835      	ldr	r0, [pc, #212]	; (800e664 <_printf_i+0x244>)
 800e590:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e594:	6823      	ldr	r3, [r4, #0]
 800e596:	680e      	ldr	r6, [r1, #0]
 800e598:	061f      	lsls	r7, r3, #24
 800e59a:	f856 5b04 	ldr.w	r5, [r6], #4
 800e59e:	600e      	str	r6, [r1, #0]
 800e5a0:	d514      	bpl.n	800e5cc <_printf_i+0x1ac>
 800e5a2:	07d9      	lsls	r1, r3, #31
 800e5a4:	bf44      	itt	mi
 800e5a6:	f043 0320 	orrmi.w	r3, r3, #32
 800e5aa:	6023      	strmi	r3, [r4, #0]
 800e5ac:	b91d      	cbnz	r5, 800e5b6 <_printf_i+0x196>
 800e5ae:	6823      	ldr	r3, [r4, #0]
 800e5b0:	f023 0320 	bic.w	r3, r3, #32
 800e5b4:	6023      	str	r3, [r4, #0]
 800e5b6:	2310      	movs	r3, #16
 800e5b8:	e7b0      	b.n	800e51c <_printf_i+0xfc>
 800e5ba:	6823      	ldr	r3, [r4, #0]
 800e5bc:	f043 0320 	orr.w	r3, r3, #32
 800e5c0:	6023      	str	r3, [r4, #0]
 800e5c2:	2378      	movs	r3, #120	; 0x78
 800e5c4:	4828      	ldr	r0, [pc, #160]	; (800e668 <_printf_i+0x248>)
 800e5c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e5ca:	e7e3      	b.n	800e594 <_printf_i+0x174>
 800e5cc:	065e      	lsls	r6, r3, #25
 800e5ce:	bf48      	it	mi
 800e5d0:	b2ad      	uxthmi	r5, r5
 800e5d2:	e7e6      	b.n	800e5a2 <_printf_i+0x182>
 800e5d4:	4616      	mov	r6, r2
 800e5d6:	e7bb      	b.n	800e550 <_printf_i+0x130>
 800e5d8:	680b      	ldr	r3, [r1, #0]
 800e5da:	6826      	ldr	r6, [r4, #0]
 800e5dc:	6960      	ldr	r0, [r4, #20]
 800e5de:	1d1d      	adds	r5, r3, #4
 800e5e0:	600d      	str	r5, [r1, #0]
 800e5e2:	0635      	lsls	r5, r6, #24
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	d501      	bpl.n	800e5ec <_printf_i+0x1cc>
 800e5e8:	6018      	str	r0, [r3, #0]
 800e5ea:	e002      	b.n	800e5f2 <_printf_i+0x1d2>
 800e5ec:	0671      	lsls	r1, r6, #25
 800e5ee:	d5fb      	bpl.n	800e5e8 <_printf_i+0x1c8>
 800e5f0:	8018      	strh	r0, [r3, #0]
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	6123      	str	r3, [r4, #16]
 800e5f6:	4616      	mov	r6, r2
 800e5f8:	e7ba      	b.n	800e570 <_printf_i+0x150>
 800e5fa:	680b      	ldr	r3, [r1, #0]
 800e5fc:	1d1a      	adds	r2, r3, #4
 800e5fe:	600a      	str	r2, [r1, #0]
 800e600:	681e      	ldr	r6, [r3, #0]
 800e602:	6862      	ldr	r2, [r4, #4]
 800e604:	2100      	movs	r1, #0
 800e606:	4630      	mov	r0, r6
 800e608:	f7f1 fe72 	bl	80002f0 <memchr>
 800e60c:	b108      	cbz	r0, 800e612 <_printf_i+0x1f2>
 800e60e:	1b80      	subs	r0, r0, r6
 800e610:	6060      	str	r0, [r4, #4]
 800e612:	6863      	ldr	r3, [r4, #4]
 800e614:	6123      	str	r3, [r4, #16]
 800e616:	2300      	movs	r3, #0
 800e618:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e61c:	e7a8      	b.n	800e570 <_printf_i+0x150>
 800e61e:	6923      	ldr	r3, [r4, #16]
 800e620:	4632      	mov	r2, r6
 800e622:	4649      	mov	r1, r9
 800e624:	4640      	mov	r0, r8
 800e626:	47d0      	blx	sl
 800e628:	3001      	adds	r0, #1
 800e62a:	d0ab      	beq.n	800e584 <_printf_i+0x164>
 800e62c:	6823      	ldr	r3, [r4, #0]
 800e62e:	079b      	lsls	r3, r3, #30
 800e630:	d413      	bmi.n	800e65a <_printf_i+0x23a>
 800e632:	68e0      	ldr	r0, [r4, #12]
 800e634:	9b03      	ldr	r3, [sp, #12]
 800e636:	4298      	cmp	r0, r3
 800e638:	bfb8      	it	lt
 800e63a:	4618      	movlt	r0, r3
 800e63c:	e7a4      	b.n	800e588 <_printf_i+0x168>
 800e63e:	2301      	movs	r3, #1
 800e640:	4632      	mov	r2, r6
 800e642:	4649      	mov	r1, r9
 800e644:	4640      	mov	r0, r8
 800e646:	47d0      	blx	sl
 800e648:	3001      	adds	r0, #1
 800e64a:	d09b      	beq.n	800e584 <_printf_i+0x164>
 800e64c:	3501      	adds	r5, #1
 800e64e:	68e3      	ldr	r3, [r4, #12]
 800e650:	9903      	ldr	r1, [sp, #12]
 800e652:	1a5b      	subs	r3, r3, r1
 800e654:	42ab      	cmp	r3, r5
 800e656:	dcf2      	bgt.n	800e63e <_printf_i+0x21e>
 800e658:	e7eb      	b.n	800e632 <_printf_i+0x212>
 800e65a:	2500      	movs	r5, #0
 800e65c:	f104 0619 	add.w	r6, r4, #25
 800e660:	e7f5      	b.n	800e64e <_printf_i+0x22e>
 800e662:	bf00      	nop
 800e664:	0801ad1e 	.word	0x0801ad1e
 800e668:	0801ad2f 	.word	0x0801ad2f

0800e66c <siprintf>:
 800e66c:	b40e      	push	{r1, r2, r3}
 800e66e:	b500      	push	{lr}
 800e670:	b09c      	sub	sp, #112	; 0x70
 800e672:	ab1d      	add	r3, sp, #116	; 0x74
 800e674:	9002      	str	r0, [sp, #8]
 800e676:	9006      	str	r0, [sp, #24]
 800e678:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e67c:	4809      	ldr	r0, [pc, #36]	; (800e6a4 <siprintf+0x38>)
 800e67e:	9107      	str	r1, [sp, #28]
 800e680:	9104      	str	r1, [sp, #16]
 800e682:	4909      	ldr	r1, [pc, #36]	; (800e6a8 <siprintf+0x3c>)
 800e684:	f853 2b04 	ldr.w	r2, [r3], #4
 800e688:	9105      	str	r1, [sp, #20]
 800e68a:	6800      	ldr	r0, [r0, #0]
 800e68c:	9301      	str	r3, [sp, #4]
 800e68e:	a902      	add	r1, sp, #8
 800e690:	f001 fac4 	bl	800fc1c <_svfiprintf_r>
 800e694:	9b02      	ldr	r3, [sp, #8]
 800e696:	2200      	movs	r2, #0
 800e698:	701a      	strb	r2, [r3, #0]
 800e69a:	b01c      	add	sp, #112	; 0x70
 800e69c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6a0:	b003      	add	sp, #12
 800e6a2:	4770      	bx	lr
 800e6a4:	2400040c 	.word	0x2400040c
 800e6a8:	ffff0208 	.word	0xffff0208

0800e6ac <strcpy>:
 800e6ac:	4603      	mov	r3, r0
 800e6ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6b2:	f803 2b01 	strb.w	r2, [r3], #1
 800e6b6:	2a00      	cmp	r2, #0
 800e6b8:	d1f9      	bne.n	800e6ae <strcpy+0x2>
 800e6ba:	4770      	bx	lr

0800e6bc <quorem>:
 800e6bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6c0:	6903      	ldr	r3, [r0, #16]
 800e6c2:	690c      	ldr	r4, [r1, #16]
 800e6c4:	42a3      	cmp	r3, r4
 800e6c6:	4607      	mov	r7, r0
 800e6c8:	f2c0 8081 	blt.w	800e7ce <quorem+0x112>
 800e6cc:	3c01      	subs	r4, #1
 800e6ce:	f101 0814 	add.w	r8, r1, #20
 800e6d2:	f100 0514 	add.w	r5, r0, #20
 800e6d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e6da:	9301      	str	r3, [sp, #4]
 800e6dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e6e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e6e4:	3301      	adds	r3, #1
 800e6e6:	429a      	cmp	r2, r3
 800e6e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e6ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e6f0:	fbb2 f6f3 	udiv	r6, r2, r3
 800e6f4:	d331      	bcc.n	800e75a <quorem+0x9e>
 800e6f6:	f04f 0e00 	mov.w	lr, #0
 800e6fa:	4640      	mov	r0, r8
 800e6fc:	46ac      	mov	ip, r5
 800e6fe:	46f2      	mov	sl, lr
 800e700:	f850 2b04 	ldr.w	r2, [r0], #4
 800e704:	b293      	uxth	r3, r2
 800e706:	fb06 e303 	mla	r3, r6, r3, lr
 800e70a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e70e:	b29b      	uxth	r3, r3
 800e710:	ebaa 0303 	sub.w	r3, sl, r3
 800e714:	0c12      	lsrs	r2, r2, #16
 800e716:	f8dc a000 	ldr.w	sl, [ip]
 800e71a:	fb06 e202 	mla	r2, r6, r2, lr
 800e71e:	fa13 f38a 	uxtah	r3, r3, sl
 800e722:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e726:	fa1f fa82 	uxth.w	sl, r2
 800e72a:	f8dc 2000 	ldr.w	r2, [ip]
 800e72e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800e732:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e736:	b29b      	uxth	r3, r3
 800e738:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e73c:	4581      	cmp	r9, r0
 800e73e:	f84c 3b04 	str.w	r3, [ip], #4
 800e742:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e746:	d2db      	bcs.n	800e700 <quorem+0x44>
 800e748:	f855 300b 	ldr.w	r3, [r5, fp]
 800e74c:	b92b      	cbnz	r3, 800e75a <quorem+0x9e>
 800e74e:	9b01      	ldr	r3, [sp, #4]
 800e750:	3b04      	subs	r3, #4
 800e752:	429d      	cmp	r5, r3
 800e754:	461a      	mov	r2, r3
 800e756:	d32e      	bcc.n	800e7b6 <quorem+0xfa>
 800e758:	613c      	str	r4, [r7, #16]
 800e75a:	4638      	mov	r0, r7
 800e75c:	f001 f848 	bl	800f7f0 <__mcmp>
 800e760:	2800      	cmp	r0, #0
 800e762:	db24      	blt.n	800e7ae <quorem+0xf2>
 800e764:	3601      	adds	r6, #1
 800e766:	4628      	mov	r0, r5
 800e768:	f04f 0c00 	mov.w	ip, #0
 800e76c:	f858 2b04 	ldr.w	r2, [r8], #4
 800e770:	f8d0 e000 	ldr.w	lr, [r0]
 800e774:	b293      	uxth	r3, r2
 800e776:	ebac 0303 	sub.w	r3, ip, r3
 800e77a:	0c12      	lsrs	r2, r2, #16
 800e77c:	fa13 f38e 	uxtah	r3, r3, lr
 800e780:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e784:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e788:	b29b      	uxth	r3, r3
 800e78a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e78e:	45c1      	cmp	r9, r8
 800e790:	f840 3b04 	str.w	r3, [r0], #4
 800e794:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e798:	d2e8      	bcs.n	800e76c <quorem+0xb0>
 800e79a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e79e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e7a2:	b922      	cbnz	r2, 800e7ae <quorem+0xf2>
 800e7a4:	3b04      	subs	r3, #4
 800e7a6:	429d      	cmp	r5, r3
 800e7a8:	461a      	mov	r2, r3
 800e7aa:	d30a      	bcc.n	800e7c2 <quorem+0x106>
 800e7ac:	613c      	str	r4, [r7, #16]
 800e7ae:	4630      	mov	r0, r6
 800e7b0:	b003      	add	sp, #12
 800e7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b6:	6812      	ldr	r2, [r2, #0]
 800e7b8:	3b04      	subs	r3, #4
 800e7ba:	2a00      	cmp	r2, #0
 800e7bc:	d1cc      	bne.n	800e758 <quorem+0x9c>
 800e7be:	3c01      	subs	r4, #1
 800e7c0:	e7c7      	b.n	800e752 <quorem+0x96>
 800e7c2:	6812      	ldr	r2, [r2, #0]
 800e7c4:	3b04      	subs	r3, #4
 800e7c6:	2a00      	cmp	r2, #0
 800e7c8:	d1f0      	bne.n	800e7ac <quorem+0xf0>
 800e7ca:	3c01      	subs	r4, #1
 800e7cc:	e7eb      	b.n	800e7a6 <quorem+0xea>
 800e7ce:	2000      	movs	r0, #0
 800e7d0:	e7ee      	b.n	800e7b0 <quorem+0xf4>
 800e7d2:	0000      	movs	r0, r0
 800e7d4:	0000      	movs	r0, r0
	...

0800e7d8 <_dtoa_r>:
 800e7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7dc:	ec59 8b10 	vmov	r8, r9, d0
 800e7e0:	b095      	sub	sp, #84	; 0x54
 800e7e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e7e4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800e7e6:	9107      	str	r1, [sp, #28]
 800e7e8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800e7ec:	4606      	mov	r6, r0
 800e7ee:	9209      	str	r2, [sp, #36]	; 0x24
 800e7f0:	9310      	str	r3, [sp, #64]	; 0x40
 800e7f2:	b975      	cbnz	r5, 800e812 <_dtoa_r+0x3a>
 800e7f4:	2010      	movs	r0, #16
 800e7f6:	f000 fd75 	bl	800f2e4 <malloc>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	6270      	str	r0, [r6, #36]	; 0x24
 800e7fe:	b920      	cbnz	r0, 800e80a <_dtoa_r+0x32>
 800e800:	4bab      	ldr	r3, [pc, #684]	; (800eab0 <_dtoa_r+0x2d8>)
 800e802:	21ea      	movs	r1, #234	; 0xea
 800e804:	48ab      	ldr	r0, [pc, #684]	; (800eab4 <_dtoa_r+0x2dc>)
 800e806:	f001 fb19 	bl	800fe3c <__assert_func>
 800e80a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e80e:	6005      	str	r5, [r0, #0]
 800e810:	60c5      	str	r5, [r0, #12]
 800e812:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e814:	6819      	ldr	r1, [r3, #0]
 800e816:	b151      	cbz	r1, 800e82e <_dtoa_r+0x56>
 800e818:	685a      	ldr	r2, [r3, #4]
 800e81a:	604a      	str	r2, [r1, #4]
 800e81c:	2301      	movs	r3, #1
 800e81e:	4093      	lsls	r3, r2
 800e820:	608b      	str	r3, [r1, #8]
 800e822:	4630      	mov	r0, r6
 800e824:	f000 fda6 	bl	800f374 <_Bfree>
 800e828:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e82a:	2200      	movs	r2, #0
 800e82c:	601a      	str	r2, [r3, #0]
 800e82e:	f1b9 0300 	subs.w	r3, r9, #0
 800e832:	bfbb      	ittet	lt
 800e834:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e838:	9303      	strlt	r3, [sp, #12]
 800e83a:	2300      	movge	r3, #0
 800e83c:	2201      	movlt	r2, #1
 800e83e:	bfac      	ite	ge
 800e840:	6023      	strge	r3, [r4, #0]
 800e842:	6022      	strlt	r2, [r4, #0]
 800e844:	4b9c      	ldr	r3, [pc, #624]	; (800eab8 <_dtoa_r+0x2e0>)
 800e846:	9c03      	ldr	r4, [sp, #12]
 800e848:	43a3      	bics	r3, r4
 800e84a:	d11a      	bne.n	800e882 <_dtoa_r+0xaa>
 800e84c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e84e:	f242 730f 	movw	r3, #9999	; 0x270f
 800e852:	6013      	str	r3, [r2, #0]
 800e854:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800e858:	ea53 0308 	orrs.w	r3, r3, r8
 800e85c:	f000 8512 	beq.w	800f284 <_dtoa_r+0xaac>
 800e860:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e862:	b953      	cbnz	r3, 800e87a <_dtoa_r+0xa2>
 800e864:	4b95      	ldr	r3, [pc, #596]	; (800eabc <_dtoa_r+0x2e4>)
 800e866:	e01f      	b.n	800e8a8 <_dtoa_r+0xd0>
 800e868:	4b95      	ldr	r3, [pc, #596]	; (800eac0 <_dtoa_r+0x2e8>)
 800e86a:	9300      	str	r3, [sp, #0]
 800e86c:	3308      	adds	r3, #8
 800e86e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e870:	6013      	str	r3, [r2, #0]
 800e872:	9800      	ldr	r0, [sp, #0]
 800e874:	b015      	add	sp, #84	; 0x54
 800e876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e87a:	4b90      	ldr	r3, [pc, #576]	; (800eabc <_dtoa_r+0x2e4>)
 800e87c:	9300      	str	r3, [sp, #0]
 800e87e:	3303      	adds	r3, #3
 800e880:	e7f5      	b.n	800e86e <_dtoa_r+0x96>
 800e882:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e886:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e88e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800e892:	d10b      	bne.n	800e8ac <_dtoa_r+0xd4>
 800e894:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e896:	2301      	movs	r3, #1
 800e898:	6013      	str	r3, [r2, #0]
 800e89a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	f000 84ee 	beq.w	800f27e <_dtoa_r+0xaa6>
 800e8a2:	4888      	ldr	r0, [pc, #544]	; (800eac4 <_dtoa_r+0x2ec>)
 800e8a4:	6018      	str	r0, [r3, #0]
 800e8a6:	1e43      	subs	r3, r0, #1
 800e8a8:	9300      	str	r3, [sp, #0]
 800e8aa:	e7e2      	b.n	800e872 <_dtoa_r+0x9a>
 800e8ac:	a913      	add	r1, sp, #76	; 0x4c
 800e8ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800e8b2:	aa12      	add	r2, sp, #72	; 0x48
 800e8b4:	4630      	mov	r0, r6
 800e8b6:	f001 f83f 	bl	800f938 <__d2b>
 800e8ba:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800e8be:	4605      	mov	r5, r0
 800e8c0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800e8c2:	2900      	cmp	r1, #0
 800e8c4:	d047      	beq.n	800e956 <_dtoa_r+0x17e>
 800e8c6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e8c8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e8cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e8d0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800e8d4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e8d8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e8dc:	2400      	movs	r4, #0
 800e8de:	ec43 2b16 	vmov	d6, r2, r3
 800e8e2:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800e8e6:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800ea98 <_dtoa_r+0x2c0>
 800e8ea:	ee36 7b47 	vsub.f64	d7, d6, d7
 800e8ee:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800eaa0 <_dtoa_r+0x2c8>
 800e8f2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e8f6:	eeb0 7b46 	vmov.f64	d7, d6
 800e8fa:	ee06 1a90 	vmov	s13, r1
 800e8fe:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800e902:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800eaa8 <_dtoa_r+0x2d0>
 800e906:	eea5 7b06 	vfma.f64	d7, d5, d6
 800e90a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e90e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e916:	ee16 ba90 	vmov	fp, s13
 800e91a:	9411      	str	r4, [sp, #68]	; 0x44
 800e91c:	d508      	bpl.n	800e930 <_dtoa_r+0x158>
 800e91e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e922:	eeb4 6b47 	vcmp.f64	d6, d7
 800e926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e92a:	bf18      	it	ne
 800e92c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800e930:	f1bb 0f16 	cmp.w	fp, #22
 800e934:	d832      	bhi.n	800e99c <_dtoa_r+0x1c4>
 800e936:	4b64      	ldr	r3, [pc, #400]	; (800eac8 <_dtoa_r+0x2f0>)
 800e938:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e93c:	ed93 7b00 	vldr	d7, [r3]
 800e940:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800e944:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e94c:	d501      	bpl.n	800e952 <_dtoa_r+0x17a>
 800e94e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e952:	2300      	movs	r3, #0
 800e954:	e023      	b.n	800e99e <_dtoa_r+0x1c6>
 800e956:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e958:	4401      	add	r1, r0
 800e95a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800e95e:	2b20      	cmp	r3, #32
 800e960:	bfc3      	ittte	gt
 800e962:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e966:	fa04 f303 	lslgt.w	r3, r4, r3
 800e96a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800e96e:	f1c3 0320 	rsble	r3, r3, #32
 800e972:	bfc6      	itte	gt
 800e974:	fa28 f804 	lsrgt.w	r8, r8, r4
 800e978:	ea43 0308 	orrgt.w	r3, r3, r8
 800e97c:	fa08 f303 	lslle.w	r3, r8, r3
 800e980:	ee07 3a90 	vmov	s15, r3
 800e984:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e988:	3901      	subs	r1, #1
 800e98a:	ed8d 7b00 	vstr	d7, [sp]
 800e98e:	9c01      	ldr	r4, [sp, #4]
 800e990:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e994:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800e998:	2401      	movs	r4, #1
 800e99a:	e7a0      	b.n	800e8de <_dtoa_r+0x106>
 800e99c:	2301      	movs	r3, #1
 800e99e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e9a0:	1a43      	subs	r3, r0, r1
 800e9a2:	1e5a      	subs	r2, r3, #1
 800e9a4:	bf45      	ittet	mi
 800e9a6:	f1c3 0301 	rsbmi	r3, r3, #1
 800e9aa:	9305      	strmi	r3, [sp, #20]
 800e9ac:	2300      	movpl	r3, #0
 800e9ae:	2300      	movmi	r3, #0
 800e9b0:	9206      	str	r2, [sp, #24]
 800e9b2:	bf54      	ite	pl
 800e9b4:	9305      	strpl	r3, [sp, #20]
 800e9b6:	9306      	strmi	r3, [sp, #24]
 800e9b8:	f1bb 0f00 	cmp.w	fp, #0
 800e9bc:	db18      	blt.n	800e9f0 <_dtoa_r+0x218>
 800e9be:	9b06      	ldr	r3, [sp, #24]
 800e9c0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800e9c4:	445b      	add	r3, fp
 800e9c6:	9306      	str	r3, [sp, #24]
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	9a07      	ldr	r2, [sp, #28]
 800e9cc:	2a09      	cmp	r2, #9
 800e9ce:	d849      	bhi.n	800ea64 <_dtoa_r+0x28c>
 800e9d0:	2a05      	cmp	r2, #5
 800e9d2:	bfc4      	itt	gt
 800e9d4:	3a04      	subgt	r2, #4
 800e9d6:	9207      	strgt	r2, [sp, #28]
 800e9d8:	9a07      	ldr	r2, [sp, #28]
 800e9da:	f1a2 0202 	sub.w	r2, r2, #2
 800e9de:	bfcc      	ite	gt
 800e9e0:	2400      	movgt	r4, #0
 800e9e2:	2401      	movle	r4, #1
 800e9e4:	2a03      	cmp	r2, #3
 800e9e6:	d848      	bhi.n	800ea7a <_dtoa_r+0x2a2>
 800e9e8:	e8df f002 	tbb	[pc, r2]
 800e9ec:	3a2c2e0b 	.word	0x3a2c2e0b
 800e9f0:	9b05      	ldr	r3, [sp, #20]
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	eba3 030b 	sub.w	r3, r3, fp
 800e9f8:	9305      	str	r3, [sp, #20]
 800e9fa:	920e      	str	r2, [sp, #56]	; 0x38
 800e9fc:	f1cb 0300 	rsb	r3, fp, #0
 800ea00:	e7e3      	b.n	800e9ca <_dtoa_r+0x1f2>
 800ea02:	2200      	movs	r2, #0
 800ea04:	9208      	str	r2, [sp, #32]
 800ea06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea08:	2a00      	cmp	r2, #0
 800ea0a:	dc39      	bgt.n	800ea80 <_dtoa_r+0x2a8>
 800ea0c:	f04f 0a01 	mov.w	sl, #1
 800ea10:	46d1      	mov	r9, sl
 800ea12:	4652      	mov	r2, sl
 800ea14:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ea18:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800ea1a:	2100      	movs	r1, #0
 800ea1c:	6079      	str	r1, [r7, #4]
 800ea1e:	2004      	movs	r0, #4
 800ea20:	f100 0c14 	add.w	ip, r0, #20
 800ea24:	4594      	cmp	ip, r2
 800ea26:	6879      	ldr	r1, [r7, #4]
 800ea28:	d92f      	bls.n	800ea8a <_dtoa_r+0x2b2>
 800ea2a:	4630      	mov	r0, r6
 800ea2c:	930c      	str	r3, [sp, #48]	; 0x30
 800ea2e:	f000 fc61 	bl	800f2f4 <_Balloc>
 800ea32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ea34:	9000      	str	r0, [sp, #0]
 800ea36:	4602      	mov	r2, r0
 800ea38:	2800      	cmp	r0, #0
 800ea3a:	d149      	bne.n	800ead0 <_dtoa_r+0x2f8>
 800ea3c:	4b23      	ldr	r3, [pc, #140]	; (800eacc <_dtoa_r+0x2f4>)
 800ea3e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ea42:	e6df      	b.n	800e804 <_dtoa_r+0x2c>
 800ea44:	2201      	movs	r2, #1
 800ea46:	e7dd      	b.n	800ea04 <_dtoa_r+0x22c>
 800ea48:	2200      	movs	r2, #0
 800ea4a:	9208      	str	r2, [sp, #32]
 800ea4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea4e:	eb0b 0a02 	add.w	sl, fp, r2
 800ea52:	f10a 0901 	add.w	r9, sl, #1
 800ea56:	464a      	mov	r2, r9
 800ea58:	2a01      	cmp	r2, #1
 800ea5a:	bfb8      	it	lt
 800ea5c:	2201      	movlt	r2, #1
 800ea5e:	e7db      	b.n	800ea18 <_dtoa_r+0x240>
 800ea60:	2201      	movs	r2, #1
 800ea62:	e7f2      	b.n	800ea4a <_dtoa_r+0x272>
 800ea64:	2401      	movs	r4, #1
 800ea66:	2200      	movs	r2, #0
 800ea68:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ea6c:	f04f 3aff 	mov.w	sl, #4294967295
 800ea70:	2100      	movs	r1, #0
 800ea72:	46d1      	mov	r9, sl
 800ea74:	2212      	movs	r2, #18
 800ea76:	9109      	str	r1, [sp, #36]	; 0x24
 800ea78:	e7ce      	b.n	800ea18 <_dtoa_r+0x240>
 800ea7a:	2201      	movs	r2, #1
 800ea7c:	9208      	str	r2, [sp, #32]
 800ea7e:	e7f5      	b.n	800ea6c <_dtoa_r+0x294>
 800ea80:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ea84:	46d1      	mov	r9, sl
 800ea86:	4652      	mov	r2, sl
 800ea88:	e7c6      	b.n	800ea18 <_dtoa_r+0x240>
 800ea8a:	3101      	adds	r1, #1
 800ea8c:	6079      	str	r1, [r7, #4]
 800ea8e:	0040      	lsls	r0, r0, #1
 800ea90:	e7c6      	b.n	800ea20 <_dtoa_r+0x248>
 800ea92:	bf00      	nop
 800ea94:	f3af 8000 	nop.w
 800ea98:	636f4361 	.word	0x636f4361
 800ea9c:	3fd287a7 	.word	0x3fd287a7
 800eaa0:	8b60c8b3 	.word	0x8b60c8b3
 800eaa4:	3fc68a28 	.word	0x3fc68a28
 800eaa8:	509f79fb 	.word	0x509f79fb
 800eaac:	3fd34413 	.word	0x3fd34413
 800eab0:	0801ad4d 	.word	0x0801ad4d
 800eab4:	0801ad64 	.word	0x0801ad64
 800eab8:	7ff00000 	.word	0x7ff00000
 800eabc:	0801ad49 	.word	0x0801ad49
 800eac0:	0801ad40 	.word	0x0801ad40
 800eac4:	0801ad1d 	.word	0x0801ad1d
 800eac8:	0801ae60 	.word	0x0801ae60
 800eacc:	0801adc3 	.word	0x0801adc3
 800ead0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800ead2:	9900      	ldr	r1, [sp, #0]
 800ead4:	6011      	str	r1, [r2, #0]
 800ead6:	f1b9 0f0e 	cmp.w	r9, #14
 800eada:	d872      	bhi.n	800ebc2 <_dtoa_r+0x3ea>
 800eadc:	2c00      	cmp	r4, #0
 800eade:	d070      	beq.n	800ebc2 <_dtoa_r+0x3ea>
 800eae0:	f1bb 0f00 	cmp.w	fp, #0
 800eae4:	f340 80a6 	ble.w	800ec34 <_dtoa_r+0x45c>
 800eae8:	49ca      	ldr	r1, [pc, #808]	; (800ee14 <_dtoa_r+0x63c>)
 800eaea:	f00b 020f 	and.w	r2, fp, #15
 800eaee:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800eaf2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800eaf6:	ed92 7b00 	vldr	d7, [r2]
 800eafa:	ea4f 112b 	mov.w	r1, fp, asr #4
 800eafe:	f000 808d 	beq.w	800ec1c <_dtoa_r+0x444>
 800eb02:	4ac5      	ldr	r2, [pc, #788]	; (800ee18 <_dtoa_r+0x640>)
 800eb04:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800eb08:	ed92 6b08 	vldr	d6, [r2, #32]
 800eb0c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800eb10:	ed8d 6b02 	vstr	d6, [sp, #8]
 800eb14:	f001 010f 	and.w	r1, r1, #15
 800eb18:	2203      	movs	r2, #3
 800eb1a:	48bf      	ldr	r0, [pc, #764]	; (800ee18 <_dtoa_r+0x640>)
 800eb1c:	2900      	cmp	r1, #0
 800eb1e:	d17f      	bne.n	800ec20 <_dtoa_r+0x448>
 800eb20:	ed9d 6b02 	vldr	d6, [sp, #8]
 800eb24:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800eb28:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eb2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800eb2e:	2900      	cmp	r1, #0
 800eb30:	f000 80b2 	beq.w	800ec98 <_dtoa_r+0x4c0>
 800eb34:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800eb38:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eb3c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800eb40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb44:	f140 80a8 	bpl.w	800ec98 <_dtoa_r+0x4c0>
 800eb48:	f1b9 0f00 	cmp.w	r9, #0
 800eb4c:	f000 80a4 	beq.w	800ec98 <_dtoa_r+0x4c0>
 800eb50:	f1ba 0f00 	cmp.w	sl, #0
 800eb54:	dd31      	ble.n	800ebba <_dtoa_r+0x3e2>
 800eb56:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800eb5a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eb5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eb62:	f10b 37ff 	add.w	r7, fp, #4294967295
 800eb66:	3201      	adds	r2, #1
 800eb68:	4650      	mov	r0, sl
 800eb6a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800eb6e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800eb72:	ee07 2a90 	vmov	s15, r2
 800eb76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800eb7a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800eb7e:	ed8d 5b02 	vstr	d5, [sp, #8]
 800eb82:	9c03      	ldr	r4, [sp, #12]
 800eb84:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800eb88:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800eb8c:	2800      	cmp	r0, #0
 800eb8e:	f040 8086 	bne.w	800ec9e <_dtoa_r+0x4c6>
 800eb92:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800eb96:	ee36 6b47 	vsub.f64	d6, d6, d7
 800eb9a:	ec42 1b17 	vmov	d7, r1, r2
 800eb9e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eba6:	f300 8272 	bgt.w	800f08e <_dtoa_r+0x8b6>
 800ebaa:	eeb1 7b47 	vneg.f64	d7, d7
 800ebae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ebb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebb6:	f100 8267 	bmi.w	800f088 <_dtoa_r+0x8b0>
 800ebba:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800ebbe:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ebc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ebc4:	2a00      	cmp	r2, #0
 800ebc6:	f2c0 8129 	blt.w	800ee1c <_dtoa_r+0x644>
 800ebca:	f1bb 0f0e 	cmp.w	fp, #14
 800ebce:	f300 8125 	bgt.w	800ee1c <_dtoa_r+0x644>
 800ebd2:	4b90      	ldr	r3, [pc, #576]	; (800ee14 <_dtoa_r+0x63c>)
 800ebd4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ebd8:	ed93 6b00 	vldr	d6, [r3]
 800ebdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	f280 80c3 	bge.w	800ed6a <_dtoa_r+0x592>
 800ebe4:	f1b9 0f00 	cmp.w	r9, #0
 800ebe8:	f300 80bf 	bgt.w	800ed6a <_dtoa_r+0x592>
 800ebec:	f040 824c 	bne.w	800f088 <_dtoa_r+0x8b0>
 800ebf0:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800ebf4:	ee26 6b07 	vmul.f64	d6, d6, d7
 800ebf8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ebfc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ec00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec04:	464c      	mov	r4, r9
 800ec06:	464f      	mov	r7, r9
 800ec08:	f280 8222 	bge.w	800f050 <_dtoa_r+0x878>
 800ec0c:	f8dd 8000 	ldr.w	r8, [sp]
 800ec10:	2331      	movs	r3, #49	; 0x31
 800ec12:	f808 3b01 	strb.w	r3, [r8], #1
 800ec16:	f10b 0b01 	add.w	fp, fp, #1
 800ec1a:	e21e      	b.n	800f05a <_dtoa_r+0x882>
 800ec1c:	2202      	movs	r2, #2
 800ec1e:	e77c      	b.n	800eb1a <_dtoa_r+0x342>
 800ec20:	07cc      	lsls	r4, r1, #31
 800ec22:	d504      	bpl.n	800ec2e <_dtoa_r+0x456>
 800ec24:	ed90 6b00 	vldr	d6, [r0]
 800ec28:	3201      	adds	r2, #1
 800ec2a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ec2e:	1049      	asrs	r1, r1, #1
 800ec30:	3008      	adds	r0, #8
 800ec32:	e773      	b.n	800eb1c <_dtoa_r+0x344>
 800ec34:	d02e      	beq.n	800ec94 <_dtoa_r+0x4bc>
 800ec36:	f1cb 0100 	rsb	r1, fp, #0
 800ec3a:	4a76      	ldr	r2, [pc, #472]	; (800ee14 <_dtoa_r+0x63c>)
 800ec3c:	f001 000f 	and.w	r0, r1, #15
 800ec40:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ec44:	ed92 7b00 	vldr	d7, [r2]
 800ec48:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800ec4c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ec50:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ec54:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800ec58:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800ec5c:	486e      	ldr	r0, [pc, #440]	; (800ee18 <_dtoa_r+0x640>)
 800ec5e:	1109      	asrs	r1, r1, #4
 800ec60:	2400      	movs	r4, #0
 800ec62:	2202      	movs	r2, #2
 800ec64:	b939      	cbnz	r1, 800ec76 <_dtoa_r+0x49e>
 800ec66:	2c00      	cmp	r4, #0
 800ec68:	f43f af60 	beq.w	800eb2c <_dtoa_r+0x354>
 800ec6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ec70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec74:	e75a      	b.n	800eb2c <_dtoa_r+0x354>
 800ec76:	07cf      	lsls	r7, r1, #31
 800ec78:	d509      	bpl.n	800ec8e <_dtoa_r+0x4b6>
 800ec7a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800ec7e:	ed90 7b00 	vldr	d7, [r0]
 800ec82:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ec86:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ec8a:	3201      	adds	r2, #1
 800ec8c:	2401      	movs	r4, #1
 800ec8e:	1049      	asrs	r1, r1, #1
 800ec90:	3008      	adds	r0, #8
 800ec92:	e7e7      	b.n	800ec64 <_dtoa_r+0x48c>
 800ec94:	2202      	movs	r2, #2
 800ec96:	e749      	b.n	800eb2c <_dtoa_r+0x354>
 800ec98:	465f      	mov	r7, fp
 800ec9a:	4648      	mov	r0, r9
 800ec9c:	e765      	b.n	800eb6a <_dtoa_r+0x392>
 800ec9e:	ec42 1b17 	vmov	d7, r1, r2
 800eca2:	4a5c      	ldr	r2, [pc, #368]	; (800ee14 <_dtoa_r+0x63c>)
 800eca4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800eca8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ecac:	9a00      	ldr	r2, [sp, #0]
 800ecae:	1814      	adds	r4, r2, r0
 800ecb0:	9a08      	ldr	r2, [sp, #32]
 800ecb2:	b352      	cbz	r2, 800ed0a <_dtoa_r+0x532>
 800ecb4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800ecb8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800ecbc:	f8dd 8000 	ldr.w	r8, [sp]
 800ecc0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ecc4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ecc8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800eccc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ecd0:	ee14 2a90 	vmov	r2, s9
 800ecd4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ecd8:	3230      	adds	r2, #48	; 0x30
 800ecda:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ecde:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ece2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ece6:	f808 2b01 	strb.w	r2, [r8], #1
 800ecea:	d439      	bmi.n	800ed60 <_dtoa_r+0x588>
 800ecec:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ecf0:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ecf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecf8:	d472      	bmi.n	800ede0 <_dtoa_r+0x608>
 800ecfa:	45a0      	cmp	r8, r4
 800ecfc:	f43f af5d 	beq.w	800ebba <_dtoa_r+0x3e2>
 800ed00:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ed04:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ed08:	e7e0      	b.n	800eccc <_dtoa_r+0x4f4>
 800ed0a:	f8dd 8000 	ldr.w	r8, [sp]
 800ed0e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ed12:	4621      	mov	r1, r4
 800ed14:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ed18:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ed1c:	ee14 2a90 	vmov	r2, s9
 800ed20:	3230      	adds	r2, #48	; 0x30
 800ed22:	f808 2b01 	strb.w	r2, [r8], #1
 800ed26:	45a0      	cmp	r8, r4
 800ed28:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ed2c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ed30:	d118      	bne.n	800ed64 <_dtoa_r+0x58c>
 800ed32:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800ed36:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ed3a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800ed3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed42:	dc4d      	bgt.n	800ede0 <_dtoa_r+0x608>
 800ed44:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ed48:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ed4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed50:	f57f af33 	bpl.w	800ebba <_dtoa_r+0x3e2>
 800ed54:	4688      	mov	r8, r1
 800ed56:	3901      	subs	r1, #1
 800ed58:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800ed5c:	2b30      	cmp	r3, #48	; 0x30
 800ed5e:	d0f9      	beq.n	800ed54 <_dtoa_r+0x57c>
 800ed60:	46bb      	mov	fp, r7
 800ed62:	e02a      	b.n	800edba <_dtoa_r+0x5e2>
 800ed64:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ed68:	e7d6      	b.n	800ed18 <_dtoa_r+0x540>
 800ed6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ed6e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800ed72:	f8dd 8000 	ldr.w	r8, [sp]
 800ed76:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ed7a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ed7e:	ee15 3a10 	vmov	r3, s10
 800ed82:	3330      	adds	r3, #48	; 0x30
 800ed84:	f808 3b01 	strb.w	r3, [r8], #1
 800ed88:	9b00      	ldr	r3, [sp, #0]
 800ed8a:	eba8 0303 	sub.w	r3, r8, r3
 800ed8e:	4599      	cmp	r9, r3
 800ed90:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ed94:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ed98:	d133      	bne.n	800ee02 <_dtoa_r+0x62a>
 800ed9a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ed9e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800eda2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eda6:	dc1a      	bgt.n	800edde <_dtoa_r+0x606>
 800eda8:	eeb4 7b46 	vcmp.f64	d7, d6
 800edac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edb0:	d103      	bne.n	800edba <_dtoa_r+0x5e2>
 800edb2:	ee15 3a10 	vmov	r3, s10
 800edb6:	07d9      	lsls	r1, r3, #31
 800edb8:	d411      	bmi.n	800edde <_dtoa_r+0x606>
 800edba:	4629      	mov	r1, r5
 800edbc:	4630      	mov	r0, r6
 800edbe:	f000 fad9 	bl	800f374 <_Bfree>
 800edc2:	2300      	movs	r3, #0
 800edc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800edc6:	f888 3000 	strb.w	r3, [r8]
 800edca:	f10b 0301 	add.w	r3, fp, #1
 800edce:	6013      	str	r3, [r2, #0]
 800edd0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	f43f ad4d 	beq.w	800e872 <_dtoa_r+0x9a>
 800edd8:	f8c3 8000 	str.w	r8, [r3]
 800eddc:	e549      	b.n	800e872 <_dtoa_r+0x9a>
 800edde:	465f      	mov	r7, fp
 800ede0:	4643      	mov	r3, r8
 800ede2:	4698      	mov	r8, r3
 800ede4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ede8:	2a39      	cmp	r2, #57	; 0x39
 800edea:	d106      	bne.n	800edfa <_dtoa_r+0x622>
 800edec:	9a00      	ldr	r2, [sp, #0]
 800edee:	429a      	cmp	r2, r3
 800edf0:	d1f7      	bne.n	800ede2 <_dtoa_r+0x60a>
 800edf2:	9900      	ldr	r1, [sp, #0]
 800edf4:	2230      	movs	r2, #48	; 0x30
 800edf6:	3701      	adds	r7, #1
 800edf8:	700a      	strb	r2, [r1, #0]
 800edfa:	781a      	ldrb	r2, [r3, #0]
 800edfc:	3201      	adds	r2, #1
 800edfe:	701a      	strb	r2, [r3, #0]
 800ee00:	e7ae      	b.n	800ed60 <_dtoa_r+0x588>
 800ee02:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ee06:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ee0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee0e:	d1b2      	bne.n	800ed76 <_dtoa_r+0x59e>
 800ee10:	e7d3      	b.n	800edba <_dtoa_r+0x5e2>
 800ee12:	bf00      	nop
 800ee14:	0801ae60 	.word	0x0801ae60
 800ee18:	0801ae38 	.word	0x0801ae38
 800ee1c:	9908      	ldr	r1, [sp, #32]
 800ee1e:	2900      	cmp	r1, #0
 800ee20:	f000 80d1 	beq.w	800efc6 <_dtoa_r+0x7ee>
 800ee24:	9907      	ldr	r1, [sp, #28]
 800ee26:	2901      	cmp	r1, #1
 800ee28:	f300 80b4 	bgt.w	800ef94 <_dtoa_r+0x7bc>
 800ee2c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ee2e:	2900      	cmp	r1, #0
 800ee30:	f000 80ac 	beq.w	800ef8c <_dtoa_r+0x7b4>
 800ee34:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ee38:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ee3c:	461c      	mov	r4, r3
 800ee3e:	930a      	str	r3, [sp, #40]	; 0x28
 800ee40:	9b05      	ldr	r3, [sp, #20]
 800ee42:	4413      	add	r3, r2
 800ee44:	9305      	str	r3, [sp, #20]
 800ee46:	9b06      	ldr	r3, [sp, #24]
 800ee48:	2101      	movs	r1, #1
 800ee4a:	4413      	add	r3, r2
 800ee4c:	4630      	mov	r0, r6
 800ee4e:	9306      	str	r3, [sp, #24]
 800ee50:	f000 fb4c 	bl	800f4ec <__i2b>
 800ee54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee56:	4607      	mov	r7, r0
 800ee58:	f1b8 0f00 	cmp.w	r8, #0
 800ee5c:	dd0d      	ble.n	800ee7a <_dtoa_r+0x6a2>
 800ee5e:	9a06      	ldr	r2, [sp, #24]
 800ee60:	2a00      	cmp	r2, #0
 800ee62:	dd0a      	ble.n	800ee7a <_dtoa_r+0x6a2>
 800ee64:	4542      	cmp	r2, r8
 800ee66:	9905      	ldr	r1, [sp, #20]
 800ee68:	bfa8      	it	ge
 800ee6a:	4642      	movge	r2, r8
 800ee6c:	1a89      	subs	r1, r1, r2
 800ee6e:	9105      	str	r1, [sp, #20]
 800ee70:	9906      	ldr	r1, [sp, #24]
 800ee72:	eba8 0802 	sub.w	r8, r8, r2
 800ee76:	1a8a      	subs	r2, r1, r2
 800ee78:	9206      	str	r2, [sp, #24]
 800ee7a:	b303      	cbz	r3, 800eebe <_dtoa_r+0x6e6>
 800ee7c:	9a08      	ldr	r2, [sp, #32]
 800ee7e:	2a00      	cmp	r2, #0
 800ee80:	f000 80a6 	beq.w	800efd0 <_dtoa_r+0x7f8>
 800ee84:	2c00      	cmp	r4, #0
 800ee86:	dd13      	ble.n	800eeb0 <_dtoa_r+0x6d8>
 800ee88:	4639      	mov	r1, r7
 800ee8a:	4622      	mov	r2, r4
 800ee8c:	4630      	mov	r0, r6
 800ee8e:	930c      	str	r3, [sp, #48]	; 0x30
 800ee90:	f000 fbe8 	bl	800f664 <__pow5mult>
 800ee94:	462a      	mov	r2, r5
 800ee96:	4601      	mov	r1, r0
 800ee98:	4607      	mov	r7, r0
 800ee9a:	4630      	mov	r0, r6
 800ee9c:	f000 fb3c 	bl	800f518 <__multiply>
 800eea0:	4629      	mov	r1, r5
 800eea2:	900a      	str	r0, [sp, #40]	; 0x28
 800eea4:	4630      	mov	r0, r6
 800eea6:	f000 fa65 	bl	800f374 <_Bfree>
 800eeaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eeac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eeae:	4615      	mov	r5, r2
 800eeb0:	1b1a      	subs	r2, r3, r4
 800eeb2:	d004      	beq.n	800eebe <_dtoa_r+0x6e6>
 800eeb4:	4629      	mov	r1, r5
 800eeb6:	4630      	mov	r0, r6
 800eeb8:	f000 fbd4 	bl	800f664 <__pow5mult>
 800eebc:	4605      	mov	r5, r0
 800eebe:	2101      	movs	r1, #1
 800eec0:	4630      	mov	r0, r6
 800eec2:	f000 fb13 	bl	800f4ec <__i2b>
 800eec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	4604      	mov	r4, r0
 800eecc:	f340 8082 	ble.w	800efd4 <_dtoa_r+0x7fc>
 800eed0:	461a      	mov	r2, r3
 800eed2:	4601      	mov	r1, r0
 800eed4:	4630      	mov	r0, r6
 800eed6:	f000 fbc5 	bl	800f664 <__pow5mult>
 800eeda:	9b07      	ldr	r3, [sp, #28]
 800eedc:	2b01      	cmp	r3, #1
 800eede:	4604      	mov	r4, r0
 800eee0:	dd7b      	ble.n	800efda <_dtoa_r+0x802>
 800eee2:	2300      	movs	r3, #0
 800eee4:	930a      	str	r3, [sp, #40]	; 0x28
 800eee6:	6922      	ldr	r2, [r4, #16]
 800eee8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800eeec:	6910      	ldr	r0, [r2, #16]
 800eeee:	f000 faad 	bl	800f44c <__hi0bits>
 800eef2:	f1c0 0020 	rsb	r0, r0, #32
 800eef6:	9b06      	ldr	r3, [sp, #24]
 800eef8:	4418      	add	r0, r3
 800eefa:	f010 001f 	ands.w	r0, r0, #31
 800eefe:	f000 808d 	beq.w	800f01c <_dtoa_r+0x844>
 800ef02:	f1c0 0220 	rsb	r2, r0, #32
 800ef06:	2a04      	cmp	r2, #4
 800ef08:	f340 8086 	ble.w	800f018 <_dtoa_r+0x840>
 800ef0c:	f1c0 001c 	rsb	r0, r0, #28
 800ef10:	9b05      	ldr	r3, [sp, #20]
 800ef12:	4403      	add	r3, r0
 800ef14:	9305      	str	r3, [sp, #20]
 800ef16:	9b06      	ldr	r3, [sp, #24]
 800ef18:	4403      	add	r3, r0
 800ef1a:	4480      	add	r8, r0
 800ef1c:	9306      	str	r3, [sp, #24]
 800ef1e:	9b05      	ldr	r3, [sp, #20]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	dd05      	ble.n	800ef30 <_dtoa_r+0x758>
 800ef24:	4629      	mov	r1, r5
 800ef26:	461a      	mov	r2, r3
 800ef28:	4630      	mov	r0, r6
 800ef2a:	f000 fbf5 	bl	800f718 <__lshift>
 800ef2e:	4605      	mov	r5, r0
 800ef30:	9b06      	ldr	r3, [sp, #24]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	dd05      	ble.n	800ef42 <_dtoa_r+0x76a>
 800ef36:	4621      	mov	r1, r4
 800ef38:	461a      	mov	r2, r3
 800ef3a:	4630      	mov	r0, r6
 800ef3c:	f000 fbec 	bl	800f718 <__lshift>
 800ef40:	4604      	mov	r4, r0
 800ef42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d06b      	beq.n	800f020 <_dtoa_r+0x848>
 800ef48:	4621      	mov	r1, r4
 800ef4a:	4628      	mov	r0, r5
 800ef4c:	f000 fc50 	bl	800f7f0 <__mcmp>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	da65      	bge.n	800f020 <_dtoa_r+0x848>
 800ef54:	2300      	movs	r3, #0
 800ef56:	4629      	mov	r1, r5
 800ef58:	220a      	movs	r2, #10
 800ef5a:	4630      	mov	r0, r6
 800ef5c:	f000 fa2c 	bl	800f3b8 <__multadd>
 800ef60:	9b08      	ldr	r3, [sp, #32]
 800ef62:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ef66:	4605      	mov	r5, r0
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	f000 8192 	beq.w	800f292 <_dtoa_r+0xaba>
 800ef6e:	4639      	mov	r1, r7
 800ef70:	2300      	movs	r3, #0
 800ef72:	220a      	movs	r2, #10
 800ef74:	4630      	mov	r0, r6
 800ef76:	f000 fa1f 	bl	800f3b8 <__multadd>
 800ef7a:	f1ba 0f00 	cmp.w	sl, #0
 800ef7e:	4607      	mov	r7, r0
 800ef80:	f300 808e 	bgt.w	800f0a0 <_dtoa_r+0x8c8>
 800ef84:	9b07      	ldr	r3, [sp, #28]
 800ef86:	2b02      	cmp	r3, #2
 800ef88:	dc51      	bgt.n	800f02e <_dtoa_r+0x856>
 800ef8a:	e089      	b.n	800f0a0 <_dtoa_r+0x8c8>
 800ef8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ef8e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ef92:	e751      	b.n	800ee38 <_dtoa_r+0x660>
 800ef94:	f109 34ff 	add.w	r4, r9, #4294967295
 800ef98:	42a3      	cmp	r3, r4
 800ef9a:	bfbf      	itttt	lt
 800ef9c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800ef9e:	1ae3      	sublt	r3, r4, r3
 800efa0:	18d2      	addlt	r2, r2, r3
 800efa2:	4613      	movlt	r3, r2
 800efa4:	bfb7      	itett	lt
 800efa6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800efa8:	1b1c      	subge	r4, r3, r4
 800efaa:	4623      	movlt	r3, r4
 800efac:	2400      	movlt	r4, #0
 800efae:	f1b9 0f00 	cmp.w	r9, #0
 800efb2:	bfb5      	itete	lt
 800efb4:	9a05      	ldrlt	r2, [sp, #20]
 800efb6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800efba:	eba2 0809 	sublt.w	r8, r2, r9
 800efbe:	464a      	movge	r2, r9
 800efc0:	bfb8      	it	lt
 800efc2:	2200      	movlt	r2, #0
 800efc4:	e73b      	b.n	800ee3e <_dtoa_r+0x666>
 800efc6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800efca:	9f08      	ldr	r7, [sp, #32]
 800efcc:	461c      	mov	r4, r3
 800efce:	e743      	b.n	800ee58 <_dtoa_r+0x680>
 800efd0:	461a      	mov	r2, r3
 800efd2:	e76f      	b.n	800eeb4 <_dtoa_r+0x6dc>
 800efd4:	9b07      	ldr	r3, [sp, #28]
 800efd6:	2b01      	cmp	r3, #1
 800efd8:	dc18      	bgt.n	800f00c <_dtoa_r+0x834>
 800efda:	9b02      	ldr	r3, [sp, #8]
 800efdc:	b9b3      	cbnz	r3, 800f00c <_dtoa_r+0x834>
 800efde:	9b03      	ldr	r3, [sp, #12]
 800efe0:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800efe4:	b9a2      	cbnz	r2, 800f010 <_dtoa_r+0x838>
 800efe6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800efea:	0d12      	lsrs	r2, r2, #20
 800efec:	0512      	lsls	r2, r2, #20
 800efee:	b18a      	cbz	r2, 800f014 <_dtoa_r+0x83c>
 800eff0:	9b05      	ldr	r3, [sp, #20]
 800eff2:	3301      	adds	r3, #1
 800eff4:	9305      	str	r3, [sp, #20]
 800eff6:	9b06      	ldr	r3, [sp, #24]
 800eff8:	3301      	adds	r3, #1
 800effa:	9306      	str	r3, [sp, #24]
 800effc:	2301      	movs	r3, #1
 800effe:	930a      	str	r3, [sp, #40]	; 0x28
 800f000:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f002:	2b00      	cmp	r3, #0
 800f004:	f47f af6f 	bne.w	800eee6 <_dtoa_r+0x70e>
 800f008:	2001      	movs	r0, #1
 800f00a:	e774      	b.n	800eef6 <_dtoa_r+0x71e>
 800f00c:	2300      	movs	r3, #0
 800f00e:	e7f6      	b.n	800effe <_dtoa_r+0x826>
 800f010:	9b02      	ldr	r3, [sp, #8]
 800f012:	e7f4      	b.n	800effe <_dtoa_r+0x826>
 800f014:	920a      	str	r2, [sp, #40]	; 0x28
 800f016:	e7f3      	b.n	800f000 <_dtoa_r+0x828>
 800f018:	d081      	beq.n	800ef1e <_dtoa_r+0x746>
 800f01a:	4610      	mov	r0, r2
 800f01c:	301c      	adds	r0, #28
 800f01e:	e777      	b.n	800ef10 <_dtoa_r+0x738>
 800f020:	f1b9 0f00 	cmp.w	r9, #0
 800f024:	dc37      	bgt.n	800f096 <_dtoa_r+0x8be>
 800f026:	9b07      	ldr	r3, [sp, #28]
 800f028:	2b02      	cmp	r3, #2
 800f02a:	dd34      	ble.n	800f096 <_dtoa_r+0x8be>
 800f02c:	46ca      	mov	sl, r9
 800f02e:	f1ba 0f00 	cmp.w	sl, #0
 800f032:	d10d      	bne.n	800f050 <_dtoa_r+0x878>
 800f034:	4621      	mov	r1, r4
 800f036:	4653      	mov	r3, sl
 800f038:	2205      	movs	r2, #5
 800f03a:	4630      	mov	r0, r6
 800f03c:	f000 f9bc 	bl	800f3b8 <__multadd>
 800f040:	4601      	mov	r1, r0
 800f042:	4604      	mov	r4, r0
 800f044:	4628      	mov	r0, r5
 800f046:	f000 fbd3 	bl	800f7f0 <__mcmp>
 800f04a:	2800      	cmp	r0, #0
 800f04c:	f73f adde 	bgt.w	800ec0c <_dtoa_r+0x434>
 800f050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f052:	f8dd 8000 	ldr.w	r8, [sp]
 800f056:	ea6f 0b03 	mvn.w	fp, r3
 800f05a:	f04f 0900 	mov.w	r9, #0
 800f05e:	4621      	mov	r1, r4
 800f060:	4630      	mov	r0, r6
 800f062:	f000 f987 	bl	800f374 <_Bfree>
 800f066:	2f00      	cmp	r7, #0
 800f068:	f43f aea7 	beq.w	800edba <_dtoa_r+0x5e2>
 800f06c:	f1b9 0f00 	cmp.w	r9, #0
 800f070:	d005      	beq.n	800f07e <_dtoa_r+0x8a6>
 800f072:	45b9      	cmp	r9, r7
 800f074:	d003      	beq.n	800f07e <_dtoa_r+0x8a6>
 800f076:	4649      	mov	r1, r9
 800f078:	4630      	mov	r0, r6
 800f07a:	f000 f97b 	bl	800f374 <_Bfree>
 800f07e:	4639      	mov	r1, r7
 800f080:	4630      	mov	r0, r6
 800f082:	f000 f977 	bl	800f374 <_Bfree>
 800f086:	e698      	b.n	800edba <_dtoa_r+0x5e2>
 800f088:	2400      	movs	r4, #0
 800f08a:	4627      	mov	r7, r4
 800f08c:	e7e0      	b.n	800f050 <_dtoa_r+0x878>
 800f08e:	46bb      	mov	fp, r7
 800f090:	4604      	mov	r4, r0
 800f092:	4607      	mov	r7, r0
 800f094:	e5ba      	b.n	800ec0c <_dtoa_r+0x434>
 800f096:	9b08      	ldr	r3, [sp, #32]
 800f098:	46ca      	mov	sl, r9
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	f000 8100 	beq.w	800f2a0 <_dtoa_r+0xac8>
 800f0a0:	f1b8 0f00 	cmp.w	r8, #0
 800f0a4:	dd05      	ble.n	800f0b2 <_dtoa_r+0x8da>
 800f0a6:	4639      	mov	r1, r7
 800f0a8:	4642      	mov	r2, r8
 800f0aa:	4630      	mov	r0, r6
 800f0ac:	f000 fb34 	bl	800f718 <__lshift>
 800f0b0:	4607      	mov	r7, r0
 800f0b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d05d      	beq.n	800f174 <_dtoa_r+0x99c>
 800f0b8:	6879      	ldr	r1, [r7, #4]
 800f0ba:	4630      	mov	r0, r6
 800f0bc:	f000 f91a 	bl	800f2f4 <_Balloc>
 800f0c0:	4680      	mov	r8, r0
 800f0c2:	b928      	cbnz	r0, 800f0d0 <_dtoa_r+0x8f8>
 800f0c4:	4b82      	ldr	r3, [pc, #520]	; (800f2d0 <_dtoa_r+0xaf8>)
 800f0c6:	4602      	mov	r2, r0
 800f0c8:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f0cc:	f7ff bb9a 	b.w	800e804 <_dtoa_r+0x2c>
 800f0d0:	693a      	ldr	r2, [r7, #16]
 800f0d2:	3202      	adds	r2, #2
 800f0d4:	0092      	lsls	r2, r2, #2
 800f0d6:	f107 010c 	add.w	r1, r7, #12
 800f0da:	300c      	adds	r0, #12
 800f0dc:	f7fe fe6e 	bl	800ddbc <memcpy>
 800f0e0:	2201      	movs	r2, #1
 800f0e2:	4641      	mov	r1, r8
 800f0e4:	4630      	mov	r0, r6
 800f0e6:	f000 fb17 	bl	800f718 <__lshift>
 800f0ea:	9b00      	ldr	r3, [sp, #0]
 800f0ec:	3301      	adds	r3, #1
 800f0ee:	9305      	str	r3, [sp, #20]
 800f0f0:	9b00      	ldr	r3, [sp, #0]
 800f0f2:	4453      	add	r3, sl
 800f0f4:	9309      	str	r3, [sp, #36]	; 0x24
 800f0f6:	9b02      	ldr	r3, [sp, #8]
 800f0f8:	f003 0301 	and.w	r3, r3, #1
 800f0fc:	46b9      	mov	r9, r7
 800f0fe:	9308      	str	r3, [sp, #32]
 800f100:	4607      	mov	r7, r0
 800f102:	9b05      	ldr	r3, [sp, #20]
 800f104:	4621      	mov	r1, r4
 800f106:	3b01      	subs	r3, #1
 800f108:	4628      	mov	r0, r5
 800f10a:	9302      	str	r3, [sp, #8]
 800f10c:	f7ff fad6 	bl	800e6bc <quorem>
 800f110:	4603      	mov	r3, r0
 800f112:	3330      	adds	r3, #48	; 0x30
 800f114:	9006      	str	r0, [sp, #24]
 800f116:	4649      	mov	r1, r9
 800f118:	4628      	mov	r0, r5
 800f11a:	930a      	str	r3, [sp, #40]	; 0x28
 800f11c:	f000 fb68 	bl	800f7f0 <__mcmp>
 800f120:	463a      	mov	r2, r7
 800f122:	4682      	mov	sl, r0
 800f124:	4621      	mov	r1, r4
 800f126:	4630      	mov	r0, r6
 800f128:	f000 fb7e 	bl	800f828 <__mdiff>
 800f12c:	68c2      	ldr	r2, [r0, #12]
 800f12e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f130:	4680      	mov	r8, r0
 800f132:	bb0a      	cbnz	r2, 800f178 <_dtoa_r+0x9a0>
 800f134:	4601      	mov	r1, r0
 800f136:	4628      	mov	r0, r5
 800f138:	f000 fb5a 	bl	800f7f0 <__mcmp>
 800f13c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f13e:	4602      	mov	r2, r0
 800f140:	4641      	mov	r1, r8
 800f142:	4630      	mov	r0, r6
 800f144:	920e      	str	r2, [sp, #56]	; 0x38
 800f146:	930a      	str	r3, [sp, #40]	; 0x28
 800f148:	f000 f914 	bl	800f374 <_Bfree>
 800f14c:	9b07      	ldr	r3, [sp, #28]
 800f14e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f150:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f154:	ea43 0102 	orr.w	r1, r3, r2
 800f158:	9b08      	ldr	r3, [sp, #32]
 800f15a:	430b      	orrs	r3, r1
 800f15c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f15e:	d10d      	bne.n	800f17c <_dtoa_r+0x9a4>
 800f160:	2b39      	cmp	r3, #57	; 0x39
 800f162:	d029      	beq.n	800f1b8 <_dtoa_r+0x9e0>
 800f164:	f1ba 0f00 	cmp.w	sl, #0
 800f168:	dd01      	ble.n	800f16e <_dtoa_r+0x996>
 800f16a:	9b06      	ldr	r3, [sp, #24]
 800f16c:	3331      	adds	r3, #49	; 0x31
 800f16e:	9a02      	ldr	r2, [sp, #8]
 800f170:	7013      	strb	r3, [r2, #0]
 800f172:	e774      	b.n	800f05e <_dtoa_r+0x886>
 800f174:	4638      	mov	r0, r7
 800f176:	e7b8      	b.n	800f0ea <_dtoa_r+0x912>
 800f178:	2201      	movs	r2, #1
 800f17a:	e7e1      	b.n	800f140 <_dtoa_r+0x968>
 800f17c:	f1ba 0f00 	cmp.w	sl, #0
 800f180:	db06      	blt.n	800f190 <_dtoa_r+0x9b8>
 800f182:	9907      	ldr	r1, [sp, #28]
 800f184:	ea41 0a0a 	orr.w	sl, r1, sl
 800f188:	9908      	ldr	r1, [sp, #32]
 800f18a:	ea5a 0101 	orrs.w	r1, sl, r1
 800f18e:	d120      	bne.n	800f1d2 <_dtoa_r+0x9fa>
 800f190:	2a00      	cmp	r2, #0
 800f192:	ddec      	ble.n	800f16e <_dtoa_r+0x996>
 800f194:	4629      	mov	r1, r5
 800f196:	2201      	movs	r2, #1
 800f198:	4630      	mov	r0, r6
 800f19a:	9305      	str	r3, [sp, #20]
 800f19c:	f000 fabc 	bl	800f718 <__lshift>
 800f1a0:	4621      	mov	r1, r4
 800f1a2:	4605      	mov	r5, r0
 800f1a4:	f000 fb24 	bl	800f7f0 <__mcmp>
 800f1a8:	2800      	cmp	r0, #0
 800f1aa:	9b05      	ldr	r3, [sp, #20]
 800f1ac:	dc02      	bgt.n	800f1b4 <_dtoa_r+0x9dc>
 800f1ae:	d1de      	bne.n	800f16e <_dtoa_r+0x996>
 800f1b0:	07da      	lsls	r2, r3, #31
 800f1b2:	d5dc      	bpl.n	800f16e <_dtoa_r+0x996>
 800f1b4:	2b39      	cmp	r3, #57	; 0x39
 800f1b6:	d1d8      	bne.n	800f16a <_dtoa_r+0x992>
 800f1b8:	9a02      	ldr	r2, [sp, #8]
 800f1ba:	2339      	movs	r3, #57	; 0x39
 800f1bc:	7013      	strb	r3, [r2, #0]
 800f1be:	4643      	mov	r3, r8
 800f1c0:	4698      	mov	r8, r3
 800f1c2:	3b01      	subs	r3, #1
 800f1c4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800f1c8:	2a39      	cmp	r2, #57	; 0x39
 800f1ca:	d051      	beq.n	800f270 <_dtoa_r+0xa98>
 800f1cc:	3201      	adds	r2, #1
 800f1ce:	701a      	strb	r2, [r3, #0]
 800f1d0:	e745      	b.n	800f05e <_dtoa_r+0x886>
 800f1d2:	2a00      	cmp	r2, #0
 800f1d4:	dd03      	ble.n	800f1de <_dtoa_r+0xa06>
 800f1d6:	2b39      	cmp	r3, #57	; 0x39
 800f1d8:	d0ee      	beq.n	800f1b8 <_dtoa_r+0x9e0>
 800f1da:	3301      	adds	r3, #1
 800f1dc:	e7c7      	b.n	800f16e <_dtoa_r+0x996>
 800f1de:	9a05      	ldr	r2, [sp, #20]
 800f1e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1e2:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f1e6:	428a      	cmp	r2, r1
 800f1e8:	d02b      	beq.n	800f242 <_dtoa_r+0xa6a>
 800f1ea:	4629      	mov	r1, r5
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	220a      	movs	r2, #10
 800f1f0:	4630      	mov	r0, r6
 800f1f2:	f000 f8e1 	bl	800f3b8 <__multadd>
 800f1f6:	45b9      	cmp	r9, r7
 800f1f8:	4605      	mov	r5, r0
 800f1fa:	f04f 0300 	mov.w	r3, #0
 800f1fe:	f04f 020a 	mov.w	r2, #10
 800f202:	4649      	mov	r1, r9
 800f204:	4630      	mov	r0, r6
 800f206:	d107      	bne.n	800f218 <_dtoa_r+0xa40>
 800f208:	f000 f8d6 	bl	800f3b8 <__multadd>
 800f20c:	4681      	mov	r9, r0
 800f20e:	4607      	mov	r7, r0
 800f210:	9b05      	ldr	r3, [sp, #20]
 800f212:	3301      	adds	r3, #1
 800f214:	9305      	str	r3, [sp, #20]
 800f216:	e774      	b.n	800f102 <_dtoa_r+0x92a>
 800f218:	f000 f8ce 	bl	800f3b8 <__multadd>
 800f21c:	4639      	mov	r1, r7
 800f21e:	4681      	mov	r9, r0
 800f220:	2300      	movs	r3, #0
 800f222:	220a      	movs	r2, #10
 800f224:	4630      	mov	r0, r6
 800f226:	f000 f8c7 	bl	800f3b8 <__multadd>
 800f22a:	4607      	mov	r7, r0
 800f22c:	e7f0      	b.n	800f210 <_dtoa_r+0xa38>
 800f22e:	f1ba 0f00 	cmp.w	sl, #0
 800f232:	9a00      	ldr	r2, [sp, #0]
 800f234:	bfcc      	ite	gt
 800f236:	46d0      	movgt	r8, sl
 800f238:	f04f 0801 	movle.w	r8, #1
 800f23c:	4490      	add	r8, r2
 800f23e:	f04f 0900 	mov.w	r9, #0
 800f242:	4629      	mov	r1, r5
 800f244:	2201      	movs	r2, #1
 800f246:	4630      	mov	r0, r6
 800f248:	9302      	str	r3, [sp, #8]
 800f24a:	f000 fa65 	bl	800f718 <__lshift>
 800f24e:	4621      	mov	r1, r4
 800f250:	4605      	mov	r5, r0
 800f252:	f000 facd 	bl	800f7f0 <__mcmp>
 800f256:	2800      	cmp	r0, #0
 800f258:	dcb1      	bgt.n	800f1be <_dtoa_r+0x9e6>
 800f25a:	d102      	bne.n	800f262 <_dtoa_r+0xa8a>
 800f25c:	9b02      	ldr	r3, [sp, #8]
 800f25e:	07db      	lsls	r3, r3, #31
 800f260:	d4ad      	bmi.n	800f1be <_dtoa_r+0x9e6>
 800f262:	4643      	mov	r3, r8
 800f264:	4698      	mov	r8, r3
 800f266:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f26a:	2a30      	cmp	r2, #48	; 0x30
 800f26c:	d0fa      	beq.n	800f264 <_dtoa_r+0xa8c>
 800f26e:	e6f6      	b.n	800f05e <_dtoa_r+0x886>
 800f270:	9a00      	ldr	r2, [sp, #0]
 800f272:	429a      	cmp	r2, r3
 800f274:	d1a4      	bne.n	800f1c0 <_dtoa_r+0x9e8>
 800f276:	f10b 0b01 	add.w	fp, fp, #1
 800f27a:	2331      	movs	r3, #49	; 0x31
 800f27c:	e778      	b.n	800f170 <_dtoa_r+0x998>
 800f27e:	4b15      	ldr	r3, [pc, #84]	; (800f2d4 <_dtoa_r+0xafc>)
 800f280:	f7ff bb12 	b.w	800e8a8 <_dtoa_r+0xd0>
 800f284:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f286:	2b00      	cmp	r3, #0
 800f288:	f47f aaee 	bne.w	800e868 <_dtoa_r+0x90>
 800f28c:	4b12      	ldr	r3, [pc, #72]	; (800f2d8 <_dtoa_r+0xb00>)
 800f28e:	f7ff bb0b 	b.w	800e8a8 <_dtoa_r+0xd0>
 800f292:	f1ba 0f00 	cmp.w	sl, #0
 800f296:	dc03      	bgt.n	800f2a0 <_dtoa_r+0xac8>
 800f298:	9b07      	ldr	r3, [sp, #28]
 800f29a:	2b02      	cmp	r3, #2
 800f29c:	f73f aec7 	bgt.w	800f02e <_dtoa_r+0x856>
 800f2a0:	f8dd 8000 	ldr.w	r8, [sp]
 800f2a4:	4621      	mov	r1, r4
 800f2a6:	4628      	mov	r0, r5
 800f2a8:	f7ff fa08 	bl	800e6bc <quorem>
 800f2ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f2b0:	f808 3b01 	strb.w	r3, [r8], #1
 800f2b4:	9a00      	ldr	r2, [sp, #0]
 800f2b6:	eba8 0202 	sub.w	r2, r8, r2
 800f2ba:	4592      	cmp	sl, r2
 800f2bc:	ddb7      	ble.n	800f22e <_dtoa_r+0xa56>
 800f2be:	4629      	mov	r1, r5
 800f2c0:	2300      	movs	r3, #0
 800f2c2:	220a      	movs	r2, #10
 800f2c4:	4630      	mov	r0, r6
 800f2c6:	f000 f877 	bl	800f3b8 <__multadd>
 800f2ca:	4605      	mov	r5, r0
 800f2cc:	e7ea      	b.n	800f2a4 <_dtoa_r+0xacc>
 800f2ce:	bf00      	nop
 800f2d0:	0801adc3 	.word	0x0801adc3
 800f2d4:	0801ad1c 	.word	0x0801ad1c
 800f2d8:	0801ad40 	.word	0x0801ad40

0800f2dc <_localeconv_r>:
 800f2dc:	4800      	ldr	r0, [pc, #0]	; (800f2e0 <_localeconv_r+0x4>)
 800f2de:	4770      	bx	lr
 800f2e0:	24000560 	.word	0x24000560

0800f2e4 <malloc>:
 800f2e4:	4b02      	ldr	r3, [pc, #8]	; (800f2f0 <malloc+0xc>)
 800f2e6:	4601      	mov	r1, r0
 800f2e8:	6818      	ldr	r0, [r3, #0]
 800f2ea:	f000 bbe1 	b.w	800fab0 <_malloc_r>
 800f2ee:	bf00      	nop
 800f2f0:	2400040c 	.word	0x2400040c

0800f2f4 <_Balloc>:
 800f2f4:	b570      	push	{r4, r5, r6, lr}
 800f2f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f2f8:	4604      	mov	r4, r0
 800f2fa:	460d      	mov	r5, r1
 800f2fc:	b976      	cbnz	r6, 800f31c <_Balloc+0x28>
 800f2fe:	2010      	movs	r0, #16
 800f300:	f7ff fff0 	bl	800f2e4 <malloc>
 800f304:	4602      	mov	r2, r0
 800f306:	6260      	str	r0, [r4, #36]	; 0x24
 800f308:	b920      	cbnz	r0, 800f314 <_Balloc+0x20>
 800f30a:	4b18      	ldr	r3, [pc, #96]	; (800f36c <_Balloc+0x78>)
 800f30c:	4818      	ldr	r0, [pc, #96]	; (800f370 <_Balloc+0x7c>)
 800f30e:	2166      	movs	r1, #102	; 0x66
 800f310:	f000 fd94 	bl	800fe3c <__assert_func>
 800f314:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f318:	6006      	str	r6, [r0, #0]
 800f31a:	60c6      	str	r6, [r0, #12]
 800f31c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f31e:	68f3      	ldr	r3, [r6, #12]
 800f320:	b183      	cbz	r3, 800f344 <_Balloc+0x50>
 800f322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f324:	68db      	ldr	r3, [r3, #12]
 800f326:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f32a:	b9b8      	cbnz	r0, 800f35c <_Balloc+0x68>
 800f32c:	2101      	movs	r1, #1
 800f32e:	fa01 f605 	lsl.w	r6, r1, r5
 800f332:	1d72      	adds	r2, r6, #5
 800f334:	0092      	lsls	r2, r2, #2
 800f336:	4620      	mov	r0, r4
 800f338:	f000 fb5a 	bl	800f9f0 <_calloc_r>
 800f33c:	b160      	cbz	r0, 800f358 <_Balloc+0x64>
 800f33e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f342:	e00e      	b.n	800f362 <_Balloc+0x6e>
 800f344:	2221      	movs	r2, #33	; 0x21
 800f346:	2104      	movs	r1, #4
 800f348:	4620      	mov	r0, r4
 800f34a:	f000 fb51 	bl	800f9f0 <_calloc_r>
 800f34e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f350:	60f0      	str	r0, [r6, #12]
 800f352:	68db      	ldr	r3, [r3, #12]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d1e4      	bne.n	800f322 <_Balloc+0x2e>
 800f358:	2000      	movs	r0, #0
 800f35a:	bd70      	pop	{r4, r5, r6, pc}
 800f35c:	6802      	ldr	r2, [r0, #0]
 800f35e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f362:	2300      	movs	r3, #0
 800f364:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f368:	e7f7      	b.n	800f35a <_Balloc+0x66>
 800f36a:	bf00      	nop
 800f36c:	0801ad4d 	.word	0x0801ad4d
 800f370:	0801add4 	.word	0x0801add4

0800f374 <_Bfree>:
 800f374:	b570      	push	{r4, r5, r6, lr}
 800f376:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f378:	4605      	mov	r5, r0
 800f37a:	460c      	mov	r4, r1
 800f37c:	b976      	cbnz	r6, 800f39c <_Bfree+0x28>
 800f37e:	2010      	movs	r0, #16
 800f380:	f7ff ffb0 	bl	800f2e4 <malloc>
 800f384:	4602      	mov	r2, r0
 800f386:	6268      	str	r0, [r5, #36]	; 0x24
 800f388:	b920      	cbnz	r0, 800f394 <_Bfree+0x20>
 800f38a:	4b09      	ldr	r3, [pc, #36]	; (800f3b0 <_Bfree+0x3c>)
 800f38c:	4809      	ldr	r0, [pc, #36]	; (800f3b4 <_Bfree+0x40>)
 800f38e:	218a      	movs	r1, #138	; 0x8a
 800f390:	f000 fd54 	bl	800fe3c <__assert_func>
 800f394:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f398:	6006      	str	r6, [r0, #0]
 800f39a:	60c6      	str	r6, [r0, #12]
 800f39c:	b13c      	cbz	r4, 800f3ae <_Bfree+0x3a>
 800f39e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f3a0:	6862      	ldr	r2, [r4, #4]
 800f3a2:	68db      	ldr	r3, [r3, #12]
 800f3a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f3a8:	6021      	str	r1, [r4, #0]
 800f3aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f3ae:	bd70      	pop	{r4, r5, r6, pc}
 800f3b0:	0801ad4d 	.word	0x0801ad4d
 800f3b4:	0801add4 	.word	0x0801add4

0800f3b8 <__multadd>:
 800f3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3bc:	690e      	ldr	r6, [r1, #16]
 800f3be:	4607      	mov	r7, r0
 800f3c0:	4698      	mov	r8, r3
 800f3c2:	460c      	mov	r4, r1
 800f3c4:	f101 0014 	add.w	r0, r1, #20
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	6805      	ldr	r5, [r0, #0]
 800f3cc:	b2a9      	uxth	r1, r5
 800f3ce:	fb02 8101 	mla	r1, r2, r1, r8
 800f3d2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f3d6:	0c2d      	lsrs	r5, r5, #16
 800f3d8:	fb02 c505 	mla	r5, r2, r5, ip
 800f3dc:	b289      	uxth	r1, r1
 800f3de:	3301      	adds	r3, #1
 800f3e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f3e4:	429e      	cmp	r6, r3
 800f3e6:	f840 1b04 	str.w	r1, [r0], #4
 800f3ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f3ee:	dcec      	bgt.n	800f3ca <__multadd+0x12>
 800f3f0:	f1b8 0f00 	cmp.w	r8, #0
 800f3f4:	d022      	beq.n	800f43c <__multadd+0x84>
 800f3f6:	68a3      	ldr	r3, [r4, #8]
 800f3f8:	42b3      	cmp	r3, r6
 800f3fa:	dc19      	bgt.n	800f430 <__multadd+0x78>
 800f3fc:	6861      	ldr	r1, [r4, #4]
 800f3fe:	4638      	mov	r0, r7
 800f400:	3101      	adds	r1, #1
 800f402:	f7ff ff77 	bl	800f2f4 <_Balloc>
 800f406:	4605      	mov	r5, r0
 800f408:	b928      	cbnz	r0, 800f416 <__multadd+0x5e>
 800f40a:	4602      	mov	r2, r0
 800f40c:	4b0d      	ldr	r3, [pc, #52]	; (800f444 <__multadd+0x8c>)
 800f40e:	480e      	ldr	r0, [pc, #56]	; (800f448 <__multadd+0x90>)
 800f410:	21b5      	movs	r1, #181	; 0xb5
 800f412:	f000 fd13 	bl	800fe3c <__assert_func>
 800f416:	6922      	ldr	r2, [r4, #16]
 800f418:	3202      	adds	r2, #2
 800f41a:	f104 010c 	add.w	r1, r4, #12
 800f41e:	0092      	lsls	r2, r2, #2
 800f420:	300c      	adds	r0, #12
 800f422:	f7fe fccb 	bl	800ddbc <memcpy>
 800f426:	4621      	mov	r1, r4
 800f428:	4638      	mov	r0, r7
 800f42a:	f7ff ffa3 	bl	800f374 <_Bfree>
 800f42e:	462c      	mov	r4, r5
 800f430:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f434:	3601      	adds	r6, #1
 800f436:	f8c3 8014 	str.w	r8, [r3, #20]
 800f43a:	6126      	str	r6, [r4, #16]
 800f43c:	4620      	mov	r0, r4
 800f43e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f442:	bf00      	nop
 800f444:	0801adc3 	.word	0x0801adc3
 800f448:	0801add4 	.word	0x0801add4

0800f44c <__hi0bits>:
 800f44c:	0c03      	lsrs	r3, r0, #16
 800f44e:	041b      	lsls	r3, r3, #16
 800f450:	b9d3      	cbnz	r3, 800f488 <__hi0bits+0x3c>
 800f452:	0400      	lsls	r0, r0, #16
 800f454:	2310      	movs	r3, #16
 800f456:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f45a:	bf04      	itt	eq
 800f45c:	0200      	lsleq	r0, r0, #8
 800f45e:	3308      	addeq	r3, #8
 800f460:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f464:	bf04      	itt	eq
 800f466:	0100      	lsleq	r0, r0, #4
 800f468:	3304      	addeq	r3, #4
 800f46a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f46e:	bf04      	itt	eq
 800f470:	0080      	lsleq	r0, r0, #2
 800f472:	3302      	addeq	r3, #2
 800f474:	2800      	cmp	r0, #0
 800f476:	db05      	blt.n	800f484 <__hi0bits+0x38>
 800f478:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f47c:	f103 0301 	add.w	r3, r3, #1
 800f480:	bf08      	it	eq
 800f482:	2320      	moveq	r3, #32
 800f484:	4618      	mov	r0, r3
 800f486:	4770      	bx	lr
 800f488:	2300      	movs	r3, #0
 800f48a:	e7e4      	b.n	800f456 <__hi0bits+0xa>

0800f48c <__lo0bits>:
 800f48c:	6803      	ldr	r3, [r0, #0]
 800f48e:	f013 0207 	ands.w	r2, r3, #7
 800f492:	4601      	mov	r1, r0
 800f494:	d00b      	beq.n	800f4ae <__lo0bits+0x22>
 800f496:	07da      	lsls	r2, r3, #31
 800f498:	d424      	bmi.n	800f4e4 <__lo0bits+0x58>
 800f49a:	0798      	lsls	r0, r3, #30
 800f49c:	bf49      	itett	mi
 800f49e:	085b      	lsrmi	r3, r3, #1
 800f4a0:	089b      	lsrpl	r3, r3, #2
 800f4a2:	2001      	movmi	r0, #1
 800f4a4:	600b      	strmi	r3, [r1, #0]
 800f4a6:	bf5c      	itt	pl
 800f4a8:	600b      	strpl	r3, [r1, #0]
 800f4aa:	2002      	movpl	r0, #2
 800f4ac:	4770      	bx	lr
 800f4ae:	b298      	uxth	r0, r3
 800f4b0:	b9b0      	cbnz	r0, 800f4e0 <__lo0bits+0x54>
 800f4b2:	0c1b      	lsrs	r3, r3, #16
 800f4b4:	2010      	movs	r0, #16
 800f4b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f4ba:	bf04      	itt	eq
 800f4bc:	0a1b      	lsreq	r3, r3, #8
 800f4be:	3008      	addeq	r0, #8
 800f4c0:	071a      	lsls	r2, r3, #28
 800f4c2:	bf04      	itt	eq
 800f4c4:	091b      	lsreq	r3, r3, #4
 800f4c6:	3004      	addeq	r0, #4
 800f4c8:	079a      	lsls	r2, r3, #30
 800f4ca:	bf04      	itt	eq
 800f4cc:	089b      	lsreq	r3, r3, #2
 800f4ce:	3002      	addeq	r0, #2
 800f4d0:	07da      	lsls	r2, r3, #31
 800f4d2:	d403      	bmi.n	800f4dc <__lo0bits+0x50>
 800f4d4:	085b      	lsrs	r3, r3, #1
 800f4d6:	f100 0001 	add.w	r0, r0, #1
 800f4da:	d005      	beq.n	800f4e8 <__lo0bits+0x5c>
 800f4dc:	600b      	str	r3, [r1, #0]
 800f4de:	4770      	bx	lr
 800f4e0:	4610      	mov	r0, r2
 800f4e2:	e7e8      	b.n	800f4b6 <__lo0bits+0x2a>
 800f4e4:	2000      	movs	r0, #0
 800f4e6:	4770      	bx	lr
 800f4e8:	2020      	movs	r0, #32
 800f4ea:	4770      	bx	lr

0800f4ec <__i2b>:
 800f4ec:	b510      	push	{r4, lr}
 800f4ee:	460c      	mov	r4, r1
 800f4f0:	2101      	movs	r1, #1
 800f4f2:	f7ff feff 	bl	800f2f4 <_Balloc>
 800f4f6:	4602      	mov	r2, r0
 800f4f8:	b928      	cbnz	r0, 800f506 <__i2b+0x1a>
 800f4fa:	4b05      	ldr	r3, [pc, #20]	; (800f510 <__i2b+0x24>)
 800f4fc:	4805      	ldr	r0, [pc, #20]	; (800f514 <__i2b+0x28>)
 800f4fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f502:	f000 fc9b 	bl	800fe3c <__assert_func>
 800f506:	2301      	movs	r3, #1
 800f508:	6144      	str	r4, [r0, #20]
 800f50a:	6103      	str	r3, [r0, #16]
 800f50c:	bd10      	pop	{r4, pc}
 800f50e:	bf00      	nop
 800f510:	0801adc3 	.word	0x0801adc3
 800f514:	0801add4 	.word	0x0801add4

0800f518 <__multiply>:
 800f518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f51c:	4614      	mov	r4, r2
 800f51e:	690a      	ldr	r2, [r1, #16]
 800f520:	6923      	ldr	r3, [r4, #16]
 800f522:	429a      	cmp	r2, r3
 800f524:	bfb8      	it	lt
 800f526:	460b      	movlt	r3, r1
 800f528:	460d      	mov	r5, r1
 800f52a:	bfbc      	itt	lt
 800f52c:	4625      	movlt	r5, r4
 800f52e:	461c      	movlt	r4, r3
 800f530:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800f534:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f538:	68ab      	ldr	r3, [r5, #8]
 800f53a:	6869      	ldr	r1, [r5, #4]
 800f53c:	eb0a 0709 	add.w	r7, sl, r9
 800f540:	42bb      	cmp	r3, r7
 800f542:	b085      	sub	sp, #20
 800f544:	bfb8      	it	lt
 800f546:	3101      	addlt	r1, #1
 800f548:	f7ff fed4 	bl	800f2f4 <_Balloc>
 800f54c:	b930      	cbnz	r0, 800f55c <__multiply+0x44>
 800f54e:	4602      	mov	r2, r0
 800f550:	4b42      	ldr	r3, [pc, #264]	; (800f65c <__multiply+0x144>)
 800f552:	4843      	ldr	r0, [pc, #268]	; (800f660 <__multiply+0x148>)
 800f554:	f240 115d 	movw	r1, #349	; 0x15d
 800f558:	f000 fc70 	bl	800fe3c <__assert_func>
 800f55c:	f100 0614 	add.w	r6, r0, #20
 800f560:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f564:	4633      	mov	r3, r6
 800f566:	2200      	movs	r2, #0
 800f568:	4543      	cmp	r3, r8
 800f56a:	d31e      	bcc.n	800f5aa <__multiply+0x92>
 800f56c:	f105 0c14 	add.w	ip, r5, #20
 800f570:	f104 0314 	add.w	r3, r4, #20
 800f574:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f578:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f57c:	9202      	str	r2, [sp, #8]
 800f57e:	ebac 0205 	sub.w	r2, ip, r5
 800f582:	3a15      	subs	r2, #21
 800f584:	f022 0203 	bic.w	r2, r2, #3
 800f588:	3204      	adds	r2, #4
 800f58a:	f105 0115 	add.w	r1, r5, #21
 800f58e:	458c      	cmp	ip, r1
 800f590:	bf38      	it	cc
 800f592:	2204      	movcc	r2, #4
 800f594:	9201      	str	r2, [sp, #4]
 800f596:	9a02      	ldr	r2, [sp, #8]
 800f598:	9303      	str	r3, [sp, #12]
 800f59a:	429a      	cmp	r2, r3
 800f59c:	d808      	bhi.n	800f5b0 <__multiply+0x98>
 800f59e:	2f00      	cmp	r7, #0
 800f5a0:	dc55      	bgt.n	800f64e <__multiply+0x136>
 800f5a2:	6107      	str	r7, [r0, #16]
 800f5a4:	b005      	add	sp, #20
 800f5a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5aa:	f843 2b04 	str.w	r2, [r3], #4
 800f5ae:	e7db      	b.n	800f568 <__multiply+0x50>
 800f5b0:	f8b3 a000 	ldrh.w	sl, [r3]
 800f5b4:	f1ba 0f00 	cmp.w	sl, #0
 800f5b8:	d020      	beq.n	800f5fc <__multiply+0xe4>
 800f5ba:	f105 0e14 	add.w	lr, r5, #20
 800f5be:	46b1      	mov	r9, r6
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f5c6:	f8d9 b000 	ldr.w	fp, [r9]
 800f5ca:	b2a1      	uxth	r1, r4
 800f5cc:	fa1f fb8b 	uxth.w	fp, fp
 800f5d0:	fb0a b101 	mla	r1, sl, r1, fp
 800f5d4:	4411      	add	r1, r2
 800f5d6:	f8d9 2000 	ldr.w	r2, [r9]
 800f5da:	0c24      	lsrs	r4, r4, #16
 800f5dc:	0c12      	lsrs	r2, r2, #16
 800f5de:	fb0a 2404 	mla	r4, sl, r4, r2
 800f5e2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f5e6:	b289      	uxth	r1, r1
 800f5e8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f5ec:	45f4      	cmp	ip, lr
 800f5ee:	f849 1b04 	str.w	r1, [r9], #4
 800f5f2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f5f6:	d8e4      	bhi.n	800f5c2 <__multiply+0xaa>
 800f5f8:	9901      	ldr	r1, [sp, #4]
 800f5fa:	5072      	str	r2, [r6, r1]
 800f5fc:	9a03      	ldr	r2, [sp, #12]
 800f5fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f602:	3304      	adds	r3, #4
 800f604:	f1b9 0f00 	cmp.w	r9, #0
 800f608:	d01f      	beq.n	800f64a <__multiply+0x132>
 800f60a:	6834      	ldr	r4, [r6, #0]
 800f60c:	f105 0114 	add.w	r1, r5, #20
 800f610:	46b6      	mov	lr, r6
 800f612:	f04f 0a00 	mov.w	sl, #0
 800f616:	880a      	ldrh	r2, [r1, #0]
 800f618:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f61c:	fb09 b202 	mla	r2, r9, r2, fp
 800f620:	4492      	add	sl, r2
 800f622:	b2a4      	uxth	r4, r4
 800f624:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f628:	f84e 4b04 	str.w	r4, [lr], #4
 800f62c:	f851 4b04 	ldr.w	r4, [r1], #4
 800f630:	f8be 2000 	ldrh.w	r2, [lr]
 800f634:	0c24      	lsrs	r4, r4, #16
 800f636:	fb09 2404 	mla	r4, r9, r4, r2
 800f63a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f63e:	458c      	cmp	ip, r1
 800f640:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f644:	d8e7      	bhi.n	800f616 <__multiply+0xfe>
 800f646:	9a01      	ldr	r2, [sp, #4]
 800f648:	50b4      	str	r4, [r6, r2]
 800f64a:	3604      	adds	r6, #4
 800f64c:	e7a3      	b.n	800f596 <__multiply+0x7e>
 800f64e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f652:	2b00      	cmp	r3, #0
 800f654:	d1a5      	bne.n	800f5a2 <__multiply+0x8a>
 800f656:	3f01      	subs	r7, #1
 800f658:	e7a1      	b.n	800f59e <__multiply+0x86>
 800f65a:	bf00      	nop
 800f65c:	0801adc3 	.word	0x0801adc3
 800f660:	0801add4 	.word	0x0801add4

0800f664 <__pow5mult>:
 800f664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f668:	4615      	mov	r5, r2
 800f66a:	f012 0203 	ands.w	r2, r2, #3
 800f66e:	4606      	mov	r6, r0
 800f670:	460f      	mov	r7, r1
 800f672:	d007      	beq.n	800f684 <__pow5mult+0x20>
 800f674:	4c25      	ldr	r4, [pc, #148]	; (800f70c <__pow5mult+0xa8>)
 800f676:	3a01      	subs	r2, #1
 800f678:	2300      	movs	r3, #0
 800f67a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f67e:	f7ff fe9b 	bl	800f3b8 <__multadd>
 800f682:	4607      	mov	r7, r0
 800f684:	10ad      	asrs	r5, r5, #2
 800f686:	d03d      	beq.n	800f704 <__pow5mult+0xa0>
 800f688:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f68a:	b97c      	cbnz	r4, 800f6ac <__pow5mult+0x48>
 800f68c:	2010      	movs	r0, #16
 800f68e:	f7ff fe29 	bl	800f2e4 <malloc>
 800f692:	4602      	mov	r2, r0
 800f694:	6270      	str	r0, [r6, #36]	; 0x24
 800f696:	b928      	cbnz	r0, 800f6a4 <__pow5mult+0x40>
 800f698:	4b1d      	ldr	r3, [pc, #116]	; (800f710 <__pow5mult+0xac>)
 800f69a:	481e      	ldr	r0, [pc, #120]	; (800f714 <__pow5mult+0xb0>)
 800f69c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f6a0:	f000 fbcc 	bl	800fe3c <__assert_func>
 800f6a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f6a8:	6004      	str	r4, [r0, #0]
 800f6aa:	60c4      	str	r4, [r0, #12]
 800f6ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f6b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f6b4:	b94c      	cbnz	r4, 800f6ca <__pow5mult+0x66>
 800f6b6:	f240 2171 	movw	r1, #625	; 0x271
 800f6ba:	4630      	mov	r0, r6
 800f6bc:	f7ff ff16 	bl	800f4ec <__i2b>
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f6c6:	4604      	mov	r4, r0
 800f6c8:	6003      	str	r3, [r0, #0]
 800f6ca:	f04f 0900 	mov.w	r9, #0
 800f6ce:	07eb      	lsls	r3, r5, #31
 800f6d0:	d50a      	bpl.n	800f6e8 <__pow5mult+0x84>
 800f6d2:	4639      	mov	r1, r7
 800f6d4:	4622      	mov	r2, r4
 800f6d6:	4630      	mov	r0, r6
 800f6d8:	f7ff ff1e 	bl	800f518 <__multiply>
 800f6dc:	4639      	mov	r1, r7
 800f6de:	4680      	mov	r8, r0
 800f6e0:	4630      	mov	r0, r6
 800f6e2:	f7ff fe47 	bl	800f374 <_Bfree>
 800f6e6:	4647      	mov	r7, r8
 800f6e8:	106d      	asrs	r5, r5, #1
 800f6ea:	d00b      	beq.n	800f704 <__pow5mult+0xa0>
 800f6ec:	6820      	ldr	r0, [r4, #0]
 800f6ee:	b938      	cbnz	r0, 800f700 <__pow5mult+0x9c>
 800f6f0:	4622      	mov	r2, r4
 800f6f2:	4621      	mov	r1, r4
 800f6f4:	4630      	mov	r0, r6
 800f6f6:	f7ff ff0f 	bl	800f518 <__multiply>
 800f6fa:	6020      	str	r0, [r4, #0]
 800f6fc:	f8c0 9000 	str.w	r9, [r0]
 800f700:	4604      	mov	r4, r0
 800f702:	e7e4      	b.n	800f6ce <__pow5mult+0x6a>
 800f704:	4638      	mov	r0, r7
 800f706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f70a:	bf00      	nop
 800f70c:	0801af28 	.word	0x0801af28
 800f710:	0801ad4d 	.word	0x0801ad4d
 800f714:	0801add4 	.word	0x0801add4

0800f718 <__lshift>:
 800f718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f71c:	460c      	mov	r4, r1
 800f71e:	6849      	ldr	r1, [r1, #4]
 800f720:	6923      	ldr	r3, [r4, #16]
 800f722:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f726:	68a3      	ldr	r3, [r4, #8]
 800f728:	4607      	mov	r7, r0
 800f72a:	4691      	mov	r9, r2
 800f72c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f730:	f108 0601 	add.w	r6, r8, #1
 800f734:	42b3      	cmp	r3, r6
 800f736:	db0b      	blt.n	800f750 <__lshift+0x38>
 800f738:	4638      	mov	r0, r7
 800f73a:	f7ff fddb 	bl	800f2f4 <_Balloc>
 800f73e:	4605      	mov	r5, r0
 800f740:	b948      	cbnz	r0, 800f756 <__lshift+0x3e>
 800f742:	4602      	mov	r2, r0
 800f744:	4b28      	ldr	r3, [pc, #160]	; (800f7e8 <__lshift+0xd0>)
 800f746:	4829      	ldr	r0, [pc, #164]	; (800f7ec <__lshift+0xd4>)
 800f748:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f74c:	f000 fb76 	bl	800fe3c <__assert_func>
 800f750:	3101      	adds	r1, #1
 800f752:	005b      	lsls	r3, r3, #1
 800f754:	e7ee      	b.n	800f734 <__lshift+0x1c>
 800f756:	2300      	movs	r3, #0
 800f758:	f100 0114 	add.w	r1, r0, #20
 800f75c:	f100 0210 	add.w	r2, r0, #16
 800f760:	4618      	mov	r0, r3
 800f762:	4553      	cmp	r3, sl
 800f764:	db33      	blt.n	800f7ce <__lshift+0xb6>
 800f766:	6920      	ldr	r0, [r4, #16]
 800f768:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f76c:	f104 0314 	add.w	r3, r4, #20
 800f770:	f019 091f 	ands.w	r9, r9, #31
 800f774:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f778:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f77c:	d02b      	beq.n	800f7d6 <__lshift+0xbe>
 800f77e:	f1c9 0e20 	rsb	lr, r9, #32
 800f782:	468a      	mov	sl, r1
 800f784:	2200      	movs	r2, #0
 800f786:	6818      	ldr	r0, [r3, #0]
 800f788:	fa00 f009 	lsl.w	r0, r0, r9
 800f78c:	4302      	orrs	r2, r0
 800f78e:	f84a 2b04 	str.w	r2, [sl], #4
 800f792:	f853 2b04 	ldr.w	r2, [r3], #4
 800f796:	459c      	cmp	ip, r3
 800f798:	fa22 f20e 	lsr.w	r2, r2, lr
 800f79c:	d8f3      	bhi.n	800f786 <__lshift+0x6e>
 800f79e:	ebac 0304 	sub.w	r3, ip, r4
 800f7a2:	3b15      	subs	r3, #21
 800f7a4:	f023 0303 	bic.w	r3, r3, #3
 800f7a8:	3304      	adds	r3, #4
 800f7aa:	f104 0015 	add.w	r0, r4, #21
 800f7ae:	4584      	cmp	ip, r0
 800f7b0:	bf38      	it	cc
 800f7b2:	2304      	movcc	r3, #4
 800f7b4:	50ca      	str	r2, [r1, r3]
 800f7b6:	b10a      	cbz	r2, 800f7bc <__lshift+0xa4>
 800f7b8:	f108 0602 	add.w	r6, r8, #2
 800f7bc:	3e01      	subs	r6, #1
 800f7be:	4638      	mov	r0, r7
 800f7c0:	612e      	str	r6, [r5, #16]
 800f7c2:	4621      	mov	r1, r4
 800f7c4:	f7ff fdd6 	bl	800f374 <_Bfree>
 800f7c8:	4628      	mov	r0, r5
 800f7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800f7d2:	3301      	adds	r3, #1
 800f7d4:	e7c5      	b.n	800f762 <__lshift+0x4a>
 800f7d6:	3904      	subs	r1, #4
 800f7d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800f7e0:	459c      	cmp	ip, r3
 800f7e2:	d8f9      	bhi.n	800f7d8 <__lshift+0xc0>
 800f7e4:	e7ea      	b.n	800f7bc <__lshift+0xa4>
 800f7e6:	bf00      	nop
 800f7e8:	0801adc3 	.word	0x0801adc3
 800f7ec:	0801add4 	.word	0x0801add4

0800f7f0 <__mcmp>:
 800f7f0:	b530      	push	{r4, r5, lr}
 800f7f2:	6902      	ldr	r2, [r0, #16]
 800f7f4:	690c      	ldr	r4, [r1, #16]
 800f7f6:	1b12      	subs	r2, r2, r4
 800f7f8:	d10e      	bne.n	800f818 <__mcmp+0x28>
 800f7fa:	f100 0314 	add.w	r3, r0, #20
 800f7fe:	3114      	adds	r1, #20
 800f800:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f804:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f808:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f80c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f810:	42a5      	cmp	r5, r4
 800f812:	d003      	beq.n	800f81c <__mcmp+0x2c>
 800f814:	d305      	bcc.n	800f822 <__mcmp+0x32>
 800f816:	2201      	movs	r2, #1
 800f818:	4610      	mov	r0, r2
 800f81a:	bd30      	pop	{r4, r5, pc}
 800f81c:	4283      	cmp	r3, r0
 800f81e:	d3f3      	bcc.n	800f808 <__mcmp+0x18>
 800f820:	e7fa      	b.n	800f818 <__mcmp+0x28>
 800f822:	f04f 32ff 	mov.w	r2, #4294967295
 800f826:	e7f7      	b.n	800f818 <__mcmp+0x28>

0800f828 <__mdiff>:
 800f828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f82c:	460c      	mov	r4, r1
 800f82e:	4606      	mov	r6, r0
 800f830:	4611      	mov	r1, r2
 800f832:	4620      	mov	r0, r4
 800f834:	4617      	mov	r7, r2
 800f836:	f7ff ffdb 	bl	800f7f0 <__mcmp>
 800f83a:	1e05      	subs	r5, r0, #0
 800f83c:	d110      	bne.n	800f860 <__mdiff+0x38>
 800f83e:	4629      	mov	r1, r5
 800f840:	4630      	mov	r0, r6
 800f842:	f7ff fd57 	bl	800f2f4 <_Balloc>
 800f846:	b930      	cbnz	r0, 800f856 <__mdiff+0x2e>
 800f848:	4b39      	ldr	r3, [pc, #228]	; (800f930 <__mdiff+0x108>)
 800f84a:	4602      	mov	r2, r0
 800f84c:	f240 2132 	movw	r1, #562	; 0x232
 800f850:	4838      	ldr	r0, [pc, #224]	; (800f934 <__mdiff+0x10c>)
 800f852:	f000 faf3 	bl	800fe3c <__assert_func>
 800f856:	2301      	movs	r3, #1
 800f858:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f85c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f860:	bfa4      	itt	ge
 800f862:	463b      	movge	r3, r7
 800f864:	4627      	movge	r7, r4
 800f866:	4630      	mov	r0, r6
 800f868:	6879      	ldr	r1, [r7, #4]
 800f86a:	bfa6      	itte	ge
 800f86c:	461c      	movge	r4, r3
 800f86e:	2500      	movge	r5, #0
 800f870:	2501      	movlt	r5, #1
 800f872:	f7ff fd3f 	bl	800f2f4 <_Balloc>
 800f876:	b920      	cbnz	r0, 800f882 <__mdiff+0x5a>
 800f878:	4b2d      	ldr	r3, [pc, #180]	; (800f930 <__mdiff+0x108>)
 800f87a:	4602      	mov	r2, r0
 800f87c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f880:	e7e6      	b.n	800f850 <__mdiff+0x28>
 800f882:	693e      	ldr	r6, [r7, #16]
 800f884:	60c5      	str	r5, [r0, #12]
 800f886:	6925      	ldr	r5, [r4, #16]
 800f888:	f107 0114 	add.w	r1, r7, #20
 800f88c:	f104 0914 	add.w	r9, r4, #20
 800f890:	f100 0e14 	add.w	lr, r0, #20
 800f894:	f107 0210 	add.w	r2, r7, #16
 800f898:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800f89c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800f8a0:	46f2      	mov	sl, lr
 800f8a2:	2700      	movs	r7, #0
 800f8a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800f8a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f8ac:	fa1f f883 	uxth.w	r8, r3
 800f8b0:	fa17 f78b 	uxtah	r7, r7, fp
 800f8b4:	0c1b      	lsrs	r3, r3, #16
 800f8b6:	eba7 0808 	sub.w	r8, r7, r8
 800f8ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f8be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f8c2:	fa1f f888 	uxth.w	r8, r8
 800f8c6:	141f      	asrs	r7, r3, #16
 800f8c8:	454d      	cmp	r5, r9
 800f8ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f8ce:	f84a 3b04 	str.w	r3, [sl], #4
 800f8d2:	d8e7      	bhi.n	800f8a4 <__mdiff+0x7c>
 800f8d4:	1b2b      	subs	r3, r5, r4
 800f8d6:	3b15      	subs	r3, #21
 800f8d8:	f023 0303 	bic.w	r3, r3, #3
 800f8dc:	3304      	adds	r3, #4
 800f8de:	3415      	adds	r4, #21
 800f8e0:	42a5      	cmp	r5, r4
 800f8e2:	bf38      	it	cc
 800f8e4:	2304      	movcc	r3, #4
 800f8e6:	4419      	add	r1, r3
 800f8e8:	4473      	add	r3, lr
 800f8ea:	469e      	mov	lr, r3
 800f8ec:	460d      	mov	r5, r1
 800f8ee:	4565      	cmp	r5, ip
 800f8f0:	d30e      	bcc.n	800f910 <__mdiff+0xe8>
 800f8f2:	f10c 0203 	add.w	r2, ip, #3
 800f8f6:	1a52      	subs	r2, r2, r1
 800f8f8:	f022 0203 	bic.w	r2, r2, #3
 800f8fc:	3903      	subs	r1, #3
 800f8fe:	458c      	cmp	ip, r1
 800f900:	bf38      	it	cc
 800f902:	2200      	movcc	r2, #0
 800f904:	441a      	add	r2, r3
 800f906:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f90a:	b17b      	cbz	r3, 800f92c <__mdiff+0x104>
 800f90c:	6106      	str	r6, [r0, #16]
 800f90e:	e7a5      	b.n	800f85c <__mdiff+0x34>
 800f910:	f855 8b04 	ldr.w	r8, [r5], #4
 800f914:	fa17 f488 	uxtah	r4, r7, r8
 800f918:	1422      	asrs	r2, r4, #16
 800f91a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800f91e:	b2a4      	uxth	r4, r4
 800f920:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800f924:	f84e 4b04 	str.w	r4, [lr], #4
 800f928:	1417      	asrs	r7, r2, #16
 800f92a:	e7e0      	b.n	800f8ee <__mdiff+0xc6>
 800f92c:	3e01      	subs	r6, #1
 800f92e:	e7ea      	b.n	800f906 <__mdiff+0xde>
 800f930:	0801adc3 	.word	0x0801adc3
 800f934:	0801add4 	.word	0x0801add4

0800f938 <__d2b>:
 800f938:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f93c:	4689      	mov	r9, r1
 800f93e:	2101      	movs	r1, #1
 800f940:	ec57 6b10 	vmov	r6, r7, d0
 800f944:	4690      	mov	r8, r2
 800f946:	f7ff fcd5 	bl	800f2f4 <_Balloc>
 800f94a:	4604      	mov	r4, r0
 800f94c:	b930      	cbnz	r0, 800f95c <__d2b+0x24>
 800f94e:	4602      	mov	r2, r0
 800f950:	4b25      	ldr	r3, [pc, #148]	; (800f9e8 <__d2b+0xb0>)
 800f952:	4826      	ldr	r0, [pc, #152]	; (800f9ec <__d2b+0xb4>)
 800f954:	f240 310a 	movw	r1, #778	; 0x30a
 800f958:	f000 fa70 	bl	800fe3c <__assert_func>
 800f95c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f960:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f964:	bb35      	cbnz	r5, 800f9b4 <__d2b+0x7c>
 800f966:	2e00      	cmp	r6, #0
 800f968:	9301      	str	r3, [sp, #4]
 800f96a:	d028      	beq.n	800f9be <__d2b+0x86>
 800f96c:	4668      	mov	r0, sp
 800f96e:	9600      	str	r6, [sp, #0]
 800f970:	f7ff fd8c 	bl	800f48c <__lo0bits>
 800f974:	9900      	ldr	r1, [sp, #0]
 800f976:	b300      	cbz	r0, 800f9ba <__d2b+0x82>
 800f978:	9a01      	ldr	r2, [sp, #4]
 800f97a:	f1c0 0320 	rsb	r3, r0, #32
 800f97e:	fa02 f303 	lsl.w	r3, r2, r3
 800f982:	430b      	orrs	r3, r1
 800f984:	40c2      	lsrs	r2, r0
 800f986:	6163      	str	r3, [r4, #20]
 800f988:	9201      	str	r2, [sp, #4]
 800f98a:	9b01      	ldr	r3, [sp, #4]
 800f98c:	61a3      	str	r3, [r4, #24]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	bf14      	ite	ne
 800f992:	2202      	movne	r2, #2
 800f994:	2201      	moveq	r2, #1
 800f996:	6122      	str	r2, [r4, #16]
 800f998:	b1d5      	cbz	r5, 800f9d0 <__d2b+0x98>
 800f99a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f99e:	4405      	add	r5, r0
 800f9a0:	f8c9 5000 	str.w	r5, [r9]
 800f9a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f9a8:	f8c8 0000 	str.w	r0, [r8]
 800f9ac:	4620      	mov	r0, r4
 800f9ae:	b003      	add	sp, #12
 800f9b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f9b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f9b8:	e7d5      	b.n	800f966 <__d2b+0x2e>
 800f9ba:	6161      	str	r1, [r4, #20]
 800f9bc:	e7e5      	b.n	800f98a <__d2b+0x52>
 800f9be:	a801      	add	r0, sp, #4
 800f9c0:	f7ff fd64 	bl	800f48c <__lo0bits>
 800f9c4:	9b01      	ldr	r3, [sp, #4]
 800f9c6:	6163      	str	r3, [r4, #20]
 800f9c8:	2201      	movs	r2, #1
 800f9ca:	6122      	str	r2, [r4, #16]
 800f9cc:	3020      	adds	r0, #32
 800f9ce:	e7e3      	b.n	800f998 <__d2b+0x60>
 800f9d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f9d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f9d8:	f8c9 0000 	str.w	r0, [r9]
 800f9dc:	6918      	ldr	r0, [r3, #16]
 800f9de:	f7ff fd35 	bl	800f44c <__hi0bits>
 800f9e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f9e6:	e7df      	b.n	800f9a8 <__d2b+0x70>
 800f9e8:	0801adc3 	.word	0x0801adc3
 800f9ec:	0801add4 	.word	0x0801add4

0800f9f0 <_calloc_r>:
 800f9f0:	b513      	push	{r0, r1, r4, lr}
 800f9f2:	434a      	muls	r2, r1
 800f9f4:	4611      	mov	r1, r2
 800f9f6:	9201      	str	r2, [sp, #4]
 800f9f8:	f000 f85a 	bl	800fab0 <_malloc_r>
 800f9fc:	4604      	mov	r4, r0
 800f9fe:	b118      	cbz	r0, 800fa08 <_calloc_r+0x18>
 800fa00:	9a01      	ldr	r2, [sp, #4]
 800fa02:	2100      	movs	r1, #0
 800fa04:	f7fe f9e8 	bl	800ddd8 <memset>
 800fa08:	4620      	mov	r0, r4
 800fa0a:	b002      	add	sp, #8
 800fa0c:	bd10      	pop	{r4, pc}
	...

0800fa10 <_free_r>:
 800fa10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fa12:	2900      	cmp	r1, #0
 800fa14:	d048      	beq.n	800faa8 <_free_r+0x98>
 800fa16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa1a:	9001      	str	r0, [sp, #4]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	f1a1 0404 	sub.w	r4, r1, #4
 800fa22:	bfb8      	it	lt
 800fa24:	18e4      	addlt	r4, r4, r3
 800fa26:	f000 fa65 	bl	800fef4 <__malloc_lock>
 800fa2a:	4a20      	ldr	r2, [pc, #128]	; (800faac <_free_r+0x9c>)
 800fa2c:	9801      	ldr	r0, [sp, #4]
 800fa2e:	6813      	ldr	r3, [r2, #0]
 800fa30:	4615      	mov	r5, r2
 800fa32:	b933      	cbnz	r3, 800fa42 <_free_r+0x32>
 800fa34:	6063      	str	r3, [r4, #4]
 800fa36:	6014      	str	r4, [r2, #0]
 800fa38:	b003      	add	sp, #12
 800fa3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fa3e:	f000 ba5f 	b.w	800ff00 <__malloc_unlock>
 800fa42:	42a3      	cmp	r3, r4
 800fa44:	d90b      	bls.n	800fa5e <_free_r+0x4e>
 800fa46:	6821      	ldr	r1, [r4, #0]
 800fa48:	1862      	adds	r2, r4, r1
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	bf04      	itt	eq
 800fa4e:	681a      	ldreq	r2, [r3, #0]
 800fa50:	685b      	ldreq	r3, [r3, #4]
 800fa52:	6063      	str	r3, [r4, #4]
 800fa54:	bf04      	itt	eq
 800fa56:	1852      	addeq	r2, r2, r1
 800fa58:	6022      	streq	r2, [r4, #0]
 800fa5a:	602c      	str	r4, [r5, #0]
 800fa5c:	e7ec      	b.n	800fa38 <_free_r+0x28>
 800fa5e:	461a      	mov	r2, r3
 800fa60:	685b      	ldr	r3, [r3, #4]
 800fa62:	b10b      	cbz	r3, 800fa68 <_free_r+0x58>
 800fa64:	42a3      	cmp	r3, r4
 800fa66:	d9fa      	bls.n	800fa5e <_free_r+0x4e>
 800fa68:	6811      	ldr	r1, [r2, #0]
 800fa6a:	1855      	adds	r5, r2, r1
 800fa6c:	42a5      	cmp	r5, r4
 800fa6e:	d10b      	bne.n	800fa88 <_free_r+0x78>
 800fa70:	6824      	ldr	r4, [r4, #0]
 800fa72:	4421      	add	r1, r4
 800fa74:	1854      	adds	r4, r2, r1
 800fa76:	42a3      	cmp	r3, r4
 800fa78:	6011      	str	r1, [r2, #0]
 800fa7a:	d1dd      	bne.n	800fa38 <_free_r+0x28>
 800fa7c:	681c      	ldr	r4, [r3, #0]
 800fa7e:	685b      	ldr	r3, [r3, #4]
 800fa80:	6053      	str	r3, [r2, #4]
 800fa82:	4421      	add	r1, r4
 800fa84:	6011      	str	r1, [r2, #0]
 800fa86:	e7d7      	b.n	800fa38 <_free_r+0x28>
 800fa88:	d902      	bls.n	800fa90 <_free_r+0x80>
 800fa8a:	230c      	movs	r3, #12
 800fa8c:	6003      	str	r3, [r0, #0]
 800fa8e:	e7d3      	b.n	800fa38 <_free_r+0x28>
 800fa90:	6825      	ldr	r5, [r4, #0]
 800fa92:	1961      	adds	r1, r4, r5
 800fa94:	428b      	cmp	r3, r1
 800fa96:	bf04      	itt	eq
 800fa98:	6819      	ldreq	r1, [r3, #0]
 800fa9a:	685b      	ldreq	r3, [r3, #4]
 800fa9c:	6063      	str	r3, [r4, #4]
 800fa9e:	bf04      	itt	eq
 800faa0:	1949      	addeq	r1, r1, r5
 800faa2:	6021      	streq	r1, [r4, #0]
 800faa4:	6054      	str	r4, [r2, #4]
 800faa6:	e7c7      	b.n	800fa38 <_free_r+0x28>
 800faa8:	b003      	add	sp, #12
 800faaa:	bd30      	pop	{r4, r5, pc}
 800faac:	24000940 	.word	0x24000940

0800fab0 <_malloc_r>:
 800fab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fab2:	1ccd      	adds	r5, r1, #3
 800fab4:	f025 0503 	bic.w	r5, r5, #3
 800fab8:	3508      	adds	r5, #8
 800faba:	2d0c      	cmp	r5, #12
 800fabc:	bf38      	it	cc
 800fabe:	250c      	movcc	r5, #12
 800fac0:	2d00      	cmp	r5, #0
 800fac2:	4606      	mov	r6, r0
 800fac4:	db01      	blt.n	800faca <_malloc_r+0x1a>
 800fac6:	42a9      	cmp	r1, r5
 800fac8:	d903      	bls.n	800fad2 <_malloc_r+0x22>
 800faca:	230c      	movs	r3, #12
 800facc:	6033      	str	r3, [r6, #0]
 800face:	2000      	movs	r0, #0
 800fad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fad2:	f000 fa0f 	bl	800fef4 <__malloc_lock>
 800fad6:	4921      	ldr	r1, [pc, #132]	; (800fb5c <_malloc_r+0xac>)
 800fad8:	680a      	ldr	r2, [r1, #0]
 800fada:	4614      	mov	r4, r2
 800fadc:	b99c      	cbnz	r4, 800fb06 <_malloc_r+0x56>
 800fade:	4f20      	ldr	r7, [pc, #128]	; (800fb60 <_malloc_r+0xb0>)
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	b923      	cbnz	r3, 800faee <_malloc_r+0x3e>
 800fae4:	4621      	mov	r1, r4
 800fae6:	4630      	mov	r0, r6
 800fae8:	f000 f998 	bl	800fe1c <_sbrk_r>
 800faec:	6038      	str	r0, [r7, #0]
 800faee:	4629      	mov	r1, r5
 800faf0:	4630      	mov	r0, r6
 800faf2:	f000 f993 	bl	800fe1c <_sbrk_r>
 800faf6:	1c43      	adds	r3, r0, #1
 800faf8:	d123      	bne.n	800fb42 <_malloc_r+0x92>
 800fafa:	230c      	movs	r3, #12
 800fafc:	6033      	str	r3, [r6, #0]
 800fafe:	4630      	mov	r0, r6
 800fb00:	f000 f9fe 	bl	800ff00 <__malloc_unlock>
 800fb04:	e7e3      	b.n	800face <_malloc_r+0x1e>
 800fb06:	6823      	ldr	r3, [r4, #0]
 800fb08:	1b5b      	subs	r3, r3, r5
 800fb0a:	d417      	bmi.n	800fb3c <_malloc_r+0x8c>
 800fb0c:	2b0b      	cmp	r3, #11
 800fb0e:	d903      	bls.n	800fb18 <_malloc_r+0x68>
 800fb10:	6023      	str	r3, [r4, #0]
 800fb12:	441c      	add	r4, r3
 800fb14:	6025      	str	r5, [r4, #0]
 800fb16:	e004      	b.n	800fb22 <_malloc_r+0x72>
 800fb18:	6863      	ldr	r3, [r4, #4]
 800fb1a:	42a2      	cmp	r2, r4
 800fb1c:	bf0c      	ite	eq
 800fb1e:	600b      	streq	r3, [r1, #0]
 800fb20:	6053      	strne	r3, [r2, #4]
 800fb22:	4630      	mov	r0, r6
 800fb24:	f000 f9ec 	bl	800ff00 <__malloc_unlock>
 800fb28:	f104 000b 	add.w	r0, r4, #11
 800fb2c:	1d23      	adds	r3, r4, #4
 800fb2e:	f020 0007 	bic.w	r0, r0, #7
 800fb32:	1ac2      	subs	r2, r0, r3
 800fb34:	d0cc      	beq.n	800fad0 <_malloc_r+0x20>
 800fb36:	1a1b      	subs	r3, r3, r0
 800fb38:	50a3      	str	r3, [r4, r2]
 800fb3a:	e7c9      	b.n	800fad0 <_malloc_r+0x20>
 800fb3c:	4622      	mov	r2, r4
 800fb3e:	6864      	ldr	r4, [r4, #4]
 800fb40:	e7cc      	b.n	800fadc <_malloc_r+0x2c>
 800fb42:	1cc4      	adds	r4, r0, #3
 800fb44:	f024 0403 	bic.w	r4, r4, #3
 800fb48:	42a0      	cmp	r0, r4
 800fb4a:	d0e3      	beq.n	800fb14 <_malloc_r+0x64>
 800fb4c:	1a21      	subs	r1, r4, r0
 800fb4e:	4630      	mov	r0, r6
 800fb50:	f000 f964 	bl	800fe1c <_sbrk_r>
 800fb54:	3001      	adds	r0, #1
 800fb56:	d1dd      	bne.n	800fb14 <_malloc_r+0x64>
 800fb58:	e7cf      	b.n	800fafa <_malloc_r+0x4a>
 800fb5a:	bf00      	nop
 800fb5c:	24000940 	.word	0x24000940
 800fb60:	24000944 	.word	0x24000944

0800fb64 <__ssputs_r>:
 800fb64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb68:	688e      	ldr	r6, [r1, #8]
 800fb6a:	429e      	cmp	r6, r3
 800fb6c:	4682      	mov	sl, r0
 800fb6e:	460c      	mov	r4, r1
 800fb70:	4690      	mov	r8, r2
 800fb72:	461f      	mov	r7, r3
 800fb74:	d838      	bhi.n	800fbe8 <__ssputs_r+0x84>
 800fb76:	898a      	ldrh	r2, [r1, #12]
 800fb78:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fb7c:	d032      	beq.n	800fbe4 <__ssputs_r+0x80>
 800fb7e:	6825      	ldr	r5, [r4, #0]
 800fb80:	6909      	ldr	r1, [r1, #16]
 800fb82:	eba5 0901 	sub.w	r9, r5, r1
 800fb86:	6965      	ldr	r5, [r4, #20]
 800fb88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fb8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fb90:	3301      	adds	r3, #1
 800fb92:	444b      	add	r3, r9
 800fb94:	106d      	asrs	r5, r5, #1
 800fb96:	429d      	cmp	r5, r3
 800fb98:	bf38      	it	cc
 800fb9a:	461d      	movcc	r5, r3
 800fb9c:	0553      	lsls	r3, r2, #21
 800fb9e:	d531      	bpl.n	800fc04 <__ssputs_r+0xa0>
 800fba0:	4629      	mov	r1, r5
 800fba2:	f7ff ff85 	bl	800fab0 <_malloc_r>
 800fba6:	4606      	mov	r6, r0
 800fba8:	b950      	cbnz	r0, 800fbc0 <__ssputs_r+0x5c>
 800fbaa:	230c      	movs	r3, #12
 800fbac:	f8ca 3000 	str.w	r3, [sl]
 800fbb0:	89a3      	ldrh	r3, [r4, #12]
 800fbb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fbb6:	81a3      	strh	r3, [r4, #12]
 800fbb8:	f04f 30ff 	mov.w	r0, #4294967295
 800fbbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbc0:	6921      	ldr	r1, [r4, #16]
 800fbc2:	464a      	mov	r2, r9
 800fbc4:	f7fe f8fa 	bl	800ddbc <memcpy>
 800fbc8:	89a3      	ldrh	r3, [r4, #12]
 800fbca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fbce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fbd2:	81a3      	strh	r3, [r4, #12]
 800fbd4:	6126      	str	r6, [r4, #16]
 800fbd6:	6165      	str	r5, [r4, #20]
 800fbd8:	444e      	add	r6, r9
 800fbda:	eba5 0509 	sub.w	r5, r5, r9
 800fbde:	6026      	str	r6, [r4, #0]
 800fbe0:	60a5      	str	r5, [r4, #8]
 800fbe2:	463e      	mov	r6, r7
 800fbe4:	42be      	cmp	r6, r7
 800fbe6:	d900      	bls.n	800fbea <__ssputs_r+0x86>
 800fbe8:	463e      	mov	r6, r7
 800fbea:	4632      	mov	r2, r6
 800fbec:	6820      	ldr	r0, [r4, #0]
 800fbee:	4641      	mov	r1, r8
 800fbf0:	f000 f966 	bl	800fec0 <memmove>
 800fbf4:	68a3      	ldr	r3, [r4, #8]
 800fbf6:	6822      	ldr	r2, [r4, #0]
 800fbf8:	1b9b      	subs	r3, r3, r6
 800fbfa:	4432      	add	r2, r6
 800fbfc:	60a3      	str	r3, [r4, #8]
 800fbfe:	6022      	str	r2, [r4, #0]
 800fc00:	2000      	movs	r0, #0
 800fc02:	e7db      	b.n	800fbbc <__ssputs_r+0x58>
 800fc04:	462a      	mov	r2, r5
 800fc06:	f000 f981 	bl	800ff0c <_realloc_r>
 800fc0a:	4606      	mov	r6, r0
 800fc0c:	2800      	cmp	r0, #0
 800fc0e:	d1e1      	bne.n	800fbd4 <__ssputs_r+0x70>
 800fc10:	6921      	ldr	r1, [r4, #16]
 800fc12:	4650      	mov	r0, sl
 800fc14:	f7ff fefc 	bl	800fa10 <_free_r>
 800fc18:	e7c7      	b.n	800fbaa <__ssputs_r+0x46>
	...

0800fc1c <_svfiprintf_r>:
 800fc1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc20:	4698      	mov	r8, r3
 800fc22:	898b      	ldrh	r3, [r1, #12]
 800fc24:	061b      	lsls	r3, r3, #24
 800fc26:	b09d      	sub	sp, #116	; 0x74
 800fc28:	4607      	mov	r7, r0
 800fc2a:	460d      	mov	r5, r1
 800fc2c:	4614      	mov	r4, r2
 800fc2e:	d50e      	bpl.n	800fc4e <_svfiprintf_r+0x32>
 800fc30:	690b      	ldr	r3, [r1, #16]
 800fc32:	b963      	cbnz	r3, 800fc4e <_svfiprintf_r+0x32>
 800fc34:	2140      	movs	r1, #64	; 0x40
 800fc36:	f7ff ff3b 	bl	800fab0 <_malloc_r>
 800fc3a:	6028      	str	r0, [r5, #0]
 800fc3c:	6128      	str	r0, [r5, #16]
 800fc3e:	b920      	cbnz	r0, 800fc4a <_svfiprintf_r+0x2e>
 800fc40:	230c      	movs	r3, #12
 800fc42:	603b      	str	r3, [r7, #0]
 800fc44:	f04f 30ff 	mov.w	r0, #4294967295
 800fc48:	e0d1      	b.n	800fdee <_svfiprintf_r+0x1d2>
 800fc4a:	2340      	movs	r3, #64	; 0x40
 800fc4c:	616b      	str	r3, [r5, #20]
 800fc4e:	2300      	movs	r3, #0
 800fc50:	9309      	str	r3, [sp, #36]	; 0x24
 800fc52:	2320      	movs	r3, #32
 800fc54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fc58:	f8cd 800c 	str.w	r8, [sp, #12]
 800fc5c:	2330      	movs	r3, #48	; 0x30
 800fc5e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fe08 <_svfiprintf_r+0x1ec>
 800fc62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fc66:	f04f 0901 	mov.w	r9, #1
 800fc6a:	4623      	mov	r3, r4
 800fc6c:	469a      	mov	sl, r3
 800fc6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc72:	b10a      	cbz	r2, 800fc78 <_svfiprintf_r+0x5c>
 800fc74:	2a25      	cmp	r2, #37	; 0x25
 800fc76:	d1f9      	bne.n	800fc6c <_svfiprintf_r+0x50>
 800fc78:	ebba 0b04 	subs.w	fp, sl, r4
 800fc7c:	d00b      	beq.n	800fc96 <_svfiprintf_r+0x7a>
 800fc7e:	465b      	mov	r3, fp
 800fc80:	4622      	mov	r2, r4
 800fc82:	4629      	mov	r1, r5
 800fc84:	4638      	mov	r0, r7
 800fc86:	f7ff ff6d 	bl	800fb64 <__ssputs_r>
 800fc8a:	3001      	adds	r0, #1
 800fc8c:	f000 80aa 	beq.w	800fde4 <_svfiprintf_r+0x1c8>
 800fc90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fc92:	445a      	add	r2, fp
 800fc94:	9209      	str	r2, [sp, #36]	; 0x24
 800fc96:	f89a 3000 	ldrb.w	r3, [sl]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	f000 80a2 	beq.w	800fde4 <_svfiprintf_r+0x1c8>
 800fca0:	2300      	movs	r3, #0
 800fca2:	f04f 32ff 	mov.w	r2, #4294967295
 800fca6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fcaa:	f10a 0a01 	add.w	sl, sl, #1
 800fcae:	9304      	str	r3, [sp, #16]
 800fcb0:	9307      	str	r3, [sp, #28]
 800fcb2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fcb6:	931a      	str	r3, [sp, #104]	; 0x68
 800fcb8:	4654      	mov	r4, sl
 800fcba:	2205      	movs	r2, #5
 800fcbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcc0:	4851      	ldr	r0, [pc, #324]	; (800fe08 <_svfiprintf_r+0x1ec>)
 800fcc2:	f7f0 fb15 	bl	80002f0 <memchr>
 800fcc6:	9a04      	ldr	r2, [sp, #16]
 800fcc8:	b9d8      	cbnz	r0, 800fd02 <_svfiprintf_r+0xe6>
 800fcca:	06d0      	lsls	r0, r2, #27
 800fccc:	bf44      	itt	mi
 800fcce:	2320      	movmi	r3, #32
 800fcd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fcd4:	0711      	lsls	r1, r2, #28
 800fcd6:	bf44      	itt	mi
 800fcd8:	232b      	movmi	r3, #43	; 0x2b
 800fcda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fcde:	f89a 3000 	ldrb.w	r3, [sl]
 800fce2:	2b2a      	cmp	r3, #42	; 0x2a
 800fce4:	d015      	beq.n	800fd12 <_svfiprintf_r+0xf6>
 800fce6:	9a07      	ldr	r2, [sp, #28]
 800fce8:	4654      	mov	r4, sl
 800fcea:	2000      	movs	r0, #0
 800fcec:	f04f 0c0a 	mov.w	ip, #10
 800fcf0:	4621      	mov	r1, r4
 800fcf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fcf6:	3b30      	subs	r3, #48	; 0x30
 800fcf8:	2b09      	cmp	r3, #9
 800fcfa:	d94e      	bls.n	800fd9a <_svfiprintf_r+0x17e>
 800fcfc:	b1b0      	cbz	r0, 800fd2c <_svfiprintf_r+0x110>
 800fcfe:	9207      	str	r2, [sp, #28]
 800fd00:	e014      	b.n	800fd2c <_svfiprintf_r+0x110>
 800fd02:	eba0 0308 	sub.w	r3, r0, r8
 800fd06:	fa09 f303 	lsl.w	r3, r9, r3
 800fd0a:	4313      	orrs	r3, r2
 800fd0c:	9304      	str	r3, [sp, #16]
 800fd0e:	46a2      	mov	sl, r4
 800fd10:	e7d2      	b.n	800fcb8 <_svfiprintf_r+0x9c>
 800fd12:	9b03      	ldr	r3, [sp, #12]
 800fd14:	1d19      	adds	r1, r3, #4
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	9103      	str	r1, [sp, #12]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	bfbb      	ittet	lt
 800fd1e:	425b      	neglt	r3, r3
 800fd20:	f042 0202 	orrlt.w	r2, r2, #2
 800fd24:	9307      	strge	r3, [sp, #28]
 800fd26:	9307      	strlt	r3, [sp, #28]
 800fd28:	bfb8      	it	lt
 800fd2a:	9204      	strlt	r2, [sp, #16]
 800fd2c:	7823      	ldrb	r3, [r4, #0]
 800fd2e:	2b2e      	cmp	r3, #46	; 0x2e
 800fd30:	d10c      	bne.n	800fd4c <_svfiprintf_r+0x130>
 800fd32:	7863      	ldrb	r3, [r4, #1]
 800fd34:	2b2a      	cmp	r3, #42	; 0x2a
 800fd36:	d135      	bne.n	800fda4 <_svfiprintf_r+0x188>
 800fd38:	9b03      	ldr	r3, [sp, #12]
 800fd3a:	1d1a      	adds	r2, r3, #4
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	9203      	str	r2, [sp, #12]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	bfb8      	it	lt
 800fd44:	f04f 33ff 	movlt.w	r3, #4294967295
 800fd48:	3402      	adds	r4, #2
 800fd4a:	9305      	str	r3, [sp, #20]
 800fd4c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fe18 <_svfiprintf_r+0x1fc>
 800fd50:	7821      	ldrb	r1, [r4, #0]
 800fd52:	2203      	movs	r2, #3
 800fd54:	4650      	mov	r0, sl
 800fd56:	f7f0 facb 	bl	80002f0 <memchr>
 800fd5a:	b140      	cbz	r0, 800fd6e <_svfiprintf_r+0x152>
 800fd5c:	2340      	movs	r3, #64	; 0x40
 800fd5e:	eba0 000a 	sub.w	r0, r0, sl
 800fd62:	fa03 f000 	lsl.w	r0, r3, r0
 800fd66:	9b04      	ldr	r3, [sp, #16]
 800fd68:	4303      	orrs	r3, r0
 800fd6a:	3401      	adds	r4, #1
 800fd6c:	9304      	str	r3, [sp, #16]
 800fd6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd72:	4826      	ldr	r0, [pc, #152]	; (800fe0c <_svfiprintf_r+0x1f0>)
 800fd74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fd78:	2206      	movs	r2, #6
 800fd7a:	f7f0 fab9 	bl	80002f0 <memchr>
 800fd7e:	2800      	cmp	r0, #0
 800fd80:	d038      	beq.n	800fdf4 <_svfiprintf_r+0x1d8>
 800fd82:	4b23      	ldr	r3, [pc, #140]	; (800fe10 <_svfiprintf_r+0x1f4>)
 800fd84:	bb1b      	cbnz	r3, 800fdce <_svfiprintf_r+0x1b2>
 800fd86:	9b03      	ldr	r3, [sp, #12]
 800fd88:	3307      	adds	r3, #7
 800fd8a:	f023 0307 	bic.w	r3, r3, #7
 800fd8e:	3308      	adds	r3, #8
 800fd90:	9303      	str	r3, [sp, #12]
 800fd92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd94:	4433      	add	r3, r6
 800fd96:	9309      	str	r3, [sp, #36]	; 0x24
 800fd98:	e767      	b.n	800fc6a <_svfiprintf_r+0x4e>
 800fd9a:	fb0c 3202 	mla	r2, ip, r2, r3
 800fd9e:	460c      	mov	r4, r1
 800fda0:	2001      	movs	r0, #1
 800fda2:	e7a5      	b.n	800fcf0 <_svfiprintf_r+0xd4>
 800fda4:	2300      	movs	r3, #0
 800fda6:	3401      	adds	r4, #1
 800fda8:	9305      	str	r3, [sp, #20]
 800fdaa:	4619      	mov	r1, r3
 800fdac:	f04f 0c0a 	mov.w	ip, #10
 800fdb0:	4620      	mov	r0, r4
 800fdb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fdb6:	3a30      	subs	r2, #48	; 0x30
 800fdb8:	2a09      	cmp	r2, #9
 800fdba:	d903      	bls.n	800fdc4 <_svfiprintf_r+0x1a8>
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d0c5      	beq.n	800fd4c <_svfiprintf_r+0x130>
 800fdc0:	9105      	str	r1, [sp, #20]
 800fdc2:	e7c3      	b.n	800fd4c <_svfiprintf_r+0x130>
 800fdc4:	fb0c 2101 	mla	r1, ip, r1, r2
 800fdc8:	4604      	mov	r4, r0
 800fdca:	2301      	movs	r3, #1
 800fdcc:	e7f0      	b.n	800fdb0 <_svfiprintf_r+0x194>
 800fdce:	ab03      	add	r3, sp, #12
 800fdd0:	9300      	str	r3, [sp, #0]
 800fdd2:	462a      	mov	r2, r5
 800fdd4:	4b0f      	ldr	r3, [pc, #60]	; (800fe14 <_svfiprintf_r+0x1f8>)
 800fdd6:	a904      	add	r1, sp, #16
 800fdd8:	4638      	mov	r0, r7
 800fdda:	f7fe f895 	bl	800df08 <_printf_float>
 800fdde:	1c42      	adds	r2, r0, #1
 800fde0:	4606      	mov	r6, r0
 800fde2:	d1d6      	bne.n	800fd92 <_svfiprintf_r+0x176>
 800fde4:	89ab      	ldrh	r3, [r5, #12]
 800fde6:	065b      	lsls	r3, r3, #25
 800fde8:	f53f af2c 	bmi.w	800fc44 <_svfiprintf_r+0x28>
 800fdec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fdee:	b01d      	add	sp, #116	; 0x74
 800fdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdf4:	ab03      	add	r3, sp, #12
 800fdf6:	9300      	str	r3, [sp, #0]
 800fdf8:	462a      	mov	r2, r5
 800fdfa:	4b06      	ldr	r3, [pc, #24]	; (800fe14 <_svfiprintf_r+0x1f8>)
 800fdfc:	a904      	add	r1, sp, #16
 800fdfe:	4638      	mov	r0, r7
 800fe00:	f7fe fb0e 	bl	800e420 <_printf_i>
 800fe04:	e7eb      	b.n	800fdde <_svfiprintf_r+0x1c2>
 800fe06:	bf00      	nop
 800fe08:	0801af34 	.word	0x0801af34
 800fe0c:	0801af3e 	.word	0x0801af3e
 800fe10:	0800df09 	.word	0x0800df09
 800fe14:	0800fb65 	.word	0x0800fb65
 800fe18:	0801af3a 	.word	0x0801af3a

0800fe1c <_sbrk_r>:
 800fe1c:	b538      	push	{r3, r4, r5, lr}
 800fe1e:	4d06      	ldr	r5, [pc, #24]	; (800fe38 <_sbrk_r+0x1c>)
 800fe20:	2300      	movs	r3, #0
 800fe22:	4604      	mov	r4, r0
 800fe24:	4608      	mov	r0, r1
 800fe26:	602b      	str	r3, [r5, #0]
 800fe28:	f7f3 fede 	bl	8003be8 <_sbrk>
 800fe2c:	1c43      	adds	r3, r0, #1
 800fe2e:	d102      	bne.n	800fe36 <_sbrk_r+0x1a>
 800fe30:	682b      	ldr	r3, [r5, #0]
 800fe32:	b103      	cbz	r3, 800fe36 <_sbrk_r+0x1a>
 800fe34:	6023      	str	r3, [r4, #0]
 800fe36:	bd38      	pop	{r3, r4, r5, pc}
 800fe38:	2400f400 	.word	0x2400f400

0800fe3c <__assert_func>:
 800fe3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe3e:	4614      	mov	r4, r2
 800fe40:	461a      	mov	r2, r3
 800fe42:	4b09      	ldr	r3, [pc, #36]	; (800fe68 <__assert_func+0x2c>)
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	4605      	mov	r5, r0
 800fe48:	68d8      	ldr	r0, [r3, #12]
 800fe4a:	b14c      	cbz	r4, 800fe60 <__assert_func+0x24>
 800fe4c:	4b07      	ldr	r3, [pc, #28]	; (800fe6c <__assert_func+0x30>)
 800fe4e:	9100      	str	r1, [sp, #0]
 800fe50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fe54:	4906      	ldr	r1, [pc, #24]	; (800fe70 <__assert_func+0x34>)
 800fe56:	462b      	mov	r3, r5
 800fe58:	f000 f80e 	bl	800fe78 <fiprintf>
 800fe5c:	f000 faa4 	bl	80103a8 <abort>
 800fe60:	4b04      	ldr	r3, [pc, #16]	; (800fe74 <__assert_func+0x38>)
 800fe62:	461c      	mov	r4, r3
 800fe64:	e7f3      	b.n	800fe4e <__assert_func+0x12>
 800fe66:	bf00      	nop
 800fe68:	2400040c 	.word	0x2400040c
 800fe6c:	0801af45 	.word	0x0801af45
 800fe70:	0801af52 	.word	0x0801af52
 800fe74:	0801af80 	.word	0x0801af80

0800fe78 <fiprintf>:
 800fe78:	b40e      	push	{r1, r2, r3}
 800fe7a:	b503      	push	{r0, r1, lr}
 800fe7c:	4601      	mov	r1, r0
 800fe7e:	ab03      	add	r3, sp, #12
 800fe80:	4805      	ldr	r0, [pc, #20]	; (800fe98 <fiprintf+0x20>)
 800fe82:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe86:	6800      	ldr	r0, [r0, #0]
 800fe88:	9301      	str	r3, [sp, #4]
 800fe8a:	f000 f88f 	bl	800ffac <_vfiprintf_r>
 800fe8e:	b002      	add	sp, #8
 800fe90:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe94:	b003      	add	sp, #12
 800fe96:	4770      	bx	lr
 800fe98:	2400040c 	.word	0x2400040c

0800fe9c <__ascii_mbtowc>:
 800fe9c:	b082      	sub	sp, #8
 800fe9e:	b901      	cbnz	r1, 800fea2 <__ascii_mbtowc+0x6>
 800fea0:	a901      	add	r1, sp, #4
 800fea2:	b142      	cbz	r2, 800feb6 <__ascii_mbtowc+0x1a>
 800fea4:	b14b      	cbz	r3, 800feba <__ascii_mbtowc+0x1e>
 800fea6:	7813      	ldrb	r3, [r2, #0]
 800fea8:	600b      	str	r3, [r1, #0]
 800feaa:	7812      	ldrb	r2, [r2, #0]
 800feac:	1e10      	subs	r0, r2, #0
 800feae:	bf18      	it	ne
 800feb0:	2001      	movne	r0, #1
 800feb2:	b002      	add	sp, #8
 800feb4:	4770      	bx	lr
 800feb6:	4610      	mov	r0, r2
 800feb8:	e7fb      	b.n	800feb2 <__ascii_mbtowc+0x16>
 800feba:	f06f 0001 	mvn.w	r0, #1
 800febe:	e7f8      	b.n	800feb2 <__ascii_mbtowc+0x16>

0800fec0 <memmove>:
 800fec0:	4288      	cmp	r0, r1
 800fec2:	b510      	push	{r4, lr}
 800fec4:	eb01 0402 	add.w	r4, r1, r2
 800fec8:	d902      	bls.n	800fed0 <memmove+0x10>
 800feca:	4284      	cmp	r4, r0
 800fecc:	4623      	mov	r3, r4
 800fece:	d807      	bhi.n	800fee0 <memmove+0x20>
 800fed0:	1e43      	subs	r3, r0, #1
 800fed2:	42a1      	cmp	r1, r4
 800fed4:	d008      	beq.n	800fee8 <memmove+0x28>
 800fed6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800feda:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fede:	e7f8      	b.n	800fed2 <memmove+0x12>
 800fee0:	4402      	add	r2, r0
 800fee2:	4601      	mov	r1, r0
 800fee4:	428a      	cmp	r2, r1
 800fee6:	d100      	bne.n	800feea <memmove+0x2a>
 800fee8:	bd10      	pop	{r4, pc}
 800feea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800feee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fef2:	e7f7      	b.n	800fee4 <memmove+0x24>

0800fef4 <__malloc_lock>:
 800fef4:	4801      	ldr	r0, [pc, #4]	; (800fefc <__malloc_lock+0x8>)
 800fef6:	f000 bc17 	b.w	8010728 <__retarget_lock_acquire_recursive>
 800fefa:	bf00      	nop
 800fefc:	2400f408 	.word	0x2400f408

0800ff00 <__malloc_unlock>:
 800ff00:	4801      	ldr	r0, [pc, #4]	; (800ff08 <__malloc_unlock+0x8>)
 800ff02:	f000 bc12 	b.w	801072a <__retarget_lock_release_recursive>
 800ff06:	bf00      	nop
 800ff08:	2400f408 	.word	0x2400f408

0800ff0c <_realloc_r>:
 800ff0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff0e:	4607      	mov	r7, r0
 800ff10:	4614      	mov	r4, r2
 800ff12:	460e      	mov	r6, r1
 800ff14:	b921      	cbnz	r1, 800ff20 <_realloc_r+0x14>
 800ff16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ff1a:	4611      	mov	r1, r2
 800ff1c:	f7ff bdc8 	b.w	800fab0 <_malloc_r>
 800ff20:	b922      	cbnz	r2, 800ff2c <_realloc_r+0x20>
 800ff22:	f7ff fd75 	bl	800fa10 <_free_r>
 800ff26:	4625      	mov	r5, r4
 800ff28:	4628      	mov	r0, r5
 800ff2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff2c:	f000 fc62 	bl	80107f4 <_malloc_usable_size_r>
 800ff30:	42a0      	cmp	r0, r4
 800ff32:	d20f      	bcs.n	800ff54 <_realloc_r+0x48>
 800ff34:	4621      	mov	r1, r4
 800ff36:	4638      	mov	r0, r7
 800ff38:	f7ff fdba 	bl	800fab0 <_malloc_r>
 800ff3c:	4605      	mov	r5, r0
 800ff3e:	2800      	cmp	r0, #0
 800ff40:	d0f2      	beq.n	800ff28 <_realloc_r+0x1c>
 800ff42:	4631      	mov	r1, r6
 800ff44:	4622      	mov	r2, r4
 800ff46:	f7fd ff39 	bl	800ddbc <memcpy>
 800ff4a:	4631      	mov	r1, r6
 800ff4c:	4638      	mov	r0, r7
 800ff4e:	f7ff fd5f 	bl	800fa10 <_free_r>
 800ff52:	e7e9      	b.n	800ff28 <_realloc_r+0x1c>
 800ff54:	4635      	mov	r5, r6
 800ff56:	e7e7      	b.n	800ff28 <_realloc_r+0x1c>

0800ff58 <__sfputc_r>:
 800ff58:	6893      	ldr	r3, [r2, #8]
 800ff5a:	3b01      	subs	r3, #1
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	b410      	push	{r4}
 800ff60:	6093      	str	r3, [r2, #8]
 800ff62:	da08      	bge.n	800ff76 <__sfputc_r+0x1e>
 800ff64:	6994      	ldr	r4, [r2, #24]
 800ff66:	42a3      	cmp	r3, r4
 800ff68:	db01      	blt.n	800ff6e <__sfputc_r+0x16>
 800ff6a:	290a      	cmp	r1, #10
 800ff6c:	d103      	bne.n	800ff76 <__sfputc_r+0x1e>
 800ff6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff72:	f000 b94b 	b.w	801020c <__swbuf_r>
 800ff76:	6813      	ldr	r3, [r2, #0]
 800ff78:	1c58      	adds	r0, r3, #1
 800ff7a:	6010      	str	r0, [r2, #0]
 800ff7c:	7019      	strb	r1, [r3, #0]
 800ff7e:	4608      	mov	r0, r1
 800ff80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff84:	4770      	bx	lr

0800ff86 <__sfputs_r>:
 800ff86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff88:	4606      	mov	r6, r0
 800ff8a:	460f      	mov	r7, r1
 800ff8c:	4614      	mov	r4, r2
 800ff8e:	18d5      	adds	r5, r2, r3
 800ff90:	42ac      	cmp	r4, r5
 800ff92:	d101      	bne.n	800ff98 <__sfputs_r+0x12>
 800ff94:	2000      	movs	r0, #0
 800ff96:	e007      	b.n	800ffa8 <__sfputs_r+0x22>
 800ff98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff9c:	463a      	mov	r2, r7
 800ff9e:	4630      	mov	r0, r6
 800ffa0:	f7ff ffda 	bl	800ff58 <__sfputc_r>
 800ffa4:	1c43      	adds	r3, r0, #1
 800ffa6:	d1f3      	bne.n	800ff90 <__sfputs_r+0xa>
 800ffa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ffac <_vfiprintf_r>:
 800ffac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffb0:	460d      	mov	r5, r1
 800ffb2:	b09d      	sub	sp, #116	; 0x74
 800ffb4:	4614      	mov	r4, r2
 800ffb6:	4698      	mov	r8, r3
 800ffb8:	4606      	mov	r6, r0
 800ffba:	b118      	cbz	r0, 800ffc4 <_vfiprintf_r+0x18>
 800ffbc:	6983      	ldr	r3, [r0, #24]
 800ffbe:	b90b      	cbnz	r3, 800ffc4 <_vfiprintf_r+0x18>
 800ffc0:	f000 fb14 	bl	80105ec <__sinit>
 800ffc4:	4b89      	ldr	r3, [pc, #548]	; (80101ec <_vfiprintf_r+0x240>)
 800ffc6:	429d      	cmp	r5, r3
 800ffc8:	d11b      	bne.n	8010002 <_vfiprintf_r+0x56>
 800ffca:	6875      	ldr	r5, [r6, #4]
 800ffcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ffce:	07d9      	lsls	r1, r3, #31
 800ffd0:	d405      	bmi.n	800ffde <_vfiprintf_r+0x32>
 800ffd2:	89ab      	ldrh	r3, [r5, #12]
 800ffd4:	059a      	lsls	r2, r3, #22
 800ffd6:	d402      	bmi.n	800ffde <_vfiprintf_r+0x32>
 800ffd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ffda:	f000 fba5 	bl	8010728 <__retarget_lock_acquire_recursive>
 800ffde:	89ab      	ldrh	r3, [r5, #12]
 800ffe0:	071b      	lsls	r3, r3, #28
 800ffe2:	d501      	bpl.n	800ffe8 <_vfiprintf_r+0x3c>
 800ffe4:	692b      	ldr	r3, [r5, #16]
 800ffe6:	b9eb      	cbnz	r3, 8010024 <_vfiprintf_r+0x78>
 800ffe8:	4629      	mov	r1, r5
 800ffea:	4630      	mov	r0, r6
 800ffec:	f000 f96e 	bl	80102cc <__swsetup_r>
 800fff0:	b1c0      	cbz	r0, 8010024 <_vfiprintf_r+0x78>
 800fff2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fff4:	07dc      	lsls	r4, r3, #31
 800fff6:	d50e      	bpl.n	8010016 <_vfiprintf_r+0x6a>
 800fff8:	f04f 30ff 	mov.w	r0, #4294967295
 800fffc:	b01d      	add	sp, #116	; 0x74
 800fffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010002:	4b7b      	ldr	r3, [pc, #492]	; (80101f0 <_vfiprintf_r+0x244>)
 8010004:	429d      	cmp	r5, r3
 8010006:	d101      	bne.n	801000c <_vfiprintf_r+0x60>
 8010008:	68b5      	ldr	r5, [r6, #8]
 801000a:	e7df      	b.n	800ffcc <_vfiprintf_r+0x20>
 801000c:	4b79      	ldr	r3, [pc, #484]	; (80101f4 <_vfiprintf_r+0x248>)
 801000e:	429d      	cmp	r5, r3
 8010010:	bf08      	it	eq
 8010012:	68f5      	ldreq	r5, [r6, #12]
 8010014:	e7da      	b.n	800ffcc <_vfiprintf_r+0x20>
 8010016:	89ab      	ldrh	r3, [r5, #12]
 8010018:	0598      	lsls	r0, r3, #22
 801001a:	d4ed      	bmi.n	800fff8 <_vfiprintf_r+0x4c>
 801001c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801001e:	f000 fb84 	bl	801072a <__retarget_lock_release_recursive>
 8010022:	e7e9      	b.n	800fff8 <_vfiprintf_r+0x4c>
 8010024:	2300      	movs	r3, #0
 8010026:	9309      	str	r3, [sp, #36]	; 0x24
 8010028:	2320      	movs	r3, #32
 801002a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801002e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010032:	2330      	movs	r3, #48	; 0x30
 8010034:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80101f8 <_vfiprintf_r+0x24c>
 8010038:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801003c:	f04f 0901 	mov.w	r9, #1
 8010040:	4623      	mov	r3, r4
 8010042:	469a      	mov	sl, r3
 8010044:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010048:	b10a      	cbz	r2, 801004e <_vfiprintf_r+0xa2>
 801004a:	2a25      	cmp	r2, #37	; 0x25
 801004c:	d1f9      	bne.n	8010042 <_vfiprintf_r+0x96>
 801004e:	ebba 0b04 	subs.w	fp, sl, r4
 8010052:	d00b      	beq.n	801006c <_vfiprintf_r+0xc0>
 8010054:	465b      	mov	r3, fp
 8010056:	4622      	mov	r2, r4
 8010058:	4629      	mov	r1, r5
 801005a:	4630      	mov	r0, r6
 801005c:	f7ff ff93 	bl	800ff86 <__sfputs_r>
 8010060:	3001      	adds	r0, #1
 8010062:	f000 80aa 	beq.w	80101ba <_vfiprintf_r+0x20e>
 8010066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010068:	445a      	add	r2, fp
 801006a:	9209      	str	r2, [sp, #36]	; 0x24
 801006c:	f89a 3000 	ldrb.w	r3, [sl]
 8010070:	2b00      	cmp	r3, #0
 8010072:	f000 80a2 	beq.w	80101ba <_vfiprintf_r+0x20e>
 8010076:	2300      	movs	r3, #0
 8010078:	f04f 32ff 	mov.w	r2, #4294967295
 801007c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010080:	f10a 0a01 	add.w	sl, sl, #1
 8010084:	9304      	str	r3, [sp, #16]
 8010086:	9307      	str	r3, [sp, #28]
 8010088:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801008c:	931a      	str	r3, [sp, #104]	; 0x68
 801008e:	4654      	mov	r4, sl
 8010090:	2205      	movs	r2, #5
 8010092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010096:	4858      	ldr	r0, [pc, #352]	; (80101f8 <_vfiprintf_r+0x24c>)
 8010098:	f7f0 f92a 	bl	80002f0 <memchr>
 801009c:	9a04      	ldr	r2, [sp, #16]
 801009e:	b9d8      	cbnz	r0, 80100d8 <_vfiprintf_r+0x12c>
 80100a0:	06d1      	lsls	r1, r2, #27
 80100a2:	bf44      	itt	mi
 80100a4:	2320      	movmi	r3, #32
 80100a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80100aa:	0713      	lsls	r3, r2, #28
 80100ac:	bf44      	itt	mi
 80100ae:	232b      	movmi	r3, #43	; 0x2b
 80100b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80100b4:	f89a 3000 	ldrb.w	r3, [sl]
 80100b8:	2b2a      	cmp	r3, #42	; 0x2a
 80100ba:	d015      	beq.n	80100e8 <_vfiprintf_r+0x13c>
 80100bc:	9a07      	ldr	r2, [sp, #28]
 80100be:	4654      	mov	r4, sl
 80100c0:	2000      	movs	r0, #0
 80100c2:	f04f 0c0a 	mov.w	ip, #10
 80100c6:	4621      	mov	r1, r4
 80100c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100cc:	3b30      	subs	r3, #48	; 0x30
 80100ce:	2b09      	cmp	r3, #9
 80100d0:	d94e      	bls.n	8010170 <_vfiprintf_r+0x1c4>
 80100d2:	b1b0      	cbz	r0, 8010102 <_vfiprintf_r+0x156>
 80100d4:	9207      	str	r2, [sp, #28]
 80100d6:	e014      	b.n	8010102 <_vfiprintf_r+0x156>
 80100d8:	eba0 0308 	sub.w	r3, r0, r8
 80100dc:	fa09 f303 	lsl.w	r3, r9, r3
 80100e0:	4313      	orrs	r3, r2
 80100e2:	9304      	str	r3, [sp, #16]
 80100e4:	46a2      	mov	sl, r4
 80100e6:	e7d2      	b.n	801008e <_vfiprintf_r+0xe2>
 80100e8:	9b03      	ldr	r3, [sp, #12]
 80100ea:	1d19      	adds	r1, r3, #4
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	9103      	str	r1, [sp, #12]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	bfbb      	ittet	lt
 80100f4:	425b      	neglt	r3, r3
 80100f6:	f042 0202 	orrlt.w	r2, r2, #2
 80100fa:	9307      	strge	r3, [sp, #28]
 80100fc:	9307      	strlt	r3, [sp, #28]
 80100fe:	bfb8      	it	lt
 8010100:	9204      	strlt	r2, [sp, #16]
 8010102:	7823      	ldrb	r3, [r4, #0]
 8010104:	2b2e      	cmp	r3, #46	; 0x2e
 8010106:	d10c      	bne.n	8010122 <_vfiprintf_r+0x176>
 8010108:	7863      	ldrb	r3, [r4, #1]
 801010a:	2b2a      	cmp	r3, #42	; 0x2a
 801010c:	d135      	bne.n	801017a <_vfiprintf_r+0x1ce>
 801010e:	9b03      	ldr	r3, [sp, #12]
 8010110:	1d1a      	adds	r2, r3, #4
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	9203      	str	r2, [sp, #12]
 8010116:	2b00      	cmp	r3, #0
 8010118:	bfb8      	it	lt
 801011a:	f04f 33ff 	movlt.w	r3, #4294967295
 801011e:	3402      	adds	r4, #2
 8010120:	9305      	str	r3, [sp, #20]
 8010122:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010208 <_vfiprintf_r+0x25c>
 8010126:	7821      	ldrb	r1, [r4, #0]
 8010128:	2203      	movs	r2, #3
 801012a:	4650      	mov	r0, sl
 801012c:	f7f0 f8e0 	bl	80002f0 <memchr>
 8010130:	b140      	cbz	r0, 8010144 <_vfiprintf_r+0x198>
 8010132:	2340      	movs	r3, #64	; 0x40
 8010134:	eba0 000a 	sub.w	r0, r0, sl
 8010138:	fa03 f000 	lsl.w	r0, r3, r0
 801013c:	9b04      	ldr	r3, [sp, #16]
 801013e:	4303      	orrs	r3, r0
 8010140:	3401      	adds	r4, #1
 8010142:	9304      	str	r3, [sp, #16]
 8010144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010148:	482c      	ldr	r0, [pc, #176]	; (80101fc <_vfiprintf_r+0x250>)
 801014a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801014e:	2206      	movs	r2, #6
 8010150:	f7f0 f8ce 	bl	80002f0 <memchr>
 8010154:	2800      	cmp	r0, #0
 8010156:	d03f      	beq.n	80101d8 <_vfiprintf_r+0x22c>
 8010158:	4b29      	ldr	r3, [pc, #164]	; (8010200 <_vfiprintf_r+0x254>)
 801015a:	bb1b      	cbnz	r3, 80101a4 <_vfiprintf_r+0x1f8>
 801015c:	9b03      	ldr	r3, [sp, #12]
 801015e:	3307      	adds	r3, #7
 8010160:	f023 0307 	bic.w	r3, r3, #7
 8010164:	3308      	adds	r3, #8
 8010166:	9303      	str	r3, [sp, #12]
 8010168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801016a:	443b      	add	r3, r7
 801016c:	9309      	str	r3, [sp, #36]	; 0x24
 801016e:	e767      	b.n	8010040 <_vfiprintf_r+0x94>
 8010170:	fb0c 3202 	mla	r2, ip, r2, r3
 8010174:	460c      	mov	r4, r1
 8010176:	2001      	movs	r0, #1
 8010178:	e7a5      	b.n	80100c6 <_vfiprintf_r+0x11a>
 801017a:	2300      	movs	r3, #0
 801017c:	3401      	adds	r4, #1
 801017e:	9305      	str	r3, [sp, #20]
 8010180:	4619      	mov	r1, r3
 8010182:	f04f 0c0a 	mov.w	ip, #10
 8010186:	4620      	mov	r0, r4
 8010188:	f810 2b01 	ldrb.w	r2, [r0], #1
 801018c:	3a30      	subs	r2, #48	; 0x30
 801018e:	2a09      	cmp	r2, #9
 8010190:	d903      	bls.n	801019a <_vfiprintf_r+0x1ee>
 8010192:	2b00      	cmp	r3, #0
 8010194:	d0c5      	beq.n	8010122 <_vfiprintf_r+0x176>
 8010196:	9105      	str	r1, [sp, #20]
 8010198:	e7c3      	b.n	8010122 <_vfiprintf_r+0x176>
 801019a:	fb0c 2101 	mla	r1, ip, r1, r2
 801019e:	4604      	mov	r4, r0
 80101a0:	2301      	movs	r3, #1
 80101a2:	e7f0      	b.n	8010186 <_vfiprintf_r+0x1da>
 80101a4:	ab03      	add	r3, sp, #12
 80101a6:	9300      	str	r3, [sp, #0]
 80101a8:	462a      	mov	r2, r5
 80101aa:	4b16      	ldr	r3, [pc, #88]	; (8010204 <_vfiprintf_r+0x258>)
 80101ac:	a904      	add	r1, sp, #16
 80101ae:	4630      	mov	r0, r6
 80101b0:	f7fd feaa 	bl	800df08 <_printf_float>
 80101b4:	4607      	mov	r7, r0
 80101b6:	1c78      	adds	r0, r7, #1
 80101b8:	d1d6      	bne.n	8010168 <_vfiprintf_r+0x1bc>
 80101ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80101bc:	07d9      	lsls	r1, r3, #31
 80101be:	d405      	bmi.n	80101cc <_vfiprintf_r+0x220>
 80101c0:	89ab      	ldrh	r3, [r5, #12]
 80101c2:	059a      	lsls	r2, r3, #22
 80101c4:	d402      	bmi.n	80101cc <_vfiprintf_r+0x220>
 80101c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80101c8:	f000 faaf 	bl	801072a <__retarget_lock_release_recursive>
 80101cc:	89ab      	ldrh	r3, [r5, #12]
 80101ce:	065b      	lsls	r3, r3, #25
 80101d0:	f53f af12 	bmi.w	800fff8 <_vfiprintf_r+0x4c>
 80101d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80101d6:	e711      	b.n	800fffc <_vfiprintf_r+0x50>
 80101d8:	ab03      	add	r3, sp, #12
 80101da:	9300      	str	r3, [sp, #0]
 80101dc:	462a      	mov	r2, r5
 80101de:	4b09      	ldr	r3, [pc, #36]	; (8010204 <_vfiprintf_r+0x258>)
 80101e0:	a904      	add	r1, sp, #16
 80101e2:	4630      	mov	r0, r6
 80101e4:	f7fe f91c 	bl	800e420 <_printf_i>
 80101e8:	e7e4      	b.n	80101b4 <_vfiprintf_r+0x208>
 80101ea:	bf00      	nop
 80101ec:	0801b0ac 	.word	0x0801b0ac
 80101f0:	0801b0cc 	.word	0x0801b0cc
 80101f4:	0801b08c 	.word	0x0801b08c
 80101f8:	0801af34 	.word	0x0801af34
 80101fc:	0801af3e 	.word	0x0801af3e
 8010200:	0800df09 	.word	0x0800df09
 8010204:	0800ff87 	.word	0x0800ff87
 8010208:	0801af3a 	.word	0x0801af3a

0801020c <__swbuf_r>:
 801020c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801020e:	460e      	mov	r6, r1
 8010210:	4614      	mov	r4, r2
 8010212:	4605      	mov	r5, r0
 8010214:	b118      	cbz	r0, 801021e <__swbuf_r+0x12>
 8010216:	6983      	ldr	r3, [r0, #24]
 8010218:	b90b      	cbnz	r3, 801021e <__swbuf_r+0x12>
 801021a:	f000 f9e7 	bl	80105ec <__sinit>
 801021e:	4b21      	ldr	r3, [pc, #132]	; (80102a4 <__swbuf_r+0x98>)
 8010220:	429c      	cmp	r4, r3
 8010222:	d12b      	bne.n	801027c <__swbuf_r+0x70>
 8010224:	686c      	ldr	r4, [r5, #4]
 8010226:	69a3      	ldr	r3, [r4, #24]
 8010228:	60a3      	str	r3, [r4, #8]
 801022a:	89a3      	ldrh	r3, [r4, #12]
 801022c:	071a      	lsls	r2, r3, #28
 801022e:	d52f      	bpl.n	8010290 <__swbuf_r+0x84>
 8010230:	6923      	ldr	r3, [r4, #16]
 8010232:	b36b      	cbz	r3, 8010290 <__swbuf_r+0x84>
 8010234:	6923      	ldr	r3, [r4, #16]
 8010236:	6820      	ldr	r0, [r4, #0]
 8010238:	1ac0      	subs	r0, r0, r3
 801023a:	6963      	ldr	r3, [r4, #20]
 801023c:	b2f6      	uxtb	r6, r6
 801023e:	4283      	cmp	r3, r0
 8010240:	4637      	mov	r7, r6
 8010242:	dc04      	bgt.n	801024e <__swbuf_r+0x42>
 8010244:	4621      	mov	r1, r4
 8010246:	4628      	mov	r0, r5
 8010248:	f000 f93c 	bl	80104c4 <_fflush_r>
 801024c:	bb30      	cbnz	r0, 801029c <__swbuf_r+0x90>
 801024e:	68a3      	ldr	r3, [r4, #8]
 8010250:	3b01      	subs	r3, #1
 8010252:	60a3      	str	r3, [r4, #8]
 8010254:	6823      	ldr	r3, [r4, #0]
 8010256:	1c5a      	adds	r2, r3, #1
 8010258:	6022      	str	r2, [r4, #0]
 801025a:	701e      	strb	r6, [r3, #0]
 801025c:	6963      	ldr	r3, [r4, #20]
 801025e:	3001      	adds	r0, #1
 8010260:	4283      	cmp	r3, r0
 8010262:	d004      	beq.n	801026e <__swbuf_r+0x62>
 8010264:	89a3      	ldrh	r3, [r4, #12]
 8010266:	07db      	lsls	r3, r3, #31
 8010268:	d506      	bpl.n	8010278 <__swbuf_r+0x6c>
 801026a:	2e0a      	cmp	r6, #10
 801026c:	d104      	bne.n	8010278 <__swbuf_r+0x6c>
 801026e:	4621      	mov	r1, r4
 8010270:	4628      	mov	r0, r5
 8010272:	f000 f927 	bl	80104c4 <_fflush_r>
 8010276:	b988      	cbnz	r0, 801029c <__swbuf_r+0x90>
 8010278:	4638      	mov	r0, r7
 801027a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801027c:	4b0a      	ldr	r3, [pc, #40]	; (80102a8 <__swbuf_r+0x9c>)
 801027e:	429c      	cmp	r4, r3
 8010280:	d101      	bne.n	8010286 <__swbuf_r+0x7a>
 8010282:	68ac      	ldr	r4, [r5, #8]
 8010284:	e7cf      	b.n	8010226 <__swbuf_r+0x1a>
 8010286:	4b09      	ldr	r3, [pc, #36]	; (80102ac <__swbuf_r+0xa0>)
 8010288:	429c      	cmp	r4, r3
 801028a:	bf08      	it	eq
 801028c:	68ec      	ldreq	r4, [r5, #12]
 801028e:	e7ca      	b.n	8010226 <__swbuf_r+0x1a>
 8010290:	4621      	mov	r1, r4
 8010292:	4628      	mov	r0, r5
 8010294:	f000 f81a 	bl	80102cc <__swsetup_r>
 8010298:	2800      	cmp	r0, #0
 801029a:	d0cb      	beq.n	8010234 <__swbuf_r+0x28>
 801029c:	f04f 37ff 	mov.w	r7, #4294967295
 80102a0:	e7ea      	b.n	8010278 <__swbuf_r+0x6c>
 80102a2:	bf00      	nop
 80102a4:	0801b0ac 	.word	0x0801b0ac
 80102a8:	0801b0cc 	.word	0x0801b0cc
 80102ac:	0801b08c 	.word	0x0801b08c

080102b0 <__ascii_wctomb>:
 80102b0:	b149      	cbz	r1, 80102c6 <__ascii_wctomb+0x16>
 80102b2:	2aff      	cmp	r2, #255	; 0xff
 80102b4:	bf85      	ittet	hi
 80102b6:	238a      	movhi	r3, #138	; 0x8a
 80102b8:	6003      	strhi	r3, [r0, #0]
 80102ba:	700a      	strbls	r2, [r1, #0]
 80102bc:	f04f 30ff 	movhi.w	r0, #4294967295
 80102c0:	bf98      	it	ls
 80102c2:	2001      	movls	r0, #1
 80102c4:	4770      	bx	lr
 80102c6:	4608      	mov	r0, r1
 80102c8:	4770      	bx	lr
	...

080102cc <__swsetup_r>:
 80102cc:	4b32      	ldr	r3, [pc, #200]	; (8010398 <__swsetup_r+0xcc>)
 80102ce:	b570      	push	{r4, r5, r6, lr}
 80102d0:	681d      	ldr	r5, [r3, #0]
 80102d2:	4606      	mov	r6, r0
 80102d4:	460c      	mov	r4, r1
 80102d6:	b125      	cbz	r5, 80102e2 <__swsetup_r+0x16>
 80102d8:	69ab      	ldr	r3, [r5, #24]
 80102da:	b913      	cbnz	r3, 80102e2 <__swsetup_r+0x16>
 80102dc:	4628      	mov	r0, r5
 80102de:	f000 f985 	bl	80105ec <__sinit>
 80102e2:	4b2e      	ldr	r3, [pc, #184]	; (801039c <__swsetup_r+0xd0>)
 80102e4:	429c      	cmp	r4, r3
 80102e6:	d10f      	bne.n	8010308 <__swsetup_r+0x3c>
 80102e8:	686c      	ldr	r4, [r5, #4]
 80102ea:	89a3      	ldrh	r3, [r4, #12]
 80102ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80102f0:	0719      	lsls	r1, r3, #28
 80102f2:	d42c      	bmi.n	801034e <__swsetup_r+0x82>
 80102f4:	06dd      	lsls	r5, r3, #27
 80102f6:	d411      	bmi.n	801031c <__swsetup_r+0x50>
 80102f8:	2309      	movs	r3, #9
 80102fa:	6033      	str	r3, [r6, #0]
 80102fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010300:	81a3      	strh	r3, [r4, #12]
 8010302:	f04f 30ff 	mov.w	r0, #4294967295
 8010306:	e03e      	b.n	8010386 <__swsetup_r+0xba>
 8010308:	4b25      	ldr	r3, [pc, #148]	; (80103a0 <__swsetup_r+0xd4>)
 801030a:	429c      	cmp	r4, r3
 801030c:	d101      	bne.n	8010312 <__swsetup_r+0x46>
 801030e:	68ac      	ldr	r4, [r5, #8]
 8010310:	e7eb      	b.n	80102ea <__swsetup_r+0x1e>
 8010312:	4b24      	ldr	r3, [pc, #144]	; (80103a4 <__swsetup_r+0xd8>)
 8010314:	429c      	cmp	r4, r3
 8010316:	bf08      	it	eq
 8010318:	68ec      	ldreq	r4, [r5, #12]
 801031a:	e7e6      	b.n	80102ea <__swsetup_r+0x1e>
 801031c:	0758      	lsls	r0, r3, #29
 801031e:	d512      	bpl.n	8010346 <__swsetup_r+0x7a>
 8010320:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010322:	b141      	cbz	r1, 8010336 <__swsetup_r+0x6a>
 8010324:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010328:	4299      	cmp	r1, r3
 801032a:	d002      	beq.n	8010332 <__swsetup_r+0x66>
 801032c:	4630      	mov	r0, r6
 801032e:	f7ff fb6f 	bl	800fa10 <_free_r>
 8010332:	2300      	movs	r3, #0
 8010334:	6363      	str	r3, [r4, #52]	; 0x34
 8010336:	89a3      	ldrh	r3, [r4, #12]
 8010338:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801033c:	81a3      	strh	r3, [r4, #12]
 801033e:	2300      	movs	r3, #0
 8010340:	6063      	str	r3, [r4, #4]
 8010342:	6923      	ldr	r3, [r4, #16]
 8010344:	6023      	str	r3, [r4, #0]
 8010346:	89a3      	ldrh	r3, [r4, #12]
 8010348:	f043 0308 	orr.w	r3, r3, #8
 801034c:	81a3      	strh	r3, [r4, #12]
 801034e:	6923      	ldr	r3, [r4, #16]
 8010350:	b94b      	cbnz	r3, 8010366 <__swsetup_r+0x9a>
 8010352:	89a3      	ldrh	r3, [r4, #12]
 8010354:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010358:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801035c:	d003      	beq.n	8010366 <__swsetup_r+0x9a>
 801035e:	4621      	mov	r1, r4
 8010360:	4630      	mov	r0, r6
 8010362:	f000 fa07 	bl	8010774 <__smakebuf_r>
 8010366:	89a0      	ldrh	r0, [r4, #12]
 8010368:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801036c:	f010 0301 	ands.w	r3, r0, #1
 8010370:	d00a      	beq.n	8010388 <__swsetup_r+0xbc>
 8010372:	2300      	movs	r3, #0
 8010374:	60a3      	str	r3, [r4, #8]
 8010376:	6963      	ldr	r3, [r4, #20]
 8010378:	425b      	negs	r3, r3
 801037a:	61a3      	str	r3, [r4, #24]
 801037c:	6923      	ldr	r3, [r4, #16]
 801037e:	b943      	cbnz	r3, 8010392 <__swsetup_r+0xc6>
 8010380:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010384:	d1ba      	bne.n	80102fc <__swsetup_r+0x30>
 8010386:	bd70      	pop	{r4, r5, r6, pc}
 8010388:	0781      	lsls	r1, r0, #30
 801038a:	bf58      	it	pl
 801038c:	6963      	ldrpl	r3, [r4, #20]
 801038e:	60a3      	str	r3, [r4, #8]
 8010390:	e7f4      	b.n	801037c <__swsetup_r+0xb0>
 8010392:	2000      	movs	r0, #0
 8010394:	e7f7      	b.n	8010386 <__swsetup_r+0xba>
 8010396:	bf00      	nop
 8010398:	2400040c 	.word	0x2400040c
 801039c:	0801b0ac 	.word	0x0801b0ac
 80103a0:	0801b0cc 	.word	0x0801b0cc
 80103a4:	0801b08c 	.word	0x0801b08c

080103a8 <abort>:
 80103a8:	b508      	push	{r3, lr}
 80103aa:	2006      	movs	r0, #6
 80103ac:	f000 fa52 	bl	8010854 <raise>
 80103b0:	2001      	movs	r0, #1
 80103b2:	f7f3 fbe9 	bl	8003b88 <_exit>
	...

080103b8 <__sflush_r>:
 80103b8:	898a      	ldrh	r2, [r1, #12]
 80103ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103be:	4605      	mov	r5, r0
 80103c0:	0710      	lsls	r0, r2, #28
 80103c2:	460c      	mov	r4, r1
 80103c4:	d458      	bmi.n	8010478 <__sflush_r+0xc0>
 80103c6:	684b      	ldr	r3, [r1, #4]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	dc05      	bgt.n	80103d8 <__sflush_r+0x20>
 80103cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	dc02      	bgt.n	80103d8 <__sflush_r+0x20>
 80103d2:	2000      	movs	r0, #0
 80103d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80103da:	2e00      	cmp	r6, #0
 80103dc:	d0f9      	beq.n	80103d2 <__sflush_r+0x1a>
 80103de:	2300      	movs	r3, #0
 80103e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80103e4:	682f      	ldr	r7, [r5, #0]
 80103e6:	602b      	str	r3, [r5, #0]
 80103e8:	d032      	beq.n	8010450 <__sflush_r+0x98>
 80103ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80103ec:	89a3      	ldrh	r3, [r4, #12]
 80103ee:	075a      	lsls	r2, r3, #29
 80103f0:	d505      	bpl.n	80103fe <__sflush_r+0x46>
 80103f2:	6863      	ldr	r3, [r4, #4]
 80103f4:	1ac0      	subs	r0, r0, r3
 80103f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80103f8:	b10b      	cbz	r3, 80103fe <__sflush_r+0x46>
 80103fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80103fc:	1ac0      	subs	r0, r0, r3
 80103fe:	2300      	movs	r3, #0
 8010400:	4602      	mov	r2, r0
 8010402:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010404:	6a21      	ldr	r1, [r4, #32]
 8010406:	4628      	mov	r0, r5
 8010408:	47b0      	blx	r6
 801040a:	1c43      	adds	r3, r0, #1
 801040c:	89a3      	ldrh	r3, [r4, #12]
 801040e:	d106      	bne.n	801041e <__sflush_r+0x66>
 8010410:	6829      	ldr	r1, [r5, #0]
 8010412:	291d      	cmp	r1, #29
 8010414:	d82c      	bhi.n	8010470 <__sflush_r+0xb8>
 8010416:	4a2a      	ldr	r2, [pc, #168]	; (80104c0 <__sflush_r+0x108>)
 8010418:	40ca      	lsrs	r2, r1
 801041a:	07d6      	lsls	r6, r2, #31
 801041c:	d528      	bpl.n	8010470 <__sflush_r+0xb8>
 801041e:	2200      	movs	r2, #0
 8010420:	6062      	str	r2, [r4, #4]
 8010422:	04d9      	lsls	r1, r3, #19
 8010424:	6922      	ldr	r2, [r4, #16]
 8010426:	6022      	str	r2, [r4, #0]
 8010428:	d504      	bpl.n	8010434 <__sflush_r+0x7c>
 801042a:	1c42      	adds	r2, r0, #1
 801042c:	d101      	bne.n	8010432 <__sflush_r+0x7a>
 801042e:	682b      	ldr	r3, [r5, #0]
 8010430:	b903      	cbnz	r3, 8010434 <__sflush_r+0x7c>
 8010432:	6560      	str	r0, [r4, #84]	; 0x54
 8010434:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010436:	602f      	str	r7, [r5, #0]
 8010438:	2900      	cmp	r1, #0
 801043a:	d0ca      	beq.n	80103d2 <__sflush_r+0x1a>
 801043c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010440:	4299      	cmp	r1, r3
 8010442:	d002      	beq.n	801044a <__sflush_r+0x92>
 8010444:	4628      	mov	r0, r5
 8010446:	f7ff fae3 	bl	800fa10 <_free_r>
 801044a:	2000      	movs	r0, #0
 801044c:	6360      	str	r0, [r4, #52]	; 0x34
 801044e:	e7c1      	b.n	80103d4 <__sflush_r+0x1c>
 8010450:	6a21      	ldr	r1, [r4, #32]
 8010452:	2301      	movs	r3, #1
 8010454:	4628      	mov	r0, r5
 8010456:	47b0      	blx	r6
 8010458:	1c41      	adds	r1, r0, #1
 801045a:	d1c7      	bne.n	80103ec <__sflush_r+0x34>
 801045c:	682b      	ldr	r3, [r5, #0]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d0c4      	beq.n	80103ec <__sflush_r+0x34>
 8010462:	2b1d      	cmp	r3, #29
 8010464:	d001      	beq.n	801046a <__sflush_r+0xb2>
 8010466:	2b16      	cmp	r3, #22
 8010468:	d101      	bne.n	801046e <__sflush_r+0xb6>
 801046a:	602f      	str	r7, [r5, #0]
 801046c:	e7b1      	b.n	80103d2 <__sflush_r+0x1a>
 801046e:	89a3      	ldrh	r3, [r4, #12]
 8010470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010474:	81a3      	strh	r3, [r4, #12]
 8010476:	e7ad      	b.n	80103d4 <__sflush_r+0x1c>
 8010478:	690f      	ldr	r7, [r1, #16]
 801047a:	2f00      	cmp	r7, #0
 801047c:	d0a9      	beq.n	80103d2 <__sflush_r+0x1a>
 801047e:	0793      	lsls	r3, r2, #30
 8010480:	680e      	ldr	r6, [r1, #0]
 8010482:	bf08      	it	eq
 8010484:	694b      	ldreq	r3, [r1, #20]
 8010486:	600f      	str	r7, [r1, #0]
 8010488:	bf18      	it	ne
 801048a:	2300      	movne	r3, #0
 801048c:	eba6 0807 	sub.w	r8, r6, r7
 8010490:	608b      	str	r3, [r1, #8]
 8010492:	f1b8 0f00 	cmp.w	r8, #0
 8010496:	dd9c      	ble.n	80103d2 <__sflush_r+0x1a>
 8010498:	6a21      	ldr	r1, [r4, #32]
 801049a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801049c:	4643      	mov	r3, r8
 801049e:	463a      	mov	r2, r7
 80104a0:	4628      	mov	r0, r5
 80104a2:	47b0      	blx	r6
 80104a4:	2800      	cmp	r0, #0
 80104a6:	dc06      	bgt.n	80104b6 <__sflush_r+0xfe>
 80104a8:	89a3      	ldrh	r3, [r4, #12]
 80104aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104ae:	81a3      	strh	r3, [r4, #12]
 80104b0:	f04f 30ff 	mov.w	r0, #4294967295
 80104b4:	e78e      	b.n	80103d4 <__sflush_r+0x1c>
 80104b6:	4407      	add	r7, r0
 80104b8:	eba8 0800 	sub.w	r8, r8, r0
 80104bc:	e7e9      	b.n	8010492 <__sflush_r+0xda>
 80104be:	bf00      	nop
 80104c0:	20400001 	.word	0x20400001

080104c4 <_fflush_r>:
 80104c4:	b538      	push	{r3, r4, r5, lr}
 80104c6:	690b      	ldr	r3, [r1, #16]
 80104c8:	4605      	mov	r5, r0
 80104ca:	460c      	mov	r4, r1
 80104cc:	b913      	cbnz	r3, 80104d4 <_fflush_r+0x10>
 80104ce:	2500      	movs	r5, #0
 80104d0:	4628      	mov	r0, r5
 80104d2:	bd38      	pop	{r3, r4, r5, pc}
 80104d4:	b118      	cbz	r0, 80104de <_fflush_r+0x1a>
 80104d6:	6983      	ldr	r3, [r0, #24]
 80104d8:	b90b      	cbnz	r3, 80104de <_fflush_r+0x1a>
 80104da:	f000 f887 	bl	80105ec <__sinit>
 80104de:	4b14      	ldr	r3, [pc, #80]	; (8010530 <_fflush_r+0x6c>)
 80104e0:	429c      	cmp	r4, r3
 80104e2:	d11b      	bne.n	801051c <_fflush_r+0x58>
 80104e4:	686c      	ldr	r4, [r5, #4]
 80104e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d0ef      	beq.n	80104ce <_fflush_r+0xa>
 80104ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80104f0:	07d0      	lsls	r0, r2, #31
 80104f2:	d404      	bmi.n	80104fe <_fflush_r+0x3a>
 80104f4:	0599      	lsls	r1, r3, #22
 80104f6:	d402      	bmi.n	80104fe <_fflush_r+0x3a>
 80104f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80104fa:	f000 f915 	bl	8010728 <__retarget_lock_acquire_recursive>
 80104fe:	4628      	mov	r0, r5
 8010500:	4621      	mov	r1, r4
 8010502:	f7ff ff59 	bl	80103b8 <__sflush_r>
 8010506:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010508:	07da      	lsls	r2, r3, #31
 801050a:	4605      	mov	r5, r0
 801050c:	d4e0      	bmi.n	80104d0 <_fflush_r+0xc>
 801050e:	89a3      	ldrh	r3, [r4, #12]
 8010510:	059b      	lsls	r3, r3, #22
 8010512:	d4dd      	bmi.n	80104d0 <_fflush_r+0xc>
 8010514:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010516:	f000 f908 	bl	801072a <__retarget_lock_release_recursive>
 801051a:	e7d9      	b.n	80104d0 <_fflush_r+0xc>
 801051c:	4b05      	ldr	r3, [pc, #20]	; (8010534 <_fflush_r+0x70>)
 801051e:	429c      	cmp	r4, r3
 8010520:	d101      	bne.n	8010526 <_fflush_r+0x62>
 8010522:	68ac      	ldr	r4, [r5, #8]
 8010524:	e7df      	b.n	80104e6 <_fflush_r+0x22>
 8010526:	4b04      	ldr	r3, [pc, #16]	; (8010538 <_fflush_r+0x74>)
 8010528:	429c      	cmp	r4, r3
 801052a:	bf08      	it	eq
 801052c:	68ec      	ldreq	r4, [r5, #12]
 801052e:	e7da      	b.n	80104e6 <_fflush_r+0x22>
 8010530:	0801b0ac 	.word	0x0801b0ac
 8010534:	0801b0cc 	.word	0x0801b0cc
 8010538:	0801b08c 	.word	0x0801b08c

0801053c <std>:
 801053c:	2300      	movs	r3, #0
 801053e:	b510      	push	{r4, lr}
 8010540:	4604      	mov	r4, r0
 8010542:	e9c0 3300 	strd	r3, r3, [r0]
 8010546:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801054a:	6083      	str	r3, [r0, #8]
 801054c:	8181      	strh	r1, [r0, #12]
 801054e:	6643      	str	r3, [r0, #100]	; 0x64
 8010550:	81c2      	strh	r2, [r0, #14]
 8010552:	6183      	str	r3, [r0, #24]
 8010554:	4619      	mov	r1, r3
 8010556:	2208      	movs	r2, #8
 8010558:	305c      	adds	r0, #92	; 0x5c
 801055a:	f7fd fc3d 	bl	800ddd8 <memset>
 801055e:	4b05      	ldr	r3, [pc, #20]	; (8010574 <std+0x38>)
 8010560:	6263      	str	r3, [r4, #36]	; 0x24
 8010562:	4b05      	ldr	r3, [pc, #20]	; (8010578 <std+0x3c>)
 8010564:	62a3      	str	r3, [r4, #40]	; 0x28
 8010566:	4b05      	ldr	r3, [pc, #20]	; (801057c <std+0x40>)
 8010568:	62e3      	str	r3, [r4, #44]	; 0x2c
 801056a:	4b05      	ldr	r3, [pc, #20]	; (8010580 <std+0x44>)
 801056c:	6224      	str	r4, [r4, #32]
 801056e:	6323      	str	r3, [r4, #48]	; 0x30
 8010570:	bd10      	pop	{r4, pc}
 8010572:	bf00      	nop
 8010574:	0801088d 	.word	0x0801088d
 8010578:	080108af 	.word	0x080108af
 801057c:	080108e7 	.word	0x080108e7
 8010580:	0801090b 	.word	0x0801090b

08010584 <_cleanup_r>:
 8010584:	4901      	ldr	r1, [pc, #4]	; (801058c <_cleanup_r+0x8>)
 8010586:	f000 b8af 	b.w	80106e8 <_fwalk_reent>
 801058a:	bf00      	nop
 801058c:	080104c5 	.word	0x080104c5

08010590 <__sfmoreglue>:
 8010590:	b570      	push	{r4, r5, r6, lr}
 8010592:	1e4a      	subs	r2, r1, #1
 8010594:	2568      	movs	r5, #104	; 0x68
 8010596:	4355      	muls	r5, r2
 8010598:	460e      	mov	r6, r1
 801059a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801059e:	f7ff fa87 	bl	800fab0 <_malloc_r>
 80105a2:	4604      	mov	r4, r0
 80105a4:	b140      	cbz	r0, 80105b8 <__sfmoreglue+0x28>
 80105a6:	2100      	movs	r1, #0
 80105a8:	e9c0 1600 	strd	r1, r6, [r0]
 80105ac:	300c      	adds	r0, #12
 80105ae:	60a0      	str	r0, [r4, #8]
 80105b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80105b4:	f7fd fc10 	bl	800ddd8 <memset>
 80105b8:	4620      	mov	r0, r4
 80105ba:	bd70      	pop	{r4, r5, r6, pc}

080105bc <__sfp_lock_acquire>:
 80105bc:	4801      	ldr	r0, [pc, #4]	; (80105c4 <__sfp_lock_acquire+0x8>)
 80105be:	f000 b8b3 	b.w	8010728 <__retarget_lock_acquire_recursive>
 80105c2:	bf00      	nop
 80105c4:	2400f40c 	.word	0x2400f40c

080105c8 <__sfp_lock_release>:
 80105c8:	4801      	ldr	r0, [pc, #4]	; (80105d0 <__sfp_lock_release+0x8>)
 80105ca:	f000 b8ae 	b.w	801072a <__retarget_lock_release_recursive>
 80105ce:	bf00      	nop
 80105d0:	2400f40c 	.word	0x2400f40c

080105d4 <__sinit_lock_acquire>:
 80105d4:	4801      	ldr	r0, [pc, #4]	; (80105dc <__sinit_lock_acquire+0x8>)
 80105d6:	f000 b8a7 	b.w	8010728 <__retarget_lock_acquire_recursive>
 80105da:	bf00      	nop
 80105dc:	2400f407 	.word	0x2400f407

080105e0 <__sinit_lock_release>:
 80105e0:	4801      	ldr	r0, [pc, #4]	; (80105e8 <__sinit_lock_release+0x8>)
 80105e2:	f000 b8a2 	b.w	801072a <__retarget_lock_release_recursive>
 80105e6:	bf00      	nop
 80105e8:	2400f407 	.word	0x2400f407

080105ec <__sinit>:
 80105ec:	b510      	push	{r4, lr}
 80105ee:	4604      	mov	r4, r0
 80105f0:	f7ff fff0 	bl	80105d4 <__sinit_lock_acquire>
 80105f4:	69a3      	ldr	r3, [r4, #24]
 80105f6:	b11b      	cbz	r3, 8010600 <__sinit+0x14>
 80105f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105fc:	f7ff bff0 	b.w	80105e0 <__sinit_lock_release>
 8010600:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010604:	6523      	str	r3, [r4, #80]	; 0x50
 8010606:	4b13      	ldr	r3, [pc, #76]	; (8010654 <__sinit+0x68>)
 8010608:	4a13      	ldr	r2, [pc, #76]	; (8010658 <__sinit+0x6c>)
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	62a2      	str	r2, [r4, #40]	; 0x28
 801060e:	42a3      	cmp	r3, r4
 8010610:	bf04      	itt	eq
 8010612:	2301      	moveq	r3, #1
 8010614:	61a3      	streq	r3, [r4, #24]
 8010616:	4620      	mov	r0, r4
 8010618:	f000 f820 	bl	801065c <__sfp>
 801061c:	6060      	str	r0, [r4, #4]
 801061e:	4620      	mov	r0, r4
 8010620:	f000 f81c 	bl	801065c <__sfp>
 8010624:	60a0      	str	r0, [r4, #8]
 8010626:	4620      	mov	r0, r4
 8010628:	f000 f818 	bl	801065c <__sfp>
 801062c:	2200      	movs	r2, #0
 801062e:	60e0      	str	r0, [r4, #12]
 8010630:	2104      	movs	r1, #4
 8010632:	6860      	ldr	r0, [r4, #4]
 8010634:	f7ff ff82 	bl	801053c <std>
 8010638:	68a0      	ldr	r0, [r4, #8]
 801063a:	2201      	movs	r2, #1
 801063c:	2109      	movs	r1, #9
 801063e:	f7ff ff7d 	bl	801053c <std>
 8010642:	68e0      	ldr	r0, [r4, #12]
 8010644:	2202      	movs	r2, #2
 8010646:	2112      	movs	r1, #18
 8010648:	f7ff ff78 	bl	801053c <std>
 801064c:	2301      	movs	r3, #1
 801064e:	61a3      	str	r3, [r4, #24]
 8010650:	e7d2      	b.n	80105f8 <__sinit+0xc>
 8010652:	bf00      	nop
 8010654:	0801ad08 	.word	0x0801ad08
 8010658:	08010585 	.word	0x08010585

0801065c <__sfp>:
 801065c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801065e:	4607      	mov	r7, r0
 8010660:	f7ff ffac 	bl	80105bc <__sfp_lock_acquire>
 8010664:	4b1e      	ldr	r3, [pc, #120]	; (80106e0 <__sfp+0x84>)
 8010666:	681e      	ldr	r6, [r3, #0]
 8010668:	69b3      	ldr	r3, [r6, #24]
 801066a:	b913      	cbnz	r3, 8010672 <__sfp+0x16>
 801066c:	4630      	mov	r0, r6
 801066e:	f7ff ffbd 	bl	80105ec <__sinit>
 8010672:	3648      	adds	r6, #72	; 0x48
 8010674:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010678:	3b01      	subs	r3, #1
 801067a:	d503      	bpl.n	8010684 <__sfp+0x28>
 801067c:	6833      	ldr	r3, [r6, #0]
 801067e:	b30b      	cbz	r3, 80106c4 <__sfp+0x68>
 8010680:	6836      	ldr	r6, [r6, #0]
 8010682:	e7f7      	b.n	8010674 <__sfp+0x18>
 8010684:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010688:	b9d5      	cbnz	r5, 80106c0 <__sfp+0x64>
 801068a:	4b16      	ldr	r3, [pc, #88]	; (80106e4 <__sfp+0x88>)
 801068c:	60e3      	str	r3, [r4, #12]
 801068e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010692:	6665      	str	r5, [r4, #100]	; 0x64
 8010694:	f000 f847 	bl	8010726 <__retarget_lock_init_recursive>
 8010698:	f7ff ff96 	bl	80105c8 <__sfp_lock_release>
 801069c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80106a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80106a4:	6025      	str	r5, [r4, #0]
 80106a6:	61a5      	str	r5, [r4, #24]
 80106a8:	2208      	movs	r2, #8
 80106aa:	4629      	mov	r1, r5
 80106ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80106b0:	f7fd fb92 	bl	800ddd8 <memset>
 80106b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80106b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80106bc:	4620      	mov	r0, r4
 80106be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80106c0:	3468      	adds	r4, #104	; 0x68
 80106c2:	e7d9      	b.n	8010678 <__sfp+0x1c>
 80106c4:	2104      	movs	r1, #4
 80106c6:	4638      	mov	r0, r7
 80106c8:	f7ff ff62 	bl	8010590 <__sfmoreglue>
 80106cc:	4604      	mov	r4, r0
 80106ce:	6030      	str	r0, [r6, #0]
 80106d0:	2800      	cmp	r0, #0
 80106d2:	d1d5      	bne.n	8010680 <__sfp+0x24>
 80106d4:	f7ff ff78 	bl	80105c8 <__sfp_lock_release>
 80106d8:	230c      	movs	r3, #12
 80106da:	603b      	str	r3, [r7, #0]
 80106dc:	e7ee      	b.n	80106bc <__sfp+0x60>
 80106de:	bf00      	nop
 80106e0:	0801ad08 	.word	0x0801ad08
 80106e4:	ffff0001 	.word	0xffff0001

080106e8 <_fwalk_reent>:
 80106e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106ec:	4606      	mov	r6, r0
 80106ee:	4688      	mov	r8, r1
 80106f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80106f4:	2700      	movs	r7, #0
 80106f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80106fa:	f1b9 0901 	subs.w	r9, r9, #1
 80106fe:	d505      	bpl.n	801070c <_fwalk_reent+0x24>
 8010700:	6824      	ldr	r4, [r4, #0]
 8010702:	2c00      	cmp	r4, #0
 8010704:	d1f7      	bne.n	80106f6 <_fwalk_reent+0xe>
 8010706:	4638      	mov	r0, r7
 8010708:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801070c:	89ab      	ldrh	r3, [r5, #12]
 801070e:	2b01      	cmp	r3, #1
 8010710:	d907      	bls.n	8010722 <_fwalk_reent+0x3a>
 8010712:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010716:	3301      	adds	r3, #1
 8010718:	d003      	beq.n	8010722 <_fwalk_reent+0x3a>
 801071a:	4629      	mov	r1, r5
 801071c:	4630      	mov	r0, r6
 801071e:	47c0      	blx	r8
 8010720:	4307      	orrs	r7, r0
 8010722:	3568      	adds	r5, #104	; 0x68
 8010724:	e7e9      	b.n	80106fa <_fwalk_reent+0x12>

08010726 <__retarget_lock_init_recursive>:
 8010726:	4770      	bx	lr

08010728 <__retarget_lock_acquire_recursive>:
 8010728:	4770      	bx	lr

0801072a <__retarget_lock_release_recursive>:
 801072a:	4770      	bx	lr

0801072c <__swhatbuf_r>:
 801072c:	b570      	push	{r4, r5, r6, lr}
 801072e:	460e      	mov	r6, r1
 8010730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010734:	2900      	cmp	r1, #0
 8010736:	b096      	sub	sp, #88	; 0x58
 8010738:	4614      	mov	r4, r2
 801073a:	461d      	mov	r5, r3
 801073c:	da07      	bge.n	801074e <__swhatbuf_r+0x22>
 801073e:	2300      	movs	r3, #0
 8010740:	602b      	str	r3, [r5, #0]
 8010742:	89b3      	ldrh	r3, [r6, #12]
 8010744:	061a      	lsls	r2, r3, #24
 8010746:	d410      	bmi.n	801076a <__swhatbuf_r+0x3e>
 8010748:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801074c:	e00e      	b.n	801076c <__swhatbuf_r+0x40>
 801074e:	466a      	mov	r2, sp
 8010750:	f000 f902 	bl	8010958 <_fstat_r>
 8010754:	2800      	cmp	r0, #0
 8010756:	dbf2      	blt.n	801073e <__swhatbuf_r+0x12>
 8010758:	9a01      	ldr	r2, [sp, #4]
 801075a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801075e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010762:	425a      	negs	r2, r3
 8010764:	415a      	adcs	r2, r3
 8010766:	602a      	str	r2, [r5, #0]
 8010768:	e7ee      	b.n	8010748 <__swhatbuf_r+0x1c>
 801076a:	2340      	movs	r3, #64	; 0x40
 801076c:	2000      	movs	r0, #0
 801076e:	6023      	str	r3, [r4, #0]
 8010770:	b016      	add	sp, #88	; 0x58
 8010772:	bd70      	pop	{r4, r5, r6, pc}

08010774 <__smakebuf_r>:
 8010774:	898b      	ldrh	r3, [r1, #12]
 8010776:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010778:	079d      	lsls	r5, r3, #30
 801077a:	4606      	mov	r6, r0
 801077c:	460c      	mov	r4, r1
 801077e:	d507      	bpl.n	8010790 <__smakebuf_r+0x1c>
 8010780:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010784:	6023      	str	r3, [r4, #0]
 8010786:	6123      	str	r3, [r4, #16]
 8010788:	2301      	movs	r3, #1
 801078a:	6163      	str	r3, [r4, #20]
 801078c:	b002      	add	sp, #8
 801078e:	bd70      	pop	{r4, r5, r6, pc}
 8010790:	ab01      	add	r3, sp, #4
 8010792:	466a      	mov	r2, sp
 8010794:	f7ff ffca 	bl	801072c <__swhatbuf_r>
 8010798:	9900      	ldr	r1, [sp, #0]
 801079a:	4605      	mov	r5, r0
 801079c:	4630      	mov	r0, r6
 801079e:	f7ff f987 	bl	800fab0 <_malloc_r>
 80107a2:	b948      	cbnz	r0, 80107b8 <__smakebuf_r+0x44>
 80107a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107a8:	059a      	lsls	r2, r3, #22
 80107aa:	d4ef      	bmi.n	801078c <__smakebuf_r+0x18>
 80107ac:	f023 0303 	bic.w	r3, r3, #3
 80107b0:	f043 0302 	orr.w	r3, r3, #2
 80107b4:	81a3      	strh	r3, [r4, #12]
 80107b6:	e7e3      	b.n	8010780 <__smakebuf_r+0xc>
 80107b8:	4b0d      	ldr	r3, [pc, #52]	; (80107f0 <__smakebuf_r+0x7c>)
 80107ba:	62b3      	str	r3, [r6, #40]	; 0x28
 80107bc:	89a3      	ldrh	r3, [r4, #12]
 80107be:	6020      	str	r0, [r4, #0]
 80107c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80107c4:	81a3      	strh	r3, [r4, #12]
 80107c6:	9b00      	ldr	r3, [sp, #0]
 80107c8:	6163      	str	r3, [r4, #20]
 80107ca:	9b01      	ldr	r3, [sp, #4]
 80107cc:	6120      	str	r0, [r4, #16]
 80107ce:	b15b      	cbz	r3, 80107e8 <__smakebuf_r+0x74>
 80107d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107d4:	4630      	mov	r0, r6
 80107d6:	f000 f8d1 	bl	801097c <_isatty_r>
 80107da:	b128      	cbz	r0, 80107e8 <__smakebuf_r+0x74>
 80107dc:	89a3      	ldrh	r3, [r4, #12]
 80107de:	f023 0303 	bic.w	r3, r3, #3
 80107e2:	f043 0301 	orr.w	r3, r3, #1
 80107e6:	81a3      	strh	r3, [r4, #12]
 80107e8:	89a0      	ldrh	r0, [r4, #12]
 80107ea:	4305      	orrs	r5, r0
 80107ec:	81a5      	strh	r5, [r4, #12]
 80107ee:	e7cd      	b.n	801078c <__smakebuf_r+0x18>
 80107f0:	08010585 	.word	0x08010585

080107f4 <_malloc_usable_size_r>:
 80107f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80107f8:	1f18      	subs	r0, r3, #4
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	bfbc      	itt	lt
 80107fe:	580b      	ldrlt	r3, [r1, r0]
 8010800:	18c0      	addlt	r0, r0, r3
 8010802:	4770      	bx	lr

08010804 <_raise_r>:
 8010804:	291f      	cmp	r1, #31
 8010806:	b538      	push	{r3, r4, r5, lr}
 8010808:	4604      	mov	r4, r0
 801080a:	460d      	mov	r5, r1
 801080c:	d904      	bls.n	8010818 <_raise_r+0x14>
 801080e:	2316      	movs	r3, #22
 8010810:	6003      	str	r3, [r0, #0]
 8010812:	f04f 30ff 	mov.w	r0, #4294967295
 8010816:	bd38      	pop	{r3, r4, r5, pc}
 8010818:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801081a:	b112      	cbz	r2, 8010822 <_raise_r+0x1e>
 801081c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010820:	b94b      	cbnz	r3, 8010836 <_raise_r+0x32>
 8010822:	4620      	mov	r0, r4
 8010824:	f000 f830 	bl	8010888 <_getpid_r>
 8010828:	462a      	mov	r2, r5
 801082a:	4601      	mov	r1, r0
 801082c:	4620      	mov	r0, r4
 801082e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010832:	f000 b817 	b.w	8010864 <_kill_r>
 8010836:	2b01      	cmp	r3, #1
 8010838:	d00a      	beq.n	8010850 <_raise_r+0x4c>
 801083a:	1c59      	adds	r1, r3, #1
 801083c:	d103      	bne.n	8010846 <_raise_r+0x42>
 801083e:	2316      	movs	r3, #22
 8010840:	6003      	str	r3, [r0, #0]
 8010842:	2001      	movs	r0, #1
 8010844:	e7e7      	b.n	8010816 <_raise_r+0x12>
 8010846:	2400      	movs	r4, #0
 8010848:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801084c:	4628      	mov	r0, r5
 801084e:	4798      	blx	r3
 8010850:	2000      	movs	r0, #0
 8010852:	e7e0      	b.n	8010816 <_raise_r+0x12>

08010854 <raise>:
 8010854:	4b02      	ldr	r3, [pc, #8]	; (8010860 <raise+0xc>)
 8010856:	4601      	mov	r1, r0
 8010858:	6818      	ldr	r0, [r3, #0]
 801085a:	f7ff bfd3 	b.w	8010804 <_raise_r>
 801085e:	bf00      	nop
 8010860:	2400040c 	.word	0x2400040c

08010864 <_kill_r>:
 8010864:	b538      	push	{r3, r4, r5, lr}
 8010866:	4d07      	ldr	r5, [pc, #28]	; (8010884 <_kill_r+0x20>)
 8010868:	2300      	movs	r3, #0
 801086a:	4604      	mov	r4, r0
 801086c:	4608      	mov	r0, r1
 801086e:	4611      	mov	r1, r2
 8010870:	602b      	str	r3, [r5, #0]
 8010872:	f7f3 f97f 	bl	8003b74 <_kill>
 8010876:	1c43      	adds	r3, r0, #1
 8010878:	d102      	bne.n	8010880 <_kill_r+0x1c>
 801087a:	682b      	ldr	r3, [r5, #0]
 801087c:	b103      	cbz	r3, 8010880 <_kill_r+0x1c>
 801087e:	6023      	str	r3, [r4, #0]
 8010880:	bd38      	pop	{r3, r4, r5, pc}
 8010882:	bf00      	nop
 8010884:	2400f400 	.word	0x2400f400

08010888 <_getpid_r>:
 8010888:	f7f3 b972 	b.w	8003b70 <_getpid>

0801088c <__sread>:
 801088c:	b510      	push	{r4, lr}
 801088e:	460c      	mov	r4, r1
 8010890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010894:	f000 f894 	bl	80109c0 <_read_r>
 8010898:	2800      	cmp	r0, #0
 801089a:	bfab      	itete	ge
 801089c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801089e:	89a3      	ldrhlt	r3, [r4, #12]
 80108a0:	181b      	addge	r3, r3, r0
 80108a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80108a6:	bfac      	ite	ge
 80108a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80108aa:	81a3      	strhlt	r3, [r4, #12]
 80108ac:	bd10      	pop	{r4, pc}

080108ae <__swrite>:
 80108ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108b2:	461f      	mov	r7, r3
 80108b4:	898b      	ldrh	r3, [r1, #12]
 80108b6:	05db      	lsls	r3, r3, #23
 80108b8:	4605      	mov	r5, r0
 80108ba:	460c      	mov	r4, r1
 80108bc:	4616      	mov	r6, r2
 80108be:	d505      	bpl.n	80108cc <__swrite+0x1e>
 80108c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108c4:	2302      	movs	r3, #2
 80108c6:	2200      	movs	r2, #0
 80108c8:	f000 f868 	bl	801099c <_lseek_r>
 80108cc:	89a3      	ldrh	r3, [r4, #12]
 80108ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80108d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80108d6:	81a3      	strh	r3, [r4, #12]
 80108d8:	4632      	mov	r2, r6
 80108da:	463b      	mov	r3, r7
 80108dc:	4628      	mov	r0, r5
 80108de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80108e2:	f000 b817 	b.w	8010914 <_write_r>

080108e6 <__sseek>:
 80108e6:	b510      	push	{r4, lr}
 80108e8:	460c      	mov	r4, r1
 80108ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108ee:	f000 f855 	bl	801099c <_lseek_r>
 80108f2:	1c43      	adds	r3, r0, #1
 80108f4:	89a3      	ldrh	r3, [r4, #12]
 80108f6:	bf15      	itete	ne
 80108f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80108fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80108fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010902:	81a3      	strheq	r3, [r4, #12]
 8010904:	bf18      	it	ne
 8010906:	81a3      	strhne	r3, [r4, #12]
 8010908:	bd10      	pop	{r4, pc}

0801090a <__sclose>:
 801090a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801090e:	f000 b813 	b.w	8010938 <_close_r>
	...

08010914 <_write_r>:
 8010914:	b538      	push	{r3, r4, r5, lr}
 8010916:	4d07      	ldr	r5, [pc, #28]	; (8010934 <_write_r+0x20>)
 8010918:	4604      	mov	r4, r0
 801091a:	4608      	mov	r0, r1
 801091c:	4611      	mov	r1, r2
 801091e:	2200      	movs	r2, #0
 8010920:	602a      	str	r2, [r5, #0]
 8010922:	461a      	mov	r2, r3
 8010924:	f7f3 f944 	bl	8003bb0 <_write>
 8010928:	1c43      	adds	r3, r0, #1
 801092a:	d102      	bne.n	8010932 <_write_r+0x1e>
 801092c:	682b      	ldr	r3, [r5, #0]
 801092e:	b103      	cbz	r3, 8010932 <_write_r+0x1e>
 8010930:	6023      	str	r3, [r4, #0]
 8010932:	bd38      	pop	{r3, r4, r5, pc}
 8010934:	2400f400 	.word	0x2400f400

08010938 <_close_r>:
 8010938:	b538      	push	{r3, r4, r5, lr}
 801093a:	4d06      	ldr	r5, [pc, #24]	; (8010954 <_close_r+0x1c>)
 801093c:	2300      	movs	r3, #0
 801093e:	4604      	mov	r4, r0
 8010940:	4608      	mov	r0, r1
 8010942:	602b      	str	r3, [r5, #0]
 8010944:	f7f3 f942 	bl	8003bcc <_close>
 8010948:	1c43      	adds	r3, r0, #1
 801094a:	d102      	bne.n	8010952 <_close_r+0x1a>
 801094c:	682b      	ldr	r3, [r5, #0]
 801094e:	b103      	cbz	r3, 8010952 <_close_r+0x1a>
 8010950:	6023      	str	r3, [r4, #0]
 8010952:	bd38      	pop	{r3, r4, r5, pc}
 8010954:	2400f400 	.word	0x2400f400

08010958 <_fstat_r>:
 8010958:	b538      	push	{r3, r4, r5, lr}
 801095a:	4d07      	ldr	r5, [pc, #28]	; (8010978 <_fstat_r+0x20>)
 801095c:	2300      	movs	r3, #0
 801095e:	4604      	mov	r4, r0
 8010960:	4608      	mov	r0, r1
 8010962:	4611      	mov	r1, r2
 8010964:	602b      	str	r3, [r5, #0]
 8010966:	f7f3 f935 	bl	8003bd4 <_fstat>
 801096a:	1c43      	adds	r3, r0, #1
 801096c:	d102      	bne.n	8010974 <_fstat_r+0x1c>
 801096e:	682b      	ldr	r3, [r5, #0]
 8010970:	b103      	cbz	r3, 8010974 <_fstat_r+0x1c>
 8010972:	6023      	str	r3, [r4, #0]
 8010974:	bd38      	pop	{r3, r4, r5, pc}
 8010976:	bf00      	nop
 8010978:	2400f400 	.word	0x2400f400

0801097c <_isatty_r>:
 801097c:	b538      	push	{r3, r4, r5, lr}
 801097e:	4d06      	ldr	r5, [pc, #24]	; (8010998 <_isatty_r+0x1c>)
 8010980:	2300      	movs	r3, #0
 8010982:	4604      	mov	r4, r0
 8010984:	4608      	mov	r0, r1
 8010986:	602b      	str	r3, [r5, #0]
 8010988:	f7f3 f92a 	bl	8003be0 <_isatty>
 801098c:	1c43      	adds	r3, r0, #1
 801098e:	d102      	bne.n	8010996 <_isatty_r+0x1a>
 8010990:	682b      	ldr	r3, [r5, #0]
 8010992:	b103      	cbz	r3, 8010996 <_isatty_r+0x1a>
 8010994:	6023      	str	r3, [r4, #0]
 8010996:	bd38      	pop	{r3, r4, r5, pc}
 8010998:	2400f400 	.word	0x2400f400

0801099c <_lseek_r>:
 801099c:	b538      	push	{r3, r4, r5, lr}
 801099e:	4d07      	ldr	r5, [pc, #28]	; (80109bc <_lseek_r+0x20>)
 80109a0:	4604      	mov	r4, r0
 80109a2:	4608      	mov	r0, r1
 80109a4:	4611      	mov	r1, r2
 80109a6:	2200      	movs	r2, #0
 80109a8:	602a      	str	r2, [r5, #0]
 80109aa:	461a      	mov	r2, r3
 80109ac:	f7f3 f91a 	bl	8003be4 <_lseek>
 80109b0:	1c43      	adds	r3, r0, #1
 80109b2:	d102      	bne.n	80109ba <_lseek_r+0x1e>
 80109b4:	682b      	ldr	r3, [r5, #0]
 80109b6:	b103      	cbz	r3, 80109ba <_lseek_r+0x1e>
 80109b8:	6023      	str	r3, [r4, #0]
 80109ba:	bd38      	pop	{r3, r4, r5, pc}
 80109bc:	2400f400 	.word	0x2400f400

080109c0 <_read_r>:
 80109c0:	b538      	push	{r3, r4, r5, lr}
 80109c2:	4d07      	ldr	r5, [pc, #28]	; (80109e0 <_read_r+0x20>)
 80109c4:	4604      	mov	r4, r0
 80109c6:	4608      	mov	r0, r1
 80109c8:	4611      	mov	r1, r2
 80109ca:	2200      	movs	r2, #0
 80109cc:	602a      	str	r2, [r5, #0]
 80109ce:	461a      	mov	r2, r3
 80109d0:	f7f3 f8e0 	bl	8003b94 <_read>
 80109d4:	1c43      	adds	r3, r0, #1
 80109d6:	d102      	bne.n	80109de <_read_r+0x1e>
 80109d8:	682b      	ldr	r3, [r5, #0]
 80109da:	b103      	cbz	r3, 80109de <_read_r+0x1e>
 80109dc:	6023      	str	r3, [r4, #0]
 80109de:	bd38      	pop	{r3, r4, r5, pc}
 80109e0:	2400f400 	.word	0x2400f400
 80109e4:	00000000 	.word	0x00000000

080109e8 <exp>:
 80109e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109ec:	b087      	sub	sp, #28
 80109ee:	ed8d 0b00 	vstr	d0, [sp]
 80109f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80109f6:	f46f 7372 	mvn.w	r3, #968	; 0x3c8
 80109fa:	f3c1 560a 	ubfx	r6, r1, #20, #11
 80109fe:	18f7      	adds	r7, r6, r3
 8010a00:	2f3e      	cmp	r7, #62	; 0x3e
 8010a02:	d929      	bls.n	8010a58 <exp+0x70>
 8010a04:	2f00      	cmp	r7, #0
 8010a06:	da08      	bge.n	8010a1a <exp+0x32>
 8010a08:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010a0c:	ed9d 7b00 	vldr	d7, [sp]
 8010a10:	ee37 0b00 	vadd.f64	d0, d7, d0
 8010a14:	b007      	add	sp, #28
 8010a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a1a:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 8010a1e:	d91a      	bls.n	8010a56 <exp+0x6e>
 8010a20:	4b65      	ldr	r3, [pc, #404]	; (8010bb8 <exp+0x1d0>)
 8010a22:	2200      	movs	r2, #0
 8010a24:	4299      	cmp	r1, r3
 8010a26:	bf08      	it	eq
 8010a28:	4290      	cmpeq	r0, r2
 8010a2a:	f000 80b6 	beq.w	8010b9a <exp+0x1b2>
 8010a2e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8010a32:	429e      	cmp	r6, r3
 8010a34:	d0e8      	beq.n	8010a08 <exp+0x20>
 8010a36:	2800      	cmp	r0, #0
 8010a38:	f171 0300 	sbcs.w	r3, r1, #0
 8010a3c:	f04f 0000 	mov.w	r0, #0
 8010a40:	da04      	bge.n	8010a4c <exp+0x64>
 8010a42:	b007      	add	sp, #28
 8010a44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a48:	f000 b8da 	b.w	8010c00 <__math_uflow>
 8010a4c:	b007      	add	sp, #28
 8010a4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a52:	f000 b8dd 	b.w	8010c10 <__math_oflow>
 8010a56:	2600      	movs	r6, #0
 8010a58:	4858      	ldr	r0, [pc, #352]	; (8010bbc <exp+0x1d4>)
 8010a5a:	ed9d 3b00 	vldr	d3, [sp]
 8010a5e:	ed90 6b02 	vldr	d6, [r0, #8]
 8010a62:	ed90 7b00 	vldr	d7, [r0]
 8010a66:	eeb0 4b46 	vmov.f64	d4, d6
 8010a6a:	eea7 4b03 	vfma.f64	d4, d7, d3
 8010a6e:	ee34 7b46 	vsub.f64	d7, d4, d6
 8010a72:	ed90 6b04 	vldr	d6, [r0, #16]
 8010a76:	ee14 ca10 	vmov	ip, s8
 8010a7a:	eeb0 4b43 	vmov.f64	d4, d3
 8010a7e:	f00c 017f 	and.w	r1, ip, #127	; 0x7f
 8010a82:	eea6 4b07 	vfma.f64	d4, d6, d7
 8010a86:	eeb0 6b44 	vmov.f64	d6, d4
 8010a8a:	ed90 4b06 	vldr	d4, [r0, #24]
 8010a8e:	1849      	adds	r1, r1, r1
 8010a90:	eb00 09c1 	add.w	r9, r0, r1, lsl #3
 8010a94:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8010a98:	eea4 6b07 	vfma.f64	d6, d4, d7
 8010a9c:	ed90 3b0a 	vldr	d3, [r0, #40]	; 0x28
 8010aa0:	ee26 2b06 	vmul.f64	d2, d6, d6
 8010aa4:	ed91 7b1c 	vldr	d7, [r1, #112]	; 0x70
 8010aa8:	ed90 4b08 	vldr	d4, [r0, #32]
 8010aac:	ee36 7b07 	vadd.f64	d7, d6, d7
 8010ab0:	e9d9 891e 	ldrd	r8, r9, [r9, #120]	; 0x78
 8010ab4:	eea3 4b06 	vfma.f64	d4, d3, d6
 8010ab8:	eea4 7b02 	vfma.f64	d7, d4, d2
 8010abc:	ed90 3b0e 	vldr	d3, [r0, #56]	; 0x38
 8010ac0:	ee22 2b02 	vmul.f64	d2, d2, d2
 8010ac4:	ed90 4b0c 	vldr	d4, [r0, #48]	; 0x30
 8010ac8:	2700      	movs	r7, #0
 8010aca:	ea4f 3e4c 	mov.w	lr, ip, lsl #13
 8010ace:	eb17 0a08 	adds.w	sl, r7, r8
 8010ad2:	eea3 4b06 	vfma.f64	d4, d3, d6
 8010ad6:	eb4e 0b09 	adc.w	fp, lr, r9
 8010ada:	eea2 7b04 	vfma.f64	d7, d2, d4
 8010ade:	2e00      	cmp	r6, #0
 8010ae0:	d156      	bne.n	8010b90 <exp+0x1a8>
 8010ae2:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8010ae6:	4631      	mov	r1, r6
 8010ae8:	ea50 0301 	orrs.w	r3, r0, r1
 8010aec:	d113      	bne.n	8010b16 <exp+0x12e>
 8010aee:	4a34      	ldr	r2, [pc, #208]	; (8010bc0 <exp+0x1d8>)
 8010af0:	eb1a 0407 	adds.w	r4, sl, r7
 8010af4:	eb4b 0502 	adc.w	r5, fp, r2
 8010af8:	ec45 4b10 	vmov	d0, r4, r5
 8010afc:	ec45 4b16 	vmov	d6, r4, r5
 8010b00:	eea7 0b06 	vfma.f64	d0, d7, d6
 8010b04:	ed9f 7b26 	vldr	d7, [pc, #152]	; 8010ba0 <exp+0x1b8>
 8010b08:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010b0c:	b007      	add	sp, #28
 8010b0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b12:	f000 b8b5 	b.w	8010c80 <__math_check_oflow>
 8010b16:	4a2b      	ldr	r2, [pc, #172]	; (8010bc4 <exp+0x1dc>)
 8010b18:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010b1c:	2100      	movs	r1, #0
 8010b1e:	eb1a 0301 	adds.w	r3, sl, r1
 8010b22:	ee05 3a10 	vmov	s10, r3
 8010b26:	eb4b 0302 	adc.w	r3, fp, r2
 8010b2a:	ee05 3a90 	vmov	s11, r3
 8010b2e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8010b32:	ee35 6b07 	vadd.f64	d6, d5, d7
 8010b36:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8010b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b3e:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8010ba8 <exp+0x1c0>
 8010b42:	d51e      	bpl.n	8010b82 <exp+0x19a>
 8010b44:	ee35 5b46 	vsub.f64	d5, d5, d6
 8010b48:	ee36 3b04 	vadd.f64	d3, d6, d4
 8010b4c:	ee35 7b07 	vadd.f64	d7, d5, d7
 8010b50:	ee34 5b43 	vsub.f64	d5, d4, d3
 8010b54:	ee35 6b06 	vadd.f64	d6, d5, d6
 8010b58:	ee36 6b07 	vadd.f64	d6, d6, d7
 8010b5c:	ee36 6b03 	vadd.f64	d6, d6, d3
 8010b60:	ee36 6b44 	vsub.f64	d6, d6, d4
 8010b64:	eeb5 6b40 	vcmp.f64	d6, #0.0
 8010b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b6c:	d101      	bne.n	8010b72 <exp+0x18a>
 8010b6e:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8010bb0 <exp+0x1c8>
 8010b72:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010b76:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010b7a:	ee27 7b00 	vmul.f64	d7, d7, d0
 8010b7e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010b82:	ee26 0b00 	vmul.f64	d0, d6, d0
 8010b86:	b007      	add	sp, #28
 8010b88:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b8c:	f000 b86f 	b.w	8010c6e <__math_check_uflow>
 8010b90:	ec4b ab10 	vmov	d0, sl, fp
 8010b94:	eea7 0b00 	vfma.f64	d0, d7, d0
 8010b98:	e73c      	b.n	8010a14 <exp+0x2c>
 8010b9a:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8010bb0 <exp+0x1c8>
 8010b9e:	e739      	b.n	8010a14 <exp+0x2c>
 8010ba0:	00000000 	.word	0x00000000
 8010ba4:	7f000000 	.word	0x7f000000
 8010ba8:	00000000 	.word	0x00000000
 8010bac:	00100000 	.word	0x00100000
	...
 8010bb8:	fff00000 	.word	0xfff00000
 8010bbc:	0801b0f0 	.word	0x0801b0f0
 8010bc0:	c0f00000 	.word	0xc0f00000
 8010bc4:	3fe00000 	.word	0x3fe00000

08010bc8 <with_errno>:
 8010bc8:	b513      	push	{r0, r1, r4, lr}
 8010bca:	4604      	mov	r4, r0
 8010bcc:	ed8d 0b00 	vstr	d0, [sp]
 8010bd0:	f7fd f8ca 	bl	800dd68 <__errno>
 8010bd4:	ed9d 0b00 	vldr	d0, [sp]
 8010bd8:	6004      	str	r4, [r0, #0]
 8010bda:	b002      	add	sp, #8
 8010bdc:	bd10      	pop	{r4, pc}

08010bde <xflow>:
 8010bde:	b082      	sub	sp, #8
 8010be0:	b158      	cbz	r0, 8010bfa <xflow+0x1c>
 8010be2:	eeb1 7b40 	vneg.f64	d7, d0
 8010be6:	ed8d 7b00 	vstr	d7, [sp]
 8010bea:	ed9d 7b00 	vldr	d7, [sp]
 8010bee:	2022      	movs	r0, #34	; 0x22
 8010bf0:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010bf4:	b002      	add	sp, #8
 8010bf6:	f7ff bfe7 	b.w	8010bc8 <with_errno>
 8010bfa:	eeb0 7b40 	vmov.f64	d7, d0
 8010bfe:	e7f2      	b.n	8010be6 <xflow+0x8>

08010c00 <__math_uflow>:
 8010c00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010c08 <__math_uflow+0x8>
 8010c04:	f7ff bfeb 	b.w	8010bde <xflow>
 8010c08:	00000000 	.word	0x00000000
 8010c0c:	10000000 	.word	0x10000000

08010c10 <__math_oflow>:
 8010c10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010c18 <__math_oflow+0x8>
 8010c14:	f7ff bfe3 	b.w	8010bde <xflow>
 8010c18:	00000000 	.word	0x00000000
 8010c1c:	70000000 	.word	0x70000000

08010c20 <__math_divzero>:
 8010c20:	b082      	sub	sp, #8
 8010c22:	2800      	cmp	r0, #0
 8010c24:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8010c28:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8010c2c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8010c30:	ed8d 7b00 	vstr	d7, [sp]
 8010c34:	ed9d 0b00 	vldr	d0, [sp]
 8010c38:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8010c48 <__math_divzero+0x28>
 8010c3c:	2022      	movs	r0, #34	; 0x22
 8010c3e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8010c42:	b002      	add	sp, #8
 8010c44:	f7ff bfc0 	b.w	8010bc8 <with_errno>
	...

08010c50 <__math_invalid>:
 8010c50:	eeb0 7b40 	vmov.f64	d7, d0
 8010c54:	eeb4 7b47 	vcmp.f64	d7, d7
 8010c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c5c:	ee30 6b40 	vsub.f64	d6, d0, d0
 8010c60:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8010c64:	d602      	bvs.n	8010c6c <__math_invalid+0x1c>
 8010c66:	2021      	movs	r0, #33	; 0x21
 8010c68:	f7ff bfae 	b.w	8010bc8 <with_errno>
 8010c6c:	4770      	bx	lr

08010c6e <__math_check_uflow>:
 8010c6e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c76:	d102      	bne.n	8010c7e <__math_check_uflow+0x10>
 8010c78:	2022      	movs	r0, #34	; 0x22
 8010c7a:	f7ff bfa5 	b.w	8010bc8 <with_errno>
 8010c7e:	4770      	bx	lr

08010c80 <__math_check_oflow>:
 8010c80:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8010ca0 <__math_check_oflow+0x20>
 8010c84:	eeb0 7bc0 	vabs.f64	d7, d0
 8010c88:	eeb4 7b46 	vcmp.f64	d7, d6
 8010c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c90:	dd02      	ble.n	8010c98 <__math_check_oflow+0x18>
 8010c92:	2022      	movs	r0, #34	; 0x22
 8010c94:	f7ff bf98 	b.w	8010bc8 <with_errno>
 8010c98:	4770      	bx	lr
 8010c9a:	bf00      	nop
 8010c9c:	f3af 8000 	nop.w
 8010ca0:	ffffffff 	.word	0xffffffff
 8010ca4:	7fefffff 	.word	0x7fefffff

08010ca8 <cos>:
 8010ca8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010caa:	eeb0 7b40 	vmov.f64	d7, d0
 8010cae:	ee17 3a90 	vmov	r3, s15
 8010cb2:	4a1f      	ldr	r2, [pc, #124]	; (8010d30 <cos+0x88>)
 8010cb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010cb8:	4293      	cmp	r3, r2
 8010cba:	dc04      	bgt.n	8010cc6 <cos+0x1e>
 8010cbc:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8010d28 <cos+0x80>
 8010cc0:	f000 fa72 	bl	80111a8 <__kernel_cos>
 8010cc4:	e004      	b.n	8010cd0 <cos+0x28>
 8010cc6:	4a1b      	ldr	r2, [pc, #108]	; (8010d34 <cos+0x8c>)
 8010cc8:	4293      	cmp	r3, r2
 8010cca:	dd04      	ble.n	8010cd6 <cos+0x2e>
 8010ccc:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010cd0:	b005      	add	sp, #20
 8010cd2:	f85d fb04 	ldr.w	pc, [sp], #4
 8010cd6:	4668      	mov	r0, sp
 8010cd8:	f000 f926 	bl	8010f28 <__ieee754_rem_pio2>
 8010cdc:	f000 0003 	and.w	r0, r0, #3
 8010ce0:	2801      	cmp	r0, #1
 8010ce2:	d007      	beq.n	8010cf4 <cos+0x4c>
 8010ce4:	2802      	cmp	r0, #2
 8010ce6:	d00e      	beq.n	8010d06 <cos+0x5e>
 8010ce8:	b9a0      	cbnz	r0, 8010d14 <cos+0x6c>
 8010cea:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010cee:	ed9d 0b00 	vldr	d0, [sp]
 8010cf2:	e7e5      	b.n	8010cc0 <cos+0x18>
 8010cf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010cf8:	ed9d 0b00 	vldr	d0, [sp]
 8010cfc:	f000 fd40 	bl	8011780 <__kernel_sin>
 8010d00:	eeb1 0b40 	vneg.f64	d0, d0
 8010d04:	e7e4      	b.n	8010cd0 <cos+0x28>
 8010d06:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d0a:	ed9d 0b00 	vldr	d0, [sp]
 8010d0e:	f000 fa4b 	bl	80111a8 <__kernel_cos>
 8010d12:	e7f5      	b.n	8010d00 <cos+0x58>
 8010d14:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d18:	ed9d 0b00 	vldr	d0, [sp]
 8010d1c:	2001      	movs	r0, #1
 8010d1e:	f000 fd2f 	bl	8011780 <__kernel_sin>
 8010d22:	e7d5      	b.n	8010cd0 <cos+0x28>
 8010d24:	f3af 8000 	nop.w
	...
 8010d30:	3fe921fb 	.word	0x3fe921fb
 8010d34:	7fefffff 	.word	0x7fefffff

08010d38 <sin>:
 8010d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010d3a:	eeb0 7b40 	vmov.f64	d7, d0
 8010d3e:	ee17 3a90 	vmov	r3, s15
 8010d42:	4a1f      	ldr	r2, [pc, #124]	; (8010dc0 <sin+0x88>)
 8010d44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010d48:	4293      	cmp	r3, r2
 8010d4a:	dc05      	bgt.n	8010d58 <sin+0x20>
 8010d4c:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8010db8 <sin+0x80>
 8010d50:	2000      	movs	r0, #0
 8010d52:	f000 fd15 	bl	8011780 <__kernel_sin>
 8010d56:	e004      	b.n	8010d62 <sin+0x2a>
 8010d58:	4a1a      	ldr	r2, [pc, #104]	; (8010dc4 <sin+0x8c>)
 8010d5a:	4293      	cmp	r3, r2
 8010d5c:	dd04      	ble.n	8010d68 <sin+0x30>
 8010d5e:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010d62:	b005      	add	sp, #20
 8010d64:	f85d fb04 	ldr.w	pc, [sp], #4
 8010d68:	4668      	mov	r0, sp
 8010d6a:	f000 f8dd 	bl	8010f28 <__ieee754_rem_pio2>
 8010d6e:	f000 0003 	and.w	r0, r0, #3
 8010d72:	2801      	cmp	r0, #1
 8010d74:	d008      	beq.n	8010d88 <sin+0x50>
 8010d76:	2802      	cmp	r0, #2
 8010d78:	d00d      	beq.n	8010d96 <sin+0x5e>
 8010d7a:	b9b0      	cbnz	r0, 8010daa <sin+0x72>
 8010d7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d80:	ed9d 0b00 	vldr	d0, [sp]
 8010d84:	2001      	movs	r0, #1
 8010d86:	e7e4      	b.n	8010d52 <sin+0x1a>
 8010d88:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d8c:	ed9d 0b00 	vldr	d0, [sp]
 8010d90:	f000 fa0a 	bl	80111a8 <__kernel_cos>
 8010d94:	e7e5      	b.n	8010d62 <sin+0x2a>
 8010d96:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d9a:	ed9d 0b00 	vldr	d0, [sp]
 8010d9e:	2001      	movs	r0, #1
 8010da0:	f000 fcee 	bl	8011780 <__kernel_sin>
 8010da4:	eeb1 0b40 	vneg.f64	d0, d0
 8010da8:	e7db      	b.n	8010d62 <sin+0x2a>
 8010daa:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010dae:	ed9d 0b00 	vldr	d0, [sp]
 8010db2:	f000 f9f9 	bl	80111a8 <__kernel_cos>
 8010db6:	e7f5      	b.n	8010da4 <sin+0x6c>
	...
 8010dc0:	3fe921fb 	.word	0x3fe921fb
 8010dc4:	7fefffff 	.word	0x7fefffff

08010dc8 <log10>:
 8010dc8:	b508      	push	{r3, lr}
 8010dca:	ed2d 8b02 	vpush	{d8}
 8010dce:	eeb0 8b40 	vmov.f64	d8, d0
 8010dd2:	f000 f831 	bl	8010e38 <__ieee754_log10>
 8010dd6:	4b16      	ldr	r3, [pc, #88]	; (8010e30 <log10+0x68>)
 8010dd8:	f993 3000 	ldrsb.w	r3, [r3]
 8010ddc:	3301      	adds	r3, #1
 8010dde:	d014      	beq.n	8010e0a <log10+0x42>
 8010de0:	eeb4 8b48 	vcmp.f64	d8, d8
 8010de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010de8:	d60f      	bvs.n	8010e0a <log10+0x42>
 8010dea:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8010dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010df2:	d80a      	bhi.n	8010e0a <log10+0x42>
 8010df4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dfc:	d108      	bne.n	8010e10 <log10+0x48>
 8010dfe:	f7fc ffb3 	bl	800dd68 <__errno>
 8010e02:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010e28 <log10+0x60>
 8010e06:	2322      	movs	r3, #34	; 0x22
 8010e08:	6003      	str	r3, [r0, #0]
 8010e0a:	ecbd 8b02 	vpop	{d8}
 8010e0e:	bd08      	pop	{r3, pc}
 8010e10:	f7fc ffaa 	bl	800dd68 <__errno>
 8010e14:	ecbd 8b02 	vpop	{d8}
 8010e18:	2321      	movs	r3, #33	; 0x21
 8010e1a:	6003      	str	r3, [r0, #0]
 8010e1c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010e20:	4804      	ldr	r0, [pc, #16]	; (8010e34 <log10+0x6c>)
 8010e22:	f000 be9d 	b.w	8011b60 <nan>
 8010e26:	bf00      	nop
 8010e28:	00000000 	.word	0x00000000
 8010e2c:	fff00000 	.word	0xfff00000
 8010e30:	240005dc 	.word	0x240005dc
 8010e34:	0801af80 	.word	0x0801af80

08010e38 <__ieee754_log10>:
 8010e38:	b510      	push	{r4, lr}
 8010e3a:	ed2d 8b02 	vpush	{d8}
 8010e3e:	b082      	sub	sp, #8
 8010e40:	ed8d 0b00 	vstr	d0, [sp]
 8010e44:	9b01      	ldr	r3, [sp, #4]
 8010e46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010e4a:	da28      	bge.n	8010e9e <__ieee754_log10+0x66>
 8010e4c:	9900      	ldr	r1, [sp, #0]
 8010e4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8010e52:	430a      	orrs	r2, r1
 8010e54:	d109      	bne.n	8010e6a <__ieee754_log10+0x32>
 8010e56:	ed9f 6b26 	vldr	d6, [pc, #152]	; 8010ef0 <__ieee754_log10+0xb8>
 8010e5a:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8010ef8 <__ieee754_log10+0xc0>
 8010e5e:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8010e62:	b002      	add	sp, #8
 8010e64:	ecbd 8b02 	vpop	{d8}
 8010e68:	bd10      	pop	{r4, pc}
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	da04      	bge.n	8010e78 <__ieee754_log10+0x40>
 8010e6e:	ed9d 7b00 	vldr	d7, [sp]
 8010e72:	ee37 6b47 	vsub.f64	d6, d7, d7
 8010e76:	e7f0      	b.n	8010e5a <__ieee754_log10+0x22>
 8010e78:	ed9d 6b00 	vldr	d6, [sp]
 8010e7c:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010f00 <__ieee754_log10+0xc8>
 8010e80:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010e84:	ed8d 7b00 	vstr	d7, [sp]
 8010e88:	9b01      	ldr	r3, [sp, #4]
 8010e8a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8010e8e:	4924      	ldr	r1, [pc, #144]	; (8010f20 <__ieee754_log10+0xe8>)
 8010e90:	428b      	cmp	r3, r1
 8010e92:	dd06      	ble.n	8010ea2 <__ieee754_log10+0x6a>
 8010e94:	ed9d 7b00 	vldr	d7, [sp]
 8010e98:	ee37 0b07 	vadd.f64	d0, d7, d7
 8010e9c:	e7e1      	b.n	8010e62 <__ieee754_log10+0x2a>
 8010e9e:	2200      	movs	r2, #0
 8010ea0:	e7f5      	b.n	8010e8e <__ieee754_log10+0x56>
 8010ea2:	1518      	asrs	r0, r3, #20
 8010ea4:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8010ea8:	4410      	add	r0, r2
 8010eaa:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8010eae:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8010eb2:	ee08 3a10 	vmov	s16, r3
 8010eb6:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8010eba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010ebe:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8010ec2:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8010ec6:	ec43 2b10 	vmov	d0, r2, r3
 8010eca:	f000 fcb1 	bl	8011830 <log>
 8010ece:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8010f08 <__ieee754_log10+0xd0>
 8010ed2:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010ed6:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8010f10 <__ieee754_log10+0xd8>
 8010eda:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8010ede:	eea8 0b07 	vfma.f64	d0, d8, d7
 8010ee2:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8010f18 <__ieee754_log10+0xe0>
 8010ee6:	eea8 0b07 	vfma.f64	d0, d8, d7
 8010eea:	e7ba      	b.n	8010e62 <__ieee754_log10+0x2a>
 8010eec:	f3af 8000 	nop.w
 8010ef0:	00000000 	.word	0x00000000
 8010ef4:	c3500000 	.word	0xc3500000
	...
 8010f04:	43500000 	.word	0x43500000
 8010f08:	1526e50e 	.word	0x1526e50e
 8010f0c:	3fdbcb7b 	.word	0x3fdbcb7b
 8010f10:	11f12b36 	.word	0x11f12b36
 8010f14:	3d59fef3 	.word	0x3d59fef3
 8010f18:	509f6000 	.word	0x509f6000
 8010f1c:	3fd34413 	.word	0x3fd34413
 8010f20:	7fefffff 	.word	0x7fefffff
 8010f24:	00000000 	.word	0x00000000

08010f28 <__ieee754_rem_pio2>:
 8010f28:	b570      	push	{r4, r5, r6, lr}
 8010f2a:	eeb0 7b40 	vmov.f64	d7, d0
 8010f2e:	ee17 5a90 	vmov	r5, s15
 8010f32:	4b97      	ldr	r3, [pc, #604]	; (8011190 <__ieee754_rem_pio2+0x268>)
 8010f34:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010f38:	429e      	cmp	r6, r3
 8010f3a:	b088      	sub	sp, #32
 8010f3c:	4604      	mov	r4, r0
 8010f3e:	dc07      	bgt.n	8010f50 <__ieee754_rem_pio2+0x28>
 8010f40:	2200      	movs	r2, #0
 8010f42:	2300      	movs	r3, #0
 8010f44:	ed84 0b00 	vstr	d0, [r4]
 8010f48:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010f4c:	2000      	movs	r0, #0
 8010f4e:	e01b      	b.n	8010f88 <__ieee754_rem_pio2+0x60>
 8010f50:	4b90      	ldr	r3, [pc, #576]	; (8011194 <__ieee754_rem_pio2+0x26c>)
 8010f52:	429e      	cmp	r6, r3
 8010f54:	dc3b      	bgt.n	8010fce <__ieee754_rem_pio2+0xa6>
 8010f56:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8010f5a:	2d00      	cmp	r5, #0
 8010f5c:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8011150 <__ieee754_rem_pio2+0x228>
 8010f60:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8010f64:	dd19      	ble.n	8010f9a <__ieee754_rem_pio2+0x72>
 8010f66:	ee30 7b46 	vsub.f64	d7, d0, d6
 8010f6a:	429e      	cmp	r6, r3
 8010f6c:	d00e      	beq.n	8010f8c <__ieee754_rem_pio2+0x64>
 8010f6e:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8011158 <__ieee754_rem_pio2+0x230>
 8010f72:	ee37 5b46 	vsub.f64	d5, d7, d6
 8010f76:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010f7a:	ed84 5b00 	vstr	d5, [r4]
 8010f7e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010f82:	ed84 7b02 	vstr	d7, [r4, #8]
 8010f86:	2001      	movs	r0, #1
 8010f88:	b008      	add	sp, #32
 8010f8a:	bd70      	pop	{r4, r5, r6, pc}
 8010f8c:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8011160 <__ieee754_rem_pio2+0x238>
 8010f90:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010f94:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8011168 <__ieee754_rem_pio2+0x240>
 8010f98:	e7eb      	b.n	8010f72 <__ieee754_rem_pio2+0x4a>
 8010f9a:	429e      	cmp	r6, r3
 8010f9c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8010fa0:	d00e      	beq.n	8010fc0 <__ieee754_rem_pio2+0x98>
 8010fa2:	ed9f 6b6d 	vldr	d6, [pc, #436]	; 8011158 <__ieee754_rem_pio2+0x230>
 8010fa6:	ee37 5b06 	vadd.f64	d5, d7, d6
 8010faa:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010fae:	ed84 5b00 	vstr	d5, [r4]
 8010fb2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8010fba:	ed84 7b02 	vstr	d7, [r4, #8]
 8010fbe:	e7e3      	b.n	8010f88 <__ieee754_rem_pio2+0x60>
 8010fc0:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8011160 <__ieee754_rem_pio2+0x238>
 8010fc4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010fc8:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8011168 <__ieee754_rem_pio2+0x240>
 8010fcc:	e7eb      	b.n	8010fa6 <__ieee754_rem_pio2+0x7e>
 8010fce:	4b72      	ldr	r3, [pc, #456]	; (8011198 <__ieee754_rem_pio2+0x270>)
 8010fd0:	429e      	cmp	r6, r3
 8010fd2:	dc6e      	bgt.n	80110b2 <__ieee754_rem_pio2+0x18a>
 8010fd4:	f000 fd46 	bl	8011a64 <fabs>
 8010fd8:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010fdc:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8011170 <__ieee754_rem_pio2+0x248>
 8010fe0:	eea0 7b06 	vfma.f64	d7, d0, d6
 8010fe4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8010fe8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8010fec:	ee17 0a90 	vmov	r0, s15
 8010ff0:	eeb1 4b45 	vneg.f64	d4, d5
 8010ff4:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8011150 <__ieee754_rem_pio2+0x228>
 8010ff8:	eea5 0b47 	vfms.f64	d0, d5, d7
 8010ffc:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8011158 <__ieee754_rem_pio2+0x230>
 8011000:	281f      	cmp	r0, #31
 8011002:	ee25 7b07 	vmul.f64	d7, d5, d7
 8011006:	ee30 6b47 	vsub.f64	d6, d0, d7
 801100a:	dc08      	bgt.n	801101e <__ieee754_rem_pio2+0xf6>
 801100c:	4b63      	ldr	r3, [pc, #396]	; (801119c <__ieee754_rem_pio2+0x274>)
 801100e:	1e42      	subs	r2, r0, #1
 8011010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011014:	42b3      	cmp	r3, r6
 8011016:	d002      	beq.n	801101e <__ieee754_rem_pio2+0xf6>
 8011018:	ed84 6b00 	vstr	d6, [r4]
 801101c:	e024      	b.n	8011068 <__ieee754_rem_pio2+0x140>
 801101e:	ee16 3a90 	vmov	r3, s13
 8011022:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8011026:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801102a:	2b10      	cmp	r3, #16
 801102c:	ea4f 5226 	mov.w	r2, r6, asr #20
 8011030:	ddf2      	ble.n	8011018 <__ieee754_rem_pio2+0xf0>
 8011032:	eeb0 6b40 	vmov.f64	d6, d0
 8011036:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 8011160 <__ieee754_rem_pio2+0x238>
 801103a:	eea4 6b03 	vfma.f64	d6, d4, d3
 801103e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8011042:	eea4 7b03 	vfma.f64	d7, d4, d3
 8011046:	ed9f 3b48 	vldr	d3, [pc, #288]	; 8011168 <__ieee754_rem_pio2+0x240>
 801104a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801104e:	ee36 3b47 	vsub.f64	d3, d6, d7
 8011052:	ee13 3a90 	vmov	r3, s7
 8011056:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801105a:	1ad3      	subs	r3, r2, r3
 801105c:	2b31      	cmp	r3, #49	; 0x31
 801105e:	dc17      	bgt.n	8011090 <__ieee754_rem_pio2+0x168>
 8011060:	eeb0 0b46 	vmov.f64	d0, d6
 8011064:	ed84 3b00 	vstr	d3, [r4]
 8011068:	ed94 6b00 	vldr	d6, [r4]
 801106c:	2d00      	cmp	r5, #0
 801106e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8011072:	ee30 7b47 	vsub.f64	d7, d0, d7
 8011076:	ed84 7b02 	vstr	d7, [r4, #8]
 801107a:	da85      	bge.n	8010f88 <__ieee754_rem_pio2+0x60>
 801107c:	eeb1 6b46 	vneg.f64	d6, d6
 8011080:	ed84 6b00 	vstr	d6, [r4]
 8011084:	eeb1 7b47 	vneg.f64	d7, d7
 8011088:	4240      	negs	r0, r0
 801108a:	ed84 7b02 	vstr	d7, [r4, #8]
 801108e:	e77b      	b.n	8010f88 <__ieee754_rem_pio2+0x60>
 8011090:	ed9f 3b39 	vldr	d3, [pc, #228]	; 8011178 <__ieee754_rem_pio2+0x250>
 8011094:	eeb0 0b46 	vmov.f64	d0, d6
 8011098:	eea4 0b03 	vfma.f64	d0, d4, d3
 801109c:	ee36 7b40 	vsub.f64	d7, d6, d0
 80110a0:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8011180 <__ieee754_rem_pio2+0x258>
 80110a4:	eea4 7b03 	vfma.f64	d7, d4, d3
 80110a8:	ee95 7b06 	vfnms.f64	d7, d5, d6
 80110ac:	ee30 6b47 	vsub.f64	d6, d0, d7
 80110b0:	e7b2      	b.n	8011018 <__ieee754_rem_pio2+0xf0>
 80110b2:	4b3b      	ldr	r3, [pc, #236]	; (80111a0 <__ieee754_rem_pio2+0x278>)
 80110b4:	429e      	cmp	r6, r3
 80110b6:	dd06      	ble.n	80110c6 <__ieee754_rem_pio2+0x19e>
 80110b8:	ee30 7b40 	vsub.f64	d7, d0, d0
 80110bc:	ed80 7b02 	vstr	d7, [r0, #8]
 80110c0:	ed80 7b00 	vstr	d7, [r0]
 80110c4:	e742      	b.n	8010f4c <__ieee754_rem_pio2+0x24>
 80110c6:	1532      	asrs	r2, r6, #20
 80110c8:	ee10 0a10 	vmov	r0, s0
 80110cc:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 80110d0:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 80110d4:	ec41 0b17 	vmov	d7, r0, r1
 80110d8:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80110dc:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8011188 <__ieee754_rem_pio2+0x260>
 80110e0:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80110e4:	ee37 7b46 	vsub.f64	d7, d7, d6
 80110e8:	ed8d 6b02 	vstr	d6, [sp, #8]
 80110ec:	ee27 7b05 	vmul.f64	d7, d7, d5
 80110f0:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80110f4:	a902      	add	r1, sp, #8
 80110f6:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80110fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80110fe:	ed8d 6b04 	vstr	d6, [sp, #16]
 8011102:	ee27 7b05 	vmul.f64	d7, d7, d5
 8011106:	ed8d 7b06 	vstr	d7, [sp, #24]
 801110a:	2603      	movs	r6, #3
 801110c:	4608      	mov	r0, r1
 801110e:	ed91 7b04 	vldr	d7, [r1, #16]
 8011112:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801111a:	4633      	mov	r3, r6
 801111c:	f1a1 0108 	sub.w	r1, r1, #8
 8011120:	f106 36ff 	add.w	r6, r6, #4294967295
 8011124:	d0f3      	beq.n	801110e <__ieee754_rem_pio2+0x1e6>
 8011126:	491f      	ldr	r1, [pc, #124]	; (80111a4 <__ieee754_rem_pio2+0x27c>)
 8011128:	9101      	str	r1, [sp, #4]
 801112a:	2102      	movs	r1, #2
 801112c:	9100      	str	r1, [sp, #0]
 801112e:	4621      	mov	r1, r4
 8011130:	f000 f8a6 	bl	8011280 <__kernel_rem_pio2>
 8011134:	2d00      	cmp	r5, #0
 8011136:	f6bf af27 	bge.w	8010f88 <__ieee754_rem_pio2+0x60>
 801113a:	ed94 7b00 	vldr	d7, [r4]
 801113e:	eeb1 7b47 	vneg.f64	d7, d7
 8011142:	ed84 7b00 	vstr	d7, [r4]
 8011146:	ed94 7b02 	vldr	d7, [r4, #8]
 801114a:	e79b      	b.n	8011084 <__ieee754_rem_pio2+0x15c>
 801114c:	f3af 8000 	nop.w
 8011150:	54400000 	.word	0x54400000
 8011154:	3ff921fb 	.word	0x3ff921fb
 8011158:	1a626331 	.word	0x1a626331
 801115c:	3dd0b461 	.word	0x3dd0b461
 8011160:	1a600000 	.word	0x1a600000
 8011164:	3dd0b461 	.word	0x3dd0b461
 8011168:	2e037073 	.word	0x2e037073
 801116c:	3ba3198a 	.word	0x3ba3198a
 8011170:	6dc9c883 	.word	0x6dc9c883
 8011174:	3fe45f30 	.word	0x3fe45f30
 8011178:	2e000000 	.word	0x2e000000
 801117c:	3ba3198a 	.word	0x3ba3198a
 8011180:	252049c1 	.word	0x252049c1
 8011184:	397b839a 	.word	0x397b839a
 8011188:	00000000 	.word	0x00000000
 801118c:	41700000 	.word	0x41700000
 8011190:	3fe921fb 	.word	0x3fe921fb
 8011194:	4002d97b 	.word	0x4002d97b
 8011198:	413921fb 	.word	0x413921fb
 801119c:	0801b960 	.word	0x0801b960
 80111a0:	7fefffff 	.word	0x7fefffff
 80111a4:	0801b9e0 	.word	0x0801b9e0

080111a8 <__kernel_cos>:
 80111a8:	ee10 1a90 	vmov	r1, s1
 80111ac:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80111b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80111b4:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 80111b8:	da05      	bge.n	80111c6 <__kernel_cos+0x1e>
 80111ba:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80111be:	ee17 3a90 	vmov	r3, s15
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d03d      	beq.n	8011242 <__kernel_cos+0x9a>
 80111c6:	ee20 3b00 	vmul.f64	d3, d0, d0
 80111ca:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8011248 <__kernel_cos+0xa0>
 80111ce:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011250 <__kernel_cos+0xa8>
 80111d2:	eea3 6b07 	vfma.f64	d6, d3, d7
 80111d6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011258 <__kernel_cos+0xb0>
 80111da:	eea6 7b03 	vfma.f64	d7, d6, d3
 80111de:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011260 <__kernel_cos+0xb8>
 80111e2:	eea7 6b03 	vfma.f64	d6, d7, d3
 80111e6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011268 <__kernel_cos+0xc0>
 80111ea:	4b23      	ldr	r3, [pc, #140]	; (8011278 <__kernel_cos+0xd0>)
 80111ec:	eea6 7b03 	vfma.f64	d7, d6, d3
 80111f0:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8011270 <__kernel_cos+0xc8>
 80111f4:	4299      	cmp	r1, r3
 80111f6:	eea7 6b03 	vfma.f64	d6, d7, d3
 80111fa:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80111fe:	ee26 5b03 	vmul.f64	d5, d6, d3
 8011202:	ee23 7b07 	vmul.f64	d7, d3, d7
 8011206:	ee21 6b40 	vnmul.f64	d6, d1, d0
 801120a:	eea3 6b05 	vfma.f64	d6, d3, d5
 801120e:	dc04      	bgt.n	801121a <__kernel_cos+0x72>
 8011210:	ee37 6b46 	vsub.f64	d6, d7, d6
 8011214:	ee34 0b46 	vsub.f64	d0, d4, d6
 8011218:	4770      	bx	lr
 801121a:	4b18      	ldr	r3, [pc, #96]	; (801127c <__kernel_cos+0xd4>)
 801121c:	4299      	cmp	r1, r3
 801121e:	dc0d      	bgt.n	801123c <__kernel_cos+0x94>
 8011220:	2200      	movs	r2, #0
 8011222:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8011226:	ec43 2b15 	vmov	d5, r2, r3
 801122a:	ee34 0b45 	vsub.f64	d0, d4, d5
 801122e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011232:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011236:	ee30 0b47 	vsub.f64	d0, d0, d7
 801123a:	4770      	bx	lr
 801123c:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8011240:	e7f3      	b.n	801122a <__kernel_cos+0x82>
 8011242:	eeb0 0b44 	vmov.f64	d0, d4
 8011246:	4770      	bx	lr
 8011248:	be8838d4 	.word	0xbe8838d4
 801124c:	bda8fae9 	.word	0xbda8fae9
 8011250:	bdb4b1c4 	.word	0xbdb4b1c4
 8011254:	3e21ee9e 	.word	0x3e21ee9e
 8011258:	809c52ad 	.word	0x809c52ad
 801125c:	be927e4f 	.word	0xbe927e4f
 8011260:	19cb1590 	.word	0x19cb1590
 8011264:	3efa01a0 	.word	0x3efa01a0
 8011268:	16c15177 	.word	0x16c15177
 801126c:	bf56c16c 	.word	0xbf56c16c
 8011270:	5555554c 	.word	0x5555554c
 8011274:	3fa55555 	.word	0x3fa55555
 8011278:	3fd33332 	.word	0x3fd33332
 801127c:	3fe90000 	.word	0x3fe90000

08011280 <__kernel_rem_pio2>:
 8011280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011284:	ed2d 8b06 	vpush	{d8-d10}
 8011288:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
 801128c:	469b      	mov	fp, r3
 801128e:	460f      	mov	r7, r1
 8011290:	4bcf      	ldr	r3, [pc, #828]	; (80115d0 <__kernel_rem_pio2+0x350>)
 8011292:	99a0      	ldr	r1, [sp, #640]	; 0x280
 8011294:	f8dd c284 	ldr.w	ip, [sp, #644]	; 0x284
 8011298:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 801129c:	9000      	str	r0, [sp, #0]
 801129e:	f112 0f14 	cmn.w	r2, #20
 80112a2:	bfa8      	it	ge
 80112a4:	2318      	movge	r3, #24
 80112a6:	f10b 31ff 	add.w	r1, fp, #4294967295
 80112aa:	bfb8      	it	lt
 80112ac:	2300      	movlt	r3, #0
 80112ae:	f06f 0417 	mvn.w	r4, #23
 80112b2:	ed9f 6bc1 	vldr	d6, [pc, #772]	; 80115b8 <__kernel_rem_pio2+0x338>
 80112b6:	bfa4      	itt	ge
 80112b8:	f1a2 0a03 	subge.w	sl, r2, #3
 80112bc:	fb9a f3f3 	sdivge	r3, sl, r3
 80112c0:	fb03 4404 	mla	r4, r3, r4, r4
 80112c4:	1a5d      	subs	r5, r3, r1
 80112c6:	4414      	add	r4, r2
 80112c8:	eb09 0601 	add.w	r6, r9, r1
 80112cc:	f10d 0860 	add.w	r8, sp, #96	; 0x60
 80112d0:	eb0c 0e85 	add.w	lr, ip, r5, lsl #2
 80112d4:	2200      	movs	r2, #0
 80112d6:	42b2      	cmp	r2, r6
 80112d8:	dd12      	ble.n	8011300 <__kernel_rem_pio2+0x80>
 80112da:	aa18      	add	r2, sp, #96	; 0x60
 80112dc:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 80112e0:	460e      	mov	r6, r1
 80112e2:	f50d 78d0 	add.w	r8, sp, #416	; 0x1a0
 80112e6:	f1cb 0a01 	rsb	sl, fp, #1
 80112ea:	eb0a 0006 	add.w	r0, sl, r6
 80112ee:	4581      	cmp	r9, r0
 80112f0:	db25      	blt.n	801133e <__kernel_rem_pio2+0xbe>
 80112f2:	ed9f 7bb1 	vldr	d7, [pc, #708]	; 80115b8 <__kernel_rem_pio2+0x338>
 80112f6:	f8dd e000 	ldr.w	lr, [sp]
 80112fa:	4615      	mov	r5, r2
 80112fc:	2000      	movs	r0, #0
 80112fe:	e015      	b.n	801132c <__kernel_rem_pio2+0xac>
 8011300:	42d5      	cmn	r5, r2
 8011302:	d409      	bmi.n	8011318 <__kernel_rem_pio2+0x98>
 8011304:	f85e 0022 	ldr.w	r0, [lr, r2, lsl #2]
 8011308:	ee07 0a90 	vmov	s15, r0
 801130c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011310:	eca8 7b02 	vstmia	r8!, {d7}
 8011314:	3201      	adds	r2, #1
 8011316:	e7de      	b.n	80112d6 <__kernel_rem_pio2+0x56>
 8011318:	eeb0 7b46 	vmov.f64	d7, d6
 801131c:	e7f8      	b.n	8011310 <__kernel_rem_pio2+0x90>
 801131e:	ecbe 5b02 	vldmia	lr!, {d5}
 8011322:	ed95 6b00 	vldr	d6, [r5]
 8011326:	3001      	adds	r0, #1
 8011328:	eea5 7b06 	vfma.f64	d7, d5, d6
 801132c:	4288      	cmp	r0, r1
 801132e:	f1a5 0508 	sub.w	r5, r5, #8
 8011332:	ddf4      	ble.n	801131e <__kernel_rem_pio2+0x9e>
 8011334:	eca8 7b02 	vstmia	r8!, {d7}
 8011338:	3208      	adds	r2, #8
 801133a:	3601      	adds	r6, #1
 801133c:	e7d5      	b.n	80112ea <__kernel_rem_pio2+0x6a>
 801133e:	aa04      	add	r2, sp, #16
 8011340:	ed9f 9b9f 	vldr	d9, [pc, #636]	; 80115c0 <__kernel_rem_pio2+0x340>
 8011344:	ed9f aba0 	vldr	d10, [pc, #640]	; 80115c8 <__kernel_rem_pio2+0x348>
 8011348:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801134c:	9201      	str	r2, [sp, #4]
 801134e:	eb0c 0a83 	add.w	sl, ip, r3, lsl #2
 8011352:	464e      	mov	r6, r9
 8011354:	ab90      	add	r3, sp, #576	; 0x240
 8011356:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801135a:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 801135e:	ab04      	add	r3, sp, #16
 8011360:	4618      	mov	r0, r3
 8011362:	4632      	mov	r2, r6
 8011364:	2a00      	cmp	r2, #0
 8011366:	dc4e      	bgt.n	8011406 <__kernel_rem_pio2+0x186>
 8011368:	4620      	mov	r0, r4
 801136a:	e9cd 1302 	strd	r1, r3, [sp, #8]
 801136e:	f000 fbff 	bl	8011b70 <scalbn>
 8011372:	eeb0 8b40 	vmov.f64	d8, d0
 8011376:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 801137a:	ee28 0b00 	vmul.f64	d0, d8, d0
 801137e:	f000 fb7b 	bl	8011a78 <floor>
 8011382:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8011386:	eea0 8b47 	vfms.f64	d8, d0, d7
 801138a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 801138e:	2c00      	cmp	r4, #0
 8011390:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8011394:	e9dd 1302 	ldrd	r1, r3, [sp, #8]
 8011398:	ee38 8b40 	vsub.f64	d8, d8, d0
 801139c:	ee17 8a90 	vmov	r8, s15
 80113a0:	dd46      	ble.n	8011430 <__kernel_rem_pio2+0x1b0>
 80113a2:	1e70      	subs	r0, r6, #1
 80113a4:	aa04      	add	r2, sp, #16
 80113a6:	f1c4 0c18 	rsb	ip, r4, #24
 80113aa:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 80113ae:	fa45 f20c 	asr.w	r2, r5, ip
 80113b2:	4490      	add	r8, r2
 80113b4:	fa02 f20c 	lsl.w	r2, r2, ip
 80113b8:	1aad      	subs	r5, r5, r2
 80113ba:	aa04      	add	r2, sp, #16
 80113bc:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 80113c0:	f1c4 0217 	rsb	r2, r4, #23
 80113c4:	4115      	asrs	r5, r2
 80113c6:	2d00      	cmp	r5, #0
 80113c8:	dd41      	ble.n	801144e <__kernel_rem_pio2+0x1ce>
 80113ca:	f04f 0c00 	mov.w	ip, #0
 80113ce:	f108 0801 	add.w	r8, r8, #1
 80113d2:	4660      	mov	r0, ip
 80113d4:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 80113d8:	4566      	cmp	r6, ip
 80113da:	dc69      	bgt.n	80114b0 <__kernel_rem_pio2+0x230>
 80113dc:	2c00      	cmp	r4, #0
 80113de:	dd03      	ble.n	80113e8 <__kernel_rem_pio2+0x168>
 80113e0:	2c01      	cmp	r4, #1
 80113e2:	d076      	beq.n	80114d2 <__kernel_rem_pio2+0x252>
 80113e4:	2c02      	cmp	r4, #2
 80113e6:	d07f      	beq.n	80114e8 <__kernel_rem_pio2+0x268>
 80113e8:	2d02      	cmp	r5, #2
 80113ea:	d130      	bne.n	801144e <__kernel_rem_pio2+0x1ce>
 80113ec:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80113f0:	ee30 8b48 	vsub.f64	d8, d0, d8
 80113f4:	b358      	cbz	r0, 801144e <__kernel_rem_pio2+0x1ce>
 80113f6:	4620      	mov	r0, r4
 80113f8:	9102      	str	r1, [sp, #8]
 80113fa:	f000 fbb9 	bl	8011b70 <scalbn>
 80113fe:	9902      	ldr	r1, [sp, #8]
 8011400:	ee38 8b40 	vsub.f64	d8, d8, d0
 8011404:	e023      	b.n	801144e <__kernel_rem_pio2+0x1ce>
 8011406:	ee20 7b09 	vmul.f64	d7, d0, d9
 801140a:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801140e:	3a01      	subs	r2, #1
 8011410:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8011414:	ad68      	add	r5, sp, #416	; 0x1a0
 8011416:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801141a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801141e:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 8011422:	eca0 0a01 	vstmia	r0!, {s0}
 8011426:	ed95 0b00 	vldr	d0, [r5]
 801142a:	ee37 0b00 	vadd.f64	d0, d7, d0
 801142e:	e799      	b.n	8011364 <__kernel_rem_pio2+0xe4>
 8011430:	d105      	bne.n	801143e <__kernel_rem_pio2+0x1be>
 8011432:	1e72      	subs	r2, r6, #1
 8011434:	a804      	add	r0, sp, #16
 8011436:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 801143a:	15ed      	asrs	r5, r5, #23
 801143c:	e7c3      	b.n	80113c6 <__kernel_rem_pio2+0x146>
 801143e:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011442:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801144a:	da2f      	bge.n	80114ac <__kernel_rem_pio2+0x22c>
 801144c:	2500      	movs	r5, #0
 801144e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011456:	f040 8087 	bne.w	8011568 <__kernel_rem_pio2+0x2e8>
 801145a:	1e73      	subs	r3, r6, #1
 801145c:	4618      	mov	r0, r3
 801145e:	f04f 0c00 	mov.w	ip, #0
 8011462:	4548      	cmp	r0, r9
 8011464:	da47      	bge.n	80114f6 <__kernel_rem_pio2+0x276>
 8011466:	f1bc 0f00 	cmp.w	ip, #0
 801146a:	d070      	beq.n	801154e <__kernel_rem_pio2+0x2ce>
 801146c:	aa04      	add	r2, sp, #16
 801146e:	3c18      	subs	r4, #24
 8011470:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8011474:	2a00      	cmp	r2, #0
 8011476:	d075      	beq.n	8011564 <__kernel_rem_pio2+0x2e4>
 8011478:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801147c:	4620      	mov	r0, r4
 801147e:	9300      	str	r3, [sp, #0]
 8011480:	f000 fb76 	bl	8011b70 <scalbn>
 8011484:	9b00      	ldr	r3, [sp, #0]
 8011486:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 80115c0 <__kernel_rem_pio2+0x340>
 801148a:	461a      	mov	r2, r3
 801148c:	2a00      	cmp	r2, #0
 801148e:	f280 80ac 	bge.w	80115ea <__kernel_rem_pio2+0x36a>
 8011492:	4619      	mov	r1, r3
 8011494:	2000      	movs	r0, #0
 8011496:	2900      	cmp	r1, #0
 8011498:	f2c0 80cd 	blt.w	8011636 <__kernel_rem_pio2+0x3b6>
 801149c:	aa68      	add	r2, sp, #416	; 0x1a0
 801149e:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 80114a2:	ed9f 7b45 	vldr	d7, [pc, #276]	; 80115b8 <__kernel_rem_pio2+0x338>
 80114a6:	4e4b      	ldr	r6, [pc, #300]	; (80115d4 <__kernel_rem_pio2+0x354>)
 80114a8:	2200      	movs	r2, #0
 80114aa:	e0b8      	b.n	801161e <__kernel_rem_pio2+0x39e>
 80114ac:	2502      	movs	r5, #2
 80114ae:	e78c      	b.n	80113ca <__kernel_rem_pio2+0x14a>
 80114b0:	681a      	ldr	r2, [r3, #0]
 80114b2:	b948      	cbnz	r0, 80114c8 <__kernel_rem_pio2+0x248>
 80114b4:	b11a      	cbz	r2, 80114be <__kernel_rem_pio2+0x23e>
 80114b6:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 80114ba:	601a      	str	r2, [r3, #0]
 80114bc:	2201      	movs	r2, #1
 80114be:	f10c 0c01 	add.w	ip, ip, #1
 80114c2:	3304      	adds	r3, #4
 80114c4:	4610      	mov	r0, r2
 80114c6:	e787      	b.n	80113d8 <__kernel_rem_pio2+0x158>
 80114c8:	ebae 0202 	sub.w	r2, lr, r2
 80114cc:	601a      	str	r2, [r3, #0]
 80114ce:	4602      	mov	r2, r0
 80114d0:	e7f5      	b.n	80114be <__kernel_rem_pio2+0x23e>
 80114d2:	1e72      	subs	r2, r6, #1
 80114d4:	ab04      	add	r3, sp, #16
 80114d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114da:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80114de:	f10d 0c10 	add.w	ip, sp, #16
 80114e2:	f84c 3022 	str.w	r3, [ip, r2, lsl #2]
 80114e6:	e77f      	b.n	80113e8 <__kernel_rem_pio2+0x168>
 80114e8:	1e72      	subs	r2, r6, #1
 80114ea:	ab04      	add	r3, sp, #16
 80114ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114f0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80114f4:	e7f3      	b.n	80114de <__kernel_rem_pio2+0x25e>
 80114f6:	aa04      	add	r2, sp, #16
 80114f8:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 80114fc:	3801      	subs	r0, #1
 80114fe:	ea4c 0c02 	orr.w	ip, ip, r2
 8011502:	e7ae      	b.n	8011462 <__kernel_rem_pio2+0x1e2>
 8011504:	3001      	adds	r0, #1
 8011506:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801150a:	2a00      	cmp	r2, #0
 801150c:	d0fa      	beq.n	8011504 <__kernel_rem_pio2+0x284>
 801150e:	eb06 020b 	add.w	r2, r6, fp
 8011512:	ad18      	add	r5, sp, #96	; 0x60
 8011514:	1c73      	adds	r3, r6, #1
 8011516:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 801151a:	4406      	add	r6, r0
 801151c:	429e      	cmp	r6, r3
 801151e:	f6ff af19 	blt.w	8011354 <__kernel_rem_pio2+0xd4>
 8011522:	f85a 0023 	ldr.w	r0, [sl, r3, lsl #2]
 8011526:	9d00      	ldr	r5, [sp, #0]
 8011528:	ee07 0a90 	vmov	s15, r0
 801152c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011530:	2000      	movs	r0, #0
 8011532:	eca2 7b02 	vstmia	r2!, {d7}
 8011536:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80115b8 <__kernel_rem_pio2+0x338>
 801153a:	4694      	mov	ip, r2
 801153c:	4288      	cmp	r0, r1
 801153e:	dd09      	ble.n	8011554 <__kernel_rem_pio2+0x2d4>
 8011540:	a868      	add	r0, sp, #416	; 0x1a0
 8011542:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8011546:	ed80 7b00 	vstr	d7, [r0]
 801154a:	3301      	adds	r3, #1
 801154c:	e7e6      	b.n	801151c <__kernel_rem_pio2+0x29c>
 801154e:	9b01      	ldr	r3, [sp, #4]
 8011550:	2001      	movs	r0, #1
 8011552:	e7d8      	b.n	8011506 <__kernel_rem_pio2+0x286>
 8011554:	ecb5 5b02 	vldmia	r5!, {d5}
 8011558:	ed3c 6b02 	vldmdb	ip!, {d6}
 801155c:	3001      	adds	r0, #1
 801155e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011562:	e7eb      	b.n	801153c <__kernel_rem_pio2+0x2bc>
 8011564:	3b01      	subs	r3, #1
 8011566:	e781      	b.n	801146c <__kernel_rem_pio2+0x1ec>
 8011568:	4260      	negs	r0, r4
 801156a:	eeb0 0b48 	vmov.f64	d0, d8
 801156e:	f000 faff 	bl	8011b70 <scalbn>
 8011572:	ed9f 6b15 	vldr	d6, [pc, #84]	; 80115c8 <__kernel_rem_pio2+0x348>
 8011576:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801157a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801157e:	db2b      	blt.n	80115d8 <__kernel_rem_pio2+0x358>
 8011580:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 80115c0 <__kernel_rem_pio2+0x340>
 8011584:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011588:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801158c:	aa04      	add	r2, sp, #16
 801158e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8011592:	eea5 0b46 	vfms.f64	d0, d5, d6
 8011596:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801159a:	a904      	add	r1, sp, #16
 801159c:	ee10 3a10 	vmov	r3, s0
 80115a0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80115a4:	ee17 2a10 	vmov	r2, s14
 80115a8:	1c73      	adds	r3, r6, #1
 80115aa:	3418      	adds	r4, #24
 80115ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80115b0:	e762      	b.n	8011478 <__kernel_rem_pio2+0x1f8>
 80115b2:	bf00      	nop
 80115b4:	f3af 8000 	nop.w
	...
 80115c4:	3e700000 	.word	0x3e700000
 80115c8:	00000000 	.word	0x00000000
 80115cc:	41700000 	.word	0x41700000
 80115d0:	0801bb28 	.word	0x0801bb28
 80115d4:	0801bae8 	.word	0x0801bae8
 80115d8:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80115dc:	aa04      	add	r2, sp, #16
 80115de:	ee10 3a10 	vmov	r3, s0
 80115e2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80115e6:	4633      	mov	r3, r6
 80115e8:	e746      	b.n	8011478 <__kernel_rem_pio2+0x1f8>
 80115ea:	a804      	add	r0, sp, #16
 80115ec:	a968      	add	r1, sp, #416	; 0x1a0
 80115ee:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 80115f2:	9000      	str	r0, [sp, #0]
 80115f4:	ee07 0a90 	vmov	s15, r0
 80115f8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80115fc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011600:	3a01      	subs	r2, #1
 8011602:	ee27 7b00 	vmul.f64	d7, d7, d0
 8011606:	ee20 0b06 	vmul.f64	d0, d0, d6
 801160a:	ed81 7b00 	vstr	d7, [r1]
 801160e:	e73d      	b.n	801148c <__kernel_rem_pio2+0x20c>
 8011610:	ecb6 5b02 	vldmia	r6!, {d5}
 8011614:	ecb4 6b02 	vldmia	r4!, {d6}
 8011618:	3201      	adds	r2, #1
 801161a:	eea5 7b06 	vfma.f64	d7, d5, d6
 801161e:	454a      	cmp	r2, r9
 8011620:	dc01      	bgt.n	8011626 <__kernel_rem_pio2+0x3a6>
 8011622:	4290      	cmp	r0, r2
 8011624:	daf4      	bge.n	8011610 <__kernel_rem_pio2+0x390>
 8011626:	aa40      	add	r2, sp, #256	; 0x100
 8011628:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801162c:	ed82 7b00 	vstr	d7, [r2]
 8011630:	3901      	subs	r1, #1
 8011632:	3001      	adds	r0, #1
 8011634:	e72f      	b.n	8011496 <__kernel_rem_pio2+0x216>
 8011636:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 8011638:	2a02      	cmp	r2, #2
 801163a:	dc0a      	bgt.n	8011652 <__kernel_rem_pio2+0x3d2>
 801163c:	2a00      	cmp	r2, #0
 801163e:	dc5a      	bgt.n	80116f6 <__kernel_rem_pio2+0x476>
 8011640:	d039      	beq.n	80116b6 <__kernel_rem_pio2+0x436>
 8011642:	f008 0007 	and.w	r0, r8, #7
 8011646:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 801164a:	ecbd 8b06 	vpop	{d8-d10}
 801164e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011652:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 8011654:	2a03      	cmp	r2, #3
 8011656:	d1f4      	bne.n	8011642 <__kernel_rem_pio2+0x3c2>
 8011658:	aa40      	add	r2, sp, #256	; 0x100
 801165a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801165e:	4611      	mov	r1, r2
 8011660:	4618      	mov	r0, r3
 8011662:	2800      	cmp	r0, #0
 8011664:	f1a1 0108 	sub.w	r1, r1, #8
 8011668:	dc52      	bgt.n	8011710 <__kernel_rem_pio2+0x490>
 801166a:	4619      	mov	r1, r3
 801166c:	2901      	cmp	r1, #1
 801166e:	f1a2 0208 	sub.w	r2, r2, #8
 8011672:	dc5d      	bgt.n	8011730 <__kernel_rem_pio2+0x4b0>
 8011674:	ed9f 7b40 	vldr	d7, [pc, #256]	; 8011778 <__kernel_rem_pio2+0x4f8>
 8011678:	2b01      	cmp	r3, #1
 801167a:	dc69      	bgt.n	8011750 <__kernel_rem_pio2+0x4d0>
 801167c:	ed9d 5b40 	vldr	d5, [sp, #256]	; 0x100
 8011680:	ed9d 6b42 	vldr	d6, [sp, #264]	; 0x108
 8011684:	2d00      	cmp	r5, #0
 8011686:	d16c      	bne.n	8011762 <__kernel_rem_pio2+0x4e2>
 8011688:	ed87 5b00 	vstr	d5, [r7]
 801168c:	ed87 6b02 	vstr	d6, [r7, #8]
 8011690:	ed87 7b04 	vstr	d7, [r7, #16]
 8011694:	e7d5      	b.n	8011642 <__kernel_rem_pio2+0x3c2>
 8011696:	aa40      	add	r2, sp, #256	; 0x100
 8011698:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801169c:	ed92 6b00 	vldr	d6, [r2]
 80116a0:	3b01      	subs	r3, #1
 80116a2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	daf5      	bge.n	8011696 <__kernel_rem_pio2+0x416>
 80116aa:	b10d      	cbz	r5, 80116b0 <__kernel_rem_pio2+0x430>
 80116ac:	eeb1 7b47 	vneg.f64	d7, d7
 80116b0:	ed87 7b00 	vstr	d7, [r7]
 80116b4:	e7c5      	b.n	8011642 <__kernel_rem_pio2+0x3c2>
 80116b6:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8011778 <__kernel_rem_pio2+0x4f8>
 80116ba:	e7f4      	b.n	80116a6 <__kernel_rem_pio2+0x426>
 80116bc:	a940      	add	r1, sp, #256	; 0x100
 80116be:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80116c2:	ed91 7b00 	vldr	d7, [r1]
 80116c6:	3a01      	subs	r2, #1
 80116c8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80116cc:	2a00      	cmp	r2, #0
 80116ce:	daf5      	bge.n	80116bc <__kernel_rem_pio2+0x43c>
 80116d0:	b1ad      	cbz	r5, 80116fe <__kernel_rem_pio2+0x47e>
 80116d2:	eeb1 7b46 	vneg.f64	d7, d6
 80116d6:	ed87 7b00 	vstr	d7, [r7]
 80116da:	ed9d 7b40 	vldr	d7, [sp, #256]	; 0x100
 80116de:	a942      	add	r1, sp, #264	; 0x108
 80116e0:	2201      	movs	r2, #1
 80116e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80116e6:	4293      	cmp	r3, r2
 80116e8:	da0c      	bge.n	8011704 <__kernel_rem_pio2+0x484>
 80116ea:	b10d      	cbz	r5, 80116f0 <__kernel_rem_pio2+0x470>
 80116ec:	eeb1 7b47 	vneg.f64	d7, d7
 80116f0:	ed87 7b02 	vstr	d7, [r7, #8]
 80116f4:	e7a5      	b.n	8011642 <__kernel_rem_pio2+0x3c2>
 80116f6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011778 <__kernel_rem_pio2+0x4f8>
 80116fa:	461a      	mov	r2, r3
 80116fc:	e7e6      	b.n	80116cc <__kernel_rem_pio2+0x44c>
 80116fe:	eeb0 7b46 	vmov.f64	d7, d6
 8011702:	e7e8      	b.n	80116d6 <__kernel_rem_pio2+0x456>
 8011704:	ecb1 6b02 	vldmia	r1!, {d6}
 8011708:	3201      	adds	r2, #1
 801170a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801170e:	e7ea      	b.n	80116e6 <__kernel_rem_pio2+0x466>
 8011710:	ed91 7b00 	vldr	d7, [r1]
 8011714:	ed91 5b02 	vldr	d5, [r1, #8]
 8011718:	3801      	subs	r0, #1
 801171a:	ee37 6b05 	vadd.f64	d6, d7, d5
 801171e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011722:	ed81 6b00 	vstr	d6, [r1]
 8011726:	ee37 7b05 	vadd.f64	d7, d7, d5
 801172a:	ed81 7b02 	vstr	d7, [r1, #8]
 801172e:	e798      	b.n	8011662 <__kernel_rem_pio2+0x3e2>
 8011730:	ed92 7b00 	vldr	d7, [r2]
 8011734:	ed92 5b02 	vldr	d5, [r2, #8]
 8011738:	3901      	subs	r1, #1
 801173a:	ee37 6b05 	vadd.f64	d6, d7, d5
 801173e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011742:	ed82 6b00 	vstr	d6, [r2]
 8011746:	ee37 7b05 	vadd.f64	d7, d7, d5
 801174a:	ed82 7b02 	vstr	d7, [r2, #8]
 801174e:	e78d      	b.n	801166c <__kernel_rem_pio2+0x3ec>
 8011750:	aa40      	add	r2, sp, #256	; 0x100
 8011752:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8011756:	ed92 6b00 	vldr	d6, [r2]
 801175a:	3b01      	subs	r3, #1
 801175c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011760:	e78a      	b.n	8011678 <__kernel_rem_pio2+0x3f8>
 8011762:	eeb1 5b45 	vneg.f64	d5, d5
 8011766:	eeb1 6b46 	vneg.f64	d6, d6
 801176a:	ed87 5b00 	vstr	d5, [r7]
 801176e:	eeb1 7b47 	vneg.f64	d7, d7
 8011772:	ed87 6b02 	vstr	d6, [r7, #8]
 8011776:	e78b      	b.n	8011690 <__kernel_rem_pio2+0x410>
	...

08011780 <__kernel_sin>:
 8011780:	ee10 3a90 	vmov	r3, s1
 8011784:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011788:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801178c:	da04      	bge.n	8011798 <__kernel_sin+0x18>
 801178e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8011792:	ee17 3a90 	vmov	r3, s15
 8011796:	b35b      	cbz	r3, 80117f0 <__kernel_sin+0x70>
 8011798:	ee20 6b00 	vmul.f64	d6, d0, d0
 801179c:	ee20 5b06 	vmul.f64	d5, d0, d6
 80117a0:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80117f8 <__kernel_sin+0x78>
 80117a4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011800 <__kernel_sin+0x80>
 80117a8:	eea6 4b07 	vfma.f64	d4, d6, d7
 80117ac:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011808 <__kernel_sin+0x88>
 80117b0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80117b4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011810 <__kernel_sin+0x90>
 80117b8:	eea7 4b06 	vfma.f64	d4, d7, d6
 80117bc:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011818 <__kernel_sin+0x98>
 80117c0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80117c4:	b930      	cbnz	r0, 80117d4 <__kernel_sin+0x54>
 80117c6:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011820 <__kernel_sin+0xa0>
 80117ca:	eea6 4b07 	vfma.f64	d4, d6, d7
 80117ce:	eea4 0b05 	vfma.f64	d0, d4, d5
 80117d2:	4770      	bx	lr
 80117d4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80117d8:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80117dc:	eea1 7b04 	vfma.f64	d7, d1, d4
 80117e0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 80117e4:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8011828 <__kernel_sin+0xa8>
 80117e8:	eea5 1b07 	vfma.f64	d1, d5, d7
 80117ec:	ee30 0b41 	vsub.f64	d0, d0, d1
 80117f0:	4770      	bx	lr
 80117f2:	bf00      	nop
 80117f4:	f3af 8000 	nop.w
 80117f8:	5acfd57c 	.word	0x5acfd57c
 80117fc:	3de5d93a 	.word	0x3de5d93a
 8011800:	8a2b9ceb 	.word	0x8a2b9ceb
 8011804:	be5ae5e6 	.word	0xbe5ae5e6
 8011808:	57b1fe7d 	.word	0x57b1fe7d
 801180c:	3ec71de3 	.word	0x3ec71de3
 8011810:	19c161d5 	.word	0x19c161d5
 8011814:	bf2a01a0 	.word	0xbf2a01a0
 8011818:	1110f8a6 	.word	0x1110f8a6
 801181c:	3f811111 	.word	0x3f811111
 8011820:	55555549 	.word	0x55555549
 8011824:	bfc55555 	.word	0xbfc55555
 8011828:	55555549 	.word	0x55555549
 801182c:	3fc55555 	.word	0x3fc55555

08011830 <log>:
 8011830:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8011834:	ed2d 8b02 	vpush	{d8}
 8011838:	b082      	sub	sp, #8
 801183a:	ed8d 0b00 	vstr	d0, [sp]
 801183e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011842:	2600      	movs	r6, #0
 8011844:	1994      	adds	r4, r2, r6
 8011846:	4e80      	ldr	r6, [pc, #512]	; (8011a48 <log+0x218>)
 8011848:	4f80      	ldr	r7, [pc, #512]	; (8011a4c <log+0x21c>)
 801184a:	eb43 0506 	adc.w	r5, r3, r6
 801184e:	42af      	cmp	r7, r5
 8011850:	f04f 36ff 	mov.w	r6, #4294967295
 8011854:	bf08      	it	eq
 8011856:	42a6      	cmpeq	r6, r4
 8011858:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 801185c:	d363      	bcc.n	8011926 <log+0xf6>
 801185e:	497c      	ldr	r1, [pc, #496]	; (8011a50 <log+0x220>)
 8011860:	2000      	movs	r0, #0
 8011862:	428b      	cmp	r3, r1
 8011864:	bf08      	it	eq
 8011866:	4282      	cmpeq	r2, r0
 8011868:	f000 80de 	beq.w	8011a28 <log+0x1f8>
 801186c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8011870:	ee30 7b47 	vsub.f64	d7, d0, d7
 8011874:	4b77      	ldr	r3, [pc, #476]	; (8011a54 <log+0x224>)
 8011876:	ee27 1b07 	vmul.f64	d1, d7, d7
 801187a:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 801187e:	ee27 3b01 	vmul.f64	d3, d7, d1
 8011882:	ed93 4b10 	vldr	d4, [r3, #64]	; 0x40
 8011886:	eea6 4b07 	vfma.f64	d4, d6, d7
 801188a:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 801188e:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8011892:	eea6 4b01 	vfma.f64	d4, d6, d1
 8011896:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 801189a:	eea5 6b07 	vfma.f64	d6, d5, d7
 801189e:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 80118a2:	eea5 6b01 	vfma.f64	d6, d5, d1
 80118a6:	ed93 5b1e 	vldr	d5, [r3, #120]	; 0x78
 80118aa:	eeb0 2b46 	vmov.f64	d2, d6
 80118ae:	ed93 6b1c 	vldr	d6, [r3, #112]	; 0x70
 80118b2:	eea5 6b07 	vfma.f64	d6, d5, d7
 80118b6:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 80118ba:	eea5 6b01 	vfma.f64	d6, d5, d1
 80118be:	ed93 5b22 	vldr	d5, [r3, #136]	; 0x88
 80118c2:	ed93 1b0e 	vldr	d1, [r3, #56]	; 0x38
 80118c6:	eea5 6b03 	vfma.f64	d6, d5, d3
 80118ca:	eea6 2b03 	vfma.f64	d2, d6, d3
 80118ce:	ed9f 6b58 	vldr	d6, [pc, #352]	; 8011a30 <log+0x200>
 80118d2:	eea2 4b03 	vfma.f64	d4, d2, d3
 80118d6:	eeb0 2b47 	vmov.f64	d2, d7
 80118da:	eea7 2b06 	vfma.f64	d2, d7, d6
 80118de:	eea7 2b46 	vfms.f64	d2, d7, d6
 80118e2:	eeb0 6b47 	vmov.f64	d6, d7
 80118e6:	ee37 8b42 	vsub.f64	d8, d7, d2
 80118ea:	ee22 0b02 	vmul.f64	d0, d2, d2
 80118ee:	eea0 6b01 	vfma.f64	d6, d0, d1
 80118f2:	ee37 5b46 	vsub.f64	d5, d7, d6
 80118f6:	ee37 7b02 	vadd.f64	d7, d7, d2
 80118fa:	eea0 5b01 	vfma.f64	d5, d0, d1
 80118fe:	ee21 1b08 	vmul.f64	d1, d1, d8
 8011902:	eea1 5b07 	vfma.f64	d5, d1, d7
 8011906:	eeb0 7b45 	vmov.f64	d7, d5
 801190a:	eea4 7b03 	vfma.f64	d7, d4, d3
 801190e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8011912:	ed8d 7b00 	vstr	d7, [sp]
 8011916:	ed9d 0b00 	vldr	d0, [sp]
 801191a:	b002      	add	sp, #8
 801191c:	ecbd 8b02 	vpop	{d8}
 8011920:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8011924:	4770      	bx	lr
 8011926:	f1ac 0510 	sub.w	r5, ip, #16
 801192a:	f647 74df 	movw	r4, #32735	; 0x7fdf
 801192e:	42a5      	cmp	r5, r4
 8011930:	d930      	bls.n	8011994 <log+0x164>
 8011932:	1890      	adds	r0, r2, r2
 8011934:	eb43 0103 	adc.w	r1, r3, r3
 8011938:	4301      	orrs	r1, r0
 801193a:	d107      	bne.n	801194c <log+0x11c>
 801193c:	2001      	movs	r0, #1
 801193e:	b002      	add	sp, #8
 8011940:	ecbd 8b02 	vpop	{d8}
 8011944:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8011948:	f7ff b96a 	b.w	8010c20 <__math_divzero>
 801194c:	4942      	ldr	r1, [pc, #264]	; (8011a58 <log+0x228>)
 801194e:	2000      	movs	r0, #0
 8011950:	428b      	cmp	r3, r1
 8011952:	bf08      	it	eq
 8011954:	4282      	cmpeq	r2, r0
 8011956:	d0de      	beq.n	8011916 <log+0xe6>
 8011958:	f41c 4f00 	tst.w	ip, #32768	; 0x8000
 801195c:	d104      	bne.n	8011968 <log+0x138>
 801195e:	f647 71f0 	movw	r1, #32752	; 0x7ff0
 8011962:	ea31 010c 	bics.w	r1, r1, ip
 8011966:	d108      	bne.n	801197a <log+0x14a>
 8011968:	ed9d 0b00 	vldr	d0, [sp]
 801196c:	b002      	add	sp, #8
 801196e:	ecbd 8b02 	vpop	{d8}
 8011972:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8011976:	f7ff b96b 	b.w	8010c50 <__math_invalid>
 801197a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8011a38 <log+0x208>
 801197e:	ed9d 6b00 	vldr	d6, [sp]
 8011982:	ee26 7b07 	vmul.f64	d7, d6, d7
 8011986:	ec56 5b17 	vmov	r5, r6, d7
 801198a:	4834      	ldr	r0, [pc, #208]	; (8011a5c <log+0x22c>)
 801198c:	2400      	movs	r4, #0
 801198e:	192a      	adds	r2, r5, r4
 8011990:	eb46 0300 	adc.w	r3, r6, r0
 8011994:	2100      	movs	r1, #0
 8011996:	1851      	adds	r1, r2, r1
 8011998:	4931      	ldr	r1, [pc, #196]	; (8011a60 <log+0x230>)
 801199a:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 801199e:	eb43 0101 	adc.w	r1, r3, r1
 80119a2:	0d0c      	lsrs	r4, r1, #20
 80119a4:	2500      	movs	r5, #0
 80119a6:	ebb2 0805 	subs.w	r8, r2, r5
 80119aa:	ea4f 5404 	mov.w	r4, r4, lsl #20
 80119ae:	eb63 0904 	sbc.w	r9, r3, r4
 80119b2:	4b28      	ldr	r3, [pc, #160]	; (8011a54 <log+0x224>)
 80119b4:	f3c1 3046 	ubfx	r0, r1, #13, #7
 80119b8:	eb03 1200 	add.w	r2, r3, r0, lsl #4
 80119bc:	ed92 7b24 	vldr	d7, [r2, #144]	; 0x90
 80119c0:	ec49 8b16 	vmov	d6, r8, r9
 80119c4:	1509      	asrs	r1, r1, #20
 80119c6:	eea6 4b07 	vfma.f64	d4, d6, d7
 80119ca:	ee07 1a90 	vmov	s15, r1
 80119ce:	ee24 1b04 	vmul.f64	d1, d4, d4
 80119d2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80119d6:	ed93 5b00 	vldr	d5, [r3]
 80119da:	ee24 0b01 	vmul.f64	d0, d4, d1
 80119de:	ed93 3b02 	vldr	d3, [r3, #8]
 80119e2:	ed92 7b26 	vldr	d7, [r2, #152]	; 0x98
 80119e6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80119ea:	ee34 5b07 	vadd.f64	d5, d4, d7
 80119ee:	ee37 7b45 	vsub.f64	d7, d7, d5
 80119f2:	ee37 7b04 	vadd.f64	d7, d7, d4
 80119f6:	eea3 7b06 	vfma.f64	d7, d3, d6
 80119fa:	ed93 6b04 	vldr	d6, [r3, #16]
 80119fe:	ed93 3b08 	vldr	d3, [r3, #32]
 8011a02:	eea6 7b01 	vfma.f64	d7, d6, d1
 8011a06:	ed93 6b06 	vldr	d6, [r3, #24]
 8011a0a:	ed93 2b0c 	vldr	d2, [r3, #48]	; 0x30
 8011a0e:	eea3 6b04 	vfma.f64	d6, d3, d4
 8011a12:	ed93 3b0a 	vldr	d3, [r3, #40]	; 0x28
 8011a16:	eea2 3b04 	vfma.f64	d3, d2, d4
 8011a1a:	eea3 6b01 	vfma.f64	d6, d3, d1
 8011a1e:	eea0 7b06 	vfma.f64	d7, d0, d6
 8011a22:	ee37 7b05 	vadd.f64	d7, d7, d5
 8011a26:	e774      	b.n	8011912 <log+0xe2>
 8011a28:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8011a40 <log+0x210>
 8011a2c:	e771      	b.n	8011912 <log+0xe2>
 8011a2e:	bf00      	nop
 8011a30:	00000000 	.word	0x00000000
 8011a34:	41a00000 	.word	0x41a00000
 8011a38:	00000000 	.word	0x00000000
 8011a3c:	43300000 	.word	0x43300000
	...
 8011a48:	c0120000 	.word	0xc0120000
 8011a4c:	000308ff 	.word	0x000308ff
 8011a50:	3ff00000 	.word	0x3ff00000
 8011a54:	0801bb38 	.word	0x0801bb38
 8011a58:	7ff00000 	.word	0x7ff00000
 8011a5c:	fcc00000 	.word	0xfcc00000
 8011a60:	c01a0000 	.word	0xc01a0000

08011a64 <fabs>:
 8011a64:	ec51 0b10 	vmov	r0, r1, d0
 8011a68:	ee10 2a10 	vmov	r2, s0
 8011a6c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011a70:	ec43 2b10 	vmov	d0, r2, r3
 8011a74:	4770      	bx	lr
	...

08011a78 <floor>:
 8011a78:	ee10 1a90 	vmov	r1, s1
 8011a7c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011a80:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8011a84:	2b13      	cmp	r3, #19
 8011a86:	b530      	push	{r4, r5, lr}
 8011a88:	ee10 0a10 	vmov	r0, s0
 8011a8c:	ee10 5a10 	vmov	r5, s0
 8011a90:	dc31      	bgt.n	8011af6 <floor+0x7e>
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	da15      	bge.n	8011ac2 <floor+0x4a>
 8011a96:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8011b50 <floor+0xd8>
 8011a9a:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011a9e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aa6:	dd07      	ble.n	8011ab8 <floor+0x40>
 8011aa8:	2900      	cmp	r1, #0
 8011aaa:	da4e      	bge.n	8011b4a <floor+0xd2>
 8011aac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011ab0:	4318      	orrs	r0, r3
 8011ab2:	d001      	beq.n	8011ab8 <floor+0x40>
 8011ab4:	4928      	ldr	r1, [pc, #160]	; (8011b58 <floor+0xe0>)
 8011ab6:	2000      	movs	r0, #0
 8011ab8:	460b      	mov	r3, r1
 8011aba:	4602      	mov	r2, r0
 8011abc:	ec43 2b10 	vmov	d0, r2, r3
 8011ac0:	e020      	b.n	8011b04 <floor+0x8c>
 8011ac2:	4a26      	ldr	r2, [pc, #152]	; (8011b5c <floor+0xe4>)
 8011ac4:	411a      	asrs	r2, r3
 8011ac6:	ea01 0402 	and.w	r4, r1, r2
 8011aca:	4304      	orrs	r4, r0
 8011acc:	d01a      	beq.n	8011b04 <floor+0x8c>
 8011ace:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011b50 <floor+0xd8>
 8011ad2:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011ad6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ade:	ddeb      	ble.n	8011ab8 <floor+0x40>
 8011ae0:	2900      	cmp	r1, #0
 8011ae2:	bfbe      	ittt	lt
 8011ae4:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8011ae8:	fa40 f303 	asrlt.w	r3, r0, r3
 8011aec:	18c9      	addlt	r1, r1, r3
 8011aee:	ea21 0102 	bic.w	r1, r1, r2
 8011af2:	2000      	movs	r0, #0
 8011af4:	e7e0      	b.n	8011ab8 <floor+0x40>
 8011af6:	2b33      	cmp	r3, #51	; 0x33
 8011af8:	dd05      	ble.n	8011b06 <floor+0x8e>
 8011afa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011afe:	d101      	bne.n	8011b04 <floor+0x8c>
 8011b00:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011b04:	bd30      	pop	{r4, r5, pc}
 8011b06:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8011b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8011b0e:	40e2      	lsrs	r2, r4
 8011b10:	4202      	tst	r2, r0
 8011b12:	d0f7      	beq.n	8011b04 <floor+0x8c>
 8011b14:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011b50 <floor+0xd8>
 8011b18:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011b1c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b24:	ddc8      	ble.n	8011ab8 <floor+0x40>
 8011b26:	2900      	cmp	r1, #0
 8011b28:	da02      	bge.n	8011b30 <floor+0xb8>
 8011b2a:	2b14      	cmp	r3, #20
 8011b2c:	d103      	bne.n	8011b36 <floor+0xbe>
 8011b2e:	3101      	adds	r1, #1
 8011b30:	ea20 0002 	bic.w	r0, r0, r2
 8011b34:	e7c0      	b.n	8011ab8 <floor+0x40>
 8011b36:	2401      	movs	r4, #1
 8011b38:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011b3c:	fa04 f303 	lsl.w	r3, r4, r3
 8011b40:	4418      	add	r0, r3
 8011b42:	42a8      	cmp	r0, r5
 8011b44:	bf38      	it	cc
 8011b46:	1909      	addcc	r1, r1, r4
 8011b48:	e7f2      	b.n	8011b30 <floor+0xb8>
 8011b4a:	2000      	movs	r0, #0
 8011b4c:	4601      	mov	r1, r0
 8011b4e:	e7b3      	b.n	8011ab8 <floor+0x40>
 8011b50:	8800759c 	.word	0x8800759c
 8011b54:	7e37e43c 	.word	0x7e37e43c
 8011b58:	bff00000 	.word	0xbff00000
 8011b5c:	000fffff 	.word	0x000fffff

08011b60 <nan>:
 8011b60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011b68 <nan+0x8>
 8011b64:	4770      	bx	lr
 8011b66:	bf00      	nop
 8011b68:	00000000 	.word	0x00000000
 8011b6c:	7ff80000 	.word	0x7ff80000

08011b70 <scalbn>:
 8011b70:	b082      	sub	sp, #8
 8011b72:	ed8d 0b00 	vstr	d0, [sp]
 8011b76:	9b01      	ldr	r3, [sp, #4]
 8011b78:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011b7c:	b9a2      	cbnz	r2, 8011ba8 <scalbn+0x38>
 8011b7e:	9a00      	ldr	r2, [sp, #0]
 8011b80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011b84:	4313      	orrs	r3, r2
 8011b86:	d03a      	beq.n	8011bfe <scalbn+0x8e>
 8011b88:	ed9f 7b35 	vldr	d7, [pc, #212]	; 8011c60 <scalbn+0xf0>
 8011b8c:	4b40      	ldr	r3, [pc, #256]	; (8011c90 <scalbn+0x120>)
 8011b8e:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011b92:	4298      	cmp	r0, r3
 8011b94:	ed8d 7b00 	vstr	d7, [sp]
 8011b98:	da11      	bge.n	8011bbe <scalbn+0x4e>
 8011b9a:	ed9f 7b33 	vldr	d7, [pc, #204]	; 8011c68 <scalbn+0xf8>
 8011b9e:	ed9d 6b00 	vldr	d6, [sp]
 8011ba2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011ba6:	e007      	b.n	8011bb8 <scalbn+0x48>
 8011ba8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011bac:	428a      	cmp	r2, r1
 8011bae:	d10a      	bne.n	8011bc6 <scalbn+0x56>
 8011bb0:	ed9d 7b00 	vldr	d7, [sp]
 8011bb4:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011bb8:	ed8d 7b00 	vstr	d7, [sp]
 8011bbc:	e01f      	b.n	8011bfe <scalbn+0x8e>
 8011bbe:	9b01      	ldr	r3, [sp, #4]
 8011bc0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011bc4:	3a36      	subs	r2, #54	; 0x36
 8011bc6:	4402      	add	r2, r0
 8011bc8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011bcc:	428a      	cmp	r2, r1
 8011bce:	dd0a      	ble.n	8011be6 <scalbn+0x76>
 8011bd0:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8011c70 <scalbn+0x100>
 8011bd4:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8011c78 <scalbn+0x108>
 8011bd8:	eeb0 6b47 	vmov.f64	d6, d7
 8011bdc:	9b01      	ldr	r3, [sp, #4]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	fe27 7b05 	vselge.f64	d7, d7, d5
 8011be4:	e7dd      	b.n	8011ba2 <scalbn+0x32>
 8011be6:	2a00      	cmp	r2, #0
 8011be8:	dd0d      	ble.n	8011c06 <scalbn+0x96>
 8011bea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011bee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011bf2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011bf6:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8011bfa:	e9cd 0100 	strd	r0, r1, [sp]
 8011bfe:	ed9d 0b00 	vldr	d0, [sp]
 8011c02:	b002      	add	sp, #8
 8011c04:	4770      	bx	lr
 8011c06:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011c0a:	da18      	bge.n	8011c3e <scalbn+0xce>
 8011c0c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011c10:	4298      	cmp	r0, r3
 8011c12:	9b01      	ldr	r3, [sp, #4]
 8011c14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011c18:	dd09      	ble.n	8011c2e <scalbn+0xbe>
 8011c1a:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8011c70 <scalbn+0x100>
 8011c1e:	ed9f 5b16 	vldr	d5, [pc, #88]	; 8011c78 <scalbn+0x108>
 8011c22:	eeb0 6b47 	vmov.f64	d6, d7
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	fe07 7b05 	vseleq.f64	d7, d7, d5
 8011c2c:	e7b9      	b.n	8011ba2 <scalbn+0x32>
 8011c2e:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011c68 <scalbn+0xf8>
 8011c32:	ed9f 5b13 	vldr	d5, [pc, #76]	; 8011c80 <scalbn+0x110>
 8011c36:	eeb0 6b47 	vmov.f64	d6, d7
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	e7f4      	b.n	8011c28 <scalbn+0xb8>
 8011c3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011c42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011c46:	3236      	adds	r2, #54	; 0x36
 8011c48:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011c4c:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8011c50:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8011c88 <scalbn+0x118>
 8011c54:	ec41 0b17 	vmov	d7, r0, r1
 8011c58:	e7a3      	b.n	8011ba2 <scalbn+0x32>
 8011c5a:	bf00      	nop
 8011c5c:	f3af 8000 	nop.w
 8011c60:	00000000 	.word	0x00000000
 8011c64:	43500000 	.word	0x43500000
 8011c68:	c2f8f359 	.word	0xc2f8f359
 8011c6c:	01a56e1f 	.word	0x01a56e1f
 8011c70:	8800759c 	.word	0x8800759c
 8011c74:	7e37e43c 	.word	0x7e37e43c
 8011c78:	8800759c 	.word	0x8800759c
 8011c7c:	fe37e43c 	.word	0xfe37e43c
 8011c80:	c2f8f359 	.word	0xc2f8f359
 8011c84:	81a56e1f 	.word	0x81a56e1f
 8011c88:	00000000 	.word	0x00000000
 8011c8c:	3c900000 	.word	0x3c900000
 8011c90:	ffff3cb0 	.word	0xffff3cb0

08011c94 <_init>:
 8011c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c96:	bf00      	nop
 8011c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011c9a:	bc08      	pop	{r3}
 8011c9c:	469e      	mov	lr, r3
 8011c9e:	4770      	bx	lr

08011ca0 <_fini>:
 8011ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ca2:	bf00      	nop
 8011ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ca6:	bc08      	pop	{r3}
 8011ca8:	469e      	mov	lr, r3
 8011caa:	4770      	bx	lr
