
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: HAMPTER

Implementation : synthesis

# Written on Mon Oct 23 17:40:05 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Microsemi_Prj\SF2MakerDemo\designer\MakerDemo\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                           Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                           Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       MakerDemo_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     39   
                                                                                                                                                
0 -       MakerDemo_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
================================================================================================================================================


Clock Load Summary
******************

                                                                Clock     Source                                                              Clock Pin                                                     Non-clock Pin     Non-clock Pin                                                     
Clock                                                           Load      Pin                                                                 Seq Example                                                   Seq Example       Comb Example                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MakerDemo_sb_CCC_0_FCCC|GL0_net_inferred_clock                  39        MakerDemo_sb_0.CCC_0.CCC_INST.GL0(CCC)                              MakerDemo_sb_0.MakerDemo_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 MakerDemo_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                
MakerDemo_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        MakerDemo_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     MakerDemo_sb_0.CORERESETP_0.release_sdif0_core.C              -                 MakerDemo_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
================================================================================================================================================================================================================================================================================================
