/*
 * STMP PINCTRL Register Definitions
 *
 * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
 * Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 *
 * This file is created by xml file. Don't Edit it.
 */

#ifndef __ARCH_ARM___PINCTRL_H
#define __ARCH_ARM___PINCTRL_H  1

#define REGS_PINCTRL_BASE (STMP3XXX_REGS_BASE + 0x18000)
#define REGS_PINCTRL_PHYS (0x80018000)
#define REGS_PINCTRL_SIZE 0x00002000

#define HW_PINCTRL_CTRL	(0x00000000)
#define HW_PINCTRL_CTRL_SET	(0x00000004)
#define HW_PINCTRL_CTRL_CLR	(0x00000008)
#define HW_PINCTRL_CTRL_TOG	(0x0000000c)
#define HW_PINCTRL_CTRL_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_CTRL)
#define HW_PINCTRL_CTRL_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_CTRL_SET)
#define HW_PINCTRL_CTRL_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_CTRL_CLR)
#define HW_PINCTRL_CTRL_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_CTRL_TOG)

#define BM_PINCTRL_CTRL_SFTRST	0x80000000
#define BM_PINCTRL_CTRL_CLKGATE	0x40000000
#define BP_PINCTRL_CTRL_RSRVD2	28
#define BM_PINCTRL_CTRL_RSRVD2	0x30000000
#define BF_PINCTRL_CTRL_RSRVD2(v)  \
		(((v) << 28) & BM_PINCTRL_CTRL_RSRVD2)
#define BM_PINCTRL_CTRL_PRESENT3	0x08000000
#define BM_PINCTRL_CTRL_PRESENT2	0x04000000
#define BM_PINCTRL_CTRL_PRESENT1	0x02000000
#define BM_PINCTRL_CTRL_PRESENT0	0x01000000
#define BP_PINCTRL_CTRL_RSRVD1	3
#define BM_PINCTRL_CTRL_RSRVD1	0x00FFFFF8
#define BF_PINCTRL_CTRL_RSRVD1(v)  \
		(((v) << 3) & BM_PINCTRL_CTRL_RSRVD1)
#define BM_PINCTRL_CTRL_IRQOUT2	0x00000004
#define BM_PINCTRL_CTRL_IRQOUT1	0x00000002
#define BM_PINCTRL_CTRL_IRQOUT0	0x00000001

#define HW_PINCTRL_MUXSEL0	(0x00000100)
#define HW_PINCTRL_MUXSEL0_SET	(0x00000104)
#define HW_PINCTRL_MUXSEL0_CLR	(0x00000108)
#define HW_PINCTRL_MUXSEL0_TOG	(0x0000010c)
#define HW_PINCTRL_MUXSEL0_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL0)
#define HW_PINCTRL_MUXSEL0_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL0_SET)
#define HW_PINCTRL_MUXSEL0_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL0_CLR)
#define HW_PINCTRL_MUXSEL0_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL0_TOG)

#define BP_PINCTRL_MUXSEL0_BANK0_PIN15	30
#define BM_PINCTRL_MUXSEL0_BANK0_PIN15	0xC0000000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN15(v) \
		(((v) << 30) & BM_PINCTRL_MUXSEL0_BANK0_PIN15)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN14	28
#define BM_PINCTRL_MUXSEL0_BANK0_PIN14	0x30000000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN14(v)  \
		(((v) << 28) & BM_PINCTRL_MUXSEL0_BANK0_PIN14)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN13	26
#define BM_PINCTRL_MUXSEL0_BANK0_PIN13	0x0C000000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN13(v)  \
		(((v) << 26) & BM_PINCTRL_MUXSEL0_BANK0_PIN13)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN12	24
#define BM_PINCTRL_MUXSEL0_BANK0_PIN12	0x03000000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN12(v)  \
		(((v) << 24) & BM_PINCTRL_MUXSEL0_BANK0_PIN12)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN11	22
#define BM_PINCTRL_MUXSEL0_BANK0_PIN11	0x00C00000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN11(v)  \
		(((v) << 22) & BM_PINCTRL_MUXSEL0_BANK0_PIN11)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN10	20
#define BM_PINCTRL_MUXSEL0_BANK0_PIN10	0x00300000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN10(v)  \
		(((v) << 20) & BM_PINCTRL_MUXSEL0_BANK0_PIN10)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN09	18
#define BM_PINCTRL_MUXSEL0_BANK0_PIN09	0x000C0000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN09(v)  \
		(((v) << 18) & BM_PINCTRL_MUXSEL0_BANK0_PIN09)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN08	16
#define BM_PINCTRL_MUXSEL0_BANK0_PIN08	0x00030000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN08(v)  \
		(((v) << 16) & BM_PINCTRL_MUXSEL0_BANK0_PIN08)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN07	14
#define BM_PINCTRL_MUXSEL0_BANK0_PIN07	0x0000C000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN07(v)  \
		(((v) << 14) & BM_PINCTRL_MUXSEL0_BANK0_PIN07)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN06	12
#define BM_PINCTRL_MUXSEL0_BANK0_PIN06	0x00003000
#define BF_PINCTRL_MUXSEL0_BANK0_PIN06(v)  \
		(((v) << 12) & BM_PINCTRL_MUXSEL0_BANK0_PIN06)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN05	10
#define BM_PINCTRL_MUXSEL0_BANK0_PIN05	0x00000C00
#define BF_PINCTRL_MUXSEL0_BANK0_PIN05(v)  \
		(((v) << 10) & BM_PINCTRL_MUXSEL0_BANK0_PIN05)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN04	8
#define BM_PINCTRL_MUXSEL0_BANK0_PIN04	0x00000300
#define BF_PINCTRL_MUXSEL0_BANK0_PIN04(v)  \
		(((v) << 8) & BM_PINCTRL_MUXSEL0_BANK0_PIN04)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN03	6
#define BM_PINCTRL_MUXSEL0_BANK0_PIN03	0x000000C0
#define BF_PINCTRL_MUXSEL0_BANK0_PIN03(v)  \
		(((v) << 6) & BM_PINCTRL_MUXSEL0_BANK0_PIN03)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN02	4
#define BM_PINCTRL_MUXSEL0_BANK0_PIN02	0x00000030
#define BF_PINCTRL_MUXSEL0_BANK0_PIN02(v)  \
		(((v) << 4) & BM_PINCTRL_MUXSEL0_BANK0_PIN02)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN01	2
#define BM_PINCTRL_MUXSEL0_BANK0_PIN01	0x0000000C
#define BF_PINCTRL_MUXSEL0_BANK0_PIN01(v)  \
		(((v) << 2) & BM_PINCTRL_MUXSEL0_BANK0_PIN01)
#define BP_PINCTRL_MUXSEL0_BANK0_PIN00	0
#define BM_PINCTRL_MUXSEL0_BANK0_PIN00	0x00000003
#define BF_PINCTRL_MUXSEL0_BANK0_PIN00(v)  \
		(((v) << 0) & BM_PINCTRL_MUXSEL0_BANK0_PIN00)

#define HW_PINCTRL_MUXSEL1	(0x00000110)
#define HW_PINCTRL_MUXSEL1_SET	(0x00000114)
#define HW_PINCTRL_MUXSEL1_CLR	(0x00000118)
#define HW_PINCTRL_MUXSEL1_TOG	(0x0000011c)
#define HW_PINCTRL_MUXSEL1_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL1)
#define HW_PINCTRL_MUXSEL1_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL1_SET)
#define HW_PINCTRL_MUXSEL1_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL1_CLR)
#define HW_PINCTRL_MUXSEL1_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL1_TOG)

#define BP_PINCTRL_MUXSEL1_BANK0_PIN31	30
#define BM_PINCTRL_MUXSEL1_BANK0_PIN31	0xC0000000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN31(v) \
		(((v) << 30) & BM_PINCTRL_MUXSEL1_BANK0_PIN31)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN30	28
#define BM_PINCTRL_MUXSEL1_BANK0_PIN30	0x30000000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN30(v)  \
		(((v) << 28) & BM_PINCTRL_MUXSEL1_BANK0_PIN30)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN29	26
#define BM_PINCTRL_MUXSEL1_BANK0_PIN29	0x0C000000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN29(v)  \
		(((v) << 26) & BM_PINCTRL_MUXSEL1_BANK0_PIN29)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN28	24
#define BM_PINCTRL_MUXSEL1_BANK0_PIN28	0x03000000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN28(v)  \
		(((v) << 24) & BM_PINCTRL_MUXSEL1_BANK0_PIN28)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN27	22
#define BM_PINCTRL_MUXSEL1_BANK0_PIN27	0x00C00000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN27(v)  \
		(((v) << 22) & BM_PINCTRL_MUXSEL1_BANK0_PIN27)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN26	20
#define BM_PINCTRL_MUXSEL1_BANK0_PIN26	0x00300000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN26(v)  \
		(((v) << 20) & BM_PINCTRL_MUXSEL1_BANK0_PIN26)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN25	18
#define BM_PINCTRL_MUXSEL1_BANK0_PIN25	0x000C0000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN25(v)  \
		(((v) << 18) & BM_PINCTRL_MUXSEL1_BANK0_PIN25)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN24	16
#define BM_PINCTRL_MUXSEL1_BANK0_PIN24	0x00030000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN24(v)  \
		(((v) << 16) & BM_PINCTRL_MUXSEL1_BANK0_PIN24)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN23	14
#define BM_PINCTRL_MUXSEL1_BANK0_PIN23	0x0000C000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN23(v)  \
		(((v) << 14) & BM_PINCTRL_MUXSEL1_BANK0_PIN23)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN22	12
#define BM_PINCTRL_MUXSEL1_BANK0_PIN22	0x00003000
#define BF_PINCTRL_MUXSEL1_BANK0_PIN22(v)  \
		(((v) << 12) & BM_PINCTRL_MUXSEL1_BANK0_PIN22)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN21	10
#define BM_PINCTRL_MUXSEL1_BANK0_PIN21	0x00000C00
#define BF_PINCTRL_MUXSEL1_BANK0_PIN21(v)  \
		(((v) << 10) & BM_PINCTRL_MUXSEL1_BANK0_PIN21)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN20	8
#define BM_PINCTRL_MUXSEL1_BANK0_PIN20	0x00000300
#define BF_PINCTRL_MUXSEL1_BANK0_PIN20(v)  \
		(((v) << 8) & BM_PINCTRL_MUXSEL1_BANK0_PIN20)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN19	6
#define BM_PINCTRL_MUXSEL1_BANK0_PIN19	0x000000C0
#define BF_PINCTRL_MUXSEL1_BANK0_PIN19(v)  \
		(((v) << 6) & BM_PINCTRL_MUXSEL1_BANK0_PIN19)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN18	4
#define BM_PINCTRL_MUXSEL1_BANK0_PIN18	0x00000030
#define BF_PINCTRL_MUXSEL1_BANK0_PIN18(v)  \
		(((v) << 4) & BM_PINCTRL_MUXSEL1_BANK0_PIN18)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN17	2
#define BM_PINCTRL_MUXSEL1_BANK0_PIN17	0x0000000C
#define BF_PINCTRL_MUXSEL1_BANK0_PIN17(v)  \
		(((v) << 2) & BM_PINCTRL_MUXSEL1_BANK0_PIN17)
#define BP_PINCTRL_MUXSEL1_BANK0_PIN16	0
#define BM_PINCTRL_MUXSEL1_BANK0_PIN16	0x00000003
#define BF_PINCTRL_MUXSEL1_BANK0_PIN16(v)  \
		(((v) << 0) & BM_PINCTRL_MUXSEL1_BANK0_PIN16)

#define HW_PINCTRL_MUXSEL2	(0x00000120)
#define HW_PINCTRL_MUXSEL2_SET	(0x00000124)
#define HW_PINCTRL_MUXSEL2_CLR	(0x00000128)
#define HW_PINCTRL_MUXSEL2_TOG	(0x0000012c)
#define HW_PINCTRL_MUXSEL2_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL2)
#define HW_PINCTRL_MUXSEL2_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL2_SET)
#define HW_PINCTRL_MUXSEL2_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL2_CLR)
#define HW_PINCTRL_MUXSEL2_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL2_TOG)

#define BP_PINCTRL_MUXSEL2_BANK1_PIN15	30
#define BM_PINCTRL_MUXSEL2_BANK1_PIN15	0xC0000000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN15(v) \
		(((v) << 30) & BM_PINCTRL_MUXSEL2_BANK1_PIN15)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN14	28
#define BM_PINCTRL_MUXSEL2_BANK1_PIN14	0x30000000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN14(v)  \
		(((v) << 28) & BM_PINCTRL_MUXSEL2_BANK1_PIN14)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN13	26
#define BM_PINCTRL_MUXSEL2_BANK1_PIN13	0x0C000000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN13(v)  \
		(((v) << 26) & BM_PINCTRL_MUXSEL2_BANK1_PIN13)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN12	24
#define BM_PINCTRL_MUXSEL2_BANK1_PIN12	0x03000000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN12(v)  \
		(((v) << 24) & BM_PINCTRL_MUXSEL2_BANK1_PIN12)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN11	22
#define BM_PINCTRL_MUXSEL2_BANK1_PIN11	0x00C00000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN11(v)  \
		(((v) << 22) & BM_PINCTRL_MUXSEL2_BANK1_PIN11)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN10	20
#define BM_PINCTRL_MUXSEL2_BANK1_PIN10	0x00300000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN10(v)  \
		(((v) << 20) & BM_PINCTRL_MUXSEL2_BANK1_PIN10)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN09	18
#define BM_PINCTRL_MUXSEL2_BANK1_PIN09	0x000C0000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN09(v)  \
		(((v) << 18) & BM_PINCTRL_MUXSEL2_BANK1_PIN09)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN08	16
#define BM_PINCTRL_MUXSEL2_BANK1_PIN08	0x00030000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN08(v)  \
		(((v) << 16) & BM_PINCTRL_MUXSEL2_BANK1_PIN08)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN07	14
#define BM_PINCTRL_MUXSEL2_BANK1_PIN07	0x0000C000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN07(v)  \
		(((v) << 14) & BM_PINCTRL_MUXSEL2_BANK1_PIN07)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN06	12
#define BM_PINCTRL_MUXSEL2_BANK1_PIN06	0x00003000
#define BF_PINCTRL_MUXSEL2_BANK1_PIN06(v)  \
		(((v) << 12) & BM_PINCTRL_MUXSEL2_BANK1_PIN06)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN05	10
#define BM_PINCTRL_MUXSEL2_BANK1_PIN05	0x00000C00
#define BF_PINCTRL_MUXSEL2_BANK1_PIN05(v)  \
		(((v) << 10) & BM_PINCTRL_MUXSEL2_BANK1_PIN05)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN04	8
#define BM_PINCTRL_MUXSEL2_BANK1_PIN04	0x00000300
#define BF_PINCTRL_MUXSEL2_BANK1_PIN04(v)  \
		(((v) << 8) & BM_PINCTRL_MUXSEL2_BANK1_PIN04)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN03	6
#define BM_PINCTRL_MUXSEL2_BANK1_PIN03	0x000000C0
#define BF_PINCTRL_MUXSEL2_BANK1_PIN03(v)  \
		(((v) << 6) & BM_PINCTRL_MUXSEL2_BANK1_PIN03)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN02	4
#define BM_PINCTRL_MUXSEL2_BANK1_PIN02	0x00000030
#define BF_PINCTRL_MUXSEL2_BANK1_PIN02(v)  \
		(((v) << 4) & BM_PINCTRL_MUXSEL2_BANK1_PIN02)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN01	2
#define BM_PINCTRL_MUXSEL2_BANK1_PIN01	0x0000000C
#define BF_PINCTRL_MUXSEL2_BANK1_PIN01(v)  \
		(((v) << 2) & BM_PINCTRL_MUXSEL2_BANK1_PIN01)
#define BP_PINCTRL_MUXSEL2_BANK1_PIN00	0
#define BM_PINCTRL_MUXSEL2_BANK1_PIN00	0x00000003
#define BF_PINCTRL_MUXSEL2_BANK1_PIN00(v)  \
		(((v) << 0) & BM_PINCTRL_MUXSEL2_BANK1_PIN00)

#define HW_PINCTRL_MUXSEL3	(0x00000130)
#define HW_PINCTRL_MUXSEL3_SET	(0x00000134)
#define HW_PINCTRL_MUXSEL3_CLR	(0x00000138)
#define HW_PINCTRL_MUXSEL3_TOG	(0x0000013c)
#define HW_PINCTRL_MUXSEL3_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL3)
#define HW_PINCTRL_MUXSEL3_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL3_SET)
#define HW_PINCTRL_MUXSEL3_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL3_CLR)
#define HW_PINCTRL_MUXSEL3_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL3_TOG)

#define BP_PINCTRL_MUXSEL3_RSRVD0	30
#define BM_PINCTRL_MUXSEL3_RSRVD0	0xC0000000
#define BF_PINCTRL_MUXSEL3_RSRVD0(v) \
		(((v) << 30) & BM_PINCTRL_MUXSEL3_RSRVD0)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN30	28
#define BM_PINCTRL_MUXSEL3_BANK1_PIN30	0x30000000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN30(v)  \
		(((v) << 28) & BM_PINCTRL_MUXSEL3_BANK1_PIN30)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN29	26
#define BM_PINCTRL_MUXSEL3_BANK1_PIN29	0x0C000000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN29(v)  \
		(((v) << 26) & BM_PINCTRL_MUXSEL3_BANK1_PIN29)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN28	24
#define BM_PINCTRL_MUXSEL3_BANK1_PIN28	0x03000000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN28(v)  \
		(((v) << 24) & BM_PINCTRL_MUXSEL3_BANK1_PIN28)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN27	22
#define BM_PINCTRL_MUXSEL3_BANK1_PIN27	0x00C00000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN27(v)  \
		(((v) << 22) & BM_PINCTRL_MUXSEL3_BANK1_PIN27)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN26	20
#define BM_PINCTRL_MUXSEL3_BANK1_PIN26	0x00300000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN26(v)  \
		(((v) << 20) & BM_PINCTRL_MUXSEL3_BANK1_PIN26)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN25	18
#define BM_PINCTRL_MUXSEL3_BANK1_PIN25	0x000C0000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN25(v)  \
		(((v) << 18) & BM_PINCTRL_MUXSEL3_BANK1_PIN25)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN24	16
#define BM_PINCTRL_MUXSEL3_BANK1_PIN24	0x00030000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN24(v)  \
		(((v) << 16) & BM_PINCTRL_MUXSEL3_BANK1_PIN24)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN23	14
#define BM_PINCTRL_MUXSEL3_BANK1_PIN23	0x0000C000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN23(v)  \
		(((v) << 14) & BM_PINCTRL_MUXSEL3_BANK1_PIN23)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN22	12
#define BM_PINCTRL_MUXSEL3_BANK1_PIN22	0x00003000
#define BF_PINCTRL_MUXSEL3_BANK1_PIN22(v)  \
		(((v) << 12) & BM_PINCTRL_MUXSEL3_BANK1_PIN22)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN21	10
#define BM_PINCTRL_MUXSEL3_BANK1_PIN21	0x00000C00
#define BF_PINCTRL_MUXSEL3_BANK1_PIN21(v)  \
		(((v) << 10) & BM_PINCTRL_MUXSEL3_BANK1_PIN21)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN20	8
#define BM_PINCTRL_MUXSEL3_BANK1_PIN20	0x00000300
#define BF_PINCTRL_MUXSEL3_BANK1_PIN20(v)  \
		(((v) << 8) & BM_PINCTRL_MUXSEL3_BANK1_PIN20)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN19	6
#define BM_PINCTRL_MUXSEL3_BANK1_PIN19	0x000000C0
#define BF_PINCTRL_MUXSEL3_BANK1_PIN19(v)  \
		(((v) << 6) & BM_PINCTRL_MUXSEL3_BANK1_PIN19)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN18	4
#define BM_PINCTRL_MUXSEL3_BANK1_PIN18	0x00000030
#define BF_PINCTRL_MUXSEL3_BANK1_PIN18(v)  \
		(((v) << 4) & BM_PINCTRL_MUXSEL3_BANK1_PIN18)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN17	2
#define BM_PINCTRL_MUXSEL3_BANK1_PIN17	0x0000000C
#define BF_PINCTRL_MUXSEL3_BANK1_PIN17(v)  \
		(((v) << 2) & BM_PINCTRL_MUXSEL3_BANK1_PIN17)
#define BP_PINCTRL_MUXSEL3_BANK1_PIN16	0
#define BM_PINCTRL_MUXSEL3_BANK1_PIN16	0x00000003
#define BF_PINCTRL_MUXSEL3_BANK1_PIN16(v)  \
		(((v) << 0) & BM_PINCTRL_MUXSEL3_BANK1_PIN16)

#define HW_PINCTRL_MUXSEL4	(0x00000140)
#define HW_PINCTRL_MUXSEL4_SET	(0x00000144)
#define HW_PINCTRL_MUXSEL4_CLR	(0x00000148)
#define HW_PINCTRL_MUXSEL4_TOG	(0x0000014c)
#define HW_PINCTRL_MUXSEL4_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL4)
#define HW_PINCTRL_MUXSEL4_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL4_SET)
#define HW_PINCTRL_MUXSEL4_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL4_CLR)
#define HW_PINCTRL_MUXSEL4_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL4_TOG)

#define BP_PINCTRL_MUXSEL4_BANK2_PIN15	30
#define BM_PINCTRL_MUXSEL4_BANK2_PIN15	0xC0000000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN15(v) \
		(((v) << 30) & BM_PINCTRL_MUXSEL4_BANK2_PIN15)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN14	28
#define BM_PINCTRL_MUXSEL4_BANK2_PIN14	0x30000000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN14(v)  \
		(((v) << 28) & BM_PINCTRL_MUXSEL4_BANK2_PIN14)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN13	26
#define BM_PINCTRL_MUXSEL4_BANK2_PIN13	0x0C000000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN13(v)  \
		(((v) << 26) & BM_PINCTRL_MUXSEL4_BANK2_PIN13)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN12	24
#define BM_PINCTRL_MUXSEL4_BANK2_PIN12	0x03000000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN12(v)  \
		(((v) << 24) & BM_PINCTRL_MUXSEL4_BANK2_PIN12)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN11	22
#define BM_PINCTRL_MUXSEL4_BANK2_PIN11	0x00C00000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN11(v)  \
		(((v) << 22) & BM_PINCTRL_MUXSEL4_BANK2_PIN11)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN10	20
#define BM_PINCTRL_MUXSEL4_BANK2_PIN10	0x00300000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN10(v)  \
		(((v) << 20) & BM_PINCTRL_MUXSEL4_BANK2_PIN10)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN09	18
#define BM_PINCTRL_MUXSEL4_BANK2_PIN09	0x000C0000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN09(v)  \
		(((v) << 18) & BM_PINCTRL_MUXSEL4_BANK2_PIN09)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN08	16
#define BM_PINCTRL_MUXSEL4_BANK2_PIN08	0x00030000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN08(v)  \
		(((v) << 16) & BM_PINCTRL_MUXSEL4_BANK2_PIN08)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN07	14
#define BM_PINCTRL_MUXSEL4_BANK2_PIN07	0x0000C000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN07(v)  \
		(((v) << 14) & BM_PINCTRL_MUXSEL4_BANK2_PIN07)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN06	12
#define BM_PINCTRL_MUXSEL4_BANK2_PIN06	0x00003000
#define BF_PINCTRL_MUXSEL4_BANK2_PIN06(v)  \
		(((v) << 12) & BM_PINCTRL_MUXSEL4_BANK2_PIN06)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN05	10
#define BM_PINCTRL_MUXSEL4_BANK2_PIN05	0x00000C00
#define BF_PINCTRL_MUXSEL4_BANK2_PIN05(v)  \
		(((v) << 10) & BM_PINCTRL_MUXSEL4_BANK2_PIN05)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN04	8
#define BM_PINCTRL_MUXSEL4_BANK2_PIN04	0x00000300
#define BF_PINCTRL_MUXSEL4_BANK2_PIN04(v)  \
		(((v) << 8) & BM_PINCTRL_MUXSEL4_BANK2_PIN04)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN03	6
#define BM_PINCTRL_MUXSEL4_BANK2_PIN03	0x000000C0
#define BF_PINCTRL_MUXSEL4_BANK2_PIN03(v)  \
		(((v) << 6) & BM_PINCTRL_MUXSEL4_BANK2_PIN03)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN02	4
#define BM_PINCTRL_MUXSEL4_BANK2_PIN02	0x00000030
#define BF_PINCTRL_MUXSEL4_BANK2_PIN02(v)  \
		(((v) << 4) & BM_PINCTRL_MUXSEL4_BANK2_PIN02)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN01	2
#define BM_PINCTRL_MUXSEL4_BANK2_PIN01	0x0000000C
#define BF_PINCTRL_MUXSEL4_BANK2_PIN01(v)  \
		(((v) << 2) & BM_PINCTRL_MUXSEL4_BANK2_PIN01)
#define BP_PINCTRL_MUXSEL4_BANK2_PIN00	0
#define BM_PINCTRL_MUXSEL4_BANK2_PIN00	0x00000003
#define BF_PINCTRL_MUXSEL4_BANK2_PIN00(v)  \
		(((v) << 0) & BM_PINCTRL_MUXSEL4_BANK2_PIN00)

#define HW_PINCTRL_MUXSEL5	(0x00000150)
#define HW_PINCTRL_MUXSEL5_SET	(0x00000154)
#define HW_PINCTRL_MUXSEL5_CLR	(0x00000158)
#define HW_PINCTRL_MUXSEL5_TOG	(0x0000015c)
#define HW_PINCTRL_MUXSEL5_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL5)
#define HW_PINCTRL_MUXSEL5_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL5_SET)
#define HW_PINCTRL_MUXSEL5_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL5_CLR)
#define HW_PINCTRL_MUXSEL5_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL5_TOG)

#define BP_PINCTRL_MUXSEL5_BANK2_PIN31	30
#define BM_PINCTRL_MUXSEL5_BANK2_PIN31	0xC0000000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN31(v) \
		(((v) << 30) & BM_PINCTRL_MUXSEL5_BANK2_PIN31)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN30	28
#define BM_PINCTRL_MUXSEL5_BANK2_PIN30	0x30000000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN30(v)  \
		(((v) << 28) & BM_PINCTRL_MUXSEL5_BANK2_PIN30)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN29	26
#define BM_PINCTRL_MUXSEL5_BANK2_PIN29	0x0C000000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN29(v)  \
		(((v) << 26) & BM_PINCTRL_MUXSEL5_BANK2_PIN29)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN28	24
#define BM_PINCTRL_MUXSEL5_BANK2_PIN28	0x03000000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN28(v)  \
		(((v) << 24) & BM_PINCTRL_MUXSEL5_BANK2_PIN28)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN27	22
#define BM_PINCTRL_MUXSEL5_BANK2_PIN27	0x00C00000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN27(v)  \
		(((v) << 22) & BM_PINCTRL_MUXSEL5_BANK2_PIN27)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN26	20
#define BM_PINCTRL_MUXSEL5_BANK2_PIN26	0x00300000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN26(v)  \
		(((v) << 20) & BM_PINCTRL_MUXSEL5_BANK2_PIN26)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN25	18
#define BM_PINCTRL_MUXSEL5_BANK2_PIN25	0x000C0000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN25(v)  \
		(((v) << 18) & BM_PINCTRL_MUXSEL5_BANK2_PIN25)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN24	16
#define BM_PINCTRL_MUXSEL5_BANK2_PIN24	0x00030000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN24(v)  \
		(((v) << 16) & BM_PINCTRL_MUXSEL5_BANK2_PIN24)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN23	14
#define BM_PINCTRL_MUXSEL5_BANK2_PIN23	0x0000C000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN23(v)  \
		(((v) << 14) & BM_PINCTRL_MUXSEL5_BANK2_PIN23)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN22	12
#define BM_PINCTRL_MUXSEL5_BANK2_PIN22	0x00003000
#define BF_PINCTRL_MUXSEL5_BANK2_PIN22(v)  \
		(((v) << 12) & BM_PINCTRL_MUXSEL5_BANK2_PIN22)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN21	10
#define BM_PINCTRL_MUXSEL5_BANK2_PIN21	0x00000C00
#define BF_PINCTRL_MUXSEL5_BANK2_PIN21(v)  \
		(((v) << 10) & BM_PINCTRL_MUXSEL5_BANK2_PIN21)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN20	8
#define BM_PINCTRL_MUXSEL5_BANK2_PIN20	0x00000300
#define BF_PINCTRL_MUXSEL5_BANK2_PIN20(v)  \
		(((v) << 8) & BM_PINCTRL_MUXSEL5_BANK2_PIN20)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN19	6
#define BM_PINCTRL_MUXSEL5_BANK2_PIN19	0x000000C0
#define BF_PINCTRL_MUXSEL5_BANK2_PIN19(v)  \
		(((v) << 6) & BM_PINCTRL_MUXSEL5_BANK2_PIN19)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN18	4
#define BM_PINCTRL_MUXSEL5_BANK2_PIN18	0x00000030
#define BF_PINCTRL_MUXSEL5_BANK2_PIN18(v)  \
		(((v) << 4) & BM_PINCTRL_MUXSEL5_BANK2_PIN18)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN17	2
#define BM_PINCTRL_MUXSEL5_BANK2_PIN17	0x0000000C
#define BF_PINCTRL_MUXSEL5_BANK2_PIN17(v)  \
		(((v) << 2) & BM_PINCTRL_MUXSEL5_BANK2_PIN17)
#define BP_PINCTRL_MUXSEL5_BANK2_PIN16	0
#define BM_PINCTRL_MUXSEL5_BANK2_PIN16	0x00000003
#define BF_PINCTRL_MUXSEL5_BANK2_PIN16(v)  \
		(((v) << 0) & BM_PINCTRL_MUXSEL5_BANK2_PIN16)

#define HW_PINCTRL_MUXSEL6	(0x00000160)
#define HW_PINCTRL_MUXSEL6_SET	(0x00000164)
#define HW_PINCTRL_MUXSEL6_CLR	(0x00000168)
#define HW_PINCTRL_MUXSEL6_TOG	(0x0000016c)
#define HW_PINCTRL_MUXSEL6_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL6)
#define HW_PINCTRL_MUXSEL6_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL6_SET)
#define HW_PINCTRL_MUXSEL6_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL6_CLR)
#define HW_PINCTRL_MUXSEL6_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL6_TOG)

#define BP_PINCTRL_MUXSEL6_BANK3_PIN15	30
#define BM_PINCTRL_MUXSEL6_BANK3_PIN15	0xC0000000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN15(v) \
		(((v) << 30) & BM_PINCTRL_MUXSEL6_BANK3_PIN15)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN14	28
#define BM_PINCTRL_MUXSEL6_BANK3_PIN14	0x30000000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN14(v)  \
		(((v) << 28) & BM_PINCTRL_MUXSEL6_BANK3_PIN14)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN13	26
#define BM_PINCTRL_MUXSEL6_BANK3_PIN13	0x0C000000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN13(v)  \
		(((v) << 26) & BM_PINCTRL_MUXSEL6_BANK3_PIN13)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN12	24
#define BM_PINCTRL_MUXSEL6_BANK3_PIN12	0x03000000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN12(v)  \
		(((v) << 24) & BM_PINCTRL_MUXSEL6_BANK3_PIN12)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN11	22
#define BM_PINCTRL_MUXSEL6_BANK3_PIN11	0x00C00000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN11(v)  \
		(((v) << 22) & BM_PINCTRL_MUXSEL6_BANK3_PIN11)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN10	20
#define BM_PINCTRL_MUXSEL6_BANK3_PIN10	0x00300000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN10(v)  \
		(((v) << 20) & BM_PINCTRL_MUXSEL6_BANK3_PIN10)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN09	18
#define BM_PINCTRL_MUXSEL6_BANK3_PIN09	0x000C0000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN09(v)  \
		(((v) << 18) & BM_PINCTRL_MUXSEL6_BANK3_PIN09)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN08	16
#define BM_PINCTRL_MUXSEL6_BANK3_PIN08	0x00030000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN08(v)  \
		(((v) << 16) & BM_PINCTRL_MUXSEL6_BANK3_PIN08)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN07	14
#define BM_PINCTRL_MUXSEL6_BANK3_PIN07	0x0000C000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN07(v)  \
		(((v) << 14) & BM_PINCTRL_MUXSEL6_BANK3_PIN07)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN06	12
#define BM_PINCTRL_MUXSEL6_BANK3_PIN06	0x00003000
#define BF_PINCTRL_MUXSEL6_BANK3_PIN06(v)  \
		(((v) << 12) & BM_PINCTRL_MUXSEL6_BANK3_PIN06)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN05	10
#define BM_PINCTRL_MUXSEL6_BANK3_PIN05	0x00000C00
#define BF_PINCTRL_MUXSEL6_BANK3_PIN05(v)  \
		(((v) << 10) & BM_PINCTRL_MUXSEL6_BANK3_PIN05)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN04	8
#define BM_PINCTRL_MUXSEL6_BANK3_PIN04	0x00000300
#define BF_PINCTRL_MUXSEL6_BANK3_PIN04(v)  \
		(((v) << 8) & BM_PINCTRL_MUXSEL6_BANK3_PIN04)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN03	6
#define BM_PINCTRL_MUXSEL6_BANK3_PIN03	0x000000C0
#define BF_PINCTRL_MUXSEL6_BANK3_PIN03(v)  \
		(((v) << 6) & BM_PINCTRL_MUXSEL6_BANK3_PIN03)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN02	4
#define BM_PINCTRL_MUXSEL6_BANK3_PIN02	0x00000030
#define BF_PINCTRL_MUXSEL6_BANK3_PIN02(v)  \
		(((v) << 4) & BM_PINCTRL_MUXSEL6_BANK3_PIN02)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN01	2
#define BM_PINCTRL_MUXSEL6_BANK3_PIN01	0x0000000C
#define BF_PINCTRL_MUXSEL6_BANK3_PIN01(v)  \
		(((v) << 2) & BM_PINCTRL_MUXSEL6_BANK3_PIN01)
#define BP_PINCTRL_MUXSEL6_BANK3_PIN00	0
#define BM_PINCTRL_MUXSEL6_BANK3_PIN00	0x00000003
#define BF_PINCTRL_MUXSEL6_BANK3_PIN00(v)  \
		(((v) << 0) & BM_PINCTRL_MUXSEL6_BANK3_PIN00)

#define HW_PINCTRL_MUXSEL7	(0x00000170)
#define HW_PINCTRL_MUXSEL7_SET	(0x00000174)
#define HW_PINCTRL_MUXSEL7_CLR	(0x00000178)
#define HW_PINCTRL_MUXSEL7_TOG	(0x0000017c)
#define HW_PINCTRL_MUXSEL7_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL7)
#define HW_PINCTRL_MUXSEL7_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL7_SET)
#define HW_PINCTRL_MUXSEL7_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL7_CLR)
#define HW_PINCTRL_MUXSEL7_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_MUXSEL7_TOG)

#define BP_PINCTRL_MUXSEL7_RSRVD0	12
#define BM_PINCTRL_MUXSEL7_RSRVD0	0xFFFFF000
#define BF_PINCTRL_MUXSEL7_RSRVD0(v) \
		(((v) << 12) & BM_PINCTRL_MUXSEL7_RSRVD0)
#define BP_PINCTRL_MUXSEL7_BANK3_PIN21	10
#define BM_PINCTRL_MUXSEL7_BANK3_PIN21	0x00000C00
#define BF_PINCTRL_MUXSEL7_BANK3_PIN21(v)  \
		(((v) << 10) & BM_PINCTRL_MUXSEL7_BANK3_PIN21)
#define BP_PINCTRL_MUXSEL7_BANK3_PIN20	8
#define BM_PINCTRL_MUXSEL7_BANK3_PIN20	0x00000300
#define BF_PINCTRL_MUXSEL7_BANK3_PIN20(v)  \
		(((v) << 8) & BM_PINCTRL_MUXSEL7_BANK3_PIN20)
#define BP_PINCTRL_MUXSEL7_BANK3_PIN19	6
#define BM_PINCTRL_MUXSEL7_BANK3_PIN19	0x000000C0
#define BF_PINCTRL_MUXSEL7_BANK3_PIN19(v)  \
		(((v) << 6) & BM_PINCTRL_MUXSEL7_BANK3_PIN19)
#define BP_PINCTRL_MUXSEL7_BANK3_PIN18	4
#define BM_PINCTRL_MUXSEL7_BANK3_PIN18	0x00000030
#define BF_PINCTRL_MUXSEL7_BANK3_PIN18(v)  \
		(((v) << 4) & BM_PINCTRL_MUXSEL7_BANK3_PIN18)
#define BP_PINCTRL_MUXSEL7_BANK3_PIN17	2
#define BM_PINCTRL_MUXSEL7_BANK3_PIN17	0x0000000C
#define BF_PINCTRL_MUXSEL7_BANK3_PIN17(v)  \
		(((v) << 2) & BM_PINCTRL_MUXSEL7_BANK3_PIN17)
#define BP_PINCTRL_MUXSEL7_BANK3_PIN16	0
#define BM_PINCTRL_MUXSEL7_BANK3_PIN16	0x00000003
#define BF_PINCTRL_MUXSEL7_BANK3_PIN16(v)  \
		(((v) << 0) & BM_PINCTRL_MUXSEL7_BANK3_PIN16)

#define HW_PINCTRL_DRIVE0	(0x00000200)
#define HW_PINCTRL_DRIVE0_SET	(0x00000204)
#define HW_PINCTRL_DRIVE0_CLR	(0x00000208)
#define HW_PINCTRL_DRIVE0_TOG	(0x0000020c)
#define HW_PINCTRL_DRIVE0_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE0)
#define HW_PINCTRL_DRIVE0_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE0_SET)
#define HW_PINCTRL_DRIVE0_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE0_CLR)
#define HW_PINCTRL_DRIVE0_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE0_TOG)

#define BP_PINCTRL_DRIVE0_RSRVD7	30
#define BM_PINCTRL_DRIVE0_RSRVD7	0xC0000000
#define BF_PINCTRL_DRIVE0_RSRVD7(v) \
		(((v) << 30) & BM_PINCTRL_DRIVE0_RSRVD7)
#define BP_PINCTRL_DRIVE0_BANK0_PIN07_MA	28
#define BM_PINCTRL_DRIVE0_BANK0_PIN07_MA	0x30000000
#define BF_PINCTRL_DRIVE0_BANK0_PIN07_MA(v)  \
		(((v) << 28) & BM_PINCTRL_DRIVE0_BANK0_PIN07_MA)
#define BP_PINCTRL_DRIVE0_RSRVD6	26
#define BM_PINCTRL_DRIVE0_RSRVD6	0x0C000000
#define BF_PINCTRL_DRIVE0_RSRVD6(v)  \
		(((v) << 26) & BM_PINCTRL_DRIVE0_RSRVD6)
#define BP_PINCTRL_DRIVE0_BANK0_PIN06_MA	24
#define BM_PINCTRL_DRIVE0_BANK0_PIN06_MA	0x03000000
#define BF_PINCTRL_DRIVE0_BANK0_PIN06_MA(v)  \
		(((v) << 24) & BM_PINCTRL_DRIVE0_BANK0_PIN06_MA)
#define BP_PINCTRL_DRIVE0_RSRVD5	22
#define BM_PINCTRL_DRIVE0_RSRVD5	0x00C00000
#define BF_PINCTRL_DRIVE0_RSRVD5(v)  \
		(((v) << 22) & BM_PINCTRL_DRIVE0_RSRVD5)
#define BP_PINCTRL_DRIVE0_BANK0_PIN05_MA	20
#define BM_PINCTRL_DRIVE0_BANK0_PIN05_MA	0x00300000
#define BF_PINCTRL_DRIVE0_BANK0_PIN05_MA(v)  \
		(((v) << 20) & BM_PINCTRL_DRIVE0_BANK0_PIN05_MA)
#define BP_PINCTRL_DRIVE0_RSRVD4	18
#define BM_PINCTRL_DRIVE0_RSRVD4	0x000C0000
#define BF_PINCTRL_DRIVE0_RSRVD4(v)  \
		(((v) << 18) & BM_PINCTRL_DRIVE0_RSRVD4)
#define BP_PINCTRL_DRIVE0_BANK0_PIN04_MA	16
#define BM_PINCTRL_DRIVE0_BANK0_PIN04_MA	0x00030000
#define BF_PINCTRL_DRIVE0_BANK0_PIN04_MA(v)  \
		(((v) << 16) & BM_PINCTRL_DRIVE0_BANK0_PIN04_MA)
#define BP_PINCTRL_DRIVE0_RSRVD3	14
#define BM_PINCTRL_DRIVE0_RSRVD3	0x0000C000
#define BF_PINCTRL_DRIVE0_RSRVD3(v)  \
		(((v) << 14) & BM_PINCTRL_DRIVE0_RSRVD3)
#define BP_PINCTRL_DRIVE0_BANK0_PIN03_MA	12
#define BM_PINCTRL_DRIVE0_BANK0_PIN03_MA	0x00003000
#define BF_PINCTRL_DRIVE0_BANK0_PIN03_MA(v)  \
		(((v) << 12) & BM_PINCTRL_DRIVE0_BANK0_PIN03_MA)
#define BP_PINCTRL_DRIVE0_RSRVD2	10
#define BM_PINCTRL_DRIVE0_RSRVD2	0x00000C00
#define BF_PINCTRL_DRIVE0_RSRVD2(v)  \
		(((v) << 10) & BM_PINCTRL_DRIVE0_RSRVD2)
#define BP_PINCTRL_DRIVE0_BANK0_PIN02_MA	8
#define BM_PINCTRL_DRIVE0_BANK0_PIN02_MA	0x00000300
#define BF_PINCTRL_DRIVE0_BANK0_PIN02_MA(v)  \
		(((v) << 8) & BM_PINCTRL_DRIVE0_BANK0_PIN02_MA)
#define BP_PINCTRL_DRIVE0_RSRVD1	6
#define BM_PINCTRL_DRIVE0_RSRVD1	0x000000C0
#define BF_PINCTRL_DRIVE0_RSRVD1(v)  \
		(((v) << 6) & BM_PINCTRL_DRIVE0_RSRVD1)
#define BP_PINCTRL_DRIVE0_BANK0_PIN01_MA	4
#define BM_PINCTRL_DRIVE0_BANK0_PIN01_MA	0x00000030
#define BF_PINCTRL_DRIVE0_BANK0_PIN01_MA(v)  \
		(((v) << 4) & BM_PINCTRL_DRIVE0_BANK0_PIN01_MA)
#define BP_PINCTRL_DRIVE0_RSRVD0	2
#define BM_PINCTRL_DRIVE0_RSRVD0	0x0000000C
#define BF_PINCTRL_DRIVE0_RSRVD0(v)  \
		(((v) << 2) & BM_PINCTRL_DRIVE0_RSRVD0)
#define BP_PINCTRL_DRIVE0_BANK0_PIN00_MA	0
#define BM_PINCTRL_DRIVE0_BANK0_PIN00_MA	0x00000003
#define BF_PINCTRL_DRIVE0_BANK0_PIN00_MA(v)  \
		(((v) << 0) & BM_PINCTRL_DRIVE0_BANK0_PIN00_MA)

#define HW_PINCTRL_DRIVE1	(0x00000210)
#define HW_PINCTRL_DRIVE1_SET	(0x00000214)
#define HW_PINCTRL_DRIVE1_CLR	(0x00000218)
#define HW_PINCTRL_DRIVE1_TOG	(0x0000021c)
#define HW_PINCTRL_DRIVE1_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE1)
#define HW_PINCTRL_DRIVE1_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE1_SET)
#define HW_PINCTRL_DRIVE1_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE1_CLR)
#define HW_PINCTRL_DRIVE1_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE1_TOG)

#define BP_PINCTRL_DRIVE1_RSRVD7	30
#define BM_PINCTRL_DRIVE1_RSRVD7	0xC0000000
#define BF_PINCTRL_DRIVE1_RSRVD7(v) \
		(((v) << 30) & BM_PINCTRL_DRIVE1_RSRVD7)
#define BP_PINCTRL_DRIVE1_BANK0_PIN15_MA	28
#define BM_PINCTRL_DRIVE1_BANK0_PIN15_MA	0x30000000
#define BF_PINCTRL_DRIVE1_BANK0_PIN15_MA(v)  \
		(((v) << 28) & BM_PINCTRL_DRIVE1_BANK0_PIN15_MA)
#define BP_PINCTRL_DRIVE1_RSRVD6	26
#define BM_PINCTRL_DRIVE1_RSRVD6	0x0C000000
#define BF_PINCTRL_DRIVE1_RSRVD6(v)  \
		(((v) << 26) & BM_PINCTRL_DRIVE1_RSRVD6)
#define BP_PINCTRL_DRIVE1_BANK0_PIN14_MA	24
#define BM_PINCTRL_DRIVE1_BANK0_PIN14_MA	0x03000000
#define BF_PINCTRL_DRIVE1_BANK0_PIN14_MA(v)  \
		(((v) << 24) & BM_PINCTRL_DRIVE1_BANK0_PIN14_MA)
#define BP_PINCTRL_DRIVE1_RSRVD5	22
#define BM_PINCTRL_DRIVE1_RSRVD5	0x00C00000
#define BF_PINCTRL_DRIVE1_RSRVD5(v)  \
		(((v) << 22) & BM_PINCTRL_DRIVE1_RSRVD5)
#define BP_PINCTRL_DRIVE1_BANK0_PIN13_MA	20
#define BM_PINCTRL_DRIVE1_BANK0_PIN13_MA	0x00300000
#define BF_PINCTRL_DRIVE1_BANK0_PIN13_MA(v)  \
		(((v) << 20) & BM_PINCTRL_DRIVE1_BANK0_PIN13_MA)
#define BP_PINCTRL_DRIVE1_RSRVD4	18
#define BM_PINCTRL_DRIVE1_RSRVD4	0x000C0000
#define BF_PINCTRL_DRIVE1_RSRVD4(v)  \
		(((v) << 18) & BM_PINCTRL_DRIVE1_RSRVD4)
#define BP_PINCTRL_DRIVE1_BANK0_PIN12_MA	16
#define BM_PINCTRL_DRIVE1_BANK0_PIN12_MA	0x00030000
#define BF_PINCTRL_DRIVE1_BANK0_PIN12_MA(v)  \
		(((v) << 16) & BM_PINCTRL_DRIVE1_BANK0_PIN12_MA)
#define BP_PINCTRL_DRIVE1_RSRVD3	14
#define BM_PINCTRL_DRIVE1_RSRVD3	0x0000C000
#define BF_PINCTRL_DRIVE1_RSRVD3(v)  \
		(((v) << 14) & BM_PINCTRL_DRIVE1_RSRVD3)
#define BP_PINCTRL_DRIVE1_BANK0_PIN11_MA	12
#define BM_PINCTRL_DRIVE1_BANK0_PIN11_MA	0x00003000
#define BF_PINCTRL_DRIVE1_BANK0_PIN11_MA(v)  \
		(((v) << 12) & BM_PINCTRL_DRIVE1_BANK0_PIN11_MA)
#define BP_PINCTRL_DRIVE1_RSRVD2	10
#define BM_PINCTRL_DRIVE1_RSRVD2	0x00000C00
#define BF_PINCTRL_DRIVE1_RSRVD2(v)  \
		(((v) << 10) & BM_PINCTRL_DRIVE1_RSRVD2)
#define BP_PINCTRL_DRIVE1_BANK0_PIN10_MA	8
#define BM_PINCTRL_DRIVE1_BANK0_PIN10_MA	0x00000300
#define BF_PINCTRL_DRIVE1_BANK0_PIN10_MA(v)  \
		(((v) << 8) & BM_PINCTRL_DRIVE1_BANK0_PIN10_MA)
#define BP_PINCTRL_DRIVE1_RSRVD1	6
#define BM_PINCTRL_DRIVE1_RSRVD1	0x000000C0
#define BF_PINCTRL_DRIVE1_RSRVD1(v)  \
		(((v) << 6) & BM_PINCTRL_DRIVE1_RSRVD1)
#define BP_PINCTRL_DRIVE1_BANK0_PIN09_MA	4
#define BM_PINCTRL_DRIVE1_BANK0_PIN09_MA	0x00000030
#define BF_PINCTRL_DRIVE1_BANK0_PIN09_MA(v)  \
		(((v) << 4) & BM_PINCTRL_DRIVE1_BANK0_PIN09_MA)
#define BP_PINCTRL_DRIVE1_RSRVD0	2
#define BM_PINCTRL_DRIVE1_RSRVD0	0x0000000C
#define BF_PINCTRL_DRIVE1_RSRVD0(v)  \
		(((v) << 2) & BM_PINCTRL_DRIVE1_RSRVD0)
#define BP_PINCTRL_DRIVE1_BANK0_PIN08_MA	0
#define BM_PINCTRL_DRIVE1_BANK0_PIN08_MA	0x00000003
#define BF_PINCTRL_DRIVE1_BANK0_PIN08_MA(v)  \
		(((v) << 0) & BM_PINCTRL_DRIVE1_BANK0_PIN08_MA)

#define HW_PINCTRL_DRIVE2	(0x00000220)
#define HW_PINCTRL_DRIVE2_SET	(0x00000224)
#define HW_PINCTRL_DRIVE2_CLR	(0x00000228)
#define HW_PINCTRL_DRIVE2_TOG	(0x0000022c)
#define HW_PINCTRL_DRIVE2_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE2)
#define HW_PINCTRL_DRIVE2_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE2_SET)
#define HW_PINCTRL_DRIVE2_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE2_CLR)
#define HW_PINCTRL_DRIVE2_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE2_TOG)

#define BP_PINCTRL_DRIVE2_RSRVD7	30
#define BM_PINCTRL_DRIVE2_RSRVD7	0xC0000000
#define BF_PINCTRL_DRIVE2_RSRVD7(v) \
		(((v) << 30) & BM_PINCTRL_DRIVE2_RSRVD7)
#define BP_PINCTRL_DRIVE2_BANK0_PIN23_MA	28
#define BM_PINCTRL_DRIVE2_BANK0_PIN23_MA	0x30000000
#define BF_PINCTRL_DRIVE2_BANK0_PIN23_MA(v)  \
		(((v) << 28) & BM_PINCTRL_DRIVE2_BANK0_PIN23_MA)
#define BP_PINCTRL_DRIVE2_RSRVD6	26
#define BM_PINCTRL_DRIVE2_RSRVD6	0x0C000000
#define BF_PINCTRL_DRIVE2_RSRVD6(v)  \
		(((v) << 26) & BM_PINCTRL_DRIVE2_RSRVD6)
#define BP_PINCTRL_DRIVE2_BANK0_PIN22_MA	24
#define BM_PINCTRL_DRIVE2_BANK0_PIN22_MA	0x03000000
#define BF_PINCTRL_DRIVE2_BANK0_PIN22_MA(v)  \
		(((v) << 24) & BM_PINCTRL_DRIVE2_BANK0_PIN22_MA)
#define BP_PINCTRL_DRIVE2_RSRVD5	22
#define BM_PINCTRL_DRIVE2_RSRVD5	0x00C00000
#define BF_PINCTRL_DRIVE2_RSRVD5(v)  \
		(((v) << 22) & BM_PINCTRL_DRIVE2_RSRVD5)
#define BP_PINCTRL_DRIVE2_BANK0_PIN21_MA	20
#define BM_PINCTRL_DRIVE2_BANK0_PIN21_MA	0x00300000
#define BF_PINCTRL_DRIVE2_BANK0_PIN21_MA(v)  \
		(((v) << 20) & BM_PINCTRL_DRIVE2_BANK0_PIN21_MA)
#define BP_PINCTRL_DRIVE2_RSRVD4	18
#define BM_PINCTRL_DRIVE2_RSRVD4	0x000C0000
#define BF_PINCTRL_DRIVE2_RSRVD4(v)  \
		(((v) << 18) & BM_PINCTRL_DRIVE2_RSRVD4)
#define BP_PINCTRL_DRIVE2_BANK0_PIN20_MA	16
#define BM_PINCTRL_DRIVE2_BANK0_PIN20_MA	0x00030000
#define BF_PINCTRL_DRIVE2_BANK0_PIN20_MA(v)  \
		(((v) << 16) & BM_PINCTRL_DRIVE2_BANK0_PIN20_MA)
#define BP_PINCTRL_DRIVE2_RSRVD3	14
#define BM_PINCTRL_DRIVE2_RSRVD3	0x0000C000
#define BF_PINCTRL_DRIVE2_RSRVD3(v)  \
		(((v) << 14) & BM_PINCTRL_DRIVE2_RSRVD3)
#define BP_PINCTRL_DRIVE2_BANK0_PIN19_MA	12
#define BM_PINCTRL_DRIVE2_BANK0_PIN19_MA	0x00003000
#define BF_PINCTRL_DRIVE2_BANK0_PIN19_MA(v)  \
		(((v) << 12) & BM_PINCTRL_DRIVE2_BANK0_PIN19_MA)
#define BP_PINCTRL_DRIVE2_RSRVD2	10
#define BM_PINCTRL_DRIVE2_RSRVD2	0x00000C00
#define BF_PINCTRL_DRIVE2_RSRVD2(v)  \
		(((v) << 10) & BM_PINCTRL_DRIVE2_RSRVD2)
#define BP_PINCTRL_DRIVE2_BANK0_PIN18_MA	8
#define BM_PINCTRL_DRIVE2_BANK0_PIN18_MA	0x00000300
#define BF_PINCTRL_DRIVE2_BANK0_PIN18_MA(v)  \
		(((v) << 8) & BM_PINCTRL_DRIVE2_BANK0_PIN18_MA)
#define BP_PINCTRL_DRIVE2_RSRVD1	6
#define BM_PINCTRL_DRIVE2_RSRVD1	0x000000C0
#define BF_PINCTRL_DRIVE2_RSRVD1(v)  \
		(((v) << 6) & BM_PINCTRL_DRIVE2_RSRVD1)
#define BP_PINCTRL_DRIVE2_BANK0_PIN17_MA	4
#define BM_PINCTRL_DRIVE2_BANK0_PIN17_MA	0x00000030
#define BF_PINCTRL_DRIVE2_BANK0_PIN17_MA(v)  \
		(((v) << 4) & BM_PINCTRL_DRIVE2_BANK0_PIN17_MA)
#define BP_PINCTRL_DRIVE2_RSRVD0	2
#define BM_PINCTRL_DRIVE2_RSRVD0	0x0000000C
#define BF_PINCTRL_DRIVE2_RSRVD0(v)  \
		(((v) << 2) & BM_PINCTRL_DRIVE2_RSRVD0)
#define BP_PINCTRL_DRIVE2_BANK0_PIN16_MA	0
#define BM_PINCTRL_DRIVE2_BANK0_PIN16_MA	0x00000003
#define BF_PINCTRL_DRIVE2_BANK0_PIN16_MA(v)  \
		(((v) << 0) & BM_PINCTRL_DRIVE2_BANK0_PIN16_MA)

#define HW_PINCTRL_DRIVE3	(0x00000230)
#define HW_PINCTRL_DRIVE3_SET	(0x00000234)
#define HW_PINCTRL_DRIVE3_CLR	(0x00000238)
#define HW_PINCTRL_DRIVE3_TOG	(0x0000023c)
#define HW_PINCTRL_DRIVE3_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE3)
#define HW_PINCTRL_DRIVE3_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE3_SET)
#define HW_PINCTRL_DRIVE3_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE3_CLR)
#define HW_PINCTRL_DRIVE3_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE3_TOG)

#define BP_PINCTRL_DRIVE3_RSRVD7	30
#define BM_PINCTRL_DRIVE3_RSRVD7	0xC0000000
#define BF_PINCTRL_DRIVE3_RSRVD7(v) \
		(((v) << 30) & BM_PINCTRL_DRIVE3_RSRVD7)
#define BP_PINCTRL_DRIVE3_BANK0_PIN31_MA	28
#define BM_PINCTRL_DRIVE3_BANK0_PIN31_MA	0x30000000
#define BF_PINCTRL_DRIVE3_BANK0_PIN31_MA(v)  \
		(((v) << 28) & BM_PINCTRL_DRIVE3_BANK0_PIN31_MA)
#define BP_PINCTRL_DRIVE3_RSRVD6	26
#define BM_PINCTRL_DRIVE3_RSRVD6	0x0C000000
#define BF_PINCTRL_DRIVE3_RSRVD6(v)  \
		(((v) << 26) & BM_PINCTRL_DRIVE3_RSRVD6)
#define BP_PINCTRL_DRIVE3_BANK0_PIN30_MA	24
#define BM_PINCTRL_DRIVE3_BANK0_PIN30_MA	0x03000000
#define BF_PINCTRL_DRIVE3_BANK0_PIN30_MA(v)  \
		(((v) << 24) & BM_PINCTRL_DRIVE3_BANK0_PIN30_MA)
#define BP_PINCTRL_DRIVE3_RSRVD5	22
#define BM_PINCTRL_DRIVE3_RSRVD5	0x00C00000
#define BF_PINCTRL_DRIVE3_RSRVD5(v)  \
		(((v) << 22) & BM_PINCTRL_DRIVE3_RSRVD5)
#define BP_PINCTRL_DRIVE3_BANK0_PIN29_MA	20
#define BM_PINCTRL_DRIVE3_BANK0_PIN29_MA	0x00300000
#define BF_PINCTRL_DRIVE3_BANK0_PIN29_MA(v)  \
		(((v) << 20) & BM_PINCTRL_DRIVE3_BANK0_PIN29_MA)
#define BP_PINCTRL_DRIVE3_RSRVD4	18
#define BM_PINCTRL_DRIVE3_RSRVD4	0x000C0000
#define BF_PINCTRL_DRIVE3_RSRVD4(v)  \
		(((v) << 18) & BM_PINCTRL_DRIVE3_RSRVD4)
#define BP_PINCTRL_DRIVE3_BANK0_PIN28_MA	16
#define BM_PINCTRL_DRIVE3_BANK0_PIN28_MA	0x00030000
#define BF_PINCTRL_DRIVE3_BANK0_PIN28_MA(v)  \
		(((v) << 16) & BM_PINCTRL_DRIVE3_BANK0_PIN28_MA)
#define BP_PINCTRL_DRIVE3_RSRVD3	14
#define BM_PINCTRL_DRIVE3_RSRVD3	0x0000C000
#define BF_PINCTRL_DRIVE3_RSRVD3(v)  \
		(((v) << 14) & BM_PINCTRL_DRIVE3_RSRVD3)
#define BP_PINCTRL_DRIVE3_BANK0_PIN27_MA	12
#define BM_PINCTRL_DRIVE3_BANK0_PIN27_MA	0x00003000
#define BF_PINCTRL_DRIVE3_BANK0_PIN27_MA(v)  \
		(((v) << 12) & BM_PINCTRL_DRIVE3_BANK0_PIN27_MA)
#define BP_PINCTRL_DRIVE3_RSRVD2	10
#define BM_PINCTRL_DRIVE3_RSRVD2	0x00000C00
#define BF_PINCTRL_DRIVE3_RSRVD2(v)  \
		(((v) << 10) & BM_PINCTRL_DRIVE3_RSRVD2)
#define BP_PINCTRL_DRIVE3_BANK0_PIN26_MA	8
#define BM_PINCTRL_DRIVE3_BANK0_PIN26_MA	0x00000300
#define BF_PINCTRL_DRIVE3_BANK0_PIN26_MA(v)  \
		(((v) << 8) & BM_PINCTRL_DRIVE3_BANK0_PIN26_MA)
#define BP_PINCTRL_DRIVE3_RSRVD1	6
#define BM_PINCTRL_DRIVE3_RSRVD1	0x000000C0
#define BF_PINCTRL_DRIVE3_RSRVD1(v)  \
		(((v) << 6) & BM_PINCTRL_DRIVE3_RSRVD1)
#define BP_PINCTRL_DRIVE3_BANK0_PIN25_MA	4
#define BM_PINCTRL_DRIVE3_BANK0_PIN25_MA	0x00000030
#define BF_PINCTRL_DRIVE3_BANK0_PIN25_MA(v)  \
		(((v) << 4) & BM_PINCTRL_DRIVE3_BANK0_PIN25_MA)
#define BP_PINCTRL_DRIVE3_RSRVD0	2
#define BM_PINCTRL_DRIVE3_RSRVD0	0x0000000C
#define BF_PINCTRL_DRIVE3_RSRVD0(v)  \
		(((v) << 2) & BM_PINCTRL_DRIVE3_RSRVD0)
#define BP_PINCTRL_DRIVE3_BANK0_PIN24_MA	0
#define BM_PINCTRL_DRIVE3_BANK0_PIN24_MA	0x00000003
#define BF_PINCTRL_DRIVE3_BANK0_PIN24_MA(v)  \
		(((v) << 0) & BM_PINCTRL_DRIVE3_BANK0_PIN24_MA)

#define HW_PINCTRL_DRIVE4	(0x00000240)
#define HW_PINCTRL_DRIVE4_SET	(0x00000244)
#define HW_PINCTRL_DRIVE4_CLR	(0x00000248)
#define HW_PINCTRL_DRIVE4_TOG	(0x0000024c)
#define HW_PINCTRL_DRIVE4_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE4)
#define HW_PINCTRL_DRIVE4_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE4_SET)
#define HW_PINCTRL_DRIVE4_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE4_CLR)
#define HW_PINCTRL_DRIVE4_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE4_TOG)

#define BP_PINCTRL_DRIVE4_RSRVD7	30
#define BM_PINCTRL_DRIVE4_RSRVD7	0xC0000000
#define BF_PINCTRL_DRIVE4_RSRVD7(v) \
		(((v) << 30) & BM_PINCTRL_DRIVE4_RSRVD7)
#define BP_PINCTRL_DRIVE4_BANK1_PIN07_MA	28
#define BM_PINCTRL_DRIVE4_BANK1_PIN07_MA	0x30000000
#define BF_PINCTRL_DRIVE4_BANK1_PIN07_MA(v)  \
		(((v) << 28) & BM_PINCTRL_DRIVE4_BANK1_PIN07_MA)
#define BP_PINCTRL_DRIVE4_RSRVD6	26
#define BM_PINCTRL_DRIVE4_RSRVD6	0x0C000000
#define BF_PINCTRL_DRIVE4_RSRVD6(v)  \
		(((v) << 26) & BM_PINCTRL_DRIVE4_RSRVD6)
#define BP_PINCTRL_DRIVE4_BANK1_PIN06_MA	24
#define BM_PINCTRL_DRIVE4_BANK1_PIN06_MA	0x03000000
#define BF_PINCTRL_DRIVE4_BANK1_PIN06_MA(v)  \
		(((v) << 24) & BM_PINCTRL_DRIVE4_BANK1_PIN06_MA)
#define BP_PINCTRL_DRIVE4_RSRVD5	22
#define BM_PINCTRL_DRIVE4_RSRVD5	0x00C00000
#define BF_PINCTRL_DRIVE4_RSRVD5(v)  \
		(((v) << 22) & BM_PINCTRL_DRIVE4_RSRVD5)
#define BP_PINCTRL_DRIVE4_BANK1_PIN05_MA	20
#define BM_PINCTRL_DRIVE4_BANK1_PIN05_MA	0x00300000
#define BF_PINCTRL_DRIVE4_BANK1_PIN05_MA(v)  \
		(((v) << 20) & BM_PINCTRL_DRIVE4_BANK1_PIN05_MA)
#define BP_PINCTRL_DRIVE4_RSRVD4	18
#define BM_PINCTRL_DRIVE4_RSRVD4	0x000C0000
#define BF_PINCTRL_DRIVE4_RSRVD4(v)  \
		(((v) << 18) & BM_PINCTRL_DRIVE4_RSRVD4)
#define BP_PINCTRL_DRIVE4_BANK1_PIN04_MA	16
#define BM_PINCTRL_DRIVE4_BANK1_PIN04_MA	0x00030000
#define BF_PINCTRL_DRIVE4_BANK1_PIN04_MA(v)  \
		(((v) << 16) & BM_PINCTRL_DRIVE4_BANK1_PIN04_MA)
#define BP_PINCTRL_DRIVE4_RSRVD3	14
#define BM_PINCTRL_DRIVE4_RSRVD3	0x0000C000
#define BF_PINCTRL_DRIVE4_RSRVD3(v)  \
		(((v) << 14) & BM_PINCTRL_DRIVE4_RSRVD3)
#define BP_PINCTRL_DRIVE4_BANK1_PIN03_MA	12
#define BM_PINCTRL_DRIVE4_BANK1_PIN03_MA	0x00003000
#define BF_PINCTRL_DRIVE4_BANK1_PIN03_MA(v)  \
		(((v) << 12) & BM_PINCTRL_DRIVE4_BANK1_PIN03_MA)
#define BP_PINCTRL_DRIVE4_RSRVD2	10
#define BM_PINCTRL_DRIVE4_RSRVD2	0x00000C00
#define BF_PINCTRL_DRIVE4_RSRVD2(v)  \
		(((v) << 10) & BM_PINCTRL_DRIVE4_RSRVD2)
#define BP_PINCTRL_DRIVE4_BANK1_PIN02_MA	8
#define BM_PINCTRL_DRIVE4_BANK1_PIN02_MA	0x00000300
#define BF_PINCTRL_DRIVE4_BANK1_PIN02_MA(v)  \
		(((v) << 8) & BM_PINCTRL_DRIVE4_BANK1_PIN02_MA)
#define BP_PINCTRL_DRIVE4_RSRVD1	6
#define BM_PINCTRL_DRIVE4_RSRVD1	0x000000C0
#define BF_PINCTRL_DRIVE4_RSRVD1(v)  \
		(((v) << 6) & BM_PINCTRL_DRIVE4_RSRVD1)
#define BP_PINCTRL_DRIVE4_BANK1_PIN01_MA	4
#define BM_PINCTRL_DRIVE4_BANK1_PIN01_MA	0x00000030
#define BF_PINCTRL_DRIVE4_BANK1_PIN01_MA(v)  \
		(((v) << 4) & BM_PINCTRL_DRIVE4_BANK1_PIN01_MA)
#define BP_PINCTRL_DRIVE4_RSRVD0	2
#define BM_PINCTRL_DRIVE4_RSRVD0	0x0000000C
#define BF_PINCTRL_DRIVE4_RSRVD0(v)  \
		(((v) << 2) & BM_PINCTRL_DRIVE4_RSRVD0)
#define BP_PINCTRL_DRIVE4_BANK1_PIN00_MA	0
#define BM_PINCTRL_DRIVE4_BANK1_PIN00_MA	0x00000003
#define BF_PINCTRL_DRIVE4_BANK1_PIN00_MA(v)  \
		(((v) << 0) & BM_PINCTRL_DRIVE4_BANK1_PIN00_MA)

#define HW_PINCTRL_DRIVE5	(0x00000250)
#define HW_PINCTRL_DRIVE5_SET	(0x00000254)
#define HW_PINCTRL_DRIVE5_CLR	(0x00000258)
#define HW_PINCTRL_DRIVE5_TOG	(0x0000025c)
#define HW_PINCTRL_DRIVE5_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE5)
#define HW_PINCTRL_DRIVE5_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE5_SET)
#define HW_PINCTRL_DRIVE5_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE5_CLR)
#define HW_PINCTRL_DRIVE5_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE5_TOG)

#define BP_PINCTRL_DRIVE5_RSRVD7	30
#define BM_PINCTRL_DRIVE5_RSRVD7	0xC0000000
#define BF_PINCTRL_DRIVE5_RSRVD7(v) \
		(((v) << 30) & BM_PINCTRL_DRIVE5_RSRVD7)
#define BP_PINCTRL_DRIVE5_BANK1_PIN15_MA	28
#define BM_PINCTRL_DRIVE5_BANK1_PIN15_MA	0x30000000
#define BF_PINCTRL_DRIVE5_BANK1_PIN15_MA(v)  \
		(((v) << 28) & BM_PINCTRL_DRIVE5_BANK1_PIN15_MA)
#define BP_PINCTRL_DRIVE5_RSRVD6	26
#define BM_PINCTRL_DRIVE5_RSRVD6	0x0C000000
#define BF_PINCTRL_DRIVE5_RSRVD6(v)  \
		(((v) << 26) & BM_PINCTRL_DRIVE5_RSRVD6)
#define BP_PINCTRL_DRIVE5_BANK1_PIN14_MA	24
#define BM_PINCTRL_DRIVE5_BANK1_PIN14_MA	0x03000000
#define BF_PINCTRL_DRIVE5_BANK1_PIN14_MA(v)  \
		(((v) << 24) & BM_PINCTRL_DRIVE5_BANK1_PIN14_MA)
#define BP_PINCTRL_DRIVE5_RSRVD5	22
#define BM_PINCTRL_DRIVE5_RSRVD5	0x00C00000
#define BF_PINCTRL_DRIVE5_RSRVD5(v)  \
		(((v) << 22) & BM_PINCTRL_DRIVE5_RSRVD5)
#define BP_PINCTRL_DRIVE5_BANK1_PIN13_MA	20
#define BM_PINCTRL_DRIVE5_BANK1_PIN13_MA	0x00300000
#define BF_PINCTRL_DRIVE5_BANK1_PIN13_MA(v)  \
		(((v) << 20) & BM_PINCTRL_DRIVE5_BANK1_PIN13_MA)
#define BP_PINCTRL_DRIVE5_RSRVD4	18
#define BM_PINCTRL_DRIVE5_RSRVD4	0x000C0000
#define BF_PINCTRL_DRIVE5_RSRVD4(v)  \
		(((v) << 18) & BM_PINCTRL_DRIVE5_RSRVD4)
#define BP_PINCTRL_DRIVE5_BANK1_PIN12_MA	16
#define BM_PINCTRL_DRIVE5_BANK1_PIN12_MA	0x00030000
#define BF_PINCTRL_DRIVE5_BANK1_PIN12_MA(v)  \
		(((v) << 16) & BM_PINCTRL_DRIVE5_BANK1_PIN12_MA)
#define BP_PINCTRL_DRIVE5_RSRVD3	14
#define BM_PINCTRL_DRIVE5_RSRVD3	0x0000C000
#define BF_PINCTRL_DRIVE5_RSRVD3(v)  \
		(((v) << 14) & BM_PINCTRL_DRIVE5_RSRVD3)
#define BP_PINCTRL_DRIVE5_BANK1_PIN11_MA	12
#define BM_PINCTRL_DRIVE5_BANK1_PIN11_MA	0x00003000
#define BF_PINCTRL_DRIVE5_BANK1_PIN11_MA(v)  \
		(((v) << 12) & BM_PINCTRL_DRIVE5_BANK1_PIN11_MA)
#define BP_PINCTRL_DRIVE5_RSRVD2	10
#define BM_PINCTRL_DRIVE5_RSRVD2	0x00000C00
#define BF_PINCTRL_DRIVE5_RSRVD2(v)  \
		(((v) << 10) & BM_PINCTRL_DRIVE5_RSRVD2)
#define BP_PINCTRL_DRIVE5_BANK1_PIN10_MA	8
#define BM_PINCTRL_DRIVE5_BANK1_PIN10_MA	0x00000300
#define BF_PINCTRL_DRIVE5_BANK1_PIN10_MA(v)  \
		(((v) << 8) & BM_PINCTRL_DRIVE5_BANK1_PIN10_MA)
#define BP_PINCTRL_DRIVE5_RSRVD1	6
#define BM_PINCTRL_DRIVE5_RSRVD1	0x000000C0
#define BF_PINCTRL_DRIVE5_RSRVD1(v)  \
		(((v) << 6) & BM_PINCTRL_DRIVE5_RSRVD1)
#define BP_PINCTRL_DRIVE5_BANK1_PIN09_MA	4
#define BM_PINCTRL_DRIVE5_BANK1_PIN09_MA	0x00000030
#define BF_PINCTRL_DRIVE5_BANK1_PIN09_MA(v)  \
		(((v) << 4) & BM_PINCTRL_DRIVE5_BANK1_PIN09_MA)
#define BP_PINCTRL_DRIVE5_RSRVD0	2
#define BM_PINCTRL_DRIVE5_RSRVD0	0x0000000C
#define BF_PINCTRL_DRIVE5_RSRVD0(v)  \
		(((v) << 2) & BM_PINCTRL_DRIVE5_RSRVD0)
#define BP_PINCTRL_DRIVE5_BANK1_PIN08_MA	0
#define BM_PINCTRL_DRIVE5_BANK1_PIN08_MA	0x00000003
#define BF_PINCTRL_DRIVE5_BANK1_PIN08_MA(v)  \
		(((v) << 0) & BM_PINCTRL_DRIVE5_BANK1_PIN08_MA)

#define HW_PINCTRL_DRIVE6	(0x00000260)
#define HW_PINCTRL_DRIVE6_SET	(0x00000264)
#define HW_PINCTRL_DRIVE6_CLR	(0x00000268)
#define HW_PINCTRL_DRIVE6_TOG	(0x0000026c)
#define HW_PINCTRL_DRIVE6_ADDR  \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE6)
#define HW_PINCTRL_DRIVE6_SET_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE6_SET)
#define HW_PINCTRL_DRIVE6_CLR_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE6_CLR)
#define HW_PINCTRL_DRIVE6_TOG_ADDR \
		(REGS_PINCTRL_BASE + HW_PINCTRL_DRIVE6_TOG)

#define BP_PINCTRL_DRIVE6_RSRVD7	30
#define BM_PINCTRL_DRIVE6_RSRVD7	0xC0000000
#define BF_PINCTRL_DRIVE6_RSRVD7(v) \
		(((v) << 30) & BM_PINCTRL_DRIVE6_RSRVD7)
#define BP_PINCTRL_DRIVE6_BANK1_PIN23_MA	28
#define BM_PINCTRL_DRIVE6_BANK1_PIN23_MA	0x30000000
#define BF_PINCTRL_DRIVE6_BANK1_PIN23_MA(v)  \
		(((v) << 28) & BM_PINCTRL_DRIVE6_BANK1_PIN23_MA)
#define BP_PINCTRL_DRIVE6_RSRVD6	26
#define BM_PINCTRL_DRIVE6_RSRVD6	0x0C000000
#define BF_PINCTRL_DRIVE6_RSRVD6(v)  \
		(((v) << 26) & BM_PINCTRL_DRIVE6_RSRVD6)
#define BP_PINCTRL_DRIVE6_BANK1_PIN22_MA	24
#define BM_PINCTRL_DRIVE6_BANK1_PIN22_MA	0x03000000
#define BF_PINCTRL_DRIVE6_BANK1_PIN22_MA(v)  \
		(((v) << 24) & BM_PINCTRL_DRIVE6_BANK1_PIN22_MA)
#define BP_PINCTRL_DRIVE6_RSRVD5	22
#define BM_PINCTRL_DRIVE6_RSRVD5	0x00C00000
#define BF_PINCTRL_DRIVE6_RSRVD5(v)  \
		(((v) << 22) & BM_PINCTRL_DRIVE6_RSRVD5)
#define BP_PINCTRL_DRIVE6_BANK1_PIN21_MA	20
#define BM_PINCTRL_DRIVE6_BANK1_PIN21_MA	0x00300000
#define BF_PINCTRL_DRIVE6_BANK1_PIN21_MA(v)  \
		(((v) << 20) & BM_PINCTRL_DRIVE6_BANK1_PIN21_MA)
#define BP_PINCTRL_DRIVE6_RSRVD4	18
#define BM_PINCTRL_DRIVE6_RSRVD4	0x000C0000
#define BF_PINCTRL_DRIVE6_RSRVD4(v)  \
		(((v) << 18) & BM_PINCTRL_DRIVE6_RSRVD4)
#define BP_PINCTRL_DRIVE6_BANK1_PIN20_MA	16
#define BM_PINCTRL_DRIVE6_BANK1_PIN20_MA	0x00030000
#define BF_PINCTRL_DRIVE6_BANK1_PIN20_MA(v)  \
		(((v) << 16) & BM_PINCTRL_DRIVE6_BANK1_PIN20_MA)
#define BP_PINCTRL_DRIVE6_RSRVD3	14
#define BM_PINCTRL_DRIVE6_RSRVD3	0x0000C000
#define BF_PINCTRL
