vendor_name = ModelSim
source_file = 1, C:/Users/mcankaraman/Desktop/fpga/Fpga Project/flipflops/jk/jk_ff.vhd
source_file = 1, C:/Users/mcankaraman/Desktop/fpga/Fpga Project/flipflops/jk/tb_jk_ff.vhd
source_file = 1, C:/Users/mcankaraman/Desktop/fpga/Fpga Project/flipflops/jk/db/jk_ff.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = jk_ff
instance = comp, \clk~I\, clk, jk_ff, 1
instance = comp, \j~I\, j, jk_ff, 1
instance = comp, \k~I\, k, jk_ff, 1
instance = comp, \tmp~0\, tmp~0, jk_ff, 1
instance = comp, \q~I\, q, jk_ff, 1
instance = comp, \q_bar~I\, q_bar, jk_ff, 1
