

================================================================
== Synthesis Summary Report of 'pynqrypt_encrypt'
================================================================
+ General Information: 
    * Date:           Tue Dec  6 11:20:34 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        pynqrypt-vitis-hls
    * Solution:       pynqrypt (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020i-clg400-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |                            Modules                            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |                            & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ pynqrypt_encrypt*                                            |     -|  0.00|        -|          -|         -|        -|     -|  dataflow|   4 (1%)|   -|  3292 (3%)|  7637 (14%)|    -|
    | + Loop_1_proc                                                 |     -|  2.66|       18|    180.000|         -|       18|     -|        no|        -|   -|   13 (~0%)|    65 (~0%)|    -|
    |  o Loop 1                                                     |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|   -|          -|           -|    -|
    | + Loop_2_proc                                                 |     -|  2.66|       14|    140.000|         -|       14|     -|        no|        -|   -|   11 (~0%)|    64 (~0%)|    -|
    |  o Loop 1                                                     |     -|  7.30|       12|    120.000|         2|        1|    12|       yes|        -|   -|          -|           -|    -|
    | + aes_generate_round_keys                                     |     -|  0.79|      183|  1.830e+03|         -|      183|     -|        no|  1 (~0%)|   -|  287 (~0%)|   1106 (2%)|    -|
    |  + aes_generate_round_keys_Pipeline_1                         |     -|  1.72|       18|    180.000|         -|       18|     -|        no|        -|   -|   13 (~0%)|    61 (~0%)|    -|
    |   o Loop 1                                                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|   -|          -|           -|    -|
    |  + aes_generate_round_keys_Pipeline_loop_generate_round_keys  |     -|  0.79|      162|  1.620e+03|         -|      162|     -|        no|  1 (~0%)|   -|  267 (~0%)|    935 (1%)|    -|
    |   o loop_generate_round_keys                                  |    II|  7.30|      160|  1.600e+03|        16|       16|    10|       yes|        -|   -|          -|           -|    -|
    | + entry_proc                                                  |     -|  3.67|        0|      0.000|         -|        0|     -|        no|        -|   -|    2 (~0%)|    38 (~0%)|    -|
    | + ctr_encrypt                                                 |     -|  0.00|        -|          -|         -|        -|     -|        no|  1 (~0%)|   -|  1502 (1%)|   4091 (7%)|    -|
    |  o loop_ctr_encrypt                                           |     -|  7.30|        -|          -|         -|        -|     -|        no|        -|   -|          -|           -|    -|
    |   + ctr_encrypt_Pipeline_1                                    |     -|  0.00|        -|          -|         -|        -|     -|        no|        -|   -|  206 (~0%)|   158 (~0%)|    -|
    |    o Loop 1                                                   |     -|  7.30|        -|          -|         2|        1|     -|       yes|        -|   -|          -|           -|    -|
    |   + ctr_encrypt_Pipeline_2                                    |     -|  2.66|       14|    140.000|         -|       14|     -|        no|        -|   -|   11 (~0%)|    60 (~0%)|    -|
    |    o Loop 1                                                   |     -|  7.30|       12|    120.000|         2|        1|    12|       yes|        -|   -|          -|           -|    -|
    |   + aes_encrypt_block                                         |     -|  0.54|      266|  2.660e+03|         -|      266|     -|        no|  1 (~0%)|   -|  424 (~0%)|   2084 (3%)|    -|
    |    + aes_encrypt_block_Pipeline_loop_aes_encrypt_block        |     -|  0.54|      182|  1.820e+03|         -|      182|     -|        no|        -|   -|  333 (~0%)|   1434 (2%)|    -|
    |     o loop_aes_encrypt_block                                  |    II|  7.30|      180|  1.800e+03|        20|       20|     9|       yes|        -|   -|          -|           -|    -|
    |    + aes_encrypt_block_Pipeline_VITIS_LOOP_68_1               |     -|  1.72|       19|    190.000|         -|       19|     -|        no|        -|   -|   18 (~0%)|    61 (~0%)|    -|
    |     o VITIS_LOOP_68_1                                         |     -|  7.30|       17|    170.000|         3|        1|    16|       yes|        -|   -|          -|           -|    -|
    |    + aes_encrypt_block_Pipeline_VITIS_LOOP_221_1              |     -|  0.73|       18|    180.000|         -|       18|     -|        no|        -|   -|   12 (~0%)|    69 (~0%)|    -|
    |     o VITIS_LOOP_221_1                                        |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|   -|          -|           -|    -|
    |    o VITIS_LOOP_221_1                                         |     -|  7.30|       32|    320.000|         2|        -|    16|        no|        -|   -|          -|           -|    -|
    |   + ctr_encrypt_Pipeline_loop_ctr_xor_block                   |     -|  1.67|        -|          -|         -|        -|     -|        no|        -|   -|   12 (~0%)|    88 (~0%)|    -|
    |    o loop_ctr_xor_block                                       |     -|  7.30|        -|          -|         2|        1|     -|       yes|        -|   -|          -|           -|    -|
    |   + ctr_encrypt_Pipeline_4                                    |     -|  0.00|        -|          -|         -|        -|     -|        no|        -|   -|  144 (~0%)|   158 (~0%)|    -|
    |    o Loop 1                                                   |     -|  7.30|        -|          -|         3|        1|     -|       yes|        -|   -|          -|           -|    -|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | plaintext_length_1 | 0x30   | 32    | W      | Data signal of plaintext_length  |                                                                      |
| s_axi_control | plaintext_length_2 | 0x34   | 32    | W      | Data signal of plaintext_length  |                                                                      |
| s_axi_control | plaintext_1        | 0x3c   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | plaintext_2        | 0x40   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | ciphertext_1       | 0x48   | 32    | W      | Data signal of ciphertext        |                                                                      |
| s_axi_control | ciphertext_2       | 0x4c   | 32    | W      | Data signal of ciphertext        |                                                                      |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+-------------------+
| Argument         | Direction | Datatype          |
+------------------+-----------+-------------------+
| key              | in        | unsigned char*    |
| nonce            | in        | unsigned char*    |
| plaintext_length | in        | long unsigned int |
| plaintext        | inout     | unsigned char*    |
| ciphertext       | inout     | unsigned char*    |
+------------------+-----------+-------------------+

* SW-to-HW Mapping
+------------------+---------------+-----------+----------+----------------------------------------------+
| Argument         | HW Interface  | HW Type   | HW Usage | HW Info                                      |
+------------------+---------------+-----------+----------+----------------------------------------------+
| key              | s_axi_control | memory    |          | name=key offset=16 range=16                  |
| nonce            | s_axi_control | memory    |          | name=nonce offset=32 range=16                |
| plaintext_length | s_axi_control | register  |          | name=plaintext_length_1 offset=0x30 range=32 |
| plaintext_length | s_axi_control | register  |          | name=plaintext_length_2 offset=0x34 range=32 |
| plaintext        | m_axi_gmem    | interface |          |                                              |
| plaintext        | s_axi_control | register  | offset   | name=plaintext_1 offset=0x3c range=32        |
| plaintext        | s_axi_control | register  | offset   | name=plaintext_2 offset=0x40 range=32        |
| ciphertext       | m_axi_gmem    | interface |          |                                              |
| ciphertext       | s_axi_control | register  | offset   | name=ciphertext_1 offset=0x48 range=32       |
| ciphertext       | s_axi_control | register  | offset   | name=ciphertext_2 offset=0x4c range=32       |
+------------------+---------------+-----------+----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                          | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + pynqrypt_encrypt                                            | 0   |        |             |     |        |         |
|  + Loop_1_proc                                                | 0   |        |             |     |        |         |
|    empty_51_fu_85_p2                                          | -   |        | empty_51    | add | fabric | 0       |
|  + Loop_2_proc                                                | 0   |        |             |     |        |         |
|    empty_50_fu_85_p2                                          | -   |        | empty_50    | add | fabric | 0       |
|  + aes_generate_round_keys                                    | 0   |        |             |     |        |         |
|   + aes_generate_round_keys_Pipeline_1                        | 0   |        |             |     |        |         |
|     empty_35_fu_71_p2                                         | -   |        | empty_35    | add | fabric | 0       |
|   + aes_generate_round_keys_Pipeline_loop_generate_round_keys | 0   |        |             |     |        |         |
|     add_ln200_fu_454_p2                                       | -   |        | add_ln200   | add | fabric | 0       |
|     add_ln200_1_fu_465_p2                                     | -   |        | add_ln200_1 | add | fabric | 0       |
|     add_ln200_2_fu_497_p2                                     | -   |        | add_ln200_2 | add | fabric | 0       |
|     add_ln200_3_fu_507_p2                                     | -   |        | add_ln200_3 | add | fabric | 0       |
|     add_ln204_fu_486_p2                                       | -   |        | add_ln204   | add | fabric | 0       |
|     add_ln206_fu_527_p2                                       | -   |        | add_ln206   | add | fabric | 0       |
|     add_ln206_1_fu_537_p2                                     | -   |        | add_ln206_1 | add | fabric | 0       |
|     add_ln206_2_fu_551_p2                                     | -   |        | add_ln206_2 | add | fabric | 0       |
|     add_ln206_3_fu_561_p2                                     | -   |        | add_ln206_3 | add | fabric | 0       |
|     add_ln209_fu_597_p2                                       | -   |        | add_ln209   | add | fabric | 0       |
|     add_ln209_1_fu_607_p2                                     | -   |        | add_ln209_1 | add | fabric | 0       |
|     add_ln209_2_fu_623_p2                                     | -   |        | add_ln209_2 | add | fabric | 0       |
|     add_ln209_3_fu_633_p2                                     | -   |        | add_ln209_3 | add | fabric | 0       |
|     add_ln212_fu_643_p2                                       | -   |        | add_ln212   | add | fabric | 0       |
|     add_ln212_1_fu_653_p2                                     | -   |        | add_ln212_1 | add | fabric | 0       |
|     add_ln212_2_fu_663_p2                                     | -   |        | add_ln212_2 | add | fabric | 0       |
|     add_ln212_3_fu_673_p2                                     | -   |        | add_ln212_3 | add | fabric | 0       |
|     add_ln199_fu_889_p2                                       | -   |        | add_ln199   | add | fabric | 0       |
|  + ctr_encrypt                                                | 0   |        |             |     |        |         |
|    add_ln24_fu_284_p2                                         | -   |        | add_ln24    | add | fabric | 0       |
|    add_ln24_3_fu_295_p2                                       | -   |        | add_ln24_3  | add | fabric | 0       |
|    add_ln24_1_fu_314_p2                                       | -   |        | add_ln24_1  | add | fabric | 0       |
|    add_ln24_2_fu_319_p2                                       | -   |        | add_ln24_2  | add | fabric | 0       |
|    i_5_fu_401_p2                                              | -   |        | i_5         | add | fabric | 0       |
|    add_ln23_fu_406_p2                                         | -   |        | add_ln23    | add | fabric | 0       |
|   + ctr_encrypt_Pipeline_1                                    | 0   |        |             |     |        |         |
|     empty_fu_92_p2                                            | -   |        | empty       | add | fabric | 0       |
|   + ctr_encrypt_Pipeline_2                                    | 0   |        |             |     |        |         |
|     empty_31_fu_71_p2                                         | -   |        | empty_31    | add | fabric | 0       |
|   + aes_encrypt_block                                         | 0   |        |             |     |        |         |
|     add_ln221_fu_268_p2                                       | -   |        | add_ln221   | add | fabric | 0       |
|    + aes_encrypt_block_Pipeline_loop_aes_encrypt_block        | 0   |        |             |     |        |         |
|      add_ln54_fu_613_p2                                       | -   |        | add_ln54    | add | fabric | 0       |
|    + aes_encrypt_block_Pipeline_VITIS_LOOP_68_1               | 0   |        |             |     |        |         |
|      add_ln68_fu_79_p2                                        | -   |        | add_ln68    | add | fabric | 0       |
|    + aes_encrypt_block_Pipeline_VITIS_LOOP_221_1              | 0   |        |             |     |        |         |
|      add_ln221_fu_82_p2                                       | -   |        | add_ln221   | add | fabric | 0       |
|   + ctr_encrypt_Pipeline_loop_ctr_xor_block                   | 0   |        |             |     |        |         |
|     i_2_fu_88_p2                                              | -   |        | i_2         | add | fabric | 0       |
|   + ctr_encrypt_Pipeline_4                                    | 0   |        |             |     |        |         |
|     empty_fu_97_p2                                            | -   |        | empty       | add | fabric | 0       |
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------+------+------+--------+---------------------+---------+------+---------+
| Name                                                          | BRAM | URAM | Pragma | Variable            | Storage | Impl | Latency |
+---------------------------------------------------------------+------+------+--------+---------------------+---------+------+---------+
| + pynqrypt_encrypt                                            | 4    | 0    |        |                     |         |      |         |
|   ciphertext_c_U                                              | -    | -    |        | ciphertext_c        | fifo    | srl  | 0       |
|   plaintext_c_U                                               | -    | -    |        | plaintext_c         | fifo    | srl  | 0       |
|   plaintext_length_c_U                                        | -    | -    |        | plaintext_length_c  | fifo    | srl  | 0       |
|   pynqrypt_round_keys_U                                       | 1    | -    |        | pynqrypt_round_keys | ram_t2p | auto | 1       |
|   pynqrypt_key_U                                              | -    | -    |        | pynqrypt_key        | ram_1p  | auto | 1       |
|   pynqrypt_nonce_U                                            | -    | -    |        | pynqrypt_nonce      | ram_1p  | auto | 1       |
|  + aes_generate_round_keys                                    | 1    | 0    |        |                     |         |      |         |
|   + aes_generate_round_keys_Pipeline_loop_generate_round_keys | 1    | 0    |        |                     |         |      |         |
|     aes_sbox3_U                                               | 1    | -    |        | aes_sbox3           | rom_1p  | auto | 1       |
|     crypto_aes_rcon_U                                         | -    | -    |        | crypto_aes_rcon     | rom_1p  | auto | 1       |
|  + ctr_encrypt                                                | 1    | 0    |        |                     |         |      |         |
|    block_nonce_U                                              | -    | -    |        | block_nonce         | ram_t2p | auto | 1       |
|    block_U                                                    | -    | -    |        | block               | ram_s2p | auto | 1       |
|   + aes_encrypt_block                                         | 1    | 0    |        |                     |         |      |         |
|     crypto_aes_sbox_U                                         | 1    | -    |        | crypto_aes_sbox     | rom_1p  | auto | 1       |
+---------------------------------------------------------------+------+------+--------+---------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                                                         | Location                                                              |
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
| interface | mode=m_axi port=plaintext offset=slave bundle=gmem depth=16384  | hw-impl/src/pynqrypt_hls.cpp:10 in pynqrypt_encrypt, plaintext        |
| interface | mode=m_axi port=ciphertext offset=slave bundle=gmem depth=16384 | hw-impl/src/pynqrypt_hls.cpp:11 in pynqrypt_encrypt, ciphertext       |
| interface | mode=s_axilite port=key bundle=control                          | hw-impl/src/pynqrypt_hls.cpp:13 in pynqrypt_encrypt, key              |
| interface | mode=s_axilite port=nonce bundle=control                        | hw-impl/src/pynqrypt_hls.cpp:14 in pynqrypt_encrypt, nonce            |
| interface | mode=s_axilite port=plaintext_length bundle=control             | hw-impl/src/pynqrypt_hls.cpp:15 in pynqrypt_encrypt, plaintext_length |
| interface | mode=s_axilite port=plaintext bundle=control                    | hw-impl/src/pynqrypt_hls.cpp:16 in pynqrypt_encrypt, plaintext        |
| interface | mode=s_axilite port=ciphertext bundle=control                   | hw-impl/src/pynqrypt_hls.cpp:17 in pynqrypt_encrypt, ciphertext       |
| interface | mode=s_axilite port=return bundle=control                       | hw-impl/src/pynqrypt_hls.cpp:18 in pynqrypt_encrypt, return           |
| dataflow  |                                                                 | hw-impl/src/pynqrypt_hls.cpp:22 in pynqrypt_encrypt                   |
+-----------+-----------------------------------------------------------------+-----------------------------------------------------------------------+


