0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.sim/sim_1/synth/timing/xsim/instr_fetch_testbench_time_synth.v,1617527113,verilog,,C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sim_1/new/instr_fetch_testbench.v,,glbl;instruction_fetch,,,,,,,,
C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sim_1/new/instr_fetch_testbench.v,1617525138,verilog,,,,instr_fetch_testbench,,,,,,,,
