$date
	Wed Jun 07 19:29:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mayorigual_tb $end
$var wire 1 ! test_D_out $end
$var reg 1 " clk $end
$var reg 4 # test_A_in [3:0] $end
$var reg 4 $ test_B_in [3:0] $end
$scope module UUT $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 1 ! D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 &
b1100 %
b100 $
b1100 #
0"
1!
$end
#50000
1"
#100000
0"
#150000
1"
#200000
0"
#250000
1"
#300000
0"
#350000
1"
#400000
0"
#450000
1"
#500000
0"
#550000
1"
#600000
0"
#650000
1"
#700000
0"
#750000
1"
#800000
0"
#850000
1"
#900000
0"
#950000
1"
#1000000
0"
