// Seed: 3119192025
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout uwire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1;
  wire id_14;
  tri0 id_15 = -1'b0, id_16;
  assign module_1.id_2 = 0;
  parameter id_17 = -1'b0 ? 1'b0 : 1;
  logic id_18 = id_8, id_19;
endmodule
module module_1 #(
    parameter id_0 = 32'd25,
    parameter id_1 = 32'd94
) (
    input  tri0  _id_0,
    output uwire _id_1,
    input  tri   id_2
);
  assign id_1 = id_2;
  logic [id_1 : id_0  ~^  -1 'h0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
