<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../../../">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>chop.passes.graph.transforms.verilog.emit_tb &mdash; MASE 0.0.1 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../../../_static/css/theme.css?v=19f00094" />

  
  <!--[if lt IE 9]>
    <script src="../../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../../../../_static/documentation_options.js?v=d45e8c67"></script>
        <script src="../../../../../../_static/doctools.js?v=888ff710"></script>
        <script src="../../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../../index.html" class="icon icon-home">
            MASE
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Documentation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/documentation/getting_started.html">Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/documentation/tutorials.html">Tutorials</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/documentation/roadmap.html">Roadmap</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/documentation/specifications.html">Coding Style Specifications</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Python API</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/api/actions.html">Chop Actions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/api/passes.html">Chop Passes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/api/ir.html">IR</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Students</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/labs.html">Advanced Deep Learning Systems Labs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../../index.html">MASE</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../../index.html">Module code</a></li>
      <li class="breadcrumb-item active">chop.passes.graph.transforms.verilog.emit_tb</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <h1>Source code for chop.passes.graph.transforms.verilog.emit_tb</h1><div class="highlight"><pre>
<span></span><span class="kn">import</span> <span class="nn">math</span><span class="o">,</span> <span class="nn">time</span><span class="o">,</span> <span class="nn">os</span><span class="o">,</span> <span class="nn">logging</span><span class="o">,</span> <span class="nn">torch</span><span class="o">,</span> <span class="nn">glob</span><span class="o">,</span> <span class="nn">shutil</span>

<span class="kn">from</span> <span class="nn">chop.passes.graph.utils</span> <span class="kn">import</span> <span class="n">vf</span><span class="p">,</span> <span class="n">v2p</span><span class="p">,</span> <span class="n">init_project</span>
<span class="kn">from</span> <span class="nn">chop.passes.graph.transforms.quantize.quantizers</span> <span class="kn">import</span> <span class="n">integer_quantizer_for_hw</span>
<span class="kn">from</span> <span class="nn">.emit_tb_data_in</span> <span class="kn">import</span> <span class="n">emit_data_in_tb_sv</span><span class="p">,</span> <span class="n">emit_data_in_tb_dat</span>
<span class="kn">from</span> <span class="nn">.emit_tb_data_out</span> <span class="kn">import</span> <span class="n">emit_data_out_tb_sv</span><span class="p">,</span> <span class="n">emit_data_out_tb_dat</span>
<span class="kn">from</span> <span class="nn">.emit_tb_testbench</span> <span class="kn">import</span> <span class="n">emit_top_tb</span>

<span class="n">logger</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="vm">__name__</span><span class="p">)</span>

<span class="kn">from</span> <span class="nn">pathlib</span> <span class="kn">import</span> <span class="n">Path</span>


<span class="k">def</span> <span class="nf">emit_tb_verilog</span><span class="p">(</span><span class="n">graph</span><span class="p">,</span> <span class="n">trans_num</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">project_dir</span><span class="o">=</span><span class="s2">&quot;top&quot;</span><span class="p">):</span>
    <span class="n">sim_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">project_dir</span><span class="p">,</span> <span class="s2">&quot;hardware&quot;</span><span class="p">,</span> <span class="s2">&quot;sim&quot;</span><span class="p">)</span>
    <span class="n">tv_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">sim_dir</span><span class="p">,</span> <span class="s2">&quot;tv&quot;</span><span class="p">)</span>
    <span class="k">if</span> <span class="ow">not</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">exists</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">):</span>
        <span class="n">os</span><span class="o">.</span><span class="n">mkdir</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">)</span>
    <span class="n">v_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">sim_dir</span><span class="p">,</span> <span class="s2">&quot;verilog&quot;</span><span class="p">)</span>
    <span class="k">if</span> <span class="ow">not</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">exists</span><span class="p">(</span><span class="n">v_dir</span><span class="p">):</span>
        <span class="n">os</span><span class="o">.</span><span class="n">mkdir</span><span class="p">(</span><span class="n">v_dir</span><span class="p">)</span>

    <span class="c1"># TODO : need to emit all the inputs</span>
    <span class="n">v_in_param</span> <span class="o">=</span> <span class="n">graph</span><span class="o">.</span><span class="n">nodes_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">]</span>
    <span class="n">w_in_param</span> <span class="o">=</span> <span class="n">graph</span><span class="o">.</span><span class="n">nodes_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">]</span>
    <span class="n">in_width</span> <span class="o">=</span> <span class="n">w_in_param</span><span class="p">[</span><span class="s2">&quot;data_in_0&quot;</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span>
    <span class="n">in_size</span> <span class="o">=</span> <span class="n">v_in_param</span><span class="p">[</span><span class="s2">&quot;DATA_IN_0_TENSOR_SIZE_DIM_0&quot;</span><span class="p">]</span>
    <span class="n">data_width</span> <span class="o">=</span> <span class="n">in_width</span> <span class="o">*</span> <span class="n">in_size</span>
    <span class="c1"># TODO : need to check</span>
    <span class="n">addr_width</span> <span class="o">=</span> <span class="mi">1</span>
    <span class="n">depth</span> <span class="o">=</span> <span class="mi">1</span>
    <span class="n">load_path</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;sw_data_in.dat&quot;</span><span class="p">)</span>
    <span class="n">out_file</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">v_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;top_data_in_fifo.sv&quot;</span><span class="p">)</span>
    <span class="n">emit_data_in_tb_sv</span><span class="p">(</span><span class="n">data_width</span><span class="p">,</span> <span class="n">load_path</span><span class="p">,</span> <span class="n">out_file</span><span class="p">)</span>

    <span class="n">v_out_param</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">graph</span><span class="o">.</span><span class="n">nodes_out</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">]</span>
    <span class="p">)</span>
    <span class="n">w_out_param</span> <span class="o">=</span> <span class="n">graph</span><span class="o">.</span><span class="n">nodes_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;results&quot;</span><span class="p">]</span>
    <span class="n">out_width</span> <span class="o">=</span> <span class="n">w_out_param</span><span class="p">[</span><span class="s2">&quot;data_out_0&quot;</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span>

    <span class="n">out_size</span> <span class="o">=</span> <span class="n">v_out_param</span><span class="p">[</span><span class="s2">&quot;DATA_OUT_0_TENSOR_SIZE_0_DIM_0&quot;</span><span class="p">]</span>
    <span class="n">data_width</span> <span class="o">=</span> <span class="n">out_width</span> <span class="o">*</span> <span class="n">out_size</span>
    <span class="c1"># TODO : need to check</span>
    <span class="n">addr_width</span> <span class="o">=</span> <span class="mi">1</span>
    <span class="n">depth</span> <span class="o">=</span> <span class="mi">1</span>
    <span class="n">load_path</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;sw_data_out.dat&quot;</span><span class="p">)</span>
    <span class="n">store_path</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;hw_data_out.dat&quot;</span><span class="p">)</span>
    <span class="n">out_file</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">v_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;top_data_out_fifo.sv&quot;</span><span class="p">)</span>
    <span class="n">emit_data_out_tb_sv</span><span class="p">(</span><span class="n">data_width</span><span class="p">,</span> <span class="n">load_path</span><span class="p">,</span> <span class="n">store_path</span><span class="p">,</span> <span class="n">out_file</span><span class="p">)</span>

    <span class="n">out_file</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">v_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;top_tb.sv&quot;</span><span class="p">)</span>
    <span class="c1"># in_trans_num = v_in_param[&quot;DATA_IN_0_DEPTH&quot;] * trans_num</span>
    <span class="n">in_trans_num</span> <span class="o">=</span> <span class="n">trans_num</span>
    <span class="n">out_trans_num</span> <span class="o">=</span> <span class="n">trans_num</span>
    <span class="n">emit_top_tb</span><span class="p">(</span>
        <span class="n">tv_dir</span><span class="p">,</span>
        <span class="s2">&quot;top&quot;</span><span class="p">,</span>
        <span class="n">out_file</span><span class="p">,</span>
        <span class="n">in_width</span><span class="p">,</span>
        <span class="n">in_size</span><span class="p">,</span>
        <span class="n">out_width</span><span class="p">,</span>
        <span class="n">out_size</span><span class="p">,</span>
        <span class="n">in_trans_num</span><span class="p">,</span>
        <span class="n">out_trans_num</span><span class="p">,</span>
    <span class="p">)</span>

    <span class="n">out_file</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">v_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;fifo_para.v&quot;</span><span class="p">)</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">out_file</span><span class="p">,</span> <span class="s2">&quot;w&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf-8&quot;</span><span class="p">)</span> <span class="k">as</span> <span class="n">outf</span><span class="p">:</span>
        <span class="n">outf</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;// initial a empty file&quot;</span><span class="p">)</span>

    <span class="c1"># Copy testbench components</span>
    <span class="n">dut_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">project_dir</span><span class="p">,</span> <span class="s2">&quot;hardware&quot;</span><span class="p">,</span> <span class="s2">&quot;rtl&quot;</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">svfile</span> <span class="ow">in</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">dut_dir</span><span class="p">,</span> <span class="s2">&quot;*.sv&quot;</span><span class="p">)):</span>
        <span class="n">shutil</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">svfile</span><span class="p">,</span> <span class="n">v_dir</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">emit_tb_dat</span><span class="p">(</span><span class="n">graph</span><span class="p">,</span> <span class="n">trans_num</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">project_dir</span><span class="o">=</span><span class="s2">&quot;top&quot;</span><span class="p">,</span> <span class="n">test_inputs</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Emit the test vectors in dat files for simulation</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="n">sim_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">project_dir</span><span class="p">,</span> <span class="s2">&quot;hardware&quot;</span><span class="p">,</span> <span class="s2">&quot;sim&quot;</span><span class="p">)</span>
    <span class="n">tv_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">sim_dir</span><span class="p">,</span> <span class="s2">&quot;tv&quot;</span><span class="p">)</span>
    <span class="k">if</span> <span class="ow">not</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">exists</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">):</span>
        <span class="n">os</span><span class="o">.</span><span class="n">mkdir</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">)</span>

    <span class="n">in_type</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">graph</span><span class="o">.</span><span class="n">nodes_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="s2">&quot;data_in_0&quot;</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span>
    <span class="p">)</span>
    <span class="n">in_width</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">graph</span><span class="o">.</span><span class="n">nodes_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
        <span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span>
        <span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="s2">&quot;data_in_0&quot;</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span>
    <span class="p">)</span>
    <span class="n">in_frac_width</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">graph</span><span class="o">.</span><span class="n">nodes_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
        <span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span>
        <span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="s2">&quot;data_in_0&quot;</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span>
    <span class="p">)</span>

    <span class="n">sw_data_out</span> <span class="o">=</span> <span class="p">[</span><span class="n">graph</span><span class="o">.</span><span class="n">model</span><span class="p">(</span><span class="n">trans</span><span class="p">)</span> <span class="k">for</span> <span class="n">trans</span> <span class="ow">in</span> <span class="n">test_inputs</span><span class="p">]</span>

    <span class="n">out_type</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">graph</span><span class="o">.</span><span class="n">nodes_out</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
        <span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span>
        <span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;results&quot;</span><span class="p">][</span><span class="s2">&quot;data_out_0&quot;</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span>
    <span class="p">)</span>

    <span class="n">prec</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">graph</span><span class="o">.</span><span class="n">nodes_out</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
        <span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span>
        <span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;results&quot;</span><span class="p">][</span><span class="s2">&quot;data_out_0&quot;</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">]</span>
    <span class="p">)</span>

    <span class="n">out_width</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">graph</span><span class="o">.</span><span class="n">nodes_out</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
        <span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span>
        <span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;results&quot;</span><span class="p">][</span><span class="s2">&quot;data_out_0&quot;</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span>
    <span class="p">)</span>
    <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">prec</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">:</span>
        <span class="n">out_frac_width</span> <span class="o">=</span> <span class="p">(</span>
            <span class="n">graph</span><span class="o">.</span><span class="n">nodes_out</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
            <span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span>
            <span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;results&quot;</span><span class="p">][</span><span class="s2">&quot;data_out_0&quot;</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span>
        <span class="p">)</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="n">out_frac_width</span> <span class="o">=</span> <span class="mi">0</span>

    <span class="c1"># TODO: Make out_type as input to support casting to any type</span>
    <span class="n">hw_data_out</span> <span class="o">=</span> <span class="p">[</span>
        <span class="n">integer_quantizer_for_hw</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">width</span><span class="o">=</span><span class="n">out_width</span><span class="p">,</span> <span class="n">frac_width</span><span class="o">=</span><span class="n">out_frac_width</span><span class="p">)</span>
        <span class="o">.</span><span class="n">squeeze</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
        <span class="o">.</span><span class="n">to</span><span class="p">(</span><span class="n">torch</span><span class="o">.</span><span class="n">int</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">trans</span> <span class="ow">in</span> <span class="n">sw_data_out</span>
    <span class="p">]</span>

    <span class="c1"># TODO: for now</span>
    <span class="k">for</span> <span class="n">i</span><span class="p">,</span> <span class="n">trans</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">test_inputs</span><span class="p">):</span>
        <span class="n">test_inputs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">torch</span><span class="o">.</span><span class="n">flatten</span><span class="p">(</span><span class="n">trans</span><span class="p">)</span><span class="o">.</span><span class="n">tolist</span><span class="p">()</span>
    <span class="k">for</span> <span class="n">i</span><span class="p">,</span> <span class="n">trans</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">hw_data_out</span><span class="p">):</span>
        <span class="n">hw_data_out</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">torch</span><span class="o">.</span><span class="n">flatten</span><span class="p">(</span><span class="n">trans</span><span class="p">)</span><span class="o">.</span><span class="n">tolist</span><span class="p">()</span>

    <span class="n">load_path</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">,</span> <span class="s2">&quot;sw_data_in.dat&quot;</span><span class="p">)</span>
    <span class="n">emit_data_in_tb_dat</span><span class="p">(</span><span class="n">graph</span><span class="o">.</span><span class="n">nodes_in</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">test_inputs</span><span class="p">,</span> <span class="n">load_path</span><span class="p">)</span>

    <span class="n">load_path</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">tv_dir</span><span class="p">,</span> <span class="s2">&quot;sw_data_out.dat&quot;</span><span class="p">)</span>
    <span class="n">emit_data_out_tb_dat</span><span class="p">(</span><span class="n">graph</span><span class="o">.</span><span class="n">nodes_out</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">hw_data_out</span><span class="p">,</span> <span class="n">load_path</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">emit_tb_tcl</span><span class="p">(</span><span class="n">graph</span><span class="p">,</span> <span class="n">project_dir</span><span class="o">=</span><span class="s2">&quot;top&quot;</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Emit Vivado tcl files for simulation</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">sim_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">project_dir</span><span class="p">,</span> <span class="s2">&quot;hardware&quot;</span><span class="p">,</span> <span class="s2">&quot;sim&quot;</span><span class="p">)</span>
    <span class="n">prj_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">sim_dir</span><span class="p">,</span> <span class="s2">&quot;prj&quot;</span><span class="p">)</span>
    <span class="k">if</span> <span class="ow">not</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">exists</span><span class="p">(</span><span class="n">prj_dir</span><span class="p">):</span>
        <span class="n">os</span><span class="o">.</span><span class="n">mkdir</span><span class="p">(</span><span class="n">prj_dir</span><span class="p">)</span>

    <span class="n">out_file</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">prj_dir</span><span class="p">,</span> <span class="s2">&quot;proj.tcl&quot;</span><span class="p">)</span>
    <span class="n">buff</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;&quot;&quot;</span>
<span class="s2">#log_wave -r /</span>
<span class="s2">run all</span>
<span class="s2">quit</span>
<span class="s2">&quot;&quot;&quot;</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">out_file</span><span class="p">,</span> <span class="s2">&quot;w&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf-8&quot;</span><span class="p">)</span> <span class="k">as</span> <span class="n">outf</span><span class="p">:</span>
        <span class="n">outf</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">buff</span><span class="p">)</span>

    <span class="n">rtl_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">project_dir</span><span class="p">,</span> <span class="s2">&quot;hardware&quot;</span><span class="p">,</span> <span class="s2">&quot;rtl&quot;</span><span class="p">)</span>
    <span class="n">v_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">project_dir</span><span class="p">,</span> <span class="s2">&quot;hardware&quot;</span><span class="p">,</span> <span class="s2">&quot;sim&quot;</span><span class="p">,</span> <span class="s2">&quot;verilog&quot;</span><span class="p">)</span>

    <span class="n">buff</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
    <span class="n">verilator_buff</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
    <span class="k">for</span> <span class="n">file_dir</span> <span class="ow">in</span> <span class="p">[</span><span class="n">rtl_dir</span><span class="p">,</span> <span class="n">v_dir</span><span class="p">]:</span>
        <span class="k">for</span> <span class="n">file</span> <span class="ow">in</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">file_dir</span><span class="p">,</span> <span class="s2">&quot;*.sv&quot;</span><span class="p">))</span> <span class="o">+</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span>
            <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">file_dir</span><span class="p">,</span> <span class="s2">&quot;*.v&quot;</span><span class="p">)</span>
        <span class="p">):</span>
            <span class="n">buff</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;&quot;&quot;sv work </span><span class="si">{</span><span class="n">file</span><span class="si">}</span>
<span class="s2">&quot;&quot;&quot;</span>
            <span class="n">verilator_buff</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">file</span><span class="si">}</span><span class="s2"> &quot;</span>

        <span class="k">for</span> <span class="n">file</span> <span class="ow">in</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">file_dir</span><span class="p">,</span> <span class="s2">&quot;*.vhd&quot;</span><span class="p">)):</span>
            <span class="n">buff</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;&quot;&quot;vhdl work &quot;</span><span class="si">{</span><span class="n">file</span><span class="si">}</span><span class="s2">&quot;</span>
<span class="s2">&quot;&quot;&quot;</span>

    <span class="c1"># Add HLS tcls</span>
    <span class="n">hls_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">prj_dir</span><span class="p">,</span> <span class="s2">&quot;..&quot;</span><span class="p">,</span> <span class="s2">&quot;..&quot;</span><span class="p">,</span> <span class="s2">&quot;hls&quot;</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">graph</span><span class="o">.</span><span class="n">fx_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;is_implicit&quot;</span><span class="p">]:</span>
            <span class="k">continue</span>
        <span class="k">if</span> <span class="s2">&quot;HLS&quot;</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;toolchain&quot;</span><span class="p">]:</span>
            <span class="k">continue</span>
        <span class="n">node_name</span> <span class="o">=</span> <span class="n">vf</span><span class="p">(</span><span class="n">node</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="n">syn_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span>
            <span class="n">hls_dir</span><span class="p">,</span> <span class="n">node_name</span><span class="p">,</span> <span class="n">node_name</span><span class="p">,</span> <span class="s2">&quot;solution1&quot;</span><span class="p">,</span> <span class="s2">&quot;syn&quot;</span><span class="p">,</span> <span class="s2">&quot;verilog&quot;</span>
        <span class="p">)</span>
        <span class="k">assert</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">exists</span><span class="p">(</span><span class="n">syn_dir</span><span class="p">),</span> <span class="sa">f</span><span class="s2">&quot;Cannot find path: </span><span class="si">{</span><span class="n">syn_dir</span><span class="si">}</span><span class="s2">&quot;</span>
        <span class="k">for</span> <span class="n">file</span> <span class="ow">in</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">syn_dir</span><span class="p">,</span> <span class="s2">&quot;*.v&quot;</span><span class="p">)):</span>
            <span class="n">buff</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;&quot;&quot;sv work &quot;</span><span class="si">{</span><span class="n">file</span><span class="si">}</span><span class="s2">&quot;</span>
<span class="s2">&quot;&quot;&quot;</span>
            <span class="k">for</span> <span class="n">file</span> <span class="ow">in</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">syn_dir</span><span class="p">,</span> <span class="s2">&quot;*.tcl&quot;</span><span class="p">)):</span>
                <span class="n">buff</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;&quot;&quot;source &quot;</span><span class="si">{</span><span class="n">file</span><span class="si">}</span><span class="s2">&quot;</span>
<span class="s2">&quot;&quot;&quot;</span>

    <span class="n">out_file</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">prj_dir</span><span class="p">,</span> <span class="s2">&quot;proj.prj&quot;</span><span class="p">)</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">out_file</span><span class="p">,</span> <span class="s2">&quot;w&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf-8&quot;</span><span class="p">)</span> <span class="k">as</span> <span class="n">outf</span><span class="p">:</span>
        <span class="n">outf</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">buff</span><span class="p">)</span>

    <span class="n">verilator_build</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;&quot;&quot;</span>
<span class="s2">#!/bin/bash</span>
<span class="s2"># This script is used to build the verilator simulation</span>
<span class="s2">verilator --binary --build </span><span class="si">{</span><span class="n">verilator_buff</span><span class="si">}</span>
<span class="s2">&quot;&quot;&quot;</span>
    <span class="n">verilator_file</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">sim_dir</span><span class="p">,</span> <span class="s2">&quot;build.sh&quot;</span><span class="p">)</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">verilator_file</span><span class="p">,</span> <span class="s2">&quot;w&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf-8&quot;</span><span class="p">)</span> <span class="k">as</span> <span class="n">outf</span><span class="p">:</span>
        <span class="n">outf</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">verilator_build</span><span class="p">)</span>


<div class="viewcode-block" id="emit_verilog_tb_transform_pass">
<a class="viewcode-back" href="../../../../../../modules/api/transform/verilog.html#chop.passes.graph.transforms.verilog.emit_verilog_tb_transform_pass">[docs]</a>
<span class="k">def</span> <span class="nf">emit_verilog_tb_transform_pass</span><span class="p">(</span><span class="n">graph</span><span class="p">,</span> <span class="n">pass_args</span><span class="o">=</span><span class="p">{}):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Emit test bench and related files for simulation</span>

<span class="sd">    :param graph: a MaseGraph</span>
<span class="sd">    :type graph: MaseGraph</span>
<span class="sd">    :param pass_args: this pass requires additional arguments which is explained below, defaults to {}</span>
<span class="sd">    :type pass_args: _type_, optional</span>
<span class="sd">    :return: return a tuple of a MaseGraph and an empty dict (no additional info to return)</span>
<span class="sd">    :rtype: tuple(MaseGraph, Dict)</span>

<span class="sd">    - pass_args</span>
<span class="sd">        - project_dir -&gt; str : the directory of the project for cosimulation</span>
<span class="sd">        - trans_num -&gt; str : the transaction count of cosimulation</span>
<span class="sd">        - test_inputs -&gt; str : test vectors of inputs for cosimulation</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">logger</span><span class="o">.</span><span class="n">info</span><span class="p">(</span><span class="s2">&quot;Emitting test bench...&quot;</span><span class="p">)</span>
    <span class="n">project_dir</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">pass_args</span><span class="p">[</span><span class="s2">&quot;project_dir&quot;</span><span class="p">]</span> <span class="k">if</span> <span class="s2">&quot;project_dir&quot;</span> <span class="ow">in</span> <span class="n">pass_args</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span> <span class="k">else</span> <span class="s2">&quot;top&quot;</span>
    <span class="p">)</span>
    <span class="n">trans_num</span> <span class="o">=</span> <span class="n">pass_args</span><span class="p">[</span><span class="s2">&quot;trans_num&quot;</span><span class="p">]</span> <span class="k">if</span> <span class="s2">&quot;trans_num&quot;</span> <span class="ow">in</span> <span class="n">pass_args</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span> <span class="k">else</span> <span class="mi">1</span>
    <span class="n">test_inputs</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">pass_args</span><span class="p">[</span><span class="s2">&quot;test_inputs&quot;</span><span class="p">]</span> <span class="k">if</span> <span class="s2">&quot;test_inputs&quot;</span> <span class="ow">in</span> <span class="n">pass_args</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span> <span class="k">else</span> <span class="kc">None</span>
    <span class="p">)</span>
    <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="n">test_inputs</span><span class="p">)</span> <span class="o">==</span> <span class="n">trans_num</span>

    <span class="n">init_project</span><span class="p">(</span><span class="n">project_dir</span><span class="p">)</span>
    <span class="n">emit_tb_verilog</span><span class="p">(</span><span class="n">graph</span><span class="p">,</span> <span class="n">trans_num</span><span class="o">=</span><span class="n">trans_num</span><span class="p">,</span> <span class="n">project_dir</span><span class="o">=</span><span class="n">project_dir</span><span class="p">)</span>
    <span class="n">emit_tb_dat</span><span class="p">(</span>
        <span class="n">graph</span><span class="p">,</span> <span class="n">trans_num</span><span class="o">=</span><span class="n">trans_num</span><span class="p">,</span> <span class="n">project_dir</span><span class="o">=</span><span class="n">project_dir</span><span class="p">,</span> <span class="n">test_inputs</span><span class="o">=</span><span class="n">test_inputs</span>
    <span class="p">)</span>
    <span class="n">emit_tb_tcl</span><span class="p">(</span><span class="n">graph</span><span class="p">,</span> <span class="n">project_dir</span><span class="o">=</span><span class="n">project_dir</span><span class="p">)</span>
    <span class="k">return</span> <span class="n">graph</span><span class="p">,</span> <span class="kc">None</span></div>

</pre></div>

           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, DeepWok.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>