

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338'
================================================================
* Date:           Mon Jan 26 23:11:32 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    238|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     76|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     100|    386|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_24s_24s_48_1_1_U5524     |mul_24s_24s_48_1_1     |        0|   2|  0|  39|    0|
    |sparsemux_15_6_24_1_1_U5525  |sparsemux_15_6_24_1_1  |        0|   0|  0|  37|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   2|  0|  76|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln109_8_fu_286_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln109_fu_270_p2        |         +|   0|  0|  18|          11|           1|
    |add_ln110_fu_383_p2        |         +|   0|  0|  14|           7|           5|
    |add_ln112_fu_451_p2        |         +|   0|  0|  31|          24|          24|
    |and_ln112_36_fu_533_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_37_fu_547_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_38_fu_571_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_39_fu_577_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_40_fu_595_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_fu_471_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_264_p2       |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln112_21_fu_507_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln112_22_fu_513_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln112_fu_493_p2       |      icmp|   0|  0|  14|           7|           2|
    |or_ln112_15_fu_583_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_16_fu_609_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_559_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_312_p3     |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_300_p3     |    select|   0|  0|   6|           1|           4|
    |select_ln112_22_fu_539_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln112_23_fu_601_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln112_24_fu_615_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln112_fu_519_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_29_fu_527_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_30_fu_553_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_31_fu_565_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_32_fu_589_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_465_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 238|         106|         131|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten279_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_166                                 |   9|          2|    9|         18|
    |indvar_flatten279_fu_170                 |   9|          2|   11|         22|
    |j_fu_162                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   56|        112|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_166                          |   9|   0|    9|          0|
    |indvar_flatten279_fu_170          |  11|   0|   11|          0|
    |j_fu_162                          |   7|   0|    7|          0|
    |select_ln112_24_reg_663           |  24|   0|   24|          0|
    |tmp_49_reg_658                    |  24|   0|   24|          0|
    |zext_ln112_reg_648                |  10|   0|   64|         54|
    |zext_ln112_reg_648_pp0_iter1_reg  |  10|   0|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 100|   0|  208|        108|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338|  return value|
|C_8_address0                                                  |  out|   10|   ap_memory|                                                        C_8|         array|
|C_8_ce0                                                       |  out|    1|   ap_memory|                                                        C_8|         array|
|C_8_we0                                                       |  out|    1|   ap_memory|                                                        C_8|         array|
|C_8_d0                                                        |  out|   24|   ap_memory|                                                        C_8|         array|
|scale_8_reload                                                |   in|   24|     ap_none|                                             scale_8_reload|        scalar|
|scale_16_reload                                               |   in|   24|     ap_none|                                            scale_16_reload|        scalar|
|scale_24_reload                                               |   in|   24|     ap_none|                                            scale_24_reload|        scalar|
|scale_32_reload                                               |   in|   24|     ap_none|                                            scale_32_reload|        scalar|
|scale_40_reload                                               |   in|   24|     ap_none|                                            scale_40_reload|        scalar|
|scale_48_reload                                               |   in|   24|     ap_none|                                            scale_48_reload|        scalar|
|scale_56_reload                                               |   in|   24|     ap_none|                                            scale_56_reload|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0  |  out|   10|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0       |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0        |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:110]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:109]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten279 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_15, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_14, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_13, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_12, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_11, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_10, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_9, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_8, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 26 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 27 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 28 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 29 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 30 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 31 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 32 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten279"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 0, i9 %i" [top.cpp:109]   --->   Operation 34 'store' 'store_ln109' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 8, i7 %j" [top.cpp:110]   --->   Operation 35 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body119.8"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten279_load = load i11 %indvar_flatten279" [top.cpp:109]   --->   Operation 37 'load' 'indvar_flatten279_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.94ns)   --->   "%icmp_ln109 = icmp_eq  i11 %indvar_flatten279_load, i11 1024" [top.cpp:109]   --->   Operation 38 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.94ns)   --->   "%add_ln109 = add i11 %indvar_flatten279_load, i11 1" [top.cpp:109]   --->   Operation 39 'add' 'add_ln109' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc135.8, void %for.body119.9.preheader.exitStub" [top.cpp:109]   --->   Operation 40 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:109]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:109]   --->   Operation 42 'load' 'i_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i7 %j_load" [top.cpp:109]   --->   Operation 43 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.92ns)   --->   "%add_ln109_8 = add i9 %i_load, i9 1" [top.cpp:109]   --->   Operation 44 'add' 'add_ln109_8' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:110]   --->   Operation 45 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.44ns)   --->   "%select_ln110 = select i1 %tmp, i6 8, i6 %trunc_ln109" [top.cpp:110]   --->   Operation 46 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln110" [top.cpp:109]   --->   Operation 47 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %tmp, i9 %add_ln109_8, i9 %i_load" [top.cpp:109]   --->   Operation 48 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i9 %select_ln109" [top.cpp:110]   --->   Operation 49 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln110_8 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln110, i32 4, i32 5" [top.cpp:110]   --->   Operation 50 'partselect' 'lshr_ln110_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln110, i2 %lshr_ln110_8" [top.cpp:112]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %tmp_s" [top.cpp:112]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 53 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:112]   --->   Operation 54 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 55 [1/1] (0.77ns)   --->   "%tmp_49 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i6, i6 8, i24 %scale_8_reload_read, i6 16, i24 %scale_16_reload_read, i6 24, i24 %scale_24_reload_read, i6 32, i24 %scale_32_reload_read, i6 40, i24 %scale_40_reload_read, i6 48, i24 %scale_48_reload_read, i6 56, i24 %scale_56_reload_read, i24 0, i6 %select_ln110" [top.cpp:112]   --->   Operation 55 'sparsemux' 'tmp_49' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.88ns)   --->   "%add_ln110 = add i7 %zext_ln109, i7 16" [top.cpp:110]   --->   Operation 56 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.48ns)   --->   "%store_ln109 = store i11 %add_ln109, i11 %indvar_flatten279" [top.cpp:109]   --->   Operation 57 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 %select_ln109, i9 %i" [top.cpp:109]   --->   Operation 58 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %j" [top.cpp:110]   --->   Operation 59 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 60 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:112]   --->   Operation 60 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:112]   --->   Operation 61 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln112_8 = sext i24 %tmp_49" [top.cpp:112]   --->   Operation 62 'sext' 'sext_ln112_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.38ns)   --->   "%mul_ln112 = mul i48 %sext_ln112_8, i48 %sext_ln112" [top.cpp:112]   --->   Operation 63 'mul' 'mul_ln112' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 47" [top.cpp:112]   --->   Operation 64 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln112_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln112, i32 16, i32 39" [top.cpp:112]   --->   Operation 65 'partselect' 'trunc_ln112_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 15" [top.cpp:112]   --->   Operation 66 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 39" [top.cpp:112]   --->   Operation 67 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln112_8 = zext i1 %tmp_105" [top.cpp:112]   --->   Operation 68 'zext' 'zext_ln112_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.10ns)   --->   "%add_ln112 = add i24 %trunc_ln112_8, i24 %zext_ln112_8" [top.cpp:112]   --->   Operation 69 'add' 'add_ln112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln112, i32 23" [top.cpp:112]   --->   Operation 70 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%xor_ln112 = xor i1 %tmp_107, i1 1" [top.cpp:112]   --->   Operation 71 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112 = and i1 %tmp_106, i1 %xor_ln112" [top.cpp:112]   --->   Operation 72 'and' 'and_ln112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_39)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 73 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln112, i32 41" [top.cpp:112]   --->   Operation 74 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.89ns)   --->   "%icmp_ln112 = icmp_eq  i7 %tmp_50, i7 127" [top.cpp:112]   --->   Operation 75 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 76 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.90ns)   --->   "%icmp_ln112_21 = icmp_eq  i8 %tmp_51, i8 255" [top.cpp:112]   --->   Operation 77 'icmp' 'icmp_ln112_21' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.90ns)   --->   "%icmp_ln112_22 = icmp_eq  i8 %tmp_51, i8 0" [top.cpp:112]   --->   Operation 78 'icmp' 'icmp_ln112_22' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_38)   --->   "%select_ln112 = select i1 %and_ln112, i1 %icmp_ln112_21, i1 %icmp_ln112_22" [top.cpp:112]   --->   Operation 79 'select' 'select_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_39)   --->   "%xor_ln112_29 = xor i1 %tmp_108, i1 1" [top.cpp:112]   --->   Operation 80 'xor' 'xor_ln112_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_39)   --->   "%and_ln112_36 = and i1 %icmp_ln112, i1 %xor_ln112_29" [top.cpp:112]   --->   Operation 81 'and' 'and_ln112_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_39)   --->   "%select_ln112_22 = select i1 %and_ln112, i1 %and_ln112_36, i1 %icmp_ln112_21" [top.cpp:112]   --->   Operation 82 'select' 'select_ln112_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_16)   --->   "%and_ln112_37 = and i1 %and_ln112, i1 %icmp_ln112_21" [top.cpp:112]   --->   Operation 83 'and' 'and_ln112_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_38)   --->   "%xor_ln112_30 = xor i1 %select_ln112, i1 1" [top.cpp:112]   --->   Operation 84 'xor' 'xor_ln112_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_38)   --->   "%or_ln112 = or i1 %tmp_107, i1 %xor_ln112_30" [top.cpp:112]   --->   Operation 85 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_38)   --->   "%xor_ln112_31 = xor i1 %tmp_104, i1 1" [top.cpp:112]   --->   Operation 86 'xor' 'xor_ln112_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_38 = and i1 %or_ln112, i1 %xor_ln112_31" [top.cpp:112]   --->   Operation 87 'and' 'and_ln112_38' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_39 = and i1 %tmp_107, i1 %select_ln112_22" [top.cpp:112]   --->   Operation 88 'and' 'and_ln112_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_16)   --->   "%or_ln112_15 = or i1 %and_ln112_37, i1 %and_ln112_39" [top.cpp:112]   --->   Operation 89 'or' 'or_ln112_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_16)   --->   "%xor_ln112_32 = xor i1 %or_ln112_15, i1 1" [top.cpp:112]   --->   Operation 90 'xor' 'xor_ln112_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_16)   --->   "%and_ln112_40 = and i1 %tmp_104, i1 %xor_ln112_32" [top.cpp:112]   --->   Operation 91 'and' 'and_ln112_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_24)   --->   "%select_ln112_23 = select i1 %and_ln112_38, i24 8388607, i24 8388608" [top.cpp:112]   --->   Operation 92 'select' 'select_ln112_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln112_16 = or i1 %and_ln112_38, i1 %and_ln112_40" [top.cpp:112]   --->   Operation 93 'or' 'or_ln112_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln112_24 = select i1 %or_ln112_16, i24 %select_ln112_23, i24 %add_ln112" [top.cpp:112]   --->   Operation 94 'select' 'select_ln112_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:111]   --->   Operation 97 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 98 'getelementptr' 'C_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln112 = store i24 %select_ln112_24, i10 %C_8_addr" [top.cpp:112]   --->   Operation 99 'store' 'store_ln112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body119.8" [top.cpp:110]   --->   Operation 100 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_15]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_14]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_13]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_12]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_11]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_10]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ scale_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_16_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_24_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_32_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_40_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_48_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_56_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 0100]
i                                                        (alloca           ) [ 0100]
indvar_flatten279                                        (alloca           ) [ 0100]
specmemcore_ln0                                          (specmemcore      ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
scale_56_reload_read                                     (read             ) [ 0000]
scale_48_reload_read                                     (read             ) [ 0000]
scale_40_reload_read                                     (read             ) [ 0000]
scale_32_reload_read                                     (read             ) [ 0000]
scale_24_reload_read                                     (read             ) [ 0000]
scale_16_reload_read                                     (read             ) [ 0000]
scale_8_reload_read                                      (read             ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
indvar_flatten279_load                                   (load             ) [ 0000]
icmp_ln109                                               (icmp             ) [ 0110]
add_ln109                                                (add              ) [ 0000]
br_ln109                                                 (br               ) [ 0000]
j_load                                                   (load             ) [ 0000]
i_load                                                   (load             ) [ 0000]
trunc_ln109                                              (trunc            ) [ 0000]
add_ln109_8                                              (add              ) [ 0000]
tmp                                                      (bitselect        ) [ 0000]
select_ln110                                             (select           ) [ 0000]
zext_ln109                                               (zext             ) [ 0000]
select_ln109                                             (select           ) [ 0000]
trunc_ln110                                              (trunc            ) [ 0000]
lshr_ln110_8                                             (partselect       ) [ 0000]
tmp_s                                                    (bitconcatenate   ) [ 0000]
zext_ln112                                               (zext             ) [ 0111]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr (getelementptr    ) [ 0110]
tmp_49                                                   (sparsemux        ) [ 0110]
add_ln110                                                (add              ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load (load             ) [ 0000]
sext_ln112                                               (sext             ) [ 0000]
sext_ln112_8                                             (sext             ) [ 0000]
mul_ln112                                                (mul              ) [ 0000]
tmp_104                                                  (bitselect        ) [ 0000]
trunc_ln112_8                                            (partselect       ) [ 0000]
tmp_105                                                  (bitselect        ) [ 0000]
tmp_106                                                  (bitselect        ) [ 0000]
zext_ln112_8                                             (zext             ) [ 0000]
add_ln112                                                (add              ) [ 0000]
tmp_107                                                  (bitselect        ) [ 0000]
xor_ln112                                                (xor              ) [ 0000]
and_ln112                                                (and              ) [ 0000]
tmp_108                                                  (bitselect        ) [ 0000]
tmp_50                                                   (partselect       ) [ 0000]
icmp_ln112                                               (icmp             ) [ 0000]
tmp_51                                                   (partselect       ) [ 0000]
icmp_ln112_21                                            (icmp             ) [ 0000]
icmp_ln112_22                                            (icmp             ) [ 0000]
select_ln112                                             (select           ) [ 0000]
xor_ln112_29                                             (xor              ) [ 0000]
and_ln112_36                                             (and              ) [ 0000]
select_ln112_22                                          (select           ) [ 0000]
and_ln112_37                                             (and              ) [ 0000]
xor_ln112_30                                             (xor              ) [ 0000]
or_ln112                                                 (or               ) [ 0000]
xor_ln112_31                                             (xor              ) [ 0000]
and_ln112_38                                             (and              ) [ 0000]
and_ln112_39                                             (and              ) [ 0000]
or_ln112_15                                              (or               ) [ 0000]
xor_ln112_32                                             (xor              ) [ 0000]
and_ln112_40                                             (and              ) [ 0000]
select_ln112_23                                          (select           ) [ 0000]
or_ln112_16                                              (or               ) [ 0000]
select_ln112_24                                          (select           ) [ 0101]
specloopname_ln0                                         (specloopname     ) [ 0000]
speclooptripcount_ln0                                    (speclooptripcount) [ 0000]
specpipeline_ln111                                       (specpipeline     ) [ 0000]
C_8_addr                                                 (getelementptr    ) [ 0000]
store_ln112                                              (store            ) [ 0000]
br_ln110                                                 (br               ) [ 0000]
ret_ln0                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_15"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="scale_8_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_8_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="scale_16_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_16_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="scale_24_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_24_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scale_32_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_32_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="scale_40_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_40_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="scale_48_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_48_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="scale_56_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_56_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.7i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="j_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten279_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten279/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="scale_56_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_56_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="scale_48_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_48_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="scale_40_reload_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_40_reload_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="scale_32_reload_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="0" index="1" bw="24" slack="0"/>
<pin id="195" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_32_reload_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="scale_24_reload_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_24_reload_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="scale_16_reload_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="24" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_16_reload_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="scale_8_reload_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_8_reload_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="C_8_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="2"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_8_addr/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln112_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="1"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln112_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="0"/>
<pin id="245" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln109_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln110_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten279_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten279_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln109_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln109_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="j_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln109_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln109_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_8/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln110_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln109_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln109_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="0" index="2" bw="9" slack="0"/>
<pin id="316" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln110_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="lshr_ln110_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="0" index="3" bw="4" slack="0"/>
<pin id="329" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln110_8/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="2" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln112_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_49_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="0" index="2" bw="24" slack="0"/>
<pin id="351" dir="0" index="3" bw="6" slack="0"/>
<pin id="352" dir="0" index="4" bw="24" slack="0"/>
<pin id="353" dir="0" index="5" bw="6" slack="0"/>
<pin id="354" dir="0" index="6" bw="24" slack="0"/>
<pin id="355" dir="0" index="7" bw="6" slack="0"/>
<pin id="356" dir="0" index="8" bw="24" slack="0"/>
<pin id="357" dir="0" index="9" bw="6" slack="0"/>
<pin id="358" dir="0" index="10" bw="24" slack="0"/>
<pin id="359" dir="0" index="11" bw="6" slack="0"/>
<pin id="360" dir="0" index="12" bw="24" slack="0"/>
<pin id="361" dir="0" index="13" bw="6" slack="0"/>
<pin id="362" dir="0" index="14" bw="24" slack="0"/>
<pin id="363" dir="0" index="15" bw="24" slack="0"/>
<pin id="364" dir="0" index="16" bw="6" slack="0"/>
<pin id="365" dir="1" index="17" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln110_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln109_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="11" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln109_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="9" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln110_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln112_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="24" slack="0"/>
<pin id="406" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln112_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="24" slack="1"/>
<pin id="411" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_8/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_104_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="48" slack="0"/>
<pin id="416" dir="0" index="2" bw="7" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln112_8_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="24" slack="0"/>
<pin id="423" dir="0" index="1" bw="48" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln112_8/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_105_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="48" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_106_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="48" slack="0"/>
<pin id="442" dir="0" index="2" bw="7" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln112_8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_8/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln112_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="24" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_107_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="24" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_107/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln112_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln112_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_108_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="48" slack="0"/>
<pin id="480" dir="0" index="2" bw="7" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_108/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_50_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="48" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln112_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_51_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="48" slack="0"/>
<pin id="502" dir="0" index="2" bw="7" slack="0"/>
<pin id="503" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln112_21_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_21/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln112_22_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_22/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln112_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="xor_ln112_29_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_29/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln112_36_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_36/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln112_22_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_22/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln112_37_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_37/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln112_30_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_30/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln112_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln112_31_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_31/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln112_38_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_38/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="and_ln112_39_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_39/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln112_15_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_15/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="xor_ln112_32_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_32/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="and_ln112_40_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_40/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln112_23_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="24" slack="0"/>
<pin id="604" dir="0" index="2" bw="24" slack="0"/>
<pin id="605" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_23/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln112_16_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_16/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln112_24_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="24" slack="0"/>
<pin id="618" dir="0" index="2" bw="24" slack="0"/>
<pin id="619" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_24/2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="j_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="630" class="1005" name="i_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="0"/>
<pin id="632" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="637" class="1005" name="indvar_flatten279_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="0"/>
<pin id="639" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten279 "/>
</bind>
</comp>

<comp id="644" class="1005" name="icmp_ln109_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="648" class="1005" name="zext_ln112_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="2"/>
<pin id="650" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="653" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="1"/>
<pin id="655" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_49_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="24" slack="1"/>
<pin id="660" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="663" class="1005" name="select_ln112_24_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="24" slack="1"/>
<pin id="665" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="96" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="76" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="78" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="279" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="82" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="276" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="282" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="292" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="286" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="279" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="88" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="300" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="90" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="92" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="339"><net_src comp="94" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="320" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="324" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="366"><net_src comp="98" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="367"><net_src comp="86" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="368"><net_src comp="210" pin="2"/><net_sink comp="347" pin=2"/></net>

<net id="369"><net_src comp="100" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="370"><net_src comp="204" pin="2"/><net_sink comp="347" pin=4"/></net>

<net id="371"><net_src comp="102" pin="0"/><net_sink comp="347" pin=5"/></net>

<net id="372"><net_src comp="198" pin="2"/><net_sink comp="347" pin=6"/></net>

<net id="373"><net_src comp="104" pin="0"/><net_sink comp="347" pin=7"/></net>

<net id="374"><net_src comp="192" pin="2"/><net_sink comp="347" pin=8"/></net>

<net id="375"><net_src comp="106" pin="0"/><net_sink comp="347" pin=9"/></net>

<net id="376"><net_src comp="186" pin="2"/><net_sink comp="347" pin=10"/></net>

<net id="377"><net_src comp="108" pin="0"/><net_sink comp="347" pin=11"/></net>

<net id="378"><net_src comp="180" pin="2"/><net_sink comp="347" pin=12"/></net>

<net id="379"><net_src comp="110" pin="0"/><net_sink comp="347" pin=13"/></net>

<net id="380"><net_src comp="174" pin="2"/><net_sink comp="347" pin=14"/></net>

<net id="381"><net_src comp="112" pin="0"/><net_sink comp="347" pin=15"/></net>

<net id="382"><net_src comp="300" pin="3"/><net_sink comp="347" pin=16"/></net>

<net id="387"><net_src comp="308" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="114" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="270" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="312" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="383" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="223" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="418"><net_src comp="116" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="242" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="118" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="427"><net_src comp="120" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="242" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="122" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="124" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="436"><net_src comp="116" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="242" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="126" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="116" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="242" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="124" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="431" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="421" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="128" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="130" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="132" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="439" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="116" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="242" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="134" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="490"><net_src comp="136" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="242" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="138" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="140" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="142" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="242" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="134" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="144" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="499" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="146" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="471" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="507" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="513" pin="2"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="477" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="132" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="493" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="471" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="507" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="471" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="507" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="519" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="132" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="457" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="413" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="132" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="559" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="457" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="539" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="547" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="132" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="413" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="571" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="148" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="150" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="571" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="595" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="601" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="451" pin="2"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="162" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="633"><net_src comp="166" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="640"><net_src comp="170" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="647"><net_src comp="264" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="342" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="656"><net_src comp="216" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="661"><net_src comp="347" pin="17"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="666"><net_src comp="615" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="236" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_15 | {}
	Port: C_14 | {}
	Port: C_13 | {}
	Port: C_12 | {}
	Port: C_11 | {}
	Port: C_10 | {}
	Port: C_9 | {}
	Port: C_8 | {3 }
	Port: C_7 | {}
	Port: C_6 | {}
	Port: C_5 | {}
	Port: C_4 | {}
	Port: C_3 | {}
	Port: C_2 | {}
	Port: C_1 | {}
	Port: C_0 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_15 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_14 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_13 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_12 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_11 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_10 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_9 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_8 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_7 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_6 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_5 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_4 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_3 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_2 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_1 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : C_0 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : scale_8_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : scale_16_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : scale_24_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : scale_32_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : scale_40_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : scale_48_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : scale_56_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln110 : 1
		indvar_flatten279_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		j_load : 1
		i_load : 1
		trunc_ln109 : 2
		add_ln109_8 : 2
		tmp : 2
		select_ln110 : 3
		zext_ln109 : 4
		select_ln109 : 3
		trunc_ln110 : 4
		lshr_ln110_8 : 4
		tmp_s : 5
		zext_ln112 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load : 8
		tmp_49 : 4
		add_ln110 : 5
		store_ln109 : 3
		store_ln109 : 4
		store_ln110 : 6
	State 2
		sext_ln112 : 1
		mul_ln112 : 2
		tmp_104 : 3
		trunc_ln112_8 : 3
		tmp_105 : 3
		tmp_106 : 3
		zext_ln112_8 : 4
		add_ln112 : 5
		tmp_107 : 6
		xor_ln112 : 7
		and_ln112 : 7
		tmp_108 : 3
		tmp_50 : 3
		icmp_ln112 : 4
		tmp_51 : 3
		icmp_ln112_21 : 4
		icmp_ln112_22 : 4
		select_ln112 : 7
		xor_ln112_29 : 4
		and_ln112_36 : 5
		select_ln112_22 : 7
		and_ln112_37 : 7
		xor_ln112_30 : 8
		or_ln112 : 8
		xor_ln112_31 : 4
		and_ln112_38 : 8
		and_ln112_39 : 8
		or_ln112_15 : 8
		xor_ln112_32 : 8
		and_ln112_40 : 8
		select_ln112_23 : 8
		or_ln112_16 : 8
		select_ln112_24 : 8
	State 3
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln109_fu_270         |    0    |    0    |    18   |
|    add   |        add_ln109_8_fu_286        |    0    |    0    |    16   |
|          |         add_ln110_fu_383         |    0    |    0    |    13   |
|          |         add_ln112_fu_451         |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln110_fu_300       |    0    |    0    |    6    |
|          |        select_ln109_fu_312       |    0    |    0    |    8    |
|  select  |        select_ln112_fu_519       |    0    |    0    |    2    |
|          |      select_ln112_22_fu_539      |    0    |    0    |    2    |
|          |      select_ln112_23_fu_601      |    0    |    0    |    24   |
|          |      select_ln112_24_fu_615      |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln109_fu_264        |    0    |    0    |    18   |
|   icmp   |         icmp_ln112_fu_493        |    0    |    0    |    14   |
|          |       icmp_ln112_21_fu_507       |    0    |    0    |    15   |
|          |       icmp_ln112_22_fu_513       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln112_fu_242         |    2    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_49_fu_347          |    0    |    0    |    37   |
|----------|----------------------------------|---------|---------|---------|
|          |         and_ln112_fu_471         |    0    |    0    |    2    |
|          |        and_ln112_36_fu_533       |    0    |    0    |    2    |
|    and   |        and_ln112_37_fu_547       |    0    |    0    |    2    |
|          |        and_ln112_38_fu_571       |    0    |    0    |    2    |
|          |        and_ln112_39_fu_577       |    0    |    0    |    2    |
|          |        and_ln112_40_fu_595       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln112_fu_465         |    0    |    0    |    2    |
|          |        xor_ln112_29_fu_527       |    0    |    0    |    2    |
|    xor   |        xor_ln112_30_fu_553       |    0    |    0    |    2    |
|          |        xor_ln112_31_fu_565       |    0    |    0    |    2    |
|          |        xor_ln112_32_fu_589       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln112_fu_559         |    0    |    0    |    2    |
|    or    |        or_ln112_15_fu_583        |    0    |    0    |    2    |
|          |        or_ln112_16_fu_609        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | scale_56_reload_read_read_fu_174 |    0    |    0    |    0    |
|          | scale_48_reload_read_read_fu_180 |    0    |    0    |    0    |
|          | scale_40_reload_read_read_fu_186 |    0    |    0    |    0    |
|   read   | scale_32_reload_read_read_fu_192 |    0    |    0    |    0    |
|          | scale_24_reload_read_read_fu_198 |    0    |    0    |    0    |
|          | scale_16_reload_read_read_fu_204 |    0    |    0    |    0    |
|          |  scale_8_reload_read_read_fu_210 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln109_fu_282        |    0    |    0    |    0    |
|          |        trunc_ln110_fu_320        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_292            |    0    |    0    |    0    |
|          |          tmp_104_fu_413          |    0    |    0    |    0    |
| bitselect|          tmp_105_fu_431          |    0    |    0    |    0    |
|          |          tmp_106_fu_439          |    0    |    0    |    0    |
|          |          tmp_107_fu_457          |    0    |    0    |    0    |
|          |          tmp_108_fu_477          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln109_fu_308        |    0    |    0    |    0    |
|   zext   |         zext_ln112_fu_342        |    0    |    0    |    0    |
|          |        zext_ln112_8_fu_447       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        lshr_ln110_8_fu_324       |    0    |    0    |    0    |
|partselect|       trunc_ln112_8_fu_421       |    0    |    0    |    0    |
|          |           tmp_50_fu_485          |    0    |    0    |    0    |
|          |           tmp_51_fu_499          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_334           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |         sext_ln112_fu_404        |    0    |    0    |    0    |
|          |        sext_ln112_8_fu_409       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   310   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                            i_reg_630                           |    9   |
|                       icmp_ln109_reg_644                       |    1   |
|                    indvar_flatten279_reg_637                   |   11   |
|                            j_reg_623                           |    7   |
|                     select_ln112_24_reg_663                    |   24   |
|                         tmp_49_reg_658                         |   24   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_reg_653|   10   |
|                       zext_ln112_reg_648                       |   64   |
+----------------------------------------------------------------+--------+
|                              Total                             |   150  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_223 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   20   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   310  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   150  |   319  |
+-----------+--------+--------+--------+--------+
