@article{pedram1996power,
  title={Power minimization in IC design: principles and applications},
  author={Pedram, Massoud},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  volume={1},
  number={1},
  pages={3--56},
  year={1996},
  publisher={ACM}
}

@ARTICLE{841927, 
author={Qing Wu and Pedram, M. and Xunwei Wu}, 
journal={Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on}, 
title={Clock-gating and its application to low power design of sequential circuits}, 
year={2000}, 
month={Mar}, 
volume={47}, 
number={3}, 
pages={415-420}, 
keywords={CMOS logic circuits;flip-flops;logic design;low-power electronics;sequential circuits;timing;active cycles;clock behavior modelling;clock gating techniques;flip flops;low power design;power dissipation;sequential circuits;triggering transition;CMOS logic circuits;Circuit synthesis;Clocks;Latches;Logic design;Power dissipation;Power engineering and energy;Sequential circuits;Signal synthesis;Synchronous generators}, 
doi={10.1109/81.841927}, 
ISSN={1057-7122}
}

@inproceedings{tellez1995activity,
  title={Activity-driven clock design for low power circuits},
  author={T{\'e}llez, Gustavo E and Farrahi, Amir and Sarrafzadeh, Majid},
  booktitle={Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design},
  pages={62--65},
  year={1995},
  organization={IEEE Computer Society}
}

@article{benini1999symbolic,
  title={Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers},
  author={Benini, Luca and De Micheli, Giovanni and Macii, Enrico and Poncino, Massimo and Scarsi, Riccardo},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  volume={4},
  number={4},
  pages={351--375},
  year={1999},
  publisher={ACM}
}

@inproceedings{hurst2008automatic,
  title={Automatic synthesis of clock gating logic with controlled netlist perturbation},
  author={Hurst, Aaron P},
  booktitle={Proceedings of the 45th annual Design Automation Conference},
  pages={654--657},
  year={2008},
  organization={ACM}
}

@INPROCEEDINGS{han2012synthesis, 
author={Inhak Han and Youngsoo Shin}, 
booktitle={IC Design Technology (ICICDT), 2012 IEEE International Conference on}, 
title={Synthesis of clock gating logic through factored form matching}, 
year={2012}, 
month={May}, 
pages={1-4}, 
keywords={Boolean functions;combinational circuits;logic design;trees (mathematics);Boolean division;RTL clock gating;automatic synthesis;clock gating logic synthesis;combinational logic;factored form matching;factoring tree;gate level;gate-level clock gating synthesis;gating conditions;register transfer level;Approximation methods;Clocks;Design automation;Logic gates;Registers;Runtime;Vectors}, 
doi={10.1109/ICICDT.2012.6232835}, 
ISSN={pending}
}

@ARTICLE{paik2012clock, 
author={Seungwhun Paik and Inhak Han and Sangmin Kim and Youngsoo Shin}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Clock Gating Synthesis of Pulsed-Latch Circuits}, 
year={2012}, 
month={July}, 
volume={31}, 
number={7}, 
pages={1019-1030}, 
keywords={clocks;logic circuits;logic design;logic gates;pulse generators;Boolean division;Boolean gating conditions;clock-gating logic automatic synthesis;computer-aided design tools;power consumption reduction;pulse generators;pulsed-latch circuits;size 45 nm;Approximation methods;Capacitance;Clocks;Latches;Logic gates;Power demand;Registers;Clock gating;gating function;pulse generator;pulsed-latch}, 
doi={10.1109/TCAD.2012.2185235}, 
ISSN={0278-0070}
}

@INPROCEEDINGS{arbel2009resurrecting, 
author={Arbel, E. and Eisner, C. and Rokhlenko, O.}, 
booktitle={Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE}, 
title={Resurrecting infeasible clock-gating functions}, 
year={2009}, 
month={July}, 
pages={160-165}, 
keywords={integrated circuit design;microprocessor chips;optimisation;automatic clock gating tool;infeasible clock gating functions;optimization techniques;post-processing phase;timing violation;Algorithm design and analysis;Chip scale packaging;Clocks;Clustering algorithms;Design optimization;Energy consumption;Energy efficiency;Laboratories;Permission;Timing;Approximation;Clock gating;Clustering;Low power}, 
ISSN={0738-100X}
}
