<<<<<<< HEAD
# do /tmp/tmp.UGdaswgAlP/do.do 
=======
# do /tmp/tmp.d39yB4MEnw/do.do 
>>>>>>> counters
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/lc3b_types.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/lc3b_types.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/plus2.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/plus2.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/register.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/register.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/mux2.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/mux2.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/benable.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/benable.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module benable
# 
# Top level modules:
# 	benable
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/badder.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/badder.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module badder
# 
# Top level modules:
# 	badder
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/mux4.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/mux4.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/mux8.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/mux8.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux8
# 
# Top level modules:
# 	mux8
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/shiftunit.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/shiftunit.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shiftunit
# 
# Top level modules:
# 	shiftunit
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/l2_cache_set.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_set_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache_set
# 
# Top level modules:
# 	l2_cache_set
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/l2_cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache_datapath
# 
# Top level modules:
# 	l2_cache_datapath
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/l2_cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache_control
# 
# Top level modules:
# 	l2_cache_control
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/l2_cache_block.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_block_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache_block
# 
# Top level modules:
# 	l2_cache_block
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/l2_cache.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache
# 
# Top level modules:
# 	l2_cache
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/forwarding_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package forwarding_unit_sv_unit
# -- Importing package lc3b_types
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/cache_set.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/cache_set.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_set_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_set
# 
# Top level modules:
# 	cache_set
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/cache_datapath.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/cache_datapath.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/cache_control.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/cache_control.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/cache_block.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/cache_block.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_block_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_block
# 
# Top level modules:
# 	cache_block
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/cache.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/cache.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/arbiter.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/arbiter.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package arbiter_sv_unit
# -- Importing package lc3b_types
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/control_rom.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/control_rom.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_rom_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/buffer.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/buffer.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package buffer_sv_unit
# -- Importing package lc3b_types
# -- Compiling module buffer
# 
# Top level modules:
# 	buffer
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/mem_datapath.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/mem_datapath.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mem_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_datapath
# 
# Top level modules:
# 	mem_datapath
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/if_datapath.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/if_datapath.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package if_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module if_datapath
# 
# Top level modules:
# 	if_datapath
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/id_datapath.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/id_datapath.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package id_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module id_datapath
# 
# Top level modules:
# 	id_datapath
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/ex_datapath.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/ex_datapath.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ex_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ex_datapath
# 
# Top level modules:
# 	ex_datapath
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/byte_insert.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/byte_insert.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package byte_insert_sv_unit
# -- Importing package lc3b_types
# -- Compiling module byte_insert
# 
# Top level modules:
# 	byte_insert
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/lru.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/lru.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lru_sv_unit
# -- Importing package lc3b_types
# -- Compiling module lru
# 
# Top level modules:
# 	lru
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/cpu_datapath.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/cpu_datapath.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cpu_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpu_datapath
# 
# Top level modules:
# 	cpu_datapath
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/adj.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/adj.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# 
# Top level modules:
# 	adj
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/alu.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/alu.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/gencc.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/gencc.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/ir.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/ir.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ir_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ir
# 
# Top level modules:
# 	ir
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/regfile.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/regfile.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/udj.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/udj.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package udj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module udj
# 
# Top level modules:
# 	udj
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/adjns.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/adjns.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adjns_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adjns
# 
# Top level modules:
# 	adjns
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/udjns.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/udjns.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package udjns_sv_unit
# -- Importing package lc3b_types
# -- Compiling module udjns
# 
# Top level modules:
# 	udjns
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/cpu.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/mem_io.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mem_io_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mem_io
# 
# Top level modules:
<<<<<<< HEAD
# 	cpu
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/mp3.sv}
=======
# 	mem_io
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/l2_cache.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache
# 
# Top level modules:
# 	l2_cache
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/l2_cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache_datapath
# 
# Top level modules:
# 	l2_cache_datapath
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/l2_cache_block.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_block_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache_block
# 
# Top level modules:
# 	l2_cache_block
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/l2_cache_set.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_set_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache_set
# 
# Top level modules:
# 	l2_cache_set
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/l2_cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package l2_cache_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module l2_cache_control
# 
# Top level modules:
# 	l2_cache_control
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/cpu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cpu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# 
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/mp3_tb.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/mp3_tb.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
<<<<<<< HEAD
# vlog -sv -work work +incdir+/home/tdubey3/fmax_420/mp3 {/home/tdubey3/fmax_420/mp3/physical_memory.sv}
=======
# vlog -sv -work work +incdir+/home/rmathur2/fmax_420/mp3 {/home/rmathur2/fmax_420/mp3/physical_memory.sv}
>>>>>>> counters
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp3_tb 
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.lc3b_types
# Loading work.mp3_sv_unit
# Loading work.mp3
# Loading work.cpu_sv_unit
# Loading work.cpu
# Loading work.cpu_datapath_sv_unit
# Loading work.cpu_datapath
# Loading work.if_datapath_sv_unit
# Loading work.if_datapath
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.mux8
# Loading work.mux4
# Loading work.mux2
# Loading work.register
# Loading work.plus2
# Loading work.buffer_sv_unit
# Loading work.buffer
# Loading work.id_datapath_sv_unit
# Loading work.id_datapath
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.control_rom_sv_unit
# Loading work.control_rom
# Loading work.ex_datapath_sv_unit
# Loading work.ex_datapath
# Loading work.badder
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.adjns_sv_unit
# Loading work.adjns
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.forwarding_unit_sv_unit
# Loading work.forwarding_unit
# Loading work.mem_datapath_sv_unit
# Loading work.mem_datapath
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.shiftunit
# Loading work.udjns_sv_unit
# Loading work.udjns
# Loading work.udj_sv_unit
# Loading work.udj
# Loading work.benable
# Loading work.mem_io_sv_unit
# Loading work.mem_io
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.byte_insert_sv_unit
# Loading work.byte_insert
# Loading work.cache_block_sv_unit
# Loading work.cache_block
# Loading work.cache_set_sv_unit
# Loading work.cache_set
# Loading work.lru_sv_unit
# Loading work.lru
# Loading work.cache_control_sv_unit
# Loading work.cache_control
# Loading work.arbiter_sv_unit
# Loading work.arbiter
# Loading work.l2_cache_sv_unit
# Loading work.l2_cache
# Loading work.l2_cache_datapath_sv_unit
# Loading work.l2_cache_datapath
# Loading work.l2_cache_block_sv_unit
# Loading work.l2_cache_block
# Loading work.l2_cache_set_sv_unit
# Loading work.l2_cache_set
# Loading work.l2_cache_control_sv_unit
# Loading work.l2_cache_control
# Loading work.physical_memory
<<<<<<< HEAD
# ** Warning: (vsim-3017) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Too few port connections. Expected 31, found 13.
#         Region: /mp3_tb/dut/mcpu/cpu_datapath/if_id_buf
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'br_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'alu_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'pc_br_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'mar_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'mdr_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'src1_data_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'src2_data_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'dest_data_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'ctrl_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'ctrl_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'alu_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'pc_br_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'mar_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'mdr_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'src1_data_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'src2_data_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'dest_data_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(104): [TFMPC] - Missing connection for port 'br_out'.
# ** Warning: (vsim-3017) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Too few port connections. Expected 31, found 19.
#         Region: /mp3_tb/dut/mcpu/cpu_datapath/id_ex_buf
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'br_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'alu_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'pc_br_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'mar_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'mdr_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'dest_data_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'alu_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'pc_br_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'mar_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'mdr_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'dest_data_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(168): [TFMPC] - Missing connection for port 'br_out'.
# ** Warning: (vsim-3017) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(222): [TFMPC] - Too few port connections. Expected 27, found 25.
#         Region: /mp3_tb/dut/mcpu/cpu_datapath/hot_box
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(222): [TFMPC] - Missing connection for port 'mem_forward_a'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(222): [TFMPC] - Missing connection for port 'mem_forward_b'.
# ** Warning: (vsim-3017) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Too few port connections. Expected 31, found 23.
#         Region: /mp3_tb/dut/mcpu/cpu_datapath/ex_mem_buf
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Missing connection for port 'br_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Missing connection for port 'mar_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Missing connection for port 'mdr_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Missing connection for port 'dest_data_in'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Missing connection for port 'mar_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Missing connection for port 'mdr_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Missing connection for port 'dest_data_out'.
# ** Warning: (vsim-3722) /home/tdubey3/fmax_420/mp3/cpu_datapath.sv(250): [TFMPC] - Missing connection for port 'br_out'.
=======
# ** Warning: (vsim-3017) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Too few port connections. Expected 30, found 12.
#         Region: /mp3_tb/dut/mcpu/cpu_datapath/if_id_buf
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'br_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'alu_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'pc_br_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'mar_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'mdr_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'src1_data_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'src2_data_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'dest_data_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'ctrl_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'ctrl_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'alu_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'pc_br_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'mar_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'mdr_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'src1_data_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'src2_data_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'dest_data_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(105): [TFMPC] - Missing connection for port 'br_out'.
# ** Warning: (vsim-3017) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Too few port connections. Expected 30, found 18.
#         Region: /mp3_tb/dut/mcpu/cpu_datapath/id_ex_buf
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'br_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'alu_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'pc_br_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'mar_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'mdr_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'dest_data_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'alu_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'pc_br_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'mar_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'mdr_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'dest_data_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(154): [TFMPC] - Missing connection for port 'br_out'.
# ** Warning: (vsim-3017) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Too few port connections. Expected 30, found 22.
#         Region: /mp3_tb/dut/mcpu/cpu_datapath/ex_mem_buf
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Missing connection for port 'br_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Missing connection for port 'mar_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Missing connection for port 'mdr_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Missing connection for port 'dest_data_in'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Missing connection for port 'mar_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Missing connection for port 'mdr_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Missing connection for port 'dest_data_out'.
# ** Warning: (vsim-3722) /home/rmathur2/fmax_420/mp3/cpu_datapath.sv(197): [TFMPC] - Missing connection for port 'br_out'.
>>>>>>> counters
# 
#add wave *
#view structure
#view signals
# add list -radix hexadecimal {/mp3_tb/dut/mcpu/cpu_datapath/id/rfile/data}
# run 10000000ns
<<<<<<< HEAD
# write list /tmp/tmp.UGdaswgAlP/test_list.lst
# exit
=======
# Break key hit 
# Break in Module plus2 at /home/rmathur2/fmax_420/mp3/plus2.sv line 8
# Stopped at /home/rmathur2/fmax_420/mp3/plus2.sv line 8 
# Simulation Breakpoint: Break in Module plus2 at /home/rmathur2/fmax_420/mp3/plus2.sv line 8
# MACRO /tmp/tmp.d39yB4MEnw/do.do PAUSED at line 58
# Break key hit 
# Break key hit 
# Break key hit 
>>>>>>> counters
