<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/aarch64/gc/shenandoah/shenandoahBarrierSetAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../../../style.css" />
  </head>
<body>
<center><a href="c1/shenandoahBarrierSetC1_aarch64.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../index.html" target="_top">index</a> <a href="shenandoahBarrierSetAssembler_aarch64.hpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/gc/shenandoah/shenandoahBarrierSetAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 447,63 ***</span>
    __ tbnz(rscratch2, ShenandoahHeap::EVACUATION_BITPOS, slowpath);
  
    __ bind(done);
  }
  
<span class="line-modified">! </span>
<span class="line-modified">! void ShenandoahBarrierSetAssembler::cmpxchg_oop(MacroAssembler* masm, Register addr, Register expected, Register new_val,</span>
<span class="line-modified">!                                                 bool acquire, bool release, bool weak, bool is_cae,</span>
                                                  Register result) {
    Register tmp1 = rscratch1;
    Register tmp2 = rscratch2;
    bool is_narrow = UseCompressedOops;
    Assembler::operand_size size = is_narrow ? Assembler::word : Assembler::xword;
  
    assert_different_registers(addr, expected, new_val, tmp1, tmp2);
  
<span class="line-modified">!   Label retry, done, fail;</span>
  
<span class="line-modified">!   // CAS, using LL/SC pair.</span>
<span class="line-modified">!   __ bind(retry);</span>
<span class="line-modified">!   __ load_exclusive(tmp1, addr, size, acquire);</span>
<span class="line-modified">!   if (is_narrow) {</span>
<span class="line-modified">!     __ cmpw(tmp1, expected);</span>
<span class="line-modified">!   } else {</span>
<span class="line-modified">!     __ cmp(tmp1, expected);</span>
<span class="line-modified">!   }</span>
<span class="line-modified">!   __ br(Assembler::NE, fail);</span>
<span class="line-modified">!   __ store_exclusive(tmp2, new_val, addr, size, release);</span>
<span class="line-modified">!   if (weak) {</span>
<span class="line-modified">!     __ cmpw(tmp2, 0u); // If the store fails, return NE to our caller</span>
<span class="line-modified">!   } else {</span>
<span class="line-modified">!     __ cbnzw(tmp2, retry);</span>
<span class="line-modified">!   }</span>
<span class="line-modified">!   __ b(done);</span>
  
<span class="line-removed">-  __  bind(fail);</span>
<span class="line-removed">-   // Check if rb(expected)==rb(tmp1)</span>
<span class="line-removed">-   // Shuffle registers so that we have memory value ready for next expected.</span>
<span class="line-removed">-   __ mov(tmp2, expected);</span>
<span class="line-removed">-   __ mov(expected, tmp1);</span>
    if (is_narrow) {
      __ decode_heap_oop(tmp1, tmp1);
<span class="line-removed">-     __ decode_heap_oop(tmp2, tmp2);</span>
    }
    resolve_forward_pointer(masm, tmp1);
<span class="line-modified">!   resolve_forward_pointer(masm, tmp2);</span>
<span class="line-modified">!   __ cmp(tmp1, tmp2);</span>
<span class="line-modified">!   // Retry with expected now being the value we just loaded from addr.</span>
<span class="line-modified">!   __ br(Assembler::EQ, retry);</span>
<span class="line-modified">!   if (is_cae &amp;&amp; is_narrow) {</span>
<span class="line-modified">!     // For cmp-and-exchange and narrow oops, we need to restore</span>
<span class="line-modified">!     // the compressed old-value. We moved it to &#39;expected&#39; a few lines up.</span>
<span class="line-modified">!     __ mov(tmp1, expected);</span>
    }
    __ bind(done);
  
    if (is_cae) {
<span class="line-modified">!     __ mov(result, tmp1);</span>
    } else {
      __ cset(result, Assembler::EQ);
    }
  }
  
<span class="line-new-header">--- 447,194 ---</span>
    __ tbnz(rscratch2, ShenandoahHeap::EVACUATION_BITPOS, slowpath);
  
    __ bind(done);
  }
  
<span class="line-modified">! // Special Shenandoah CAS implementation that handles false negatives due</span>
<span class="line-modified">! // to concurrent evacuation.  The service is more complex than a</span>
<span class="line-modified">! // traditional CAS operation because the CAS operation is intended to</span>
<span class="line-added">+ // succeed if the reference at addr exactly matches expected or if the</span>
<span class="line-added">+ // reference at addr holds a pointer to a from-space object that has</span>
<span class="line-added">+ // been relocated to the location named by expected.  There are two</span>
<span class="line-added">+ // races that must be addressed:</span>
<span class="line-added">+ //  a) A parallel thread may mutate the contents of addr so that it points</span>
<span class="line-added">+ //     to a different object.  In this case, the CAS operation should fail.</span>
<span class="line-added">+ //  b) A parallel thread may heal the contents of addr, replacing a</span>
<span class="line-added">+ //     from-space pointer held in addr with the to-space pointer</span>
<span class="line-added">+ //     representing the new location of the object.</span>
<span class="line-added">+ // Upon entry to cmpxchg_oop, it is assured that new_val equals NULL</span>
<span class="line-added">+ // or it refers to an object that is not being evacuated out of</span>
<span class="line-added">+ // from-space, or it refers to the to-space version of an object that</span>
<span class="line-added">+ // is being evacuated out of from-space.</span>
<span class="line-added">+ //</span>
<span class="line-added">+ // By default, this operation implements sequential consistency and the</span>
<span class="line-added">+ // value held in the result register following execution of the</span>
<span class="line-added">+ // generated code sequence is 0 to indicate failure of CAS, non-zero</span>
<span class="line-added">+ // to indicate success.  Arguments support variations on this theme:</span>
<span class="line-added">+ //</span>
<span class="line-added">+ //  acquire: Allow relaxation of the memory ordering on CAS from</span>
<span class="line-added">+ //           sequential consistency.  This can be useful when</span>
<span class="line-added">+ //           sequential consistency is not required, such as when</span>
<span class="line-added">+ //           another sequentially consistent operation is already</span>
<span class="line-added">+ //           present in the execution stream.  If acquire, successful</span>
<span class="line-added">+ //           execution has the side effect of assuring that memory</span>
<span class="line-added">+ //           values updated by other threads and &quot;released&quot; will be</span>
<span class="line-added">+ //           visible to any read operations perfomed by this thread</span>
<span class="line-added">+ //           which follow this operation in program order.  This is a</span>
<span class="line-added">+ //           special optimization that should not be enabled by default.</span>
<span class="line-added">+ //  release: Allow relaxation of the memory ordering on CAS from</span>
<span class="line-added">+ //           sequential consistency.  This can be useful when</span>
<span class="line-added">+ //           sequential consistency is not required, such as when</span>
<span class="line-added">+ //           another sequentially consistent operation is already</span>
<span class="line-added">+ //           present in the execution stream.  If release, successful</span>
<span class="line-added">+ //           completion of this operation has the side effect of</span>
<span class="line-added">+ //           assuring that all writes to memory performed by this</span>
<span class="line-added">+ //           thread that precede this operation in program order are</span>
<span class="line-added">+ //           visible to all other threads that subsequently &quot;acquire&quot;</span>
<span class="line-added">+ //           before reading the respective memory values.  This is a</span>
<span class="line-added">+ //           special optimization that should not be enabled by default.</span>
<span class="line-added">+ //  is_cae:  This turns CAS (compare and swap) into CAE (compare and</span>
<span class="line-added">+ //           exchange).  This HotSpot convention is that CAE makes</span>
<span class="line-added">+ //           available to the caller the &quot;failure witness&quot;, which is</span>
<span class="line-added">+ //           the value that was stored in memory which did not match</span>
<span class="line-added">+ //           the expected value.  If is_cae, the result is the value</span>
<span class="line-added">+ //           most recently fetched from addr rather than a boolean</span>
<span class="line-added">+ //           success indicator.</span>
<span class="line-added">+ //</span>
<span class="line-added">+ // Clobbers rscratch1, rscratch2</span>
<span class="line-added">+ void ShenandoahBarrierSetAssembler::cmpxchg_oop(MacroAssembler* masm,</span>
<span class="line-added">+                                                 Register addr,</span>
<span class="line-added">+                                                 Register expected,</span>
<span class="line-added">+                                                 Register new_val,</span>
<span class="line-added">+                                                 bool acquire, bool release,</span>
<span class="line-added">+                                                 bool is_cae,</span>
                                                  Register result) {
    Register tmp1 = rscratch1;
    Register tmp2 = rscratch2;
    bool is_narrow = UseCompressedOops;
    Assembler::operand_size size = is_narrow ? Assembler::word : Assembler::xword;
  
    assert_different_registers(addr, expected, new_val, tmp1, tmp2);
  
<span class="line-modified">!   Label step4, done;</span>
  
<span class="line-modified">!   // There are two ways to reach this label.  Initial entry into the</span>
<span class="line-modified">!   // cmpxchg_oop code expansion starts at step1 (which is equivalent</span>
<span class="line-modified">!   // to label step4).  Additionally, in the rare case that four steps</span>
<span class="line-modified">!   // are required to perform the requested operation, the fourth step</span>
<span class="line-modified">!   // is the same as the first.  On a second pass through step 1,</span>
<span class="line-modified">!   // control may flow through step 2 on its way to failure.  It will</span>
<span class="line-modified">!   // not flow from step 2 to step 3 since we are assured that the</span>
<span class="line-modified">!   // memory at addr no longer holds a from-space pointer.</span>
<span class="line-modified">!   //</span>
<span class="line-modified">!   // The comments that immediately follow the step4 label apply only</span>
<span class="line-modified">!   // to the case in which control reaches this label by branch from</span>
<span class="line-modified">!   // step 3.</span>
<span class="line-modified">! </span>
<span class="line-modified">!   __ bind (step4);</span>
<span class="line-modified">! </span>
<span class="line-modified">!   // Step 4. CAS has failed because the value most recently fetched</span>
<span class="line-added">+   // from addr (which is now held in tmp1) is no longer the from-space</span>
<span class="line-added">+   // pointer held in tmp2.  If a different thread replaced the</span>
<span class="line-added">+   // in-memory value with its equivalent to-space pointer, then CAS</span>
<span class="line-added">+   // may still be able to succeed.  The value held in the expected</span>
<span class="line-added">+   // register has not changed.</span>
<span class="line-added">+   //</span>
<span class="line-added">+   // It is extremely rare we reach this point.  For this reason, the</span>
<span class="line-added">+   // implementation opts for smaller rather than potentially faster</span>
<span class="line-added">+   // code.  Ultimately, smaller code for this rare case most likely</span>
<span class="line-added">+   // delivers higher overall throughput by enabling improved icache</span>
<span class="line-added">+   // performance.</span>
<span class="line-added">+ </span>
<span class="line-added">+   // Step 1. Fast-path.</span>
<span class="line-added">+   //</span>
<span class="line-added">+   // Try to CAS with given arguments.  If successful, then we are done.</span>
<span class="line-added">+   //</span>
<span class="line-added">+   // No label required for step 1.</span>
<span class="line-added">+ </span>
<span class="line-added">+   __ cmpxchg(addr, expected, new_val, size, acquire, release, false, tmp2);</span>
<span class="line-added">+   // EQ flag set iff success.  tmp2 holds value fetched.</span>
<span class="line-added">+ </span>
<span class="line-added">+   // If expected equals null but tmp2 does not equal null, the</span>
<span class="line-added">+   // following branches to done to report failure of CAS.  If both</span>
<span class="line-added">+   // expected and tmp2 equal null, the following branches to done to</span>
<span class="line-added">+   // report success of CAS.  There&#39;s no need for a special test of</span>
<span class="line-added">+   // expected equal to null.</span>
<span class="line-added">+ </span>
<span class="line-added">+   __ br(Assembler::EQ, done);</span>
<span class="line-added">+   // if CAS failed, fall through to step 2</span>
<span class="line-added">+ </span>
<span class="line-added">+   // Step 2. CAS has failed because the value held at addr does not</span>
<span class="line-added">+   // match expected.  This may be a false negative because the value fetched</span>
<span class="line-added">+   // from addr (now held in tmp2) may be a from-space pointer to the</span>
<span class="line-added">+   // original copy of same object referenced by to-space pointer expected.</span>
<span class="line-added">+   //</span>
<span class="line-added">+   // To resolve this, it suffices to find the forward pointer associated</span>
<span class="line-added">+   // with fetched value.  If this matches expected, retry CAS with new</span>
<span class="line-added">+   // parameters.  If this mismatches, then we have a legitimate</span>
<span class="line-added">+   // failure, and we&#39;re done.</span>
<span class="line-added">+   //</span>
<span class="line-added">+   // No need for step2 label.</span>
<span class="line-added">+ </span>
<span class="line-added">+   // overwrite tmp1 with from-space pointer fetched from memory</span>
<span class="line-added">+   __ mov(tmp1, tmp2);</span>
  
    if (is_narrow) {
<span class="line-added">+     // Decode tmp1 in order to resolve its forward pointer</span>
      __ decode_heap_oop(tmp1, tmp1);
    }
    resolve_forward_pointer(masm, tmp1);
<span class="line-modified">!   // Encode tmp1 to compare against expected.</span>
<span class="line-modified">!   __ encode_heap_oop(tmp1, tmp1);</span>
<span class="line-modified">! </span>
<span class="line-modified">!   // Does forwarded value of fetched from-space pointer match original</span>
<span class="line-modified">!   // value of expected?  If tmp1 holds null, this comparison will fail</span>
<span class="line-modified">!   // because we know from step1 that expected is not null.  There is</span>
<span class="line-modified">!   // no need for a separate test for tmp1 (the value originally held</span>
<span class="line-modified">!   // in memory) equal to null.</span>
<span class="line-added">+   __ cmp(tmp1, expected);</span>
<span class="line-added">+ </span>
<span class="line-added">+   // If not, then the failure was legitimate and we&#39;re done.</span>
<span class="line-added">+   // Branching to done with NE condition denotes failure.</span>
<span class="line-added">+   __ br(Assembler::NE, done);</span>
<span class="line-added">+ </span>
<span class="line-added">+   // Fall through to step 3.  No need for step3 label.</span>
<span class="line-added">+ </span>
<span class="line-added">+   // Step 3.  We&#39;ve confirmed that the value originally held in memory</span>
<span class="line-added">+   // (now held in tmp2) pointed to from-space version of original</span>
<span class="line-added">+   // expected value.  Try the CAS again with the from-space expected</span>
<span class="line-added">+   // value.  If it now succeeds, we&#39;re good.</span>
<span class="line-added">+   //</span>
<span class="line-added">+   // Note: tmp2 holds encoded from-space pointer that matches to-space</span>
<span class="line-added">+   // object residing at expected.  tmp2 is the new &quot;expected&quot;.</span>
<span class="line-added">+ </span>
<span class="line-added">+   // Note that macro implementation of __cmpxchg cannot use same register</span>
<span class="line-added">+   // tmp2 for result and expected since it overwrites result before it</span>
<span class="line-added">+   // compares result with expected.</span>
<span class="line-added">+   __ cmpxchg(addr, tmp2, new_val, size, acquire, release, false, tmp1);</span>
<span class="line-added">+   // EQ flag set iff success.  tmp2 holds value fetched.</span>
<span class="line-added">+ </span>
<span class="line-added">+   // If fetched value did not equal the new expected, this could</span>
<span class="line-added">+   // still be a false negative because some other thread may have</span>
<span class="line-added">+   // newly overwritten the memory value with its to-space equivalent.</span>
<span class="line-added">+   __ br(Assembler::NE, step4);</span>
<span class="line-added">+ </span>
<span class="line-added">+   if (is_cae) {</span>
<span class="line-added">+     // We&#39;re falling through to done to indicate success.  Success</span>
<span class="line-added">+     // with is_cae is denoted by returning the value of expected as</span>
<span class="line-added">+     // result.</span>
<span class="line-added">+     __ mov(tmp2, expected);</span>
    }
<span class="line-added">+ </span>
    __ bind(done);
<span class="line-added">+   // At entry to done, the Z (EQ) flag is on iff if the CAS</span>
<span class="line-added">+   // operation was successful.  Additionally, if is_cae, tmp2 holds</span>
<span class="line-added">+   // the value most recently fetched from addr. In this case, success</span>
<span class="line-added">+   // is denoted by tmp2 matching expected.</span>
  
    if (is_cae) {
<span class="line-modified">!     __ mov(result, tmp2);</span>
    } else {
      __ cset(result, Assembler::EQ);
    }
  }
  
</pre>
<center><a href="c1/shenandoahBarrierSetC1_aarch64.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../index.html" target="_top">index</a> <a href="shenandoahBarrierSetAssembler_aarch64.hpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>