

================================================================
== Vivado HLS Report for 'mixColumns'
================================================================
* Date:           Tue Jan 14 16:43:27 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    384|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    559|
|Register         |        -|      -|     192|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     192|    943|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |gf_mul2_table_V_U  |mixColumns_gf_mulfYi  |        2|  0|   0|   256|    8|     1|         2048|
    |gf_mul3_table_V_U  |mixColumns_gf_mulg8j  |        2|  0|   0|   256|    8|     1|         2048|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |        4|  0|   0|   512|   16|     2|         4096|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |op2_V_read_assign_10_fu_812_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_11_fu_829_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_12_fu_601_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_13_fu_687_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_14_fu_777_p2  |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_1_fu_548_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_2_fu_565_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_3_fu_618_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_4_fu_635_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_5_fu_651_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_6_fu_704_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_7_fu_721_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_8_fu_737_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_9_fu_795_p2   |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_fu_511_p2     |    xor   |      0|  0|   8|           8|           8|
    |op2_V_read_assign_s_fu_529_p2   |    xor   |      0|  0|   8|           8|           8|
    |tmp10_fu_608_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp11_fu_612_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp12_fu_625_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp13_fu_629_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp14_fu_641_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp15_fu_645_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp16_fu_677_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp17_fu_681_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp18_fu_694_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp19_fu_698_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp1_fu_505_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp20_fu_711_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp21_fu_715_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp22_fu_727_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp23_fu_731_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp24_fu_765_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp25_fu_771_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp26_fu_784_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp27_fu_789_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp28_fu_802_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp29_fu_806_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp2_fu_518_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp30_fu_818_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp31_fu_823_p2                 |    xor   |      0|  0|   8|           8|           8|
    |tmp3_fu_523_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp4_fu_536_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp5_fu_542_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp6_fu_554_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp7_fu_559_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp8_fu_591_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp9_fu_595_p2                  |    xor   |      0|  0|   8|           8|           8|
    |tmp_fu_501_p2                   |    xor   |      0|  0|   8|           8|           8|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 384|         384|         384|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  85|         17|    1|         17|
    |gf_mul2_table_V_address0  |  27|          5|    8|         40|
    |gf_mul2_table_V_address1  |  27|          5|    8|         40|
    |gf_mul2_table_V_address2  |  27|          5|    8|         40|
    |gf_mul2_table_V_address3  |  27|          5|    8|         40|
    |gf_mul3_table_V_address0  |  27|          5|    8|         40|
    |gf_mul3_table_V_address1  |  27|          5|    8|         40|
    |gf_mul3_table_V_address2  |  27|          5|    8|         40|
    |gf_mul3_table_V_address3  |  27|          5|    8|         40|
    |state_data_V_address0     |  85|         17|    4|         68|
    |state_data_V_address1     |  85|         17|    4|         68|
    |state_data_V_d0           |  44|          9|    8|         72|
    |state_data_V_d1           |  44|          9|    8|         72|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 559|        109|   89|        617|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  16|   0|   16|          0|
    |op2_V_read_assign_10_reg_1189  |   8|   0|    8|          0|
    |op2_V_read_assign_11_reg_1194  |   8|   0|    8|          0|
    |op2_V_read_assign_1_reg_1039   |   8|   0|    8|          0|
    |op2_V_read_assign_2_reg_1044   |   8|   0|    8|          0|
    |op2_V_read_assign_4_reg_1089   |   8|   0|    8|          0|
    |op2_V_read_assign_5_reg_1094   |   8|   0|    8|          0|
    |op2_V_read_assign_7_reg_1139   |   8|   0|    8|          0|
    |op2_V_read_assign_8_reg_1144   |   8|   0|    8|          0|
    |reg_471                        |   8|   0|    8|          0|
    |reg_475                        |   8|   0|    8|          0|
    |state_data_V_load_17_reg_865   |   8|   0|    8|          0|
    |state_data_V_load_18_reg_872   |   8|   0|    8|          0|
    |state_data_V_load_19_reg_889   |   8|   0|    8|          0|
    |state_data_V_load_20_reg_896   |   8|   0|    8|          0|
    |state_data_V_load_21_reg_913   |   8|   0|    8|          0|
    |state_data_V_load_22_reg_920   |   8|   0|    8|          0|
    |state_data_V_load_23_reg_937   |   8|   0|    8|          0|
    |state_data_V_load_24_reg_944   |   8|   0|    8|          0|
    |state_data_V_load_25_reg_961   |   8|   0|    8|          0|
    |state_data_V_load_26_reg_968   |   8|   0|    8|          0|
    |state_data_V_load_27_reg_1025  |   8|   0|    8|          0|
    |state_data_V_load_28_reg_1032  |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 192|   0|  192|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  mixColumns  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  mixColumns  | return value |
|state_data_V_address0  | out |    4|  ap_memory | state_data_V |     array    |
|state_data_V_ce0       | out |    1|  ap_memory | state_data_V |     array    |
|state_data_V_we0       | out |    1|  ap_memory | state_data_V |     array    |
|state_data_V_d0        | out |    8|  ap_memory | state_data_V |     array    |
|state_data_V_q0        |  in |    8|  ap_memory | state_data_V |     array    |
|state_data_V_address1  | out |    4|  ap_memory | state_data_V |     array    |
|state_data_V_ce1       | out |    1|  ap_memory | state_data_V |     array    |
|state_data_V_we1       | out |    1|  ap_memory | state_data_V |     array    |
|state_data_V_d1        | out |    8|  ap_memory | state_data_V |     array    |
|state_data_V_q1        |  in |    8|  ap_memory | state_data_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

