Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul 21 03:24:34 2022
| Host         : Thuong-Nguyen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  311         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (311)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (818)
5. checking no_input_delay (7)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (311)
--------------------------
 There are 311 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (818)
--------------------------------------------------
 There are 818 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  859          inf        0.000                      0                  859           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           859 Endpoints
Min Delay           859 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.095ns  (logic 5.544ns (39.333%)  route 8.551ns (60.667%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.619     4.112    accel_spi/LED_OBUF[4]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     4.236 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.990     5.226    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5_3
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.124     5.350 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.670     6.020    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124     6.144 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.132     7.276    seg7Controller/cntr3bit_reg[2]_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.400 r  seg7Controller/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.139    10.539    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.095 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.095    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.630ns  (logic 5.772ns (42.348%)  route 7.858ns (57.652%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.619     4.112    accel_spi/LED_OBUF[4]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     4.236 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.990     5.226    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5_3
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.124     5.350 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.670     6.020    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124     6.144 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.132     7.276    seg7Controller/cntr3bit_reg[2]_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.154     7.430 r  seg7Controller/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.446     9.876    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    13.630 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.630    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.562ns  (logic 5.566ns (41.037%)  route 7.997ns (58.963%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.619     4.112    accel_spi/LED_OBUF[4]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     4.236 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.990     5.226    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5_3
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.124     5.350 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.670     6.020    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124     6.144 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.742     6.886    seg7Controller/cntr3bit_reg[2]_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.010 r  seg7Controller/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.975     9.985    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.562 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.562    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.452ns  (logic 5.549ns (41.252%)  route 7.903ns (58.748%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.619     4.112    accel_spi/LED_OBUF[4]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     4.236 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.990     5.226    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5_3
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.124     5.350 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.670     6.020    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124     6.144 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.738     6.882    accel_spi/SEG7_CATH[6]_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.006 r  accel_spi/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.885     9.891    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.452 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.452    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.426ns  (logic 5.522ns (41.130%)  route 7.904ns (58.870%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.619     4.112    accel_spi/LED_OBUF[4]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     4.236 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.990     5.226    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5_3
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.124     5.350 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.670     6.020    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124     6.144 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.133     7.277    accel_spi/SEG7_CATH[6]_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.124     7.401 r  accel_spi/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.491     9.892    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.426 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.426    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/horizontal_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.757ns  (logic 4.425ns (34.688%)  route 8.332ns (65.312%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDCE                         0.000     0.000 r  vga/horizontal_counter_reg[8]/C
    SLICE_X8Y95          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/horizontal_counter_reg[8]/Q
                         net (fo=5, routed)           1.224     1.742    vga/p_0_in0_in[3]
    SLICE_X7Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.866 f  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.667     2.533    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.099     3.756    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     3.880 r  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.342     9.222    VGA_R_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    12.757 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.757    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/horizontal_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.733ns  (logic 4.437ns (34.845%)  route 8.296ns (65.155%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDCE                         0.000     0.000 r  vga/horizontal_counter_reg[8]/C
    SLICE_X8Y95          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/horizontal_counter_reg[8]/Q
                         net (fo=5, routed)           1.224     1.742    vga/p_0_in0_in[3]
    SLICE_X7Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.866 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.667     2.533    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.657 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.815     3.472    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124     3.596 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.591     9.186    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    12.733 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.733    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.681ns  (logic 5.347ns (42.166%)  route 7.334ns (57.834%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=324, routed)         2.838     4.316    seg7Controller/LED_OBUF[0]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.150     4.466 r  seg7Controller/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.496     8.961    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    12.681 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.681    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/horizontal_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.638ns  (logic 4.428ns (35.039%)  route 8.210ns (64.961%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDCE                         0.000     0.000 r  vga/horizontal_counter_reg[8]/C
    SLICE_X8Y95          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  vga/horizontal_counter_reg[8]/Q
                         net (fo=5, routed)           1.224     1.742    vga/p_0_in0_in[3]
    SLICE_X7Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.866 r  vga/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.667     2.533    vga/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.657 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.812     3.469    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124     3.593 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.507     9.100    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    12.638 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.638    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.582ns  (logic 5.685ns (45.181%)  route 6.897ns (54.819%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=19, routed)          2.619     4.112    accel_spi/LED_OBUF[4]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     4.236 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.990     5.226    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5_3
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.124     5.350 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.670     6.020    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124     6.144 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.742     6.886    seg7Controller/cntr3bit_reg[2]_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.119     7.005 r  seg7Controller/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.876     8.881    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.701    12.582 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.582    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[7]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[7]/Q
                         net (fo=5, routed)           0.112     0.253    accel_spi/sig24bitMiso_reg_n_0_[7]
    SLICE_X2Y94          FDCE                                         r  accel_spi/dataAD_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[2]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[2]/Q
                         net (fo=6, routed)           0.124     0.265    accel_spi/sig24bitMiso_reg_n_0_[2]
    SLICE_X2Y94          FDCE                                         r  accel_spi/dataAD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/sig24bitMosi_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[11]/C
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[11]/Q
                         net (fo=5, routed)           0.083     0.224    accel_spi/FSM_onehot_Moore_state_commandFSM_reg_n_0_[11]
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.045     0.269 r  accel_spi/sig24bitMosi[11]_i_1/O
                         net (fo=1, routed)           0.000     0.269    accel_spi/p_1_in[11]
    SLICE_X4Y97          FDCE                                         r  accel_spi/sig24bitMosi_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataAD_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.124%)  route 0.130ns (47.876%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[3]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[3]/Q
                         net (fo=6, routed)           0.130     0.271    accel_spi/sig24bitMiso_reg_n_0_[3]
    SLICE_X2Y94          FDCE                                         r  accel_spi/dataAD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataZ_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.196%)  route 0.134ns (48.804%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[5]/C
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[5]/Q
                         net (fo=6, routed)           0.134     0.275    accel_spi/sig24bitMiso_reg_n_0_[5]
    SLICE_X7Y94          FDCE                                         r  accel_spi/dataZ_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnUpDebounce/pb0db_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnUp_db_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.131%)  route 0.135ns (48.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  btnUpDebounce/pb0db_reg/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnUpDebounce/pb0db_reg/Q
                         net (fo=4, routed)           0.135     0.276    btnUp_bd
    SLICE_X2Y92          FDCE                                         r  btnUp_db_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataY_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.676%)  route 0.137ns (49.324%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[5]/C
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[5]/Q
                         net (fo=6, routed)           0.137     0.278    accel_spi/sig24bitMiso_reg_n_0_[5]
    SLICE_X6Y95          FDCE                                         r  accel_spi/dataY_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataY_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.452%)  route 0.138ns (49.548%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[6]/C
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[6]/Q
                         net (fo=6, routed)           0.138     0.279    accel_spi/sig24bitMiso_reg_n_0_[6]
    SLICE_X6Y95          FDCE                                         r  accel_spi/dataY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataID_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.260%)  route 0.145ns (50.740%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[5]/C
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[5]/Q
                         net (fo=6, routed)           0.145     0.286    accel_spi/sig24bitMiso_reg_n_0_[5]
    SLICE_X5Y94          FDCE                                         r  accel_spi/dataID_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataID_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.973%)  route 0.153ns (52.027%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[1]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMiso_reg[1]/Q
                         net (fo=6, routed)           0.153     0.294    accel_spi/sig24bitMiso_reg_n_0_[1]
    SLICE_X2Y96          FDCE                                         r  accel_spi/dataID_reg[1]/D
  -------------------------------------------------------------------    -------------------





