# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:43 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 18:30:43 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/audio_codec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:43 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 18:30:43 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/audio_and_video_config.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:43 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 18:30:43 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/Altera_UP_SYNC_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:43 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/Altera_UP_SYNC_FIFO.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 18:30:43 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/Altera_UP_Slow_Clock_Generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:43 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/Altera_UP_Slow_Clock_Generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 18:30:43 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/Altera_UP_I2C_AV_Auto_Initialize.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:43 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/Altera_UP_I2C_AV_Auto_Initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 18:30:43 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/Altera_UP_I2C.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:44 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/Altera_UP_I2C.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 18:30:44 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/Altera_UP_Clock_Edge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:44 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/Altera_UP_Clock_Edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 18:30:44 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/Altera_UP_Audio_Out_Serializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:44 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/Altera_UP_Audio_Out_Serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 18:30:44 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/Altera_UP_Audio_In_Deserializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:44 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/Altera_UP_Audio_In_Deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 18:30:44 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/Altera_UP_Audio_Bit_Counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:44 on May 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/Altera_UP_Audio_Bit_Counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 18:30:44 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/noise_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:44 on May 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/noise_gen.sv 
# -- Compiling module noise_gen
# -- Compiling module noise_gen_testbench
# 
# Top level modules:
# 	noise_gen_testbench
# End time: 18:30:44 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab5 {D:/UW/ee371labs/lab5/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:44 on May 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab5" D:/UW/ee371labs/lab5/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 18:30:44 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.noise_gen_testbench
# vsim work.noise_gen_testbench 
# Start time: 18:31:19 on May 17,2021
# Loading sv_std.std
# Loading work.noise_gen_testbench
# Loading work.noise_gen
add wave -position end  sim:/noise_gen_testbench/clk
add wave -position end  sim:/noise_gen_testbench/en
add wave -position end  sim:/noise_gen_testbench/rst
add wave -position end  sim:/noise_gen_testbench/out
run -all
#   -131072
#   -196608
#   -327680
#    393216
#   -262144
#   -458752
#    131072
#    327680
#   -393216
#    262144
#   -524288
#         0
#     65536
#    196608
#    458752
#   -131072
#   -196608
#   -327680
#    393216
#   -262144
#   -458752
#    131072
#    327680
#   -393216
#    262144
#   -524288
#         0
#     65536
#    196608
#    458752
# ** Note: $stop    : D:/UW/ee371labs/lab5/noise_gen.sv(42)
#    Time: 710 ps  Iteration: 1  Instance: /noise_gen_testbench
# Break in Module noise_gen_testbench at D:/UW/ee371labs/lab5/noise_gen.sv line 42
# End time: 19:29:50 on May 17,2021, Elapsed time: 0:58:31
# Errors: 0, Warnings: 0
