{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:21:34 2020 " "Info: Processing started: Fri Dec 18 09:21:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off qimo -c qimo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off qimo -c qimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "qimo EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"qimo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 28 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 28" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "div_c:d3\|clk_c Global clock " "Info: Automatically promoted signal \"div_c:d3\|clk_c\" to use Global clock" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register contorller:c4\|up_tmp\[1\] register contorller:c4\|up_tmp\[2\] -22.98 ns " "Info: Slack time is -22.98 ns between source register \"contorller:c4\|up_tmp\[1\]\" and destination register \"contorller:c4\|up_tmp\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.733 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 701 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 701; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.935 ns) 3.423 ns div_c:d3\|clk_c 2 REG Unassigned 26 " "Info: 2: + IC(1.019 ns) + CELL(0.935 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.711 ns) 7.733 ns contorller:c4\|up_tmp\[2\] 3 REG Unassigned 17 " "Info: 3: + IC(3.599 ns) + CELL(0.711 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.28 % ) " "Info: Total cell delay = 3.115 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.618 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.733 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 701 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 701; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.935 ns) 3.423 ns div_c:d3\|clk_c 2 REG Unassigned 26 " "Info: 2: + IC(1.019 ns) + CELL(0.935 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.711 ns) 7.733 ns contorller:c4\|up_tmp\[2\] 3 REG Unassigned 17 " "Info: 3: + IC(3.599 ns) + CELL(0.711 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { div_c:d3|clk_c contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.28 % ) " "Info: Total cell delay = 3.115 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.618 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.733 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 701 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 701; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.935 ns) 3.423 ns div_c:d3\|clk_c 2 REG Unassigned 26 " "Info: 2: + IC(1.019 ns) + CELL(0.935 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.711 ns) 7.733 ns contorller:c4\|up_tmp\[1\] 3 REG Unassigned 19 " "Info: 3: + IC(3.599 ns) + CELL(0.711 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'contorller:c4\|up_tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { div_c:d3|clk_c contorller:c4|up_tmp[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.28 % ) " "Info: Total cell delay = 3.115 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.618 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.733 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 701 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 701; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.935 ns) 3.423 ns div_c:d3\|clk_c 2 REG Unassigned 26 " "Info: 2: + IC(1.019 ns) + CELL(0.935 ns) = 3.423 ns; Loc. = Unassigned; Fanout = 26; REG Node = 'div_c:d3\|clk_c'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk div_c:d3|clk_c } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.599 ns) + CELL(0.711 ns) 7.733 ns contorller:c4\|up_tmp\[1\] 3 REG Unassigned 19 " "Info: 3: + IC(3.599 ns) + CELL(0.711 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'contorller:c4\|up_tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { div_c:d3|clk_c contorller:c4|up_tmp[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.28 % ) " "Info: Total cell delay = 3.115 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.618 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.719 ns - Longest register register " "Info: - Longest register to register delay is 23.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contorller:c4\|up_tmp\[1\] 1 REG Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'contorller:c4\|up_tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contorller:c4|up_tmp[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.114 ns) 1.454 ns contorller:c4\|Mux6~3 2 COMB Unassigned 1 " "Info: 2: + IC(1.340 ns) + CELL(0.114 ns) = 1.454 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux6~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.114 ns) 2.832 ns contorller:c4\|Mux6~4 3 COMB Unassigned 29 " "Info: 3: + IC(1.264 ns) + CELL(0.114 ns) = 2.832 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'contorller:c4\|Mux6~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { contorller:c4|Mux6~3 contorller:c4|Mux6~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.292 ns) 4.867 ns contorller:c4\|Mux9~4 4 COMB Unassigned 1 " "Info: 4: + IC(1.743 ns) + CELL(0.292 ns) = 4.867 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { contorller:c4|Mux6~4 contorller:c4|Mux9~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 5.520 ns contorller:c4\|Mux9~5 5 COMB Unassigned 1 " "Info: 5: + IC(0.361 ns) + CELL(0.292 ns) = 5.520 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux9~4 contorller:c4|Mux9~5 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.114 ns) 7.131 ns contorller:c4\|Mux9~6 6 COMB Unassigned 1 " "Info: 6: + IC(1.497 ns) + CELL(0.114 ns) = 7.131 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { contorller:c4|Mux9~5 contorller:c4|Mux9~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 7.784 ns contorller:c4\|Mux9~9 7 COMB Unassigned 6 " "Info: 7: + IC(0.361 ns) + CELL(0.292 ns) = 7.784 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'contorller:c4\|Mux9~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux9~6 contorller:c4|Mux9~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.114 ns) 9.144 ns contorller:c4\|count_p~129 8 COMB Unassigned 1 " "Info: 8: + IC(1.246 ns) + CELL(0.114 ns) = 9.144 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|count_p~129'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { contorller:c4|Mux9~9 contorller:c4|count_p~129 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 9.797 ns contorller:c4\|Equal3~0 9 COMB Unassigned 1 " "Info: 9: + IC(0.361 ns) + CELL(0.292 ns) = 9.797 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|count_p~129 contorller:c4|Equal3~0 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 11.139 ns contorller:c4\|player~53 10 COMB Unassigned 1 " "Info: 10: + IC(1.228 ns) + CELL(0.114 ns) = 11.139 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|player~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { contorller:c4|Equal3~0 contorller:c4|player~53 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.792 ns contorller:c4\|player~55 11 COMB Unassigned 1 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 11.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|player~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|player~53 contorller:c4|player~55 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 12.445 ns contorller:c4\|player~56 12 COMB Unassigned 1 " "Info: 12: + IC(0.063 ns) + CELL(0.590 ns) = 12.445 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|player~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|player~55 contorller:c4|player~56 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.590 ns) 13.787 ns contorller:c4\|player~63 13 COMB Unassigned 4 " "Info: 13: + IC(0.752 ns) + CELL(0.590 ns) = 13.787 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'contorller:c4\|player~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { contorller:c4|player~56 contorller:c4|player~63 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.114 ns) 14.680 ns contorller:c4\|player~76 14 COMB Unassigned 11 " "Info: 14: + IC(0.779 ns) + CELL(0.114 ns) = 14.680 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'contorller:c4\|player~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { contorller:c4|player~63 contorller:c4|player~76 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.114 ns) 15.955 ns contorller:c4\|player~90 15 COMB Unassigned 3 " "Info: 15: + IC(1.161 ns) + CELL(0.114 ns) = 15.955 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'contorller:c4\|player~90'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { contorller:c4|player~76 contorller:c4|player~90 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.114 ns) 16.853 ns contorller:c4\|Add15~1 16 COMB Unassigned 6 " "Info: 16: + IC(0.784 ns) + CELL(0.114 ns) = 16.853 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'contorller:c4\|Add15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { contorller:c4|player~90 contorller:c4|Add15~1 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.590 ns) 17.746 ns contorller:c4\|Mux13~2 17 COMB Unassigned 1 " "Info: 17: + IC(0.303 ns) + CELL(0.590 ns) = 17.746 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { contorller:c4|Add15~1 contorller:c4|Mux13~2 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.292 ns) 18.644 ns contorller:c4\|Mux13~3 18 COMB Unassigned 1 " "Info: 18: + IC(0.606 ns) + CELL(0.292 ns) = 18.644 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { contorller:c4|Mux13~2 contorller:c4|Mux13~3 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 19.297 ns contorller:c4\|Mux13~6 19 COMB Unassigned 1 " "Info: 19: + IC(0.211 ns) + CELL(0.442 ns) = 19.297 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux13~3 contorller:c4|Mux13~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 19.950 ns contorller:c4\|Mux13~9 20 COMB Unassigned 1 " "Info: 20: + IC(0.361 ns) + CELL(0.292 ns) = 19.950 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux13~6 contorller:c4|Mux13~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.114 ns) 21.664 ns contorller:c4\|up_tmp\[3\]~47 21 COMB Unassigned 2 " "Info: 21: + IC(1.600 ns) + CELL(0.114 ns) = 21.664 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'contorller:c4\|up_tmp\[3\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 22.317 ns contorller:c4\|up_tmp~49 22 COMB Unassigned 1 " "Info: 22: + IC(0.063 ns) + CELL(0.590 ns) = 22.317 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'contorller:c4\|up_tmp~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.115 ns) 23.719 ns contorller:c4\|up_tmp\[2\] 23 REG Unassigned 17 " "Info: 23: + IC(1.287 ns) + CELL(0.115 ns) = 23.719 ns; Loc. = Unassigned; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.285 ns ( 26.50 % ) " "Info: Total cell delay = 6.285 ns ( 26.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.434 ns ( 73.50 % ) " "Info: Total interconnect delay = 17.434 ns ( 73.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.719 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 contorller:c4|Mux6~4 contorller:c4|Mux9~4 contorller:c4|Mux9~5 contorller:c4|Mux9~6 contorller:c4|Mux9~9 contorller:c4|count_p~129 contorller:c4|Equal3~0 contorller:c4|player~53 contorller:c4|player~55 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~76 contorller:c4|player~90 contorller:c4|Add15~1 contorller:c4|Mux13~2 contorller:c4|Mux13~3 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.719 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 contorller:c4|Mux6~4 contorller:c4|Mux9~4 contorller:c4|Mux9~5 contorller:c4|Mux9~6 contorller:c4|Mux9~9 contorller:c4|count_p~129 contorller:c4|Equal3~0 contorller:c4|player~53 contorller:c4|player~55 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~76 contorller:c4|player~90 contorller:c4|Add15~1 contorller:c4|Mux13~2 contorller:c4|Mux13~3 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.719 ns register register " "Info: Estimated most critical path is register to register delay of 23.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contorller:c4\|up_tmp\[1\] 1 REG LAB_X36_Y9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y9; Fanout = 19; REG Node = 'contorller:c4\|up_tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { contorller:c4|up_tmp[1] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.114 ns) 1.454 ns contorller:c4\|Mux6~3 2 COMB LAB_X37_Y13 1 " "Info: 2: + IC(1.340 ns) + CELL(0.114 ns) = 1.454 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'contorller:c4\|Mux6~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.114 ns) 2.832 ns contorller:c4\|Mux6~4 3 COMB LAB_X37_Y9 29 " "Info: 3: + IC(1.264 ns) + CELL(0.114 ns) = 2.832 ns; Loc. = LAB_X37_Y9; Fanout = 29; COMB Node = 'contorller:c4\|Mux6~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { contorller:c4|Mux6~3 contorller:c4|Mux6~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.292 ns) 4.867 ns contorller:c4\|Mux9~4 4 COMB LAB_X30_Y12 1 " "Info: 4: + IC(1.743 ns) + CELL(0.292 ns) = 4.867 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { contorller:c4|Mux6~4 contorller:c4|Mux9~4 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 5.520 ns contorller:c4\|Mux9~5 5 COMB LAB_X30_Y12 1 " "Info: 5: + IC(0.361 ns) + CELL(0.292 ns) = 5.520 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux9~4 contorller:c4|Mux9~5 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.114 ns) 7.131 ns contorller:c4\|Mux9~6 6 COMB LAB_X38_Y12 1 " "Info: 6: + IC(1.497 ns) + CELL(0.114 ns) = 7.131 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux9~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { contorller:c4|Mux9~5 contorller:c4|Mux9~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 7.784 ns contorller:c4\|Mux9~9 7 COMB LAB_X38_Y12 6 " "Info: 7: + IC(0.361 ns) + CELL(0.292 ns) = 7.784 ns; Loc. = LAB_X38_Y12; Fanout = 6; COMB Node = 'contorller:c4\|Mux9~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux9~6 contorller:c4|Mux9~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.114 ns) 9.144 ns contorller:c4\|count_p~129 8 COMB LAB_X38_Y10 1 " "Info: 8: + IC(1.246 ns) + CELL(0.114 ns) = 9.144 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'contorller:c4\|count_p~129'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { contorller:c4|Mux9~9 contorller:c4|count_p~129 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 9.797 ns contorller:c4\|Equal3~0 9 COMB LAB_X38_Y10 1 " "Info: 9: + IC(0.361 ns) + CELL(0.292 ns) = 9.797 ns; Loc. = LAB_X38_Y10; Fanout = 1; COMB Node = 'contorller:c4\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|count_p~129 contorller:c4|Equal3~0 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 11.139 ns contorller:c4\|player~53 10 COMB LAB_X37_Y11 1 " "Info: 10: + IC(1.228 ns) + CELL(0.114 ns) = 11.139 ns; Loc. = LAB_X37_Y11; Fanout = 1; COMB Node = 'contorller:c4\|player~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { contorller:c4|Equal3~0 contorller:c4|player~53 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.792 ns contorller:c4\|player~55 11 COMB LAB_X37_Y11 1 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 11.792 ns; Loc. = LAB_X37_Y11; Fanout = 1; COMB Node = 'contorller:c4\|player~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|player~53 contorller:c4|player~55 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 12.445 ns contorller:c4\|player~56 12 COMB LAB_X37_Y11 1 " "Info: 12: + IC(0.063 ns) + CELL(0.590 ns) = 12.445 ns; Loc. = LAB_X37_Y11; Fanout = 1; COMB Node = 'contorller:c4\|player~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|player~55 contorller:c4|player~56 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.590 ns) 13.787 ns contorller:c4\|player~63 13 COMB LAB_X36_Y12 4 " "Info: 13: + IC(0.752 ns) + CELL(0.590 ns) = 13.787 ns; Loc. = LAB_X36_Y12; Fanout = 4; COMB Node = 'contorller:c4\|player~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { contorller:c4|player~56 contorller:c4|player~63 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.114 ns) 14.680 ns contorller:c4\|player~76 14 COMB LAB_X35_Y12 11 " "Info: 14: + IC(0.779 ns) + CELL(0.114 ns) = 14.680 ns; Loc. = LAB_X35_Y12; Fanout = 11; COMB Node = 'contorller:c4\|player~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { contorller:c4|player~63 contorller:c4|player~76 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.114 ns) 15.955 ns contorller:c4\|player~90 15 COMB LAB_X32_Y12 3 " "Info: 15: + IC(1.161 ns) + CELL(0.114 ns) = 15.955 ns; Loc. = LAB_X32_Y12; Fanout = 3; COMB Node = 'contorller:c4\|player~90'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { contorller:c4|player~76 contorller:c4|player~90 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.114 ns) 16.853 ns contorller:c4\|Add15~1 16 COMB LAB_X31_Y12 6 " "Info: 16: + IC(0.784 ns) + CELL(0.114 ns) = 16.853 ns; Loc. = LAB_X31_Y12; Fanout = 6; COMB Node = 'contorller:c4\|Add15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { contorller:c4|player~90 contorller:c4|Add15~1 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.590 ns) 17.746 ns contorller:c4\|Mux13~2 17 COMB LAB_X32_Y12 1 " "Info: 17: + IC(0.303 ns) + CELL(0.590 ns) = 17.746 ns; Loc. = LAB_X32_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { contorller:c4|Add15~1 contorller:c4|Mux13~2 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.292 ns) 18.644 ns contorller:c4\|Mux13~3 18 COMB LAB_X31_Y12 1 " "Info: 18: + IC(0.606 ns) + CELL(0.292 ns) = 18.644 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { contorller:c4|Mux13~2 contorller:c4|Mux13~3 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 19.297 ns contorller:c4\|Mux13~6 19 COMB LAB_X31_Y12 1 " "Info: 19: + IC(0.211 ns) + CELL(0.442 ns) = 19.297 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux13~3 contorller:c4|Mux13~6 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 19.950 ns contorller:c4\|Mux13~9 20 COMB LAB_X31_Y12 1 " "Info: 20: + IC(0.361 ns) + CELL(0.292 ns) = 19.950 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'contorller:c4\|Mux13~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|Mux13~6 contorller:c4|Mux13~9 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.114 ns) 21.664 ns contorller:c4\|up_tmp\[3\]~47 21 COMB LAB_X36_Y9 2 " "Info: 21: + IC(1.600 ns) + CELL(0.114 ns) = 21.664 ns; Loc. = LAB_X36_Y9; Fanout = 2; COMB Node = 'contorller:c4\|up_tmp\[3\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 22.317 ns contorller:c4\|up_tmp~49 22 COMB LAB_X36_Y9 1 " "Info: 22: + IC(0.063 ns) + CELL(0.590 ns) = 22.317 ns; Loc. = LAB_X36_Y9; Fanout = 1; COMB Node = 'contorller:c4\|up_tmp~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.115 ns) 23.719 ns contorller:c4\|up_tmp\[2\] 23 REG LAB_X37_Y10 17 " "Info: 23: + IC(1.287 ns) + CELL(0.115 ns) = 23.719 ns; Loc. = LAB_X37_Y10; Fanout = 17; REG Node = 'contorller:c4\|up_tmp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } } { "qimo.v" "" { Text "C:/Users/User/Desktop/qimo_v10/qimo.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.285 ns ( 26.50 % ) " "Info: Total cell delay = 6.285 ns ( 26.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.434 ns ( 73.50 % ) " "Info: Total interconnect delay = 17.434 ns ( 73.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.719 ns" { contorller:c4|up_tmp[1] contorller:c4|Mux6~3 contorller:c4|Mux6~4 contorller:c4|Mux9~4 contorller:c4|Mux9~5 contorller:c4|Mux9~6 contorller:c4|Mux9~9 contorller:c4|count_p~129 contorller:c4|Equal3~0 contorller:c4|player~53 contorller:c4|player~55 contorller:c4|player~56 contorller:c4|player~63 contorller:c4|player~76 contorller:c4|player~90 contorller:c4|Add15~1 contorller:c4|Mux13~2 contorller:c4|Mux13~3 contorller:c4|Mux13~6 contorller:c4|Mux13~9 contorller:c4|up_tmp[3]~47 contorller:c4|up_tmp~49 contorller:c4|up_tmp[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y0 X31_Y13 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y0 to location X31_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:21:38 2020 " "Info: Processing ended: Fri Dec 18 09:21:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
