{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702238505732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702238505748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:01:45 2023 " "Processing started: Sun Dec 10 23:01:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702238505748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238505748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238505748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702238506309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702238506309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_test_bench " "Found entity 1: my_test_bench" {  } { { "my_test_bench.v" "" { Text "C:/Project1/my_test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.v" "" { Text "C:/Project1/and_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Project1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux81_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux81_32bit " "Found entity 1: mux81_32bit" {  } { { "mux81_32bit.v" "" { Text "C:/Project1/mux81_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and41_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and41_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and41_32bit " "Found entity 1: and41_32bit" {  } { { "and41_32bit.v" "" { Text "C:/Project1/and41_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or81_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or81_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or81_32bit " "Found entity 1: or81_32bit" {  } { { "or81_32bit.v" "" { Text "C:/Project1/or81_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/Project1/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/Project1/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bit " "Found entity 1: and_8bit" {  } { { "and_8bit.v" "" { Text "C:/Project1/and_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16bit " "Found entity 1: and_16bit" {  } { { "and_16bit.v" "" { Text "C:/Project1/and_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "or_4bit.v" "" { Text "C:/Project1/or_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.v" "" { Text "C:/Project1/or_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_16bit " "Found entity 1: or_16bit" {  } { { "or_16bit.v" "" { Text "C:/Project1/or_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_4bit " "Found entity 1: xor_4bit" {  } { { "xor_4bit.v" "" { Text "C:/Project1/xor_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_8bit " "Found entity 1: xor_8bit" {  } { { "xor_8bit.v" "" { Text "C:/Project1/xor_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_16bit " "Found entity 1: xor_16bit" {  } { { "xor_16bit.v" "" { Text "C:/Project1/xor_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.v" "" { Text "C:/Project1/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_4bit " "Found entity 1: nor_4bit" {  } { { "nor_4bit.v" "" { Text "C:/Project1/nor_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_8bit " "Found entity 1: nor_8bit" {  } { { "nor_8bit.v" "" { Text "C:/Project1/nor_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16bit " "Found entity 1: nor_16bit" {  } { { "nor_16bit.v" "" { Text "C:/Project1/nor_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "C:/Project1/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "comparator_32bit.v" "" { Text "C:/Project1/comparator_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_4bit " "Found entity 1: not_4bit" {  } { { "not_4bit.v" "" { Text "C:/Project1/not_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_8bit " "Found entity 1: not_8bit" {  } { { "not_8bit.v" "" { Text "C:/Project1/not_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_16bit " "Found entity 1: not_16bit" {  } { { "not_16bit.v" "" { Text "C:/Project1/not_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "not_32bit.v" "" { Text "C:/Project1/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_4bit " "Found entity 1: comparator_4bit" {  } { { "comparator_4bit.v" "" { Text "C:/Project1/comparator_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_2bit " "Found entity 1: comparator_2bit" {  } { { "comparator_2bit.v" "" { Text "C:/Project1/comparator_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_8bit " "Found entity 1: comparator_8bit" {  } { { "comparator_8bit.v" "" { Text "C:/Project1/comparator_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_16bit " "Found entity 1: comparator_16bit" {  } { { "comparator_16bit.v" "" { Text "C:/Project1/comparator_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "less_than_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file less_than_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 less_than_32bit " "Found entity 1: less_than_32bit" {  } { { "less_than_32bit.v" "" { Text "C:/Project1/less_than_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "cla_4bit.v" "" { Text "C:/Project1/cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_2bit " "Found entity 1: cla_2bit" {  } { { "cla_2bit.v" "" { Text "C:/Project1/cla_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prop_gen_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file prop_gen_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 prop_gen_generator " "Found entity 1: prop_gen_generator" {  } { { "prop_gen_generator.v" "" { Text "C:/Project1/prop_gen_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "cla_8bit.v" "" { Text "C:/Project1/cla_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16bit " "Found entity 1: cla_16bit" {  } { { "cla_16bit.v" "" { Text "C:/Project1/cla_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_32bit " "Found entity 1: cla_32bit" {  } { { "cla_32bit.v" "" { Text "C:/Project1/cla_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "subtractor_32bit.v" "" { Text "C:/Project1/subtractor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Project1/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "assgn ASSGN mod_cu.v(6) " "Verilog HDL Declaration information at mod_cu.v(6): object \"assgn\" differs only in case from object \"ASSGN\" in the same scope" {  } { { "mod_cu.v" "" { Text "C:/Project1/mod_cu.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Project1/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mod_dp.v(18) " "Verilog HDL information at mod_dp.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "mod_dp.v" "" { Text "C:/Project1/mod_dp.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Project1/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702238514806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w and41_32bit.v(10) " "Verilog HDL Implicit Net warning at and41_32bit.v(10): created implicit net for \"w\"" {  } { { "and41_32bit.v" "" { Text "C:/Project1/and41_32bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wsub mod.v(11) " "Verilog HDL Implicit Net warning at mod.v(11): created implicit net for \"Wsub\"" {  } { { "mod.v" "" { Text "C:/Project1/mod.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "weq mod.v(12) " "Verilog HDL Implicit Net warning at mod.v(12): created implicit net for \"weq\"" {  } { { "mod.v" "" { Text "C:/Project1/mod.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wcomp mod.v(13) " "Verilog HDL Implicit Net warning at mod.v(13): created implicit net for \"wcomp\"" {  } { { "mod.v" "" { Text "C:/Project1/mod.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wtemp mod.v(14) " "Verilog HDL Implicit Net warning at mod.v(14): created implicit net for \"wtemp\"" {  } { { "mod.v" "" { Text "C:/Project1/mod.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wdone mod.v(15) " "Verilog HDL Implicit Net warning at mod.v(15): created implicit net for \"wdone\"" {  } { { "mod.v" "" { Text "C:/Project1/mod.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wlt mod.v(16) " "Verilog HDL Implicit Net warning at mod.v(16): created implicit net for \"wlt\"" {  } { { "mod.v" "" { Text "C:/Project1/mod.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702238514853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:and1 " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:and1\"" {  } { { "alu.v" "and1" { Text "C:/Project1/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16bit and_32bit:and1\|and_16bit:and1 " "Elaborating entity \"and_16bit\" for hierarchy \"and_32bit:and1\|and_16bit:and1\"" {  } { { "and_32bit.v" "and1" { Text "C:/Project1/and_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bit and_32bit:and1\|and_16bit:and1\|and_8bit:and1 " "Elaborating entity \"and_8bit\" for hierarchy \"and_32bit:and1\|and_16bit:and1\|and_8bit:and1\"" {  } { { "and_16bit.v" "and1" { Text "C:/Project1/and_16bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit and_32bit:and1\|and_16bit:and1\|and_8bit:and1\|and_4bit:and1 " "Elaborating entity \"and_4bit\" for hierarchy \"and_32bit:and1\|and_16bit:and1\|and_8bit:and1\|and_4bit:and1\"" {  } { { "and_8bit.v" "and1" { Text "C:/Project1/and_8bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:or1 " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:or1\"" {  } { { "alu.v" "or1" { Text "C:/Project1/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16bit or_32bit:or1\|or_16bit:or1 " "Elaborating entity \"or_16bit\" for hierarchy \"or_32bit:or1\|or_16bit:or1\"" {  } { { "or_32bit.v" "or1" { Text "C:/Project1/or_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bit or_32bit:or1\|or_16bit:or1\|or_8bit:or1 " "Elaborating entity \"or_8bit\" for hierarchy \"or_32bit:or1\|or_16bit:or1\|or_8bit:or1\"" {  } { { "or_16bit.v" "or1" { Text "C:/Project1/or_16bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bit or_32bit:or1\|or_16bit:or1\|or_8bit:or1\|or_4bit:or1 " "Elaborating entity \"or_4bit\" for hierarchy \"or_32bit:or1\|or_16bit:or1\|or_8bit:or1\|or_4bit:or1\"" {  } { { "or_8bit.v" "or1" { Text "C:/Project1/or_8bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:xor1 " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:xor1\"" {  } { { "alu.v" "xor1" { Text "C:/Project1/alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_16bit xor_32bit:xor1\|xor_16bit:xor1 " "Elaborating entity \"xor_16bit\" for hierarchy \"xor_32bit:xor1\|xor_16bit:xor1\"" {  } { { "xor_32bit.v" "xor1" { Text "C:/Project1/xor_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_8bit xor_32bit:xor1\|xor_16bit:xor1\|xor_8bit:xor1 " "Elaborating entity \"xor_8bit\" for hierarchy \"xor_32bit:xor1\|xor_16bit:xor1\|xor_8bit:xor1\"" {  } { { "xor_16bit.v" "xor1" { Text "C:/Project1/xor_16bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_4bit xor_32bit:xor1\|xor_16bit:xor1\|xor_8bit:xor1\|xor_4bit:xor1 " "Elaborating entity \"xor_4bit\" for hierarchy \"xor_32bit:xor1\|xor_16bit:xor1\|xor_8bit:xor1\|xor_4bit:xor1\"" {  } { { "xor_8bit.v" "xor1" { Text "C:/Project1/xor_8bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit nor_32bit:nor1 " "Elaborating entity \"nor_32bit\" for hierarchy \"nor_32bit:nor1\"" {  } { { "alu.v" "nor1" { Text "C:/Project1/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_16bit nor_32bit:nor1\|nor_16bit:nor1 " "Elaborating entity \"nor_16bit\" for hierarchy \"nor_32bit:nor1\|nor_16bit:nor1\"" {  } { { "nor_32bit.v" "nor1" { Text "C:/Project1/nor_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_8bit nor_32bit:nor1\|nor_16bit:nor1\|nor_8bit:nor1 " "Elaborating entity \"nor_8bit\" for hierarchy \"nor_32bit:nor1\|nor_16bit:nor1\|nor_8bit:nor1\"" {  } { { "nor_16bit.v" "nor1" { Text "C:/Project1/nor_16bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_4bit nor_32bit:nor1\|nor_16bit:nor1\|nor_8bit:nor1\|nor_4bit:nor1 " "Elaborating entity \"nor_4bit\" for hierarchy \"nor_32bit:nor1\|nor_16bit:nor1\|nor_8bit:nor1\|nor_4bit:nor1\"" {  } { { "nor_8bit.v" "nor1" { Text "C:/Project1/nor_8bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than_32bit less_than_32bit:lt1 " "Elaborating entity \"less_than_32bit\" for hierarchy \"less_than_32bit:lt1\"" {  } { { "alu.v" "lt1" { Text "C:/Project1/alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32bit less_than_32bit:lt1\|comparator_32bit:comp1 " "Elaborating entity \"comparator_32bit\" for hierarchy \"less_than_32bit:lt1\|comparator_32bit:comp1\"" {  } { { "less_than_32bit.v" "comp1" { Text "C:/Project1/less_than_32bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_16bit less_than_32bit:lt1\|comparator_32bit:comp1\|comparator_16bit:comp1 " "Elaborating entity \"comparator_16bit\" for hierarchy \"less_than_32bit:lt1\|comparator_32bit:comp1\|comparator_16bit:comp1\"" {  } { { "comparator_32bit.v" "comp1" { Text "C:/Project1/comparator_32bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_8bit less_than_32bit:lt1\|comparator_32bit:comp1\|comparator_16bit:comp1\|comparator_8bit:comp1 " "Elaborating entity \"comparator_8bit\" for hierarchy \"less_than_32bit:lt1\|comparator_32bit:comp1\|comparator_16bit:comp1\|comparator_8bit:comp1\"" {  } { { "comparator_16bit.v" "comp1" { Text "C:/Project1/comparator_16bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_4bit less_than_32bit:lt1\|comparator_32bit:comp1\|comparator_16bit:comp1\|comparator_8bit:comp1\|comparator_4bit:comp1 " "Elaborating entity \"comparator_4bit\" for hierarchy \"less_than_32bit:lt1\|comparator_32bit:comp1\|comparator_16bit:comp1\|comparator_8bit:comp1\|comparator_4bit:comp1\"" {  } { { "comparator_8bit.v" "comp1" { Text "C:/Project1/comparator_8bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_2bit less_than_32bit:lt1\|comparator_32bit:comp1\|comparator_16bit:comp1\|comparator_8bit:comp1\|comparator_4bit:comp1\|comparator_2bit:comp1 " "Elaborating entity \"comparator_2bit\" for hierarchy \"less_than_32bit:lt1\|comparator_32bit:comp1\|comparator_16bit:comp1\|comparator_8bit:comp1\|comparator_4bit:comp1\|comparator_2bit:comp1\"" {  } { { "comparator_4bit.v" "comp1" { Text "C:/Project1/comparator_4bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32bit cla_32bit:cla1 " "Elaborating entity \"cla_32bit\" for hierarchy \"cla_32bit:cla1\"" {  } { { "alu.v" "cla1" { Text "C:/Project1/alu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16bit cla_32bit:cla1\|cla_16bit:cla1 " "Elaborating entity \"cla_16bit\" for hierarchy \"cla_32bit:cla1\|cla_16bit:cla1\"" {  } { { "cla_32bit.v" "cla1" { Text "C:/Project1/cla_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit cla_32bit:cla1\|cla_16bit:cla1\|cla_8bit:cla1 " "Elaborating entity \"cla_8bit\" for hierarchy \"cla_32bit:cla1\|cla_16bit:cla1\|cla_8bit:cla1\"" {  } { { "cla_16bit.v" "cla1" { Text "C:/Project1/cla_16bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit cla_32bit:cla1\|cla_16bit:cla1\|cla_8bit:cla1\|cla_4bit:cla1 " "Elaborating entity \"cla_4bit\" for hierarchy \"cla_32bit:cla1\|cla_16bit:cla1\|cla_8bit:cla1\|cla_4bit:cla1\"" {  } { { "cla_8bit.v" "cla1" { Text "C:/Project1/cla_8bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_2bit cla_32bit:cla1\|cla_16bit:cla1\|cla_8bit:cla1\|cla_4bit:cla1\|cla_2bit:cla1 " "Elaborating entity \"cla_2bit\" for hierarchy \"cla_32bit:cla1\|cla_16bit:cla1\|cla_8bit:cla1\|cla_4bit:cla1\|cla_2bit:cla1\"" {  } { { "cla_4bit.v" "cla1" { Text "C:/Project1/cla_4bit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prop_gen_generator cla_32bit:cla1\|cla_16bit:cla1\|cla_8bit:cla1\|cla_4bit:cla1\|cla_2bit:cla1\|prop_gen_generator:genr1 " "Elaborating entity \"prop_gen_generator\" for hierarchy \"cla_32bit:cla1\|cla_16bit:cla1\|cla_8bit:cla1\|cla_4bit:cla1\|cla_2bit:cla1\|prop_gen_generator:genr1\"" {  } { { "cla_2bit.v" "genr1" { Text "C:/Project1/cla_2bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit subtractor_32bit:sub1 " "Elaborating entity \"subtractor_32bit\" for hierarchy \"subtractor_32bit:sub1\"" {  } { { "alu.v" "sub1" { Text "C:/Project1/alu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bit subtractor_32bit:sub1\|not_32bit:not1 " "Elaborating entity \"not_32bit\" for hierarchy \"subtractor_32bit:sub1\|not_32bit:not1\"" {  } { { "subtractor_32bit.v" "not1" { Text "C:/Project1/subtractor_32bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_16bit subtractor_32bit:sub1\|not_32bit:not1\|not_16bit:not1 " "Elaborating entity \"not_16bit\" for hierarchy \"subtractor_32bit:sub1\|not_32bit:not1\|not_16bit:not1\"" {  } { { "not_32bit.v" "not1" { Text "C:/Project1/not_32bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_8bit subtractor_32bit:sub1\|not_32bit:not1\|not_16bit:not1\|not_8bit:not1 " "Elaborating entity \"not_8bit\" for hierarchy \"subtractor_32bit:sub1\|not_32bit:not1\|not_16bit:not1\|not_8bit:not1\"" {  } { { "not_16bit.v" "not1" { Text "C:/Project1/not_16bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_4bit subtractor_32bit:sub1\|not_32bit:not1\|not_16bit:not1\|not_8bit:not1\|not_4bit:not1 " "Elaborating entity \"not_4bit\" for hierarchy \"subtractor_32bit:sub1\|not_32bit:not1\|not_16bit:not1\|not_8bit:not1\|not_4bit:not1\"" {  } { { "not_8bit.v" "not1" { Text "C:/Project1/not_8bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"mod:mod1\"" {  } { { "alu.v" "mod1" { Text "C:/Project1/alu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238514994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod1\|mod_cu:cu " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod1\|mod_cu:cu\"" {  } { { "mod.v" "cu" { Text "C:/Project1/mod.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238515028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod1\|mod_dp:dp " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod1\|mod_dp:dp\"" {  } { { "mod.v" "dp" { Text "C:/Project1/mod.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238515044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81_32bit mux81_32bit:mux1 " "Elaborating entity \"mux81_32bit\" for hierarchy \"mux81_32bit:mux1\"" {  } { { "alu.v" "mux1" { Text "C:/Project1/alu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238515059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and41_32bit mux81_32bit:mux1\|and41_32bit:and1 " "Elaborating entity \"and41_32bit\" for hierarchy \"mux81_32bit:mux1\|and41_32bit:and1\"" {  } { { "mux81_32bit.v" "and1" { Text "C:/Project1/mux81_32bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238515075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or81_32bit mux81_32bit:mux1\|or81_32bit:or1 " "Elaborating entity \"or81_32bit\" for hierarchy \"mux81_32bit:mux1\|or81_32bit:or1\"" {  } { { "mux81_32bit.v" "or1" { Text "C:/Project1/mux81_32bit.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238515122 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[31\] " "Net \"res\[4\]\[31\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[31\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[30\] " "Net \"res\[4\]\[30\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[30\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[29\] " "Net \"res\[4\]\[29\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[29\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[28\] " "Net \"res\[4\]\[28\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[28\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[27\] " "Net \"res\[4\]\[27\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[27\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[26\] " "Net \"res\[4\]\[26\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[26\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[25\] " "Net \"res\[4\]\[25\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[25\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[24\] " "Net \"res\[4\]\[24\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[24\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[23\] " "Net \"res\[4\]\[23\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[23\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[22\] " "Net \"res\[4\]\[22\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[22\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[21\] " "Net \"res\[4\]\[21\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[21\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[20\] " "Net \"res\[4\]\[20\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[20\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[19\] " "Net \"res\[4\]\[19\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[19\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[18\] " "Net \"res\[4\]\[18\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[18\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[17\] " "Net \"res\[4\]\[17\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[17\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[16\] " "Net \"res\[4\]\[16\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[16\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[15\] " "Net \"res\[4\]\[15\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[15\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[14\] " "Net \"res\[4\]\[14\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[14\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[13\] " "Net \"res\[4\]\[13\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[13\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[12\] " "Net \"res\[4\]\[12\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[12\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[11\] " "Net \"res\[4\]\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[11\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[10\] " "Net \"res\[4\]\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[10\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[9\] " "Net \"res\[4\]\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[9\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[8\] " "Net \"res\[4\]\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[8\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[7\] " "Net \"res\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[7\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[6\] " "Net \"res\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[6\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[5\] " "Net \"res\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[5\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[4\] " "Net \"res\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[4\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[3\] " "Net \"res\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[3\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[2\] " "Net \"res\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[2\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[1\] " "Net \"res\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[1\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702238515348 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[31\] " "Net \"res\[4\]\[31\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[31\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[30\] " "Net \"res\[4\]\[30\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[30\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[29\] " "Net \"res\[4\]\[29\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[29\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[28\] " "Net \"res\[4\]\[28\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[28\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[27\] " "Net \"res\[4\]\[27\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[27\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[26\] " "Net \"res\[4\]\[26\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[26\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[25\] " "Net \"res\[4\]\[25\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[25\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[24\] " "Net \"res\[4\]\[24\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[24\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[23\] " "Net \"res\[4\]\[23\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[23\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[22\] " "Net \"res\[4\]\[22\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[22\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[21\] " "Net \"res\[4\]\[21\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[21\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[20\] " "Net \"res\[4\]\[20\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[20\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[19\] " "Net \"res\[4\]\[19\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[19\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[18\] " "Net \"res\[4\]\[18\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[18\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[17\] " "Net \"res\[4\]\[17\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[17\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[16\] " "Net \"res\[4\]\[16\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[16\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[15\] " "Net \"res\[4\]\[15\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[15\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[14\] " "Net \"res\[4\]\[14\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[14\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[13\] " "Net \"res\[4\]\[13\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[13\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[12\] " "Net \"res\[4\]\[12\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[12\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[11\] " "Net \"res\[4\]\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[11\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[10\] " "Net \"res\[4\]\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[10\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[9\] " "Net \"res\[4\]\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[9\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[8\] " "Net \"res\[4\]\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[8\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[7\] " "Net \"res\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[7\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[6\] " "Net \"res\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[6\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[5\] " "Net \"res\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[5\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[4\] " "Net \"res\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[4\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[3\] " "Net \"res\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[3\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[2\] " "Net \"res\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[2\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[1\] " "Net \"res\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[1\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702238515348 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[31\] " "Net \"res\[4\]\[31\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[31\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[30\] " "Net \"res\[4\]\[30\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[30\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[29\] " "Net \"res\[4\]\[29\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[29\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[28\] " "Net \"res\[4\]\[28\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[28\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[27\] " "Net \"res\[4\]\[27\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[27\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[26\] " "Net \"res\[4\]\[26\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[26\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[25\] " "Net \"res\[4\]\[25\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[25\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[24\] " "Net \"res\[4\]\[24\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[24\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[23\] " "Net \"res\[4\]\[23\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[23\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[22\] " "Net \"res\[4\]\[22\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[22\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[21\] " "Net \"res\[4\]\[21\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[21\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[20\] " "Net \"res\[4\]\[20\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[20\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[19\] " "Net \"res\[4\]\[19\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[19\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[18\] " "Net \"res\[4\]\[18\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[18\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[17\] " "Net \"res\[4\]\[17\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[17\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[16\] " "Net \"res\[4\]\[16\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[16\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[15\] " "Net \"res\[4\]\[15\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[15\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[14\] " "Net \"res\[4\]\[14\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[14\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[13\] " "Net \"res\[4\]\[13\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[13\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[12\] " "Net \"res\[4\]\[12\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[12\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[11\] " "Net \"res\[4\]\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[11\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[10\] " "Net \"res\[4\]\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[10\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[9\] " "Net \"res\[4\]\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[9\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[8\] " "Net \"res\[4\]\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[8\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[7\] " "Net \"res\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[7\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[6\] " "Net \"res\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[6\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[5\] " "Net \"res\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[5\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[4\] " "Net \"res\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[4\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[3\] " "Net \"res\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[3\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[2\] " "Net \"res\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[2\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[1\] " "Net \"res\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[1\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702238515348 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[31\] " "Net \"res\[4\]\[31\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[31\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[30\] " "Net \"res\[4\]\[30\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[30\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[29\] " "Net \"res\[4\]\[29\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[29\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[28\] " "Net \"res\[4\]\[28\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[28\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[27\] " "Net \"res\[4\]\[27\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[27\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[26\] " "Net \"res\[4\]\[26\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[26\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[25\] " "Net \"res\[4\]\[25\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[25\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[24\] " "Net \"res\[4\]\[24\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[24\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[23\] " "Net \"res\[4\]\[23\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[23\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[22\] " "Net \"res\[4\]\[22\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[22\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[21\] " "Net \"res\[4\]\[21\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[21\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[20\] " "Net \"res\[4\]\[20\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[20\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[19\] " "Net \"res\[4\]\[19\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[19\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[18\] " "Net \"res\[4\]\[18\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[18\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[17\] " "Net \"res\[4\]\[17\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[17\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[16\] " "Net \"res\[4\]\[16\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[16\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[15\] " "Net \"res\[4\]\[15\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[15\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[14\] " "Net \"res\[4\]\[14\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[14\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[13\] " "Net \"res\[4\]\[13\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[13\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[12\] " "Net \"res\[4\]\[12\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[12\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[11\] " "Net \"res\[4\]\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[11\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[10\] " "Net \"res\[4\]\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[10\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[9\] " "Net \"res\[4\]\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[9\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[8\] " "Net \"res\[4\]\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[8\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[7\] " "Net \"res\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[7\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[6\] " "Net \"res\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[6\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[5\] " "Net \"res\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[5\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[4\] " "Net \"res\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[4\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[3\] " "Net \"res\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[3\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[2\] " "Net \"res\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[2\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[1\] " "Net \"res\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[1\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515348 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702238515348 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[31\] " "Net \"res\[4\]\[31\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[31\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[30\] " "Net \"res\[4\]\[30\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[30\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[29\] " "Net \"res\[4\]\[29\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[29\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[28\] " "Net \"res\[4\]\[28\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[28\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[27\] " "Net \"res\[4\]\[27\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[27\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[26\] " "Net \"res\[4\]\[26\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[26\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[25\] " "Net \"res\[4\]\[25\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[25\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[24\] " "Net \"res\[4\]\[24\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[24\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[23\] " "Net \"res\[4\]\[23\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[23\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[22\] " "Net \"res\[4\]\[22\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[22\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[21\] " "Net \"res\[4\]\[21\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[21\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[20\] " "Net \"res\[4\]\[20\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[20\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[19\] " "Net \"res\[4\]\[19\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[19\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[18\] " "Net \"res\[4\]\[18\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[18\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[17\] " "Net \"res\[4\]\[17\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[17\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[16\] " "Net \"res\[4\]\[16\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[16\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[15\] " "Net \"res\[4\]\[15\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[15\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[14\] " "Net \"res\[4\]\[14\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[14\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[13\] " "Net \"res\[4\]\[13\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[13\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[12\] " "Net \"res\[4\]\[12\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[12\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[11\] " "Net \"res\[4\]\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[11\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[10\] " "Net \"res\[4\]\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[10\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[9\] " "Net \"res\[4\]\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[9\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[8\] " "Net \"res\[4\]\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[8\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[7\] " "Net \"res\[4\]\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[7\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[6\] " "Net \"res\[4\]\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[6\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[5\] " "Net \"res\[4\]\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[5\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[4\] " "Net \"res\[4\]\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[4\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[3\] " "Net \"res\[4\]\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[3\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[2\] " "Net \"res\[4\]\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[2\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "res\[4\]\[1\] " "Net \"res\[4\]\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "res\[4\]\[1\]" { Text "C:/Project1/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702238515363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702238515363 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702238516106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702238516544 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702238517012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Project1/output_files/Project1.map.smsg " "Generated suppressed messages file C:/Project1/output_files/Project1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238517074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702238517302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702238517302 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin\[1\] " "No output dependent on input pin \"cin\[1\]\"" {  } { { "alu.v" "" { Text "C:/Project1/alu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702238517381 "|alu|cin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin\[2\] " "No output dependent on input pin \"cin\[2\]\"" {  } { { "alu.v" "" { Text "C:/Project1/alu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702238517381 "|alu|cin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK\[1\] " "No output dependent on input pin \"CLK\[1\]\"" {  } { { "alu.v" "" { Text "C:/Project1/alu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702238517381 "|alu|CLK[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK\[2\] " "No output dependent on input pin \"CLK\[2\]\"" {  } { { "alu.v" "" { Text "C:/Project1/alu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702238517381 "|alu|CLK[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset\[1\] " "No output dependent on input pin \"reset\[1\]\"" {  } { { "alu.v" "" { Text "C:/Project1/alu.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702238517381 "|alu|reset[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset\[2\] " "No output dependent on input pin \"reset\[2\]\"" {  } { { "alu.v" "" { Text "C:/Project1/alu.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702238517381 "|alu|reset[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702238517381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "493 " "Implemented 493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702238517381 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702238517381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702238517381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702238517381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702238517427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:01:57 2023 " "Processing ended: Sun Dec 10 23:01:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702238517427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702238517427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702238517427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702238517427 ""}
