ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0plus
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"UART_1_UART.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.UART_1_UartInit,"ax",%progbits
  20              		.align	1
  21              		.global	UART_1_UartInit
  22              		.code	16
  23              		.thumb_func
  24              		.type	UART_1_UartInit, %function
  25              	UART_1_UartInit:
  26              	.LFB1:
  27              		.file 1 "Generated_Source\\PSoC4\\UART_1_UART.c"
   1:Generated_Source\PSoC4/UART_1_UART.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/UART_1_UART.c **** * \file UART_1_UART.c
   3:Generated_Source\PSoC4/UART_1_UART.c **** * \version 4.0
   4:Generated_Source\PSoC4/UART_1_UART.c **** *
   5:Generated_Source\PSoC4/UART_1_UART.c **** * \brief
   6:Generated_Source\PSoC4/UART_1_UART.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/UART_1_UART.c **** *  UART mode.
   8:Generated_Source\PSoC4/UART_1_UART.c **** *
   9:Generated_Source\PSoC4/UART_1_UART.c **** * Note:
  10:Generated_Source\PSoC4/UART_1_UART.c **** *
  11:Generated_Source\PSoC4/UART_1_UART.c **** *******************************************************************************
  12:Generated_Source\PSoC4/UART_1_UART.c **** * \copyright
  13:Generated_Source\PSoC4/UART_1_UART.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/UART_1_UART.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/UART_1_UART.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/UART_1_UART.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/UART_1_UART.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/UART_1_UART.c **** 
  19:Generated_Source\PSoC4/UART_1_UART.c **** #include "UART_1_PVT.h"
  20:Generated_Source\PSoC4/UART_1_UART.c **** #include "UART_1_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/UART_1_UART.c **** #include "cyapicallbacks.h"
  22:Generated_Source\PSoC4/UART_1_UART.c **** 
  23:Generated_Source\PSoC4/UART_1_UART.c **** #if (UART_1_UART_WAKE_ENABLE_CONST && UART_1_UART_RX_WAKEUP_IRQ)
  24:Generated_Source\PSoC4/UART_1_UART.c ****     /**
  25:Generated_Source\PSoC4/UART_1_UART.c ****     * \addtogroup group_globals
  26:Generated_Source\PSoC4/UART_1_UART.c ****     * \{
  27:Generated_Source\PSoC4/UART_1_UART.c ****     */
  28:Generated_Source\PSoC4/UART_1_UART.c ****     /** This global variable determines whether to enable Skip Start
  29:Generated_Source\PSoC4/UART_1_UART.c ****     * functionality when UART_1_Sleep() function is called:
  30:Generated_Source\PSoC4/UART_1_UART.c ****     * 0 – disable, other values – enable. Default value is 1.
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 2


  31:Generated_Source\PSoC4/UART_1_UART.c ****     * It is only available when Enable wakeup from Deep Sleep Mode is enabled.
  32:Generated_Source\PSoC4/UART_1_UART.c ****     */
  33:Generated_Source\PSoC4/UART_1_UART.c ****     uint8 UART_1_skipStart = 1u;
  34:Generated_Source\PSoC4/UART_1_UART.c ****     /** \} globals */
  35:Generated_Source\PSoC4/UART_1_UART.c **** #endif /* (UART_1_UART_WAKE_ENABLE_CONST && UART_1_UART_RX_WAKEUP_IRQ) */
  36:Generated_Source\PSoC4/UART_1_UART.c **** 
  37:Generated_Source\PSoC4/UART_1_UART.c **** #if(UART_1_SCB_MODE_UNCONFIG_CONST_CFG)
  38:Generated_Source\PSoC4/UART_1_UART.c **** 
  39:Generated_Source\PSoC4/UART_1_UART.c ****     /***************************************
  40:Generated_Source\PSoC4/UART_1_UART.c ****     *  Configuration Structure Initialization
  41:Generated_Source\PSoC4/UART_1_UART.c ****     ***************************************/
  42:Generated_Source\PSoC4/UART_1_UART.c **** 
  43:Generated_Source\PSoC4/UART_1_UART.c ****     const UART_1_UART_INIT_STRUCT UART_1_configUart =
  44:Generated_Source\PSoC4/UART_1_UART.c ****     {
  45:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_SUB_MODE,
  46:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_DIRECTION,
  47:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_DATA_BITS_NUM,
  48:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_PARITY_TYPE,
  49:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_STOP_BITS_NUM,
  50:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_OVS_FACTOR,
  51:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_IRDA_LOW_POWER,
  52:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_MEDIAN_FILTER_ENABLE,
  53:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_RETRY_ON_NACK,
  54:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_IRDA_POLARITY,
  55:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_DROP_ON_PARITY_ERR,
  56:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_DROP_ON_FRAME_ERR,
  57:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_WAKE_ENABLE,
  58:Generated_Source\PSoC4/UART_1_UART.c ****         0u,
  59:Generated_Source\PSoC4/UART_1_UART.c ****         NULL,
  60:Generated_Source\PSoC4/UART_1_UART.c ****         0u,
  61:Generated_Source\PSoC4/UART_1_UART.c ****         NULL,
  62:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_MP_MODE_ENABLE,
  63:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_MP_ACCEPT_ADDRESS,
  64:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_MP_RX_ADDRESS,
  65:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_MP_RX_ADDRESS_MASK,
  66:Generated_Source\PSoC4/UART_1_UART.c ****         (uint32) UART_1_SCB_IRQ_INTERNAL,
  67:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_INTR_RX_MASK,
  68:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_RX_TRIGGER_LEVEL,
  69:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_INTR_TX_MASK,
  70:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_TX_TRIGGER_LEVEL,
  71:Generated_Source\PSoC4/UART_1_UART.c ****         (uint8) UART_1_UART_BYTE_MODE_ENABLE,
  72:Generated_Source\PSoC4/UART_1_UART.c ****         (uint8) UART_1_UART_CTS_ENABLE,
  73:Generated_Source\PSoC4/UART_1_UART.c ****         (uint8) UART_1_UART_CTS_POLARITY,
  74:Generated_Source\PSoC4/UART_1_UART.c ****         (uint8) UART_1_UART_RTS_POLARITY,
  75:Generated_Source\PSoC4/UART_1_UART.c ****         (uint8) UART_1_UART_RTS_FIFO_LEVEL,
  76:Generated_Source\PSoC4/UART_1_UART.c ****         (uint8) UART_1_UART_RX_BREAK_WIDTH
  77:Generated_Source\PSoC4/UART_1_UART.c ****     };
  78:Generated_Source\PSoC4/UART_1_UART.c **** 
  79:Generated_Source\PSoC4/UART_1_UART.c **** 
  80:Generated_Source\PSoC4/UART_1_UART.c ****     /*******************************************************************************
  81:Generated_Source\PSoC4/UART_1_UART.c ****     * Function Name: UART_1_UartInit
  82:Generated_Source\PSoC4/UART_1_UART.c ****     ****************************************************************************//**
  83:Generated_Source\PSoC4/UART_1_UART.c ****     *
  84:Generated_Source\PSoC4/UART_1_UART.c ****     *  Configures the UART_1 for UART operation.
  85:Generated_Source\PSoC4/UART_1_UART.c ****     *
  86:Generated_Source\PSoC4/UART_1_UART.c ****     *  This function is intended specifically to be used when the UART_1
  87:Generated_Source\PSoC4/UART_1_UART.c ****     *  configuration is set to “Unconfigured UART_1” in the customizer.
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 3


  88:Generated_Source\PSoC4/UART_1_UART.c ****     *  After initializing the UART_1 in UART mode using this function,
  89:Generated_Source\PSoC4/UART_1_UART.c ****     *  the component can be enabled using the UART_1_Start() or
  90:Generated_Source\PSoC4/UART_1_UART.c ****     * UART_1_Enable() function.
  91:Generated_Source\PSoC4/UART_1_UART.c ****     *  This function uses a pointer to a structure that provides the configuration
  92:Generated_Source\PSoC4/UART_1_UART.c ****     *  settings. This structure contains the same information that would otherwise
  93:Generated_Source\PSoC4/UART_1_UART.c ****     *  be provided by the customizer settings.
  94:Generated_Source\PSoC4/UART_1_UART.c ****     *
  95:Generated_Source\PSoC4/UART_1_UART.c ****     *  \param config: pointer to a structure that contains the following list of
  96:Generated_Source\PSoC4/UART_1_UART.c ****     *   fields. These fields match the selections available in the customizer.
  97:Generated_Source\PSoC4/UART_1_UART.c ****     *   Refer to the customizer for further description of the settings.
  98:Generated_Source\PSoC4/UART_1_UART.c ****     *
  99:Generated_Source\PSoC4/UART_1_UART.c ****     *******************************************************************************/
 100:Generated_Source\PSoC4/UART_1_UART.c ****     void UART_1_UartInit(const UART_1_UART_INIT_STRUCT *config)
 101:Generated_Source\PSoC4/UART_1_UART.c ****     {
 102:Generated_Source\PSoC4/UART_1_UART.c ****         uint32 pinsConfig;
 103:Generated_Source\PSoC4/UART_1_UART.c **** 
 104:Generated_Source\PSoC4/UART_1_UART.c ****         if (NULL == config)
 105:Generated_Source\PSoC4/UART_1_UART.c ****         {
 106:Generated_Source\PSoC4/UART_1_UART.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
 107:Generated_Source\PSoC4/UART_1_UART.c ****         }
 108:Generated_Source\PSoC4/UART_1_UART.c ****         else
 109:Generated_Source\PSoC4/UART_1_UART.c ****         {
 110:Generated_Source\PSoC4/UART_1_UART.c ****             /* Get direction to configure UART pins: TX, RX or TX+RX */
 111:Generated_Source\PSoC4/UART_1_UART.c ****             pinsConfig  = config->direction;
 112:Generated_Source\PSoC4/UART_1_UART.c **** 
 113:Generated_Source\PSoC4/UART_1_UART.c ****         #if !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1)
 114:Generated_Source\PSoC4/UART_1_UART.c ****             /* Add RTS and CTS pins to configure */
 115:Generated_Source\PSoC4/UART_1_UART.c ****             pinsConfig |= (0u != config->rtsRxFifoLevel) ? (UART_1_UART_RTS_PIN_ENABLE) : (0u);
 116:Generated_Source\PSoC4/UART_1_UART.c ****             pinsConfig |= (0u != config->enableCts)      ? (UART_1_UART_CTS_PIN_ENABLE) : (0u);
 117:Generated_Source\PSoC4/UART_1_UART.c ****         #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
 118:Generated_Source\PSoC4/UART_1_UART.c **** 
 119:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure pins */
 120:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_SetPins(UART_1_SCB_MODE_UART, config->mode, pinsConfig);
 121:Generated_Source\PSoC4/UART_1_UART.c **** 
 122:Generated_Source\PSoC4/UART_1_UART.c ****             /* Store internal configuration */
 123:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_scbMode       = (uint8) UART_1_SCB_MODE_UART;
 124:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_scbEnableWake = (uint8) config->enableWake;
 125:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_scbEnableIntr = (uint8) config->enableInterrupt;
 126:Generated_Source\PSoC4/UART_1_UART.c **** 
 127:Generated_Source\PSoC4/UART_1_UART.c ****             /* Set RX direction internal variables */
 128:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_rxBuffer      =         config->rxBuffer;
 129:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_rxDataBits    = (uint8) config->dataBits;
 130:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_rxBufferSize  =         config->rxBufferSize;
 131:Generated_Source\PSoC4/UART_1_UART.c **** 
 132:Generated_Source\PSoC4/UART_1_UART.c ****             /* Set TX direction internal variables */
 133:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_txBuffer      =         config->txBuffer;
 134:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_txDataBits    = (uint8) config->dataBits;
 135:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_txBufferSize  =         config->txBufferSize;
 136:Generated_Source\PSoC4/UART_1_UART.c **** 
 137:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure UART interface */
 138:Generated_Source\PSoC4/UART_1_UART.c ****             if(UART_1_UART_MODE_IRDA == config->mode)
 139:Generated_Source\PSoC4/UART_1_UART.c ****             {
 140:Generated_Source\PSoC4/UART_1_UART.c ****                 /* OVS settings: IrDA */
 141:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_CTRL_REG  = ((0u != config->enableIrdaLowPower) ?
 142:Generated_Source\PSoC4/UART_1_UART.c ****                                                 (UART_1_UART_GET_CTRL_OVS_IRDA_LP(config->oversampl
 143:Generated_Source\PSoC4/UART_1_UART.c ****                                                 (UART_1_CTRL_OVS_IRDA_OVS16));
 144:Generated_Source\PSoC4/UART_1_UART.c ****             }
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 4


 145:Generated_Source\PSoC4/UART_1_UART.c ****             else
 146:Generated_Source\PSoC4/UART_1_UART.c ****             {
 147:Generated_Source\PSoC4/UART_1_UART.c ****                 /* OVS settings: UART and SmartCard */
 148:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_CTRL_REG  = UART_1_GET_CTRL_OVS(config->oversample);
 149:Generated_Source\PSoC4/UART_1_UART.c ****             }
 150:Generated_Source\PSoC4/UART_1_UART.c **** 
 151:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_CTRL_REG     |= UART_1_GET_CTRL_BYTE_MODE  (config->enableByteMode)      |
 152:Generated_Source\PSoC4/UART_1_UART.c ****                                              UART_1_GET_CTRL_ADDR_ACCEPT(config->multiprocAcceptAdd
 153:Generated_Source\PSoC4/UART_1_UART.c ****                                              UART_1_CTRL_UART;
 154:Generated_Source\PSoC4/UART_1_UART.c **** 
 155:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure sub-mode: UART, SmartCard or IrDA */
 156:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_CTRL_REG = UART_1_GET_UART_CTRL_MODE(config->mode);
 157:Generated_Source\PSoC4/UART_1_UART.c **** 
 158:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure RX direction */
 159:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_RX_CTRL_REG = UART_1_GET_UART_RX_CTRL_MODE(config->stopBits)              |
 160:Generated_Source\PSoC4/UART_1_UART.c ****                                         UART_1_GET_UART_RX_CTRL_POLARITY(config->enableInvertedRx) 
 161:Generated_Source\PSoC4/UART_1_UART.c ****                                         UART_1_GET_UART_RX_CTRL_MP_MODE(config->enableMultiproc)   
 162:Generated_Source\PSoC4/UART_1_UART.c ****                                         UART_1_GET_UART_RX_CTRL_DROP_ON_PARITY_ERR(config->dropOnPa
 163:Generated_Source\PSoC4/UART_1_UART.c ****                                         UART_1_GET_UART_RX_CTRL_DROP_ON_FRAME_ERR(config->dropOnFra
 164:Generated_Source\PSoC4/UART_1_UART.c ****                                         UART_1_GET_UART_RX_CTRL_BREAK_WIDTH(config->breakWidth);
 165:Generated_Source\PSoC4/UART_1_UART.c **** 
 166:Generated_Source\PSoC4/UART_1_UART.c ****             if(UART_1_UART_PARITY_NONE != config->parity)
 167:Generated_Source\PSoC4/UART_1_UART.c ****             {
 168:Generated_Source\PSoC4/UART_1_UART.c ****                UART_1_UART_RX_CTRL_REG |= UART_1_GET_UART_RX_CTRL_PARITY(config->parity) |
 169:Generated_Source\PSoC4/UART_1_UART.c ****                                                     UART_1_UART_RX_CTRL_PARITY_ENABLED;
 170:Generated_Source\PSoC4/UART_1_UART.c ****             }
 171:Generated_Source\PSoC4/UART_1_UART.c **** 
 172:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_RX_CTRL_REG      = UART_1_GET_RX_CTRL_DATA_WIDTH(config->dataBits)       |
 173:Generated_Source\PSoC4/UART_1_UART.c ****                                                 UART_1_GET_RX_CTRL_MEDIAN(config->enableMedianFilte
 174:Generated_Source\PSoC4/UART_1_UART.c ****                                                 UART_1_GET_UART_RX_CTRL_ENABLED(config->direction);
 175:Generated_Source\PSoC4/UART_1_UART.c **** 
 176:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_RX_FIFO_CTRL_REG = UART_1_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel)
 177:Generated_Source\PSoC4/UART_1_UART.c **** 
 178:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure MP address */
 179:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_RX_MATCH_REG     = UART_1_GET_RX_MATCH_ADDR(config->multiprocAddr) |
 180:Generated_Source\PSoC4/UART_1_UART.c ****                                                 UART_1_GET_RX_MATCH_MASK(config->multiprocAddrMask)
 181:Generated_Source\PSoC4/UART_1_UART.c **** 
 182:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure RX direction */
 183:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_TX_CTRL_REG = UART_1_GET_UART_TX_CTRL_MODE(config->stopBits) |
 184:Generated_Source\PSoC4/UART_1_UART.c ****                                                 UART_1_GET_UART_TX_CTRL_RETRY_NACK(config->enableRe
 185:Generated_Source\PSoC4/UART_1_UART.c **** 
 186:Generated_Source\PSoC4/UART_1_UART.c ****             if(UART_1_UART_PARITY_NONE != config->parity)
 187:Generated_Source\PSoC4/UART_1_UART.c ****             {
 188:Generated_Source\PSoC4/UART_1_UART.c ****                UART_1_UART_TX_CTRL_REG |= UART_1_GET_UART_TX_CTRL_PARITY(config->parity) |
 189:Generated_Source\PSoC4/UART_1_UART.c ****                                                     UART_1_UART_TX_CTRL_PARITY_ENABLED;
 190:Generated_Source\PSoC4/UART_1_UART.c ****             }
 191:Generated_Source\PSoC4/UART_1_UART.c **** 
 192:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_TX_CTRL_REG      = UART_1_GET_TX_CTRL_DATA_WIDTH(config->dataBits)    |
 193:Generated_Source\PSoC4/UART_1_UART.c ****                                                 UART_1_GET_UART_TX_CTRL_ENABLED(config->direction);
 194:Generated_Source\PSoC4/UART_1_UART.c **** 
 195:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_TX_FIFO_CTRL_REG = UART_1_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel)
 196:Generated_Source\PSoC4/UART_1_UART.c **** 
 197:Generated_Source\PSoC4/UART_1_UART.c ****         #if !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1)
 198:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_FLOW_CTRL_REG = UART_1_GET_UART_FLOW_CTRL_CTS_ENABLE(config->enableCts) | \
 199:Generated_Source\PSoC4/UART_1_UART.c ****                                             UART_1_GET_UART_FLOW_CTRL_CTS_POLARITY (config->ctsPola
 200:Generated_Source\PSoC4/UART_1_UART.c ****                                             UART_1_GET_UART_FLOW_CTRL_RTS_POLARITY (config->rtsPola
 201:Generated_Source\PSoC4/UART_1_UART.c ****                                             UART_1_GET_UART_FLOW_CTRL_TRIGGER_LEVEL(config->rtsRxFi
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 5


 202:Generated_Source\PSoC4/UART_1_UART.c ****         #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
 203:Generated_Source\PSoC4/UART_1_UART.c **** 
 204:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure interrupt with UART handler but do not enable it */
 205:Generated_Source\PSoC4/UART_1_UART.c ****             CyIntDisable    (UART_1_ISR_NUMBER);
 206:Generated_Source\PSoC4/UART_1_UART.c ****             CyIntSetPriority(UART_1_ISR_NUMBER, UART_1_ISR_PRIORITY);
 207:Generated_Source\PSoC4/UART_1_UART.c ****             (void) CyIntSetVector(UART_1_ISR_NUMBER, &UART_1_SPI_UART_ISR);
 208:Generated_Source\PSoC4/UART_1_UART.c **** 
 209:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure WAKE interrupt */
 210:Generated_Source\PSoC4/UART_1_UART.c ****         #if(UART_1_UART_RX_WAKEUP_IRQ)
 211:Generated_Source\PSoC4/UART_1_UART.c ****             CyIntDisable    (UART_1_RX_WAKE_ISR_NUMBER);
 212:Generated_Source\PSoC4/UART_1_UART.c ****             CyIntSetPriority(UART_1_RX_WAKE_ISR_NUMBER, UART_1_RX_WAKE_ISR_PRIORITY);
 213:Generated_Source\PSoC4/UART_1_UART.c ****             (void) CyIntSetVector(UART_1_RX_WAKE_ISR_NUMBER, &UART_1_UART_WAKEUP_ISR);
 214:Generated_Source\PSoC4/UART_1_UART.c ****         #endif /* (UART_1_UART_RX_WAKEUP_IRQ) */
 215:Generated_Source\PSoC4/UART_1_UART.c **** 
 216:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure interrupt sources */
 217:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_INTR_I2C_EC_MASK_REG = UART_1_NO_INTR_SOURCES;
 218:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_INTR_SPI_EC_MASK_REG = UART_1_NO_INTR_SOURCES;
 219:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_INTR_SLAVE_MASK_REG  = UART_1_NO_INTR_SOURCES;
 220:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_INTR_MASTER_MASK_REG = UART_1_NO_INTR_SOURCES;
 221:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_INTR_RX_MASK_REG     = config->rxInterruptMask;
 222:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_INTR_TX_MASK_REG     = config->txInterruptMask;
 223:Generated_Source\PSoC4/UART_1_UART.c **** 
 224:Generated_Source\PSoC4/UART_1_UART.c ****             /* Configure TX interrupt sources to restore. */
 225:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_IntrTxMask = LO16(UART_1_INTR_TX_MASK_REG);
 226:Generated_Source\PSoC4/UART_1_UART.c **** 
 227:Generated_Source\PSoC4/UART_1_UART.c ****             /* Clear RX buffer indexes */
 228:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_rxBufferHead     = 0u;
 229:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_rxBufferTail     = 0u;
 230:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_rxBufferOverflow = 0u;
 231:Generated_Source\PSoC4/UART_1_UART.c **** 
 232:Generated_Source\PSoC4/UART_1_UART.c ****             /* Clear TX buffer indexes */
 233:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_txBufferHead = 0u;
 234:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_txBufferTail = 0u;
 235:Generated_Source\PSoC4/UART_1_UART.c ****         }
 236:Generated_Source\PSoC4/UART_1_UART.c ****     }
 237:Generated_Source\PSoC4/UART_1_UART.c **** 
 238:Generated_Source\PSoC4/UART_1_UART.c **** #else
 239:Generated_Source\PSoC4/UART_1_UART.c **** 
 240:Generated_Source\PSoC4/UART_1_UART.c ****     /*******************************************************************************
 241:Generated_Source\PSoC4/UART_1_UART.c ****     * Function Name: UART_1_UartInit
 242:Generated_Source\PSoC4/UART_1_UART.c ****     ****************************************************************************//**
 243:Generated_Source\PSoC4/UART_1_UART.c ****     *
 244:Generated_Source\PSoC4/UART_1_UART.c ****     *  Configures the SCB for the UART operation.
 245:Generated_Source\PSoC4/UART_1_UART.c ****     *
 246:Generated_Source\PSoC4/UART_1_UART.c ****     *******************************************************************************/
 247:Generated_Source\PSoC4/UART_1_UART.c ****     void UART_1_UartInit(void)
 248:Generated_Source\PSoC4/UART_1_UART.c ****     {
  28              		.loc 1 248 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
 249:Generated_Source\PSoC4/UART_1_UART.c ****         /* Configure UART interface */
 250:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_CTRL_REG = UART_1_UART_DEFAULT_CTRL;
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 6


 251:Generated_Source\PSoC4/UART_1_UART.c **** 
 252:Generated_Source\PSoC4/UART_1_UART.c ****         /* Configure sub-mode: UART, SmartCard or IrDA */
 253:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_CTRL_REG = UART_1_UART_DEFAULT_UART_CTRL;
  36              		.loc 1 253 0
  37 0002 0024     		movs	r4, #0
 250:Generated_Source\PSoC4/UART_1_UART.c **** 
  38              		.loc 1 250 0
  39 0004 1C4A     		ldr	r2, .L2
  40 0006 1D4B     		ldr	r3, .L2+4
 254:Generated_Source\PSoC4/UART_1_UART.c **** 
 255:Generated_Source\PSoC4/UART_1_UART.c ****         /* Configure RX direction */
 256:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_RX_CTRL_REG = UART_1_UART_DEFAULT_UART_RX_CTRL;
 257:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_RX_CTRL_REG      = UART_1_UART_DEFAULT_RX_CTRL;
 258:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_RX_FIFO_CTRL_REG = UART_1_UART_DEFAULT_RX_FIFO_CTRL;
 259:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_RX_MATCH_REG     = UART_1_UART_DEFAULT_RX_MATCH_REG;
 260:Generated_Source\PSoC4/UART_1_UART.c **** 
 261:Generated_Source\PSoC4/UART_1_UART.c ****         /* Configure TX direction */
 262:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_TX_CTRL_REG = UART_1_UART_DEFAULT_UART_TX_CTRL;
 263:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_TX_CTRL_REG      = UART_1_UART_DEFAULT_TX_CTRL;
 264:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_TX_FIFO_CTRL_REG = UART_1_UART_DEFAULT_TX_FIFO_CTRL;
 265:Generated_Source\PSoC4/UART_1_UART.c **** 
 266:Generated_Source\PSoC4/UART_1_UART.c ****     #if !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1)
 267:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UART_FLOW_CTRL_REG = UART_1_UART_DEFAULT_FLOW_CTRL;
 268:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
 269:Generated_Source\PSoC4/UART_1_UART.c **** 
 270:Generated_Source\PSoC4/UART_1_UART.c ****         /* Configure interrupt with UART handler but do not enable it */
 271:Generated_Source\PSoC4/UART_1_UART.c ****     #if(UART_1_SCB_IRQ_INTERNAL)
 272:Generated_Source\PSoC4/UART_1_UART.c ****         CyIntDisable    (UART_1_ISR_NUMBER);
  41              		.loc 1 272 0
  42 0008 0820     		movs	r0, #8
 250:Generated_Source\PSoC4/UART_1_UART.c **** 
  43              		.loc 1 250 0
  44 000a 1A60     		str	r2, [r3]
 253:Generated_Source\PSoC4/UART_1_UART.c **** 
  45              		.loc 1 253 0
  46 000c 1C4B     		ldr	r3, .L2+8
 256:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_RX_CTRL_REG      = UART_1_UART_DEFAULT_RX_CTRL;
  47              		.loc 1 256 0
  48 000e 1D4A     		ldr	r2, .L2+12
 253:Generated_Source\PSoC4/UART_1_UART.c **** 
  49              		.loc 1 253 0
  50 0010 1C60     		str	r4, [r3]
 256:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_RX_CTRL_REG      = UART_1_UART_DEFAULT_RX_CTRL;
  51              		.loc 1 256 0
  52 0012 1D4B     		ldr	r3, .L2+16
 273:Generated_Source\PSoC4/UART_1_UART.c ****         CyIntSetPriority(UART_1_ISR_NUMBER, UART_1_ISR_PRIORITY);
 274:Generated_Source\PSoC4/UART_1_UART.c ****         (void) CyIntSetVector(UART_1_ISR_NUMBER, &UART_1_SPI_UART_ISR);
 275:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_SCB_IRQ_INTERNAL) */
 276:Generated_Source\PSoC4/UART_1_UART.c **** 
 277:Generated_Source\PSoC4/UART_1_UART.c ****         /* Configure WAKE interrupt */
 278:Generated_Source\PSoC4/UART_1_UART.c ****     #if(UART_1_UART_RX_WAKEUP_IRQ)
 279:Generated_Source\PSoC4/UART_1_UART.c ****         CyIntDisable    (UART_1_RX_WAKE_ISR_NUMBER);
 280:Generated_Source\PSoC4/UART_1_UART.c ****         CyIntSetPriority(UART_1_RX_WAKE_ISR_NUMBER, UART_1_RX_WAKE_ISR_PRIORITY);
 281:Generated_Source\PSoC4/UART_1_UART.c ****         (void) CyIntSetVector(UART_1_RX_WAKE_ISR_NUMBER, &UART_1_UART_WAKEUP_ISR);
 282:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_UART_RX_WAKEUP_IRQ) */
 283:Generated_Source\PSoC4/UART_1_UART.c **** 
 284:Generated_Source\PSoC4/UART_1_UART.c ****         /* Configure interrupt sources */
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 7


 285:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_I2C_EC_MASK_REG = UART_1_UART_DEFAULT_INTR_I2C_EC_MASK;
 286:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_SPI_EC_MASK_REG = UART_1_UART_DEFAULT_INTR_SPI_EC_MASK;
 287:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_SLAVE_MASK_REG  = UART_1_UART_DEFAULT_INTR_SLAVE_MASK;
 288:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_MASTER_MASK_REG = UART_1_UART_DEFAULT_INTR_MASTER_MASK;
 289:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_RX_MASK_REG     = UART_1_UART_DEFAULT_INTR_RX_MASK;
 290:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_TX_MASK_REG     = UART_1_UART_DEFAULT_INTR_TX_MASK;
 291:Generated_Source\PSoC4/UART_1_UART.c **** 
 292:Generated_Source\PSoC4/UART_1_UART.c ****         /* Configure TX interrupt sources to restore. */
 293:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_IntrTxMask = LO16(UART_1_INTR_TX_MASK_REG);
 294:Generated_Source\PSoC4/UART_1_UART.c **** 
 295:Generated_Source\PSoC4/UART_1_UART.c ****     #if(UART_1_INTERNAL_RX_SW_BUFFER_CONST)
 296:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_rxBufferHead     = 0u;
 297:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_rxBufferTail     = 0u;
 298:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_rxBufferOverflow = 0u;
 299:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_INTERNAL_RX_SW_BUFFER_CONST) */
 300:Generated_Source\PSoC4/UART_1_UART.c **** 
 301:Generated_Source\PSoC4/UART_1_UART.c ****     #if(UART_1_INTERNAL_TX_SW_BUFFER_CONST)
 302:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_txBufferHead = 0u;
 303:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_txBufferTail = 0u;
 304:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_INTERNAL_TX_SW_BUFFER_CONST) */
 305:Generated_Source\PSoC4/UART_1_UART.c ****     }
  53              		.loc 1 305 0
  54              		@ sp needed
 256:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_RX_CTRL_REG      = UART_1_UART_DEFAULT_RX_CTRL;
  55              		.loc 1 256 0
  56 0014 1A60     		str	r2, [r3]
 257:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_RX_FIFO_CTRL_REG = UART_1_UART_DEFAULT_RX_FIFO_CTRL;
  57              		.loc 1 257 0
  58 0016 0723     		movs	r3, #7
  59 0018 1C4A     		ldr	r2, .L2+20
  60 001a 1360     		str	r3, [r2]
 258:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_RX_MATCH_REG     = UART_1_UART_DEFAULT_RX_MATCH_REG;
  61              		.loc 1 258 0
  62 001c 1C4A     		ldr	r2, .L2+24
  63 001e 1360     		str	r3, [r2]
 262:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_TX_CTRL_REG      = UART_1_UART_DEFAULT_TX_CTRL;
  64              		.loc 1 262 0
  65 0020 0122     		movs	r2, #1
 259:Generated_Source\PSoC4/UART_1_UART.c **** 
  66              		.loc 1 259 0
  67 0022 1C4B     		ldr	r3, .L2+28
  68 0024 1C60     		str	r4, [r3]
 262:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_TX_CTRL_REG      = UART_1_UART_DEFAULT_TX_CTRL;
  69              		.loc 1 262 0
  70 0026 1C4B     		ldr	r3, .L2+32
  71 0028 1A60     		str	r2, [r3]
 263:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_TX_FIFO_CTRL_REG = UART_1_UART_DEFAULT_TX_FIFO_CTRL;
  72              		.loc 1 263 0
  73 002a 1C4A     		ldr	r2, .L2+36
  74 002c 1C4B     		ldr	r3, .L2+40
  75 002e 1A60     		str	r2, [r3]
 267:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
  76              		.loc 1 267 0
  77 0030 0422     		movs	r2, #4
 264:Generated_Source\PSoC4/UART_1_UART.c **** 
  78              		.loc 1 264 0
  79 0032 1C4B     		ldr	r3, .L2+44
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 8


  80 0034 1C60     		str	r4, [r3]
 267:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
  81              		.loc 1 267 0
  82 0036 1C4B     		ldr	r3, .L2+48
  83 0038 1A60     		str	r2, [r3]
 272:Generated_Source\PSoC4/UART_1_UART.c ****         CyIntSetPriority(UART_1_ISR_NUMBER, UART_1_ISR_PRIORITY);
  84              		.loc 1 272 0
  85 003a FFF7FEFF 		bl	CyIntDisable
  86              	.LVL0:
 273:Generated_Source\PSoC4/UART_1_UART.c ****         (void) CyIntSetVector(UART_1_ISR_NUMBER, &UART_1_SPI_UART_ISR);
  87              		.loc 1 273 0
  88 003e 0321     		movs	r1, #3
  89 0040 0820     		movs	r0, #8
  90 0042 FFF7FEFF 		bl	CyIntSetPriority
  91              	.LVL1:
 274:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_SCB_IRQ_INTERNAL) */
  92              		.loc 1 274 0
  93 0046 1949     		ldr	r1, .L2+52
  94 0048 0820     		movs	r0, #8
  95 004a FFF7FEFF 		bl	CyIntSetVector
  96              	.LVL2:
 285:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_SPI_EC_MASK_REG = UART_1_UART_DEFAULT_INTR_SPI_EC_MASK;
  97              		.loc 1 285 0
  98 004e 184B     		ldr	r3, .L2+56
  99 0050 1C60     		str	r4, [r3]
 286:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_SLAVE_MASK_REG  = UART_1_UART_DEFAULT_INTR_SLAVE_MASK;
 100              		.loc 1 286 0
 101 0052 184B     		ldr	r3, .L2+60
 102 0054 1C60     		str	r4, [r3]
 287:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_MASTER_MASK_REG = UART_1_UART_DEFAULT_INTR_MASTER_MASK;
 103              		.loc 1 287 0
 104 0056 184B     		ldr	r3, .L2+64
 105 0058 1C60     		str	r4, [r3]
 288:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_RX_MASK_REG     = UART_1_UART_DEFAULT_INTR_RX_MASK;
 106              		.loc 1 288 0
 107 005a 184B     		ldr	r3, .L2+68
 108 005c 1C60     		str	r4, [r3]
 289:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_INTR_TX_MASK_REG     = UART_1_UART_DEFAULT_INTR_TX_MASK;
 109              		.loc 1 289 0
 110 005e 184B     		ldr	r3, .L2+72
 111 0060 1C60     		str	r4, [r3]
 290:Generated_Source\PSoC4/UART_1_UART.c **** 
 112              		.loc 1 290 0
 113 0062 184B     		ldr	r3, .L2+76
 114 0064 1C60     		str	r4, [r3]
 293:Generated_Source\PSoC4/UART_1_UART.c **** 
 115              		.loc 1 293 0
 116 0066 1A68     		ldr	r2, [r3]
 117 0068 174B     		ldr	r3, .L2+80
 118 006a 1A80     		strh	r2, [r3]
 302:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_txBufferTail = 0u;
 119              		.loc 1 302 0
 120 006c 174B     		ldr	r3, .L2+84
 121 006e 1C60     		str	r4, [r3]
 303:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_INTERNAL_TX_SW_BUFFER_CONST) */
 122              		.loc 1 303 0
 123 0070 174B     		ldr	r3, .L2+88
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 9


 124 0072 1C60     		str	r4, [r3]
 125              		.loc 1 305 0
 126 0074 10BD     		pop	{r4, pc}
 127              	.L3:
 128 0076 C046     		.align	2
 129              	.L2:
 130 0078 0B000002 		.word	33554443
 131 007c 00000940 		.word	1074331648
 132 0080 40000940 		.word	1074331712
 133 0084 01000A00 		.word	655361
 134 0088 48000940 		.word	1074331720
 135 008c 00030940 		.word	1074332416
 136 0090 04030940 		.word	1074332420
 137 0094 10030940 		.word	1074332432
 138 0098 44000940 		.word	1074331716
 139 009c 07000080 		.word	-2147483641
 140 00a0 00020940 		.word	1074332160
 141 00a4 04020940 		.word	1074332164
 142 00a8 50000940 		.word	1074331728
 143 00ac 00000000 		.word	UART_1_SPI_UART_ISR
 144 00b0 880E0940 		.word	1074335368
 145 00b4 C80E0940 		.word	1074335432
 146 00b8 480F0940 		.word	1074335560
 147 00bc 080F0940 		.word	1074335496
 148 00c0 C80F0940 		.word	1074335688
 149 00c4 880F0940 		.word	1074335624
 150 00c8 00000000 		.word	UART_1_IntrTxMask
 151 00cc 00000000 		.word	UART_1_txBufferHead
 152 00d0 00000000 		.word	UART_1_txBufferTail
 153              		.cfi_endproc
 154              	.LFE1:
 155              		.size	UART_1_UartInit, .-UART_1_UartInit
 156              		.section	.text.UART_1_UartPostEnable,"ax",%progbits
 157              		.align	1
 158              		.global	UART_1_UartPostEnable
 159              		.code	16
 160              		.thumb_func
 161              		.type	UART_1_UartPostEnable, %function
 162              	UART_1_UartPostEnable:
 163              	.LFB2:
 306:Generated_Source\PSoC4/UART_1_UART.c **** #endif /* (UART_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 307:Generated_Source\PSoC4/UART_1_UART.c **** 
 308:Generated_Source\PSoC4/UART_1_UART.c **** 
 309:Generated_Source\PSoC4/UART_1_UART.c **** /*******************************************************************************
 310:Generated_Source\PSoC4/UART_1_UART.c **** * Function Name: UART_1_UartPostEnable
 311:Generated_Source\PSoC4/UART_1_UART.c **** ****************************************************************************//**
 312:Generated_Source\PSoC4/UART_1_UART.c **** *
 313:Generated_Source\PSoC4/UART_1_UART.c **** *  Restores HSIOM settings for the UART output pins (TX and/or RTS) to be
 314:Generated_Source\PSoC4/UART_1_UART.c **** *  controlled by the SCB UART.
 315:Generated_Source\PSoC4/UART_1_UART.c **** *
 316:Generated_Source\PSoC4/UART_1_UART.c **** *******************************************************************************/
 317:Generated_Source\PSoC4/UART_1_UART.c **** void UART_1_UartPostEnable(void)
 318:Generated_Source\PSoC4/UART_1_UART.c **** {
 164              		.loc 1 318 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 10


 168              		@ link register save eliminated.
 319:Generated_Source\PSoC4/UART_1_UART.c **** #if (UART_1_SCB_MODE_UNCONFIG_CONST_CFG)
 320:Generated_Source\PSoC4/UART_1_UART.c ****     #if (UART_1_TX_SDA_MISO_PIN)
 321:Generated_Source\PSoC4/UART_1_UART.c ****         if (UART_1_CHECK_TX_SDA_MISO_PIN_USED)
 322:Generated_Source\PSoC4/UART_1_UART.c ****         {
 323:Generated_Source\PSoC4/UART_1_UART.c ****             /* Set SCB UART to drive the output pin */
 324:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_SET_HSIOM_SEL(UART_1_TX_SDA_MISO_HSIOM_REG, UART_1_TX_SDA_MISO_HSIOM_MASK,
 325:Generated_Source\PSoC4/UART_1_UART.c ****                                            UART_1_TX_SDA_MISO_HSIOM_POS, UART_1_TX_SDA_MISO_HSIOM_S
 326:Generated_Source\PSoC4/UART_1_UART.c ****         }
 327:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_TX_SDA_MISO_PIN_PIN) */
 328:Generated_Source\PSoC4/UART_1_UART.c **** 
 329:Generated_Source\PSoC4/UART_1_UART.c ****     #if !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1)
 330:Generated_Source\PSoC4/UART_1_UART.c ****         #if (UART_1_RTS_SS0_PIN)
 331:Generated_Source\PSoC4/UART_1_UART.c ****             if (UART_1_CHECK_RTS_SS0_PIN_USED)
 332:Generated_Source\PSoC4/UART_1_UART.c ****             {
 333:Generated_Source\PSoC4/UART_1_UART.c ****                 /* Set SCB UART to drive the output pin */
 334:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_SET_HSIOM_SEL(UART_1_RTS_SS0_HSIOM_REG, UART_1_RTS_SS0_HSIOM_MASK,
 335:Generated_Source\PSoC4/UART_1_UART.c ****                                                UART_1_RTS_SS0_HSIOM_POS, UART_1_RTS_SS0_HSIOM_SEL_U
 336:Generated_Source\PSoC4/UART_1_UART.c ****             }
 337:Generated_Source\PSoC4/UART_1_UART.c ****         #endif /* (UART_1_RTS_SS0_PIN) */
 338:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
 339:Generated_Source\PSoC4/UART_1_UART.c **** 
 340:Generated_Source\PSoC4/UART_1_UART.c **** #else
 341:Generated_Source\PSoC4/UART_1_UART.c ****     #if (UART_1_UART_TX_PIN)
 342:Generated_Source\PSoC4/UART_1_UART.c ****          /* Set SCB UART to drive the output pin */
 343:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SET_HSIOM_SEL(UART_1_TX_HSIOM_REG, UART_1_TX_HSIOM_MASK,
 169              		.loc 1 343 0
 170 0000 064A     		ldr	r2, .L5
 171 0002 074B     		ldr	r3, .L5+4
 172 0004 1168     		ldr	r1, [r2]
 344:Generated_Source\PSoC4/UART_1_UART.c ****                                        UART_1_TX_HSIOM_POS, UART_1_TX_HSIOM_SEL_UART);
 345:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_UART_TX_PIN) */
 346:Generated_Source\PSoC4/UART_1_UART.c **** 
 347:Generated_Source\PSoC4/UART_1_UART.c ****     #if (UART_1_UART_RTS_PIN)
 348:Generated_Source\PSoC4/UART_1_UART.c ****         /* Set SCB UART to drive the output pin */
 349:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SET_HSIOM_SEL(UART_1_RTS_HSIOM_REG, UART_1_RTS_HSIOM_MASK,
 350:Generated_Source\PSoC4/UART_1_UART.c ****                                        UART_1_RTS_HSIOM_POS, UART_1_RTS_HSIOM_SEL_UART);
 351:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_UART_RTS_PIN) */
 352:Generated_Source\PSoC4/UART_1_UART.c **** #endif /* (UART_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 353:Generated_Source\PSoC4/UART_1_UART.c **** 
 354:Generated_Source\PSoC4/UART_1_UART.c ****     /* Restore TX interrupt sources. */
 355:Generated_Source\PSoC4/UART_1_UART.c ****     UART_1_SetTxInterruptMode(UART_1_IntrTxMask);
 356:Generated_Source\PSoC4/UART_1_UART.c **** }
 173              		.loc 1 356 0
 174              		@ sp needed
 343:Generated_Source\PSoC4/UART_1_UART.c ****                                        UART_1_TX_HSIOM_POS, UART_1_TX_HSIOM_SEL_UART);
 175              		.loc 1 343 0
 176 0006 0B40     		ands	r3, r1
 177 0008 9021     		movs	r1, #144
 178 000a 0904     		lsls	r1, r1, #16
 179 000c 0B43     		orrs	r3, r1
 180 000e 1360     		str	r3, [r2]
 355:Generated_Source\PSoC4/UART_1_UART.c **** }
 181              		.loc 1 355 0
 182 0010 044B     		ldr	r3, .L5+8
 183 0012 1A88     		ldrh	r2, [r3]
 184 0014 044B     		ldr	r3, .L5+12
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 11


 185 0016 1A60     		str	r2, [r3]
 186              		.loc 1 356 0
 187 0018 7047     		bx	lr
 188              	.L6:
 189 001a C046     		.align	2
 190              	.L5:
 191 001c 00000240 		.word	1073872896
 192 0020 FFFF0FFF 		.word	-15728641
 193 0024 00000000 		.word	UART_1_IntrTxMask
 194 0028 880F0940 		.word	1074335624
 195              		.cfi_endproc
 196              	.LFE2:
 197              		.size	UART_1_UartPostEnable, .-UART_1_UartPostEnable
 198              		.section	.text.UART_1_UartStop,"ax",%progbits
 199              		.align	1
 200              		.global	UART_1_UartStop
 201              		.code	16
 202              		.thumb_func
 203              		.type	UART_1_UartStop, %function
 204              	UART_1_UartStop:
 205              	.LFB3:
 357:Generated_Source\PSoC4/UART_1_UART.c **** 
 358:Generated_Source\PSoC4/UART_1_UART.c **** 
 359:Generated_Source\PSoC4/UART_1_UART.c **** /*******************************************************************************
 360:Generated_Source\PSoC4/UART_1_UART.c **** * Function Name: UART_1_UartStop
 361:Generated_Source\PSoC4/UART_1_UART.c **** ****************************************************************************//**
 362:Generated_Source\PSoC4/UART_1_UART.c **** *
 363:Generated_Source\PSoC4/UART_1_UART.c **** *  Changes the HSIOM settings for the UART output pins (TX and/or RTS) to keep
 364:Generated_Source\PSoC4/UART_1_UART.c **** *  them inactive after the block is disabled. The output pins are controlled by
 365:Generated_Source\PSoC4/UART_1_UART.c **** *  the GPIO data register. Also, the function disables the skip start feature
 366:Generated_Source\PSoC4/UART_1_UART.c **** *  to not cause it to trigger after the component is enabled.
 367:Generated_Source\PSoC4/UART_1_UART.c **** *
 368:Generated_Source\PSoC4/UART_1_UART.c **** *******************************************************************************/
 369:Generated_Source\PSoC4/UART_1_UART.c **** void UART_1_UartStop(void)
 370:Generated_Source\PSoC4/UART_1_UART.c **** {
 206              		.loc 1 370 0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		@ link register save eliminated.
 371:Generated_Source\PSoC4/UART_1_UART.c **** #if(UART_1_SCB_MODE_UNCONFIG_CONST_CFG)
 372:Generated_Source\PSoC4/UART_1_UART.c ****     #if (UART_1_TX_SDA_MISO_PIN)
 373:Generated_Source\PSoC4/UART_1_UART.c ****         if (UART_1_CHECK_TX_SDA_MISO_PIN_USED)
 374:Generated_Source\PSoC4/UART_1_UART.c ****         {
 375:Generated_Source\PSoC4/UART_1_UART.c ****             /* Set GPIO to drive output pin */
 376:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_SET_HSIOM_SEL(UART_1_TX_SDA_MISO_HSIOM_REG, UART_1_TX_SDA_MISO_HSIOM_MASK,
 377:Generated_Source\PSoC4/UART_1_UART.c ****                                            UART_1_TX_SDA_MISO_HSIOM_POS, UART_1_TX_SDA_MISO_HSIOM_S
 378:Generated_Source\PSoC4/UART_1_UART.c ****         }
 379:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_TX_SDA_MISO_PIN_PIN) */
 380:Generated_Source\PSoC4/UART_1_UART.c **** 
 381:Generated_Source\PSoC4/UART_1_UART.c ****     #if !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1)
 382:Generated_Source\PSoC4/UART_1_UART.c ****         #if (UART_1_RTS_SS0_PIN)
 383:Generated_Source\PSoC4/UART_1_UART.c ****             if (UART_1_CHECK_RTS_SS0_PIN_USED)
 384:Generated_Source\PSoC4/UART_1_UART.c ****             {
 385:Generated_Source\PSoC4/UART_1_UART.c ****                 /* Set output pin state after block is disabled */
 386:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_uart_rts_spi_ss0_Write(UART_1_GET_UART_RTS_INACTIVE);
 387:Generated_Source\PSoC4/UART_1_UART.c **** 
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 12


 388:Generated_Source\PSoC4/UART_1_UART.c ****                 /* Set GPIO to drive output pin */
 389:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_SET_HSIOM_SEL(UART_1_RTS_SS0_HSIOM_REG, UART_1_RTS_SS0_HSIOM_MASK,
 390:Generated_Source\PSoC4/UART_1_UART.c ****                                                UART_1_RTS_SS0_HSIOM_POS, UART_1_RTS_SS0_HSIOM_SEL_G
 391:Generated_Source\PSoC4/UART_1_UART.c ****             }
 392:Generated_Source\PSoC4/UART_1_UART.c ****         #endif /* (UART_1_RTS_SS0_PIN) */
 393:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
 394:Generated_Source\PSoC4/UART_1_UART.c **** 
 395:Generated_Source\PSoC4/UART_1_UART.c **** #else
 396:Generated_Source\PSoC4/UART_1_UART.c ****     #if (UART_1_UART_TX_PIN)
 397:Generated_Source\PSoC4/UART_1_UART.c ****         /* Set GPIO to drive output pin */
 398:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SET_HSIOM_SEL(UART_1_TX_HSIOM_REG, UART_1_TX_HSIOM_MASK,
 211              		.loc 1 398 0
 212 0000 064A     		ldr	r2, .L8
 213 0002 074B     		ldr	r3, .L8+4
 214 0004 1168     		ldr	r1, [r2]
 399:Generated_Source\PSoC4/UART_1_UART.c ****                                        UART_1_TX_HSIOM_POS, UART_1_TX_HSIOM_SEL_GPIO);
 400:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_UART_TX_PIN) */
 401:Generated_Source\PSoC4/UART_1_UART.c **** 
 402:Generated_Source\PSoC4/UART_1_UART.c ****     #if (UART_1_UART_RTS_PIN)
 403:Generated_Source\PSoC4/UART_1_UART.c ****         /* Set output pin state after block is disabled */
 404:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_rts_Write(UART_1_GET_UART_RTS_INACTIVE);
 405:Generated_Source\PSoC4/UART_1_UART.c **** 
 406:Generated_Source\PSoC4/UART_1_UART.c ****         /* Set GPIO to drive output pin */
 407:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SET_HSIOM_SEL(UART_1_RTS_HSIOM_REG, UART_1_RTS_HSIOM_MASK,
 408:Generated_Source\PSoC4/UART_1_UART.c ****                                        UART_1_RTS_HSIOM_POS, UART_1_RTS_HSIOM_SEL_GPIO);
 409:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* (UART_1_UART_RTS_PIN) */
 410:Generated_Source\PSoC4/UART_1_UART.c **** 
 411:Generated_Source\PSoC4/UART_1_UART.c **** #endif /* (UART_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 412:Generated_Source\PSoC4/UART_1_UART.c **** 
 413:Generated_Source\PSoC4/UART_1_UART.c **** #if (UART_1_UART_WAKE_ENABLE_CONST)
 414:Generated_Source\PSoC4/UART_1_UART.c ****     /* Disable skip start feature used for wakeup */
 415:Generated_Source\PSoC4/UART_1_UART.c ****     UART_1_UART_RX_CTRL_REG &= (uint32) ~UART_1_UART_RX_CTRL_SKIP_START;
 416:Generated_Source\PSoC4/UART_1_UART.c **** #endif /* (UART_1_UART_WAKE_ENABLE_CONST) */
 417:Generated_Source\PSoC4/UART_1_UART.c **** 
 418:Generated_Source\PSoC4/UART_1_UART.c ****     /* Store TX interrupt sources (exclude level triggered). */
 419:Generated_Source\PSoC4/UART_1_UART.c ****     UART_1_IntrTxMask = LO16(UART_1_GetTxInterruptMode() & UART_1_INTR_UART_TX_RESTORE);
 420:Generated_Source\PSoC4/UART_1_UART.c **** }
 215              		.loc 1 420 0
 216              		@ sp needed
 398:Generated_Source\PSoC4/UART_1_UART.c ****                                        UART_1_TX_HSIOM_POS, UART_1_TX_HSIOM_SEL_GPIO);
 217              		.loc 1 398 0
 218 0006 0B40     		ands	r3, r1
 219 0008 1360     		str	r3, [r2]
 419:Generated_Source\PSoC4/UART_1_UART.c **** }
 220              		.loc 1 419 0
 221 000a 064B     		ldr	r3, .L8+8
 222 000c 1A68     		ldr	r2, [r3]
 223 000e E423     		movs	r3, #228
 224 0010 DB00     		lsls	r3, r3, #3
 225 0012 1340     		ands	r3, r2
 226 0014 044A     		ldr	r2, .L8+12
 227 0016 1380     		strh	r3, [r2]
 228              		.loc 1 420 0
 229 0018 7047     		bx	lr
 230              	.L9:
 231 001a C046     		.align	2
 232              	.L8:
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 13


 233 001c 00000240 		.word	1073872896
 234 0020 FFFF0FFF 		.word	-15728641
 235 0024 880F0940 		.word	1074335624
 236 0028 00000000 		.word	UART_1_IntrTxMask
 237              		.cfi_endproc
 238              	.LFE3:
 239              		.size	UART_1_UartStop, .-UART_1_UartStop
 240              		.section	.text.UART_1_UartSetRxAddress,"ax",%progbits
 241              		.align	1
 242              		.global	UART_1_UartSetRxAddress
 243              		.code	16
 244              		.thumb_func
 245              		.type	UART_1_UartSetRxAddress, %function
 246              	UART_1_UartSetRxAddress:
 247              	.LFB4:
 421:Generated_Source\PSoC4/UART_1_UART.c **** 
 422:Generated_Source\PSoC4/UART_1_UART.c **** 
 423:Generated_Source\PSoC4/UART_1_UART.c **** /*******************************************************************************
 424:Generated_Source\PSoC4/UART_1_UART.c **** * Function Name: UART_1_UartSetRxAddress
 425:Generated_Source\PSoC4/UART_1_UART.c **** ****************************************************************************//**
 426:Generated_Source\PSoC4/UART_1_UART.c **** *
 427:Generated_Source\PSoC4/UART_1_UART.c **** *  Sets the hardware detectable receiver address for the UART in the
 428:Generated_Source\PSoC4/UART_1_UART.c **** *  Multiprocessor mode.
 429:Generated_Source\PSoC4/UART_1_UART.c **** *
 430:Generated_Source\PSoC4/UART_1_UART.c **** *  \param address: Address for hardware address detection.
 431:Generated_Source\PSoC4/UART_1_UART.c **** *
 432:Generated_Source\PSoC4/UART_1_UART.c **** *******************************************************************************/
 433:Generated_Source\PSoC4/UART_1_UART.c **** void UART_1_UartSetRxAddress(uint32 address)
 434:Generated_Source\PSoC4/UART_1_UART.c **** {
 248              		.loc 1 434 0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252              		@ link register save eliminated.
 253              	.LVL3:
 435:Generated_Source\PSoC4/UART_1_UART.c ****      uint32 matchReg;
 436:Generated_Source\PSoC4/UART_1_UART.c **** 
 437:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg = UART_1_RX_MATCH_REG;
 438:Generated_Source\PSoC4/UART_1_UART.c **** 
 439:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg &= ((uint32) ~UART_1_RX_MATCH_ADDR_MASK); /* Clear address bits */
 254              		.loc 1 439 0
 255 0000 FF22     		movs	r2, #255
 437:Generated_Source\PSoC4/UART_1_UART.c **** 
 256              		.loc 1 437 0
 257 0002 0349     		ldr	r1, .L11
 440:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg |= ((uint32)  (address & UART_1_RX_MATCH_ADDR_MASK)); /* Set address  */
 258              		.loc 1 440 0
 259 0004 1040     		ands	r0, r2
 260              	.LVL4:
 437:Generated_Source\PSoC4/UART_1_UART.c **** 
 261              		.loc 1 437 0
 262 0006 0B68     		ldr	r3, [r1]
 263              	.LVL5:
 441:Generated_Source\PSoC4/UART_1_UART.c **** 
 442:Generated_Source\PSoC4/UART_1_UART.c ****     UART_1_RX_MATCH_REG = matchReg;
 443:Generated_Source\PSoC4/UART_1_UART.c **** }
 264              		.loc 1 443 0
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 14


 265              		@ sp needed
 439:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg |= ((uint32)  (address & UART_1_RX_MATCH_ADDR_MASK)); /* Set address  */
 266              		.loc 1 439 0
 267 0008 9343     		bics	r3, r2
 268              	.LVL6:
 440:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg |= ((uint32)  (address & UART_1_RX_MATCH_ADDR_MASK)); /* Set address  */
 269              		.loc 1 440 0
 270 000a 1843     		orrs	r0, r3
 271              	.LVL7:
 442:Generated_Source\PSoC4/UART_1_UART.c **** }
 272              		.loc 1 442 0
 273 000c 0860     		str	r0, [r1]
 274              		.loc 1 443 0
 275 000e 7047     		bx	lr
 276              	.L12:
 277              		.align	2
 278              	.L11:
 279 0010 10030940 		.word	1074332432
 280              		.cfi_endproc
 281              	.LFE4:
 282              		.size	UART_1_UartSetRxAddress, .-UART_1_UartSetRxAddress
 283              		.section	.text.UART_1_UartSetRxAddressMask,"ax",%progbits
 284              		.align	1
 285              		.global	UART_1_UartSetRxAddressMask
 286              		.code	16
 287              		.thumb_func
 288              		.type	UART_1_UartSetRxAddressMask, %function
 289              	UART_1_UartSetRxAddressMask:
 290              	.LFB5:
 444:Generated_Source\PSoC4/UART_1_UART.c **** 
 445:Generated_Source\PSoC4/UART_1_UART.c **** 
 446:Generated_Source\PSoC4/UART_1_UART.c **** /*******************************************************************************
 447:Generated_Source\PSoC4/UART_1_UART.c **** * Function Name: UART_1_UartSetRxAddressMask
 448:Generated_Source\PSoC4/UART_1_UART.c **** ****************************************************************************//**
 449:Generated_Source\PSoC4/UART_1_UART.c **** *
 450:Generated_Source\PSoC4/UART_1_UART.c **** *  Sets the hardware address mask for the UART in the Multiprocessor mode.
 451:Generated_Source\PSoC4/UART_1_UART.c **** *
 452:Generated_Source\PSoC4/UART_1_UART.c **** *  \param addressMask: Address mask.
 453:Generated_Source\PSoC4/UART_1_UART.c **** *   - Bit value 0 – excludes bit from address comparison.
 454:Generated_Source\PSoC4/UART_1_UART.c **** *   - Bit value 1 – the bit needs to match with the corresponding bit
 455:Generated_Source\PSoC4/UART_1_UART.c **** *     of the address.
 456:Generated_Source\PSoC4/UART_1_UART.c **** *
 457:Generated_Source\PSoC4/UART_1_UART.c **** *******************************************************************************/
 458:Generated_Source\PSoC4/UART_1_UART.c **** void UART_1_UartSetRxAddressMask(uint32 addressMask)
 459:Generated_Source\PSoC4/UART_1_UART.c **** {
 291              		.loc 1 459 0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 296              	.LVL8:
 460:Generated_Source\PSoC4/UART_1_UART.c ****     uint32 matchReg;
 461:Generated_Source\PSoC4/UART_1_UART.c **** 
 462:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg = UART_1_RX_MATCH_REG;
 297              		.loc 1 462 0
 298 0000 034A     		ldr	r2, .L14
 463:Generated_Source\PSoC4/UART_1_UART.c **** 
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 15


 464:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg &= ((uint32) ~UART_1_RX_MATCH_MASK_MASK); /* Clear address mask bits */
 299              		.loc 1 464 0
 300 0002 044B     		ldr	r3, .L14+4
 462:Generated_Source\PSoC4/UART_1_UART.c **** 
 301              		.loc 1 462 0
 302 0004 1168     		ldr	r1, [r2]
 303              	.LVL9:
 465:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg |= ((uint32) (addressMask << UART_1_RX_MATCH_MASK_POS));
 304              		.loc 1 465 0
 305 0006 0004     		lsls	r0, r0, #16
 306              	.LVL10:
 464:Generated_Source\PSoC4/UART_1_UART.c ****     matchReg |= ((uint32) (addressMask << UART_1_RX_MATCH_MASK_POS));
 307              		.loc 1 464 0
 308 0008 0B40     		ands	r3, r1
 309              	.LVL11:
 310              		.loc 1 465 0
 311 000a 1843     		orrs	r0, r3
 312              	.LVL12:
 466:Generated_Source\PSoC4/UART_1_UART.c **** 
 467:Generated_Source\PSoC4/UART_1_UART.c ****     UART_1_RX_MATCH_REG = matchReg;
 313              		.loc 1 467 0
 314 000c 1060     		str	r0, [r2]
 468:Generated_Source\PSoC4/UART_1_UART.c **** }
 315              		.loc 1 468 0
 316              		@ sp needed
 317 000e 7047     		bx	lr
 318              	.L15:
 319              		.align	2
 320              	.L14:
 321 0010 10030940 		.word	1074332432
 322 0014 FFFF00FF 		.word	-16711681
 323              		.cfi_endproc
 324              	.LFE5:
 325              		.size	UART_1_UartSetRxAddressMask, .-UART_1_UartSetRxAddressMask
 326              		.section	.text.UART_1_UartPutString,"ax",%progbits
 327              		.align	1
 328              		.global	UART_1_UartPutString
 329              		.code	16
 330              		.thumb_func
 331              		.type	UART_1_UartPutString, %function
 332              	UART_1_UartPutString:
 333              	.LFB6:
 469:Generated_Source\PSoC4/UART_1_UART.c **** 
 470:Generated_Source\PSoC4/UART_1_UART.c **** 
 471:Generated_Source\PSoC4/UART_1_UART.c **** #if(UART_1_UART_RX_DIRECTION)
 472:Generated_Source\PSoC4/UART_1_UART.c ****     /*******************************************************************************
 473:Generated_Source\PSoC4/UART_1_UART.c ****     * Function Name: UART_1_UartGetChar
 474:Generated_Source\PSoC4/UART_1_UART.c ****     ****************************************************************************//**
 475:Generated_Source\PSoC4/UART_1_UART.c ****     *
 476:Generated_Source\PSoC4/UART_1_UART.c ****     *  Retrieves next data element from receive buffer.
 477:Generated_Source\PSoC4/UART_1_UART.c ****     *  This function is designed for ASCII characters and returns a char where
 478:Generated_Source\PSoC4/UART_1_UART.c ****     *  1 to 255 are valid characters and 0 indicates an error occurred or no data
 479:Generated_Source\PSoC4/UART_1_UART.c ****     *  is present.
 480:Generated_Source\PSoC4/UART_1_UART.c ****     *  - RX software buffer is disabled: Returns data element retrieved from RX
 481:Generated_Source\PSoC4/UART_1_UART.c ****     *    FIFO.
 482:Generated_Source\PSoC4/UART_1_UART.c ****     *  - RX software buffer is enabled: Returns data element from the software
 483:Generated_Source\PSoC4/UART_1_UART.c ****     *    receive buffer.
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 16


 484:Generated_Source\PSoC4/UART_1_UART.c ****     *
 485:Generated_Source\PSoC4/UART_1_UART.c ****     *  \return
 486:Generated_Source\PSoC4/UART_1_UART.c ****     *   Next data element from the receive buffer. ASCII character values from
 487:Generated_Source\PSoC4/UART_1_UART.c ****     *   1 to 255 are valid. A returned zero signifies an error condition or no
 488:Generated_Source\PSoC4/UART_1_UART.c ****     *   data available.
 489:Generated_Source\PSoC4/UART_1_UART.c ****     *
 490:Generated_Source\PSoC4/UART_1_UART.c ****     *  \sideeffect
 491:Generated_Source\PSoC4/UART_1_UART.c ****     *   The errors bits may not correspond with reading characters due to
 492:Generated_Source\PSoC4/UART_1_UART.c ****     *   RX FIFO and software buffer usage.
 493:Generated_Source\PSoC4/UART_1_UART.c ****     *   RX software buffer is enabled: The internal software buffer overflow
 494:Generated_Source\PSoC4/UART_1_UART.c ****     *   is not treated as an error condition.
 495:Generated_Source\PSoC4/UART_1_UART.c ****     *   Check UART_1_rxBufferOverflow to capture that error condition.
 496:Generated_Source\PSoC4/UART_1_UART.c ****     *
 497:Generated_Source\PSoC4/UART_1_UART.c ****     *******************************************************************************/
 498:Generated_Source\PSoC4/UART_1_UART.c ****     uint32 UART_1_UartGetChar(void)
 499:Generated_Source\PSoC4/UART_1_UART.c ****     {
 500:Generated_Source\PSoC4/UART_1_UART.c ****         uint32 rxData = 0u;
 501:Generated_Source\PSoC4/UART_1_UART.c **** 
 502:Generated_Source\PSoC4/UART_1_UART.c ****         /* Reads data only if there is data to read */
 503:Generated_Source\PSoC4/UART_1_UART.c ****         if (0u != UART_1_SpiUartGetRxBufferSize())
 504:Generated_Source\PSoC4/UART_1_UART.c ****         {
 505:Generated_Source\PSoC4/UART_1_UART.c ****             rxData = UART_1_SpiUartReadRxData();
 506:Generated_Source\PSoC4/UART_1_UART.c ****         }
 507:Generated_Source\PSoC4/UART_1_UART.c **** 
 508:Generated_Source\PSoC4/UART_1_UART.c ****         if (UART_1_CHECK_INTR_RX(UART_1_INTR_RX_ERR))
 509:Generated_Source\PSoC4/UART_1_UART.c ****         {
 510:Generated_Source\PSoC4/UART_1_UART.c ****             rxData = 0u; /* Error occurred: returns zero */
 511:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_ClearRxInterruptSource(UART_1_INTR_RX_ERR);
 512:Generated_Source\PSoC4/UART_1_UART.c ****         }
 513:Generated_Source\PSoC4/UART_1_UART.c **** 
 514:Generated_Source\PSoC4/UART_1_UART.c ****         return (rxData);
 515:Generated_Source\PSoC4/UART_1_UART.c ****     }
 516:Generated_Source\PSoC4/UART_1_UART.c **** 
 517:Generated_Source\PSoC4/UART_1_UART.c **** 
 518:Generated_Source\PSoC4/UART_1_UART.c ****     /*******************************************************************************
 519:Generated_Source\PSoC4/UART_1_UART.c ****     * Function Name: UART_1_UartGetByte
 520:Generated_Source\PSoC4/UART_1_UART.c ****     ****************************************************************************//**
 521:Generated_Source\PSoC4/UART_1_UART.c ****     *
 522:Generated_Source\PSoC4/UART_1_UART.c ****     *  Retrieves the next data element from the receive buffer, returns the
 523:Generated_Source\PSoC4/UART_1_UART.c ****     *  received byte and error condition.
 524:Generated_Source\PSoC4/UART_1_UART.c ****     *   - The RX software buffer is disabled: returns the data element retrieved
 525:Generated_Source\PSoC4/UART_1_UART.c ****     *     from the RX FIFO. Undefined data will be returned if the RX FIFO is
 526:Generated_Source\PSoC4/UART_1_UART.c ****     *     empty.
 527:Generated_Source\PSoC4/UART_1_UART.c ****     *   - The RX software buffer is enabled: returns data element from the
 528:Generated_Source\PSoC4/UART_1_UART.c ****     *     software receive buffer.
 529:Generated_Source\PSoC4/UART_1_UART.c ****     *
 530:Generated_Source\PSoC4/UART_1_UART.c ****     *  \return
 531:Generated_Source\PSoC4/UART_1_UART.c ****     *   Bits 7-0 contain the next data element from the receive buffer and
 532:Generated_Source\PSoC4/UART_1_UART.c ****     *   other bits contain the error condition.
 533:Generated_Source\PSoC4/UART_1_UART.c ****     *   - UART_1_UART_RX_OVERFLOW - Attempt to write to a full
 534:Generated_Source\PSoC4/UART_1_UART.c ****     *     receiver FIFO.
 535:Generated_Source\PSoC4/UART_1_UART.c ****     *   - UART_1_UART_RX_UNDERFLOW    Attempt to read from an empty
 536:Generated_Source\PSoC4/UART_1_UART.c ****     *     receiver FIFO.
 537:Generated_Source\PSoC4/UART_1_UART.c ****     *   - UART_1_UART_RX_FRAME_ERROR - UART framing error detected.
 538:Generated_Source\PSoC4/UART_1_UART.c ****     *   - UART_1_UART_RX_PARITY_ERROR - UART parity error detected.
 539:Generated_Source\PSoC4/UART_1_UART.c ****     *
 540:Generated_Source\PSoC4/UART_1_UART.c ****     *  \sideeffect
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 17


 541:Generated_Source\PSoC4/UART_1_UART.c ****     *   The errors bits may not correspond with reading characters due to
 542:Generated_Source\PSoC4/UART_1_UART.c ****     *   RX FIFO and software buffer usage.
 543:Generated_Source\PSoC4/UART_1_UART.c ****     *   RX software buffer is enabled: The internal software buffer overflow
 544:Generated_Source\PSoC4/UART_1_UART.c ****     *   is not treated as an error condition.
 545:Generated_Source\PSoC4/UART_1_UART.c ****     *   Check UART_1_rxBufferOverflow to capture that error condition.
 546:Generated_Source\PSoC4/UART_1_UART.c ****     *
 547:Generated_Source\PSoC4/UART_1_UART.c ****     *******************************************************************************/
 548:Generated_Source\PSoC4/UART_1_UART.c ****     uint32 UART_1_UartGetByte(void)
 549:Generated_Source\PSoC4/UART_1_UART.c ****     {
 550:Generated_Source\PSoC4/UART_1_UART.c ****         uint32 rxData;
 551:Generated_Source\PSoC4/UART_1_UART.c ****         uint32 tmpStatus;
 552:Generated_Source\PSoC4/UART_1_UART.c **** 
 553:Generated_Source\PSoC4/UART_1_UART.c ****         #if (UART_1_CHECK_RX_SW_BUFFER)
 554:Generated_Source\PSoC4/UART_1_UART.c ****         {
 555:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_DisableInt();
 556:Generated_Source\PSoC4/UART_1_UART.c ****         }
 557:Generated_Source\PSoC4/UART_1_UART.c ****         #endif
 558:Generated_Source\PSoC4/UART_1_UART.c **** 
 559:Generated_Source\PSoC4/UART_1_UART.c ****         if (0u != UART_1_SpiUartGetRxBufferSize())
 560:Generated_Source\PSoC4/UART_1_UART.c ****         {
 561:Generated_Source\PSoC4/UART_1_UART.c ****             /* Enables interrupt to receive more bytes: at least one byte is in
 562:Generated_Source\PSoC4/UART_1_UART.c ****             * buffer.
 563:Generated_Source\PSoC4/UART_1_UART.c ****             */
 564:Generated_Source\PSoC4/UART_1_UART.c ****             #if (UART_1_CHECK_RX_SW_BUFFER)
 565:Generated_Source\PSoC4/UART_1_UART.c ****             {
 566:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_EnableInt();
 567:Generated_Source\PSoC4/UART_1_UART.c ****             }
 568:Generated_Source\PSoC4/UART_1_UART.c ****             #endif
 569:Generated_Source\PSoC4/UART_1_UART.c **** 
 570:Generated_Source\PSoC4/UART_1_UART.c ****             /* Get received byte */
 571:Generated_Source\PSoC4/UART_1_UART.c ****             rxData = UART_1_SpiUartReadRxData();
 572:Generated_Source\PSoC4/UART_1_UART.c ****         }
 573:Generated_Source\PSoC4/UART_1_UART.c ****         else
 574:Generated_Source\PSoC4/UART_1_UART.c ****         {
 575:Generated_Source\PSoC4/UART_1_UART.c ****             /* Reads a byte directly from RX FIFO: underflow is raised in the
 576:Generated_Source\PSoC4/UART_1_UART.c ****             * case of empty. Otherwise the first received byte will be read.
 577:Generated_Source\PSoC4/UART_1_UART.c ****             */
 578:Generated_Source\PSoC4/UART_1_UART.c ****             rxData = UART_1_RX_FIFO_RD_REG;
 579:Generated_Source\PSoC4/UART_1_UART.c **** 
 580:Generated_Source\PSoC4/UART_1_UART.c **** 
 581:Generated_Source\PSoC4/UART_1_UART.c ****             /* Enables interrupt to receive more bytes. */
 582:Generated_Source\PSoC4/UART_1_UART.c ****             #if (UART_1_CHECK_RX_SW_BUFFER)
 583:Generated_Source\PSoC4/UART_1_UART.c ****             {
 584:Generated_Source\PSoC4/UART_1_UART.c **** 
 585:Generated_Source\PSoC4/UART_1_UART.c ****                 /* The byte has been read from RX FIFO. Clear RX interrupt to
 586:Generated_Source\PSoC4/UART_1_UART.c ****                 * not involve interrupt handler when RX FIFO is empty.
 587:Generated_Source\PSoC4/UART_1_UART.c ****                 */
 588:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_ClearRxInterruptSource(UART_1_INTR_RX_NOT_EMPTY);
 589:Generated_Source\PSoC4/UART_1_UART.c **** 
 590:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_EnableInt();
 591:Generated_Source\PSoC4/UART_1_UART.c ****             }
 592:Generated_Source\PSoC4/UART_1_UART.c ****             #endif
 593:Generated_Source\PSoC4/UART_1_UART.c ****         }
 594:Generated_Source\PSoC4/UART_1_UART.c **** 
 595:Generated_Source\PSoC4/UART_1_UART.c ****         /* Get and clear RX error mask */
 596:Generated_Source\PSoC4/UART_1_UART.c ****         tmpStatus = (UART_1_GetRxInterruptSource() & UART_1_INTR_RX_ERR);
 597:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_ClearRxInterruptSource(UART_1_INTR_RX_ERR);
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 18


 598:Generated_Source\PSoC4/UART_1_UART.c **** 
 599:Generated_Source\PSoC4/UART_1_UART.c ****         /* Puts together data and error status:
 600:Generated_Source\PSoC4/UART_1_UART.c ****         * MP mode and accept address: 9th bit is set to notify mark.
 601:Generated_Source\PSoC4/UART_1_UART.c ****         */
 602:Generated_Source\PSoC4/UART_1_UART.c ****         rxData |= ((uint32) (tmpStatus << 8u));
 603:Generated_Source\PSoC4/UART_1_UART.c **** 
 604:Generated_Source\PSoC4/UART_1_UART.c ****         return (rxData);
 605:Generated_Source\PSoC4/UART_1_UART.c ****     }
 606:Generated_Source\PSoC4/UART_1_UART.c **** 
 607:Generated_Source\PSoC4/UART_1_UART.c **** 
 608:Generated_Source\PSoC4/UART_1_UART.c ****     #if !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1)
 609:Generated_Source\PSoC4/UART_1_UART.c ****         /*******************************************************************************
 610:Generated_Source\PSoC4/UART_1_UART.c ****         * Function Name: UART_1_UartSetRtsPolarity
 611:Generated_Source\PSoC4/UART_1_UART.c ****         ****************************************************************************//**
 612:Generated_Source\PSoC4/UART_1_UART.c ****         *
 613:Generated_Source\PSoC4/UART_1_UART.c ****         *  Sets active polarity of RTS output signal.
 614:Generated_Source\PSoC4/UART_1_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 615:Generated_Source\PSoC4/UART_1_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 616:Generated_Source\PSoC4/UART_1_UART.c ****         *
 617:Generated_Source\PSoC4/UART_1_UART.c ****         *  \param polarity: Active polarity of RTS output signal.
 618:Generated_Source\PSoC4/UART_1_UART.c ****         *   - UART_1_UART_RTS_ACTIVE_LOW  - RTS signal is active low.
 619:Generated_Source\PSoC4/UART_1_UART.c ****         *   - UART_1_UART_RTS_ACTIVE_HIGH - RTS signal is active high.
 620:Generated_Source\PSoC4/UART_1_UART.c ****         *
 621:Generated_Source\PSoC4/UART_1_UART.c ****         *******************************************************************************/
 622:Generated_Source\PSoC4/UART_1_UART.c ****         void UART_1_UartSetRtsPolarity(uint32 polarity)
 623:Generated_Source\PSoC4/UART_1_UART.c ****         {
 624:Generated_Source\PSoC4/UART_1_UART.c ****             if(0u != polarity)
 625:Generated_Source\PSoC4/UART_1_UART.c ****             {
 626:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_UART_FLOW_CTRL_REG |= (uint32)  UART_1_UART_FLOW_CTRL_RTS_POLARITY;
 627:Generated_Source\PSoC4/UART_1_UART.c ****             }
 628:Generated_Source\PSoC4/UART_1_UART.c ****             else
 629:Generated_Source\PSoC4/UART_1_UART.c ****             {
 630:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_UART_FLOW_CTRL_REG &= (uint32) ~UART_1_UART_FLOW_CTRL_RTS_POLARITY;
 631:Generated_Source\PSoC4/UART_1_UART.c ****             }
 632:Generated_Source\PSoC4/UART_1_UART.c ****         }
 633:Generated_Source\PSoC4/UART_1_UART.c **** 
 634:Generated_Source\PSoC4/UART_1_UART.c **** 
 635:Generated_Source\PSoC4/UART_1_UART.c ****         /*******************************************************************************
 636:Generated_Source\PSoC4/UART_1_UART.c ****         * Function Name: UART_1_UartSetRtsFifoLevel
 637:Generated_Source\PSoC4/UART_1_UART.c ****         ****************************************************************************//**
 638:Generated_Source\PSoC4/UART_1_UART.c ****         *
 639:Generated_Source\PSoC4/UART_1_UART.c ****         *  Sets level in the RX FIFO for RTS signal activation.
 640:Generated_Source\PSoC4/UART_1_UART.c ****         *  While the RX FIFO has fewer entries than the RX FIFO level the RTS signal
 641:Generated_Source\PSoC4/UART_1_UART.c ****         *  remains active, otherwise the RTS signal becomes inactive.
 642:Generated_Source\PSoC4/UART_1_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 643:Generated_Source\PSoC4/UART_1_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 644:Generated_Source\PSoC4/UART_1_UART.c ****         *
 645:Generated_Source\PSoC4/UART_1_UART.c ****         *  \param level: Level in the RX FIFO for RTS signal activation.
 646:Generated_Source\PSoC4/UART_1_UART.c ****         *   The range of valid level values is between 0 and RX FIFO depth - 1.
 647:Generated_Source\PSoC4/UART_1_UART.c ****         *   Setting level value to 0 disables RTS signal activation.
 648:Generated_Source\PSoC4/UART_1_UART.c ****         *
 649:Generated_Source\PSoC4/UART_1_UART.c ****         *******************************************************************************/
 650:Generated_Source\PSoC4/UART_1_UART.c ****         void UART_1_UartSetRtsFifoLevel(uint32 level)
 651:Generated_Source\PSoC4/UART_1_UART.c ****         {
 652:Generated_Source\PSoC4/UART_1_UART.c ****             uint32 uartFlowCtrl;
 653:Generated_Source\PSoC4/UART_1_UART.c **** 
 654:Generated_Source\PSoC4/UART_1_UART.c ****             uartFlowCtrl = UART_1_UART_FLOW_CTRL_REG;
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 19


 655:Generated_Source\PSoC4/UART_1_UART.c **** 
 656:Generated_Source\PSoC4/UART_1_UART.c ****             uartFlowCtrl &= ((uint32) ~UART_1_UART_FLOW_CTRL_TRIGGER_LEVEL_MASK); /* Clear level ma
 657:Generated_Source\PSoC4/UART_1_UART.c ****             uartFlowCtrl |= ((uint32) (UART_1_UART_FLOW_CTRL_TRIGGER_LEVEL_MASK & level));
 658:Generated_Source\PSoC4/UART_1_UART.c **** 
 659:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_FLOW_CTRL_REG = uartFlowCtrl;
 660:Generated_Source\PSoC4/UART_1_UART.c ****         }
 661:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
 662:Generated_Source\PSoC4/UART_1_UART.c **** 
 663:Generated_Source\PSoC4/UART_1_UART.c **** #endif /* (UART_1_UART_RX_DIRECTION) */
 664:Generated_Source\PSoC4/UART_1_UART.c **** 
 665:Generated_Source\PSoC4/UART_1_UART.c **** 
 666:Generated_Source\PSoC4/UART_1_UART.c **** #if(UART_1_UART_TX_DIRECTION)
 667:Generated_Source\PSoC4/UART_1_UART.c ****     /*******************************************************************************
 668:Generated_Source\PSoC4/UART_1_UART.c ****     * Function Name: UART_1_UartPutString
 669:Generated_Source\PSoC4/UART_1_UART.c ****     ****************************************************************************//**
 670:Generated_Source\PSoC4/UART_1_UART.c ****     *
 671:Generated_Source\PSoC4/UART_1_UART.c ****     *  Places a NULL terminated string in the transmit buffer to be sent at the
 672:Generated_Source\PSoC4/UART_1_UART.c ****     *  next available bus time.
 673:Generated_Source\PSoC4/UART_1_UART.c ****     *  This function is blocking and waits until there is a space available to put
 674:Generated_Source\PSoC4/UART_1_UART.c ****     *  requested data in transmit buffer.
 675:Generated_Source\PSoC4/UART_1_UART.c ****     *
 676:Generated_Source\PSoC4/UART_1_UART.c ****     *  \param string: pointer to the null terminated string array to be placed in the
 677:Generated_Source\PSoC4/UART_1_UART.c ****     *   transmit buffer.
 678:Generated_Source\PSoC4/UART_1_UART.c ****     *
 679:Generated_Source\PSoC4/UART_1_UART.c ****     *******************************************************************************/
 680:Generated_Source\PSoC4/UART_1_UART.c ****     void UART_1_UartPutString(const char8 string[])
 681:Generated_Source\PSoC4/UART_1_UART.c ****     {
 334              		.loc 1 681 0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              	.LVL13:
 339 0000 10B5     		push	{r4, lr}
 340              		.cfi_def_cfa_offset 8
 341              		.cfi_offset 4, -8
 342              		.cfi_offset 14, -4
 343 0002 0400     		movs	r4, r0
 344              	.LVL14:
 345              	.L17:
 346 0004 0134     		adds	r4, r4, #1
 347              	.LVL15:
 682:Generated_Source\PSoC4/UART_1_UART.c ****         uint32 bufIndex;
 683:Generated_Source\PSoC4/UART_1_UART.c **** 
 684:Generated_Source\PSoC4/UART_1_UART.c ****         bufIndex = 0u;
 685:Generated_Source\PSoC4/UART_1_UART.c **** 
 686:Generated_Source\PSoC4/UART_1_UART.c ****         /* Blocks the control flow until all data has been sent */
 687:Generated_Source\PSoC4/UART_1_UART.c ****         while(string[bufIndex] != ((char8) 0))
 348              		.loc 1 687 0
 349 0006 631E     		subs	r3, r4, #1
 350 0008 1878     		ldrb	r0, [r3]
 351 000a 0028     		cmp	r0, #0
 352 000c 02D0     		beq	.L20
 688:Generated_Source\PSoC4/UART_1_UART.c ****         {
 689:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UartPutChar((uint32) string[bufIndex]);
 353              		.loc 1 689 0
 354 000e FFF7FEFF 		bl	UART_1_SpiUartWriteTxData
 355              	.LVL16:
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 20


 356 0012 F7E7     		b	.L17
 357              	.LVL17:
 358              	.L20:
 690:Generated_Source\PSoC4/UART_1_UART.c ****             bufIndex++;
 691:Generated_Source\PSoC4/UART_1_UART.c ****         }
 692:Generated_Source\PSoC4/UART_1_UART.c ****     }
 359              		.loc 1 692 0
 360              		@ sp needed
 361              	.LVL18:
 362 0014 10BD     		pop	{r4, pc}
 363              		.cfi_endproc
 364              	.LFE6:
 365              		.size	UART_1_UartPutString, .-UART_1_UartPutString
 366              		.section	.text.UART_1_UartPutCRLF,"ax",%progbits
 367              		.align	1
 368              		.global	UART_1_UartPutCRLF
 369              		.code	16
 370              		.thumb_func
 371              		.type	UART_1_UartPutCRLF, %function
 372              	UART_1_UartPutCRLF:
 373              	.LFB7:
 693:Generated_Source\PSoC4/UART_1_UART.c **** 
 694:Generated_Source\PSoC4/UART_1_UART.c **** 
 695:Generated_Source\PSoC4/UART_1_UART.c ****     /*******************************************************************************
 696:Generated_Source\PSoC4/UART_1_UART.c ****     * Function Name: UART_1_UartPutCRLF
 697:Generated_Source\PSoC4/UART_1_UART.c ****     ****************************************************************************//**
 698:Generated_Source\PSoC4/UART_1_UART.c ****     *
 699:Generated_Source\PSoC4/UART_1_UART.c ****     *  Places byte of data followed by a carriage return (0x0D) and line feed
 700:Generated_Source\PSoC4/UART_1_UART.c ****     *  (0x0A) in the transmit buffer.
 701:Generated_Source\PSoC4/UART_1_UART.c ****     *  This function is blocking and waits until there is a space available to put
 702:Generated_Source\PSoC4/UART_1_UART.c ****     *  all requested data in transmit buffer.
 703:Generated_Source\PSoC4/UART_1_UART.c ****     *
 704:Generated_Source\PSoC4/UART_1_UART.c ****     *  \param txDataByte: the data to be transmitted.
 705:Generated_Source\PSoC4/UART_1_UART.c ****     *
 706:Generated_Source\PSoC4/UART_1_UART.c ****     *******************************************************************************/
 707:Generated_Source\PSoC4/UART_1_UART.c ****     void UART_1_UartPutCRLF(uint32 txDataByte)
 708:Generated_Source\PSoC4/UART_1_UART.c ****     {
 374              		.loc 1 708 0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378              	.LVL19:
 379 0000 10B5     		push	{r4, lr}
 380              		.cfi_def_cfa_offset 8
 381              		.cfi_offset 4, -8
 382              		.cfi_offset 14, -4
 709:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UartPutChar(txDataByte);  /* Blocks control flow until all data has been sent */
 383              		.loc 1 709 0
 384 0002 FFF7FEFF 		bl	UART_1_SpiUartWriteTxData
 385              	.LVL20:
 710:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UartPutChar(0x0Du);       /* Blocks control flow until all data has been sent */
 386              		.loc 1 710 0
 387 0006 0D20     		movs	r0, #13
 388 0008 FFF7FEFF 		bl	UART_1_SpiUartWriteTxData
 389              	.LVL21:
 711:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_UartPutChar(0x0Au);       /* Blocks control flow until all data has been sent */
 390              		.loc 1 711 0
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 21


 391 000c 0A20     		movs	r0, #10
 392 000e FFF7FEFF 		bl	UART_1_SpiUartWriteTxData
 393              	.LVL22:
 712:Generated_Source\PSoC4/UART_1_UART.c ****     }
 394              		.loc 1 712 0
 395              		@ sp needed
 396 0012 10BD     		pop	{r4, pc}
 397              		.cfi_endproc
 398              	.LFE7:
 399              		.size	UART_1_UartPutCRLF, .-UART_1_UartPutCRLF
 400              		.section	.text.UART_1_UartEnableCts,"ax",%progbits
 401              		.align	1
 402              		.global	UART_1_UartEnableCts
 403              		.code	16
 404              		.thumb_func
 405              		.type	UART_1_UartEnableCts, %function
 406              	UART_1_UartEnableCts:
 407              	.LFB8:
 713:Generated_Source\PSoC4/UART_1_UART.c **** 
 714:Generated_Source\PSoC4/UART_1_UART.c **** 
 715:Generated_Source\PSoC4/UART_1_UART.c ****     #if !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1)
 716:Generated_Source\PSoC4/UART_1_UART.c ****         /*******************************************************************************
 717:Generated_Source\PSoC4/UART_1_UART.c ****         * Function Name: UART_1SCB_UartEnableCts
 718:Generated_Source\PSoC4/UART_1_UART.c ****         ****************************************************************************//**
 719:Generated_Source\PSoC4/UART_1_UART.c ****         *
 720:Generated_Source\PSoC4/UART_1_UART.c ****         *  Enables usage of CTS input signal by the UART transmitter.
 721:Generated_Source\PSoC4/UART_1_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 722:Generated_Source\PSoC4/UART_1_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 723:Generated_Source\PSoC4/UART_1_UART.c ****         *
 724:Generated_Source\PSoC4/UART_1_UART.c ****         *******************************************************************************/
 725:Generated_Source\PSoC4/UART_1_UART.c ****         void UART_1_UartEnableCts(void)
 726:Generated_Source\PSoC4/UART_1_UART.c ****         {
 408              		.loc 1 726 0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 727:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_FLOW_CTRL_REG |= (uint32)  UART_1_UART_FLOW_CTRL_CTS_ENABLE;
 413              		.loc 1 727 0
 414 0000 8021     		movs	r1, #128
 415 0002 034A     		ldr	r2, .L23
 416 0004 8904     		lsls	r1, r1, #18
 417 0006 1368     		ldr	r3, [r2]
 728:Generated_Source\PSoC4/UART_1_UART.c ****         }
 418              		.loc 1 728 0
 419              		@ sp needed
 727:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_FLOW_CTRL_REG |= (uint32)  UART_1_UART_FLOW_CTRL_CTS_ENABLE;
 420              		.loc 1 727 0
 421 0008 0B43     		orrs	r3, r1
 422 000a 1360     		str	r3, [r2]
 423              		.loc 1 728 0
 424 000c 7047     		bx	lr
 425              	.L24:
 426 000e C046     		.align	2
 427              	.L23:
 428 0010 50000940 		.word	1074331728
 429              		.cfi_endproc
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 22


 430              	.LFE8:
 431              		.size	UART_1_UartEnableCts, .-UART_1_UartEnableCts
 432              		.section	.text.UART_1_UartDisableCts,"ax",%progbits
 433              		.align	1
 434              		.global	UART_1_UartDisableCts
 435              		.code	16
 436              		.thumb_func
 437              		.type	UART_1_UartDisableCts, %function
 438              	UART_1_UartDisableCts:
 439              	.LFB9:
 729:Generated_Source\PSoC4/UART_1_UART.c **** 
 730:Generated_Source\PSoC4/UART_1_UART.c **** 
 731:Generated_Source\PSoC4/UART_1_UART.c ****         /*******************************************************************************
 732:Generated_Source\PSoC4/UART_1_UART.c ****         * Function Name: UART_1_UartDisableCts
 733:Generated_Source\PSoC4/UART_1_UART.c ****         ****************************************************************************//**
 734:Generated_Source\PSoC4/UART_1_UART.c ****         *
 735:Generated_Source\PSoC4/UART_1_UART.c ****         *  Disables usage of CTS input signal by the UART transmitter.
 736:Generated_Source\PSoC4/UART_1_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 737:Generated_Source\PSoC4/UART_1_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 738:Generated_Source\PSoC4/UART_1_UART.c ****         *
 739:Generated_Source\PSoC4/UART_1_UART.c ****         *******************************************************************************/
 740:Generated_Source\PSoC4/UART_1_UART.c ****         void UART_1_UartDisableCts(void)
 741:Generated_Source\PSoC4/UART_1_UART.c ****         {
 440              		.loc 1 741 0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 742:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_FLOW_CTRL_REG &= (uint32) ~UART_1_UART_FLOW_CTRL_CTS_ENABLE;
 445              		.loc 1 742 0
 446 0000 024A     		ldr	r2, .L26
 447 0002 034B     		ldr	r3, .L26+4
 448 0004 1168     		ldr	r1, [r2]
 743:Generated_Source\PSoC4/UART_1_UART.c ****         }
 449              		.loc 1 743 0
 450              		@ sp needed
 742:Generated_Source\PSoC4/UART_1_UART.c ****             UART_1_UART_FLOW_CTRL_REG &= (uint32) ~UART_1_UART_FLOW_CTRL_CTS_ENABLE;
 451              		.loc 1 742 0
 452 0006 0B40     		ands	r3, r1
 453 0008 1360     		str	r3, [r2]
 454              		.loc 1 743 0
 455 000a 7047     		bx	lr
 456              	.L27:
 457              		.align	2
 458              	.L26:
 459 000c 50000940 		.word	1074331728
 460 0010 FFFFFFFD 		.word	-33554433
 461              		.cfi_endproc
 462              	.LFE9:
 463              		.size	UART_1_UartDisableCts, .-UART_1_UartDisableCts
 464              		.section	.text.UART_1_UartSetCtsPolarity,"ax",%progbits
 465              		.align	1
 466              		.global	UART_1_UartSetCtsPolarity
 467              		.code	16
 468              		.thumb_func
 469              		.type	UART_1_UartSetCtsPolarity, %function
 470              	UART_1_UartSetCtsPolarity:
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 23


 471              	.LFB10:
 744:Generated_Source\PSoC4/UART_1_UART.c **** 
 745:Generated_Source\PSoC4/UART_1_UART.c **** 
 746:Generated_Source\PSoC4/UART_1_UART.c ****         /*******************************************************************************
 747:Generated_Source\PSoC4/UART_1_UART.c ****         * Function Name: UART_1_UartSetCtsPolarity
 748:Generated_Source\PSoC4/UART_1_UART.c ****         ****************************************************************************//**
 749:Generated_Source\PSoC4/UART_1_UART.c ****         *
 750:Generated_Source\PSoC4/UART_1_UART.c ****         *  Sets active polarity of CTS input signal.
 751:Generated_Source\PSoC4/UART_1_UART.c ****         *  Only available for PSoC 4100 BLE / PSoC 4200 BLE / PSoC 4100M / PSoC 4200M /
 752:Generated_Source\PSoC4/UART_1_UART.c ****         *  PSoC 4200L / PSoC 4000S / PSoC 4100S / PSoC Analog Coprocessor devices.
 753:Generated_Source\PSoC4/UART_1_UART.c ****         *
 754:Generated_Source\PSoC4/UART_1_UART.c ****         * \param
 755:Generated_Source\PSoC4/UART_1_UART.c ****         * polarity: Active polarity of CTS output signal.
 756:Generated_Source\PSoC4/UART_1_UART.c ****         *   - UART_1_UART_CTS_ACTIVE_LOW  - CTS signal is active low.
 757:Generated_Source\PSoC4/UART_1_UART.c ****         *   - UART_1_UART_CTS_ACTIVE_HIGH - CTS signal is active high.
 758:Generated_Source\PSoC4/UART_1_UART.c ****         *
 759:Generated_Source\PSoC4/UART_1_UART.c ****         *******************************************************************************/
 760:Generated_Source\PSoC4/UART_1_UART.c ****         void UART_1_UartSetCtsPolarity(uint32 polarity)
 761:Generated_Source\PSoC4/UART_1_UART.c ****         {
 472              		.loc 1 761 0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		@ link register save eliminated.
 477              	.LVL23:
 478 0000 064B     		ldr	r3, .L32
 762:Generated_Source\PSoC4/UART_1_UART.c ****             if (0u != polarity)
 479              		.loc 1 762 0
 480 0002 0028     		cmp	r0, #0
 481 0004 04D0     		beq	.L29
 763:Generated_Source\PSoC4/UART_1_UART.c ****             {
 764:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_UART_FLOW_CTRL_REG |= (uint32)  UART_1_UART_FLOW_CTRL_CTS_POLARITY;
 482              		.loc 1 764 0
 483 0006 8021     		movs	r1, #128
 484 0008 1A68     		ldr	r2, [r3]
 485 000a 4904     		lsls	r1, r1, #17
 486 000c 0A43     		orrs	r2, r1
 487 000e 02E0     		b	.L31
 488              	.L29:
 765:Generated_Source\PSoC4/UART_1_UART.c ****             }
 766:Generated_Source\PSoC4/UART_1_UART.c ****             else
 767:Generated_Source\PSoC4/UART_1_UART.c ****             {
 768:Generated_Source\PSoC4/UART_1_UART.c ****                 UART_1_UART_FLOW_CTRL_REG &= (uint32) ~UART_1_UART_FLOW_CTRL_CTS_POLARITY;
 489              		.loc 1 768 0
 490 0010 1968     		ldr	r1, [r3]
 491 0012 034A     		ldr	r2, .L32+4
 492 0014 0A40     		ands	r2, r1
 493              	.L31:
 494 0016 1A60     		str	r2, [r3]
 769:Generated_Source\PSoC4/UART_1_UART.c ****             }
 770:Generated_Source\PSoC4/UART_1_UART.c ****         }
 495              		.loc 1 770 0
 496              		@ sp needed
 497 0018 7047     		bx	lr
 498              	.L33:
 499 001a C046     		.align	2
 500              	.L32:
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 24


 501 001c 50000940 		.word	1074331728
 502 0020 FFFFFFFE 		.word	-16777217
 503              		.cfi_endproc
 504              	.LFE10:
 505              		.size	UART_1_UartSetCtsPolarity, .-UART_1_UartSetCtsPolarity
 506              		.section	.text.UART_1_UartSendBreakBlocking,"ax",%progbits
 507              		.align	1
 508              		.global	UART_1_UartSendBreakBlocking
 509              		.code	16
 510              		.thumb_func
 511              		.type	UART_1_UartSendBreakBlocking, %function
 512              	UART_1_UartSendBreakBlocking:
 513              	.LFB11:
 771:Generated_Source\PSoC4/UART_1_UART.c ****     #endif /* !(UART_1_CY_SCBIP_V0 || UART_1_CY_SCBIP_V1) */
 772:Generated_Source\PSoC4/UART_1_UART.c **** 
 773:Generated_Source\PSoC4/UART_1_UART.c **** 
 774:Generated_Source\PSoC4/UART_1_UART.c ****     /*******************************************************************************
 775:Generated_Source\PSoC4/UART_1_UART.c ****     * Function Name: UART_1_UartSendBreakBlocking
 776:Generated_Source\PSoC4/UART_1_UART.c ****     ****************************************************************************//**
 777:Generated_Source\PSoC4/UART_1_UART.c ****     *
 778:Generated_Source\PSoC4/UART_1_UART.c ****     * Sends a break condition (logic low) of specified width on UART TX line.
 779:Generated_Source\PSoC4/UART_1_UART.c ****     * Blocks until break is completed. Only call this function when UART TX FIFO
 780:Generated_Source\PSoC4/UART_1_UART.c ****     * and shifter are empty.
 781:Generated_Source\PSoC4/UART_1_UART.c ****     *
 782:Generated_Source\PSoC4/UART_1_UART.c ****     * \param breakWidth
 783:Generated_Source\PSoC4/UART_1_UART.c ****     * Width of break condition. Valid range is 4 to 16 bits.
 784:Generated_Source\PSoC4/UART_1_UART.c ****     *
 785:Generated_Source\PSoC4/UART_1_UART.c ****     * \note
 786:Generated_Source\PSoC4/UART_1_UART.c ****     * Before sending break all UART TX interrupt sources are disabled. The state
 787:Generated_Source\PSoC4/UART_1_UART.c ****     * of UART TX interrupt sources is restored before function returns.
 788:Generated_Source\PSoC4/UART_1_UART.c ****     *
 789:Generated_Source\PSoC4/UART_1_UART.c ****     * \sideeffect
 790:Generated_Source\PSoC4/UART_1_UART.c ****     * If this function is called while there is data in the TX FIFO or shifter that
 791:Generated_Source\PSoC4/UART_1_UART.c ****     * data will be shifted out in packets the size of breakWidth.
 792:Generated_Source\PSoC4/UART_1_UART.c ****     *
 793:Generated_Source\PSoC4/UART_1_UART.c ****     *******************************************************************************/
 794:Generated_Source\PSoC4/UART_1_UART.c ****     void UART_1_UartSendBreakBlocking(uint32 breakWidth)
 795:Generated_Source\PSoC4/UART_1_UART.c ****     {
 514              		.loc 1 795 0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 8
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518              	.LVL24:
 519 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 520              		.cfi_def_cfa_offset 32
 521              		.cfi_offset 0, -32
 522              		.cfi_offset 1, -28
 523              		.cfi_offset 2, -24
 524              		.cfi_offset 4, -20
 525              		.cfi_offset 5, -16
 526              		.cfi_offset 6, -12
 527              		.cfi_offset 7, -8
 528              		.cfi_offset 14, -4
 796:Generated_Source\PSoC4/UART_1_UART.c ****         uint32 txCtrlReg;
 797:Generated_Source\PSoC4/UART_1_UART.c ****         uint32 txIntrReg;
 798:Generated_Source\PSoC4/UART_1_UART.c **** 
 799:Generated_Source\PSoC4/UART_1_UART.c ****         /* Disable all UART TX interrupt source and clear UART TX Done history */
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 25


 800:Generated_Source\PSoC4/UART_1_UART.c ****         txIntrReg = UART_1_GetTxInterruptMode();
 801:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SetTxInterruptMode(0u);
 802:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_ClearTxInterruptSource(UART_1_INTR_TX_UART_DONE);
 529              		.loc 1 802 0
 530 0002 8024     		movs	r4, #128
 801:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_ClearTxInterruptSource(UART_1_INTR_TX_UART_DONE);
 531              		.loc 1 801 0
 532 0004 0026     		movs	r6, #0
 803:Generated_Source\PSoC4/UART_1_UART.c **** 
 804:Generated_Source\PSoC4/UART_1_UART.c ****         /* Store TX CTRL configuration */
 805:Generated_Source\PSoC4/UART_1_UART.c ****         txCtrlReg = UART_1_TX_CTRL_REG;
 806:Generated_Source\PSoC4/UART_1_UART.c **** 
 807:Generated_Source\PSoC4/UART_1_UART.c ****         /* Set break width */
 808:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_TX_CTRL_REG = (UART_1_TX_CTRL_REG & (uint32) ~UART_1_TX_CTRL_DATA_WIDTH_MASK) |
 533              		.loc 1 808 0
 534 0006 0F27     		movs	r7, #15
 800:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SetTxInterruptMode(0u);
 535              		.loc 1 800 0
 536 0008 0E4A     		ldr	r2, .L38
 802:Generated_Source\PSoC4/UART_1_UART.c **** 
 537              		.loc 1 802 0
 538 000a 0F4D     		ldr	r5, .L38+4
 800:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SetTxInterruptMode(0u);
 539              		.loc 1 800 0
 540 000c 1368     		ldr	r3, [r2]
 802:Generated_Source\PSoC4/UART_1_UART.c **** 
 541              		.loc 1 802 0
 542 000e A400     		lsls	r4, r4, #2
 800:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SetTxInterruptMode(0u);
 543              		.loc 1 800 0
 544 0010 0193     		str	r3, [sp, #4]
 545              	.LVL25:
 805:Generated_Source\PSoC4/UART_1_UART.c **** 
 546              		.loc 1 805 0
 547 0012 0E4B     		ldr	r3, .L38+8
 548              	.LVL26:
 801:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_ClearTxInterruptSource(UART_1_INTR_TX_UART_DONE);
 549              		.loc 1 801 0
 550 0014 1660     		str	r6, [r2]
 802:Generated_Source\PSoC4/UART_1_UART.c **** 
 551              		.loc 1 802 0
 552 0016 2C60     		str	r4, [r5]
 805:Generated_Source\PSoC4/UART_1_UART.c **** 
 553              		.loc 1 805 0
 554 0018 1968     		ldr	r1, [r3]
 555              		.loc 1 808 0
 556 001a 0138     		subs	r0, r0, #1
 557              	.LVL27:
 805:Generated_Source\PSoC4/UART_1_UART.c **** 
 558              		.loc 1 805 0
 559 001c 8C46     		mov	ip, r1
 560              	.LVL28:
 561              		.loc 1 808 0
 562 001e 1968     		ldr	r1, [r3]
 563              	.LVL29:
 564 0020 3840     		ands	r0, r7
 565              	.LVL30:
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 26


 566 0022 B943     		bics	r1, r7
 567 0024 0843     		orrs	r0, r1
 809:Generated_Source\PSoC4/UART_1_UART.c ****                                         UART_1_GET_TX_CTRL_DATA_WIDTH(breakWidth);
 810:Generated_Source\PSoC4/UART_1_UART.c **** 
 811:Generated_Source\PSoC4/UART_1_UART.c ****         /* Generate break */
 812:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_TX_FIFO_WR_REG = 0u;
 568              		.loc 1 812 0
 569 0026 0A49     		ldr	r1, .L38+12
 808:Generated_Source\PSoC4/UART_1_UART.c ****                                         UART_1_GET_TX_CTRL_DATA_WIDTH(breakWidth);
 570              		.loc 1 808 0
 571 0028 1860     		str	r0, [r3]
 572              		.loc 1 812 0
 573 002a 0E60     		str	r6, [r1]
 574              	.L35:
 813:Generated_Source\PSoC4/UART_1_UART.c **** 
 814:Generated_Source\PSoC4/UART_1_UART.c ****         /* Wait for break completion */
 815:Generated_Source\PSoC4/UART_1_UART.c ****         while (0u == (UART_1_GetTxInterruptSource() & UART_1_INTR_TX_UART_DONE))
 575              		.loc 1 815 0 discriminator 1
 576 002c 2968     		ldr	r1, [r5]
 577 002e 2142     		tst	r1, r4
 578 0030 FCD0     		beq	.L35
 816:Generated_Source\PSoC4/UART_1_UART.c ****         {
 817:Generated_Source\PSoC4/UART_1_UART.c ****         }
 818:Generated_Source\PSoC4/UART_1_UART.c **** 
 819:Generated_Source\PSoC4/UART_1_UART.c ****         /* Clear all UART TX interrupt sources to  */
 820:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_ClearTxInterruptSource(UART_1_INTR_TX_ALL);
 579              		.loc 1 820 0
 580 0032 0848     		ldr	r0, .L38+16
 581 0034 0449     		ldr	r1, .L38+4
 821:Generated_Source\PSoC4/UART_1_UART.c **** 
 822:Generated_Source\PSoC4/UART_1_UART.c ****         /* Restore TX interrupt sources and data width */
 823:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_TX_CTRL_REG = txCtrlReg;
 824:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SetTxInterruptMode(txIntrReg);
 825:Generated_Source\PSoC4/UART_1_UART.c ****     }
 582              		.loc 1 825 0
 583              		@ sp needed
 820:Generated_Source\PSoC4/UART_1_UART.c **** 
 584              		.loc 1 820 0
 585 0036 0860     		str	r0, [r1]
 823:Generated_Source\PSoC4/UART_1_UART.c ****         UART_1_SetTxInterruptMode(txIntrReg);
 586              		.loc 1 823 0
 587 0038 6146     		mov	r1, ip
 588 003a 1960     		str	r1, [r3]
 824:Generated_Source\PSoC4/UART_1_UART.c ****     }
 589              		.loc 1 824 0
 590 003c 019B     		ldr	r3, [sp, #4]
 591 003e 1360     		str	r3, [r2]
 592              		.loc 1 825 0
 593 0040 F7BD     		pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 594              	.L39:
 595 0042 C046     		.align	2
 596              	.L38:
 597 0044 880F0940 		.word	1074335624
 598 0048 800F0940 		.word	1074335616
 599 004c 00020940 		.word	1074332160
 600 0050 40020940 		.word	1074332224
 601 0054 F3070000 		.word	2035
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 27


 602              		.cfi_endproc
 603              	.LFE11:
 604              		.size	UART_1_UartSendBreakBlocking, .-UART_1_UartSendBreakBlocking
 605              		.text
 606              	.Letext0:
 607              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 608              		.file 3 "Generated_Source\\PSoC4\\UART_1_PVT.h"
 609              		.file 4 "Generated_Source\\PSoC4\\UART_1_SPI_UART_PVT.h"
 610              		.file 5 "Generated_Source\\PSoC4/CyLib.h"
 611              		.file 6 "Generated_Source\\PSoC4\\UART_1_SPI_UART.h"
 612              		.section	.debug_info,"",%progbits
 613              	.Ldebug_info0:
 614 0000 35030000 		.4byte	0x335
 615 0004 0400     		.2byte	0x4
 616 0006 00000000 		.4byte	.Ldebug_abbrev0
 617 000a 04       		.byte	0x4
 618 000b 01       		.uleb128 0x1
 619 000c 7B000000 		.4byte	.LASF47
 620 0010 0C       		.byte	0xc
 621 0011 AE010000 		.4byte	.LASF48
 622 0015 28020000 		.4byte	.LASF49
 623 0019 00000000 		.4byte	.Ldebug_ranges0+0
 624 001d 00000000 		.4byte	0
 625 0021 00000000 		.4byte	.Ldebug_line0
 626 0025 02       		.uleb128 0x2
 627 0026 01       		.byte	0x1
 628 0027 06       		.byte	0x6
 629 0028 85030000 		.4byte	.LASF0
 630 002c 02       		.uleb128 0x2
 631 002d 01       		.byte	0x1
 632 002e 08       		.byte	0x8
 633 002f 68010000 		.4byte	.LASF1
 634 0033 02       		.uleb128 0x2
 635 0034 02       		.byte	0x2
 636 0035 05       		.byte	0x5
 637 0036 1E030000 		.4byte	.LASF2
 638 003a 02       		.uleb128 0x2
 639 003b 02       		.byte	0x2
 640 003c 07       		.byte	0x7
 641 003d 4B000000 		.4byte	.LASF3
 642 0041 02       		.uleb128 0x2
 643 0042 04       		.byte	0x4
 644 0043 05       		.byte	0x5
 645 0044 55030000 		.4byte	.LASF4
 646 0048 02       		.uleb128 0x2
 647 0049 04       		.byte	0x4
 648 004a 07       		.byte	0x7
 649 004b 7C010000 		.4byte	.LASF5
 650 004f 02       		.uleb128 0x2
 651 0050 08       		.byte	0x8
 652 0051 05       		.byte	0x5
 653 0052 00000000 		.4byte	.LASF6
 654 0056 02       		.uleb128 0x2
 655 0057 08       		.byte	0x8
 656 0058 07       		.byte	0x7
 657 0059 80020000 		.4byte	.LASF7
 658 005d 03       		.uleb128 0x3
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 28


 659 005e 04       		.byte	0x4
 660 005f 05       		.byte	0x5
 661 0060 696E7400 		.ascii	"int\000"
 662 0064 02       		.uleb128 0x2
 663 0065 04       		.byte	0x4
 664 0066 07       		.byte	0x7
 665 0067 6E000000 		.4byte	.LASF8
 666 006b 04       		.uleb128 0x4
 667 006c 8E010000 		.4byte	.LASF9
 668 0070 02       		.byte	0x2
 669 0071 FB01     		.2byte	0x1fb
 670 0073 2C000000 		.4byte	0x2c
 671 0077 04       		.uleb128 0x4
 672 0078 02020000 		.4byte	.LASF10
 673 007c 02       		.byte	0x2
 674 007d FC01     		.2byte	0x1fc
 675 007f 3A000000 		.4byte	0x3a
 676 0083 04       		.uleb128 0x4
 677 0084 21020000 		.4byte	.LASF11
 678 0088 02       		.byte	0x2
 679 0089 FD01     		.2byte	0x1fd
 680 008b 48000000 		.4byte	0x48
 681 008f 02       		.uleb128 0x2
 682 0090 04       		.byte	0x4
 683 0091 04       		.byte	0x4
 684 0092 58010000 		.4byte	.LASF12
 685 0096 02       		.uleb128 0x2
 686 0097 08       		.byte	0x8
 687 0098 04       		.byte	0x4
 688 0099 D8010000 		.4byte	.LASF13
 689 009d 04       		.uleb128 0x4
 690 009e 76010000 		.4byte	.LASF14
 691 00a2 02       		.byte	0x2
 692 00a3 0C02     		.2byte	0x20c
 693 00a5 A9000000 		.4byte	0xa9
 694 00a9 02       		.uleb128 0x2
 695 00aa 01       		.byte	0x1
 696 00ab 08       		.byte	0x8
 697 00ac D3010000 		.4byte	.LASF15
 698 00b0 04       		.uleb128 0x4
 699 00b1 0E000000 		.4byte	.LASF16
 700 00b5 02       		.byte	0x2
 701 00b6 A702     		.2byte	0x2a7
 702 00b8 BC000000 		.4byte	0xbc
 703 00bc 05       		.uleb128 0x5
 704 00bd 83000000 		.4byte	0x83
 705 00c1 02       		.uleb128 0x2
 706 00c2 08       		.byte	0x8
 707 00c3 04       		.byte	0x4
 708 00c4 79030000 		.4byte	.LASF17
 709 00c8 02       		.uleb128 0x2
 710 00c9 04       		.byte	0x4
 711 00ca 07       		.byte	0x7
 712 00cb D6020000 		.4byte	.LASF18
 713 00cf 06       		.uleb128 0x6
 714 00d0 45030000 		.4byte	.LASF21
 715 00d4 01       		.byte	0x1
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 29


 716 00d5 F7       		.byte	0xf7
 717 00d6 00000000 		.4byte	.LFB1
 718 00da D4000000 		.4byte	.LFE1-.LFB1
 719 00de 01       		.uleb128 0x1
 720 00df 9C       		.byte	0x9c
 721 00e0 1F010000 		.4byte	0x11f
 722 00e4 07       		.uleb128 0x7
 723 00e5 3E000000 		.4byte	.LVL0
 724 00e9 0B030000 		.4byte	0x30b
 725 00ed F7000000 		.4byte	0xf7
 726 00f1 08       		.uleb128 0x8
 727 00f2 01       		.uleb128 0x1
 728 00f3 50       		.byte	0x50
 729 00f4 01       		.uleb128 0x1
 730 00f5 38       		.byte	0x38
 731 00f6 00       		.byte	0
 732 00f7 07       		.uleb128 0x7
 733 00f8 46000000 		.4byte	.LVL1
 734 00fc 16030000 		.4byte	0x316
 735 0100 0F010000 		.4byte	0x10f
 736 0104 08       		.uleb128 0x8
 737 0105 01       		.uleb128 0x1
 738 0106 50       		.byte	0x50
 739 0107 01       		.uleb128 0x1
 740 0108 38       		.byte	0x38
 741 0109 08       		.uleb128 0x8
 742 010a 01       		.uleb128 0x1
 743 010b 51       		.byte	0x51
 744 010c 01       		.uleb128 0x1
 745 010d 33       		.byte	0x33
 746 010e 00       		.byte	0
 747 010f 09       		.uleb128 0x9
 748 0110 4E000000 		.4byte	.LVL2
 749 0114 21030000 		.4byte	0x321
 750 0118 08       		.uleb128 0x8
 751 0119 01       		.uleb128 0x1
 752 011a 50       		.byte	0x50
 753 011b 01       		.uleb128 0x1
 754 011c 38       		.byte	0x38
 755 011d 00       		.byte	0
 756 011e 00       		.byte	0
 757 011f 0A       		.uleb128 0xa
 758 0120 DF010000 		.4byte	.LASF19
 759 0124 01       		.byte	0x1
 760 0125 3D01     		.2byte	0x13d
 761 0127 00000000 		.4byte	.LFB2
 762 012b 2C000000 		.4byte	.LFE2-.LFB2
 763 012f 01       		.uleb128 0x1
 764 0130 9C       		.byte	0x9c
 765 0131 0A       		.uleb128 0xa
 766 0132 5E000000 		.4byte	.LASF20
 767 0136 01       		.byte	0x1
 768 0137 7101     		.2byte	0x171
 769 0139 00000000 		.4byte	.LFB3
 770 013d 2C000000 		.4byte	.LFE3-.LFB3
 771 0141 01       		.uleb128 0x1
 772 0142 9C       		.byte	0x9c
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 30


 773 0143 0B       		.uleb128 0xb
 774 0144 09020000 		.4byte	.LASF22
 775 0148 01       		.byte	0x1
 776 0149 B101     		.2byte	0x1b1
 777 014b 00000000 		.4byte	.LFB4
 778 014f 14000000 		.4byte	.LFE4-.LFB4
 779 0153 01       		.uleb128 0x1
 780 0154 9C       		.byte	0x9c
 781 0155 7A010000 		.4byte	0x17a
 782 0159 0C       		.uleb128 0xc
 783 015a 78020000 		.4byte	.LASF24
 784 015e 01       		.byte	0x1
 785 015f B101     		.2byte	0x1b1
 786 0161 83000000 		.4byte	0x83
 787 0165 00000000 		.4byte	.LLST0
 788 0169 0D       		.uleb128 0xd
 789 016a 70030000 		.4byte	.LASF26
 790 016e 01       		.byte	0x1
 791 016f B301     		.2byte	0x1b3
 792 0171 83000000 		.4byte	0x83
 793 0175 21000000 		.4byte	.LLST1
 794 0179 00       		.byte	0
 795 017a 0B       		.uleb128 0xb
 796 017b BA020000 		.4byte	.LASF23
 797 017f 01       		.byte	0x1
 798 0180 CA01     		.2byte	0x1ca
 799 0182 00000000 		.4byte	.LFB5
 800 0186 18000000 		.4byte	.LFE5-.LFB5
 801 018a 01       		.uleb128 0x1
 802 018b 9C       		.byte	0x9c
 803 018c B1010000 		.4byte	0x1b1
 804 0190 0C       		.uleb128 0xc
 805 0191 9B030000 		.4byte	.LASF25
 806 0195 01       		.byte	0x1
 807 0196 CA01     		.2byte	0x1ca
 808 0198 83000000 		.4byte	0x83
 809 019c 3F000000 		.4byte	.LLST2
 810 01a0 0D       		.uleb128 0xd
 811 01a1 70030000 		.4byte	.LASF26
 812 01a5 01       		.byte	0x1
 813 01a6 CC01     		.2byte	0x1cc
 814 01a8 83000000 		.4byte	0x83
 815 01ac 60000000 		.4byte	.LLST3
 816 01b0 00       		.byte	0
 817 01b1 0B       		.uleb128 0xb
 818 01b2 36000000 		.4byte	.LASF27
 819 01b6 01       		.byte	0x1
 820 01b7 A802     		.2byte	0x2a8
 821 01b9 00000000 		.4byte	.LFB6
 822 01bd 16000000 		.4byte	.LFE6-.LFB6
 823 01c1 01       		.uleb128 0x1
 824 01c2 9C       		.byte	0x9c
 825 01c3 F1010000 		.4byte	0x1f1
 826 01c7 0C       		.uleb128 0xc
 827 01c8 27010000 		.4byte	.LASF28
 828 01cc 01       		.byte	0x1
 829 01cd A802     		.2byte	0x2a8
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 31


 830 01cf F1010000 		.4byte	0x1f1
 831 01d3 89000000 		.4byte	.LLST4
 832 01d7 0D       		.uleb128 0xd
 833 01d8 B1020000 		.4byte	.LASF29
 834 01dc 01       		.byte	0x1
 835 01dd AA02     		.2byte	0x2aa
 836 01df 83000000 		.4byte	0x83
 837 01e3 AA000000 		.4byte	.LLST5
 838 01e7 0E       		.uleb128 0xe
 839 01e8 12000000 		.4byte	.LVL16
 840 01ec 2C030000 		.4byte	0x32c
 841 01f0 00       		.byte	0
 842 01f1 0F       		.uleb128 0xf
 843 01f2 04       		.byte	0x4
 844 01f3 F7010000 		.4byte	0x1f7
 845 01f7 10       		.uleb128 0x10
 846 01f8 9D000000 		.4byte	0x9d
 847 01fc 0B       		.uleb128 0xb
 848 01fd 23000000 		.4byte	.LASF30
 849 0201 01       		.byte	0x1
 850 0202 C302     		.2byte	0x2c3
 851 0204 00000000 		.4byte	.LFB7
 852 0208 14000000 		.4byte	.LFE7-.LFB7
 853 020c 01       		.uleb128 0x1
 854 020d 9C       		.byte	0x9c
 855 020e 5A020000 		.4byte	0x25a
 856 0212 0C       		.uleb128 0xc
 857 0213 EA020000 		.4byte	.LASF31
 858 0217 01       		.byte	0x1
 859 0218 C302     		.2byte	0x2c3
 860 021a 83000000 		.4byte	0x83
 861 021e 09010000 		.4byte	.LLST6
 862 0222 07       		.uleb128 0x7
 863 0223 06000000 		.4byte	.LVL20
 864 0227 2C030000 		.4byte	0x32c
 865 022b 37020000 		.4byte	0x237
 866 022f 08       		.uleb128 0x8
 867 0230 01       		.uleb128 0x1
 868 0231 50       		.byte	0x50
 869 0232 03       		.uleb128 0x3
 870 0233 F3       		.byte	0xf3
 871 0234 01       		.uleb128 0x1
 872 0235 50       		.byte	0x50
 873 0236 00       		.byte	0
 874 0237 07       		.uleb128 0x7
 875 0238 0C000000 		.4byte	.LVL21
 876 023c 2C030000 		.4byte	0x32c
 877 0240 4A020000 		.4byte	0x24a
 878 0244 08       		.uleb128 0x8
 879 0245 01       		.uleb128 0x1
 880 0246 50       		.byte	0x50
 881 0247 01       		.uleb128 0x1
 882 0248 3D       		.byte	0x3d
 883 0249 00       		.byte	0
 884 024a 09       		.uleb128 0x9
 885 024b 12000000 		.4byte	.LVL22
 886 024f 2C030000 		.4byte	0x32c
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 32


 887 0253 08       		.uleb128 0x8
 888 0254 01       		.uleb128 0x1
 889 0255 50       		.byte	0x50
 890 0256 01       		.uleb128 0x1
 891 0257 3A       		.byte	0x3a
 892 0258 00       		.byte	0
 893 0259 00       		.byte	0
 894 025a 0A       		.uleb128 0xa
 895 025b F5020000 		.4byte	.LASF32
 896 025f 01       		.byte	0x1
 897 0260 D502     		.2byte	0x2d5
 898 0262 00000000 		.4byte	.LFB8
 899 0266 14000000 		.4byte	.LFE8-.LFB8
 900 026a 01       		.uleb128 0x1
 901 026b 9C       		.byte	0x9c
 902 026c 0A       		.uleb128 0xa
 903 026d 42010000 		.4byte	.LASF33
 904 0271 01       		.byte	0x1
 905 0272 E402     		.2byte	0x2e4
 906 0274 00000000 		.4byte	.LFB9
 907 0278 14000000 		.4byte	.LFE9-.LFB9
 908 027c 01       		.uleb128 0x1
 909 027d 9C       		.byte	0x9c
 910 027e 0B       		.uleb128 0xb
 911 027f 0D010000 		.4byte	.LASF34
 912 0283 01       		.byte	0x1
 913 0284 F802     		.2byte	0x2f8
 914 0286 00000000 		.4byte	.LFB10
 915 028a 24000000 		.4byte	.LFE10-.LFB10
 916 028e 01       		.uleb128 0x1
 917 028f 9C       		.byte	0x9c
 918 0290 A3020000 		.4byte	0x2a3
 919 0294 11       		.uleb128 0x11
 920 0295 A8020000 		.4byte	.LASF35
 921 0299 01       		.byte	0x1
 922 029a F802     		.2byte	0x2f8
 923 029c 83000000 		.4byte	0x83
 924 02a0 01       		.uleb128 0x1
 925 02a1 50       		.byte	0x50
 926 02a2 00       		.byte	0
 927 02a3 0B       		.uleb128 0xb
 928 02a4 28030000 		.4byte	.LASF36
 929 02a8 01       		.byte	0x1
 930 02a9 1A03     		.2byte	0x31a
 931 02ab 00000000 		.4byte	.LFB11
 932 02af 58000000 		.4byte	.LFE11-.LFB11
 933 02b3 01       		.uleb128 0x1
 934 02b4 9C       		.byte	0x9c
 935 02b5 EA020000 		.4byte	0x2ea
 936 02b9 0C       		.uleb128 0xc
 937 02ba DF020000 		.4byte	.LASF37
 938 02be 01       		.byte	0x1
 939 02bf 1A03     		.2byte	0x31a
 940 02c1 83000000 		.4byte	0x83
 941 02c5 2A010000 		.4byte	.LLST7
 942 02c9 0D       		.uleb128 0xd
 943 02ca 91030000 		.4byte	.LASF38
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 33


 944 02ce 01       		.byte	0x1
 945 02cf 1C03     		.2byte	0x31c
 946 02d1 83000000 		.4byte	0x83
 947 02d5 58010000 		.4byte	.LLST8
 948 02d9 0D       		.uleb128 0xd
 949 02da 5E010000 		.4byte	.LASF39
 950 02de 01       		.byte	0x1
 951 02df 1D03     		.2byte	0x31d
 952 02e1 83000000 		.4byte	0x83
 953 02e5 76010000 		.4byte	.LLST9
 954 02e9 00       		.byte	0
 955 02ea 12       		.uleb128 0x12
 956 02eb 5E030000 		.4byte	.LASF40
 957 02ef 03       		.byte	0x3
 958 02f0 5B       		.byte	0x5b
 959 02f1 77000000 		.4byte	0x77
 960 02f5 12       		.uleb128 0x12
 961 02f6 0A030000 		.4byte	.LASF41
 962 02fa 04       		.byte	0x4
 963 02fb 2F       		.byte	0x2f
 964 02fc BC000000 		.4byte	0xbc
 965 0300 12       		.uleb128 0x12
 966 0301 2E010000 		.4byte	.LASF42
 967 0305 04       		.byte	0x4
 968 0306 30       		.byte	0x30
 969 0307 BC000000 		.4byte	0xbc
 970 030b 13       		.uleb128 0x13
 971 030c F5010000 		.4byte	.LASF43
 972 0310 F5010000 		.4byte	.LASF43
 973 0314 05       		.byte	0x5
 974 0315 D8       		.byte	0xd8
 975 0316 13       		.uleb128 0x13
 976 0317 97020000 		.4byte	.LASF44
 977 031b 97020000 		.4byte	.LASF44
 978 031f 05       		.byte	0x5
 979 0320 D3       		.byte	0xd3
 980 0321 13       		.uleb128 0x13
 981 0322 14000000 		.4byte	.LASF45
 982 0326 14000000 		.4byte	.LASF45
 983 032a 05       		.byte	0x5
 984 032b D0       		.byte	0xd0
 985 032c 14       		.uleb128 0x14
 986 032d 94010000 		.4byte	.LASF46
 987 0331 94010000 		.4byte	.LASF46
 988 0335 06       		.byte	0x6
 989 0336 4403     		.2byte	0x344
 990 0338 00       		.byte	0
 991              		.section	.debug_abbrev,"",%progbits
 992              	.Ldebug_abbrev0:
 993 0000 01       		.uleb128 0x1
 994 0001 11       		.uleb128 0x11
 995 0002 01       		.byte	0x1
 996 0003 25       		.uleb128 0x25
 997 0004 0E       		.uleb128 0xe
 998 0005 13       		.uleb128 0x13
 999 0006 0B       		.uleb128 0xb
 1000 0007 03       		.uleb128 0x3
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 34


 1001 0008 0E       		.uleb128 0xe
 1002 0009 1B       		.uleb128 0x1b
 1003 000a 0E       		.uleb128 0xe
 1004 000b 55       		.uleb128 0x55
 1005 000c 17       		.uleb128 0x17
 1006 000d 11       		.uleb128 0x11
 1007 000e 01       		.uleb128 0x1
 1008 000f 10       		.uleb128 0x10
 1009 0010 17       		.uleb128 0x17
 1010 0011 00       		.byte	0
 1011 0012 00       		.byte	0
 1012 0013 02       		.uleb128 0x2
 1013 0014 24       		.uleb128 0x24
 1014 0015 00       		.byte	0
 1015 0016 0B       		.uleb128 0xb
 1016 0017 0B       		.uleb128 0xb
 1017 0018 3E       		.uleb128 0x3e
 1018 0019 0B       		.uleb128 0xb
 1019 001a 03       		.uleb128 0x3
 1020 001b 0E       		.uleb128 0xe
 1021 001c 00       		.byte	0
 1022 001d 00       		.byte	0
 1023 001e 03       		.uleb128 0x3
 1024 001f 24       		.uleb128 0x24
 1025 0020 00       		.byte	0
 1026 0021 0B       		.uleb128 0xb
 1027 0022 0B       		.uleb128 0xb
 1028 0023 3E       		.uleb128 0x3e
 1029 0024 0B       		.uleb128 0xb
 1030 0025 03       		.uleb128 0x3
 1031 0026 08       		.uleb128 0x8
 1032 0027 00       		.byte	0
 1033 0028 00       		.byte	0
 1034 0029 04       		.uleb128 0x4
 1035 002a 16       		.uleb128 0x16
 1036 002b 00       		.byte	0
 1037 002c 03       		.uleb128 0x3
 1038 002d 0E       		.uleb128 0xe
 1039 002e 3A       		.uleb128 0x3a
 1040 002f 0B       		.uleb128 0xb
 1041 0030 3B       		.uleb128 0x3b
 1042 0031 05       		.uleb128 0x5
 1043 0032 49       		.uleb128 0x49
 1044 0033 13       		.uleb128 0x13
 1045 0034 00       		.byte	0
 1046 0035 00       		.byte	0
 1047 0036 05       		.uleb128 0x5
 1048 0037 35       		.uleb128 0x35
 1049 0038 00       		.byte	0
 1050 0039 49       		.uleb128 0x49
 1051 003a 13       		.uleb128 0x13
 1052 003b 00       		.byte	0
 1053 003c 00       		.byte	0
 1054 003d 06       		.uleb128 0x6
 1055 003e 2E       		.uleb128 0x2e
 1056 003f 01       		.byte	0x1
 1057 0040 3F       		.uleb128 0x3f
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 35


 1058 0041 19       		.uleb128 0x19
 1059 0042 03       		.uleb128 0x3
 1060 0043 0E       		.uleb128 0xe
 1061 0044 3A       		.uleb128 0x3a
 1062 0045 0B       		.uleb128 0xb
 1063 0046 3B       		.uleb128 0x3b
 1064 0047 0B       		.uleb128 0xb
 1065 0048 27       		.uleb128 0x27
 1066 0049 19       		.uleb128 0x19
 1067 004a 11       		.uleb128 0x11
 1068 004b 01       		.uleb128 0x1
 1069 004c 12       		.uleb128 0x12
 1070 004d 06       		.uleb128 0x6
 1071 004e 40       		.uleb128 0x40
 1072 004f 18       		.uleb128 0x18
 1073 0050 9742     		.uleb128 0x2117
 1074 0052 19       		.uleb128 0x19
 1075 0053 01       		.uleb128 0x1
 1076 0054 13       		.uleb128 0x13
 1077 0055 00       		.byte	0
 1078 0056 00       		.byte	0
 1079 0057 07       		.uleb128 0x7
 1080 0058 898201   		.uleb128 0x4109
 1081 005b 01       		.byte	0x1
 1082 005c 11       		.uleb128 0x11
 1083 005d 01       		.uleb128 0x1
 1084 005e 31       		.uleb128 0x31
 1085 005f 13       		.uleb128 0x13
 1086 0060 01       		.uleb128 0x1
 1087 0061 13       		.uleb128 0x13
 1088 0062 00       		.byte	0
 1089 0063 00       		.byte	0
 1090 0064 08       		.uleb128 0x8
 1091 0065 8A8201   		.uleb128 0x410a
 1092 0068 00       		.byte	0
 1093 0069 02       		.uleb128 0x2
 1094 006a 18       		.uleb128 0x18
 1095 006b 9142     		.uleb128 0x2111
 1096 006d 18       		.uleb128 0x18
 1097 006e 00       		.byte	0
 1098 006f 00       		.byte	0
 1099 0070 09       		.uleb128 0x9
 1100 0071 898201   		.uleb128 0x4109
 1101 0074 01       		.byte	0x1
 1102 0075 11       		.uleb128 0x11
 1103 0076 01       		.uleb128 0x1
 1104 0077 31       		.uleb128 0x31
 1105 0078 13       		.uleb128 0x13
 1106 0079 00       		.byte	0
 1107 007a 00       		.byte	0
 1108 007b 0A       		.uleb128 0xa
 1109 007c 2E       		.uleb128 0x2e
 1110 007d 00       		.byte	0
 1111 007e 3F       		.uleb128 0x3f
 1112 007f 19       		.uleb128 0x19
 1113 0080 03       		.uleb128 0x3
 1114 0081 0E       		.uleb128 0xe
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 36


 1115 0082 3A       		.uleb128 0x3a
 1116 0083 0B       		.uleb128 0xb
 1117 0084 3B       		.uleb128 0x3b
 1118 0085 05       		.uleb128 0x5
 1119 0086 27       		.uleb128 0x27
 1120 0087 19       		.uleb128 0x19
 1121 0088 11       		.uleb128 0x11
 1122 0089 01       		.uleb128 0x1
 1123 008a 12       		.uleb128 0x12
 1124 008b 06       		.uleb128 0x6
 1125 008c 40       		.uleb128 0x40
 1126 008d 18       		.uleb128 0x18
 1127 008e 9742     		.uleb128 0x2117
 1128 0090 19       		.uleb128 0x19
 1129 0091 00       		.byte	0
 1130 0092 00       		.byte	0
 1131 0093 0B       		.uleb128 0xb
 1132 0094 2E       		.uleb128 0x2e
 1133 0095 01       		.byte	0x1
 1134 0096 3F       		.uleb128 0x3f
 1135 0097 19       		.uleb128 0x19
 1136 0098 03       		.uleb128 0x3
 1137 0099 0E       		.uleb128 0xe
 1138 009a 3A       		.uleb128 0x3a
 1139 009b 0B       		.uleb128 0xb
 1140 009c 3B       		.uleb128 0x3b
 1141 009d 05       		.uleb128 0x5
 1142 009e 27       		.uleb128 0x27
 1143 009f 19       		.uleb128 0x19
 1144 00a0 11       		.uleb128 0x11
 1145 00a1 01       		.uleb128 0x1
 1146 00a2 12       		.uleb128 0x12
 1147 00a3 06       		.uleb128 0x6
 1148 00a4 40       		.uleb128 0x40
 1149 00a5 18       		.uleb128 0x18
 1150 00a6 9742     		.uleb128 0x2117
 1151 00a8 19       		.uleb128 0x19
 1152 00a9 01       		.uleb128 0x1
 1153 00aa 13       		.uleb128 0x13
 1154 00ab 00       		.byte	0
 1155 00ac 00       		.byte	0
 1156 00ad 0C       		.uleb128 0xc
 1157 00ae 05       		.uleb128 0x5
 1158 00af 00       		.byte	0
 1159 00b0 03       		.uleb128 0x3
 1160 00b1 0E       		.uleb128 0xe
 1161 00b2 3A       		.uleb128 0x3a
 1162 00b3 0B       		.uleb128 0xb
 1163 00b4 3B       		.uleb128 0x3b
 1164 00b5 05       		.uleb128 0x5
 1165 00b6 49       		.uleb128 0x49
 1166 00b7 13       		.uleb128 0x13
 1167 00b8 02       		.uleb128 0x2
 1168 00b9 17       		.uleb128 0x17
 1169 00ba 00       		.byte	0
 1170 00bb 00       		.byte	0
 1171 00bc 0D       		.uleb128 0xd
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 37


 1172 00bd 34       		.uleb128 0x34
 1173 00be 00       		.byte	0
 1174 00bf 03       		.uleb128 0x3
 1175 00c0 0E       		.uleb128 0xe
 1176 00c1 3A       		.uleb128 0x3a
 1177 00c2 0B       		.uleb128 0xb
 1178 00c3 3B       		.uleb128 0x3b
 1179 00c4 05       		.uleb128 0x5
 1180 00c5 49       		.uleb128 0x49
 1181 00c6 13       		.uleb128 0x13
 1182 00c7 02       		.uleb128 0x2
 1183 00c8 17       		.uleb128 0x17
 1184 00c9 00       		.byte	0
 1185 00ca 00       		.byte	0
 1186 00cb 0E       		.uleb128 0xe
 1187 00cc 898201   		.uleb128 0x4109
 1188 00cf 00       		.byte	0
 1189 00d0 11       		.uleb128 0x11
 1190 00d1 01       		.uleb128 0x1
 1191 00d2 31       		.uleb128 0x31
 1192 00d3 13       		.uleb128 0x13
 1193 00d4 00       		.byte	0
 1194 00d5 00       		.byte	0
 1195 00d6 0F       		.uleb128 0xf
 1196 00d7 0F       		.uleb128 0xf
 1197 00d8 00       		.byte	0
 1198 00d9 0B       		.uleb128 0xb
 1199 00da 0B       		.uleb128 0xb
 1200 00db 49       		.uleb128 0x49
 1201 00dc 13       		.uleb128 0x13
 1202 00dd 00       		.byte	0
 1203 00de 00       		.byte	0
 1204 00df 10       		.uleb128 0x10
 1205 00e0 26       		.uleb128 0x26
 1206 00e1 00       		.byte	0
 1207 00e2 49       		.uleb128 0x49
 1208 00e3 13       		.uleb128 0x13
 1209 00e4 00       		.byte	0
 1210 00e5 00       		.byte	0
 1211 00e6 11       		.uleb128 0x11
 1212 00e7 05       		.uleb128 0x5
 1213 00e8 00       		.byte	0
 1214 00e9 03       		.uleb128 0x3
 1215 00ea 0E       		.uleb128 0xe
 1216 00eb 3A       		.uleb128 0x3a
 1217 00ec 0B       		.uleb128 0xb
 1218 00ed 3B       		.uleb128 0x3b
 1219 00ee 05       		.uleb128 0x5
 1220 00ef 49       		.uleb128 0x49
 1221 00f0 13       		.uleb128 0x13
 1222 00f1 02       		.uleb128 0x2
 1223 00f2 18       		.uleb128 0x18
 1224 00f3 00       		.byte	0
 1225 00f4 00       		.byte	0
 1226 00f5 12       		.uleb128 0x12
 1227 00f6 34       		.uleb128 0x34
 1228 00f7 00       		.byte	0
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 38


 1229 00f8 03       		.uleb128 0x3
 1230 00f9 0E       		.uleb128 0xe
 1231 00fa 3A       		.uleb128 0x3a
 1232 00fb 0B       		.uleb128 0xb
 1233 00fc 3B       		.uleb128 0x3b
 1234 00fd 0B       		.uleb128 0xb
 1235 00fe 49       		.uleb128 0x49
 1236 00ff 13       		.uleb128 0x13
 1237 0100 3F       		.uleb128 0x3f
 1238 0101 19       		.uleb128 0x19
 1239 0102 3C       		.uleb128 0x3c
 1240 0103 19       		.uleb128 0x19
 1241 0104 00       		.byte	0
 1242 0105 00       		.byte	0
 1243 0106 13       		.uleb128 0x13
 1244 0107 2E       		.uleb128 0x2e
 1245 0108 00       		.byte	0
 1246 0109 3F       		.uleb128 0x3f
 1247 010a 19       		.uleb128 0x19
 1248 010b 3C       		.uleb128 0x3c
 1249 010c 19       		.uleb128 0x19
 1250 010d 6E       		.uleb128 0x6e
 1251 010e 0E       		.uleb128 0xe
 1252 010f 03       		.uleb128 0x3
 1253 0110 0E       		.uleb128 0xe
 1254 0111 3A       		.uleb128 0x3a
 1255 0112 0B       		.uleb128 0xb
 1256 0113 3B       		.uleb128 0x3b
 1257 0114 0B       		.uleb128 0xb
 1258 0115 00       		.byte	0
 1259 0116 00       		.byte	0
 1260 0117 14       		.uleb128 0x14
 1261 0118 2E       		.uleb128 0x2e
 1262 0119 00       		.byte	0
 1263 011a 3F       		.uleb128 0x3f
 1264 011b 19       		.uleb128 0x19
 1265 011c 3C       		.uleb128 0x3c
 1266 011d 19       		.uleb128 0x19
 1267 011e 6E       		.uleb128 0x6e
 1268 011f 0E       		.uleb128 0xe
 1269 0120 03       		.uleb128 0x3
 1270 0121 0E       		.uleb128 0xe
 1271 0122 3A       		.uleb128 0x3a
 1272 0123 0B       		.uleb128 0xb
 1273 0124 3B       		.uleb128 0x3b
 1274 0125 05       		.uleb128 0x5
 1275 0126 00       		.byte	0
 1276 0127 00       		.byte	0
 1277 0128 00       		.byte	0
 1278              		.section	.debug_loc,"",%progbits
 1279              	.Ldebug_loc0:
 1280              	.LLST0:
 1281 0000 00000000 		.4byte	.LVL3
 1282 0004 06000000 		.4byte	.LVL4
 1283 0008 0100     		.2byte	0x1
 1284 000a 50       		.byte	0x50
 1285 000b 06000000 		.4byte	.LVL4
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 39


 1286 000f 14000000 		.4byte	.LFE4
 1287 0013 0400     		.2byte	0x4
 1288 0015 F3       		.byte	0xf3
 1289 0016 01       		.uleb128 0x1
 1290 0017 50       		.byte	0x50
 1291 0018 9F       		.byte	0x9f
 1292 0019 00000000 		.4byte	0
 1293 001d 00000000 		.4byte	0
 1294              	.LLST1:
 1295 0021 08000000 		.4byte	.LVL5
 1296 0025 0C000000 		.4byte	.LVL7
 1297 0029 0100     		.2byte	0x1
 1298 002b 53       		.byte	0x53
 1299 002c 0C000000 		.4byte	.LVL7
 1300 0030 14000000 		.4byte	.LFE4
 1301 0034 0100     		.2byte	0x1
 1302 0036 50       		.byte	0x50
 1303 0037 00000000 		.4byte	0
 1304 003b 00000000 		.4byte	0
 1305              	.LLST2:
 1306 003f 00000000 		.4byte	.LVL8
 1307 0043 08000000 		.4byte	.LVL10
 1308 0047 0100     		.2byte	0x1
 1309 0049 50       		.byte	0x50
 1310 004a 08000000 		.4byte	.LVL10
 1311 004e 18000000 		.4byte	.LFE5
 1312 0052 0400     		.2byte	0x4
 1313 0054 F3       		.byte	0xf3
 1314 0055 01       		.uleb128 0x1
 1315 0056 50       		.byte	0x50
 1316 0057 9F       		.byte	0x9f
 1317 0058 00000000 		.4byte	0
 1318 005c 00000000 		.4byte	0
 1319              	.LLST3:
 1320 0060 06000000 		.4byte	.LVL9
 1321 0064 0A000000 		.4byte	.LVL11
 1322 0068 0100     		.2byte	0x1
 1323 006a 51       		.byte	0x51
 1324 006b 0A000000 		.4byte	.LVL11
 1325 006f 0C000000 		.4byte	.LVL12
 1326 0073 0100     		.2byte	0x1
 1327 0075 53       		.byte	0x53
 1328 0076 0C000000 		.4byte	.LVL12
 1329 007a 18000000 		.4byte	.LFE5
 1330 007e 0100     		.2byte	0x1
 1331 0080 50       		.byte	0x50
 1332 0081 00000000 		.4byte	0
 1333 0085 00000000 		.4byte	0
 1334              	.LLST4:
 1335 0089 00000000 		.4byte	.LVL13
 1336 008d 04000000 		.4byte	.LVL14
 1337 0091 0100     		.2byte	0x1
 1338 0093 50       		.byte	0x50
 1339 0094 04000000 		.4byte	.LVL14
 1340 0098 16000000 		.4byte	.LFE6
 1341 009c 0400     		.2byte	0x4
 1342 009e F3       		.byte	0xf3
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 40


 1343 009f 01       		.uleb128 0x1
 1344 00a0 50       		.byte	0x50
 1345 00a1 9F       		.byte	0x9f
 1346 00a2 00000000 		.4byte	0
 1347 00a6 00000000 		.4byte	0
 1348              	.LLST5:
 1349 00aa 04000000 		.4byte	.LVL14
 1350 00ae 06000000 		.4byte	.LVL15
 1351 00b2 0700     		.2byte	0x7
 1352 00b4 74       		.byte	0x74
 1353 00b5 00       		.sleb128 0
 1354 00b6 F3       		.byte	0xf3
 1355 00b7 01       		.uleb128 0x1
 1356 00b8 50       		.byte	0x50
 1357 00b9 1C       		.byte	0x1c
 1358 00ba 9F       		.byte	0x9f
 1359 00bb 06000000 		.4byte	.LVL15
 1360 00bf 12000000 		.4byte	.LVL16
 1361 00c3 0800     		.2byte	0x8
 1362 00c5 F3       		.byte	0xf3
 1363 00c6 01       		.uleb128 0x1
 1364 00c7 50       		.byte	0x50
 1365 00c8 20       		.byte	0x20
 1366 00c9 74       		.byte	0x74
 1367 00ca 00       		.sleb128 0
 1368 00cb 22       		.byte	0x22
 1369 00cc 9F       		.byte	0x9f
 1370 00cd 12000000 		.4byte	.LVL16
 1371 00d1 14000000 		.4byte	.LVL17
 1372 00d5 0700     		.2byte	0x7
 1373 00d7 74       		.byte	0x74
 1374 00d8 00       		.sleb128 0
 1375 00d9 F3       		.byte	0xf3
 1376 00da 01       		.uleb128 0x1
 1377 00db 50       		.byte	0x50
 1378 00dc 1C       		.byte	0x1c
 1379 00dd 9F       		.byte	0x9f
 1380 00de 14000000 		.4byte	.LVL17
 1381 00e2 14000000 		.4byte	.LVL18
 1382 00e6 0800     		.2byte	0x8
 1383 00e8 F3       		.byte	0xf3
 1384 00e9 01       		.uleb128 0x1
 1385 00ea 50       		.byte	0x50
 1386 00eb 20       		.byte	0x20
 1387 00ec 74       		.byte	0x74
 1388 00ed 00       		.sleb128 0
 1389 00ee 22       		.byte	0x22
 1390 00ef 9F       		.byte	0x9f
 1391 00f0 14000000 		.4byte	.LVL18
 1392 00f4 16000000 		.4byte	.LFE6
 1393 00f8 0700     		.2byte	0x7
 1394 00fa 73       		.byte	0x73
 1395 00fb 00       		.sleb128 0
 1396 00fc F3       		.byte	0xf3
 1397 00fd 01       		.uleb128 0x1
 1398 00fe 50       		.byte	0x50
 1399 00ff 1C       		.byte	0x1c
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 41


 1400 0100 9F       		.byte	0x9f
 1401 0101 00000000 		.4byte	0
 1402 0105 00000000 		.4byte	0
 1403              	.LLST6:
 1404 0109 00000000 		.4byte	.LVL19
 1405 010d 05000000 		.4byte	.LVL20-1
 1406 0111 0100     		.2byte	0x1
 1407 0113 50       		.byte	0x50
 1408 0114 05000000 		.4byte	.LVL20-1
 1409 0118 14000000 		.4byte	.LFE7
 1410 011c 0400     		.2byte	0x4
 1411 011e F3       		.byte	0xf3
 1412 011f 01       		.uleb128 0x1
 1413 0120 50       		.byte	0x50
 1414 0121 9F       		.byte	0x9f
 1415 0122 00000000 		.4byte	0
 1416 0126 00000000 		.4byte	0
 1417              	.LLST7:
 1418 012a 00000000 		.4byte	.LVL24
 1419 012e 1C000000 		.4byte	.LVL27
 1420 0132 0100     		.2byte	0x1
 1421 0134 50       		.byte	0x50
 1422 0135 1C000000 		.4byte	.LVL27
 1423 0139 22000000 		.4byte	.LVL30
 1424 013d 0300     		.2byte	0x3
 1425 013f 70       		.byte	0x70
 1426 0140 01       		.sleb128 1
 1427 0141 9F       		.byte	0x9f
 1428 0142 22000000 		.4byte	.LVL30
 1429 0146 58000000 		.4byte	.LFE11
 1430 014a 0400     		.2byte	0x4
 1431 014c F3       		.byte	0xf3
 1432 014d 01       		.uleb128 0x1
 1433 014e 50       		.byte	0x50
 1434 014f 9F       		.byte	0x9f
 1435 0150 00000000 		.4byte	0
 1436 0154 00000000 		.4byte	0
 1437              	.LLST8:
 1438 0158 1E000000 		.4byte	.LVL28
 1439 015c 20000000 		.4byte	.LVL29
 1440 0160 0100     		.2byte	0x1
 1441 0162 51       		.byte	0x51
 1442 0163 20000000 		.4byte	.LVL29
 1443 0167 58000000 		.4byte	.LFE11
 1444 016b 0100     		.2byte	0x1
 1445 016d 5C       		.byte	0x5c
 1446 016e 00000000 		.4byte	0
 1447 0172 00000000 		.4byte	0
 1448              	.LLST9:
 1449 0176 12000000 		.4byte	.LVL25
 1450 017a 14000000 		.4byte	.LVL26
 1451 017e 0100     		.2byte	0x1
 1452 0180 53       		.byte	0x53
 1453 0181 14000000 		.4byte	.LVL26
 1454 0185 58000000 		.4byte	.LFE11
 1455 0189 0200     		.2byte	0x2
 1456 018b 91       		.byte	0x91
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 42


 1457 018c 64       		.sleb128 -28
 1458 018d 00000000 		.4byte	0
 1459 0191 00000000 		.4byte	0
 1460              		.section	.debug_aranges,"",%progbits
 1461 0000 6C000000 		.4byte	0x6c
 1462 0004 0200     		.2byte	0x2
 1463 0006 00000000 		.4byte	.Ldebug_info0
 1464 000a 04       		.byte	0x4
 1465 000b 00       		.byte	0
 1466 000c 0000     		.2byte	0
 1467 000e 0000     		.2byte	0
 1468 0010 00000000 		.4byte	.LFB1
 1469 0014 D4000000 		.4byte	.LFE1-.LFB1
 1470 0018 00000000 		.4byte	.LFB2
 1471 001c 2C000000 		.4byte	.LFE2-.LFB2
 1472 0020 00000000 		.4byte	.LFB3
 1473 0024 2C000000 		.4byte	.LFE3-.LFB3
 1474 0028 00000000 		.4byte	.LFB4
 1475 002c 14000000 		.4byte	.LFE4-.LFB4
 1476 0030 00000000 		.4byte	.LFB5
 1477 0034 18000000 		.4byte	.LFE5-.LFB5
 1478 0038 00000000 		.4byte	.LFB6
 1479 003c 16000000 		.4byte	.LFE6-.LFB6
 1480 0040 00000000 		.4byte	.LFB7
 1481 0044 14000000 		.4byte	.LFE7-.LFB7
 1482 0048 00000000 		.4byte	.LFB8
 1483 004c 14000000 		.4byte	.LFE8-.LFB8
 1484 0050 00000000 		.4byte	.LFB9
 1485 0054 14000000 		.4byte	.LFE9-.LFB9
 1486 0058 00000000 		.4byte	.LFB10
 1487 005c 24000000 		.4byte	.LFE10-.LFB10
 1488 0060 00000000 		.4byte	.LFB11
 1489 0064 58000000 		.4byte	.LFE11-.LFB11
 1490 0068 00000000 		.4byte	0
 1491 006c 00000000 		.4byte	0
 1492              		.section	.debug_ranges,"",%progbits
 1493              	.Ldebug_ranges0:
 1494 0000 00000000 		.4byte	.LFB1
 1495 0004 D4000000 		.4byte	.LFE1
 1496 0008 00000000 		.4byte	.LFB2
 1497 000c 2C000000 		.4byte	.LFE2
 1498 0010 00000000 		.4byte	.LFB3
 1499 0014 2C000000 		.4byte	.LFE3
 1500 0018 00000000 		.4byte	.LFB4
 1501 001c 14000000 		.4byte	.LFE4
 1502 0020 00000000 		.4byte	.LFB5
 1503 0024 18000000 		.4byte	.LFE5
 1504 0028 00000000 		.4byte	.LFB6
 1505 002c 16000000 		.4byte	.LFE6
 1506 0030 00000000 		.4byte	.LFB7
 1507 0034 14000000 		.4byte	.LFE7
 1508 0038 00000000 		.4byte	.LFB8
 1509 003c 14000000 		.4byte	.LFE8
 1510 0040 00000000 		.4byte	.LFB9
 1511 0044 14000000 		.4byte	.LFE9
 1512 0048 00000000 		.4byte	.LFB10
 1513 004c 24000000 		.4byte	.LFE10
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 43


 1514 0050 00000000 		.4byte	.LFB11
 1515 0054 58000000 		.4byte	.LFE11
 1516 0058 00000000 		.4byte	0
 1517 005c 00000000 		.4byte	0
 1518              		.section	.debug_line,"",%progbits
 1519              	.Ldebug_line0:
 1520 0000 D0010000 		.section	.debug_str,"MS",%progbits,1
 1520      02009100 
 1520      00000201 
 1520      FB0E0D00 
 1520      01010101 
 1521              	.LASF6:
 1522 0000 6C6F6E67 		.ascii	"long long int\000"
 1522      206C6F6E 
 1522      6720696E 
 1522      7400
 1523              	.LASF16:
 1524 000e 72656733 		.ascii	"reg32\000"
 1524      3200
 1525              	.LASF45:
 1526 0014 4379496E 		.ascii	"CyIntSetVector\000"
 1526      74536574 
 1526      56656374 
 1526      6F7200
 1527              	.LASF30:
 1528 0023 55415254 		.ascii	"UART_1_UartPutCRLF\000"
 1528      5F315F55 
 1528      61727450 
 1528      75744352 
 1528      4C4600
 1529              	.LASF27:
 1530 0036 55415254 		.ascii	"UART_1_UartPutString\000"
 1530      5F315F55 
 1530      61727450 
 1530      75745374 
 1530      72696E67 
 1531              	.LASF3:
 1532 004b 73686F72 		.ascii	"short unsigned int\000"
 1532      7420756E 
 1532      7369676E 
 1532      65642069 
 1532      6E7400
 1533              	.LASF20:
 1534 005e 55415254 		.ascii	"UART_1_UartStop\000"
 1534      5F315F55 
 1534      61727453 
 1534      746F7000 
 1535              	.LASF8:
 1536 006e 756E7369 		.ascii	"unsigned int\000"
 1536      676E6564 
 1536      20696E74 
 1536      00
 1537              	.LASF47:
 1538 007b 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1538      43313120 
 1538      352E342E 
 1538      31203230 
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 44


 1538      31363036 
 1539 00ae 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0plus -mthumb -"
 1539      20726576 
 1539      6973696F 
 1539      6E203233 
 1539      37373135 
 1540 00e1 67202D4F 		.ascii	"g -Os -ffunction-sections -ffat-lto-objects\000"
 1540      73202D66 
 1540      66756E63 
 1540      74696F6E 
 1540      2D736563 
 1541              	.LASF34:
 1542 010d 55415254 		.ascii	"UART_1_UartSetCtsPolarity\000"
 1542      5F315F55 
 1542      61727453 
 1542      65744374 
 1542      73506F6C 
 1543              	.LASF28:
 1544 0127 73747269 		.ascii	"string\000"
 1544      6E6700
 1545              	.LASF42:
 1546 012e 55415254 		.ascii	"UART_1_txBufferTail\000"
 1546      5F315F74 
 1546      78427566 
 1546      66657254 
 1546      61696C00 
 1547              	.LASF33:
 1548 0142 55415254 		.ascii	"UART_1_UartDisableCts\000"
 1548      5F315F55 
 1548      61727444 
 1548      69736162 
 1548      6C654374 
 1549              	.LASF12:
 1550 0158 666C6F61 		.ascii	"float\000"
 1550      7400
 1551              	.LASF39:
 1552 015e 7478496E 		.ascii	"txIntrReg\000"
 1552      74725265 
 1552      6700
 1553              	.LASF1:
 1554 0168 756E7369 		.ascii	"unsigned char\000"
 1554      676E6564 
 1554      20636861 
 1554      7200
 1555              	.LASF14:
 1556 0176 63686172 		.ascii	"char8\000"
 1556      3800
 1557              	.LASF5:
 1558 017c 6C6F6E67 		.ascii	"long unsigned int\000"
 1558      20756E73 
 1558      69676E65 
 1558      6420696E 
 1558      7400
 1559              	.LASF9:
 1560 018e 75696E74 		.ascii	"uint8\000"
 1560      3800
 1561              	.LASF46:
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 45


 1562 0194 55415254 		.ascii	"UART_1_SpiUartWriteTxData\000"
 1562      5F315F53 
 1562      70695561 
 1562      72745772 
 1562      69746554 
 1563              	.LASF48:
 1564 01ae 47656E65 		.ascii	"Generated_Source\\PSoC4\\UART_1_UART.c\000"
 1564      72617465 
 1564      645F536F 
 1564      75726365 
 1564      5C50536F 
 1565              	.LASF15:
 1566 01d3 63686172 		.ascii	"char\000"
 1566      00
 1567              	.LASF13:
 1568 01d8 646F7562 		.ascii	"double\000"
 1568      6C6500
 1569              	.LASF19:
 1570 01df 55415254 		.ascii	"UART_1_UartPostEnable\000"
 1570      5F315F55 
 1570      61727450 
 1570      6F737445 
 1570      6E61626C 
 1571              	.LASF43:
 1572 01f5 4379496E 		.ascii	"CyIntDisable\000"
 1572      74446973 
 1572      61626C65 
 1572      00
 1573              	.LASF10:
 1574 0202 75696E74 		.ascii	"uint16\000"
 1574      313600
 1575              	.LASF22:
 1576 0209 55415254 		.ascii	"UART_1_UartSetRxAddress\000"
 1576      5F315F55 
 1576      61727453 
 1576      65745278 
 1576      41646472 
 1577              	.LASF11:
 1578 0221 75696E74 		.ascii	"uint32\000"
 1578      333200
 1579              	.LASF49:
 1580 0228 433A5C55 		.ascii	"C:\\Users\\Qinh\\Documents\\PSoC Creator\\Workspace"
 1580      73657273 
 1580      5C51696E 
 1580      685C446F 
 1580      63756D65 
 1581 0256 30315C63 		.ascii	"01\\cy8c4025-34channel-touch.cydsn\000"
 1581      79386334 
 1581      3032352D 
 1581      33346368 
 1581      616E6E65 
 1582              	.LASF24:
 1583 0278 61646472 		.ascii	"address\000"
 1583      65737300 
 1584              	.LASF7:
 1585 0280 6C6F6E67 		.ascii	"long long unsigned int\000"
 1585      206C6F6E 
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 46


 1585      6720756E 
 1585      7369676E 
 1585      65642069 
 1586              	.LASF44:
 1587 0297 4379496E 		.ascii	"CyIntSetPriority\000"
 1587      74536574 
 1587      5072696F 
 1587      72697479 
 1587      00
 1588              	.LASF35:
 1589 02a8 706F6C61 		.ascii	"polarity\000"
 1589      72697479 
 1589      00
 1590              	.LASF29:
 1591 02b1 62756649 		.ascii	"bufIndex\000"
 1591      6E646578 
 1591      00
 1592              	.LASF23:
 1593 02ba 55415254 		.ascii	"UART_1_UartSetRxAddressMask\000"
 1593      5F315F55 
 1593      61727453 
 1593      65745278 
 1593      41646472 
 1594              	.LASF18:
 1595 02d6 73697A65 		.ascii	"sizetype\000"
 1595      74797065 
 1595      00
 1596              	.LASF37:
 1597 02df 62726561 		.ascii	"breakWidth\000"
 1597      6B576964 
 1597      746800
 1598              	.LASF31:
 1599 02ea 74784461 		.ascii	"txDataByte\000"
 1599      74614279 
 1599      746500
 1600              	.LASF32:
 1601 02f5 55415254 		.ascii	"UART_1_UartEnableCts\000"
 1601      5F315F55 
 1601      61727445 
 1601      6E61626C 
 1601      65437473 
 1602              	.LASF41:
 1603 030a 55415254 		.ascii	"UART_1_txBufferHead\000"
 1603      5F315F74 
 1603      78427566 
 1603      66657248 
 1603      65616400 
 1604              	.LASF2:
 1605 031e 73686F72 		.ascii	"short int\000"
 1605      7420696E 
 1605      7400
 1606              	.LASF36:
 1607 0328 55415254 		.ascii	"UART_1_UartSendBreakBlocking\000"
 1607      5F315F55 
 1607      61727453 
 1607      656E6442 
 1607      7265616B 
ARM GAS  C:\Users\Qinh\AppData\Local\Temp\ccRVD5hW.s 			page 47


 1608              	.LASF21:
 1609 0345 55415254 		.ascii	"UART_1_UartInit\000"
 1609      5F315F55 
 1609      61727449 
 1609      6E697400 
 1610              	.LASF4:
 1611 0355 6C6F6E67 		.ascii	"long int\000"
 1611      20696E74 
 1611      00
 1612              	.LASF40:
 1613 035e 55415254 		.ascii	"UART_1_IntrTxMask\000"
 1613      5F315F49 
 1613      6E747254 
 1613      784D6173 
 1613      6B00
 1614              	.LASF26:
 1615 0370 6D617463 		.ascii	"matchReg\000"
 1615      68526567 
 1615      00
 1616              	.LASF17:
 1617 0379 6C6F6E67 		.ascii	"long double\000"
 1617      20646F75 
 1617      626C6500 
 1618              	.LASF0:
 1619 0385 7369676E 		.ascii	"signed char\000"
 1619      65642063 
 1619      68617200 
 1620              	.LASF38:
 1621 0391 74784374 		.ascii	"txCtrlReg\000"
 1621      726C5265 
 1621      6700
 1622              	.LASF25:
 1623 039b 61646472 		.ascii	"addressMask\000"
 1623      6573734D 
 1623      61736B00 
 1624              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
