Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Users\Daniel\Documents\GitHub\p4p-2024-group57\Implementation_Test\QuartusProject\clockDivider\Nios_System_4A.qsys --block-symbol-file --output-directory=D:\Users\Daniel\Documents\GitHub\p4p-2024-group57\Implementation_Test\QuartusProject\clockDivider\Nios_System_4A --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clockDivider/Nios_System_4A.qsys
Progress: Reading input file
Progress: Adding BUTTON_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON_pio
Progress: Adding LED_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_pio
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding high_res_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding seg1_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module seg1_pio
Progress: Adding seg2_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module seg2_pio
Progress: Adding seg3_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module seg3_pio
Progress: Adding seg4_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module seg4_pio
Progress: Adding switch_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module switch_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4A.clocks: Refclk Freq: 50.0
Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Users\Daniel\Documents\GitHub\p4p-2024-group57\Implementation_Test\QuartusProject\clockDivider\Nios_System_4A.qsys --synthesis=VHDL --output-directory=D:\Users\Daniel\Documents\GitHub\p4p-2024-group57\Implementation_Test\QuartusProject\clockDivider\Nios_System_4A\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clockDivider/Nios_System_4A.qsys
Progress: Reading input file
Progress: Adding BUTTON_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON_pio
Progress: Adding LED_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_pio
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding high_res_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding seg1_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module seg1_pio
Progress: Adding seg2_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module seg2_pio
Progress: Adding seg3_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module seg3_pio
Progress: Adding seg4_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module seg4_pio
Progress: Adding switch_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module switch_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4A.clocks: Refclk Freq: 50.0
Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4A: Generating Nios_System_4A "Nios_System_4A" for QUARTUS_SYNTH
Info: BUTTON_pio: Starting RTL generation for module 'Nios_System_4A_BUTTON_pio'
Info: BUTTON_pio:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_BUTTON_pio --dir=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0002_BUTTON_pio_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0002_BUTTON_pio_gen//Nios_System_4A_BUTTON_pio_component_configuration.pl  --do_build_sim=0  ]
Info: BUTTON_pio: Done RTL generation for module 'Nios_System_4A_BUTTON_pio'
Info: BUTTON_pio: "Nios_System_4A" instantiated altera_avalon_pio "BUTTON_pio"
Info: LED_pio: Starting RTL generation for module 'Nios_System_4A_LED_pio'
Info: LED_pio:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_LED_pio --dir=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0003_LED_pio_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0003_LED_pio_gen//Nios_System_4A_LED_pio_component_configuration.pl  --do_build_sim=0  ]
Info: LED_pio: Done RTL generation for module 'Nios_System_4A_LED_pio'
Info: LED_pio: "Nios_System_4A" instantiated altera_avalon_pio "LED_pio"
Info: clocks: "Nios_System_4A" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: cpu: "Nios_System_4A" instantiated altera_nios2_gen2 "cpu"
Info: high_res_timer: Starting RTL generation for module 'Nios_System_4A_high_res_timer'
Info: high_res_timer:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_4A_high_res_timer --dir=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0004_high_res_timer_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0004_high_res_timer_gen//Nios_System_4A_high_res_timer_component_configuration.pl  --do_build_sim=0  ]
Info: high_res_timer: Done RTL generation for module 'Nios_System_4A_high_res_timer'
Info: high_res_timer: "Nios_System_4A" instantiated altera_avalon_timer "high_res_timer"
Info: jtag_uart: Starting RTL generation for module 'Nios_System_4A_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_4A_jtag_uart --dir=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0005_jtag_uart_gen//Nios_System_4A_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Nios_System_4A_jtag_uart'
Info: jtag_uart: "Nios_System_4A" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'Nios_System_4A_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_4A_onchip_memory --dir=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0006_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0006_onchip_memory_gen//Nios_System_4A_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'Nios_System_4A_onchip_memory'
Info: onchip_memory: "Nios_System_4A" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: seg1_pio: Starting RTL generation for module 'Nios_System_4A_seg1_pio'
Info: seg1_pio:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_seg1_pio --dir=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0007_seg1_pio_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0007_seg1_pio_gen//Nios_System_4A_seg1_pio_component_configuration.pl  --do_build_sim=0  ]
Info: seg1_pio: Done RTL generation for module 'Nios_System_4A_seg1_pio'
Info: seg1_pio: "Nios_System_4A" instantiated altera_avalon_pio "seg1_pio"
Info: switch_pio: Starting RTL generation for module 'Nios_System_4A_switch_pio'
Info: switch_pio:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_switch_pio --dir=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0008_switch_pio_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0008_switch_pio_gen//Nios_System_4A_switch_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switch_pio: Done RTL generation for module 'Nios_System_4A_switch_pio'
Info: switch_pio: "Nios_System_4A" instantiated altera_avalon_pio "switch_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_System_4A" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_System_4A" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_System_4A" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'Nios_System_4A_cpu_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_System_4A_cpu_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0013_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt9883_6563049102666353095.dir/0013_cpu_gen//Nios_System_4A_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.09 22:57:14 (*) Starting Nios II generation
Info: cpu: # 2024.06.09 22:57:14 (*)   Checking for plaintext license.
Info: cpu: # 2024.06.09 22:57:14 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.06.09 22:57:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.06.09 22:57:14 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.06.09 22:57:14 (*)   Plaintext license not found.
Info: cpu: # 2024.06.09 22:57:14 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.06.09 22:57:14 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.09 22:57:14 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.09 22:57:15 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.09 22:57:15 (*)   Creating plain-text RTL
Info: cpu: # 2024.06.09 22:57:16 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_System_4A_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Users/Daniel/Documents/GitHub/p4p-2024-group57/Implementation_Test/QuartusProject/clockDivider/Nios_System_4A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Users/Daniel/Documents/GitHub/p4p-2024-group57/Implementation_Test/QuartusProject/clockDivider/Nios_System_4A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Users/Daniel/Documents/GitHub/p4p-2024-group57/Implementation_Test/QuartusProject/clockDivider/Nios_System_4A/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios_System_4A: Done "Nios_System_4A" with 34 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
