<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__spi_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_SPI_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_SPI_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (SPI1) || defined (SPI2) || defined (SPI3) || defined(SPI4) || defined(SPI5) || defined(SPI6) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  uint32_t TransferDirection;       </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  uint32_t Mode;                    </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  uint32_t DataWidth;               </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  uint32_t ClockPolarity;           </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  uint32_t ClockPhase;              </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  uint32_t NSS;                     </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  uint32_t BaudRate;                </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  uint32_t BitOrder;                </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  uint32_t CRCCalculation;          </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  uint32_t CRCPoly;                 </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;} LL_SPI_InitTypeDef;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define LL_SPI_SR_RXNE                     SPI_SR_RXNE               </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define LL_SPI_SR_TXE                      SPI_SR_TXE                </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define LL_SPI_SR_BSY                      SPI_SR_BSY                </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define LL_SPI_SR_CRCERR                   SPI_SR_CRCERR             </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define LL_SPI_SR_MODF                     SPI_SR_MODF               </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define LL_SPI_SR_OVR                      SPI_SR_OVR                </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define LL_SPI_SR_FRE                      SPI_SR_FRE                </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define LL_SPI_CR2_RXNEIE                  SPI_CR2_RXNEIE            </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LL_SPI_CR2_TXEIE                   SPI_CR2_TXEIE             </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LL_SPI_CR2_ERRIE                   SPI_CR2_ERRIE             </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define LL_SPI_MODE_MASTER                 (SPI_CR1_MSTR | SPI_CR1_SSI)    </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define LL_SPI_MODE_SLAVE                  0x00000000U                     </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define LL_SPI_PROTOCOL_MOTOROLA           0x00000000U               </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define LL_SPI_PROTOCOL_TI                 (SPI_CR2_FRF)             </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LL_SPI_PHASE_1EDGE                 0x00000000U               </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define LL_SPI_PHASE_2EDGE                 (SPI_CR1_CPHA)            </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define LL_SPI_POLARITY_LOW                0x00000000U               </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define LL_SPI_POLARITY_HIGH               (SPI_CR1_CPOL)            </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define LL_SPI_BAUDRATEPRESCALER_DIV2      0x00000000U                                    </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_SPI_BAUDRATEPRESCALER_DIV4      (SPI_CR1_BR_0)                                 </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_SPI_BAUDRATEPRESCALER_DIV8      (SPI_CR1_BR_1)                                 </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_SPI_BAUDRATEPRESCALER_DIV16     (SPI_CR1_BR_1 | SPI_CR1_BR_0)                  </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LL_SPI_BAUDRATEPRESCALER_DIV32     (SPI_CR1_BR_2)                                 </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_SPI_BAUDRATEPRESCALER_DIV64     (SPI_CR1_BR_2 | SPI_CR1_BR_0)                  </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define LL_SPI_BAUDRATEPRESCALER_DIV128    (SPI_CR1_BR_2 | SPI_CR1_BR_1)                  </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define LL_SPI_BAUDRATEPRESCALER_DIV256    (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)   </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_SPI_LSB_FIRST                   (SPI_CR1_LSBFIRST)        </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define LL_SPI_MSB_FIRST                   0x00000000U               </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_SPI_FULL_DUPLEX                 0x00000000U                          </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define LL_SPI_SIMPLEX_RX                  (SPI_CR1_RXONLY)                     </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_SPI_HALF_DUPLEX_RX              (SPI_CR1_BIDIMODE)                   </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define LL_SPI_HALF_DUPLEX_TX              (SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE)  </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_SPI_NSS_SOFT                    (SPI_CR1_SSM)                     </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define LL_SPI_NSS_HARD_INPUT              0x00000000U                       </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_SPI_NSS_HARD_OUTPUT             (((uint32_t)SPI_CR2_SSOE &lt;&lt; 16U)) </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_4BIT              (SPI_CR2_DS_0 | SPI_CR2_DS_1)                               </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_5BIT              (SPI_CR2_DS_2)                                              </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_6BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_0)                               </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_7BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_1)                               </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_8BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0)                </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_9BIT              (SPI_CR2_DS_3)                                              </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_10BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_0)                               </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_11BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_1)                               </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_12BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_1 | SPI_CR2_DS_0)                </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_13BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2)                               </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_14BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_0)                </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_15BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1)                </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define LL_SPI_DATAWIDTH_16BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0) </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define LL_SPI_CRCCALCULATION_DISABLE      0x00000000U               </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define LL_SPI_CRCCALCULATION_ENABLE       (SPI_CR1_CRCEN)           </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define LL_SPI_CRC_8BIT                    0x00000000U               </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define LL_SPI_CRC_16BIT                   (SPI_CR1_CRCL)            </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define LL_SPI_RX_FIFO_TH_HALF             0x00000000U               </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define LL_SPI_RX_FIFO_TH_QUARTER          (SPI_CR2_FRXTH)           </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define LL_SPI_RX_FIFO_EMPTY               0x00000000U                       </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define LL_SPI_RX_FIFO_QUARTER_FULL        (SPI_SR_FRLVL_0)                  </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define LL_SPI_RX_FIFO_HALF_FULL           (SPI_SR_FRLVL_1)                  </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define LL_SPI_RX_FIFO_FULL                (SPI_SR_FRLVL_1 | SPI_SR_FRLVL_0) </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define LL_SPI_TX_FIFO_EMPTY               0x00000000U                       </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define LL_SPI_TX_FIFO_QUARTER_FULL        (SPI_SR_FTLVL_0)                  </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define LL_SPI_TX_FIFO_HALF_FULL           (SPI_SR_FTLVL_1)                  </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define LL_SPI_TX_FIFO_FULL                (SPI_SR_FTLVL_1 | SPI_SR_FTLVL_0) </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LL_SPI_DMA_PARITY_EVEN             0x00000000U   </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define LL_SPI_DMA_PARITY_ODD              0x00000001U   </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define LL_SPI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define LL_SPI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_Enable(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_Disable(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;{</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsEnabled(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>));</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;}</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetMode(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Mode)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;{</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>, Mode);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;}</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetMode(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>));</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;}</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetStandard(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Standard)</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;{</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>, Standard);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;}</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetStandard(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;{</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>));</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;}</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetClockPhase(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t ClockPhase)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>, ClockPhase);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetClockPhase(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>));</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetClockPolarity(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t ClockPolarity)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>, ClockPolarity);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;}</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetClockPolarity(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>));</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;}</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetBaudRatePrescaler(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t BaudRate)</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;{</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>, BaudRate);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;}</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetBaudRatePrescaler(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;{</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>));</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetTransferBitOrder(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t BitOrder)</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>, BitOrder);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;}</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetTransferBitOrder(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;{</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>));</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;}</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetTransferDirection(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t TransferDirection)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;{</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>, TransferDirection);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;}</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetTransferDirection(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;{</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>));</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;}</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetDataWidth(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t DataWidth)</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;{</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">SPI_CR2_DS</a>, DataWidth);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;}</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetDataWidth(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;{</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">SPI_CR2_DS</a>));</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetRxFIFOThreshold(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Threshold)</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;{</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">SPI_CR2_FRXTH</a>, Threshold);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;}</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOThreshold(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;{</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">SPI_CR2_FRXTH</a>));</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_EnableCRC(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;{</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;}</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_DisableCRC(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;{</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;}</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsEnabledCRC(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;{</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>));</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;}</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetCRCWidth(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t CRCLength)</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;{</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">SPI_CR1_CRCL</a>, CRCLength);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;}</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetCRCWidth(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;{</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">SPI_CR1_CRCL</a>));</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;}</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetCRCNext(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;{</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;}</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetCRCPolynomial(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t CRCPoly)</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;{</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">CRCPR</a>, (uint16_t)CRCPoly);</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;}</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetCRCPolynomial(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;{</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">CRCPR</a>));</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;}</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetRxCRC(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;{</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">RXCRCR</a>));</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;}</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetTxCRC(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">TXCRCR</a>));</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;}</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetNSSMode(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t NSS)</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>,  NSS);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>, ((uint32_t)(NSS &gt;&gt; 16U)));</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;}</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetNSSMode(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;{</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keyword">register</span> uint32_t Ssm  = (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>));</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keyword">register</span> uint32_t Ssoe = (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>,  <a class="code" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>) &lt;&lt; 16U);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">return</span> (Ssm | Ssoe);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;}</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_EnableNSSPulseMgt(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;{</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a>);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_DisableNSSPulseMgt(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;{</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a>);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;}</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsEnabledNSSPulse(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;{</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a>));</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;}</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;{</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>));</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;}</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;{</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>));</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;}</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_CRCERR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;{</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>));</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;}</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_MODF(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;{</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>));</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;}</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;{</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>));</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;}</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>));</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;}</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_FRE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;{</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>));</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;}</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOLevel(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;{</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">SPI_SR_FRLVL</a>));</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;}</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;{</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">SPI_SR_FTLVL</a>));</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;}</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_ClearFlag_CRCERR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;{</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;}</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_ClearFlag_MODF(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;{</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  tmpreg = SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  (void) tmpreg;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  tmpreg = <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  (void) tmpreg;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;}</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_ClearFlag_OVR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;{</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  tmpreg = SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  (void) tmpreg;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  tmpreg = SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  (void) tmpreg;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;}</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_ClearFlag_FRE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;{</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  tmpreg = SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  (void) tmpreg;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;}</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_EnableIT_ERR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;{</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>);</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;}</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_EnableIT_RXNE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;{</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>);</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;}</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_EnableIT_TXE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;{</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;}</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_DisableIT_ERR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;{</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;}</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_DisableIT_RXNE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;{</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;}</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_DisableIT_TXE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;{</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;}</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_ERR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;{</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>));</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;}</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_RXNE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;{</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>));</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;}</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_TXE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;{</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>));</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;}</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_EnableDMAReq_RX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;{</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>);</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;}</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_DisableDMAReq_RX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;{</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>);</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;}</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_RX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;{</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>));</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;}</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_EnableDMAReq_TX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;{</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;}</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_DisableDMAReq_TX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;{</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;}</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_TX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;{</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>));</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;}</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetDMAParity_RX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Parity)</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;{</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">SPI_CR2_LDMARX</a>, (Parity &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga19fb6b0a429f5c9c32744b957921fb2b">SPI_CR2_LDMARX_Pos</a>));</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;}</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_RX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;{</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">SPI_CR2_LDMARX</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga19fb6b0a429f5c9c32744b957921fb2b">SPI_CR2_LDMARX_Pos</a>);</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;}</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_SetDMAParity_TX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Parity)</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;{</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">SPI_CR2_LDMATX</a>, (Parity &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga81e7407f185f89e5c5a82a7aa8141002">SPI_CR2_LDMATX_Pos</a>));</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;}</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_TX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;{</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">SPI_CR2_LDMATX</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga81e7407f185f89e5c5a82a7aa8141002">SPI_CR2_LDMATX_Pos</a>);</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;}</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;{</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">return</span> (uint32_t) &amp; (SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;}</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;{</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">return</span> (uint8_t)(<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>));</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;}</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;__STATIC_INLINE uint16_t LL_SPI_ReceiveData16(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;{</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>));</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_TransmitData8(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint8_t TxData)</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;{</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  *((<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *)&amp;SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>) = TxData;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;}</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_SPI_TransmitData16(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint16_t TxData)</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;{</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  *((<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t *)&amp;SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>) = TxData;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;}</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_SPI_DeInit(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx);</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_SPI_Init(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="keywordtype">void</span>        LL_SPI_StructInit(LL_SPI_InitTypeDef *SPI_InitStruct);</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;{</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  uint32_t Mode;                    </div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  uint32_t Standard;                </div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  uint32_t DataFormat;              </div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  uint32_t MCLKOutput;              </div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  uint32_t AudioFreq;               </div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  uint32_t ClockPolarity;           </div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;} LL_I2S_InitTypeDef;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define LL_I2S_SR_RXNE                     LL_SPI_SR_RXNE            </span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define LL_I2S_SR_TXE                      LL_SPI_SR_TXE             </span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define LL_I2S_SR_BSY                      LL_SPI_SR_BSY             </span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define LL_I2S_SR_UDR                      SPI_SR_UDR                </span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define LL_I2S_SR_OVR                      LL_SPI_SR_OVR             </span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define LL_I2S_SR_FRE                      LL_SPI_SR_FRE             </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define LL_I2S_CR2_RXNEIE                  LL_SPI_CR2_RXNEIE         </span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define LL_I2S_CR2_TXEIE                   LL_SPI_CR2_TXEIE          </span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define LL_I2S_CR2_ERRIE                   LL_SPI_CR2_ERRIE          </span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define LL_I2S_DATAFORMAT_16B              0x00000000U                                   </span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define LL_I2S_DATAFORMAT_16B_EXTENDED     (SPI_I2SCFGR_CHLEN)                           </span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define LL_I2S_DATAFORMAT_24B              (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0)    </span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define LL_I2S_DATAFORMAT_32B              (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1)    </span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define LL_I2S_POLARITY_LOW                0x00000000U               </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define LL_I2S_POLARITY_HIGH               (SPI_I2SCFGR_CKPOL)       </span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define LL_I2S_STANDARD_PHILIPS            0x00000000U                                                         </span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define LL_I2S_STANDARD_MSB                (SPI_I2SCFGR_I2SSTD_0)                                              </span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define LL_I2S_STANDARD_LSB                (SPI_I2SCFGR_I2SSTD_1)                                              </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define LL_I2S_STANDARD_PCM_SHORT          (SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1)                       </span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define LL_I2S_STANDARD_PCM_LONG           (SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC) </span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define LL_I2S_MODE_SLAVE_TX               0x00000000U                                   </span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define LL_I2S_MODE_SLAVE_RX               (SPI_I2SCFGR_I2SCFG_0)                        </span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define LL_I2S_MODE_MASTER_TX              (SPI_I2SCFGR_I2SCFG_1)                        </span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define LL_I2S_MODE_MASTER_RX              (SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1) </span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define LL_I2S_PRESCALER_PARITY_EVEN       0x00000000U               </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define LL_I2S_PRESCALER_PARITY_ODD        (SPI_I2SPR_ODD &gt;&gt; 8U)     </span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define LL_I2S_MCLK_OUTPUT_DISABLE         0x00000000U               </span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define LL_I2S_MCLK_OUTPUT_ENABLE          (SPI_I2SPR_MCKOE)         </span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_192K              192000U       </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_96K               96000U        </span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_48K               48000U        </span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_44K               44100U        </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_32K               32000U        </span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_22K               22050U        </span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_16K               16000U        </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_11K               11025U        </span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_8K                8000U         </span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define LL_I2S_AUDIOFREQ_DEFAULT           2U            </span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define LL_I2S_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define LL_I2S_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_Enable(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;{</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>);</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;}</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_Disable(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;{</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>);</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;}</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsEnabled(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;{</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>));</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;}</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_SetDataFormat(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t DataFormat)</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;{</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>, DataFormat);</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;}</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;__STATIC_INLINE uint32_t LL_I2S_GetDataFormat(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;{</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>));</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;}</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_SetClockPolarity(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t ClockPolarity)</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;{</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, ClockPolarity);</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;}</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;__STATIC_INLINE uint32_t LL_I2S_GetClockPolarity(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;{</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>));</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;}</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_SetStandard(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Standard)</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;{</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>, Standard);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;}</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;__STATIC_INLINE uint32_t LL_I2S_GetStandard(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;{</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>));</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;}</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_SetTransferMode(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Mode)</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;{</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>, Mode);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;}</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;__STATIC_INLINE uint32_t LL_I2S_GetTransferMode(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;{</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>));</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;}</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_SetPrescalerLinear(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint8_t PrescalerLinear)</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;{</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>, PrescalerLinear);</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;}</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;__STATIC_INLINE uint32_t LL_I2S_GetPrescalerLinear(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;{</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>));</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;}</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_SetPrescalerParity(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t PrescalerParity)</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;{</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>, PrescalerParity &lt;&lt; 8U);</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;}</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;__STATIC_INLINE uint32_t LL_I2S_GetPrescalerParity(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;{</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>) &gt;&gt; 8U);</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;}</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_EnableMasterClock(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;{</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>);</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;}</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_DisableMasterClock(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;{</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>);</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;}</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsEnabledMasterClock(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;{</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>));</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;}</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#if defined(SPI_I2SCFGR_ASTRTEN)</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_EnableAsyncStart(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;{</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37">SPI_I2SCFGR_ASTRTEN</a>);</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;}</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_DisableAsyncStart(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;{</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37">SPI_I2SCFGR_ASTRTEN</a>);</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;}</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsEnabledAsyncStart(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;{</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37">SPI_I2SCFGR_ASTRTEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37">SPI_I2SCFGR_ASTRTEN</a>));</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;}</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPI_I2SCFGR_ASTRTEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_RXNE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;{</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsActiveFlag_RXNE(SPIx);</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;}</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_TXE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;{</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsActiveFlag_TXE(SPIx);</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;}</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_BSY(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;{</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsActiveFlag_BSY(SPIx);</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;}</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_OVR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;{</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsActiveFlag_OVR(SPIx);</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;}</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_UDR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;{</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>));</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;}</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_FRE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;{</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsActiveFlag_FRE(SPIx);</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;}</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_CHSIDE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;{</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>));</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;}</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_ClearFlag_OVR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;{</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  LL_SPI_ClearFlag_OVR(SPIx);</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;}</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_ClearFlag_UDR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;{</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  tmpreg = SPIx-&gt;<a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  (void)tmpreg;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;}</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_ClearFlag_FRE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;{</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  LL_SPI_ClearFlag_FRE(SPIx);</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;}</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_EnableIT_ERR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;{</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  LL_SPI_EnableIT_ERR(SPIx);</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;}</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_EnableIT_RXNE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;{</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  LL_SPI_EnableIT_RXNE(SPIx);</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;}</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_EnableIT_TXE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;{</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  LL_SPI_EnableIT_TXE(SPIx);</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;}</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_DisableIT_ERR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;{</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  LL_SPI_DisableIT_ERR(SPIx);</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;}</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_DisableIT_RXNE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;{</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  LL_SPI_DisableIT_RXNE(SPIx);</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;}</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_DisableIT_TXE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;{</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  LL_SPI_DisableIT_TXE(SPIx);</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;}</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_ERR(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;{</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsEnabledIT_ERR(SPIx);</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;}</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_RXNE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;{</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsEnabledIT_RXNE(SPIx);</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;}</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_TXE(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;{</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsEnabledIT_TXE(SPIx);</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;}</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_EnableDMAReq_RX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;{</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  LL_SPI_EnableDMAReq_RX(SPIx);</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;}</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_DisableDMAReq_RX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;{</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  LL_SPI_DisableDMAReq_RX(SPIx);</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;}</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_RX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;{</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsEnabledDMAReq_RX(SPIx);</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;}</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_EnableDMAReq_TX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;{</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;  LL_SPI_EnableDMAReq_TX(SPIx);</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;}</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_DisableDMAReq_TX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;{</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  LL_SPI_DisableDMAReq_TX(SPIx);</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;}</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_TX(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;{</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keywordflow">return</span> LL_SPI_IsEnabledDMAReq_TX(SPIx);</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;}</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;__STATIC_INLINE uint16_t LL_I2S_ReceiveData16(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;{</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  <span class="keywordflow">return</span> LL_SPI_ReceiveData16(SPIx);</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;}</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_I2S_TransmitData16(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint16_t TxData)</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;{</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  LL_SPI_TransmitData16(SPIx, TxData);</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;}</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_I2S_DeInit(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx);</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_I2S_Init(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct);</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="keywordtype">void</span>        LL_I2S_StructInit(LL_I2S_InitTypeDef *I2S_InitStruct);</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="keywordtype">void</span>        LL_I2S_ConfigPrescaler(<a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity);</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (SPI1) || defined (SPI2) || defined (SPI3) || defined(SPI4) || defined(SPI5) || defined(SPI6)  */</span><span class="preprocessor"></span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;}</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_SPI_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_gace2c7cac9431231663af42e6f5aabce6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a></div><div class="ttdeci">#define SPI_SR_FRE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13541</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a60f1f0e77c52e89cfd738999bee5c9d0"><div class="ttname"><a href="struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:942</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6e02994914afef4270508bc3219db477"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">SPI_CR2_FRXTH</a></div><div class="ttdeci">#define SPI_CR2_FRXTH</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13506</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a4a1547c0ed26f31108910c35d2876b83"><div class="ttname"><a href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:944</div></div>
<div class="ttc" id="group___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:204</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:935</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac9339b7c6466f09ad26c26b3bb81c51b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a></div><div class="ttdeci">#define SPI_CR1_CRCEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13464</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a02ef206dd5bb270e1f17fedd71284422"><div class="ttname"><a href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:940</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac5a646d978d3b98eb7c6a5d95d75c3f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a></div><div class="ttdeci">#define SPI_CR1_SPE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13443</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga23f683a1252ccaf625cae1a978989b2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a></div><div class="ttdeci">#define SPI_CR2_TXEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13496</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9ffecf774b84a8cdc11ab1f931791883"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a></div><div class="ttdeci">#define SPI_CR1_RXONLY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13455</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga60df84101c523802832c4d1a2895d665"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">SPI_SR_FRLVL</a></div><div class="ttdeci">#define SPI_SR_FRLVL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13544</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga17880f1e186033ebc6917c008a623371"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">SPI_SR_FTLVL</a></div><div class="ttdeci">#define SPI_SR_FTLVL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13549</div></div>
<div class="ttc" id="group___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:200</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf18705567de7ab52a62e5ef3ba27418b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a></div><div class="ttdeci">#define SPI_CR2_ERRIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13490</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf23c590d98279634af05550702a806da"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a></div><div class="ttdeci">#define SPI_CR2_RXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13475</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa14494f9287d3fbe9a45086b1ce2bf37"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37">SPI_I2SCFGR_ASTRTEN</a></div><div class="ttdeci">#define SPI_I2SCFGR_ASTRTEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13606</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0e236047e05106cf1ba7929766311382"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a></div><div class="ttdeci">#define SPI_CR1_SSM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13452</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5bd5d21816947fcb25ccae7d3bf8eb2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a></div><div class="ttdeci">#define SPI_SR_TXE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13520</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad72d3bea8f7b00a3aed164205560883e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">SPI_CR2_DS</a></div><div class="ttdeci">#define SPI_CR2_DS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13499</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7a822a80be3a51524b42491248f8031f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a></div><div class="ttdeci">#define SPI_I2SCFGR_I2SSTD</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13587</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf09fd11f6f97000266b30b015bf2cb68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a></div><div class="ttdeci">#define SPI_I2SCFGR_I2SCFG</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13595</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa7d4c37fbbcced7f2a0421e6ffd103ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a></div><div class="ttdeci">#define SPI_CR2_RXNEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13493</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa9d127b9a82de6ac3bbd50943f4691cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">SPI_CR2_LDMARX</a></div><div class="ttdeci">#define SPI_CR2_LDMARX</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13509</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa3498df67729ae048dc5f315ef7c16bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a></div><div class="ttdeci">#define SPI_SR_BSY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13538</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa8d902302c5eb81ce4a57029de281232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a></div><div class="ttdeci">#define SPI_SR_OVR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13535</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2e7d9d05424a68e6b02b82280541dbd2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a></div><div class="ttdeci">#define SPI_CR2_NSSP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13484</div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:179</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a6ecd5cb63b85c381bd67dc90dd4f573a"><div class="ttname"><a href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:937</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3828b6114d16fada0dea07b902377a5c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">SPI_CR1_CRCL</a></div><div class="ttdeci">#define SPI_CR1_CRCL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13458</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5b3b6ae107fc37bf18e14506298d7a55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a></div><div class="ttdeci">#define SPI_CR1_MSTR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13434</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga19fb6b0a429f5c9c32744b957921fb2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19fb6b0a429f5c9c32744b957921fb2b">SPI_CR2_LDMARX_Pos</a></div><div class="ttdeci">#define SPI_CR2_LDMARX_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13507</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga57072f13c2e54c12186ae8c5fdecb250"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a></div><div class="ttdeci">#define SPI_CR1_CRCNEXT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13461</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a38cb89a872e456e6ecd29b6c71d85600"><div class="ttname"><a href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:938</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga40e14de547aa06864abcd4b0422d8b48"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a></div><div class="ttdeci">#define SPI_SR_RXNE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13517</div></div>
<div class="ttc" id="group___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:192</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a609d2a279b1927846a991deb9d0dc0b0"><div class="ttname"><a href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:941</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a0b5a7f6383eb478bbcc22a36c5e95ae6"><div class="ttname"><a href="struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:943</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga81e7407f185f89e5c5a82a7aa8141002"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81e7407f185f89e5c5a82a7aa8141002">SPI_CR2_LDMATX_Pos</a></div><div class="ttdeci">#define SPI_CR2_LDMATX_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13510</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacc12f9d2003ab169a3f68e9d809f84ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a></div><div class="ttdeci">#define SPI_I2SCFGR_DATLEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13579</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae1fe5d3bde9983ff16a5227671642e1d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">SPI_CR2_LDMATX</a></div><div class="ttdeci">#define SPI_CR2_LDMATX</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13512</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga81bd052f0b2e819ddd6bb16c2292a2de"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a></div><div class="ttdeci">#define SPI_SR_CHSIDE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13523</div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a33f3dd6a505d06fe6c466b63be451891"><div class="ttname"><a href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:939</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga378953916b7701bd49f063c0366b703f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a></div><div class="ttdeci">#define SPI_CR1_BIDIOE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13467</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga406ce88b2580a421f5b28bdbeb303543"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a></div><div class="ttdeci">#define SPI_I2SPR_I2SDIV</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13611</div></div>
<div class="ttc" id="group___exported__macro_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:202</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3d6d4136a5ae12f9bd5940324282355a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a></div><div class="ttdeci">#define SPI_I2SPR_ODD</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13614</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3eee671793983a3bd669c9173b2ce210"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a></div><div class="ttdeci">#define SPI_CR2_TXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13478</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab929e9d5ddbb66f229c501ab18d0e6e8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a></div><div class="ttdeci">#define SPI_CR1_LSBFIRST</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13446</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga69e543fa9584fd636032a3ee735f750b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a></div><div class="ttdeci">#define SPI_SR_CRCERR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13529</div></div>
<div class="ttc" id="group___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:196</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae94612b95395eff626f5f3d7d28352dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a></div><div class="ttdeci">#define SPI_CR2_SSOE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13481</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5c5be1f1c8b4689643e04cd5034e7f5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a></div><div class="ttdeci">#define SPI_I2SCFGR_CKPOL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13584</div></div>
<div class="ttc" id="group___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:194</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga66a29efc32a31f903e89b7ddcd20857b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a></div><div class="ttdeci">#define SPI_I2SCFGR_PCMSYNC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13592</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5f154374b58c0234f82ea326cb303a1e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a></div><div class="ttdeci">#define SPI_CR1_SSI</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13449</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga13d3292e963499c0e9a36869909229e6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a></div><div class="ttdeci">#define SPI_SR_UDR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13526</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga30d76c7552c91bbd5cbac70d9c56ebb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a></div><div class="ttdeci">#define SPI_I2SCFGR_I2SE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13600</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga25669c3686c0c577d2d371ac09200ff0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a></div><div class="ttdeci">#define SPI_I2SPR_MCKOE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13617</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga09e3f41fa2150831afaac191046087f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a></div><div class="ttdeci">#define SPI_CR2_FRF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13487</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9c362b3d703698a7891f032f6b29056f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a></div><div class="ttdeci">#define SPI_I2SCFGR_CHLEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13576</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aff2f386a2566c722f7962377b495f1a2"><div class="ttname"><a href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:945</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga261af22667719a32b3ce566c1e261936"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a></div><div class="ttdeci">#define SPI_CR1_BR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13437</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga43608d3c2959fc9ca64398d61cbf484e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a></div><div class="ttdeci">#define SPI_CR1_BIDIMODE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13470</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabaa043349833dc7b8138969c64f63adf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a></div><div class="ttdeci">#define SPI_SR_MODF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13532</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae99763414b3c2f11fcfecb1f93eb6701"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a></div><div class="ttdeci">#define SPI_I2SCFGR_I2SMOD</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13603</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga97602d8ded14bbd2c1deadaf308755a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a></div><div class="ttdeci">#define SPI_CR1_CPHA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13428</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2616a10f5118cdc68fbdf0582481e124"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a></div><div class="ttdeci">#define SPI_CR1_CPOL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:13431</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__spi_8h.html">stm32f7xx_ll_spi.h</a></li>
    <li class="footer">Generated on Tue Jun 9 2020 01:17:10 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
