/*
 * Copyright 2017, Data61
 * Commonwealth Scientific and Industrial Research Organisation (CSIRO)
 * ABN 41 687 119 230.
 *
 * This software may be distributed and modified according to the terms of
 * the BSD 2-Clause license. Note that NO WARRANTY is provided.
 * See "LICENSE_BSD2.txt" for details.
 *
 * @TAG(DATA61_BSD)
 */

component Device {
    hardware;
    emits DataAvailable irq;
    dataport Buf mem;
}

component Driver {
    control;
    dataport Buf mem;
    consumes DataAvailable irq;
    attribute {
        int reg[];
        int interrupts[];
        int fsl_anatop[];
        int phandle[];
        string compatible[];
        int clocks[];
    } dtb;
}

connector Memory {
    from Dataport;
    to hardware Dataport;
}

connector Interrupt {
    from hardware Event;
    to Event;
}

assembly {
    composition {
        component Device dev;
        component Driver drv;
        connection Memory dev_mem(from drv.mem, to dev.mem);
        connection Interrupt irq(from dev.irq, to drv.irq);
    }
    configuration {
       /* direct query to set attributes */
        dev.mem_paddr = dtb({
                          "aliases": "usbphy0"
                      })["reg"][0+0];
        dev.mem_size = dtb({
                          "aliases": "usbphy0"
                      })["reg"][1];

        drv.dtb = dtb({"aliases":"usbphy0"});
        drv.irq_irq_number <- drv.dtb["interrupts"][1];
    }
}
