

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Wed Jul 19 12:48:03 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.810 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.150 us|  0.150 us|   31|   31|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 31, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 31, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read69 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 32 'read' 'p_read69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i80 %p_read69" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 33 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 8, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 34 'partselect' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 16, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 35 'partselect' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 24, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 36 'partselect' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln38_4 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 32, i32 39" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 37 'partselect' 'trunc_ln38_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln38_5 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 40, i32 47" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 38 'partselect' 'trunc_ln38_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln38_6 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 48, i32 55" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 39 'partselect' 'trunc_ln38_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i8 %trunc_ln38_6"   --->   Operation 40 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [5/5] (3.81ns)   --->   "%mul_ln1171_18 = mul i15 %sext_ln1171_36, i15 32729"   --->   Operation 41 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 56, i32 63" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 42 'partselect' 'trunc_ln38_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln38_8 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 64, i32 71" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 43 'partselect' 'trunc_ln38_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln38_9 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 72, i32 79" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 44 'partselect' 'trunc_ln38_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln717_43 = partselect i7 @_ssdm_op_PartSelect.i7.i80.i32.i32, i80 %p_read69, i32 73, i32 79"   --->   Operation 45 'partselect' 'trunc_ln717_43' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 46 [4/5] (3.81ns)   --->   "%mul_ln1171_18 = mul i15 %sext_ln1171_36, i15 32729"   --->   Operation 46 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [5/5] (3.81ns)   --->   "%mul_ln1171_19 = mul i15 %sext_ln1171_36, i15 49"   --->   Operation 47 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.81>
ST_3 : Operation 48 [3/5] (3.81ns)   --->   "%mul_ln1171_18 = mul i15 %sext_ln1171_36, i15 32729"   --->   Operation 48 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [4/5] (3.81ns)   --->   "%mul_ln1171_19 = mul i15 %sext_ln1171_36, i15 49"   --->   Operation 49 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i8 %trunc_ln38_7"   --->   Operation 50 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [5/5] (3.81ns)   --->   "%mul_ln1171_20 = mul i15 %sext_ln1171_41, i15 55"   --->   Operation 51 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.81>
ST_4 : Operation 52 [2/5] (3.81ns)   --->   "%mul_ln1171_18 = mul i15 %sext_ln1171_36, i15 32729"   --->   Operation 52 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/5] (3.81ns)   --->   "%mul_ln1171_19 = mul i15 %sext_ln1171_36, i15 49"   --->   Operation 53 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [4/5] (3.81ns)   --->   "%mul_ln1171_20 = mul i15 %sext_ln1171_41, i15 55"   --->   Operation 54 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [5/5] (3.81ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_41, i15 38"   --->   Operation 55 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.81>
ST_5 : Operation 56 [1/5] (3.81ns)   --->   "%mul_ln1171_18 = mul i15 %sext_ln1171_36, i15 32729"   --->   Operation 56 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln717_27 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_18, i32 1, i32 14"   --->   Operation 57 'partselect' 'trunc_ln717_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/5] (3.81ns)   --->   "%mul_ln1171_19 = mul i15 %sext_ln1171_36, i15 49"   --->   Operation 58 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i8 %trunc_ln38_7"   --->   Operation 59 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [3/5] (3.81ns)   --->   "%mul_ln1171_20 = mul i15 %sext_ln1171_41, i15 55"   --->   Operation 60 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [4/5] (3.81ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_41, i15 38"   --->   Operation 61 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [5/5] (3.81ns)   --->   "%mul_ln1171_22 = mul i13 %sext_ln1171_43, i13 11"   --->   Operation 62 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.81>
ST_6 : Operation 63 [1/5] (3.81ns)   --->   "%mul_ln1171_19 = mul i15 %sext_ln1171_36, i15 49"   --->   Operation 63 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln717_29 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_19, i32 1, i32 14"   --->   Operation 64 'partselect' 'trunc_ln717_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/5] (3.81ns)   --->   "%mul_ln1171_20 = mul i15 %sext_ln1171_41, i15 55"   --->   Operation 65 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [3/5] (3.81ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_41, i15 38"   --->   Operation 66 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [4/5] (3.81ns)   --->   "%mul_ln1171_22 = mul i13 %sext_ln1171_43, i13 11"   --->   Operation 67 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_87 = sext i8 %trunc_ln38_8" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 68 'sext' 'r_V_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [5/5] (3.81ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_87, i16 67"   --->   Operation 69 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.81>
ST_7 : Operation 70 [1/5] (3.81ns)   --->   "%mul_ln1171_20 = mul i15 %sext_ln1171_41, i15 55"   --->   Operation 70 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln717_33 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_20, i32 1, i32 14"   --->   Operation 71 'partselect' 'trunc_ln717_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/5] (3.81ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_41, i15 38"   --->   Operation 72 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [3/5] (3.81ns)   --->   "%mul_ln1171_22 = mul i13 %sext_ln1171_43, i13 11"   --->   Operation 73 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i8 %trunc_ln38_8"   --->   Operation 74 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [4/5] (3.81ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_87, i16 67"   --->   Operation 75 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [5/5] (3.81ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln1171_47, i14 16363"   --->   Operation 76 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.81>
ST_8 : Operation 77 [1/5] (3.81ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_41, i15 38"   --->   Operation 77 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln717_34 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_21, i32 1, i32 14"   --->   Operation 78 'partselect' 'trunc_ln717_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [2/5] (3.81ns)   --->   "%mul_ln1171_22 = mul i13 %sext_ln1171_43, i13 11"   --->   Operation 79 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i8 %trunc_ln38_8"   --->   Operation 80 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [3/5] (3.81ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_87, i16 67"   --->   Operation 81 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [4/5] (3.81ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln1171_47, i14 16363"   --->   Operation 82 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [5/5] (3.81ns)   --->   "%mul_ln1171_26 = mul i15 %sext_ln1171_46, i15 32714"   --->   Operation 83 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.81>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i14 %trunc_ln717_29"   --->   Operation 84 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i14 %trunc_ln717_34"   --->   Operation 85 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/5] (3.81ns)   --->   "%mul_ln1171_22 = mul i13 %sext_ln1171_43, i13 11"   --->   Operation 86 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln717_36 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_22, i32 1, i32 12"   --->   Operation 87 'partselect' 'trunc_ln717_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [2/5] (3.81ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_87, i16 67"   --->   Operation 88 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [3/5] (3.81ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln1171_47, i14 16363"   --->   Operation 89 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [4/5] (3.81ns)   --->   "%mul_ln1171_26 = mul i15 %sext_ln1171_46, i15 32714"   --->   Operation 90 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i8 %trunc_ln38_9"   --->   Operation 91 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [5/5] (3.81ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_50, i15 32724"   --->   Operation 92 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (1.52ns)   --->   "%add_ln712_32 = add i15 %sext_ln1171_75, i15 %sext_ln1171_79"   --->   Operation 93 'add' 'add_ln712_32' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.81>
ST_10 : Operation 94 [1/5] (3.81ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_87, i16 67"   --->   Operation 94 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln717_38 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_24, i32 1, i32 15"   --->   Operation 95 'partselect' 'trunc_ln717_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [2/5] (3.81ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln1171_47, i14 16363"   --->   Operation 96 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [3/5] (3.81ns)   --->   "%mul_ln1171_26 = mul i15 %sext_ln1171_46, i15 32714"   --->   Operation 97 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i8 %trunc_ln38_9"   --->   Operation 98 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [4/5] (3.81ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_50, i15 32724"   --->   Operation 99 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [5/5] (3.81ns)   --->   "%mul_ln1171_29 = mul i14 %sext_ln1171_49, i14 22"   --->   Operation 100 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.81>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_0 = sext i8 %trunc_ln38" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 101 'sext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [5/5] (3.81ns)   --->   "%mul_ln1171 = mul i16 %r_V_0, i16 65465"   --->   Operation 102 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln717_6 = sext i15 %trunc_ln717_38"   --->   Operation 103 'sext' 'sext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/5] (3.81ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln1171_47, i14 16363"   --->   Operation 104 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln717_39 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_25, i32 1, i32 13"   --->   Operation 105 'partselect' 'trunc_ln717_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [2/5] (3.81ns)   --->   "%mul_ln1171_26 = mul i15 %sext_ln1171_46, i15 32714"   --->   Operation 106 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [3/5] (3.81ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_50, i15 32724"   --->   Operation 107 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i7 %trunc_ln717_43"   --->   Operation 108 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [4/5] (3.81ns)   --->   "%mul_ln1171_29 = mul i14 %sext_ln1171_49, i14 22"   --->   Operation 109 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.48ns)   --->   "%add_ln712_24 = add i11 %sext_ln1171_51, i11 1408"   --->   Operation 110 'add' 'add_ln712_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %add_ln712_24"   --->   Operation 111 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (1.53ns)   --->   "%add_ln712_25 = add i16 %sext_ln712, i16 %sext_ln717_6"   --->   Operation 112 'add' 'add_ln712_25' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.81>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i8 %trunc_ln38"   --->   Operation 113 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [4/5] (3.81ns)   --->   "%mul_ln1171 = mul i16 %r_V_0, i16 65465"   --->   Operation 114 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [5/5] (3.81ns)   --->   "%mul_ln1171_6 = mul i14 %sext_ln1171, i14 21"   --->   Operation 115 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i8 %trunc_ln38_5"   --->   Operation 116 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_5, i2 0"   --->   Operation 117 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i10 %tmp_s"   --->   Operation 118 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (1.41ns)   --->   "%sub_ln1171_27 = sub i11 %sext_ln1171_29, i11 %sext_ln1171_54"   --->   Operation 119 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln717_22 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_27, i32 1, i32 10"   --->   Operation 120 'partselect' 'trunc_ln717_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_5, i3 0"   --->   Operation 121 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i11 %shl_ln1171_12"   --->   Operation 122 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_5, i1 0"   --->   Operation 123 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i9 %shl_ln1171_13"   --->   Operation 124 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (1.48ns)   --->   "%sub_ln1171_16 = sub i12 %sext_ln1171_33, i12 %sext_ln1171_32"   --->   Operation 125 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln717_26 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_16, i32 1, i32 11"   --->   Operation 126 'partselect' 'trunc_ln717_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i8 %trunc_ln38_6"   --->   Operation 127 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i8 %trunc_ln38_6"   --->   Operation 128 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_6, i4 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i12 %shl_ln1171_14"   --->   Operation 130 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_6, i2 0"   --->   Operation 131 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i10 %shl_ln1171_15"   --->   Operation 132 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (1.54ns)   --->   "%sub_ln1171_17 = sub i13 %sext_ln1171_38, i13 %sext_ln1171_37"   --->   Operation 133 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln717_28 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_17, i32 1, i32 12"   --->   Operation 134 'partselect' 'trunc_ln717_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i12 %trunc_ln717_28"   --->   Operation 135 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_6, i5 0"   --->   Operation 136 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i13 %shl_ln1171_16"   --->   Operation 137 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_18 = sub i14 0, i14 %sext_ln1171_39"   --->   Operation 138 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 139 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_19 = sub i14 %sub_ln1171_18, i14 %sext_ln1171_34"   --->   Operation 139 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln717_30 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_19, i32 1, i32 13"   --->   Operation 140 'partselect' 'trunc_ln717_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_6, i3 0"   --->   Operation 141 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i11 %shl_ln1171_17"   --->   Operation 142 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_20 = sub i12 0, i12 %sext_ln1171_40"   --->   Operation 143 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 144 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_21 = sub i12 %sub_ln1171_20, i12 %sext_ln1171_35"   --->   Operation 144 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln717_31 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_21, i32 1, i32 11"   --->   Operation 145 'partselect' 'trunc_ln717_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i8 %trunc_ln38_7"   --->   Operation 146 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_7, i5 0"   --->   Operation 147 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i13 %shl_ln1171_18"   --->   Operation 148 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (1.53ns)   --->   "%sub_ln1171_22 = sub i14 0, i14 %sext_ln1171_44"   --->   Operation 149 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (1.52ns)   --->   "%sub_ln1171_23 = sub i14 %sub_ln1171_22, i14 %sext_ln1171_42"   --->   Operation 150 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln717_32 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_23, i32 1, i32 13"   --->   Operation 151 'partselect' 'trunc_ln717_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i14 %trunc_ln717_33"   --->   Operation 152 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_7, i2 0"   --->   Operation 153 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i10 %shl_ln1171_19"   --->   Operation 154 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.52ns)   --->   "%sub_ln1171_24 = sub i14 %sub_ln1171_22, i14 %sext_ln1171_45"   --->   Operation 155 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln717_35 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_24, i32 1, i32 13"   --->   Operation 156 'partselect' 'trunc_ln717_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/5] (3.81ns)   --->   "%mul_ln1171_26 = mul i15 %sext_ln1171_46, i15 32714"   --->   Operation 157 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln717_40 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_26, i32 1, i32 14"   --->   Operation 158 'partselect' 'trunc_ln717_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [2/5] (3.81ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_50, i15 32724"   --->   Operation 159 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [3/5] (3.81ns)   --->   "%mul_ln1171_29 = mul i14 %sext_ln1171_49, i14 22"   --->   Operation 160 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.52ns)   --->   "%add_ln712_22 = add i15 %sext_ln1171_74, i15 %sext_ln1171_78"   --->   Operation 161 'add' 'add_ln712_22' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.81>
ST_13 : Operation 162 [3/5] (3.81ns)   --->   "%mul_ln1171 = mul i16 %r_V_0, i16 65465"   --->   Operation 162 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [4/5] (3.81ns)   --->   "%mul_ln1171_6 = mul i14 %sext_ln1171, i14 21"   --->   Operation 163 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i8 %trunc_ln38_1"   --->   Operation 164 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [5/5] (3.81ns)   --->   "%mul_ln1171_7 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 165 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i10 %trunc_ln717_22"   --->   Operation 166 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i11 %trunc_ln717_26" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 167 'sext' 'sext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i14 %trunc_ln717_27"   --->   Operation 168 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i13 %trunc_ln717_30"   --->   Operation 169 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i11 %trunc_ln717_31" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 170 'sext' 'sext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i13 %trunc_ln717_32"   --->   Operation 171 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i13 %trunc_ln717_35"   --->   Operation 172 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i12 %trunc_ln717_36" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 173 'sext' 'sext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i14 %trunc_ln717_40"   --->   Operation 174 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/5] (3.81ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_50, i15 32724"   --->   Operation 175 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln717_42 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_28, i32 1, i32 14"   --->   Operation 176 'partselect' 'trunc_ln717_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [2/5] (3.81ns)   --->   "%mul_ln1171_29 = mul i14 %sext_ln1171_49, i14 22"   --->   Operation 177 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_12 = add i15 %sext_ln1171_73, i15 %sext_ln1171_77"   --->   Operation 178 'add' 'add_ln712_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 179 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_13 = add i15 %add_ln712_12, i15 %sext_ln1171_71"   --->   Operation 179 'add' 'add_ln712_13' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_42 = add i15 %sext_ln1171_80, i15 %sext_ln1171_82"   --->   Operation 180 'add' 'add_ln712_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 181 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_43 = add i15 %add_ln712_42, i15 %sext_ln1171_76"   --->   Operation 181 'add' 'add_ln712_43' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_52 = add i13 %sext_ln38_6, i13 %sext_ln38_7"   --->   Operation 182 'add' 'add_ln712_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 183 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_53 = add i13 %add_ln712_52, i13 %sext_ln38_5"   --->   Operation 183 'add' 'add_ln712_53' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.81>
ST_14 : Operation 184 [2/5] (3.81ns)   --->   "%mul_ln1171 = mul i16 %r_V_0, i16 65465"   --->   Operation 184 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [3/5] (3.81ns)   --->   "%mul_ln1171_6 = mul i14 %sext_ln1171, i14 21"   --->   Operation 185 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%r_V_1 = sext i8 %trunc_ln38_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 186 'sext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [4/5] (3.81ns)   --->   "%mul_ln1171_7 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 187 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [5/5] (3.81ns)   --->   "%mul_ln1171_8 = mul i16 %r_V_1, i16 81"   --->   Operation 188 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/5] (3.81ns)   --->   "%mul_ln1171_29 = mul i14 %sext_ln1171_49, i14 22"   --->   Operation 189 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln717_44 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_29, i32 1, i32 13"   --->   Operation 190 'partselect' 'trunc_ln717_44' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.81>
ST_15 : Operation 191 [1/5] (3.81ns)   --->   "%mul_ln1171 = mul i16 %r_V_0, i16 65465"   --->   Operation 191 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171, i32 1, i32 15"   --->   Operation 192 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [2/5] (3.81ns)   --->   "%mul_ln1171_6 = mul i14 %sext_ln1171, i14 21"   --->   Operation 193 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i8 %trunc_ln38_1"   --->   Operation 194 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [3/5] (3.81ns)   --->   "%mul_ln1171_7 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 195 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [4/5] (3.81ns)   --->   "%mul_ln1171_8 = mul i16 %r_V_1, i16 81"   --->   Operation 196 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [5/5] (3.81ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_11, i14 26"   --->   Operation 197 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i13 %trunc_ln717_39"   --->   Operation 198 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i13 %trunc_ln717_44"   --->   Operation 199 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (1.53ns)   --->   "%add_ln712_34 = add i14 %sext_ln1171_83, i14 16096"   --->   Operation 200 'add' 'add_ln712_34' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i14 %add_ln712_34"   --->   Operation 201 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (1.52ns)   --->   "%add_ln712_35 = add i15 %sext_ln712_18, i15 %sext_ln1171_81"   --->   Operation 202 'add' 'add_ln712_35' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.81>
ST_16 : Operation 203 [1/5] (3.81ns)   --->   "%mul_ln1171_6 = mul i14 %sext_ln1171, i14 21"   --->   Operation 203 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_6, i32 1, i32 13"   --->   Operation 204 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [2/5] (3.81ns)   --->   "%mul_ln1171_7 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 205 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [3/5] (3.81ns)   --->   "%mul_ln1171_8 = mul i16 %r_V_1, i16 81"   --->   Operation 206 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [4/5] (3.81ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_11, i14 26"   --->   Operation 207 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [5/5] (3.81ns)   --->   "%mul_ln1171_10 = mul i15 %sext_ln1171_12, i15 53"   --->   Operation 208 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.81>
ST_17 : Operation 209 [1/5] (3.81ns)   --->   "%mul_ln1171_7 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 209 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_7, i32 1, i32 14"   --->   Operation 210 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [2/5] (3.81ns)   --->   "%mul_ln1171_8 = mul i16 %r_V_1, i16 81"   --->   Operation 211 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [3/5] (3.81ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_11, i14 26"   --->   Operation 212 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [4/5] (3.81ns)   --->   "%mul_ln1171_10 = mul i15 %sext_ln1171_12, i15 53"   --->   Operation 213 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%r_V_2 = sext i8 %trunc_ln38_2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 214 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [5/5] (3.81ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_2, i16 65467"   --->   Operation 215 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.81>
ST_18 : Operation 216 [1/5] (3.81ns)   --->   "%mul_ln1171_8 = mul i16 %r_V_1, i16 81"   --->   Operation 216 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_8, i32 1, i32 15"   --->   Operation 217 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [2/5] (3.81ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_11, i14 26"   --->   Operation 218 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [3/5] (3.81ns)   --->   "%mul_ln1171_10 = mul i15 %sext_ln1171_12, i15 53"   --->   Operation 219 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i8 %trunc_ln38_2"   --->   Operation 220 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [4/5] (3.81ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_2, i16 65467"   --->   Operation 221 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [5/5] (3.81ns)   --->   "%mul_ln1171_12 = mul i14 %sext_ln1171_14, i14 26"   --->   Operation 222 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.81>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38, i3 0"   --->   Operation 223 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i11 %shl_ln"   --->   Operation 224 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38, i1 0"   --->   Operation 225 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i9 %shl_ln1171_9"   --->   Operation 226 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i9 %shl_ln1171_9"   --->   Operation 227 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (1.48ns)   --->   "%add_ln1171 = add i12 %sext_ln1171_5, i12 %sext_ln1171_7"   --->   Operation 228 'add' 'add_ln1171' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171, i32 1, i32 11"   --->   Operation 229 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i11 %trunc_ln7"   --->   Operation 230 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i15 %trunc_ln717_s"   --->   Operation 231 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38, i4 0"   --->   Operation 232 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i12 %shl_ln1171_s"   --->   Operation 233 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171 = sub i13 0, i13 %sext_ln1171_8"   --->   Operation 234 'sub' 'sub_ln1171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 235 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_3 = sub i13 %sub_ln1171, i13 %sext_ln1171_6"   --->   Operation 235 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_3, i32 1, i32 12"   --->   Operation 236 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38, i2 0"   --->   Operation 237 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i10 %shl_ln1171_1"   --->   Operation 238 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (1.54ns)   --->   "%sub_ln1171_4 = sub i13 %sext_ln1171_8, i13 %sext_ln1171_9"   --->   Operation 239 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_4, i32 1, i32 12"   --->   Operation 240 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i12 %trunc_ln717_6" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 241 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i8 %trunc_ln38_1"   --->   Operation 242 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i14 %trunc_ln717_7"   --->   Operation 243 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i15 %trunc_ln717_8"   --->   Operation 244 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/5] (3.81ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_11, i14 26"   --->   Operation 245 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_9, i32 1, i32 13"   --->   Operation 246 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [2/5] (3.81ns)   --->   "%mul_ln1171_10 = mul i15 %sext_ln1171_12, i15 53"   --->   Operation 247 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_1, i3 0"   --->   Operation 248 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i11 %tmp_5"   --->   Operation 249 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (1.48ns)   --->   "%sub_ln1171_26 = sub i12 %sext_ln1171_10, i12 %sext_ln1171_13"   --->   Operation 250 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_26, i32 1, i32 11"   --->   Operation 251 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i11 %trunc_ln717_2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 252 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [3/5] (3.81ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_2, i16 65467"   --->   Operation 253 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_2, i5 0"   --->   Operation 254 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i13 %shl_ln1171_2"   --->   Operation 255 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (1.53ns)   --->   "%add_ln1171_1 = add i14 %sext_ln1171_15, i14 %sext_ln1171_14"   --->   Operation 256 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln717_10 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_1, i32 1, i32 13"   --->   Operation 257 'partselect' 'trunc_ln717_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [4/5] (3.81ns)   --->   "%mul_ln1171_12 = mul i14 %sext_ln1171_14, i14 26"   --->   Operation 258 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 259 [5/5] (3.81ns)   --->   "%mul_ln1171_13 = mul i14 %sext_ln1171_14, i14 27"   --->   Operation 259 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (1.52ns)   --->   "%add_ln712 = add i15 %sext_ln1171_56, i15 %sext_ln1171_59"   --->   Operation 260 'add' 'add_ln712' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (1.53ns)   --->   "%add_ln712_18 = add i16 %sext_ln717, i16 %sext_ln717_1"   --->   Operation 261 'add' 'add_ln712_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 262 [1/1] (1.54ns)   --->   "%add_ln712_48 = add i13 %sext_ln38, i13 %sext_ln38_1"   --->   Operation 262 'add' 'add_ln712_48' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.81>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i12 %trunc_ln717_4"   --->   Operation 263 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i13 %trunc_ln717_9"   --->   Operation 264 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/5] (3.81ns)   --->   "%mul_ln1171_10 = mul i15 %sext_ln1171_12, i15 53"   --->   Operation 265 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_10, i32 1, i32 14"   --->   Operation 266 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 267 [2/5] (3.81ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_2, i16 65467"   --->   Operation 267 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [3/5] (3.81ns)   --->   "%mul_ln1171_12 = mul i14 %sext_ln1171_14, i14 26"   --->   Operation 268 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [4/5] (3.81ns)   --->   "%mul_ln1171_13 = mul i14 %sext_ln1171_14, i14 27"   --->   Operation 269 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i8 %trunc_ln38_4"   --->   Operation 270 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [5/5] (3.81ns)   --->   "%mul_ln1171_14 = mul i14 %sext_ln1171_24, i14 16357"   --->   Operation 271 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_5, i4 0"   --->   Operation 272 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i12 %shl_ln1171_11"   --->   Operation 273 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_14 = sub i13 0, i13 %sext_ln1171_30"   --->   Operation 274 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i10 %tmp_s"   --->   Operation 275 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_15 = sub i13 %sub_ln1171_14, i13 %sext_ln1171_31"   --->   Operation 276 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln717_25 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_15, i32 1, i32 12"   --->   Operation 277 'partselect' 'trunc_ln717_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (1.53ns)   --->   "%add_ln712_28 = add i14 %sext_ln1171_57, i14 %sext_ln1171_60"   --->   Operation 278 'add' 'add_ln712_28' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.81>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i13 %trunc_ln717_5"   --->   Operation 279 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i14 %trunc_ln717_1"   --->   Operation 280 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 281 [1/5] (3.81ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_2, i16 65467"   --->   Operation 281 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_11, i32 1, i32 15"   --->   Operation 282 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [2/5] (3.81ns)   --->   "%mul_ln1171_12 = mul i14 %sext_ln1171_14, i14 26"   --->   Operation 283 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [3/5] (3.81ns)   --->   "%mul_ln1171_13 = mul i14 %sext_ln1171_14, i14 27"   --->   Operation 284 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_3, i4 0"   --->   Operation 285 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i12 %shl_ln1171_6"   --->   Operation 286 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (1.54ns)   --->   "%sub_ln1171_9 = sub i13 0, i13 %sext_ln1171_21"   --->   Operation 287 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln717_16 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_9, i32 1, i32 12"   --->   Operation 288 'partselect' 'trunc_ln717_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i12 %trunc_ln717_16"   --->   Operation 289 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i8 %trunc_ln38_4"   --->   Operation 290 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i8 %trunc_ln38_4"   --->   Operation 291 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 292 [4/5] (3.81ns)   --->   "%mul_ln1171_14 = mul i14 %sext_ln1171_24, i14 16357"   --->   Operation 292 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [5/5] (3.81ns)   --->   "%mul_ln1171_15 = mul i15 %sext_ln1171_23, i15 53"   --->   Operation 293 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i12 %trunc_ln717_25"   --->   Operation 294 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_9, i3 0"   --->   Operation 295 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i11 %shl_ln1171_20"   --->   Operation 296 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_9, i1 0"   --->   Operation 297 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i9 %shl_ln1171_21"   --->   Operation 298 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (1.48ns)   --->   "%sub_ln1171_25 = sub i12 %sext_ln1171_53, i12 %sext_ln1171_52"   --->   Operation 299 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln717_45 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_25, i32 1, i32 11"   --->   Operation 300 'partselect' 'trunc_ln717_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i11 %trunc_ln717_45"   --->   Operation 301 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (1.52ns)   --->   "%add_ln712_38 = add i15 %sext_ln1171_58, i15 %sext_ln1171_61"   --->   Operation 302 'add' 'add_ln712_38' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (1.54ns)   --->   "%add_ln712_39 = add i13 %sext_ln1171_67, i13 %sext_ln1171_72"   --->   Operation 303 'add' 'add_ln712_39' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (1.36ns)   --->   "%add_ln712_44 = add i10 %sext_ln1171_22, i10 768"   --->   Operation 304 'add' 'add_ln712_44' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i10 %add_ln712_44"   --->   Operation 305 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (1.48ns)   --->   "%add_ln712_45 = add i12 %zext_ln712, i12 %sext_ln1171_84"   --->   Operation 306 'add' 'add_ln712_45' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.81>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln717_2 = sext i15 %trunc_ln717_3"   --->   Operation 307 'sext' 'sext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 308 [1/5] (3.81ns)   --->   "%mul_ln1171_12 = mul i14 %sext_ln1171_14, i14 26"   --->   Operation 308 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_11 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_12, i32 1, i32 13"   --->   Operation 309 'partselect' 'trunc_ln717_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 310 [2/5] (3.81ns)   --->   "%mul_ln1171_13 = mul i14 %sext_ln1171_14, i14 27"   --->   Operation 310 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [3/5] (3.81ns)   --->   "%mul_ln1171_14 = mul i14 %sext_ln1171_24, i14 16357"   --->   Operation 311 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [4/5] (3.81ns)   --->   "%mul_ln1171_15 = mul i15 %sext_ln1171_23, i15 53"   --->   Operation 312 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_4, i4 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i12 %shl_ln1171_8"   --->   Operation 314 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_12 = sub i13 0, i13 %sext_ln1171_26"   --->   Operation 315 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_4, i1 0"   --->   Operation 316 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i9 %shl_ln1171_10"   --->   Operation 317 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_13 = sub i13 %sub_ln1171_12, i13 %sext_ln1171_27"   --->   Operation 318 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln717_21 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_13, i32 1, i32 12"   --->   Operation 319 'partselect' 'trunc_ln717_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i8 %trunc_ln38_5"   --->   Operation 320 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 321 [5/5] (3.81ns)   --->   "%mul_ln1171_16 = mul i15 %sext_ln1171_28, i15 41"   --->   Operation 321 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i13 %add_ln712_39"   --->   Operation 322 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 323 [1/1] (1.53ns)   --->   "%add_ln712_40 = add i16 %sext_ln712_21, i16 %sext_ln717_2"   --->   Operation 323 'add' 'add_ln712_40' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i15 %add_ln712_43"   --->   Operation 324 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i12 %add_ln712_45"   --->   Operation 325 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (1.53ns)   --->   "%add_ln712_46 = add i16 %sext_ln712_23, i16 %sext_ln712_22"   --->   Operation 326 'add' 'add_ln712_46' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.81>
ST_23 : Operation 327 [1/5] (3.81ns)   --->   "%mul_ln1171_13 = mul i14 %sext_ln1171_14, i14 27"   --->   Operation 327 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln717_12 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_13, i32 1, i32 13"   --->   Operation 328 'partselect' 'trunc_ln717_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_3, i2 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i10 %shl_ln1171_4"   --->   Operation 330 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (1.41ns)   --->   "%sub_ln1171_10 = sub i11 0, i11 %sext_ln1171_18"   --->   Operation 331 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln717_17 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_10, i32 1, i32 10"   --->   Operation 332 'partselect' 'trunc_ln717_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i10 %trunc_ln717_17" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 333 'sext' 'sext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 334 [2/5] (3.81ns)   --->   "%mul_ln1171_14 = mul i14 %sext_ln1171_24, i14 16357"   --->   Operation 334 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [3/5] (3.81ns)   --->   "%mul_ln1171_15 = mul i15 %sext_ln1171_23, i15 53"   --->   Operation 335 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i12 %trunc_ln717_21" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 336 'sext' 'sext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 337 [4/5] (3.81ns)   --->   "%mul_ln1171_16 = mul i15 %sext_ln1171_28, i15 41"   --->   Operation 337 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [5/5] (3.81ns)   --->   "%mul_ln1171_17 = mul i15 %sext_ln1171_28, i15 44"   --->   Operation 338 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i15 %add_ln712_38"   --->   Operation 339 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_41 = add i16 %add_ln712_40, i16 %sext_ln712_20"   --->   Operation 340 'add' 'add_ln712_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 341 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_47 = add i16 %add_ln712_46, i16 %add_ln712_41"   --->   Operation 341 'add' 'add_ln712_47' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 342 [1/1] (1.54ns)   --->   "%add_ln712_49 = add i13 %sext_ln38_3, i13 %sext_ln38_4"   --->   Operation 342 'add' 'add_ln712_49' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.81>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i13 %trunc_ln717_12" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 343 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i8 %trunc_ln38_3"   --->   Operation 344 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_3, i5 0"   --->   Operation 345 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i13 %shl_ln1171_3"   --->   Operation 346 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i10 %shl_ln1171_4"   --->   Operation 347 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (1.53ns)   --->   "%sub_ln1171_5 = sub i14 %sext_ln1171_19, i14 %sext_ln1171_17"   --->   Operation 348 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln717_13 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_5, i32 1, i32 13"   --->   Operation 349 'partselect' 'trunc_ln717_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_3, i3 0"   --->   Operation 350 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i11 %shl_ln1171_5"   --->   Operation 351 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i14 %sext_ln1171_17, i14 %sext_ln1171_20"   --->   Operation 352 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln717_14 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_6, i32 1, i32 13"   --->   Operation 353 'partselect' 'trunc_ln717_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i13 %trunc_ln717_14"   --->   Operation 354 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_7 = sub i14 0, i14 %sext_ln1171_17"   --->   Operation 355 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 356 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_8 = sub i14 %sub_ln1171_7, i14 %sext_ln1171_16"   --->   Operation 356 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln717_15 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_8, i32 1, i32 13"   --->   Operation 357 'partselect' 'trunc_ln717_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 358 [1/5] (3.81ns)   --->   "%mul_ln1171_14 = mul i14 %sext_ln1171_24, i14 16357"   --->   Operation 358 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln717_18 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_14, i32 1, i32 13"   --->   Operation 359 'partselect' 'trunc_ln717_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_4, i5 0"   --->   Operation 360 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i13 %shl_ln1171_7"   --->   Operation 361 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 362 [1/1] (1.53ns)   --->   "%sub_ln1171_11 = sub i14 0, i14 %sext_ln1171_25"   --->   Operation 362 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln717_19 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_11, i32 1, i32 13"   --->   Operation 363 'partselect' 'trunc_ln717_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i13 %trunc_ln717_19"   --->   Operation 364 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 365 [2/5] (3.81ns)   --->   "%mul_ln1171_15 = mul i15 %sext_ln1171_23, i15 53"   --->   Operation 365 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [3/5] (3.81ns)   --->   "%mul_ln1171_16 = mul i15 %sext_ln1171_28, i15 41"   --->   Operation 366 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 367 [4/5] (3.81ns)   --->   "%mul_ln1171_17 = mul i15 %sext_ln1171_28, i15 44"   --->   Operation 367 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 368 [5/5] (3.81ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_87, i16 65466"   --->   Operation 368 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 369 [1/1] (1.53ns)   --->   "%add_ln712_19 = add i14 %sext_ln1171_65, i14 %sext_ln1171_69"   --->   Operation 369 'add' 'add_ln712_19' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i13 %add_ln712_48"   --->   Operation 370 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i13 %add_ln712_49"   --->   Operation 371 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (1.53ns)   --->   "%add_ln712_50 = add i14 %sext_ln712_25, i14 %sext_ln38_2"   --->   Operation 372 'add' 'add_ln712_50' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i14 %add_ln712_50"   --->   Operation 373 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (1.52ns)   --->   "%add_ln712_51 = add i15 %sext_ln712_26, i15 %sext_ln712_24"   --->   Operation 374 'add' 'add_ln712_51' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.81>
ST_25 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i13 %trunc_ln717_10"   --->   Operation 375 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i13 %trunc_ln717_13"   --->   Operation 376 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i13 %trunc_ln717_18"   --->   Operation 377 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 378 [1/5] (3.81ns)   --->   "%mul_ln1171_15 = mul i15 %sext_ln1171_23, i15 53"   --->   Operation 378 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln717_20 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_15, i32 1, i32 14"   --->   Operation 379 'partselect' 'trunc_ln717_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 380 [2/5] (3.81ns)   --->   "%mul_ln1171_16 = mul i15 %sext_ln1171_28, i15 41"   --->   Operation 380 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 381 [3/5] (3.81ns)   --->   "%mul_ln1171_17 = mul i15 %sext_ln1171_28, i15 44"   --->   Operation 381 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 382 [4/5] (3.81ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_87, i16 65466"   --->   Operation 382 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 383 [5/5] (3.81ns)   --->   "%mul_ln1171_27 = mul i15 %sext_ln1171_46, i15 47"   --->   Operation 383 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 384 [1/1] (1.53ns)   --->   "%add_ln712_9 = add i14 %sext_ln1171_64, i14 %sext_ln1171_68"   --->   Operation 384 'add' 'add_ln712_9' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i14 %add_ln712_9"   --->   Operation 385 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (1.53ns)   --->   "%add_ln712_10 = add i16 %sext_ln712_9, i16 %sext_ln717_2"   --->   Operation 386 'add' 'add_ln712_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i14 %add_ln712_19"   --->   Operation 387 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 388 [1/1] (1.52ns)   --->   "%add_ln712_20 = add i15 %sext_ln712_12, i15 %sext_ln1171_62"   --->   Operation 388 'add' 'add_ln712_20' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.81>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i13 %trunc_ln717_11"   --->   Operation 389 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i13 %trunc_ln717_15"   --->   Operation 390 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i14 %trunc_ln717_20"   --->   Operation 391 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 392 [1/5] (3.81ns)   --->   "%mul_ln1171_16 = mul i15 %sext_ln1171_28, i15 41"   --->   Operation 392 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln717_23 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_16, i32 1, i32 14"   --->   Operation 393 'partselect' 'trunc_ln717_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 394 [2/5] (3.81ns)   --->   "%mul_ln1171_17 = mul i15 %sext_ln1171_28, i15 44"   --->   Operation 394 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 395 [3/5] (3.81ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_87, i16 65466"   --->   Operation 395 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 396 [4/5] (3.81ns)   --->   "%mul_ln1171_27 = mul i15 %sext_ln1171_46, i15 47"   --->   Operation 396 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_29 = add i15 %sext_ln1171_66, i15 %sext_ln1171_70"   --->   Operation 397 'add' 'add_ln712_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 398 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_30 = add i15 %add_ln712_29, i15 %sext_ln1171_63"   --->   Operation 398 'add' 'add_ln712_30' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 3.81>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i14 %trunc_ln717_23"   --->   Operation 399 'sext' 'sext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 400 [1/5] (3.81ns)   --->   "%mul_ln1171_17 = mul i15 %sext_ln1171_28, i15 44"   --->   Operation 400 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln717_24 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_17, i32 1, i32 14"   --->   Operation 401 'partselect' 'trunc_ln717_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 402 [2/5] (3.81ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_87, i16 65466"   --->   Operation 402 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 403 [3/5] (3.81ns)   --->   "%mul_ln1171_27 = mul i15 %sext_ln1171_46, i15 47"   --->   Operation 403 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i15 %add_ln712_22"   --->   Operation 404 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_23 = add i16 %sext_ln712_14, i16 %sext_ln717_3"   --->   Operation 405 'add' 'add_ln712_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 406 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_26 = add i16 %add_ln712_25, i16 %add_ln712_23"   --->   Operation 406 'add' 'add_ln712_26' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 3.81>
ST_28 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln717_4 = sext i14 %trunc_ln717_24"   --->   Operation 407 'sext' 'sext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 408 [1/5] (3.81ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_87, i16 65466"   --->   Operation 408 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln717_37 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_23, i32 1, i32 15"   --->   Operation 409 'partselect' 'trunc_ln717_37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 410 [2/5] (3.81ns)   --->   "%mul_ln1171_27 = mul i15 %sext_ln1171_46, i15 47"   --->   Operation 410 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln717_7 = sext i14 %trunc_ln717_42"   --->   Operation 411 'sext' 'sext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 412 [1/1] (1.52ns)   --->   "%add_ln712_14 = add i15 %sext_ln717_7, i15 2048"   --->   Operation 412 'add' 'add_ln712_14' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i15 %add_ln712_20"   --->   Operation 413 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_21 = add i16 %sext_ln712_13, i16 %add_ln712_18"   --->   Operation 414 'add' 'add_ln712_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 415 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_27 = add i16 %add_ln712_26, i16 %add_ln712_21"   --->   Operation 415 'add' 'add_ln712_27' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i15 %add_ln712_32"   --->   Operation 416 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_33 = add i16 %sext_ln712_17, i16 %sext_ln717_4"   --->   Operation 417 'add' 'add_ln712_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i15 %add_ln712_35"   --->   Operation 418 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_36 = add i16 %sext_ln712_19, i16 %add_ln712_33"   --->   Operation 419 'add' 'add_ln712_36' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 3.81>
ST_29 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln717_5 = sext i15 %trunc_ln717_37"   --->   Operation 420 'sext' 'sext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 421 [1/5] (3.81ns)   --->   "%mul_ln1171_27 = mul i15 %sext_ln1171_46, i15 47"   --->   Operation 421 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln717_41 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_27, i32 1, i32 14"   --->   Operation 422 'partselect' 'trunc_ln717_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i8 %trunc_ln38_9"   --->   Operation 423 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_9, i4 0"   --->   Operation 424 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i12 %tmp_1"   --->   Operation 425 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 426 [1/1] (1.54ns)   --->   "%sub_ln1171_28 = sub i13 %sext_ln1171_48, i13 %sext_ln1171_55"   --->   Operation 426 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln717_46 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_28, i32 1, i32 12"   --->   Operation 427 'partselect' 'trunc_ln717_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i12 %trunc_ln717_46"   --->   Operation 428 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i15 %add_ln712_13"   --->   Operation 429 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i15 %add_ln712_14"   --->   Operation 430 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_15 = add i16 %sext_ln712_11, i16 %sext_ln717_5"   --->   Operation 431 'add' 'add_ln712_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 432 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_16 = add i16 %add_ln712_15, i16 %sext_ln712_10"   --->   Operation 432 'add' 'add_ln712_16' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i14 %add_ln712_28"   --->   Operation 433 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i15 %add_ln712_30"   --->   Operation 434 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_31 = add i16 %sext_ln712_16, i16 %sext_ln712_15"   --->   Operation 435 'add' 'add_ln712_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 436 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_37 = add i16 %add_ln712_36, i16 %add_ln712_31"   --->   Operation 436 'add' 'add_ln712_37' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 437 [1/1] (1.54ns)   --->   "%add_ln712_54 = add i13 %sext_ln712_7, i13 96"   --->   Operation 437 'add' 'add_ln712_54' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.18>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i14 %trunc_ln717_41" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 438 'sext' 'sext_ln38_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i15 %add_ln712"   --->   Operation 439 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_11 = add i16 %add_ln712_10, i16 %sext_ln712_8"   --->   Operation 440 'add' 'add_ln712_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 441 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_17 = add i16 %add_ln712_16, i16 %add_ln712_11"   --->   Operation 441 'add' 'add_ln712_17' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i13 %add_ln712_53"   --->   Operation 442 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i13 %add_ln712_54"   --->   Operation 443 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_55 = add i15 %sext_ln712_29, i15 %sext_ln38_8"   --->   Operation 444 'add' 'add_ln712_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 445 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_56 = add i15 %add_ln712_55, i15 %sext_ln712_28"   --->   Operation 445 'add' 'add_ln712_56' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.53>
ST_31 : Operation 446 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 446 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 447 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i15 %add_ln712_51"   --->   Operation 448 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i15 %add_ln712_56"   --->   Operation 449 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 450 [1/1] (1.53ns)   --->   "%add_ln712_57 = add i16 %sext_ln712_30, i16 %sext_ln712_27"   --->   Operation 450 'add' 'add_ln712_57' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 451 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %add_ln712_17" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 451 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 452 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %add_ln712_27" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 452 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %add_ln712_37" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 453 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 454 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %add_ln712_47" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 454 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 455 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %add_ln712_57" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 455 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 456 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.81ns
The critical path consists of the following:
	wire read operation ('p_read69', firmware/nnet_utils/nnet_dense_latency.h:38) on port 'p_read' (firmware/nnet_utils/nnet_dense_latency.h:38) [4]  (0 ns)
	'mul' operation ('mul_ln1171_18') [154]  (3.81 ns)

 <State 2>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [154]  (3.81 ns)

 <State 3>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [154]  (3.81 ns)

 <State 4>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [154]  (3.81 ns)

 <State 5>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [154]  (3.81 ns)

 <State 6>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_19') [164]  (3.81 ns)

 <State 7>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_20') [189]  (3.81 ns)

 <State 8>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_21') [192]  (3.81 ns)

 <State 9>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_22') [200]  (3.81 ns)

 <State 10>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_24') [210]  (3.81 ns)

 <State 11>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [16]  (3.81 ns)

 <State 12>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [16]  (3.81 ns)

 <State 13>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [16]  (3.81 ns)

 <State 14>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [16]  (3.81 ns)

 <State 15>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [16]  (3.81 ns)

 <State 16>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_6') [25]  (3.81 ns)

 <State 17>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_7') [38]  (3.81 ns)

 <State 18>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_8') [41]  (3.81 ns)

 <State 19>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_9') [44]  (3.81 ns)

 <State 20>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_10') [47]  (3.81 ns)

 <State 21>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_11') [58]  (3.81 ns)

 <State 22>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_12') [66]  (3.81 ns)

 <State 23>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_13') [69]  (3.81 ns)

 <State 24>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_14') [103]  (3.81 ns)

 <State 25>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_15') [111]  (3.81 ns)

 <State 26>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_16') [130]  (3.81 ns)

 <State 27>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_17') [133]  (3.81 ns)

 <State 28>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_23') [207]  (3.81 ns)

 <State 29>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_27') [219]  (3.81 ns)

 <State 30>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_11') [251]  (0 ns)
	'add' operation ('add_ln712_17') [259]  (3.19 ns)

 <State 31>: 1.54ns
The critical path consists of the following:
	'add' operation ('add_ln712_57') [320]  (1.54 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
