enum BUS_QUERY_ID_TYPE;
enum CPU_VENDORS;
enum DEVICE_TEXT_TYPE;
enum DMA_COMPLETION_STATUS;
struct LIST_ENTRY32;
struct LIST_ENTRY64;
struct POHANDLE__;
enum POWER_ACTION;
struct _ACCESS_STATE;
struct _ACPI_CACHED_TABLE;
struct _ADAPTER_OBJECT;
union _AER_BRIDGE_DESCRIPTOR_FLAGS;
union _AER_ENDPOINT_DESCRIPTOR_FLAGS;
union _AER_ROOTPORT_DESCRIPTOR_FLAGS;
struct _CM_FULL_RESOURCE_DESCRIPTOR;
struct _CM_PARTIAL_RESOURCE_DESCRIPTOR;
struct _CM_PARTIAL_RESOURCE_LIST;
struct _CM_RESOURCE_LIST;
struct _COMPRESSED_DATA_INFO;
struct _CONTEXT;
struct _CONTROLLER_OBJECT;
struct _CUSTOM_SYSTEM_EVENT_TRIGGER_CONFIG;
struct _DESCRIPTION_HEADER;
struct _DESCRIPTOR;
struct _DEVICE_CAPABILITIES;
struct _DEVICE_OBJECT;
struct _DEVICE_OBJECT_POWER_EXTENSION;
enum _DEVICE_POWER_STATE;
enum _DEVICE_RELATION_TYPE;
enum _DEVICE_USAGE_NOTIFICATION_TYPE;
enum _DEVICE_WAKE_DEPTH;
struct _DEVOBJ_EXTENSION;
struct _DEVPROPKEY;
enum _DIRECTORY_NOTIFY_INFORMATION_CLASS;
struct _DISPATCHER_HEADER;
struct _DMA_ADAPTER;
struct _DMA_ADAPTER_INFO;
struct _DMA_ADAPTER_INFO_V1;
struct _DMA_COMMON_BUFFER_ENTRY;
struct _DMA_COMMON_BUFFER_VECTOR;
struct _DMA_FUNCTION_TABLE;
enum _DMA_INTERRUPT_TYPE;
struct _DMA_OPERATIONS;
struct _DMA_REQUEST_LINE_BINDING_DESCRIPTION;
struct _DMA_SCATTER_GATHER_LIST;
struct _DMA_TRANSFER_CONTEXT;
struct _DMA_TRANSFER_CONTEXT_V1;
struct _DMA_TRANSFER_INFO;
struct _DMA_TRANSFER_INFO_V1;
struct _DMA_TRANSFER_INFO_V2;
enum _DMA_WIDTH;
struct _DRIVER_EXTENSION;
struct _DRIVER_OBJECT;
struct _ECP_LIST;
struct _EJOB;
struct _EPROCESS;
struct _ERESOURCE;
struct _ETHREAD;
struct _EVENT_DATA_DESCRIPTOR;
struct _EVENT_DESCRIPTOR;
enum _EVENT_TYPE;
enum _EXCEPTION_DISPOSITION;
struct _EXCEPTION_RECORD;
struct _EXCEPTION_REGISTRATION_RECORD;
struct _EXT_DELETE_PARAMETERS;
struct _EXT_IOMMU_DEVICE_ID;
struct _EXT_IOMMU_DEVICE_ID_ACPI;
struct _EXT_IOMMU_DEVICE_ID_GIC;
struct _EXT_IOMMU_DEVICE_ID_PCI;
struct _EXT_IOMMU_DEVICE_ID_TEST;
enum _EXT_IOMMU_DEVICE_TYPE;
enum _EXT_IOMMU_TRANSLATION_TYPE;
struct _EXT_SET_PARAMETERS_V0;
enum _EX_POOL_PRIORITY;
struct _EX_PUSH_LOCK;
struct _FACS;
struct _FADT;
struct _FAST_IO_DISPATCH;
struct _FAST_MUTEX;
struct _FILE_BASIC_INFORMATION;
struct _FILE_GET_QUOTA_INFORMATION;
enum _FILE_INFORMATION_CLASS;
struct _FILE_NETWORK_OPEN_INFORMATION;
struct _FILE_OBJECT;
struct _FILE_STANDARD_INFORMATION;
struct _FLOATING_SAVE_AREA;
enum _FSINFOCLASS;
struct _GENERAL_LOOKASIDE;
struct _GENERAL_LOOKASIDE_POOL;
struct _GEN_ADDR;
struct _GIC_DISTRIBUTOR;
struct _GIC_ITS;
struct _GIC_MSIFRAME_ENTRY;
struct _GIC_REDISTRIBUTOR;
struct _GROUP_AFFINITY;
struct _GUID;
struct _HALP_ALLOC_CONTEXT;
enum _HALP_DMA_ADAPTER_ALLOCATION_STATE;
struct _HALP_DMA_ADAPTER_OBJECT;
struct _HALP_DMA_CHANNEL;
struct _HALP_DMA_CONTROLLER;
struct _HALP_DMA_DOMAIN_OBJECT;
enum _HALP_DMA_MAP_BUFFER_TYPE;
struct _HALP_DMA_MASTER_ADAPTER_OBJECT;
struct _HALP_DMA_TRANSLATION_BUFFER;
struct _HALP_DMA_TRANSLATION_BUFFER_POSITION;
struct _HALP_DMA_TRANSLATION_ENTRY;
struct _HALP_EMERGENCY_LA_QUEUE_ENTRY;
enum _HALP_EMERGENCY_LA_QUEUE_TYPE;
enum _HAL_DMA_CRASH_DUMP_REGISTER_TYPE;
struct _HAL_HV_DMA_DOMAIN_INFO;
struct _HAL_HV_SVM_DEVICE_CAPABILITIES;
struct _HAL_HV_SVM_SYSTEM_CAPABILITIES;
enum _HAL_INIT_PHASE;
struct _HAL_INTEL_ENLIGHTENMENT_INFORMATION;
struct _HARDWARE_PTE;
struct _INITIAL_PRIVILEGE_SET;
struct _INTERFACE;
enum _INTERFACE_TYPE;
struct _INTERRUPT_FUNCTION_TABLE;
struct _INTERRUPT_LINE;
struct _INTERRUPT_LINE_STATE;
enum _INTERRUPT_PROBLEM;
enum _INTERRUPT_RESULT;
struct _INTERRUPT_TARGET;
enum _INTERRUPT_TARGET_TYPE;
struct _IOAPIC;
struct _IOSAPIC;
enum _IO_ALLOCATION_ACTION;
struct _IO_APIC_DATA;
struct _IO_APIC_REGISTERS;
struct _IO_COMPLETION_CONTEXT;
struct _IO_DRIVER_CREATE_CONTEXT;
struct _IO_NMISOURCE;
struct _IO_RESOURCE_DESCRIPTOR;
struct _IO_RESOURCE_LIST;
struct _IO_RESOURCE_REQUIREMENTS_LIST;
struct _IO_SECURITY_CONTEXT;
struct _IO_STACK_LOCATION;
struct _IO_STATUS_BLOCK;
struct _IO_TIMER;
struct _IRP;
enum _IRQ_PRIORITY;
struct _ISA_VECTOR;
struct _KAFFINITY_EX;
struct _KAPC;
struct _KDEVICE_QUEUE;
struct _KDEVICE_QUEUE_ENTRY;
struct _KDPC;
struct _KEVENT;
struct _KGDTENTRY;
struct _KIDTENTRY;
enum _KINTERRUPT_MODE;
enum _KINTERRUPT_POLARITY;
struct _KNODE;
enum _KNOWN_CONTROLLER_TYPE;
struct _KPCR;
struct _KPRCB;
struct _KPROCESS;
struct _KPROCESSOR_STATE;
struct _KSPECIAL_REGISTERS;
struct _KSPIN_LOCK_QUEUE;
enum _KSPIN_LOCK_QUEUE_NUMBER;
struct _KTB_FLUSH_VA;
struct _KTHREAD;
struct _KTSS;
struct _KiIoAccessMap;
union _LARGE_INTEGER;
struct _LIST_ENTRY;
struct _LOCAL_NMISOURCE;
struct _LOCAL_X2APIC_NMISOURCE;
struct _LOOKASIDE_LIST_EX;
struct _LUID;
struct _LUID_AND_ATTRIBUTES;
struct _MAILSLOT_CREATE_PARAMETERS;
struct _MAPIC;
union _MCG_CAP;
union _MCG_STATUS;
union _MCI_STATUS;
struct _MCI_STATUS_AMD_BITS;
struct _MCI_STATUS_BITS_COMMON;
struct _MCI_STATUS_INTEL_BITS;
struct _MCUPDATE_INFO;
struct _MDL;
enum _MEMORY_CACHING_TYPE;
enum _MEMORY_CACHING_TYPE_ORIG;
enum _MODE;
struct _NAMED_PIPE_CREATE_PARAMETERS;
struct _NPAGED_LOOKASIDE_LIST;
struct _NT_TIB;
struct _OWNER_ENTRY;
struct _PAGED_LOOKASIDE_LIST;
struct _PLATFORM_INTERRUPT;
enum _POOL_TYPE;
struct _POWER_SEQUENCE;
union _POWER_STATE;
enum _POWER_STATE_TYPE;
struct _PRIVILEGE_SET;
struct _PROCLOCALAPIC;
struct _PROCLOCALGIC;
struct _PROCLOCALSAPIC;
struct _PROCLOCALX2APIC;
struct _REGISTERED_INTERRUPT_CONTROLLER;
enum _REG_NOTIFY_CLASS;
struct _RSDP;
struct _RSDT_32;
struct _RTL_AVL_TREE;
struct _RTL_BALANCED_NODE;
struct _RTL_BITMAP;
struct _RTL_DYNAMIC_HASH_TABLE;
struct _RTL_DYNAMIC_HASH_TABLE_CONTEXT;
struct _RTL_DYNAMIC_HASH_TABLE_ENTRY;
struct _RTL_DYNAMIC_HASH_TABLE_ENUMERATOR;
struct _RTL_QUERY_REGISTRY_TABLE;
struct _RTL_RB_TREE;
struct _RTL_SPLAY_LINKS;
struct _SCATTER_GATHER_ELEMENT;
struct _SCATTER_GATHER_LIST;
struct _SCSI_REQUEST_BLOCK;
struct _SECONDARY_IC_LIST_ENTRY;
struct _SECONDARY_INTERRUPT_LINE_STATE;
struct _SECONDARY_INTERRUPT_PROVIDER_INTERFACE;
struct _SECTION_OBJECT_POINTERS;
enum _SECURITY_IMPERSONATION_LEVEL;
struct _SECURITY_QUALITY_OF_SERVICE;
struct _SECURITY_SUBJECT_CONTEXT;
struct _SINGLE_LIST_ENTRY;
union _SLIST_HEADER;
struct _STRING;
enum _SYSTEM_POWER_STATE;
struct _SYSTEM_POWER_STATE_CONTEXT;
struct _TXN_PARAMETER_BLOCK;
union _ULARGE_INTEGER;
struct _UNICODE_STRING;
enum _USER_ACTIVITY_PRESENCE;
struct _VPB;
struct _WAIT_CONTEXT_BLOCK;
struct _WHEA_AER_BRIDGE_DESCRIPTOR;
struct _WHEA_AER_ENDPOINT_DESCRIPTOR;
struct _WHEA_AER_ROOTPORT_DESCRIPTOR;
struct _WHEA_AMD_EXTENDED_REGISTERS;
enum _WHEA_CPU_VENDOR;
struct _WHEA_DEVICE_DRIVER_DESCRIPTOR;
enum _WHEA_ERROR_PACKET_DATA_FORMAT;
union _WHEA_ERROR_PACKET_FLAGS;
struct _WHEA_ERROR_PACKET_V2;
struct _WHEA_ERROR_RECORD;
struct _WHEA_ERROR_RECORD_HEADER;
union _WHEA_ERROR_RECORD_HEADER_FLAGS;
union _WHEA_ERROR_RECORD_HEADER_VALIDBITS;
struct _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR;
union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_FLAGS;
union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_VALIDBITS;
enum _WHEA_ERROR_SEVERITY;
struct _WHEA_ERROR_SOURCE_CONFIGURATION_DD;
struct _WHEA_ERROR_SOURCE_DESCRIPTOR;
enum _WHEA_ERROR_SOURCE_STATE;
enum _WHEA_ERROR_SOURCE_TYPE;
enum _WHEA_ERROR_TYPE;
struct _WHEA_EVENT_LOG_ENTRY;
union _WHEA_EVENT_LOG_ENTRY_FLAGS;
struct _WHEA_EVENT_LOG_ENTRY_HEADER;
enum _WHEA_EVENT_LOG_ENTRY_ID;
enum _WHEA_EVENT_LOG_ENTRY_TYPE;
struct _WHEA_GENERIC_ERROR_DESCRIPTOR;
struct _WHEA_GENERIC_ERROR_DESCRIPTOR_V2;
struct _WHEA_IPF_CMC_DESCRIPTOR;
struct _WHEA_IPF_CPE_DESCRIPTOR;
struct _WHEA_IPF_MCA_DESCRIPTOR;
struct _WHEA_NOTIFICATION_DESCRIPTOR;
union _WHEA_NOTIFICATION_FLAGS;
struct _WHEA_PCI_SLOT_NUMBER;
union _WHEA_PERSISTENCE_INFO;
struct _WHEA_PROCESSOR_GENERIC_ERROR_SECTION;
union _WHEA_PROCESSOR_GENERIC_ERROR_SECTION_VALIDBITS;
struct _WHEA_RECOVERY_CONTEXT;
enum _WHEA_RECOVERY_CONTEXT_ERROR_TYPE;
union _WHEA_REVISION;
union _WHEA_TIMESTAMP;
struct _WHEA_XPF_CMC_DESCRIPTOR;
struct _WHEA_XPF_MCA_SECTION;
struct _WHEA_XPF_MCE_DESCRIPTOR;
struct _WHEA_XPF_MC_BANK_DESCRIPTOR;
struct _WHEA_XPF_NMI_DESCRIPTOR;
struct _WHEA_XPF_PROCESSOR_ERROR_SECTION;
union _WHEA_XPF_PROCESSOR_ERROR_SECTION_VALIDBITS;
struct _WORK_QUEUE_ITEM;
union _XPF_MCE_FLAGS;
union _XPF_MC_BANK_FLAGS;
struct _XSDT;

enum BUS_QUERY_ID_TYPE
{
  BusQueryDeviceID = 0,
  BusQueryHardwareIDs = 1,
  BusQueryCompatibleIDs = 2,
  BusQueryInstanceID = 3,
  BusQueryDeviceSerialNumber = 4,
  BusQueryContainerID = 5,
};

enum CPU_VENDORS
{
  CPU_NONE = 0,
  CPU_INTEL = 1,
  CPU_AMD = 2,
  CPU_CYRIX = 3,
  CPU_TRANSMETA = 4,
  CPU_VIA = 5,
  CPU_CENTAUR = 5,
  CPU_RISE = 6,
  CPU_UNKNOWN = 7,
};

enum DEVICE_TEXT_TYPE
{
  DeviceTextDescription = 0,
  DeviceTextLocationInformation = 1,
};

enum DMA_COMPLETION_STATUS
{
  DmaComplete = 0,
  DmaAborted = 1,
  DmaError = 2,
  DmaCancelled = 3,
};

struct LIST_ENTRY32
{
  /* 0x0000 */ unsigned long Flink;
  /* 0x0004 */ unsigned long Blink;
}; /* size: 0x0008 */

struct LIST_ENTRY64
{
  /* 0x0000 */ unsigned __int64 Flink;
  /* 0x0008 */ unsigned __int64 Blink;
}; /* size: 0x0010 */

struct POHANDLE__
{
  /* 0x0000 */ int unused;
}; /* size: 0x0004 */

enum POWER_ACTION
{
  PowerActionNone = 0,
  PowerActionReserved = 1,
  PowerActionSleep = 2,
  PowerActionHibernate = 3,
  PowerActionShutdown = 4,
  PowerActionShutdownReset = 5,
  PowerActionShutdownOff = 6,
  PowerActionWarmEject = 7,
  PowerActionDisplayOff = 8,
};

typedef struct _ACCESS_STATE
{
  /* 0x0000 */ struct _LUID OperationID;
  /* 0x0008 */ unsigned char SecurityEvaluated;
  /* 0x0009 */ unsigned char GenerateAudit;
  /* 0x000a */ unsigned char GenerateOnClose;
  /* 0x000b */ unsigned char PrivilegesAllocated;
  /* 0x000c */ unsigned long Flags;
  /* 0x0010 */ unsigned long RemainingDesiredAccess;
  /* 0x0014 */ unsigned long PreviouslyGrantedAccess;
  /* 0x0018 */ unsigned long OriginalDesiredAccess;
  /* 0x001c */ struct _SECURITY_SUBJECT_CONTEXT SubjectSecurityContext;
  /* 0x002c */ void* SecurityDescriptor;
  /* 0x0030 */ void* AuxData;
  union
  {
    union
    {
      /* 0x0034 */ struct _INITIAL_PRIVILEGE_SET InitialPrivilegeSet;
      /* 0x0034 */ struct _PRIVILEGE_SET PrivilegeSet;
    }; /* size: 0x002c */
  } /* size: 0x002c */ Privileges;
  /* 0x0060 */ unsigned char AuditPrivileges;
  /* 0x0064 */ struct _UNICODE_STRING ObjectName;
  /* 0x006c */ struct _UNICODE_STRING ObjectTypeName;
} ACCESS_STATE, *PACCESS_STATE; /* size: 0x0074 */

typedef struct _ACPI_CACHED_TABLE
{
  /* 0x0000 */ struct _LIST_ENTRY Links;
  /* 0x0008 */ union _LARGE_INTEGER PhysicalAddress;
  /* 0x0010 */ struct _DESCRIPTION_HEADER Header;
  /* 0x0034 */ long __PADDING__[1];
} ACPI_CACHED_TABLE, *PACPI_CACHED_TABLE; /* size: 0x0038 */

typedef struct _ADAPTER_OBJECT
{
  /* 0x0000 */ struct _HALP_DMA_ADAPTER_OBJECT AdapterObject;
  /* 0x0058 */ struct _HALP_DMA_MASTER_ADAPTER_OBJECT* MasterAdapter;
  /* 0x005c */ struct _LIST_ENTRY WaitQueueEntry;
  union
  {
    /* 0x0064 */ struct _KDEVICE_QUEUE ChannelWaitQueue;
    struct
    {
      /* 0x0064 */ unsigned long ResourceWaitLock;
      /* 0x0068 */ struct _LIST_ENTRY ResourceWaitQueue;
      /* 0x0070 */ struct _LIST_ENTRY ChannelResourceWaitQueue;
    }; /* size: 0x0014 */
  }; /* size: 0x0014 */
  /* 0x0078 */ unsigned char ResourceQueueBusy;
  /* 0x007c */ unsigned long MapRegistersPerChannel;
  /* 0x0080 */ void* MapRegisterBase;
  /* 0x0084 */ unsigned long NumberOfMapRegisters;
  /* 0x0088 */ unsigned long MaxTransferLength;
  /* 0x008c */ void* CrashDumpRegisterBase[2];
  /* 0x0094 */ unsigned long NumberOfCrashDumpRegisters[2];
  /* 0x009c */ unsigned long CrashDumpRegisterRefCount[2];
  /* 0x00a4 */ struct _LIST_ENTRY AdapterCrashDumpList;
  /* 0x00ac */ struct _MDL* MapRegisterMdl;
  /* 0x00b0 */ unsigned long MapRegisterMdlLock;
  /* 0x00b4 */ void* AllocationHandle;
  /* 0x00b8 */ void* VirtualAddress;
  /* 0x00bc */ unsigned char IsAllocationMdlBased;
  /* 0x00bd */ unsigned char NoLocalPool;
  /* 0x00c0 */ struct _WAIT_CONTEXT_BLOCK* CurrentWcb;
  /* 0x00c4 */ struct _DMA_TRANSFER_CONTEXT* CurrentTransferContext;
  /* 0x00c8 */ struct _HALP_DMA_CONTROLLER* DmaController;
  /* 0x00cc */ unsigned long Controller;
  /* 0x00d0 */ unsigned long ChannelNumber;
  /* 0x00d4 */ unsigned long RequestLine;
  /* 0x00d8 */ unsigned long RequestedChannelCount;
  /* 0x00dc */ unsigned long AllocatedChannelCount;
  /* 0x00e0 */ unsigned long AllocatedChannels[8];
  /* 0x0100 */ void* ChannelAdapter;
  /* 0x0104 */ unsigned char NeedsMapRegisters;
  /* 0x0105 */ unsigned char MasterDevice;
  /* 0x0106 */ unsigned char ScatterGather;
  /* 0x0107 */ unsigned char AutoInitialize;
  /* 0x0108 */ unsigned char IgnoreCount;
  /* 0x0109 */ unsigned char CacheCoherent;
  union
  {
    struct
    {
      /* 0x010c */ unsigned char Dma32BitAddresses;
      /* 0x010d */ unsigned char Dma64BitAddresses;
    }; /* size: 0x0002 */
    /* 0x010c */ unsigned long DmaAddressWidth;
  }; /* size: 0x0004 */
  /* 0x0110 */ enum _DMA_WIDTH DmaPortWidth;
  /* 0x0118 */ union _LARGE_INTEGER DeviceAddress;
  /* 0x0120 */ struct _LIST_ENTRY AdapterList;
  /* 0x0128 */ struct _WORK_QUEUE_ITEM WorkItem;
  /* 0x0138 */ struct _HALP_DMA_DOMAIN_OBJECT* DomainPointer;
  /* 0x013c */ enum _EXT_IOMMU_TRANSLATION_TYPE TranslationType;
  /* 0x0140 */ unsigned char AdapterInUse;
  /* 0x0144 */ struct _DEVICE_OBJECT* DeviceObject;
  /* 0x0148 */ struct _EXT_IOMMU_DEVICE_ID* DeviceId;
  /* 0x014c */ void* IommuDevice;
  /* 0x0150 */ struct _MDL* ScatterGatherMdl;
  /* 0x0158 */ unsigned __int64 LowMemoryLogicalAddressBase;
  /* 0x0160 */ unsigned long LowMemoryLogicalAddressQueueLock;
  /* 0x0164 */ struct _LIST_ENTRY LowMemoryLogicalAddressQueue;
  /* 0x016c */ unsigned char LowMemoryLogicalAddressQueueInUse;
  /* 0x0170 */ struct _HALP_EMERGENCY_LA_QUEUE_ENTRY LowMemoryLogicalAddressQueueEntry;
  /* 0x017c */ enum _HALP_DMA_ADAPTER_ALLOCATION_STATE AllocationState;
  /* 0x0180 */ unsigned long ScatterGatherBufferLength;
  /* 0x0188 */ struct _SCATTER_GATHER_LIST ScatterGatherBuffer;
} ADAPTER_OBJECT, *PADAPTER_OBJECT; /* size: 0x0190 */

typedef union _AER_BRIDGE_DESCRIPTOR_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned short UncorrectableErrorMaskRW : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned short UncorrectableErrorSeverityRW : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned short CorrectableErrorMaskRW : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned short AdvancedCapsAndControlRW : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned short SecondaryUncorrectableErrorMaskRW : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned short SecondaryUncorrectableErrorSevRW : 1; /* bit position: 5 */
      /* 0x0000 */ unsigned short SecondaryCapsAndControlRW : 1; /* bit position: 6 */
      /* 0x0000 */ unsigned short Reserved : 9; /* bit position: 7 */
    }; /* bitfield */
    /* 0x0000 */ unsigned short AsUSHORT;
  }; /* size: 0x0002 */
} AER_BRIDGE_DESCRIPTOR_FLAGS, *PAER_BRIDGE_DESCRIPTOR_FLAGS; /* size: 0x0002 */

typedef union _AER_ENDPOINT_DESCRIPTOR_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned short UncorrectableErrorMaskRW : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned short UncorrectableErrorSeverityRW : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned short CorrectableErrorMaskRW : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned short AdvancedCapsAndControlRW : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned short Reserved : 12; /* bit position: 4 */
    }; /* bitfield */
    /* 0x0000 */ unsigned short AsUSHORT;
  }; /* size: 0x0002 */
} AER_ENDPOINT_DESCRIPTOR_FLAGS, *PAER_ENDPOINT_DESCRIPTOR_FLAGS; /* size: 0x0002 */

typedef union _AER_ROOTPORT_DESCRIPTOR_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned short UncorrectableErrorMaskRW : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned short UncorrectableErrorSeverityRW : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned short CorrectableErrorMaskRW : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned short AdvancedCapsAndControlRW : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned short RootErrorCommandRW : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned short Reserved : 11; /* bit position: 5 */
    }; /* bitfield */
    /* 0x0000 */ unsigned short AsUSHORT;
  }; /* size: 0x0002 */
} AER_ROOTPORT_DESCRIPTOR_FLAGS, *PAER_ROOTPORT_DESCRIPTOR_FLAGS; /* size: 0x0002 */

typedef struct _CM_FULL_RESOURCE_DESCRIPTOR
{
  /* 0x0000 */ enum _INTERFACE_TYPE InterfaceType;
  /* 0x0004 */ unsigned long BusNumber;
  /* 0x0008 */ struct _CM_PARTIAL_RESOURCE_LIST PartialResourceList;
} CM_FULL_RESOURCE_DESCRIPTOR, *PCM_FULL_RESOURCE_DESCRIPTOR; /* size: 0x0020 */

typedef struct _CM_PARTIAL_RESOURCE_DESCRIPTOR
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char ShareDisposition;
  /* 0x0002 */ unsigned short Flags;
  union
  {
    union
    {
      struct
      {
        /* 0x0004 */ union _LARGE_INTEGER Start;
        /* 0x000c */ unsigned long Length;
      } /* size: 0x000c */ Generic;
      struct
      {
        /* 0x0004 */ union _LARGE_INTEGER Start;
        /* 0x000c */ unsigned long Length;
      } /* size: 0x000c */ Port;
      struct
      {
        /* 0x0004 */ unsigned short Level;
        /* 0x0006 */ unsigned short Group;
        /* 0x0008 */ unsigned long Vector;
        /* 0x000c */ unsigned long Affinity;
      } /* size: 0x000c */ Interrupt;
      struct
      {
        union
        {
          struct
          {
            /* 0x0004 */ unsigned short Group;
            /* 0x0006 */ unsigned short MessageCount;
            /* 0x0008 */ unsigned long Vector;
            /* 0x000c */ unsigned long Affinity;
          } /* size: 0x000c */ Raw;
          struct
          {
            /* 0x0004 */ unsigned short Level;
            /* 0x0006 */ unsigned short Group;
            /* 0x0008 */ unsigned long Vector;
            /* 0x000c */ unsigned long Affinity;
          } /* size: 0x000c */ Translated;
        }; /* size: 0x000c */
      } /* size: 0x000c */ MessageInterrupt;
      struct
      {
        /* 0x0004 */ union _LARGE_INTEGER Start;
        /* 0x000c */ unsigned long Length;
      } /* size: 0x000c */ Memory;
      struct
      {
        /* 0x0004 */ unsigned long Channel;
        /* 0x0008 */ unsigned long Port;
        /* 0x000c */ unsigned long Reserved1;
      } /* size: 0x000c */ Dma;
      struct
      {
        /* 0x0004 */ unsigned long Channel;
        /* 0x0008 */ unsigned long RequestLine;
        /* 0x000c */ unsigned char TransferWidth;
        /* 0x000d */ unsigned char Reserved1;
        /* 0x000e */ unsigned char Reserved2;
        /* 0x000f */ unsigned char Reserved3;
      } /* size: 0x000c */ DmaV3;
      struct
      {
        /* 0x0004 */ unsigned long Data[3];
      } /* size: 0x000c */ DevicePrivate;
      struct
      {
        /* 0x0004 */ unsigned long Start;
        /* 0x0008 */ unsigned long Length;
        /* 0x000c */ unsigned long Reserved;
      } /* size: 0x000c */ BusNumber;
      struct
      {
        /* 0x0004 */ unsigned long DataSize;
        /* 0x0008 */ unsigned long Reserved1;
        /* 0x000c */ unsigned long Reserved2;
      } /* size: 0x000c */ DeviceSpecificData;
      struct
      {
        /* 0x0004 */ union _LARGE_INTEGER Start;
        /* 0x000c */ unsigned long Length40;
      } /* size: 0x000c */ Memory40;
      struct
      {
        /* 0x0004 */ union _LARGE_INTEGER Start;
        /* 0x000c */ unsigned long Length48;
      } /* size: 0x000c */ Memory48;
      struct
      {
        /* 0x0004 */ union _LARGE_INTEGER Start;
        /* 0x000c */ unsigned long Length64;
      } /* size: 0x000c */ Memory64;
      struct
      {
        /* 0x0004 */ unsigned char Class;
        /* 0x0005 */ unsigned char Type;
        /* 0x0006 */ unsigned char Reserved1;
        /* 0x0007 */ unsigned char Reserved2;
        /* 0x0008 */ unsigned long IdLowPart;
        /* 0x000c */ unsigned long IdHighPart;
      } /* size: 0x000c */ Connection;
    }; /* size: 0x000c */
  } /* size: 0x000c */ u;
} CM_PARTIAL_RESOURCE_DESCRIPTOR, *PCM_PARTIAL_RESOURCE_DESCRIPTOR; /* size: 0x0010 */

typedef struct _CM_PARTIAL_RESOURCE_LIST
{
  /* 0x0000 */ unsigned short Version;
  /* 0x0002 */ unsigned short Revision;
  /* 0x0004 */ unsigned long Count;
  /* 0x0008 */ struct _CM_PARTIAL_RESOURCE_DESCRIPTOR PartialDescriptors[1];
} CM_PARTIAL_RESOURCE_LIST, *PCM_PARTIAL_RESOURCE_LIST; /* size: 0x0018 */

typedef struct _CM_RESOURCE_LIST
{
  /* 0x0000 */ unsigned long Count;
  /* 0x0004 */ struct _CM_FULL_RESOURCE_DESCRIPTOR List[1];
} CM_RESOURCE_LIST, *PCM_RESOURCE_LIST; /* size: 0x0024 */

struct _COMPRESSED_DATA_INFO;

typedef struct _CONTEXT
{
  /* 0x0000 */ unsigned long ContextFlags;
  /* 0x0004 */ unsigned long Dr0;
  /* 0x0008 */ unsigned long Dr1;
  /* 0x000c */ unsigned long Dr2;
  /* 0x0010 */ unsigned long Dr3;
  /* 0x0014 */ unsigned long Dr6;
  /* 0x0018 */ unsigned long Dr7;
  /* 0x001c */ struct _FLOATING_SAVE_AREA FloatSave;
  /* 0x008c */ unsigned long SegGs;
  /* 0x0090 */ unsigned long SegFs;
  /* 0x0094 */ unsigned long SegEs;
  /* 0x0098 */ unsigned long SegDs;
  /* 0x009c */ unsigned long Edi;
  /* 0x00a0 */ unsigned long Esi;
  /* 0x00a4 */ unsigned long Ebx;
  /* 0x00a8 */ unsigned long Edx;
  /* 0x00ac */ unsigned long Ecx;
  /* 0x00b0 */ unsigned long Eax;
  /* 0x00b4 */ unsigned long Ebp;
  /* 0x00b8 */ unsigned long Eip;
  /* 0x00bc */ unsigned long SegCs;
  /* 0x00c0 */ unsigned long EFlags;
  /* 0x00c4 */ unsigned long Esp;
  /* 0x00c8 */ unsigned long SegSs;
  /* 0x00cc */ unsigned char ExtendedRegisters[512];
} CONTEXT, *PCONTEXT; /* size: 0x02cc */

typedef struct _CONTROLLER_OBJECT
{
  /* 0x0000 */ short Type;
  /* 0x0002 */ short Size;
  /* 0x0004 */ void* ControllerExtension;
  /* 0x0008 */ struct _KDEVICE_QUEUE DeviceWaitQueue;
  /* 0x001c */ unsigned long Spare1;
  /* 0x0020 */ union _LARGE_INTEGER Spare2;
} CONTROLLER_OBJECT, *PCONTROLLER_OBJECT; /* size: 0x0028 */

typedef struct _CUSTOM_SYSTEM_EVENT_TRIGGER_CONFIG
{
  /* 0x0000 */ unsigned long Size;
  /* 0x0004 */ const wchar_t* TriggerId;
} CUSTOM_SYSTEM_EVENT_TRIGGER_CONFIG, *PCUSTOM_SYSTEM_EVENT_TRIGGER_CONFIG; /* size: 0x0008 */

typedef struct _DESCRIPTION_HEADER
{
  /* 0x0000 */ unsigned long Signature;
  /* 0x0004 */ unsigned long Length;
  /* 0x0008 */ unsigned char Revision;
  /* 0x0009 */ unsigned char Checksum;
  /* 0x000a */ char OEMID[6];
  /* 0x0010 */ char OEMTableID[8];
  /* 0x0018 */ unsigned long OEMRevision;
  /* 0x001c */ char CreatorID[4];
  /* 0x0020 */ unsigned long CreatorRev;
} DESCRIPTION_HEADER, *PDESCRIPTION_HEADER; /* size: 0x0024 */

typedef struct _DESCRIPTOR
{
  /* 0x0000 */ unsigned short Pad;
  /* 0x0002 */ unsigned short Limit;
  /* 0x0004 */ unsigned long Base;
} DESCRIPTOR, *PDESCRIPTOR; /* size: 0x0008 */

typedef struct _DEVICE_CAPABILITIES
{
  /* 0x0000 */ unsigned short Size;
  /* 0x0002 */ unsigned short Version;
  struct /* bitfield */
  {
    /* 0x0004 */ unsigned long DeviceD1 : 1; /* bit position: 0 */
    /* 0x0004 */ unsigned long DeviceD2 : 1; /* bit position: 1 */
    /* 0x0004 */ unsigned long LockSupported : 1; /* bit position: 2 */
    /* 0x0004 */ unsigned long EjectSupported : 1; /* bit position: 3 */
    /* 0x0004 */ unsigned long Removable : 1; /* bit position: 4 */
    /* 0x0004 */ unsigned long DockDevice : 1; /* bit position: 5 */
    /* 0x0004 */ unsigned long UniqueID : 1; /* bit position: 6 */
    /* 0x0004 */ unsigned long SilentInstall : 1; /* bit position: 7 */
    /* 0x0004 */ unsigned long RawDeviceOK : 1; /* bit position: 8 */
    /* 0x0004 */ unsigned long SurpriseRemovalOK : 1; /* bit position: 9 */
    /* 0x0004 */ unsigned long WakeFromD0 : 1; /* bit position: 10 */
    /* 0x0004 */ unsigned long WakeFromD1 : 1; /* bit position: 11 */
    /* 0x0004 */ unsigned long WakeFromD2 : 1; /* bit position: 12 */
    /* 0x0004 */ unsigned long WakeFromD3 : 1; /* bit position: 13 */
    /* 0x0004 */ unsigned long HardwareDisabled : 1; /* bit position: 14 */
    /* 0x0004 */ unsigned long NonDynamic : 1; /* bit position: 15 */
    /* 0x0004 */ unsigned long WarmEjectSupported : 1; /* bit position: 16 */
    /* 0x0004 */ unsigned long NoDisplayInUI : 1; /* bit position: 17 */
    /* 0x0004 */ unsigned long Reserved1 : 1; /* bit position: 18 */
    /* 0x0004 */ unsigned long WakeFromInterrupt : 1; /* bit position: 19 */
    /* 0x0004 */ unsigned long SecureDevice : 1; /* bit position: 20 */
    /* 0x0004 */ unsigned long ChildOfVgaEnabledBridge : 1; /* bit position: 21 */
    /* 0x0004 */ unsigned long DecodeIoOnBoot : 1; /* bit position: 22 */
    /* 0x0004 */ unsigned long Reserved : 9; /* bit position: 23 */
  }; /* bitfield */
  /* 0x0008 */ unsigned long Address;
  /* 0x000c */ unsigned long UINumber;
  /* 0x0010 */ enum _DEVICE_POWER_STATE DeviceState[7];
  /* 0x002c */ enum _SYSTEM_POWER_STATE SystemWake;
  /* 0x0030 */ enum _DEVICE_POWER_STATE DeviceWake;
  /* 0x0034 */ unsigned long D1Latency;
  /* 0x0038 */ unsigned long D2Latency;
  /* 0x003c */ unsigned long D3Latency;
} DEVICE_CAPABILITIES, *PDEVICE_CAPABILITIES; /* size: 0x0040 */

typedef struct _DEVICE_OBJECT
{
  /* 0x0000 */ short Type;
  /* 0x0002 */ unsigned short Size;
  /* 0x0004 */ long ReferenceCount;
  /* 0x0008 */ struct _DRIVER_OBJECT* DriverObject;
  /* 0x000c */ struct _DEVICE_OBJECT* NextDevice;
  /* 0x0010 */ struct _DEVICE_OBJECT* AttachedDevice;
  /* 0x0014 */ struct _IRP* CurrentIrp;
  /* 0x0018 */ struct _IO_TIMER* Timer;
  /* 0x001c */ unsigned long Flags;
  /* 0x0020 */ unsigned long Characteristics;
  /* 0x0024 */ struct _VPB* Vpb;
  /* 0x0028 */ void* DeviceExtension;
  /* 0x002c */ unsigned long DeviceType;
  /* 0x0030 */ char StackSize;
  union
  {
    union
    {
      /* 0x0034 */ struct _LIST_ENTRY ListEntry;
      /* 0x0034 */ struct _WAIT_CONTEXT_BLOCK Wcb;
    }; /* size: 0x0028 */
  } /* size: 0x0028 */ Queue;
  /* 0x005c */ unsigned long AlignmentRequirement;
  /* 0x0060 */ struct _KDEVICE_QUEUE DeviceQueue;
  /* 0x0074 */ struct _KDPC Dpc;
  /* 0x0094 */ unsigned long ActiveThreadCount;
  /* 0x0098 */ void* SecurityDescriptor;
  /* 0x009c */ struct _KEVENT DeviceLock;
  /* 0x00ac */ unsigned short SectorSize;
  /* 0x00ae */ unsigned short Spare1;
  /* 0x00b0 */ struct _DEVOBJ_EXTENSION* DeviceObjectExtension;
  /* 0x00b4 */ void* Reserved;
} DEVICE_OBJECT, *PDEVICE_OBJECT; /* size: 0x00b8 */

struct _DEVICE_OBJECT_POWER_EXTENSION;

typedef enum _DEVICE_POWER_STATE
{
  PowerDeviceUnspecified = 0,
  PowerDeviceD0 = 1,
  PowerDeviceD1 = 2,
  PowerDeviceD2 = 3,
  PowerDeviceD3 = 4,
  PowerDeviceMaximum = 5,
} DEVICE_POWER_STATE, *PDEVICE_POWER_STATE;

typedef enum _DEVICE_RELATION_TYPE
{
  BusRelations = 0,
  EjectionRelations = 1,
  PowerRelations = 2,
  RemovalRelations = 3,
  TargetDeviceRelation = 4,
  SingleBusRelations = 5,
  TransportRelations = 6,
} DEVICE_RELATION_TYPE, *PDEVICE_RELATION_TYPE;

typedef enum _DEVICE_USAGE_NOTIFICATION_TYPE
{
  DeviceUsageTypeUndefined = 0,
  DeviceUsageTypePaging = 1,
  DeviceUsageTypeHibernation = 2,
  DeviceUsageTypeDumpFile = 3,
  DeviceUsageTypeBoot = 4,
  DeviceUsageTypePostDisplay = 5,
  DeviceUsageTypeGuestAssigned = 6,
} DEVICE_USAGE_NOTIFICATION_TYPE, *PDEVICE_USAGE_NOTIFICATION_TYPE;

typedef enum _DEVICE_WAKE_DEPTH
{
  DeviceWakeDepthNotWakeable = 0,
  DeviceWakeDepthD0 = 1,
  DeviceWakeDepthD1 = 2,
  DeviceWakeDepthD2 = 3,
  DeviceWakeDepthD3hot = 4,
  DeviceWakeDepthD3cold = 5,
  DeviceWakeDepthMaximum = 6,
} DEVICE_WAKE_DEPTH, *PDEVICE_WAKE_DEPTH;

typedef struct _DEVOBJ_EXTENSION
{
  /* 0x0000 */ short Type;
  /* 0x0002 */ unsigned short Size;
  /* 0x0004 */ struct _DEVICE_OBJECT* DeviceObject;
  /* 0x0008 */ unsigned long PowerFlags;
  /* 0x000c */ struct _DEVICE_OBJECT_POWER_EXTENSION* Dope;
  /* 0x0010 */ unsigned long ExtensionFlags;
  /* 0x0014 */ void* DeviceNode;
  /* 0x0018 */ struct _DEVICE_OBJECT* AttachedTo;
  /* 0x001c */ long StartIoCount;
  /* 0x0020 */ long StartIoKey;
  /* 0x0024 */ unsigned long StartIoFlags;
  /* 0x0028 */ struct _VPB* Vpb;
  /* 0x002c */ void* DependencyNode;
  /* 0x0030 */ void* InterruptContext;
  /* 0x0034 */ long InterruptCount;
  /* 0x0038 */ void* VerifierContext;
} DEVOBJ_EXTENSION, *PDEVOBJ_EXTENSION; /* size: 0x003c */

typedef struct _DEVPROPKEY
{
  /* 0x0000 */ struct _GUID fmtid;
  /* 0x0010 */ unsigned long pid;
} DEVPROPKEY, *PDEVPROPKEY; /* size: 0x0014 */

typedef enum _DIRECTORY_NOTIFY_INFORMATION_CLASS
{
  DirectoryNotifyInformation = 1,
  DirectoryNotifyExtendedInformation = 2,
} DIRECTORY_NOTIFY_INFORMATION_CLASS, *PDIRECTORY_NOTIFY_INFORMATION_CLASS;

typedef struct _DISPATCHER_HEADER
{
  union
  {
    /* 0x0000 */ volatile long Lock;
    /* 0x0000 */ long LockNV;
    struct
    {
      /* 0x0000 */ unsigned char Type;
      /* 0x0001 */ unsigned char Signalling;
      /* 0x0002 */ unsigned char Size;
      /* 0x0003 */ unsigned char Reserved1;
    }; /* size: 0x0004 */
    struct
    {
      /* 0x0000 */ unsigned char TimerType;
      union
      {
        /* 0x0001 */ unsigned char TimerControlFlags;
        struct
        {
          struct /* bitfield */
          {
            /* 0x0001 */ unsigned char Absolute : 1; /* bit position: 0 */
            /* 0x0001 */ unsigned char Wake : 1; /* bit position: 1 */
            /* 0x0001 */ unsigned char EncodedTolerableDelay : 6; /* bit position: 2 */
          }; /* bitfield */
          /* 0x0002 */ unsigned char Hand;
          union
          {
            /* 0x0003 */ unsigned char TimerMiscFlags;
            struct /* bitfield */
            {
              /* 0x0003 */ unsigned char Index : 1; /* bit position: 0 */
              /* 0x0003 */ unsigned char Processor : 5; /* bit position: 1 */
              /* 0x0003 */ unsigned char Inserted : 1; /* bit position: 6 */
              /* 0x0003 */ volatile unsigned char Expired : 1; /* bit position: 7 */
            }; /* bitfield */
          }; /* size: 0x0001 */
        }; /* size: 0x0003 */
      }; /* size: 0x0003 */
    }; /* size: 0x0004 */
    struct
    {
      /* 0x0000 */ unsigned char Timer2Type;
      union
      {
        /* 0x0001 */ unsigned char Timer2Flags;
        struct
        {
          struct /* bitfield */
          {
            /* 0x0001 */ unsigned char Timer2Inserted : 1; /* bit position: 0 */
            /* 0x0001 */ unsigned char Timer2Expiring : 1; /* bit position: 1 */
            /* 0x0001 */ unsigned char Timer2CancelPending : 1; /* bit position: 2 */
            /* 0x0001 */ unsigned char Timer2SetPending : 1; /* bit position: 3 */
            /* 0x0001 */ unsigned char Timer2Running : 1; /* bit position: 4 */
            /* 0x0001 */ unsigned char Timer2Disabled : 1; /* bit position: 5 */
            /* 0x0001 */ unsigned char Timer2ReservedFlags : 2; /* bit position: 6 */
          }; /* bitfield */
          /* 0x0002 */ unsigned char Timer2ComponentId;
          /* 0x0003 */ unsigned char Timer2RelativeId;
        }; /* size: 0x0003 */
      }; /* size: 0x0003 */
    }; /* size: 0x0004 */
    struct
    {
      /* 0x0000 */ unsigned char QueueType;
      union
      {
        /* 0x0001 */ unsigned char QueueControlFlags;
        struct
        {
          struct /* bitfield */
          {
            /* 0x0001 */ unsigned char Abandoned : 1; /* bit position: 0 */
            /* 0x0001 */ unsigned char DisableIncrement : 1; /* bit position: 1 */
            /* 0x0001 */ unsigned char QueueReservedControlFlags : 6; /* bit position: 2 */
          }; /* bitfield */
          /* 0x0002 */ unsigned char QueueSize;
          /* 0x0003 */ unsigned char QueueReserved;
        }; /* size: 0x0003 */
      }; /* size: 0x0003 */
    }; /* size: 0x0004 */
    struct
    {
      /* 0x0000 */ unsigned char ThreadType;
      /* 0x0001 */ unsigned char ThreadReserved;
      union
      {
        /* 0x0002 */ unsigned char ThreadControlFlags;
        struct
        {
          struct /* bitfield */
          {
            /* 0x0002 */ unsigned char CycleProfiling : 1; /* bit position: 0 */
            /* 0x0002 */ unsigned char CounterProfiling : 1; /* bit position: 1 */
            /* 0x0002 */ unsigned char GroupScheduling : 1; /* bit position: 2 */
            /* 0x0002 */ unsigned char AffinitySet : 1; /* bit position: 3 */
            /* 0x0002 */ unsigned char Tagged : 1; /* bit position: 4 */
            /* 0x0002 */ unsigned char EnergyProfiling : 1; /* bit position: 5 */
            /* 0x0002 */ unsigned char SchedulerAssist : 1; /* bit position: 6 */
            /* 0x0002 */ unsigned char Instrumented : 1; /* bit position: 7 */
          }; /* bitfield */
          /* 0x0003 */ unsigned char DebugActive;
        }; /* size: 0x0002 */
      }; /* size: 0x0002 */
    }; /* size: 0x0004 */
    struct
    {
      /* 0x0000 */ unsigned char MutantType;
      /* 0x0001 */ unsigned char MutantSize;
      /* 0x0002 */ unsigned char DpcActive;
      /* 0x0003 */ unsigned char MutantReserved;
    }; /* size: 0x0004 */
  }; /* size: 0x0004 */
  /* 0x0004 */ long SignalState;
  /* 0x0008 */ struct _LIST_ENTRY WaitListHead;
} DISPATCHER_HEADER, *PDISPATCHER_HEADER; /* size: 0x0010 */

typedef struct _DMA_ADAPTER
{
  /* 0x0000 */ unsigned short Version;
  /* 0x0002 */ unsigned short Size;
  /* 0x0004 */ struct _DMA_OPERATIONS* DmaOperations;
} DMA_ADAPTER, *PDMA_ADAPTER; /* size: 0x0008 */

typedef struct _DMA_ADAPTER_INFO
{
  /* 0x0000 */ unsigned long Version;
  /* 0x0004 */ struct _DMA_ADAPTER_INFO_V1 V1;
} DMA_ADAPTER_INFO, *PDMA_ADAPTER_INFO; /* size: 0x0018 */

typedef struct _DMA_ADAPTER_INFO_V1
{
  /* 0x0000 */ unsigned long ReadDmaCounterAvailable;
  /* 0x0004 */ unsigned long ScatterGatherLimit;
  /* 0x0008 */ unsigned long DmaAddressWidth;
  /* 0x000c */ unsigned long Flags;
  /* 0x0010 */ unsigned long MinimumTransferUnit;
} DMA_ADAPTER_INFO_V1, *PDMA_ADAPTER_INFO_V1; /* size: 0x0014 */

typedef struct _DMA_COMMON_BUFFER_ENTRY
{
  /* 0x0000 */ void* VirtualAddress;
  /* 0x0008 */ union _LARGE_INTEGER LogicalAddress;
} DMA_COMMON_BUFFER_ENTRY, *PDMA_COMMON_BUFFER_ENTRY; /* size: 0x0010 */

typedef struct _DMA_COMMON_BUFFER_VECTOR
{
  /* 0x0000 */ struct _LIST_ENTRY ListEntry;
  /* 0x0008 */ unsigned __int64 SizeOfEntries;
  /* 0x0010 */ unsigned long NumberOfEntries;
  /* 0x0014 */ struct _HALP_DMA_DOMAIN_OBJECT* Domain;
  /* 0x0018 */ struct _MDL* Mdl;
  /* 0x001c */ void* BaseAddress;
  /* 0x0020 */ unsigned __int64 BaseLogicalAddress;
  /* 0x0028 */ struct _DMA_COMMON_BUFFER_ENTRY* Entries;
  /* 0x002c */ long __PADDING__[1];
} DMA_COMMON_BUFFER_VECTOR, *PDMA_COMMON_BUFFER_VECTOR; /* size: 0x0030 */

typedef struct _DMA_FUNCTION_TABLE
{
  /* 0x0000 */ void* InitializeController /* function */;
  /* 0x0004 */ void* ValidateRequestLineBinding /* function */;
  /* 0x0008 */ void* QueryMaxFragments /* function */;
  /* 0x000c */ void* ProgramChannel /* function */;
  /* 0x0010 */ void* ConfigureChannel /* function */;
  /* 0x0014 */ void* FlushChannel /* function */;
  /* 0x0018 */ void* HandleInterrupt /* function */;
  /* 0x001c */ void* ReadDmaCounter /* function */;
  /* 0x0020 */ void* ReportCommonBuffer /* function */;
  /* 0x0024 */ void* CancelTransfer /* function */;
} DMA_FUNCTION_TABLE, *PDMA_FUNCTION_TABLE; /* size: 0x0028 */

typedef enum _DMA_INTERRUPT_TYPE
{
  InterruptTypeCompletion = 0,
  InterruptTypeError = 1,
  InterruptTypeCancelled = 2,
} DMA_INTERRUPT_TYPE, *PDMA_INTERRUPT_TYPE;

typedef struct _DMA_OPERATIONS
{
  /* 0x0000 */ unsigned long Size;
  /* 0x0004 */ void* PutDmaAdapter /* function */;
  /* 0x0008 */ void* AllocateCommonBuffer /* function */;
  /* 0x000c */ void* FreeCommonBuffer /* function */;
  /* 0x0010 */ void* AllocateAdapterChannel /* function */;
  /* 0x0014 */ void* FlushAdapterBuffers /* function */;
  /* 0x0018 */ void* FreeAdapterChannel /* function */;
  /* 0x001c */ void* FreeMapRegisters /* function */;
  /* 0x0020 */ void* MapTransfer /* function */;
  /* 0x0024 */ void* GetDmaAlignment /* function */;
  /* 0x0028 */ void* ReadDmaCounter /* function */;
  /* 0x002c */ void* GetScatterGatherList /* function */;
  /* 0x0030 */ void* PutScatterGatherList /* function */;
  /* 0x0034 */ void* CalculateScatterGatherList /* function */;
  /* 0x0038 */ void* BuildScatterGatherList /* function */;
  /* 0x003c */ void* BuildMdlFromScatterGatherList /* function */;
  /* 0x0040 */ void* GetDmaAdapterInfo /* function */;
  /* 0x0044 */ void* GetDmaTransferInfo /* function */;
  /* 0x0048 */ void* InitializeDmaTransferContext /* function */;
  /* 0x004c */ void* AllocateCommonBufferEx /* function */;
  /* 0x0050 */ void* AllocateAdapterChannelEx /* function */;
  /* 0x0054 */ void* ConfigureAdapterChannel /* function */;
  /* 0x0058 */ void* CancelAdapterChannel /* function */;
  /* 0x005c */ void* MapTransferEx /* function */;
  /* 0x0060 */ void* GetScatterGatherListEx /* function */;
  /* 0x0064 */ void* BuildScatterGatherListEx /* function */;
  /* 0x0068 */ void* FlushAdapterBuffersEx /* function */;
  /* 0x006c */ void* FreeAdapterObject /* function */;
  /* 0x0070 */ void* CancelMappedTransfer /* function */;
  /* 0x0074 */ void* AllocateDomainCommonBuffer /* function */;
  /* 0x0078 */ void* FlushDmaBuffer /* function */;
  /* 0x007c */ void* JoinDmaDomain /* function */;
  /* 0x0080 */ void* LeaveDmaDomain /* function */;
  /* 0x0084 */ void* GetDmaDomain /* function */;
  /* 0x0088 */ void* AllocateCommonBufferWithBounds /* function */;
  /* 0x008c */ void* AllocateCommonBufferVector /* function */;
  /* 0x0090 */ void* GetCommonBufferFromVectorByIndex /* function */;
  /* 0x0094 */ void* FreeCommonBufferFromVector /* function */;
  /* 0x0098 */ void* FreeCommonBufferVector /* function */;
} DMA_OPERATIONS, *PDMA_OPERATIONS; /* size: 0x009c */

typedef struct _DMA_REQUEST_LINE_BINDING_DESCRIPTION
{
  /* 0x0000 */ unsigned long RequestLine;
  /* 0x0004 */ unsigned long ChannelNumber;
} DMA_REQUEST_LINE_BINDING_DESCRIPTION, *PDMA_REQUEST_LINE_BINDING_DESCRIPTION; /* size: 0x0008 */

typedef struct _DMA_SCATTER_GATHER_LIST
{
  /* 0x0000 */ unsigned long NumberOfElements;
  /* 0x0004 */ unsigned long Reserved;
  /* 0x0008 */ struct _SCATTER_GATHER_ELEMENT* Elements /* zero-length array */;
} DMA_SCATTER_GATHER_LIST, *PDMA_SCATTER_GATHER_LIST; /* size: 0x0008 */

typedef struct _DMA_TRANSFER_CONTEXT
{
  /* 0x0000 */ unsigned long Version;
  /* 0x0004 */ struct _DMA_TRANSFER_CONTEXT_V1 V1;
} DMA_TRANSFER_CONTEXT, *PDMA_TRANSFER_CONTEXT; /* size: 0x0038 */

typedef struct _DMA_TRANSFER_CONTEXT_V1
{
  /* 0x0000 */ long DmaState;
  /* 0x0004 */ unsigned long TransferState;
  /* 0x0008 */ struct _WAIT_CONTEXT_BLOCK Wcb;
  /* 0x0030 */ void* HalWcb;
} DMA_TRANSFER_CONTEXT_V1, *PDMA_TRANSFER_CONTEXT_V1; /* size: 0x0034 */

typedef struct _DMA_TRANSFER_INFO
{
  /* 0x0000 */ unsigned long Version;
  union
  {
    /* 0x0004 */ struct _DMA_TRANSFER_INFO_V1 V1;
    /* 0x0004 */ struct _DMA_TRANSFER_INFO_V2 V2;
  }; /* size: 0x0010 */
} DMA_TRANSFER_INFO, *PDMA_TRANSFER_INFO; /* size: 0x0014 */

typedef struct _DMA_TRANSFER_INFO_V1
{
  /* 0x0000 */ unsigned long MapRegisterCount;
  /* 0x0004 */ unsigned long ScatterGatherElementCount;
  /* 0x0008 */ unsigned long ScatterGatherListSize;
} DMA_TRANSFER_INFO_V1, *PDMA_TRANSFER_INFO_V1; /* size: 0x000c */

typedef struct _DMA_TRANSFER_INFO_V2
{
  /* 0x0000 */ unsigned long MapRegisterCount;
  /* 0x0004 */ unsigned long ScatterGatherElementCount;
  /* 0x0008 */ unsigned long ScatterGatherListSize;
  /* 0x000c */ unsigned long LogicalPageCount;
} DMA_TRANSFER_INFO_V2, *PDMA_TRANSFER_INFO_V2; /* size: 0x0010 */

typedef enum _DMA_WIDTH
{
  Width8Bits = 0,
  Width16Bits = 1,
  Width32Bits = 2,
  Width64Bits = 3,
  WidthNoWrap = 4,
  MaximumDmaWidth = 5,
} DMA_WIDTH, *PDMA_WIDTH;

typedef struct _DRIVER_EXTENSION
{
  /* 0x0000 */ struct _DRIVER_OBJECT* DriverObject;
  /* 0x0004 */ void* AddDevice /* function */;
  /* 0x0008 */ unsigned long Count;
  /* 0x000c */ struct _UNICODE_STRING ServiceKeyName;
} DRIVER_EXTENSION, *PDRIVER_EXTENSION; /* size: 0x0014 */

typedef struct _DRIVER_OBJECT
{
  /* 0x0000 */ short Type;
  /* 0x0002 */ short Size;
  /* 0x0004 */ struct _DEVICE_OBJECT* DeviceObject;
  /* 0x0008 */ unsigned long Flags;
  /* 0x000c */ void* DriverStart;
  /* 0x0010 */ unsigned long DriverSize;
  /* 0x0014 */ void* DriverSection;
  /* 0x0018 */ struct _DRIVER_EXTENSION* DriverExtension;
  /* 0x001c */ struct _UNICODE_STRING DriverName;
  /* 0x0024 */ struct _UNICODE_STRING* HardwareDatabase;
  /* 0x0028 */ struct _FAST_IO_DISPATCH* FastIoDispatch;
  /* 0x002c */ void* DriverInit /* function */;
  /* 0x0030 */ void* DriverStartIo /* function */;
  /* 0x0034 */ void* DriverUnload /* function */;
  /* 0x0038 */ void* MajorFunction[28] /* function */;
} DRIVER_OBJECT, *PDRIVER_OBJECT; /* size: 0x00a8 */

struct _ECP_LIST;

struct _EJOB;

struct _EPROCESS;

typedef struct _ERESOURCE
{
  /* 0x0000 */ struct _LIST_ENTRY SystemResourcesList;
  /* 0x0008 */ struct _OWNER_ENTRY* OwnerTable;
  /* 0x000c */ short ActiveCount;
  union
  {
    /* 0x000e */ unsigned short Flag;
    struct
    {
      /* 0x000e */ unsigned char ReservedLowFlags;
      /* 0x000f */ unsigned char WaiterPriority;
    }; /* size: 0x0002 */
  }; /* size: 0x0002 */
  /* 0x0010 */ void* SharedWaiters;
  /* 0x0014 */ void* ExclusiveWaiters;
  /* 0x0018 */ struct _OWNER_ENTRY OwnerEntry;
  /* 0x0020 */ unsigned long ActiveEntries;
  /* 0x0024 */ unsigned long ContentionCount;
  /* 0x0028 */ unsigned long NumberOfSharedWaiters;
  /* 0x002c */ unsigned long NumberOfExclusiveWaiters;
  union
  {
    /* 0x0030 */ void* Address;
    /* 0x0030 */ unsigned long CreatorBackTraceIndex;
  }; /* size: 0x0004 */
  /* 0x0034 */ unsigned long SpinLock;
} ERESOURCE, *PERESOURCE; /* size: 0x0038 */

struct _ETHREAD;

typedef struct _EVENT_DATA_DESCRIPTOR
{
  /* 0x0000 */ unsigned __int64 Ptr;
  /* 0x0008 */ unsigned long Size;
  union
  {
    /* 0x000c */ unsigned long Reserved;
    struct
    {
      /* 0x000c */ unsigned char Type;
      /* 0x000d */ unsigned char Reserved1;
      /* 0x000e */ unsigned short Reserved2;
    }; /* size: 0x0004 */
  }; /* size: 0x0004 */
} EVENT_DATA_DESCRIPTOR, *PEVENT_DATA_DESCRIPTOR; /* size: 0x0010 */

typedef struct _EVENT_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Id;
  /* 0x0002 */ unsigned char Version;
  /* 0x0003 */ unsigned char Channel;
  /* 0x0004 */ unsigned char Level;
  /* 0x0005 */ unsigned char Opcode;
  /* 0x0006 */ unsigned short Task;
  /* 0x0008 */ unsigned __int64 Keyword;
} EVENT_DESCRIPTOR, *PEVENT_DESCRIPTOR; /* size: 0x0010 */

typedef enum _EVENT_TYPE
{
  NotificationEvent = 0,
  SynchronizationEvent = 1,
} EVENT_TYPE, *PEVENT_TYPE;

typedef enum _EXCEPTION_DISPOSITION
{
  ExceptionContinueExecution = 0,
  ExceptionContinueSearch = 1,
  ExceptionNestedException = 2,
  ExceptionCollidedUnwind = 3,
} EXCEPTION_DISPOSITION, *PEXCEPTION_DISPOSITION;

typedef struct _EXCEPTION_RECORD
{
  /* 0x0000 */ long ExceptionCode;
  /* 0x0004 */ unsigned long ExceptionFlags;
  /* 0x0008 */ struct _EXCEPTION_RECORD* ExceptionRecord;
  /* 0x000c */ void* ExceptionAddress;
  /* 0x0010 */ unsigned long NumberParameters;
  /* 0x0014 */ unsigned long ExceptionInformation[15];
} EXCEPTION_RECORD, *PEXCEPTION_RECORD; /* size: 0x0050 */

typedef struct _EXCEPTION_REGISTRATION_RECORD
{
  /* 0x0000 */ struct _EXCEPTION_REGISTRATION_RECORD* Next;
  /* 0x0004 */ void* Handler /* function */;
} EXCEPTION_REGISTRATION_RECORD, *PEXCEPTION_REGISTRATION_RECORD; /* size: 0x0008 */

typedef struct _EXT_DELETE_PARAMETERS
{
  /* 0x0000 */ unsigned long Version;
  /* 0x0004 */ unsigned long Reserved;
  /* 0x0008 */ void* DeleteCallback /* function */;
  /* 0x000c */ void* DeleteContext;
} EXT_DELETE_PARAMETERS, *PEXT_DELETE_PARAMETERS; /* size: 0x0010 */

typedef struct _EXT_IOMMU_DEVICE_ID
{
  /* 0x0000 */ enum _EXT_IOMMU_DEVICE_TYPE DeviceType;
  union
  {
    /* 0x0008 */ struct _EXT_IOMMU_DEVICE_ID_PCI Pci;
    /* 0x0008 */ struct _EXT_IOMMU_DEVICE_ID_ACPI Acpi;
    /* 0x0008 */ unsigned char IoApicId;
    /* 0x0008 */ unsigned __int64 LogicalId;
    /* 0x0008 */ struct _EXT_IOMMU_DEVICE_ID_TEST Test;
    struct
    {
      /* 0x0008 */ struct _EXT_IOMMU_DEVICE_ID_GIC Gic;
      /* 0x000c */ long __PADDING__[3];
    }; /* size: 0x0010 */
  }; /* size: 0x0010 */
} EXT_IOMMU_DEVICE_ID, *PEXT_IOMMU_DEVICE_ID; /* size: 0x0018 */

typedef struct _EXT_IOMMU_DEVICE_ID_ACPI
{
  /* 0x0000 */ const char* ObjectName;
} EXT_IOMMU_DEVICE_ID_ACPI, *PEXT_IOMMU_DEVICE_ID_ACPI; /* size: 0x0004 */

typedef struct _EXT_IOMMU_DEVICE_ID_GIC
{
  /* 0x0000 */ unsigned int LineNumber;
} EXT_IOMMU_DEVICE_ID_GIC, *PEXT_IOMMU_DEVICE_ID_GIC; /* size: 0x0004 */

typedef struct _EXT_IOMMU_DEVICE_ID_PCI
{
  union
  {
    /* 0x0000 */ unsigned __int64 AsUINT64;
    struct
    {
      /* 0x0000 */ unsigned short PciSegmentNumber;
      struct /* bitfield */
      {
        /* 0x0002 */ unsigned short PhantomFunctionBits : 2; /* bit position: 0 */
        /* 0x0002 */ unsigned short BusRange : 1; /* bit position: 2 */
        /* 0x0002 */ unsigned short Reserved : 5; /* bit position: 3 */
        /* 0x0002 */ unsigned short StartBusNumber : 8; /* bit position: 8 */
      }; /* bitfield */
      union
      {
        /* 0x0004 */ unsigned short Bdf;
        struct
        {
          /* 0x0004 */ unsigned char SubordinateBus;
          /* 0x0005 */ unsigned char SecondaryBus;
        }; /* size: 0x0002 */
      }; /* size: 0x0002 */
      /* 0x0006 */ unsigned short DevicePathLength;
    }; /* size: 0x0008 */
  }; /* size: 0x0008 */
  /* 0x0008 */ wchar_t* DevicePath;
  /* 0x000c */ long __PADDING__[1];
} EXT_IOMMU_DEVICE_ID_PCI, *PEXT_IOMMU_DEVICE_ID_PCI; /* size: 0x0010 */

typedef struct _EXT_IOMMU_DEVICE_ID_TEST
{
  /* 0x0000 */ unsigned __int64 UniqueId;
} EXT_IOMMU_DEVICE_ID_TEST, *PEXT_IOMMU_DEVICE_ID_TEST; /* size: 0x0008 */

typedef enum _EXT_IOMMU_DEVICE_TYPE
{
  EXT_IOMMU_DEVICE_TYPE_INVALID = 0,
  EXT_IOMMU_DEVICE_TYPE_PCI = 1,
  EXT_IOMMU_DEVICE_TYPE_ACPI = 2,
  EXT_IOMMU_DEVICE_TYPE_IOAPIC = 3,
  EXT_IOMMU_DEVICE_TYPE_LOGICAL = 4,
  EXT_IOMMU_DEVICE_TYPE_GIC = 5,
  EXT_IOMMU_DEVICE_TYPE_TEST = 6,
  EXT_IOMMU_DEVICE_TYPE_MAX = 7,
} EXT_IOMMU_DEVICE_TYPE, *PEXT_IOMMU_DEVICE_TYPE;

typedef enum _EXT_IOMMU_TRANSLATION_TYPE
{
  ExtTranslationTypePassThrough = 0,
  ExtTranslationTypeBlocked = 1,
  ExtTranslationTypeTranslate = 2,
  ExtTranslationTypeSafePassThrough = 3,
  ExtTranslationTypeInvalid = 4,
} EXT_IOMMU_TRANSLATION_TYPE, *PEXT_IOMMU_TRANSLATION_TYPE;

typedef struct _EXT_SET_PARAMETERS_V0
{
  /* 0x0000 */ unsigned long Version;
  /* 0x0004 */ unsigned long Reserved;
  /* 0x0008 */ __int64 NoWakeTolerance;
} EXT_SET_PARAMETERS_V0, *PEXT_SET_PARAMETERS_V0; /* size: 0x0010 */

typedef enum _EX_POOL_PRIORITY
{
  LowPoolPriority = 0,
  LowPoolPrioritySpecialPoolOverrun = 8,
  LowPoolPrioritySpecialPoolUnderrun = 9,
  NormalPoolPriority = 16,
  NormalPoolPrioritySpecialPoolOverrun = 24,
  NormalPoolPrioritySpecialPoolUnderrun = 25,
  HighPoolPriority = 32,
  HighPoolPrioritySpecialPoolOverrun = 40,
  HighPoolPrioritySpecialPoolUnderrun = 41,
} EX_POOL_PRIORITY, *PEX_POOL_PRIORITY;

typedef struct _EX_PUSH_LOCK
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned long Locked : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned long Waiting : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned long Waking : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned long MultipleShared : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned long Shared : 28; /* bit position: 4 */
    }; /* bitfield */
    /* 0x0000 */ unsigned long Value;
    /* 0x0000 */ void* Ptr;
  }; /* size: 0x0004 */
} EX_PUSH_LOCK, *PEX_PUSH_LOCK; /* size: 0x0004 */

typedef struct _FACS
{
  /* 0x0000 */ unsigned long Signature;
  /* 0x0004 */ unsigned long Length;
  /* 0x0008 */ unsigned long HardwareSignature;
  /* 0x000c */ unsigned long pFirmwareWakingVector;
  /* 0x0010 */ unsigned long GlobalLock;
  /* 0x0014 */ unsigned long Flags;
  /* 0x0018 */ union _LARGE_INTEGER x_FirmwareWakingVector;
  /* 0x0020 */ unsigned char version;
  /* 0x0021 */ unsigned char Reserved[31];
} FACS, *PFACS; /* size: 0x0040 */

typedef struct _FADT
{
  /* 0x0000 */ struct _DESCRIPTION_HEADER Header;
  /* 0x0024 */ unsigned long facs;
  /* 0x0028 */ unsigned long dsdt;
  /* 0x002c */ unsigned char int_model;
  /* 0x002d */ unsigned char pm_profile;
  /* 0x002e */ unsigned short sci_int_vector;
  /* 0x0030 */ unsigned long smi_cmd_io_port;
  /* 0x0034 */ unsigned char acpi_on_value;
  /* 0x0035 */ unsigned char acpi_off_value;
  /* 0x0036 */ unsigned char s4bios_req;
  /* 0x0037 */ unsigned char pstate_control;
  /* 0x0038 */ unsigned long pm1a_evt_blk_io_port;
  /* 0x003c */ unsigned long pm1b_evt_blk_io_port;
  /* 0x0040 */ unsigned long pm1a_ctrl_blk_io_port;
  /* 0x0044 */ unsigned long pm1b_ctrl_blk_io_port;
  /* 0x0048 */ unsigned long pm2_ctrl_blk_io_port;
  /* 0x004c */ unsigned long pm_tmr_blk_io_port;
  /* 0x0050 */ unsigned long gp0_blk_io_port;
  /* 0x0054 */ unsigned long gp1_blk_io_port;
  /* 0x0058 */ unsigned char pm1_evt_len;
  /* 0x0059 */ unsigned char pm1_ctrl_len;
  /* 0x005a */ unsigned char pm2_ctrl_len;
  /* 0x005b */ unsigned char pm_tmr_len;
  /* 0x005c */ unsigned char gp0_blk_len;
  /* 0x005d */ unsigned char gp1_blk_len;
  /* 0x005e */ unsigned char gp1_base;
  /* 0x005f */ unsigned char cstate_control;
  /* 0x0060 */ unsigned short lvl2_latency;
  /* 0x0062 */ unsigned short lvl3_latency;
  /* 0x0064 */ unsigned short flush_size;
  /* 0x0066 */ unsigned short flush_stride;
  /* 0x0068 */ unsigned char duty_offset;
  /* 0x0069 */ unsigned char duty_width;
  /* 0x006a */ unsigned char day_alarm_index;
  /* 0x006b */ unsigned char month_alarm_index;
  /* 0x006c */ unsigned char century_alarm_index;
  /* 0x006d */ unsigned short boot_arch;
  /* 0x006f */ unsigned char reserved3[1];
  /* 0x0070 */ unsigned long flags;
  /* 0x0074 */ struct _GEN_ADDR reset_reg;
  /* 0x0080 */ unsigned char reset_val;
  /* 0x0081 */ unsigned short arm_boot_arch;
  /* 0x0083 */ unsigned char minor_version_number;
  /* 0x0084 */ union _LARGE_INTEGER x_firmware_ctrl;
  /* 0x008c */ union _LARGE_INTEGER x_dsdt;
  /* 0x0094 */ struct _GEN_ADDR x_pm1a_evt_blk;
  /* 0x00a0 */ struct _GEN_ADDR x_pm1b_evt_blk;
  /* 0x00ac */ struct _GEN_ADDR x_pm1a_ctrl_blk;
  /* 0x00b8 */ struct _GEN_ADDR x_pm1b_ctrl_blk;
  /* 0x00c4 */ struct _GEN_ADDR x_pm2_ctrl_blk;
  /* 0x00d0 */ struct _GEN_ADDR x_pm_tmr_blk;
  /* 0x00dc */ struct _GEN_ADDR x_gp0_blk;
  /* 0x00e8 */ struct _GEN_ADDR x_gp1_blk;
  /* 0x00f4 */ struct _GEN_ADDR sleep_control_reg;
  /* 0x0100 */ struct _GEN_ADDR sleep_status_reg;
} FADT, *PFADT; /* size: 0x010c */

typedef struct _FAST_IO_DISPATCH
{
  /* 0x0000 */ unsigned long SizeOfFastIoDispatch;
  /* 0x0004 */ void* FastIoCheckIfPossible /* function */;
  /* 0x0008 */ void* FastIoRead /* function */;
  /* 0x000c */ void* FastIoWrite /* function */;
  /* 0x0010 */ void* FastIoQueryBasicInfo /* function */;
  /* 0x0014 */ void* FastIoQueryStandardInfo /* function */;
  /* 0x0018 */ void* FastIoLock /* function */;
  /* 0x001c */ void* FastIoUnlockSingle /* function */;
  /* 0x0020 */ void* FastIoUnlockAll /* function */;
  /* 0x0024 */ void* FastIoUnlockAllByKey /* function */;
  /* 0x0028 */ void* FastIoDeviceControl /* function */;
  /* 0x002c */ void* AcquireFileForNtCreateSection /* function */;
  /* 0x0030 */ void* ReleaseFileForNtCreateSection /* function */;
  /* 0x0034 */ void* FastIoDetachDevice /* function */;
  /* 0x0038 */ void* FastIoQueryNetworkOpenInfo /* function */;
  /* 0x003c */ void* AcquireForModWrite /* function */;
  /* 0x0040 */ void* MdlRead /* function */;
  /* 0x0044 */ void* MdlReadComplete /* function */;
  /* 0x0048 */ void* PrepareMdlWrite /* function */;
  /* 0x004c */ void* MdlWriteComplete /* function */;
  /* 0x0050 */ void* FastIoReadCompressed /* function */;
  /* 0x0054 */ void* FastIoWriteCompressed /* function */;
  /* 0x0058 */ void* MdlReadCompleteCompressed /* function */;
  /* 0x005c */ void* MdlWriteCompleteCompressed /* function */;
  /* 0x0060 */ void* FastIoQueryOpen /* function */;
  /* 0x0064 */ void* ReleaseForModWrite /* function */;
  /* 0x0068 */ void* AcquireForCcFlush /* function */;
  /* 0x006c */ void* ReleaseForCcFlush /* function */;
} FAST_IO_DISPATCH, *PFAST_IO_DISPATCH; /* size: 0x0070 */

typedef struct _FAST_MUTEX
{
  /* 0x0000 */ long Count;
  /* 0x0004 */ void* Owner;
  /* 0x0008 */ unsigned long Contention;
  /* 0x000c */ struct _KEVENT Event;
  /* 0x001c */ unsigned long OldIrql;
} FAST_MUTEX, *PFAST_MUTEX; /* size: 0x0020 */

typedef struct _FILE_BASIC_INFORMATION
{
  /* 0x0000 */ union _LARGE_INTEGER CreationTime;
  /* 0x0008 */ union _LARGE_INTEGER LastAccessTime;
  /* 0x0010 */ union _LARGE_INTEGER LastWriteTime;
  /* 0x0018 */ union _LARGE_INTEGER ChangeTime;
  /* 0x0020 */ unsigned long FileAttributes;
  /* 0x0024 */ long __PADDING__[1];
} FILE_BASIC_INFORMATION, *PFILE_BASIC_INFORMATION; /* size: 0x0028 */

struct _FILE_GET_QUOTA_INFORMATION;

typedef enum _FILE_INFORMATION_CLASS
{
  FileDirectoryInformation = 1,
  FileFullDirectoryInformation = 2,
  FileBothDirectoryInformation = 3,
  FileBasicInformation = 4,
  FileStandardInformation = 5,
  FileInternalInformation = 6,
  FileEaInformation = 7,
  FileAccessInformation = 8,
  FileNameInformation = 9,
  FileRenameInformation = 10,
  FileLinkInformation = 11,
  FileNamesInformation = 12,
  FileDispositionInformation = 13,
  FilePositionInformation = 14,
  FileFullEaInformation = 15,
  FileModeInformation = 16,
  FileAlignmentInformation = 17,
  FileAllInformation = 18,
  FileAllocationInformation = 19,
  FileEndOfFileInformation = 20,
  FileAlternateNameInformation = 21,
  FileStreamInformation = 22,
  FilePipeInformation = 23,
  FilePipeLocalInformation = 24,
  FilePipeRemoteInformation = 25,
  FileMailslotQueryInformation = 26,
  FileMailslotSetInformation = 27,
  FileCompressionInformation = 28,
  FileObjectIdInformation = 29,
  FileCompletionInformation = 30,
  FileMoveClusterInformation = 31,
  FileQuotaInformation = 32,
  FileReparsePointInformation = 33,
  FileNetworkOpenInformation = 34,
  FileAttributeTagInformation = 35,
  FileTrackingInformation = 36,
  FileIdBothDirectoryInformation = 37,
  FileIdFullDirectoryInformation = 38,
  FileValidDataLengthInformation = 39,
  FileShortNameInformation = 40,
  FileIoCompletionNotificationInformation = 41,
  FileIoStatusBlockRangeInformation = 42,
  FileIoPriorityHintInformation = 43,
  FileSfioReserveInformation = 44,
  FileSfioVolumeInformation = 45,
  FileHardLinkInformation = 46,
  FileProcessIdsUsingFileInformation = 47,
  FileNormalizedNameInformation = 48,
  FileNetworkPhysicalNameInformation = 49,
  FileIdGlobalTxDirectoryInformation = 50,
  FileIsRemoteDeviceInformation = 51,
  FileUnusedInformation = 52,
  FileNumaNodeInformation = 53,
  FileStandardLinkInformation = 54,
  FileRemoteProtocolInformation = 55,
  FileRenameInformationBypassAccessCheck = 56,
  FileLinkInformationBypassAccessCheck = 57,
  FileVolumeNameInformation = 58,
  FileIdInformation = 59,
  FileIdExtdDirectoryInformation = 60,
  FileReplaceCompletionInformation = 61,
  FileHardLinkFullIdInformation = 62,
  FileIdExtdBothDirectoryInformation = 63,
  FileDispositionInformationEx = 64,
  FileRenameInformationEx = 65,
  FileRenameInformationExBypassAccessCheck = 66,
  FileDesiredStorageClassInformation = 67,
  FileStatInformation = 68,
  FileMemoryPartitionInformation = 69,
  FileStatLxInformation = 70,
  FileCaseSensitiveInformation = 71,
  FileLinkInformationEx = 72,
  FileLinkInformationExBypassAccessCheck = 73,
  FileStorageReserveIdInformation = 74,
  FileCaseSensitiveInformationForceAccessCheck = 75,
  FileMaximumInformation = 76,
} FILE_INFORMATION_CLASS, *PFILE_INFORMATION_CLASS;

typedef struct _FILE_NETWORK_OPEN_INFORMATION
{
  /* 0x0000 */ union _LARGE_INTEGER CreationTime;
  /* 0x0008 */ union _LARGE_INTEGER LastAccessTime;
  /* 0x0010 */ union _LARGE_INTEGER LastWriteTime;
  /* 0x0018 */ union _LARGE_INTEGER ChangeTime;
  /* 0x0020 */ union _LARGE_INTEGER AllocationSize;
  /* 0x0028 */ union _LARGE_INTEGER EndOfFile;
  /* 0x0030 */ unsigned long FileAttributes;
  /* 0x0034 */ long __PADDING__[1];
} FILE_NETWORK_OPEN_INFORMATION, *PFILE_NETWORK_OPEN_INFORMATION; /* size: 0x0038 */

typedef struct _FILE_OBJECT
{
  /* 0x0000 */ short Type;
  /* 0x0002 */ short Size;
  /* 0x0004 */ struct _DEVICE_OBJECT* DeviceObject;
  /* 0x0008 */ struct _VPB* Vpb;
  /* 0x000c */ void* FsContext;
  /* 0x0010 */ void* FsContext2;
  /* 0x0014 */ struct _SECTION_OBJECT_POINTERS* SectionObjectPointer;
  /* 0x0018 */ void* PrivateCacheMap;
  /* 0x001c */ long FinalStatus;
  /* 0x0020 */ struct _FILE_OBJECT* RelatedFileObject;
  /* 0x0024 */ unsigned char LockOperation;
  /* 0x0025 */ unsigned char DeletePending;
  /* 0x0026 */ unsigned char ReadAccess;
  /* 0x0027 */ unsigned char WriteAccess;
  /* 0x0028 */ unsigned char DeleteAccess;
  /* 0x0029 */ unsigned char SharedRead;
  /* 0x002a */ unsigned char SharedWrite;
  /* 0x002b */ unsigned char SharedDelete;
  /* 0x002c */ unsigned long Flags;
  /* 0x0030 */ struct _UNICODE_STRING FileName;
  /* 0x0038 */ union _LARGE_INTEGER CurrentByteOffset;
  /* 0x0040 */ unsigned long Waiters;
  /* 0x0044 */ unsigned long Busy;
  /* 0x0048 */ void* LastLock;
  /* 0x004c */ struct _KEVENT Lock;
  /* 0x005c */ struct _KEVENT Event;
  /* 0x006c */ struct _IO_COMPLETION_CONTEXT* CompletionContext;
  /* 0x0070 */ unsigned long IrpListLock;
  /* 0x0074 */ struct _LIST_ENTRY IrpList;
  /* 0x007c */ void* FileObjectExtension;
} FILE_OBJECT, *PFILE_OBJECT; /* size: 0x0080 */

typedef struct _FILE_STANDARD_INFORMATION
{
  /* 0x0000 */ union _LARGE_INTEGER AllocationSize;
  /* 0x0008 */ union _LARGE_INTEGER EndOfFile;
  /* 0x0010 */ unsigned long NumberOfLinks;
  /* 0x0014 */ unsigned char DeletePending;
  /* 0x0015 */ unsigned char Directory;
  /* 0x0016 */ char __PADDING__[2];
} FILE_STANDARD_INFORMATION, *PFILE_STANDARD_INFORMATION; /* size: 0x0018 */

typedef struct _FLOATING_SAVE_AREA
{
  /* 0x0000 */ unsigned long ControlWord;
  /* 0x0004 */ unsigned long StatusWord;
  /* 0x0008 */ unsigned long TagWord;
  /* 0x000c */ unsigned long ErrorOffset;
  /* 0x0010 */ unsigned long ErrorSelector;
  /* 0x0014 */ unsigned long DataOffset;
  /* 0x0018 */ unsigned long DataSelector;
  /* 0x001c */ unsigned char RegisterArea[80];
  /* 0x006c */ unsigned long Spare0;
} FLOATING_SAVE_AREA, *PFLOATING_SAVE_AREA; /* size: 0x0070 */

typedef enum _FSINFOCLASS
{
  FileFsVolumeInformation = 1,
  FileFsLabelInformation = 2,
  FileFsSizeInformation = 3,
  FileFsDeviceInformation = 4,
  FileFsAttributeInformation = 5,
  FileFsControlInformation = 6,
  FileFsFullSizeInformation = 7,
  FileFsObjectIdInformation = 8,
  FileFsDriverPathInformation = 9,
  FileFsVolumeFlagsInformation = 10,
  FileFsSectorSizeInformation = 11,
  FileFsDataCopyInformation = 12,
  FileFsMetadataSizeInformation = 13,
  FileFsFullSizeInformationEx = 14,
  FileFsMaximumInformation = 15,
} FSINFOCLASS, *PFSINFOCLASS;

typedef struct _GENERAL_LOOKASIDE
{
  union
  {
    /* 0x0000 */ union _SLIST_HEADER ListHead;
    /* 0x0000 */ struct _SINGLE_LIST_ENTRY SingleListHead;
  }; /* size: 0x0008 */
  /* 0x0008 */ unsigned short Depth;
  /* 0x000a */ unsigned short MaximumDepth;
  /* 0x000c */ unsigned long TotalAllocates;
  union
  {
    /* 0x0010 */ unsigned long AllocateMisses;
    /* 0x0010 */ unsigned long AllocateHits;
  }; /* size: 0x0004 */
  /* 0x0014 */ unsigned long TotalFrees;
  union
  {
    /* 0x0018 */ unsigned long FreeMisses;
    /* 0x0018 */ unsigned long FreeHits;
  }; /* size: 0x0004 */
  /* 0x001c */ enum _POOL_TYPE Type;
  /* 0x0020 */ unsigned long Tag;
  /* 0x0024 */ unsigned long Size;
  union
  {
    /* 0x0028 */ void* AllocateEx /* function */;
    /* 0x0028 */ void* Allocate /* function */;
  }; /* size: 0x0004 */
  union
  {
    /* 0x002c */ void* FreeEx /* function */;
    /* 0x002c */ void* Free /* function */;
  }; /* size: 0x0004 */
  /* 0x0030 */ struct _LIST_ENTRY ListEntry;
  /* 0x0038 */ unsigned long LastTotalAllocates;
  union
  {
    /* 0x003c */ unsigned long LastAllocateMisses;
    /* 0x003c */ unsigned long LastAllocateHits;
  }; /* size: 0x0004 */
  /* 0x0040 */ unsigned long Future[2];
} GENERAL_LOOKASIDE, *PGENERAL_LOOKASIDE; /* size: 0x0048 */

typedef struct _GENERAL_LOOKASIDE_POOL
{
  union
  {
    /* 0x0000 */ union _SLIST_HEADER ListHead;
    /* 0x0000 */ struct _SINGLE_LIST_ENTRY SingleListHead;
  }; /* size: 0x0008 */
  /* 0x0008 */ unsigned short Depth;
  /* 0x000a */ unsigned short MaximumDepth;
  /* 0x000c */ unsigned long TotalAllocates;
  union
  {
    /* 0x0010 */ unsigned long AllocateMisses;
    /* 0x0010 */ unsigned long AllocateHits;
  }; /* size: 0x0004 */
  /* 0x0014 */ unsigned long TotalFrees;
  union
  {
    /* 0x0018 */ unsigned long FreeMisses;
    /* 0x0018 */ unsigned long FreeHits;
  }; /* size: 0x0004 */
  /* 0x001c */ enum _POOL_TYPE Type;
  /* 0x0020 */ unsigned long Tag;
  /* 0x0024 */ unsigned long Size;
  union
  {
    /* 0x0028 */ void* AllocateEx /* function */;
    /* 0x0028 */ void* Allocate /* function */;
  }; /* size: 0x0004 */
  union
  {
    /* 0x002c */ void* FreeEx /* function */;
    /* 0x002c */ void* Free /* function */;
  }; /* size: 0x0004 */
  /* 0x0030 */ struct _LIST_ENTRY ListEntry;
  /* 0x0038 */ unsigned long LastTotalAllocates;
  union
  {
    /* 0x003c */ unsigned long LastAllocateMisses;
    /* 0x003c */ unsigned long LastAllocateHits;
  }; /* size: 0x0004 */
  /* 0x0040 */ unsigned long Future[2];
} GENERAL_LOOKASIDE_POOL, *PGENERAL_LOOKASIDE_POOL; /* size: 0x0048 */

typedef struct _GEN_ADDR
{
  /* 0x0000 */ unsigned char AddressSpaceID;
  /* 0x0001 */ unsigned char BitWidth;
  /* 0x0002 */ unsigned char BitOffset;
  /* 0x0003 */ unsigned char AccessSize;
  /* 0x0004 */ union _LARGE_INTEGER Address;
} GEN_ADDR, *PGEN_ADDR; /* size: 0x000c */

typedef struct _GIC_DISTRIBUTOR
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Reserved1;
  /* 0x0004 */ unsigned long Identifier;
  /* 0x0008 */ unsigned __int64 ControllerPhysicalAddress;
  /* 0x0010 */ unsigned long GsivBase;
  /* 0x0014 */ unsigned char Version;
  /* 0x0015 */ unsigned char Reserved[3];
} GIC_DISTRIBUTOR, *PGIC_DISTRIBUTOR; /* size: 0x0018 */

typedef struct _GIC_ITS
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Reserved1;
  /* 0x0004 */ unsigned long Identifier;
  /* 0x0008 */ unsigned __int64 PhysicalAddress;
  /* 0x0010 */ unsigned long Reserved2;
} GIC_ITS, *PGIC_ITS; /* size: 0x0014 */

typedef struct _GIC_MSIFRAME_ENTRY
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Reserved1;
  /* 0x0004 */ unsigned long Identifier;
  /* 0x0008 */ unsigned __int64 PhysicalAddress;
  /* 0x0010 */ unsigned long Flags;
  /* 0x0014 */ unsigned short SpiCount;
  /* 0x0016 */ unsigned short SpiBase;
} GIC_MSIFRAME_ENTRY, *PGIC_MSIFRAME_ENTRY; /* size: 0x0018 */

typedef struct _GIC_REDISTRIBUTOR
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Reserved;
  /* 0x0004 */ unsigned __int64 DiscoveryRangeBaseAddress;
  /* 0x000c */ unsigned long DiscoveryRangeLength;
} GIC_REDISTRIBUTOR, *PGIC_REDISTRIBUTOR; /* size: 0x0010 */

typedef struct _GROUP_AFFINITY
{
  /* 0x0000 */ unsigned long Mask;
  /* 0x0004 */ unsigned short Group;
  /* 0x0006 */ unsigned short Reserved[3];
} GROUP_AFFINITY, *PGROUP_AFFINITY; /* size: 0x000c */

typedef struct _GUID
{
  /* 0x0000 */ unsigned long Data1;
  /* 0x0004 */ unsigned short Data2;
  /* 0x0006 */ unsigned short Data3;
  /* 0x0008 */ unsigned char Data4[8];
} GUID, *PGUID; /* size: 0x0010 */

typedef struct _HALP_ALLOC_CONTEXT
{
  /* 0x0000 */ struct _LIST_ENTRY BufferList;
  /* 0x0008 */ unsigned long Lock;
} HALP_ALLOC_CONTEXT, *PHALP_ALLOC_CONTEXT; /* size: 0x000c */

typedef enum _HALP_DMA_ADAPTER_ALLOCATION_STATE
{
  HalpDmaAdapterAllocationStateNone = 0,
  HalpDmaAdapterAllocateChannel = 1,
  HalpDmaAdapterAllocateMapRegisters = 2,
  HalpDmaAdapterAllocateChannelRemapResources = 3,
  HalpDmaAdapterAllocationStateComplete = 4,
  HalpDmaAdapterAllocationStateMax = 5,
} HALP_DMA_ADAPTER_ALLOCATION_STATE, *PHALP_DMA_ADAPTER_ALLOCATION_STATE;

typedef struct _HALP_DMA_ADAPTER_OBJECT
{
  /* 0x0000 */ struct _DMA_ADAPTER DmaHeader;
  /* 0x0008 */ struct _RTL_BITMAP* ContiguousMapRegisters;
  /* 0x000c */ struct _HALP_DMA_TRANSLATION_ENTRY* ScatterBufferListHead;
  /* 0x0010 */ unsigned long NumberOfFreeScatterBuffers;
  /* 0x0014 */ struct _HALP_DMA_TRANSLATION_BUFFER* ContiguousTranslations;
  /* 0x0018 */ struct _HALP_DMA_TRANSLATION_BUFFER* ScatterTranslations;
  /* 0x001c */ struct _HALP_DMA_TRANSLATION_BUFFER_POSITION ContiguousTranslationEnd;
  /* 0x0024 */ struct _HALP_DMA_TRANSLATION_BUFFER_POSITION ScatterTranslationEnd;
  struct
  {
    /* 0x002c */ struct _HALP_DMA_TRANSLATION_BUFFER_POSITION ContiguousHint;
    /* 0x0034 */ struct _HALP_DMA_TRANSLATION_BUFFER_POSITION ScatterHint;
  } /* size: 0x0010 */ CrashDump;
  /* 0x003c */ unsigned long SpinLock;
  /* 0x0040 */ unsigned long GrowLock;
  /* 0x0048 */ union _LARGE_INTEGER MaximumPhysicalAddress;
  /* 0x0050 */ unsigned char IsMasterAdapter;
  /* 0x0051 */ unsigned char DmaCanCross64K;
  /* 0x0054 */ unsigned long LibraryVersion;
} HALP_DMA_ADAPTER_OBJECT, *PHALP_DMA_ADAPTER_OBJECT; /* size: 0x0058 */

typedef struct _HALP_DMA_CHANNEL
{
  /* 0x0000 */ unsigned long ChannelNumber;
  /* 0x0004 */ unsigned char Initialized;
  /* 0x0005 */ unsigned char Busy;
  /* 0x0006 */ unsigned char Complete;
  /* 0x0008 */ void* CurrentCompletionRoutine /* function */;
  /* 0x000c */ void* CurrentCompletionContext;
  /* 0x0010 */ struct _ADAPTER_OBJECT* CurrentChildAdapter;
  /* 0x0014 */ enum _DMA_INTERRUPT_TYPE CurrentInterruptType;
  /* 0x0018 */ struct _KDPC Dpc;
  /* 0x0038 */ unsigned char GeneratesInterrupt;
  /* 0x003c */ long Gsi;
  /* 0x0040 */ enum _KINTERRUPT_POLARITY InterruptPolarity;
  /* 0x0044 */ enum _KINTERRUPT_MODE InterruptMode;
  /* 0x0048 */ unsigned long CommonBufferLength;
  /* 0x004c */ void* CommonBufferVirtualAddress;
  /* 0x0050 */ union _LARGE_INTEGER CommonBufferLogicalAddress;
  /* 0x0058 */ struct _LIST_ENTRY AdapterQueue;
} HALP_DMA_CHANNEL, *PHALP_DMA_CHANNEL; /* size: 0x0060 */

typedef struct _HALP_DMA_CONTROLLER
{
  /* 0x0000 */ struct _LIST_ENTRY Controllers;
  /* 0x0008 */ struct _LIST_ENTRY AdapterList;
  /* 0x0010 */ unsigned long ControllerId;
  /* 0x0014 */ unsigned long MinimumRequestLine;
  /* 0x0018 */ unsigned long MaximumRequestLine;
  /* 0x001c */ unsigned long ChannelCount;
  /* 0x0020 */ unsigned long ScatterGatherLimit;
  /* 0x0024 */ struct _HALP_DMA_CHANNEL* Channels;
  /* 0x0028 */ void* ExtensionData;
  /* 0x002c */ unsigned char CacheCoherent;
  /* 0x0030 */ unsigned long DmaAddressWidth;
  /* 0x0034 */ struct _DMA_FUNCTION_TABLE Operations;
  /* 0x005c */ unsigned long SupportedPortWidths;
  /* 0x0060 */ unsigned long MinimumTransferUnit;
  /* 0x0064 */ unsigned long Lock;
  /* 0x0068 */ unsigned char Irql;
  /* 0x0069 */ unsigned char GeneratesInterrupt;
  /* 0x006c */ long Gsi;
  /* 0x0070 */ enum _KINTERRUPT_POLARITY InterruptPolarity;
  /* 0x0074 */ enum _KINTERRUPT_MODE InterruptMode;
  /* 0x0078 */ struct _UNICODE_STRING ResourceId;
  /* 0x0080 */ struct POHANDLE__* PowerHandle;
  /* 0x0084 */ unsigned char PowerActive;
  /* 0x0085 */ char __PADDING__[3];
} HALP_DMA_CONTROLLER, *PHALP_DMA_CONTROLLER; /* size: 0x0088 */

typedef struct _HALP_DMA_DOMAIN_OBJECT
{
  /* 0x0000 */ struct _LIST_ENTRY ListEntry;
  /* 0x0008 */ union _LARGE_INTEGER MaximumPhysicalAddress;
  /* 0x0010 */ union _LARGE_INTEGER BoundaryAddressMultiple;
  /* 0x0018 */ unsigned char CacheCoherent;
  /* 0x0019 */ unsigned char FirmwareReserved;
  /* 0x001c */ void* IommuDomainPointer;
  /* 0x0020 */ void* LaState;
  /* 0x0024 */ unsigned long LaStateLock;
  /* 0x0028 */ enum _EXT_IOMMU_TRANSLATION_TYPE TranslationType;
  /* 0x002c */ struct _ADAPTER_OBJECT* OwningAdapter;
  /* 0x0030 */ struct _RTL_RB_TREE CommonBufferRoot;
  /* 0x0038 */ unsigned long CommonBufferTreeLock;
  /* 0x003c */ struct _LIST_ENTRY VectorCommonBufferListHead;
  /* 0x0044 */ unsigned long VectorCommonBufferLock;
  /* 0x0048 */ unsigned long DomainRefCount;
  /* 0x004c */ long __PADDING__[1];
} HALP_DMA_DOMAIN_OBJECT, *PHALP_DMA_DOMAIN_OBJECT; /* size: 0x0050 */

typedef enum _HALP_DMA_MAP_BUFFER_TYPE
{
  HalpDmaContiguousMapBuffer = 0,
  HalpDmaNonContiguousMapBuffer = 1,
  HalpDmaMaximumMapBufferType = 2,
} HALP_DMA_MAP_BUFFER_TYPE, *PHALP_DMA_MAP_BUFFER_TYPE;

typedef struct _HALP_DMA_MASTER_ADAPTER_OBJECT
{
  /* 0x0000 */ struct _HALP_DMA_ADAPTER_OBJECT AdapterObject;
  /* 0x0058 */ struct _LIST_ENTRY ContiguousAdapterQueue;
  /* 0x0060 */ struct _LIST_ENTRY ScatterAdapterQueue;
  /* 0x0068 */ unsigned long MapBufferSize;
  /* 0x0070 */ union _LARGE_INTEGER MapBufferPhysicalAddress;
  /* 0x0078 */ unsigned long ContiguousPageCount;
  /* 0x007c */ unsigned long ContiguousPageLimit;
  /* 0x0080 */ unsigned long ScatterPageCount;
  /* 0x0084 */ unsigned long ScatterPageLimit;
} HALP_DMA_MASTER_ADAPTER_OBJECT, *PHALP_DMA_MASTER_ADAPTER_OBJECT; /* size: 0x0088 */

typedef struct _HALP_DMA_TRANSLATION_BUFFER
{
  /* 0x0000 */ struct _HALP_DMA_TRANSLATION_BUFFER* Next;
  /* 0x0004 */ unsigned long EntryCount;
  /* 0x0008 */ struct _HALP_DMA_TRANSLATION_ENTRY* Entries;
} HALP_DMA_TRANSLATION_BUFFER, *PHALP_DMA_TRANSLATION_BUFFER; /* size: 0x000c */

typedef struct _HALP_DMA_TRANSLATION_BUFFER_POSITION
{
  /* 0x0000 */ struct _HALP_DMA_TRANSLATION_BUFFER* Buffer;
  /* 0x0004 */ unsigned long Offset;
} HALP_DMA_TRANSLATION_BUFFER_POSITION, *PHALP_DMA_TRANSLATION_BUFFER_POSITION; /* size: 0x0008 */

typedef struct _HALP_DMA_TRANSLATION_ENTRY
{
  /* 0x0000 */ unsigned __int64 PhysicalAddress;
  /* 0x0008 */ struct _HALP_DMA_TRANSLATION_ENTRY* Next;
  /* 0x000c */ unsigned long MappedLength;
  /* 0x0010 */ unsigned __int64 LogicalAddress;
  /* 0x0018 */ unsigned __int64 LogicalMappedLength;
  /* 0x0020 */ unsigned __int64 NextLogicalAddress;
  union
  {
    union
    {
      /* 0x0028 */ void* VirtualAddress;
      struct
      {
        struct /* bitfield */
        {
          /* 0x0028 */ unsigned long BoundToMaster : 1; /* bit position: 0 */
          /* 0x0028 */ unsigned long BoundToScatterPool : 1; /* bit position: 1 */
          /* 0x0028 */ unsigned long OwnedByMaster : 1; /* bit position: 2 */
          /* 0x0028 */ unsigned long OwnedByScatterPool : 1; /* bit position: 3 */
          /* 0x0028 */ unsigned long TemporaryMapping : 1; /* bit position: 4 */
          /* 0x0028 */ unsigned long ZeroBuffer : 1; /* bit position: 5 */
          /* 0x0028 */ unsigned long Address : 26; /* bit position: 6 */
        }; /* bitfield */
      } /* size: 0x0004 */ Flags;
    }; /* size: 0x0004 */
  } /* size: 0x0004 */ u;
  /* 0x002c */ struct _HALP_DMA_TRANSLATION_ENTRY* NextMapping;
  /* 0x0030 */ unsigned char LogicalBounceBufferPremapped;
  /* 0x0031 */ char __PADDING__[7];
} HALP_DMA_TRANSLATION_ENTRY, *PHALP_DMA_TRANSLATION_ENTRY; /* size: 0x0038 */

typedef struct _HALP_EMERGENCY_LA_QUEUE_ENTRY
{
  /* 0x0000 */ struct _LIST_ENTRY ListEntry;
  /* 0x0008 */ enum _HALP_EMERGENCY_LA_QUEUE_TYPE EntryType;
} HALP_EMERGENCY_LA_QUEUE_ENTRY, *PHALP_EMERGENCY_LA_QUEUE_ENTRY; /* size: 0x000c */

typedef enum _HALP_EMERGENCY_LA_QUEUE_TYPE
{
  HalpDmaLegacyLaQueueEntry = 0,
  HalpDmaThinLaQueueEntry = 1,
  HalpDmaLaQueueEntryMax = 2,
} HALP_EMERGENCY_LA_QUEUE_TYPE, *PHALP_EMERGENCY_LA_QUEUE_TYPE;

typedef enum _HAL_DMA_CRASH_DUMP_REGISTER_TYPE
{
  HalDmaCrashDumpRegisterSet1 = 0,
  HalDmaCrashDumpRegisterSet2 = 1,
  HalDmaCrashDumpRegisterSetMax = 2,
} HAL_DMA_CRASH_DUMP_REGISTER_TYPE, *PHAL_DMA_CRASH_DUMP_REGISTER_TYPE;

typedef struct _HAL_HV_DMA_DOMAIN_INFO
{
  /* 0x0000 */ unsigned long DomainId;
  /* 0x0004 */ unsigned char IsStage1;
  /* 0x0005 */ char __PADDING__[3];
} HAL_HV_DMA_DOMAIN_INFO, *PHAL_HV_DMA_DOMAIN_INFO; /* size: 0x0008 */

typedef struct _HAL_HV_SVM_DEVICE_CAPABILITIES
{
  struct /* bitfield */
  {
    /* 0x0000 */ unsigned long SvmSupported : 1; /* bit position: 0 */
    /* 0x0000 */ unsigned long PciExecute : 1; /* bit position: 1 */
    /* 0x0000 */ unsigned long NoExecute : 1; /* bit position: 2 */
    /* 0x0000 */ unsigned long Reserved : 28; /* bit position: 3 */
    /* 0x0000 */ unsigned long OverflowPossible : 1; /* bit position: 31 */
  }; /* bitfield */
  /* 0x0004 */ unsigned long PasidCount;
  /* 0x0008 */ unsigned long IommuIndex;
} HAL_HV_SVM_DEVICE_CAPABILITIES, *PHAL_HV_SVM_DEVICE_CAPABILITIES; /* size: 0x000c */

typedef struct _HAL_HV_SVM_SYSTEM_CAPABILITIES
{
  struct /* bitfield */
  {
    /* 0x0000 */ unsigned long SvmSupported : 1; /* bit position: 0 */
    /* 0x0000 */ unsigned long GpaAlwaysValid : 1; /* bit position: 1 */
  }; /* bitfield */
  /* 0x0004 */ unsigned long MaxPasidSpaceCount;
  /* 0x0008 */ unsigned long MaxPasidSpacePasidCount;
  /* 0x000c */ unsigned long MaxPrqSize;
  /* 0x0010 */ unsigned long IommuCount;
  /* 0x0014 */ unsigned long MinIommuPasidCount;
} HAL_HV_SVM_SYSTEM_CAPABILITIES, *PHAL_HV_SVM_SYSTEM_CAPABILITIES; /* size: 0x0018 */

typedef enum _HAL_INIT_PHASE
{
  HalInitPhaseBspProcEarly = 0,
  HalInitPhaseBspProcEarlyMmReady = 1,
  HalInitPhaseBspProcEarlyTimerReady = 2,
  HalInitPhaseBspProcEarlyEnd = 3,
  HalInitPhasePnProcEarly = 4,
  HalInitPhasePnProcEarlyInterruptsReady = 5,
  HalInitPhasePnProcEarlyEnd = 6,
  HalInitPhaseBspSystemEarly = 7,
  HalInitPhaseBspSystemEarlyAcpiReady = 8,
  HalInitPhaseBspSystemEarlyHalExtensionsReady = 9,
  HalInitPhaseBspSystemEarlyInterruptsAlmostReady = 10,
  HalInitPhaseBspSystemEarlyIommusReady = 11,
  HalInitPhaseBspSystemEarlyInterruptsReady = 12,
  HalInitPhaseBspSystemEarlyDmaReady = 12,
  HalInitPhaseBspSystemEarlyProcReady = 13,
  HalInitPhaseBspSystemEarlyHwPerfCntReady = 14,
  HalInitPhaseBspSystemEarlyAllocationDone = 15,
  HalInitPhaseBspSystemEarlyEnd = 16,
  HalInitPhaseBspSystemLate = 17,
  HalInitPhaseBspSystemLateEnd = 18,
  HalInitPhasePnSystemLate = 19,
  HalInitPhasePnSystemLateEnd = 20,
  HalInitPhaseAllProcStartComplete = 21,
  HalInitPhaseAllProcStartCompleteEnd = 22,
  HalInitPhaseExPhase1Ready = 23,
  HalInitPhaseExPhase1ReadyEnd = 24,
  HalInitPhaseAcpiPdoStarted = 25,
  HalInitPhaseAcpiPdoStartedEnd = 26,
  HalInitPhaseReportResources = 27,
  HalInitPhaseReportResourcesEnd = 28,
  HalInitPhaseReportCoreSystemResources = 29,
  HalInitPhaseReportCoreSystemResourcesEnd = 30,
  HalInitPhaseLateSystemActions = 31,
  HalInitPhaseLateSystemActionsTelemetryReady = 32,
  HalInitPhaseLateSystemActionsEnd = 33,
} HAL_INIT_PHASE, *PHAL_INIT_PHASE;

typedef struct _HAL_INTEL_ENLIGHTENMENT_INFORMATION
{
  /* 0x0000 */ unsigned long Enlightenments;
  /* 0x0004 */ unsigned long HypervisorConnected;
  /* 0x0008 */ void* EndOfInterrupt /* function */;
  /* 0x000c */ void* ApicWriteIcr /* function */;
  /* 0x0010 */ unsigned long Reserved0;
  /* 0x0014 */ unsigned long SpinCountMask;
  /* 0x0018 */ void* LongSpinWait /* function */;
  /* 0x001c */ void* GetReferenceTime /* function */;
  /* 0x0020 */ void* SetSystemSleepProperty /* function */;
  /* 0x0024 */ void* EnterSleepState /* function */;
  /* 0x0028 */ void* NotifyDebugDeviceAvailable /* function */;
  /* 0x002c */ void* MapDeviceInterrupt /* function */;
  /* 0x0030 */ void* UnmapDeviceInterrupt /* function */;
  /* 0x0034 */ void* RetargetDeviceInterrupt /* function */;
  /* 0x0038 */ void* SetHpetConfig /* function */;
  /* 0x003c */ void* NotifyHpetEnabled /* function */;
  /* 0x0040 */ void* QueryAssociatedProcessors /* function */;
  /* 0x0044 */ void* ReadMultipleMsr /* function */;
  /* 0x0048 */ void* WriteMultipleMsr /* function */;
  /* 0x004c */ void* ReadCpuid /* function */;
  /* 0x0050 */ void* LpWritebackInvalidate /* function */;
  /* 0x0054 */ void* GetMachineCheckContext /* function */;
  /* 0x0058 */ void* SuspendPartition /* function */;
  /* 0x005c */ void* ResumePartition /* function */;
  /* 0x0060 */ void* SetSystemMachineCheckProperty /* function */;
  /* 0x0064 */ void* WheaErrorNotification /* function */;
  /* 0x0068 */ void* GetProcessorIndexFromVpIndex /* function */;
  /* 0x006c */ void* SyntheticClusterIpi /* function */;
  /* 0x0070 */ void* VpStartEnabled /* function */;
  /* 0x0074 */ void* StartVirtualProcessor /* function */;
  /* 0x0078 */ void* GetVpIndexFromApicId /* function */;
  /* 0x007c */ void* IumAccessPciDevice /* function */;
  /* 0x0080 */ void* IumEfiRuntimeService /* function */;
  /* 0x0084 */ void* SvmGetSystemCapabilities /* function */;
  /* 0x0088 */ void* SvmGetDeviceCapabilities /* function */;
  /* 0x008c */ void* SvmCreatePasidSpace /* function */;
  /* 0x0090 */ void* SvmSetPasidAddressSpace /* function */;
  /* 0x0094 */ void* SvmFlushPasid /* function */;
  /* 0x0098 */ void* SvmAttachPasidSpace /* function */;
  /* 0x009c */ void* SvmDetachPasidSpace /* function */;
  /* 0x00a0 */ void* SvmEnablePasid /* function */;
  /* 0x00a4 */ void* SvmDisablePasid /* function */;
  /* 0x00a8 */ void* SvmAcknowledgePageRequest /* function */;
  /* 0x00ac */ void* SvmCreatePrQueue /* function */;
  /* 0x00b0 */ void* SvmDeletePrQueue /* function */;
  /* 0x00b4 */ void* SvmClearPrqStalled /* function */;
  /* 0x00b8 */ void* SvmSetDeviceEnabled /* function */;
  /* 0x00bc */ void* HvDebuggerPowerHandler /* function */;
  /* 0x00c0 */ void* SetQpcBias /* function */;
  /* 0x00c4 */ void* GetQpcBias /* function */;
  /* 0x00c8 */ void* RegisterDeviceId /* function */;
  /* 0x00cc */ void* UnregisterDeviceId /* function */;
  /* 0x00d0 */ void* AllocateDeviceDomain /* function */;
  /* 0x00d4 */ void* AttachDeviceDomain /* function */;
  /* 0x00d8 */ void* DetachDeviceDomain /* function */;
  /* 0x00dc */ void* DeleteDeviceDomain /* function */;
  /* 0x00e0 */ void* MapDeviceLogicalRange /* function */;
  /* 0x00e4 */ void* UnmapDeviceLogicalRange /* function */;
  /* 0x00e8 */ void* MapDeviceSparsePages /* function */;
  /* 0x00ec */ void* UnmapDeviceSparsePages /* function */;
  /* 0x00f0 */ void* GetDmaGuardEnabled /* function */;
  /* 0x00f4 */ void* UpdateMicrocode /* function */;
  /* 0x00f8 */ void* GetSintMessage /* function */;
} HAL_INTEL_ENLIGHTENMENT_INFORMATION, *PHAL_INTEL_ENLIGHTENMENT_INFORMATION; /* size: 0x00fc */

typedef struct _HARDWARE_PTE
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned __int64 Valid : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned __int64 Write : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned __int64 Owner : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned __int64 WriteThrough : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned __int64 CacheDisable : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned __int64 Accessed : 1; /* bit position: 5 */
      /* 0x0000 */ unsigned __int64 Dirty : 1; /* bit position: 6 */
      /* 0x0000 */ unsigned __int64 LargePage : 1; /* bit position: 7 */
      /* 0x0000 */ unsigned __int64 Global : 1; /* bit position: 8 */
      /* 0x0000 */ unsigned __int64 CopyOnWrite : 1; /* bit position: 9 */
      /* 0x0000 */ unsigned __int64 Prototype : 1; /* bit position: 10 */
      /* 0x0000 */ unsigned __int64 reserved0 : 1; /* bit position: 11 */
      /* 0x0000 */ unsigned __int64 PageFrameNumber : 26; /* bit position: 12 */
      /* 0x0000 */ unsigned __int64 reserved1 : 25; /* bit position: 38 */
      /* 0x0000 */ unsigned __int64 NoExecute : 1; /* bit position: 63 */
    }; /* bitfield */
    struct
    {
      /* 0x0000 */ unsigned long LowPart;
      /* 0x0004 */ unsigned long HighPart;
    }; /* size: 0x0008 */
  }; /* size: 0x0008 */
} HARDWARE_PTE, *PHARDWARE_PTE; /* size: 0x0008 */

typedef struct _INITIAL_PRIVILEGE_SET
{
  /* 0x0000 */ unsigned long PrivilegeCount;
  /* 0x0004 */ unsigned long Control;
  /* 0x0008 */ struct _LUID_AND_ATTRIBUTES Privilege[3];
} INITIAL_PRIVILEGE_SET, *PINITIAL_PRIVILEGE_SET; /* size: 0x002c */

typedef struct _INTERFACE
{
  /* 0x0000 */ unsigned short Size;
  /* 0x0002 */ unsigned short Version;
  /* 0x0004 */ void* Context;
  /* 0x0008 */ void* InterfaceReference /* function */;
  /* 0x000c */ void* InterfaceDereference /* function */;
} INTERFACE, *PINTERFACE; /* size: 0x0010 */

typedef enum _INTERFACE_TYPE
{
  InterfaceTypeUndefined = -1,
  Internal = 0,
  Isa = 1,
  Eisa = 2,
  MicroChannel = 3,
  TurboChannel = 4,
  PCIBus = 5,
  VMEBus = 6,
  NuBus = 7,
  PCMCIABus = 8,
  CBus = 9,
  MPIBus = 10,
  MPSABus = 11,
  ProcessorInternal = 12,
  InternalPowerBus = 13,
  PNPISABus = 14,
  PNPBus = 15,
  Vmcs = 16,
  ACPIBus = 17,
  MaximumInterfaceType = 18,
} INTERFACE_TYPE, *PINTERFACE_TYPE;

typedef struct _INTERRUPT_FUNCTION_TABLE
{
  /* 0x0000 */ void* InitializeLocalUnit /* function */;
  /* 0x0004 */ void* InitializeIoUnit /* function */;
  /* 0x0008 */ void* SetPriority /* function */;
  /* 0x000c */ void* GetLocalUnitError /* function */;
  /* 0x0010 */ void* ClearLocalUnitError /* function */;
  /* 0x0014 */ void* GetLogicalId /* function */;
  /* 0x0018 */ void* SetLogicalId /* function */;
  /* 0x001c */ void* AcceptAndGetSource /* function */;
  /* 0x0020 */ void* EndOfInterrupt /* function */;
  /* 0x0024 */ void* FastEndOfInterrupt /* function */;
  /* 0x0028 */ void* SetLineState /* function */;
  /* 0x002c */ void* RequestInterrupt /* function */;
  /* 0x0030 */ void* StartProcessor /* function */;
  /* 0x0034 */ void* GenerateMessage /* function */;
  /* 0x0038 */ void* ConvertId /* function */;
  /* 0x003c */ void* SaveLocalInterrupts /* function */;
  /* 0x0040 */ void* ReplayLocalInterrupts /* function */;
  /* 0x0044 */ void* DeinitializeLocalUnit /* function */;
  /* 0x0048 */ void* DeinitializeIoUnit /* function */;
  /* 0x004c */ void* QueryAndGetSource /* function */;
  /* 0x0050 */ void* DeactivateInterrupt /* function */;
  /* 0x0054 */ void* DirectedEndOfInterrupt /* function */;
  /* 0x0058 */ void* QueryLocalUnitInfo /* function */;
} INTERRUPT_FUNCTION_TABLE, *PINTERRUPT_FUNCTION_TABLE; /* size: 0x005c */

typedef struct _INTERRUPT_LINE
{
  /* 0x0000 */ unsigned long UnitId;
  /* 0x0004 */ long Line;
} INTERRUPT_LINE, *PINTERRUPT_LINE; /* size: 0x0008 */

typedef struct _INTERRUPT_LINE_STATE
{
  /* 0x0000 */ enum _KINTERRUPT_POLARITY Polarity;
  /* 0x0004 */ unsigned char EmulateActiveBoth;
  /* 0x0008 */ enum _KINTERRUPT_MODE TriggerMode;
  /* 0x000c */ unsigned long Flags;
  /* 0x0010 */ struct _INTERRUPT_LINE Routing;
  /* 0x0018 */ struct _INTERRUPT_TARGET ProcessorTarget;
  /* 0x0030 */ unsigned long Vector;
  /* 0x0034 */ unsigned long Priority;
} INTERRUPT_LINE_STATE, *PINTERRUPT_LINE_STATE; /* size: 0x0038 */

typedef enum _INTERRUPT_PROBLEM
{
  InterruptProblemNone = 0,
  InterruptProblemMadtParsingFailure = 1,
  InterruptProblemNoControllersFound = 2,
  InterruptProblemFailedDiscovery = 3,
  InterruptProblemInitializeLocalUnitFailed = 4,
  InterruptProblemInitializeIoUnitFailed = 5,
  InterruptProblemSetLogicalIdFailed = 6,
  InterruptProblemSetLineStateFailed = 7,
  InterruptProblemGenerateMessageFailed = 8,
  InterruptProblemConvertIdFailed = 9,
  InterruptProblemCmciSetupFailed = 10,
  InterruptProblemQueryMaxProcessorsCalledTooEarly = 11,
  InterruptProblemProcessorReset = 12,
  InterruptProblemStartProcessorFailed = 13,
  InterruptProblemProcessorNotAlive = 14,
  InterruptProblemLowerIrqlViolation = 15,
  InterruptProblemInvalidIrql = 16,
  InterruptProblemNoSuchController = 17,
  InterruptProblemNoSuchLines = 18,
  InterruptProblemBadConnectionData = 19,
  InterruptProblemBadRoutingData = 20,
  InterruptProblemInvalidProcessor = 21,
  InterruptProblemFailedToAttainTarget = 22,
  InterruptProblemUnsupportedWiringConfiguration = 23,
  InterruptProblemSpareAlreadyStarted = 24,
  InterruptProblemClusterNotFullyReplaced = 25,
  InterruptProblemNewClusterAlreadyActive = 26,
  InterruptProblemNewClusterTooLarge = 27,
  InterruptProblemCannotHardwareQuiesce = 28,
  InterruptProblemIpiDestinationUpdateFailed = 29,
  InterruptProblemNoMemory = 30,
  InterruptProblemNoIrtEntries = 31,
  InterruptProblemConnectionDataBaitAndSwitch = 32,
  InterruptProblemInvalidLogicalFlatId = 33,
  InterruptProblemDeinitializeLocalUnitFailed = 34,
  InterruptProblemDeinitializeIoUnitFailed = 35,
  InterruptProblemMismatchedThermalLvtIsr = 36,
  InterruptProblemHvRetargetFailed = 37,
  InterruptProblemDeferredErrorSetupFailed = 38,
} INTERRUPT_PROBLEM, *PINTERRUPT_PROBLEM;

typedef enum _INTERRUPT_RESULT
{
  InterruptBeginFatalError = 0,
  InterruptBeginLine = 1,
  InterruptBeginSpurious = 2,
  InterruptBeginVector = 3,
  InterruptBeginNone = 4,
} INTERRUPT_RESULT, *PINTERRUPT_RESULT;

typedef struct _INTERRUPT_TARGET
{
  /* 0x0000 */ enum _INTERRUPT_TARGET_TYPE Target;
  union
  {
    /* 0x0008 */ unsigned long PhysicalTarget;
    /* 0x0008 */ unsigned long LogicalFlatTarget;
    /* 0x0008 */ unsigned long RemapIndex;
    struct
    {
      /* 0x0008 */ unsigned long ClusterId;
      /* 0x000c */ unsigned long ClusterMask;
    }; /* size: 0x0008 */
    struct
    {
      /* 0x0008 */ unsigned long Low32;
      /* 0x000c */ unsigned long High32;
      /* 0x0010 */ unsigned __int64 InterruptData;
    } /* size: 0x0010 */ HypervisorTarget;
  }; /* size: 0x0010 */
} INTERRUPT_TARGET, *PINTERRUPT_TARGET; /* size: 0x0018 */

typedef enum _INTERRUPT_TARGET_TYPE
{
  InterruptTargetInvalid = 0,
  InterruptTargetAllIncludingSelf = 1,
  InterruptTargetAllExcludingSelf = 2,
  InterruptTargetSelfOnly = 3,
  InterruptTargetPhysical = 4,
  InterruptTargetLogicalFlat = 5,
  InterruptTargetLogicalClustered = 6,
  InterruptTargetRemapIndex = 7,
  InterruptTargetHypervisor = 8,
} INTERRUPT_TARGET_TYPE, *PINTERRUPT_TARGET_TYPE;

typedef struct _IOAPIC
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned char IOAPICID;
  /* 0x0003 */ unsigned char Reserved;
  /* 0x0004 */ unsigned long IOAPICAddress;
  /* 0x0008 */ unsigned long SystemVectorBase;
} IOAPIC, *PIOAPIC; /* size: 0x000c */

typedef struct _IOSAPIC
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned char IOSAPICID;
  /* 0x0003 */ unsigned char Reserved;
  /* 0x0004 */ unsigned long SystemVectorBase;
  /* 0x0008 */ unsigned long IOSAPICAddress;
} IOSAPIC, *PIOSAPIC; /* size: 0x000c */

typedef enum _IO_ALLOCATION_ACTION
{
  KeepObject = 1,
  DeallocateObject = 2,
  DeallocateObjectKeepRegisters = 3,
} IO_ALLOCATION_ACTION, *PIO_ALLOCATION_ACTION;

typedef struct _IO_APIC_DATA
{
  /* 0x0000 */ unsigned __int64 PhysicalAddress;
  /* 0x0008 */ unsigned long Identifier;
  /* 0x000c */ struct _IO_APIC_REGISTERS* BaseAddress;
  /* 0x0010 */ unsigned char Version;
  /* 0x0011 */ unsigned char PinCount;
  /* 0x0012 */ unsigned char Initialized;
  /* 0x0013 */ unsigned char InitializedFirstLocalUnit;
  /* 0x0014 */ unsigned long GsiBase;
  /* 0x0018 */ unsigned long CmciRegister;
  /* 0x001c */ unsigned long DeferredErrorRegister;
  /* 0x0020 */ unsigned char IoUnitMissing;
  /* 0x0021 */ char __PADDING__[7];
} IO_APIC_DATA, *PIO_APIC_DATA; /* size: 0x0028 */

typedef struct _IO_APIC_REGISTERS
{
  /* 0x0000 */ volatile unsigned long RegisterIndex;
  /* 0x0004 */ volatile unsigned long Reserved1[3];
  /* 0x0010 */ volatile unsigned long RegisterValue;
  /* 0x0014 */ volatile unsigned long Reserved2[11];
  /* 0x0040 */ volatile unsigned long EndOfInterrupt;
} IO_APIC_REGISTERS, *PIO_APIC_REGISTERS; /* size: 0x0044 */

typedef struct _IO_COMPLETION_CONTEXT
{
  /* 0x0000 */ void* Port;
  /* 0x0004 */ void* Key;
} IO_COMPLETION_CONTEXT, *PIO_COMPLETION_CONTEXT; /* size: 0x0008 */

typedef struct _IO_DRIVER_CREATE_CONTEXT
{
  /* 0x0000 */ short Size;
  /* 0x0004 */ struct _ECP_LIST* ExtraCreateParameter;
  /* 0x0008 */ void* DeviceObjectHint;
  /* 0x000c */ struct _TXN_PARAMETER_BLOCK* TxnParameters;
  /* 0x0010 */ struct _EJOB* SiloContext;
} IO_DRIVER_CREATE_CONTEXT, *PIO_DRIVER_CREATE_CONTEXT; /* size: 0x0014 */

typedef struct _IO_NMISOURCE
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Flags;
  /* 0x0004 */ unsigned long GlobalSystemInterruptVector;
} IO_NMISOURCE, *PIO_NMISOURCE; /* size: 0x0008 */

typedef struct _IO_RESOURCE_DESCRIPTOR
{
  /* 0x0000 */ unsigned char Option;
  /* 0x0001 */ unsigned char Type;
  /* 0x0002 */ unsigned char ShareDisposition;
  /* 0x0003 */ unsigned char Spare1;
  /* 0x0004 */ unsigned short Flags;
  /* 0x0006 */ unsigned short Spare2;
  union
  {
    union
    {
      struct
      {
        /* 0x0008 */ unsigned long Length;
        /* 0x000c */ unsigned long Alignment;
        /* 0x0010 */ union _LARGE_INTEGER MinimumAddress;
        /* 0x0018 */ union _LARGE_INTEGER MaximumAddress;
      } /* size: 0x0018 */ Port;
      struct
      {
        /* 0x0008 */ unsigned long Length;
        /* 0x000c */ unsigned long Alignment;
        /* 0x0010 */ union _LARGE_INTEGER MinimumAddress;
        /* 0x0018 */ union _LARGE_INTEGER MaximumAddress;
      } /* size: 0x0018 */ Memory;
      struct
      {
        /* 0x0008 */ unsigned long MinimumVector;
        /* 0x000c */ unsigned long MaximumVector;
        /* 0x0010 */ unsigned short AffinityPolicy;
        /* 0x0012 */ unsigned short Group;
        /* 0x0014 */ enum _IRQ_PRIORITY PriorityPolicy;
        /* 0x0018 */ unsigned long TargetedProcessors;
      } /* size: 0x0014 */ Interrupt;
      struct
      {
        /* 0x0008 */ unsigned long MinimumChannel;
        /* 0x000c */ unsigned long MaximumChannel;
      } /* size: 0x0008 */ Dma;
      struct
      {
        /* 0x0008 */ unsigned long RequestLine;
        /* 0x000c */ unsigned long Reserved;
        /* 0x0010 */ unsigned long Channel;
        /* 0x0014 */ unsigned long TransferWidth;
      } /* size: 0x0010 */ DmaV3;
      struct
      {
        /* 0x0008 */ unsigned long Length;
        /* 0x000c */ unsigned long Alignment;
        /* 0x0010 */ union _LARGE_INTEGER MinimumAddress;
        /* 0x0018 */ union _LARGE_INTEGER MaximumAddress;
      } /* size: 0x0018 */ Generic;
      struct
      {
        /* 0x0008 */ unsigned long Data[3];
      } /* size: 0x000c */ DevicePrivate;
      struct
      {
        /* 0x0008 */ unsigned long Length;
        /* 0x000c */ unsigned long MinBusNumber;
        /* 0x0010 */ unsigned long MaxBusNumber;
        /* 0x0014 */ unsigned long Reserved;
      } /* size: 0x0010 */ BusNumber;
      struct
      {
        /* 0x0008 */ unsigned long Priority;
        /* 0x000c */ unsigned long Reserved1;
        /* 0x0010 */ unsigned long Reserved2;
      } /* size: 0x000c */ ConfigData;
      struct
      {
        /* 0x0008 */ unsigned long Length40;
        /* 0x000c */ unsigned long Alignment40;
        /* 0x0010 */ union _LARGE_INTEGER MinimumAddress;
        /* 0x0018 */ union _LARGE_INTEGER MaximumAddress;
      } /* size: 0x0018 */ Memory40;
      struct
      {
        /* 0x0008 */ unsigned long Length48;
        /* 0x000c */ unsigned long Alignment48;
        /* 0x0010 */ union _LARGE_INTEGER MinimumAddress;
        /* 0x0018 */ union _LARGE_INTEGER MaximumAddress;
      } /* size: 0x0018 */ Memory48;
      struct
      {
        /* 0x0008 */ unsigned long Length64;
        /* 0x000c */ unsigned long Alignment64;
        /* 0x0010 */ union _LARGE_INTEGER MinimumAddress;
        /* 0x0018 */ union _LARGE_INTEGER MaximumAddress;
      } /* size: 0x0018 */ Memory64;
      struct
      {
        /* 0x0008 */ unsigned char Class;
        /* 0x0009 */ unsigned char Type;
        /* 0x000a */ unsigned char Reserved1;
        /* 0x000b */ unsigned char Reserved2;
        /* 0x000c */ unsigned long IdLowPart;
        /* 0x0010 */ unsigned long IdHighPart;
      } /* size: 0x000c */ Connection;
    }; /* size: 0x0018 */
  } /* size: 0x0018 */ u;
} IO_RESOURCE_DESCRIPTOR, *PIO_RESOURCE_DESCRIPTOR; /* size: 0x0020 */

typedef struct _IO_RESOURCE_LIST
{
  /* 0x0000 */ unsigned short Version;
  /* 0x0002 */ unsigned short Revision;
  /* 0x0004 */ unsigned long Count;
  /* 0x0008 */ struct _IO_RESOURCE_DESCRIPTOR Descriptors[1];
} IO_RESOURCE_LIST, *PIO_RESOURCE_LIST; /* size: 0x0028 */

typedef struct _IO_RESOURCE_REQUIREMENTS_LIST
{
  /* 0x0000 */ unsigned long ListSize;
  /* 0x0004 */ enum _INTERFACE_TYPE InterfaceType;
  /* 0x0008 */ unsigned long BusNumber;
  /* 0x000c */ unsigned long SlotNumber;
  /* 0x0010 */ unsigned long Reserved[3];
  /* 0x001c */ unsigned long AlternativeLists;
  /* 0x0020 */ struct _IO_RESOURCE_LIST List[1];
} IO_RESOURCE_REQUIREMENTS_LIST, *PIO_RESOURCE_REQUIREMENTS_LIST; /* size: 0x0048 */

typedef struct _IO_SECURITY_CONTEXT
{
  /* 0x0000 */ struct _SECURITY_QUALITY_OF_SERVICE* SecurityQos;
  /* 0x0004 */ struct _ACCESS_STATE* AccessState;
  /* 0x0008 */ unsigned long DesiredAccess;
  /* 0x000c */ unsigned long FullCreateOptions;
} IO_SECURITY_CONTEXT, *PIO_SECURITY_CONTEXT; /* size: 0x0010 */

typedef struct _IO_STACK_LOCATION
{
  /* 0x0000 */ unsigned char MajorFunction;
  /* 0x0001 */ unsigned char MinorFunction;
  /* 0x0002 */ unsigned char Flags;
  /* 0x0003 */ unsigned char Control;
  union
  {
    union
    {
      struct
      {
        /* 0x0004 */ struct _IO_SECURITY_CONTEXT* SecurityContext;
        /* 0x0008 */ unsigned long Options;
        /* 0x000c */ unsigned short FileAttributes;
        /* 0x000e */ unsigned short ShareAccess;
        /* 0x0010 */ unsigned long EaLength;
      } /* size: 0x0010 */ Create;
      struct
      {
        /* 0x0004 */ struct _IO_SECURITY_CONTEXT* SecurityContext;
        /* 0x0008 */ unsigned long Options;
        /* 0x000c */ unsigned short Reserved;
        /* 0x000e */ unsigned short ShareAccess;
        /* 0x0010 */ struct _NAMED_PIPE_CREATE_PARAMETERS* Parameters;
      } /* size: 0x0010 */ CreatePipe;
      struct
      {
        /* 0x0004 */ struct _IO_SECURITY_CONTEXT* SecurityContext;
        /* 0x0008 */ unsigned long Options;
        /* 0x000c */ unsigned short Reserved;
        /* 0x000e */ unsigned short ShareAccess;
        /* 0x0010 */ struct _MAILSLOT_CREATE_PARAMETERS* Parameters;
      } /* size: 0x0010 */ CreateMailslot;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ unsigned long Key;
        /* 0x000c */ union _LARGE_INTEGER ByteOffset;
      } /* size: 0x0010 */ Read;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ unsigned long Key;
        /* 0x000c */ union _LARGE_INTEGER ByteOffset;
      } /* size: 0x0010 */ Write;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ struct _UNICODE_STRING* FileName;
        /* 0x000c */ enum _FILE_INFORMATION_CLASS FileInformationClass;
        /* 0x0010 */ unsigned long FileIndex;
      } /* size: 0x0010 */ QueryDirectory;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ unsigned long CompletionFilter;
      } /* size: 0x0008 */ NotifyDirectory;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ unsigned long CompletionFilter;
        /* 0x000c */ enum _DIRECTORY_NOTIFY_INFORMATION_CLASS DirectoryNotifyInformationClass;
      } /* size: 0x000c */ NotifyDirectoryEx;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ enum _FILE_INFORMATION_CLASS FileInformationClass;
      } /* size: 0x0008 */ QueryFile;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ enum _FILE_INFORMATION_CLASS FileInformationClass;
        /* 0x000c */ struct _FILE_OBJECT* FileObject;
        union
        {
          struct
          {
            /* 0x0010 */ unsigned char ReplaceIfExists;
            /* 0x0011 */ unsigned char AdvanceOnly;
          }; /* size: 0x0002 */
          /* 0x0010 */ unsigned long ClusterCount;
          /* 0x0010 */ void* DeleteHandle;
        }; /* size: 0x0004 */
      } /* size: 0x0010 */ SetFile;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ void* EaList;
        /* 0x000c */ unsigned long EaListLength;
        /* 0x0010 */ unsigned long EaIndex;
      } /* size: 0x0010 */ QueryEa;
      struct
      {
        /* 0x0004 */ unsigned long Length;
      } /* size: 0x0004 */ SetEa;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ enum _FSINFOCLASS FsInformationClass;
      } /* size: 0x0008 */ QueryVolume;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ enum _FSINFOCLASS FsInformationClass;
      } /* size: 0x0008 */ SetVolume;
      struct
      {
        /* 0x0004 */ unsigned long OutputBufferLength;
        /* 0x0008 */ unsigned long InputBufferLength;
        /* 0x000c */ unsigned long FsControlCode;
        /* 0x0010 */ void* Type3InputBuffer;
      } /* size: 0x0010 */ FileSystemControl;
      struct
      {
        /* 0x0004 */ union _LARGE_INTEGER* Length;
        /* 0x0008 */ unsigned long Key;
        /* 0x000c */ union _LARGE_INTEGER ByteOffset;
      } /* size: 0x0010 */ LockControl;
      struct
      {
        /* 0x0004 */ unsigned long OutputBufferLength;
        /* 0x0008 */ unsigned long InputBufferLength;
        /* 0x000c */ unsigned long IoControlCode;
        /* 0x0010 */ void* Type3InputBuffer;
      } /* size: 0x0010 */ DeviceIoControl;
      struct
      {
        /* 0x0004 */ unsigned long SecurityInformation;
        /* 0x0008 */ unsigned long Length;
      } /* size: 0x0008 */ QuerySecurity;
      struct
      {
        /* 0x0004 */ unsigned long SecurityInformation;
        /* 0x0008 */ void* SecurityDescriptor;
      } /* size: 0x0008 */ SetSecurity;
      struct
      {
        /* 0x0004 */ struct _VPB* Vpb;
        /* 0x0008 */ struct _DEVICE_OBJECT* DeviceObject;
      } /* size: 0x0008 */ MountVolume;
      struct
      {
        /* 0x0004 */ struct _VPB* Vpb;
        /* 0x0008 */ struct _DEVICE_OBJECT* DeviceObject;
      } /* size: 0x0008 */ VerifyVolume;
      struct
      {
        /* 0x0004 */ struct _SCSI_REQUEST_BLOCK* Srb;
      } /* size: 0x0004 */ Scsi;
      struct
      {
        /* 0x0004 */ unsigned long Length;
        /* 0x0008 */ void* StartSid;
        /* 0x000c */ struct _FILE_GET_QUOTA_INFORMATION* SidList;
        /* 0x0010 */ unsigned long SidListLength;
      } /* size: 0x0010 */ QueryQuota;
      struct
      {
        /* 0x0004 */ unsigned long Length;
      } /* size: 0x0004 */ SetQuota;
      struct
      {
        /* 0x0004 */ enum _DEVICE_RELATION_TYPE Type;
      } /* size: 0x0004 */ QueryDeviceRelations;
      struct
      {
        /* 0x0004 */ const struct _GUID* InterfaceType;
        /* 0x0008 */ unsigned short Size;
        /* 0x000a */ unsigned short Version;
        /* 0x000c */ struct _INTERFACE* Interface;
        /* 0x0010 */ void* InterfaceSpecificData;
      } /* size: 0x0010 */ QueryInterface;
      struct
      {
        /* 0x0004 */ struct _DEVICE_CAPABILITIES* Capabilities;
      } /* size: 0x0004 */ DeviceCapabilities;
      struct
      {
        /* 0x0004 */ struct _IO_RESOURCE_REQUIREMENTS_LIST* IoResourceRequirementList;
      } /* size: 0x0004 */ FilterResourceRequirements;
      struct
      {
        /* 0x0004 */ unsigned long WhichSpace;
        /* 0x0008 */ void* Buffer;
        /* 0x000c */ unsigned long Offset;
        /* 0x0010 */ unsigned long Length;
      } /* size: 0x0010 */ ReadWriteConfig;
      struct
      {
        /* 0x0004 */ unsigned char Lock;
      } /* size: 0x0001 */ SetLock;
      struct
      {
        /* 0x0004 */ enum BUS_QUERY_ID_TYPE IdType;
      } /* size: 0x0004 */ QueryId;
      struct
      {
        /* 0x0004 */ enum DEVICE_TEXT_TYPE DeviceTextType;
        /* 0x0008 */ unsigned long LocaleId;
      } /* size: 0x0008 */ QueryDeviceText;
      struct
      {
        /* 0x0004 */ unsigned char InPath;
        /* 0x0005 */ unsigned char Reserved[3];
        /* 0x0008 */ enum _DEVICE_USAGE_NOTIFICATION_TYPE Type;
      } /* size: 0x0008 */ UsageNotification;
      struct
      {
        /* 0x0004 */ enum _SYSTEM_POWER_STATE PowerState;
      } /* size: 0x0004 */ WaitWake;
      struct
      {
        /* 0x0004 */ struct _POWER_SEQUENCE* PowerSequence;
      } /* size: 0x0004 */ PowerSequence;
      struct
      {
        union
        {
          /* 0x0004 */ unsigned long SystemContext;
          /* 0x0004 */ struct _SYSTEM_POWER_STATE_CONTEXT SystemPowerStateContext;
        }; /* size: 0x0004 */
        /* 0x0008 */ enum _POWER_STATE_TYPE Type;
        /* 0x000c */ union _POWER_STATE State;
        /* 0x0010 */ enum POWER_ACTION ShutdownType;
      } /* size: 0x0010 */ Power;
      struct
      {
        /* 0x0004 */ struct _CM_RESOURCE_LIST* AllocatedResources;
        /* 0x0008 */ struct _CM_RESOURCE_LIST* AllocatedResourcesTranslated;
      } /* size: 0x0008 */ StartDevice;
      struct
      {
        /* 0x0004 */ unsigned long ProviderId;
        /* 0x0008 */ void* DataPath;
        /* 0x000c */ unsigned long BufferSize;
        /* 0x0010 */ void* Buffer;
      } /* size: 0x0010 */ WMI;
      struct
      {
        /* 0x0004 */ void* Argument1;
        /* 0x0008 */ void* Argument2;
        /* 0x000c */ void* Argument3;
        /* 0x0010 */ void* Argument4;
      } /* size: 0x0010 */ Others;
    }; /* size: 0x0010 */
  } /* size: 0x0010 */ Parameters;
  /* 0x0014 */ struct _DEVICE_OBJECT* DeviceObject;
  /* 0x0018 */ struct _FILE_OBJECT* FileObject;
  /* 0x001c */ void* CompletionRoutine /* function */;
  /* 0x0020 */ void* Context;
} IO_STACK_LOCATION, *PIO_STACK_LOCATION; /* size: 0x0024 */

typedef struct _IO_STATUS_BLOCK
{
  union
  {
    /* 0x0000 */ long Status;
    /* 0x0000 */ void* Pointer;
  }; /* size: 0x0004 */
  /* 0x0004 */ unsigned long Information;
} IO_STATUS_BLOCK, *PIO_STATUS_BLOCK; /* size: 0x0008 */

struct _IO_TIMER;

typedef struct _IRP
{
  /* 0x0000 */ short Type;
  /* 0x0002 */ unsigned short Size;
  /* 0x0004 */ struct _MDL* MdlAddress;
  /* 0x0008 */ unsigned long Flags;
  union
  {
    union
    {
      /* 0x000c */ struct _IRP* MasterIrp;
      /* 0x000c */ long IrpCount;
      /* 0x000c */ void* SystemBuffer;
    }; /* size: 0x0004 */
  } /* size: 0x0004 */ AssociatedIrp;
  /* 0x0010 */ struct _LIST_ENTRY ThreadListEntry;
  /* 0x0018 */ struct _IO_STATUS_BLOCK IoStatus;
  /* 0x0020 */ char RequestorMode;
  /* 0x0021 */ unsigned char PendingReturned;
  /* 0x0022 */ char StackCount;
  /* 0x0023 */ char CurrentLocation;
  /* 0x0024 */ unsigned char Cancel;
  /* 0x0025 */ unsigned char CancelIrql;
  /* 0x0026 */ char ApcEnvironment;
  /* 0x0027 */ unsigned char AllocationFlags;
  /* 0x0028 */ struct _IO_STATUS_BLOCK* UserIosb;
  /* 0x002c */ struct _KEVENT* UserEvent;
  union
  {
    union
    {
      struct
      {
        union
        {
          /* 0x0030 */ void* UserApcRoutine /* function */;
          /* 0x0030 */ void* IssuingProcess;
        }; /* size: 0x0004 */
        /* 0x0034 */ void* UserApcContext;
      } /* size: 0x0008 */ AsynchronousParameters;
      /* 0x0030 */ union _LARGE_INTEGER AllocationSize;
    }; /* size: 0x0008 */
  } /* size: 0x0008 */ Overlay;
  /* 0x0038 */ void* CancelRoutine /* function */;
  /* 0x003c */ void* UserBuffer;
  union
  {
    union
    {
      struct
      {
        union
        {
          /* 0x0040 */ struct _KDEVICE_QUEUE_ENTRY DeviceQueueEntry;
          /* 0x0040 */ void* DriverContext[4];
        }; /* size: 0x0010 */
        /* 0x0050 */ struct _ETHREAD* Thread;
        /* 0x0054 */ char* AuxiliaryBuffer;
        /* 0x0058 */ struct _LIST_ENTRY ListEntry;
        union
        {
          /* 0x0060 */ struct _IO_STACK_LOCATION* CurrentStackLocation;
          /* 0x0060 */ unsigned long PacketType;
        }; /* size: 0x0004 */
        /* 0x0064 */ struct _FILE_OBJECT* OriginalFileObject;
      } /* size: 0x0028 */ Overlay;
      /* 0x0040 */ struct _KAPC Apc;
      /* 0x0040 */ void* CompletionKey;
    }; /* size: 0x0030 */
  } /* size: 0x0030 */ Tail;
} IRP, *PIRP; /* size: 0x0070 */

typedef enum _IRQ_PRIORITY
{
  IrqPriorityUndefined = 0,
  IrqPriorityLow = 1,
  IrqPriorityNormal = 2,
  IrqPriorityHigh = 3,
} IRQ_PRIORITY, *PIRQ_PRIORITY;

typedef struct _ISA_VECTOR
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned char Bus;
  /* 0x0003 */ unsigned char Source;
  /* 0x0004 */ unsigned long GlobalSystemInterruptVector;
  /* 0x0008 */ unsigned short Flags;
} ISA_VECTOR, *PISA_VECTOR; /* size: 0x000a */

typedef struct _KAFFINITY_EX
{
  /* 0x0000 */ unsigned short Count;
  /* 0x0002 */ unsigned short Size;
  /* 0x0004 */ unsigned long Reserved;
  /* 0x0008 */ unsigned long Bitmap[1];
} KAFFINITY_EX, *PKAFFINITY_EX; /* size: 0x000c */

typedef struct _KAPC
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char SpareByte0;
  /* 0x0002 */ unsigned char Size;
  /* 0x0003 */ unsigned char SpareByte1;
  /* 0x0004 */ unsigned long SpareLong0;
  /* 0x0008 */ struct _KTHREAD* Thread;
  /* 0x000c */ struct _LIST_ENTRY ApcListEntry;
  /* 0x0014 */ void* Reserved[3];
  /* 0x0020 */ void* NormalContext;
  /* 0x0024 */ void* SystemArgument1;
  /* 0x0028 */ void* SystemArgument2;
  /* 0x002c */ char ApcStateIndex;
  /* 0x002d */ char ApcMode;
  /* 0x002e */ unsigned char Inserted;
  /* 0x002f */ char __PADDING__[1];
} KAPC, *PKAPC; /* size: 0x0030 */

typedef struct _KDEVICE_QUEUE
{
  /* 0x0000 */ short Type;
  /* 0x0002 */ short Size;
  /* 0x0004 */ struct _LIST_ENTRY DeviceListHead;
  /* 0x000c */ unsigned long Lock;
  /* 0x0010 */ unsigned char Busy;
  /* 0x0011 */ char __PADDING__[3];
} KDEVICE_QUEUE, *PKDEVICE_QUEUE; /* size: 0x0014 */

typedef struct _KDEVICE_QUEUE_ENTRY
{
  /* 0x0000 */ struct _LIST_ENTRY DeviceListEntry;
  /* 0x0008 */ unsigned long SortKey;
  /* 0x000c */ unsigned char Inserted;
  /* 0x000d */ char __PADDING__[3];
} KDEVICE_QUEUE_ENTRY, *PKDEVICE_QUEUE_ENTRY; /* size: 0x0010 */

typedef struct _KDPC
{
  union
  {
    /* 0x0000 */ unsigned long TargetInfoAsUlong;
    struct
    {
      /* 0x0000 */ unsigned char Type;
      /* 0x0001 */ unsigned char Importance;
      /* 0x0002 */ volatile unsigned short Number;
    }; /* size: 0x0004 */
  }; /* size: 0x0004 */
  /* 0x0004 */ struct _SINGLE_LIST_ENTRY DpcListEntry;
  /* 0x0008 */ unsigned long ProcessorHistory;
  /* 0x000c */ void* DeferredRoutine /* function */;
  /* 0x0010 */ void* DeferredContext;
  /* 0x0014 */ void* SystemArgument1;
  /* 0x0018 */ void* SystemArgument2;
  /* 0x001c */ void* DpcData;
} KDPC, *PKDPC; /* size: 0x0020 */

typedef struct _KEVENT
{
  /* 0x0000 */ struct _DISPATCHER_HEADER Header;
} KEVENT, *PKEVENT; /* size: 0x0010 */

typedef struct _KGDTENTRY
{
  /* 0x0000 */ unsigned short LimitLow;
  /* 0x0002 */ unsigned short BaseLow;
  union
  {
    union
    {
      struct
      {
        /* 0x0004 */ unsigned char BaseMid;
        /* 0x0005 */ unsigned char Flags1;
        /* 0x0006 */ unsigned char Flags2;
        /* 0x0007 */ unsigned char BaseHi;
      } /* size: 0x0004 */ Bytes;
      struct
      {
        struct /* bitfield */
        {
          /* 0x0004 */ unsigned long BaseMid : 8; /* bit position: 0 */
          /* 0x0004 */ unsigned long Type : 5; /* bit position: 8 */
          /* 0x0004 */ unsigned long Dpl : 2; /* bit position: 13 */
          /* 0x0004 */ unsigned long Pres : 1; /* bit position: 15 */
          /* 0x0004 */ unsigned long LimitHi : 4; /* bit position: 16 */
          /* 0x0004 */ unsigned long Sys : 1; /* bit position: 20 */
          /* 0x0004 */ unsigned long Reserved_0 : 1; /* bit position: 21 */
          /* 0x0004 */ unsigned long Default_Big : 1; /* bit position: 22 */
          /* 0x0004 */ unsigned long Granularity : 1; /* bit position: 23 */
          /* 0x0004 */ unsigned long BaseHi : 8; /* bit position: 24 */
        }; /* bitfield */
      } /* size: 0x0004 */ Bits;
    }; /* size: 0x0004 */
  } /* size: 0x0004 */ HighWord;
} KGDTENTRY, *PKGDTENTRY; /* size: 0x0008 */

typedef struct _KIDTENTRY
{
  /* 0x0000 */ unsigned short Offset;
  /* 0x0002 */ unsigned short Selector;
  /* 0x0004 */ unsigned short Access;
  /* 0x0006 */ unsigned short ExtendedOffset;
} KIDTENTRY, *PKIDTENTRY; /* size: 0x0008 */

typedef enum _KINTERRUPT_MODE
{
  LevelSensitive = 0,
  Latched = 1,
} KINTERRUPT_MODE, *PKINTERRUPT_MODE;

typedef enum _KINTERRUPT_POLARITY
{
  InterruptPolarityUnknown = 0,
  InterruptActiveHigh = 1,
  InterruptRisingEdge = 1,
  InterruptActiveLow = 2,
  InterruptFallingEdge = 2,
  InterruptActiveBoth = 3,
  InterruptActiveBothTriggerLow = 3,
  InterruptActiveBothTriggerHigh = 4,
} KINTERRUPT_POLARITY, *PKINTERRUPT_POLARITY;

struct _KNODE;

typedef enum _KNOWN_CONTROLLER_TYPE
{
  InterruptControllerInvalid = 0,
  InterruptControllerPic = 1,
  InterruptControllerApic = 2,
  InterruptControllerGic = 3,
  InterruptControllerGicV3 = 4,
  InterruptControllerGicV4 = 5,
  InterruptControllerBcm = 6,
  InterruptControllerUnknown = 4096,
} KNOWN_CONTROLLER_TYPE, *PKNOWN_CONTROLLER_TYPE;

typedef struct _KPCR
{
  union
  {
    /* 0x0000 */ struct _NT_TIB NtTib;
    struct
    {
      /* 0x0000 */ struct _EXCEPTION_REGISTRATION_RECORD* Used_ExceptionList;
      /* 0x0004 */ void* Used_StackBase;
      /* 0x0008 */ unsigned long MxCsr;
      /* 0x000c */ void* TssCopy;
      /* 0x0010 */ unsigned long ContextSwitches;
      /* 0x0014 */ unsigned long SetMemberCopy;
      /* 0x0018 */ void* Used_Self;
    }; /* size: 0x001c */
  }; /* size: 0x001c */
  /* 0x001c */ struct _KPCR* SelfPcr;
  /* 0x0020 */ struct _KPRCB* Prcb;
  /* 0x0024 */ unsigned char Irql;
  /* 0x0028 */ unsigned long IRR;
  /* 0x002c */ unsigned long IrrActive;
  /* 0x0030 */ unsigned long IDR;
  /* 0x0034 */ void* KdVersionBlock;
  /* 0x0038 */ struct _KIDTENTRY* IDT;
  /* 0x003c */ struct _KGDTENTRY* GDT;
  /* 0x0040 */ struct _KTSS* TSS;
  /* 0x0044 */ unsigned short MajorVersion;
  /* 0x0046 */ unsigned short MinorVersion;
  /* 0x0048 */ unsigned long SetMember;
  /* 0x004c */ unsigned long StallScaleFactor;
  /* 0x0050 */ unsigned char SpareUnused;
  /* 0x0051 */ unsigned char Number;
  /* 0x0052 */ unsigned char Spare0;
  /* 0x0053 */ unsigned char SecondLevelCacheAssociativity;
  /* 0x0054 */ unsigned long VdmAlert;
  /* 0x0058 */ unsigned long KernelReserved[14];
  /* 0x0090 */ unsigned long SecondLevelCacheSize;
  /* 0x0094 */ unsigned long HalReserved[16];
} KPCR, *PKPCR; /* size: 0x00d4 */

typedef struct _KPRCB
{
  /* 0x0000 */ unsigned short MinorVersion;
  /* 0x0002 */ unsigned short MajorVersion;
  /* 0x0004 */ struct _KTHREAD* CurrentThread;
  /* 0x0008 */ struct _KTHREAD* NextThread;
  /* 0x000c */ struct _KTHREAD* IdleThread;
  /* 0x0010 */ unsigned char LegacyNumber;
  /* 0x0011 */ unsigned char NestingLevel;
  /* 0x0012 */ unsigned short BuildType;
  /* 0x0014 */ char CpuType;
  /* 0x0015 */ char CpuID;
  union
  {
    /* 0x0016 */ unsigned short CpuStep;
    struct
    {
      /* 0x0016 */ unsigned char CpuStepping;
      /* 0x0017 */ unsigned char CpuModel;
    }; /* size: 0x0002 */
  }; /* size: 0x0002 */
  /* 0x0018 */ struct _KPROCESSOR_STATE ProcessorState;
  /* 0x0338 */ struct _KNODE* ParentNode;
  /* 0x033c */ char* PriorityState;
  /* 0x0340 */ unsigned long KernelReserved[14];
  /* 0x0378 */ unsigned long HalReserved[16];
  /* 0x03b8 */ unsigned long CFlushSize;
  /* 0x03bc */ unsigned char CoresPerPhysicalProcessor;
  /* 0x03bd */ unsigned char LogicalProcessorsPerCore;
  /* 0x03be */ unsigned char CpuVendor;
  /* 0x03bf */ unsigned char PrcbPad0[1];
  /* 0x03c0 */ unsigned long MHz;
  /* 0x03c4 */ unsigned char GroupIndex;
  /* 0x03c5 */ unsigned char Group;
  /* 0x03c6 */ unsigned char PrcbPad05[2];
  /* 0x03c8 */ unsigned long GroupSetMember;
  /* 0x03cc */ unsigned long Number;
  /* 0x03d0 */ unsigned char ClockOwner;
  union
  {
    /* 0x03d1 */ unsigned char PendingTickFlags;
    struct /* bitfield */
    {
      /* 0x03d1 */ unsigned char PendingTick : 1; /* bit position: 0 */
      /* 0x03d1 */ unsigned char PendingBackupTick : 1; /* bit position: 1 */
    }; /* bitfield */
  }; /* size: 0x0001 */
  /* 0x03d2 */ unsigned char PrcbPad10[70];
  /* 0x0418 */ struct _KSPIN_LOCK_QUEUE LockQueue[17];
} KPRCB, *PKPRCB; /* size: 0x04a0 */

struct _KPROCESS;

typedef struct _KPROCESSOR_STATE
{
  /* 0x0000 */ struct _CONTEXT ContextFrame;
  /* 0x02cc */ struct _KSPECIAL_REGISTERS SpecialRegisters;
} KPROCESSOR_STATE, *PKPROCESSOR_STATE; /* size: 0x0320 */

typedef struct _KSPECIAL_REGISTERS
{
  /* 0x0000 */ unsigned long Cr0;
  /* 0x0004 */ unsigned long Cr2;
  /* 0x0008 */ unsigned long Cr3;
  /* 0x000c */ unsigned long Cr4;
  /* 0x0010 */ unsigned long KernelDr0;
  /* 0x0014 */ unsigned long KernelDr1;
  /* 0x0018 */ unsigned long KernelDr2;
  /* 0x001c */ unsigned long KernelDr3;
  /* 0x0020 */ unsigned long KernelDr6;
  /* 0x0024 */ unsigned long KernelDr7;
  /* 0x0028 */ struct _DESCRIPTOR Gdtr;
  /* 0x0030 */ struct _DESCRIPTOR Idtr;
  /* 0x0038 */ unsigned short Tr;
  /* 0x003a */ unsigned short Ldtr;
  /* 0x003c */ unsigned __int64 Xcr0;
  /* 0x0044 */ unsigned long ExceptionList;
  /* 0x0048 */ unsigned long Reserved[3];
} KSPECIAL_REGISTERS, *PKSPECIAL_REGISTERS; /* size: 0x0054 */

typedef struct _KSPIN_LOCK_QUEUE
{
  /* 0x0000 */ struct _KSPIN_LOCK_QUEUE* volatile Next;
  /* 0x0004 */ unsigned long* volatile Lock;
} KSPIN_LOCK_QUEUE, *PKSPIN_LOCK_QUEUE; /* size: 0x0008 */

typedef enum _KSPIN_LOCK_QUEUE_NUMBER
{
  LockQueueUnusedSpare0 = 0,
  LockQueueUnusedSpare1 = 1,
  LockQueueUnusedSpare2 = 2,
  LockQueueUnusedSpare3 = 3,
  LockQueueVacbLock = 4,
  LockQueueMasterLock = 5,
  LockQueueNonPagedPoolLock = 6,
  LockQueueIoCancelLock = 7,
  LockQueueUnusedSpare8 = 8,
  LockQueueIoVpbLock = 9,
  LockQueueIoDatabaseLock = 10,
  LockQueueIoCompletionLock = 11,
  LockQueueNtfsStructLock = 12,
  LockQueueAfdWorkQueueLock = 13,
  LockQueueBcbLock = 14,
  LockQueueUnusedSpare15 = 15,
  LockQueueUnusedSpare16 = 16,
  LockQueueMaximumLock = 17,
} KSPIN_LOCK_QUEUE_NUMBER, *PKSPIN_LOCK_QUEUE_NUMBER;

typedef struct _KTB_FLUSH_VA
{
  union
  {
    union
    {
      struct /* bitfield */
      {
        /* 0x0000 */ unsigned long NumberOfEntries : 10; /* bit position: 0 */
        /* 0x0000 */ unsigned long PageSize : 2; /* bit position: 10 */
      }; /* bitfield */
      /* 0x0000 */ void* Va;
      /* 0x0000 */ unsigned long VaLong;
    }; /* size: 0x0004 */
  } /* size: 0x0004 */ u1;
} KTB_FLUSH_VA, *PKTB_FLUSH_VA; /* size: 0x0004 */

struct _KTHREAD;

typedef struct _KTSS
{
  /* 0x0000 */ unsigned short Backlink;
  /* 0x0002 */ unsigned short Reserved0;
  /* 0x0004 */ unsigned long Esp0;
  /* 0x0008 */ unsigned short Ss0;
  /* 0x000a */ unsigned short Reserved1;
  /* 0x000c */ unsigned long NotUsed1[4];
  /* 0x001c */ unsigned long CR3;
  /* 0x0020 */ unsigned long Eip;
  /* 0x0024 */ unsigned long EFlags;
  /* 0x0028 */ unsigned long Eax;
  /* 0x002c */ unsigned long Ecx;
  /* 0x0030 */ unsigned long Edx;
  /* 0x0034 */ unsigned long Ebx;
  /* 0x0038 */ unsigned long Esp;
  /* 0x003c */ unsigned long Ebp;
  /* 0x0040 */ unsigned long Esi;
  /* 0x0044 */ unsigned long Edi;
  /* 0x0048 */ unsigned short Es;
  /* 0x004a */ unsigned short Reserved2;
  /* 0x004c */ unsigned short Cs;
  /* 0x004e */ unsigned short Reserved3;
  /* 0x0050 */ unsigned short Ss;
  /* 0x0052 */ unsigned short Reserved4;
  /* 0x0054 */ unsigned short Ds;
  /* 0x0056 */ unsigned short Reserved5;
  /* 0x0058 */ unsigned short Fs;
  /* 0x005a */ unsigned short Reserved6;
  /* 0x005c */ unsigned short Gs;
  /* 0x005e */ unsigned short Reserved7;
  /* 0x0060 */ unsigned short LDT;
  /* 0x0062 */ unsigned short Reserved8;
  /* 0x0064 */ unsigned short Flags;
  /* 0x0066 */ unsigned short IoMapBase;
  /* 0x0068 */ struct _KiIoAccessMap IoMaps[1];
  /* 0x208c */ unsigned char IntDirectionMap[32];
} KTSS, *PKTSS; /* size: 0x20ac */

typedef struct _KiIoAccessMap
{
  /* 0x0000 */ unsigned char DirectionMap[32];
  /* 0x0020 */ unsigned char IoMap[8196];
} KiIoAccessMap, *PKiIoAccessMap; /* size: 0x2024 */

typedef union _LARGE_INTEGER
{
  union
  {
    struct
    {
      /* 0x0000 */ unsigned long LowPart;
      /* 0x0004 */ long HighPart;
    }; /* size: 0x0008 */
    struct
    {
      /* 0x0000 */ unsigned long LowPart;
      /* 0x0004 */ long HighPart;
    } /* size: 0x0008 */ u;
    /* 0x0000 */ __int64 QuadPart;
  }; /* size: 0x0008 */
} LARGE_INTEGER, *PLARGE_INTEGER; /* size: 0x0008 */

typedef struct _LIST_ENTRY
{
  /* 0x0000 */ struct _LIST_ENTRY* Flink;
  /* 0x0004 */ struct _LIST_ENTRY* Blink;
} LIST_ENTRY, *PLIST_ENTRY; /* size: 0x0008 */

typedef struct _LOCAL_NMISOURCE
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned char ProcessorID;
  /* 0x0003 */ unsigned short Flags;
  /* 0x0005 */ unsigned char LINTIN;
} LOCAL_NMISOURCE, *PLOCAL_NMISOURCE; /* size: 0x0006 */

typedef struct _LOCAL_X2APIC_NMISOURCE
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Flags;
  /* 0x0004 */ unsigned long ProcessorID;
  /* 0x0008 */ unsigned char LINTIN;
  /* 0x0009 */ unsigned char Reserved[3];
} LOCAL_X2APIC_NMISOURCE, *PLOCAL_X2APIC_NMISOURCE; /* size: 0x000c */

typedef struct _LOOKASIDE_LIST_EX
{
  /* 0x0000 */ struct _GENERAL_LOOKASIDE_POOL L;
} LOOKASIDE_LIST_EX, *PLOOKASIDE_LIST_EX; /* size: 0x0048 */

typedef struct _LUID
{
  /* 0x0000 */ unsigned long LowPart;
  /* 0x0004 */ long HighPart;
} LUID, *PLUID; /* size: 0x0008 */

typedef struct _LUID_AND_ATTRIBUTES
{
  /* 0x0000 */ struct _LUID Luid;
  /* 0x0008 */ unsigned long Attributes;
} LUID_AND_ATTRIBUTES, *PLUID_AND_ATTRIBUTES; /* size: 0x000c */

typedef struct _MAILSLOT_CREATE_PARAMETERS
{
  /* 0x0000 */ unsigned long MailslotQuota;
  /* 0x0004 */ unsigned long MaximumMessageSize;
  /* 0x0008 */ union _LARGE_INTEGER ReadTimeout;
  /* 0x0010 */ unsigned char TimeoutSpecified;
  /* 0x0011 */ char __PADDING__[7];
} MAILSLOT_CREATE_PARAMETERS, *PMAILSLOT_CREATE_PARAMETERS; /* size: 0x0018 */

typedef struct _MAPIC
{
  /* 0x0000 */ struct _DESCRIPTION_HEADER Header;
  /* 0x0024 */ unsigned long LocalAPICAddress;
  /* 0x0028 */ unsigned long Flags;
  /* 0x002c */ unsigned long APICTables[1];
} MAPIC, *PMAPIC; /* size: 0x0030 */

typedef union _MCG_CAP
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned __int64 CountField : 8; /* bit position: 0 */
      /* 0x0000 */ unsigned __int64 ControlMsrPresent : 1; /* bit position: 8 */
      /* 0x0000 */ unsigned __int64 ExtendedMsrsPresent : 1; /* bit position: 9 */
      /* 0x0000 */ unsigned __int64 SignalingExtensionPresent : 1; /* bit position: 10 */
      /* 0x0000 */ unsigned __int64 ThresholdErrorStatusPresent : 1; /* bit position: 11 */
      /* 0x0000 */ unsigned __int64 Reserved : 4; /* bit position: 12 */
      /* 0x0000 */ unsigned __int64 ExtendedRegisterCount : 8; /* bit position: 16 */
      /* 0x0000 */ unsigned __int64 SoftwareErrorRecoverySupported : 1; /* bit position: 24 */
      /* 0x0000 */ unsigned __int64 EnhancedMachineCheckCapability : 1; /* bit position: 25 */
      /* 0x0000 */ unsigned __int64 ExtendedErrorLogging : 1; /* bit position: 26 */
      /* 0x0000 */ unsigned __int64 LocalMachineCheckException : 1; /* bit position: 27 */
    }; /* bitfield */
    /* 0x0000 */ unsigned __int64 QuadPart;
  }; /* size: 0x0008 */
} MCG_CAP, *PMCG_CAP; /* size: 0x0008 */

typedef union _MCG_STATUS
{
  union
  {
    struct
    {
      struct /* bitfield */
      {
        /* 0x0000 */ unsigned long RestartIpValid : 1; /* bit position: 0 */
        /* 0x0000 */ unsigned long ErrorIpValid : 1; /* bit position: 1 */
        /* 0x0000 */ unsigned long MachineCheckInProgress : 1; /* bit position: 2 */
        /* 0x0000 */ unsigned long LocalMceValid : 1; /* bit position: 3 */
        /* 0x0000 */ unsigned long Reserved1 : 28; /* bit position: 4 */
      }; /* bitfield */
      /* 0x0004 */ unsigned long Reserved2;
    }; /* size: 0x0008 */
    /* 0x0000 */ unsigned __int64 QuadPart;
  }; /* size: 0x0008 */
} MCG_STATUS, *PMCG_STATUS; /* size: 0x0008 */

typedef union _MCI_STATUS
{
  union
  {
    /* 0x0000 */ struct _MCI_STATUS_BITS_COMMON CommonBits;
    /* 0x0000 */ struct _MCI_STATUS_AMD_BITS AmdBits;
    /* 0x0000 */ struct _MCI_STATUS_INTEL_BITS IntelBits;
    /* 0x0000 */ unsigned __int64 QuadPart;
  }; /* size: 0x0008 */
} MCI_STATUS, *PMCI_STATUS; /* size: 0x0008 */

typedef struct _MCI_STATUS_AMD_BITS
{
  struct /* bitfield */
  {
    /* 0x0000 */ unsigned __int64 McaErrorCode : 16; /* bit position: 0 */
    /* 0x0000 */ unsigned __int64 ModelErrorCode : 16; /* bit position: 16 */
    /* 0x0000 */ unsigned __int64 ImplementationSpecific2 : 11; /* bit position: 32 */
    /* 0x0000 */ unsigned __int64 Poison : 1; /* bit position: 43 */
    /* 0x0000 */ unsigned __int64 Deferred : 1; /* bit position: 44 */
    /* 0x0000 */ unsigned __int64 ImplementationSpecific1 : 12; /* bit position: 45 */
    /* 0x0000 */ unsigned __int64 ContextCorrupt : 1; /* bit position: 57 */
    /* 0x0000 */ unsigned __int64 AddressValid : 1; /* bit position: 58 */
    /* 0x0000 */ unsigned __int64 MiscValid : 1; /* bit position: 59 */
    /* 0x0000 */ unsigned __int64 ErrorEnabled : 1; /* bit position: 60 */
    /* 0x0000 */ unsigned __int64 UncorrectedError : 1; /* bit position: 61 */
    /* 0x0000 */ unsigned __int64 StatusOverFlow : 1; /* bit position: 62 */
    /* 0x0000 */ unsigned __int64 Valid : 1; /* bit position: 63 */
  }; /* bitfield */
} MCI_STATUS_AMD_BITS, *PMCI_STATUS_AMD_BITS; /* size: 0x0008 */

typedef struct _MCI_STATUS_BITS_COMMON
{
  struct /* bitfield */
  {
    /* 0x0000 */ unsigned __int64 McaErrorCode : 16; /* bit position: 0 */
    /* 0x0000 */ unsigned __int64 ModelErrorCode : 16; /* bit position: 16 */
    /* 0x0000 */ unsigned __int64 Reserved : 25; /* bit position: 32 */
    /* 0x0000 */ unsigned __int64 ContextCorrupt : 1; /* bit position: 57 */
    /* 0x0000 */ unsigned __int64 AddressValid : 1; /* bit position: 58 */
    /* 0x0000 */ unsigned __int64 MiscValid : 1; /* bit position: 59 */
    /* 0x0000 */ unsigned __int64 ErrorEnabled : 1; /* bit position: 60 */
    /* 0x0000 */ unsigned __int64 UncorrectedError : 1; /* bit position: 61 */
    /* 0x0000 */ unsigned __int64 StatusOverFlow : 1; /* bit position: 62 */
    /* 0x0000 */ unsigned __int64 Valid : 1; /* bit position: 63 */
  }; /* bitfield */
} MCI_STATUS_BITS_COMMON, *PMCI_STATUS_BITS_COMMON; /* size: 0x0008 */

typedef struct _MCI_STATUS_INTEL_BITS
{
  struct /* bitfield */
  {
    /* 0x0000 */ unsigned __int64 McaErrorCode : 16; /* bit position: 0 */
    /* 0x0000 */ unsigned __int64 ModelErrorCode : 16; /* bit position: 16 */
    /* 0x0000 */ unsigned __int64 OtherInfo : 5; /* bit position: 32 */
    /* 0x0000 */ unsigned __int64 FirmwareUpdateError : 1; /* bit position: 37 */
    /* 0x0000 */ unsigned __int64 CorrectedErrorCount : 15; /* bit position: 38 */
    /* 0x0000 */ unsigned __int64 ThresholdErrorStatus : 2; /* bit position: 53 */
    /* 0x0000 */ unsigned __int64 ActionRequired : 1; /* bit position: 55 */
    /* 0x0000 */ unsigned __int64 Signalling : 1; /* bit position: 56 */
    /* 0x0000 */ unsigned __int64 ContextCorrupt : 1; /* bit position: 57 */
    /* 0x0000 */ unsigned __int64 AddressValid : 1; /* bit position: 58 */
    /* 0x0000 */ unsigned __int64 MiscValid : 1; /* bit position: 59 */
    /* 0x0000 */ unsigned __int64 ErrorEnabled : 1; /* bit position: 60 */
    /* 0x0000 */ unsigned __int64 UncorrectedError : 1; /* bit position: 61 */
    /* 0x0000 */ unsigned __int64 StatusOverFlow : 1; /* bit position: 62 */
    /* 0x0000 */ unsigned __int64 Valid : 1; /* bit position: 63 */
  }; /* bitfield */
} MCI_STATUS_INTEL_BITS, *PMCI_STATUS_INTEL_BITS; /* size: 0x0008 */

typedef struct _MCUPDATE_INFO
{
  /* 0x0000 */ struct _LIST_ENTRY List;
  /* 0x0008 */ unsigned long Status;
  /* 0x0010 */ unsigned __int64 Id;
  /* 0x0018 */ unsigned __int64 VendorScratch[2];
} MCUPDATE_INFO, *PMCUPDATE_INFO; /* size: 0x0028 */

typedef struct _MDL
{
  /* 0x0000 */ struct _MDL* Next;
  /* 0x0004 */ short Size;
  /* 0x0006 */ short MdlFlags;
  /* 0x0008 */ struct _EPROCESS* Process;
  /* 0x000c */ void* MappedSystemVa;
  /* 0x0010 */ void* StartVa;
  /* 0x0014 */ unsigned long ByteCount;
  /* 0x0018 */ unsigned long ByteOffset;
} MDL, *PMDL; /* size: 0x001c */

typedef enum _MEMORY_CACHING_TYPE
{
  MmNonCached = 0,
  MmCached = 1,
  MmWriteCombined = 2,
  MmHardwareCoherentCached = 3,
  MmNonCachedUnordered = 4,
  MmUSWCCached = 5,
  MmMaximumCacheType = 6,
  MmNotMapped = -1,
} MEMORY_CACHING_TYPE, *PMEMORY_CACHING_TYPE;

typedef enum _MEMORY_CACHING_TYPE_ORIG
{
  MmFrameBufferCached = 2,
} MEMORY_CACHING_TYPE_ORIG, *PMEMORY_CACHING_TYPE_ORIG;

typedef enum _MODE
{
  KernelMode = 0,
  UserMode = 1,
  MaximumMode = 2,
} MODE, *PMODE;

typedef struct _NAMED_PIPE_CREATE_PARAMETERS
{
  /* 0x0000 */ unsigned long NamedPipeType;
  /* 0x0004 */ unsigned long ReadMode;
  /* 0x0008 */ unsigned long CompletionMode;
  /* 0x000c */ unsigned long MaximumInstances;
  /* 0x0010 */ unsigned long InboundQuota;
  /* 0x0014 */ unsigned long OutboundQuota;
  /* 0x0018 */ union _LARGE_INTEGER DefaultTimeout;
  /* 0x0020 */ unsigned char TimeoutSpecified;
  /* 0x0021 */ char __PADDING__[7];
} NAMED_PIPE_CREATE_PARAMETERS, *PNAMED_PIPE_CREATE_PARAMETERS; /* size: 0x0028 */

typedef struct _NPAGED_LOOKASIDE_LIST
{
  /* 0x0000 */ struct _GENERAL_LOOKASIDE L;
  /* 0x0048 */ unsigned long Lock__ObsoleteButDoNotDelete;
  /* 0x004c */ long __PADDING__[1];
} NPAGED_LOOKASIDE_LIST, *PNPAGED_LOOKASIDE_LIST; /* size: 0x0050 */

typedef struct _NT_TIB
{
  /* 0x0000 */ struct _EXCEPTION_REGISTRATION_RECORD* ExceptionList;
  /* 0x0004 */ void* StackBase;
  /* 0x0008 */ void* StackLimit;
  /* 0x000c */ void* SubSystemTib;
  union
  {
    /* 0x0010 */ void* FiberData;
    /* 0x0010 */ unsigned long Version;
  }; /* size: 0x0004 */
  /* 0x0014 */ void* ArbitraryUserPointer;
  /* 0x0018 */ struct _NT_TIB* Self;
} NT_TIB, *PNT_TIB; /* size: 0x001c */

typedef struct _OWNER_ENTRY
{
  /* 0x0000 */ unsigned long OwnerThread;
  union
  {
    struct /* bitfield */
    {
      /* 0x0004 */ unsigned long IoPriorityBoosted : 1; /* bit position: 0 */
      /* 0x0004 */ unsigned long OwnerReferenced : 1; /* bit position: 1 */
      /* 0x0004 */ unsigned long IoQoSPriorityBoosted : 1; /* bit position: 2 */
      /* 0x0004 */ unsigned long OwnerCount : 29; /* bit position: 3 */
    }; /* bitfield */
    /* 0x0004 */ unsigned long TableSize;
  }; /* size: 0x0004 */
} OWNER_ENTRY, *POWNER_ENTRY; /* size: 0x0008 */

typedef struct _PAGED_LOOKASIDE_LIST
{
  /* 0x0000 */ struct _GENERAL_LOOKASIDE L;
  /* 0x0048 */ struct _FAST_MUTEX Lock__ObsoleteButDoNotDelete;
} PAGED_LOOKASIDE_LIST, *PPAGED_LOOKASIDE_LIST; /* size: 0x0068 */

typedef struct _PLATFORM_INTERRUPT
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Flags;
  /* 0x0004 */ unsigned char InterruptType;
  /* 0x0005 */ unsigned char APICID;
  /* 0x0006 */ unsigned char ACPIEID;
  /* 0x0007 */ unsigned char IOSAPICVector;
  /* 0x0008 */ unsigned long GlobalVector;
  /* 0x000c */ unsigned long Reserved;
} PLATFORM_INTERRUPT, *PPLATFORM_INTERRUPT; /* size: 0x0010 */

typedef enum _POOL_TYPE
{
  NonPagedPool = 0,
  NonPagedPoolExecute = 0,
  PagedPool = 1,
  NonPagedPoolMustSucceed = 2,
  DontUseThisType = 3,
  NonPagedPoolCacheAligned = 4,
  PagedPoolCacheAligned = 5,
  NonPagedPoolCacheAlignedMustS = 6,
  MaxPoolType = 7,
  NonPagedPoolBase = 0,
  NonPagedPoolBaseMustSucceed = 2,
  NonPagedPoolBaseCacheAligned = 4,
  NonPagedPoolBaseCacheAlignedMustS = 6,
  NonPagedPoolSession = 32,
  PagedPoolSession = 33,
  NonPagedPoolMustSucceedSession = 34,
  DontUseThisTypeSession = 35,
  NonPagedPoolCacheAlignedSession = 36,
  PagedPoolCacheAlignedSession = 37,
  NonPagedPoolCacheAlignedMustSSession = 38,
  NonPagedPoolNx = 512,
  NonPagedPoolNxCacheAligned = 516,
  NonPagedPoolSessionNx = 544,
} POOL_TYPE, *PPOOL_TYPE;

typedef struct _POWER_SEQUENCE
{
  /* 0x0000 */ unsigned long SequenceD1;
  /* 0x0004 */ unsigned long SequenceD2;
  /* 0x0008 */ unsigned long SequenceD3;
} POWER_SEQUENCE, *PPOWER_SEQUENCE; /* size: 0x000c */

typedef union _POWER_STATE
{
  union
  {
    /* 0x0000 */ enum _SYSTEM_POWER_STATE SystemState;
    /* 0x0000 */ enum _DEVICE_POWER_STATE DeviceState;
  }; /* size: 0x0004 */
} POWER_STATE, *PPOWER_STATE; /* size: 0x0004 */

typedef enum _POWER_STATE_TYPE
{
  SystemPowerState = 0,
  DevicePowerState = 1,
} POWER_STATE_TYPE, *PPOWER_STATE_TYPE;

typedef struct _PRIVILEGE_SET
{
  /* 0x0000 */ unsigned long PrivilegeCount;
  /* 0x0004 */ unsigned long Control;
  /* 0x0008 */ struct _LUID_AND_ATTRIBUTES Privilege[1];
} PRIVILEGE_SET, *PPRIVILEGE_SET; /* size: 0x0014 */

typedef struct _PROCLOCALAPIC
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned char ACPIProcessorID;
  /* 0x0003 */ unsigned char APICID;
  /* 0x0004 */ unsigned long Flags;
} PROCLOCALAPIC, *PPROCLOCALAPIC; /* size: 0x0008 */

typedef struct _PROCLOCALGIC
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Reserved;
  /* 0x0004 */ unsigned long Identifier;
  /* 0x0008 */ unsigned long AcpiProcessorId;
  /* 0x000c */ unsigned long Flags;
  /* 0x0010 */ unsigned long ParkingProtocolVersion;
  /* 0x0014 */ unsigned long PerformanceInterruptGsi;
  /* 0x0018 */ unsigned __int64 ParkedPhysicalAddress;
  /* 0x0020 */ unsigned __int64 ControllerPhysicalAddress;
  /* 0x0028 */ unsigned __int64 Gicv;
  /* 0x0030 */ unsigned __int64 Gich;
  /* 0x0038 */ unsigned long VgicMaintenanceInterrupt;
  /* 0x003c */ unsigned __int64 GicrBaseAddress;
  /* 0x0044 */ unsigned __int64 Mpidr;
  /* 0x004c */ unsigned char ProcessorPowerEfficiencyClass;
  /* 0x004d */ unsigned char Reserved2[3];
} PROCLOCALGIC, *PPROCLOCALGIC; /* size: 0x0050 */

typedef struct _PROCLOCALSAPIC
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned char ACPIProcessorID;
  /* 0x0003 */ unsigned char APICID;
  /* 0x0004 */ unsigned char APICEID;
  /* 0x0005 */ unsigned char Reserved[3];
  /* 0x0008 */ unsigned long Flags;
  /* 0x000c */ unsigned long ACPIProcessorUIDInteger;
  /* 0x0010 */ char ACPIProcessorUIDString[1];
} PROCLOCALSAPIC, *PPROCLOCALSAPIC; /* size: 0x0011 */

typedef struct _PROCLOCALX2APIC
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ unsigned short Reserved;
  /* 0x0004 */ unsigned long APICID;
  /* 0x0008 */ unsigned long Flags;
  /* 0x000c */ unsigned long ACPIProcessorID;
} PROCLOCALX2APIC, *PPROCLOCALX2APIC; /* size: 0x0010 */

typedef struct _REGISTERED_INTERRUPT_CONTROLLER
{
  /* 0x0000 */ struct _LIST_ENTRY ListEntry;
  /* 0x0008 */ void* InternalData;
  /* 0x000c */ unsigned long InternalDataSize;
  /* 0x0010 */ struct _INTERRUPT_FUNCTION_TABLE FunctionTable;
  /* 0x006c */ enum _KNOWN_CONTROLLER_TYPE KnownType;
  /* 0x0070 */ unsigned long Capabilities;
  /* 0x0074 */ unsigned long Flags;
  /* 0x0078 */ unsigned long MaxPriority;
  /* 0x007c */ unsigned long UnitId;
  /* 0x0080 */ struct _LIST_ENTRY LinesHead;
  /* 0x0088 */ struct _LIST_ENTRY OutputLinesHead;
  /* 0x0090 */ long MinLine;
  /* 0x0094 */ long MaxLine;
  /* 0x0098 */ unsigned long MaxClusterSize;
  /* 0x009c */ unsigned long MaxClusters;
  /* 0x00a0 */ unsigned long InterruptReplayDataSize;
  /* 0x00a4 */ enum _INTERRUPT_PROBLEM Problem;
  /* 0x00a8 */ long ProblemStatus;
  /* 0x00ac */ const char* ProblemSourceFile;
  /* 0x00b0 */ unsigned long ProblemSourceLine;
  /* 0x00b4 */ unsigned long CustomProblem;
  /* 0x00b8 */ long CustomProblemStatus;
  /* 0x00bc */ struct _UNICODE_STRING ResourceId;
  /* 0x00c4 */ struct POHANDLE__* PowerHandle;
} REGISTERED_INTERRUPT_CONTROLLER, *PREGISTERED_INTERRUPT_CONTROLLER; /* size: 0x00c8 */

typedef enum _REG_NOTIFY_CLASS
{
  RegNtDeleteKey = 0,
  RegNtPreDeleteKey = 0,
  RegNtSetValueKey = 1,
  RegNtPreSetValueKey = 1,
  RegNtDeleteValueKey = 2,
  RegNtPreDeleteValueKey = 2,
  RegNtSetInformationKey = 3,
  RegNtPreSetInformationKey = 3,
  RegNtRenameKey = 4,
  RegNtPreRenameKey = 4,
  RegNtEnumerateKey = 5,
  RegNtPreEnumerateKey = 5,
  RegNtEnumerateValueKey = 6,
  RegNtPreEnumerateValueKey = 6,
  RegNtQueryKey = 7,
  RegNtPreQueryKey = 7,
  RegNtQueryValueKey = 8,
  RegNtPreQueryValueKey = 8,
  RegNtQueryMultipleValueKey = 9,
  RegNtPreQueryMultipleValueKey = 9,
  RegNtPreCreateKey = 10,
  RegNtPostCreateKey = 11,
  RegNtPreOpenKey = 12,
  RegNtPostOpenKey = 13,
  RegNtKeyHandleClose = 14,
  RegNtPreKeyHandleClose = 14,
  RegNtPostDeleteKey = 15,
  RegNtPostSetValueKey = 16,
  RegNtPostDeleteValueKey = 17,
  RegNtPostSetInformationKey = 18,
  RegNtPostRenameKey = 19,
  RegNtPostEnumerateKey = 20,
  RegNtPostEnumerateValueKey = 21,
  RegNtPostQueryKey = 22,
  RegNtPostQueryValueKey = 23,
  RegNtPostQueryMultipleValueKey = 24,
  RegNtPostKeyHandleClose = 25,
  RegNtPreCreateKeyEx = 26,
  RegNtPostCreateKeyEx = 27,
  RegNtPreOpenKeyEx = 28,
  RegNtPostOpenKeyEx = 29,
  RegNtPreFlushKey = 30,
  RegNtPostFlushKey = 31,
  RegNtPreLoadKey = 32,
  RegNtPostLoadKey = 33,
  RegNtPreUnLoadKey = 34,
  RegNtPostUnLoadKey = 35,
  RegNtPreQueryKeySecurity = 36,
  RegNtPostQueryKeySecurity = 37,
  RegNtPreSetKeySecurity = 38,
  RegNtPostSetKeySecurity = 39,
  RegNtCallbackObjectContextCleanup = 40,
  RegNtPreRestoreKey = 41,
  RegNtPostRestoreKey = 42,
  RegNtPreSaveKey = 43,
  RegNtPostSaveKey = 44,
  RegNtPreReplaceKey = 45,
  RegNtPostReplaceKey = 46,
  RegNtPreQueryKeyName = 47,
  RegNtPostQueryKeyName = 48,
  MaxRegNtNotifyClass = 49,
} REG_NOTIFY_CLASS, *PREG_NOTIFY_CLASS;

typedef struct _RSDP
{
  /* 0x0000 */ unsigned __int64 Signature;
  /* 0x0008 */ unsigned char Checksum;
  /* 0x0009 */ unsigned char OEMID[6];
  /* 0x000f */ unsigned char Revision;
  /* 0x0010 */ unsigned long RsdtAddress;
  /* 0x0014 */ unsigned long Length;
  /* 0x0018 */ union _LARGE_INTEGER XsdtAddress;
  /* 0x0020 */ unsigned char XChecksum;
  /* 0x0021 */ unsigned char Reserved[3];
} RSDP, *PRSDP; /* size: 0x0024 */

typedef struct _RSDT_32
{
  /* 0x0000 */ struct _DESCRIPTION_HEADER Header;
  /* 0x0024 */ unsigned long Tables[1];
} RSDT_32, *PRSDT_32; /* size: 0x0028 */

typedef struct _RTL_AVL_TREE
{
  /* 0x0000 */ struct _RTL_BALANCED_NODE* Root;
} RTL_AVL_TREE, *PRTL_AVL_TREE; /* size: 0x0004 */

typedef struct _RTL_BALANCED_NODE
{
  union
  {
    /* 0x0000 */ struct _RTL_BALANCED_NODE* Children[2];
    struct
    {
      /* 0x0000 */ struct _RTL_BALANCED_NODE* Left;
      /* 0x0004 */ struct _RTL_BALANCED_NODE* Right;
    }; /* size: 0x0008 */
  }; /* size: 0x0008 */
  union
  {
    /* 0x0008 */ unsigned char Red : 1; /* bit position: 0 */
    /* 0x0008 */ unsigned char Balance : 2; /* bit position: 0 */
    /* 0x0008 */ unsigned long ParentValue;
  }; /* size: 0x0004 */
} RTL_BALANCED_NODE, *PRTL_BALANCED_NODE; /* size: 0x000c */

typedef struct _RTL_BITMAP
{
  /* 0x0000 */ unsigned long SizeOfBitMap;
  /* 0x0004 */ unsigned long* Buffer;
} RTL_BITMAP, *PRTL_BITMAP; /* size: 0x0008 */

typedef struct _RTL_DYNAMIC_HASH_TABLE
{
  /* 0x0000 */ unsigned long Flags;
  /* 0x0004 */ unsigned long Shift;
  /* 0x0008 */ unsigned long TableSize;
  /* 0x000c */ unsigned long Pivot;
  /* 0x0010 */ unsigned long DivisorMask;
  /* 0x0014 */ unsigned long NumEntries;
  /* 0x0018 */ unsigned long NonEmptyBuckets;
  /* 0x001c */ unsigned long NumEnumerators;
  /* 0x0020 */ void* Directory;
} RTL_DYNAMIC_HASH_TABLE, *PRTL_DYNAMIC_HASH_TABLE; /* size: 0x0024 */

typedef struct _RTL_DYNAMIC_HASH_TABLE_CONTEXT
{
  /* 0x0000 */ struct _LIST_ENTRY* ChainHead;
  /* 0x0004 */ struct _LIST_ENTRY* PrevLinkage;
  /* 0x0008 */ unsigned long Signature;
} RTL_DYNAMIC_HASH_TABLE_CONTEXT, *PRTL_DYNAMIC_HASH_TABLE_CONTEXT; /* size: 0x000c */

typedef struct _RTL_DYNAMIC_HASH_TABLE_ENTRY
{
  /* 0x0000 */ struct _LIST_ENTRY Linkage;
  /* 0x0008 */ unsigned long Signature;
} RTL_DYNAMIC_HASH_TABLE_ENTRY, *PRTL_DYNAMIC_HASH_TABLE_ENTRY; /* size: 0x000c */

typedef struct _RTL_DYNAMIC_HASH_TABLE_ENUMERATOR
{
  union
  {
    /* 0x0000 */ struct _RTL_DYNAMIC_HASH_TABLE_ENTRY HashEntry;
    /* 0x0000 */ struct _LIST_ENTRY* CurEntry;
  }; /* size: 0x000c */
  /* 0x000c */ struct _LIST_ENTRY* ChainHead;
  /* 0x0010 */ unsigned long BucketIndex;
} RTL_DYNAMIC_HASH_TABLE_ENUMERATOR, *PRTL_DYNAMIC_HASH_TABLE_ENUMERATOR; /* size: 0x0014 */

typedef struct _RTL_QUERY_REGISTRY_TABLE
{
  /* 0x0000 */ void* QueryRoutine /* function */;
  /* 0x0004 */ unsigned long Flags;
  /* 0x0008 */ wchar_t* Name;
  /* 0x000c */ void* EntryContext;
  /* 0x0010 */ unsigned long DefaultType;
  /* 0x0014 */ void* DefaultData;
  /* 0x0018 */ unsigned long DefaultLength;
} RTL_QUERY_REGISTRY_TABLE, *PRTL_QUERY_REGISTRY_TABLE; /* size: 0x001c */

typedef struct _RTL_RB_TREE
{
  /* 0x0000 */ struct _RTL_BALANCED_NODE* Root;
  union
  {
    /* 0x0004 */ unsigned char Encoded : 1; /* bit position: 0 */
    /* 0x0004 */ struct _RTL_BALANCED_NODE* Min;
  }; /* size: 0x0004 */
} RTL_RB_TREE, *PRTL_RB_TREE; /* size: 0x0008 */

typedef struct _RTL_SPLAY_LINKS
{
  /* 0x0000 */ struct _RTL_SPLAY_LINKS* Parent;
  /* 0x0004 */ struct _RTL_SPLAY_LINKS* LeftChild;
  /* 0x0008 */ struct _RTL_SPLAY_LINKS* RightChild;
} RTL_SPLAY_LINKS, *PRTL_SPLAY_LINKS; /* size: 0x000c */

typedef struct _SCATTER_GATHER_ELEMENT
{
  /* 0x0000 */ union _LARGE_INTEGER Address;
  /* 0x0008 */ unsigned long Length;
  /* 0x000c */ unsigned long Reserved;
} SCATTER_GATHER_ELEMENT, *PSCATTER_GATHER_ELEMENT; /* size: 0x0010 */

typedef struct _SCATTER_GATHER_LIST
{
  /* 0x0000 */ unsigned long NumberOfElements;
  /* 0x0004 */ unsigned long Reserved;
  /* 0x0008 */ struct _SCATTER_GATHER_ELEMENT* Elements /* zero-length array */;
} SCATTER_GATHER_LIST, *PSCATTER_GATHER_LIST; /* size: 0x0008 */

struct _SCSI_REQUEST_BLOCK;

typedef struct _SECONDARY_IC_LIST_ENTRY
{
  /* 0x0000 */ struct _LIST_ENTRY ListEntry;
  /* 0x0008 */ unsigned long GsivBase;
  /* 0x000c */ unsigned long GsivSize;
  /* 0x0010 */ struct _SECONDARY_INTERRUPT_PROVIDER_INTERFACE Interface;
  /* 0x0040 */ volatile long BusyCount;
  /* 0x0044 */ volatile long ExclusiveWaiterCount;
  /* 0x0048 */ struct _KEVENT NotificationEvent;
  /* 0x0058 */ struct _LIST_ENTRY SignalListEntry;
  /* 0x0060 */ struct _SECONDARY_INTERRUPT_LINE_STATE State[1];
} SECONDARY_IC_LIST_ENTRY, *PSECONDARY_IC_LIST_ENTRY; /* size: 0x0070 */

typedef struct _SECONDARY_INTERRUPT_LINE_STATE
{
  /* 0x0000 */ enum _KINTERRUPT_POLARITY Polarity;
  /* 0x0004 */ enum _KINTERRUPT_MODE Mode;
  /* 0x0008 */ unsigned long Vector;
  /* 0x000c */ unsigned char Unmasked;
  /* 0x000d */ char __PADDING__[3];
} SECONDARY_INTERRUPT_LINE_STATE, *PSECONDARY_INTERRUPT_LINE_STATE; /* size: 0x0010 */

typedef struct _SECONDARY_INTERRUPT_PROVIDER_INTERFACE
{
  /* 0x0000 */ unsigned short Size;
  /* 0x0002 */ unsigned short Version;
  /* 0x0004 */ void* Context;
  /* 0x0008 */ unsigned long GsivBase;
  /* 0x000c */ unsigned short GsivSize;
  /* 0x0010 */ struct _DRIVER_OBJECT* DriverObject;
  /* 0x0014 */ void* Reserved1;
  /* 0x0018 */ void* Reserved2;
  /* 0x001c */ void* Reserved3;
  /* 0x0020 */ void* Reserved4;
  /* 0x0024 */ void* Reserved5;
  /* 0x0028 */ void* Reserved6;
  /* 0x002c */ void* Reserved7;
} SECONDARY_INTERRUPT_PROVIDER_INTERFACE, *PSECONDARY_INTERRUPT_PROVIDER_INTERFACE; /* size: 0x0030 */

typedef struct _SECTION_OBJECT_POINTERS
{
  /* 0x0000 */ void* DataSectionObject;
  /* 0x0004 */ void* SharedCacheMap;
  /* 0x0008 */ void* ImageSectionObject;
} SECTION_OBJECT_POINTERS, *PSECTION_OBJECT_POINTERS; /* size: 0x000c */

typedef enum _SECURITY_IMPERSONATION_LEVEL
{
  SecurityAnonymous = 0,
  SecurityIdentification = 1,
  SecurityImpersonation = 2,
  SecurityDelegation = 3,
} SECURITY_IMPERSONATION_LEVEL, *PSECURITY_IMPERSONATION_LEVEL;

typedef struct _SECURITY_QUALITY_OF_SERVICE
{
  /* 0x0000 */ unsigned long Length;
  /* 0x0004 */ enum _SECURITY_IMPERSONATION_LEVEL ImpersonationLevel;
  /* 0x0008 */ unsigned char ContextTrackingMode;
  /* 0x0009 */ unsigned char EffectiveOnly;
  /* 0x000a */ char __PADDING__[2];
} SECURITY_QUALITY_OF_SERVICE, *PSECURITY_QUALITY_OF_SERVICE; /* size: 0x000c */

typedef struct _SECURITY_SUBJECT_CONTEXT
{
  /* 0x0000 */ void* ClientToken;
  /* 0x0004 */ enum _SECURITY_IMPERSONATION_LEVEL ImpersonationLevel;
  /* 0x0008 */ void* PrimaryToken;
  /* 0x000c */ void* ProcessAuditId;
} SECURITY_SUBJECT_CONTEXT, *PSECURITY_SUBJECT_CONTEXT; /* size: 0x0010 */

typedef struct _SINGLE_LIST_ENTRY
{
  /* 0x0000 */ struct _SINGLE_LIST_ENTRY* Next;
} SINGLE_LIST_ENTRY, *PSINGLE_LIST_ENTRY; /* size: 0x0004 */

typedef union _SLIST_HEADER
{
  union
  {
    /* 0x0000 */ unsigned __int64 Alignment;
    struct
    {
      /* 0x0000 */ struct _SINGLE_LIST_ENTRY Next;
      /* 0x0004 */ unsigned short Depth;
      /* 0x0006 */ unsigned short CpuId;
    }; /* size: 0x0008 */
  }; /* size: 0x0008 */
} SLIST_HEADER, *PSLIST_HEADER; /* size: 0x0008 */

typedef struct _STRING
{
  /* 0x0000 */ unsigned short Length;
  /* 0x0002 */ unsigned short MaximumLength;
  /* 0x0004 */ char* Buffer;
} STRING, *PSTRING; /* size: 0x0008 */

typedef enum _SYSTEM_POWER_STATE
{
  PowerSystemUnspecified = 0,
  PowerSystemWorking = 1,
  PowerSystemSleeping1 = 2,
  PowerSystemSleeping2 = 3,
  PowerSystemSleeping3 = 4,
  PowerSystemHibernate = 5,
  PowerSystemShutdown = 6,
  PowerSystemMaximum = 7,
} SYSTEM_POWER_STATE, *PSYSTEM_POWER_STATE;

typedef struct _SYSTEM_POWER_STATE_CONTEXT
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned long Reserved1 : 8; /* bit position: 0 */
      /* 0x0000 */ unsigned long TargetSystemState : 4; /* bit position: 8 */
      /* 0x0000 */ unsigned long EffectiveSystemState : 4; /* bit position: 12 */
      /* 0x0000 */ unsigned long CurrentSystemState : 4; /* bit position: 16 */
      /* 0x0000 */ unsigned long IgnoreHibernationPath : 1; /* bit position: 20 */
      /* 0x0000 */ unsigned long PseudoTransition : 1; /* bit position: 21 */
      /* 0x0000 */ unsigned long KernelSoftReboot : 1; /* bit position: 22 */
      /* 0x0000 */ unsigned long DirectedDripsTransition : 1; /* bit position: 23 */
      /* 0x0000 */ unsigned long Reserved2 : 8; /* bit position: 24 */
    }; /* bitfield */
    /* 0x0000 */ unsigned long ContextAsUlong;
  }; /* size: 0x0004 */
} SYSTEM_POWER_STATE_CONTEXT, *PSYSTEM_POWER_STATE_CONTEXT; /* size: 0x0004 */

typedef struct _TXN_PARAMETER_BLOCK
{
  /* 0x0000 */ unsigned short Length;
  /* 0x0002 */ unsigned short TxFsContext;
  /* 0x0004 */ void* TransactionObject;
} TXN_PARAMETER_BLOCK, *PTXN_PARAMETER_BLOCK; /* size: 0x0008 */

typedef union _ULARGE_INTEGER
{
  union
  {
    struct
    {
      /* 0x0000 */ unsigned long LowPart;
      /* 0x0004 */ unsigned long HighPart;
    }; /* size: 0x0008 */
    struct
    {
      /* 0x0000 */ unsigned long LowPart;
      /* 0x0004 */ unsigned long HighPart;
    } /* size: 0x0008 */ u;
    /* 0x0000 */ unsigned __int64 QuadPart;
  }; /* size: 0x0008 */
} ULARGE_INTEGER, *PULARGE_INTEGER; /* size: 0x0008 */

typedef struct _UNICODE_STRING
{
  /* 0x0000 */ unsigned short Length;
  /* 0x0002 */ unsigned short MaximumLength;
  /* 0x0004 */ wchar_t* Buffer;
} UNICODE_STRING, *PUNICODE_STRING; /* size: 0x0008 */

typedef enum _USER_ACTIVITY_PRESENCE
{
  PowerUserPresent = 0,
  PowerUserNotPresent = 1,
  PowerUserInactive = 2,
  PowerUserMaximum = 3,
  PowerUserInvalid = 3,
} USER_ACTIVITY_PRESENCE, *PUSER_ACTIVITY_PRESENCE;

typedef struct _VPB
{
  /* 0x0000 */ short Type;
  /* 0x0002 */ short Size;
  /* 0x0004 */ unsigned short Flags;
  /* 0x0006 */ unsigned short VolumeLabelLength;
  /* 0x0008 */ struct _DEVICE_OBJECT* DeviceObject;
  /* 0x000c */ struct _DEVICE_OBJECT* RealDevice;
  /* 0x0010 */ unsigned long SerialNumber;
  /* 0x0014 */ unsigned long ReferenceCount;
  /* 0x0018 */ wchar_t VolumeLabel[32];
} VPB, *PVPB; /* size: 0x0058 */

typedef struct _WAIT_CONTEXT_BLOCK
{
  union
  {
    /* 0x0000 */ struct _KDEVICE_QUEUE_ENTRY WaitQueueEntry;
    struct
    {
      /* 0x0000 */ struct _LIST_ENTRY DmaWaitEntry;
      /* 0x0008 */ unsigned long NumberOfChannels;
      struct /* bitfield */
      {
        /* 0x000c */ unsigned long SyncCallback : 1; /* bit position: 0 */
        /* 0x000c */ unsigned long DmaContext : 1; /* bit position: 1 */
        /* 0x000c */ unsigned long ZeroMapRegisters : 1; /* bit position: 2 */
        /* 0x000c */ unsigned long Reserved : 9; /* bit position: 3 */
        /* 0x000c */ unsigned long NumberOfRemapPages : 20; /* bit position: 12 */
      }; /* bitfield */
    }; /* size: 0x0010 */
  }; /* size: 0x0010 */
  /* 0x0010 */ void* DeviceRoutine /* function */;
  /* 0x0014 */ void* DeviceContext;
  /* 0x0018 */ unsigned long NumberOfMapRegisters;
  /* 0x001c */ void* DeviceObject;
  /* 0x0020 */ void* CurrentIrp;
  /* 0x0024 */ struct _KDPC* BufferChainingDpc;
} WAIT_CONTEXT_BLOCK, *PWAIT_CONTEXT_BLOCK; /* size: 0x0028 */

typedef struct _WHEA_AER_BRIDGE_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char Reserved;
  /* 0x0004 */ unsigned long BusNumber;
  /* 0x0008 */ struct _WHEA_PCI_SLOT_NUMBER Slot;
  /* 0x000c */ unsigned short DeviceControl;
  /* 0x000e */ union _AER_BRIDGE_DESCRIPTOR_FLAGS Flags;
  /* 0x0010 */ unsigned long UncorrectableErrorMask;
  /* 0x0014 */ unsigned long UncorrectableErrorSeverity;
  /* 0x0018 */ unsigned long CorrectableErrorMask;
  /* 0x001c */ unsigned long AdvancedCapsAndControl;
  /* 0x0020 */ unsigned long SecondaryUncorrectableErrorMask;
  /* 0x0024 */ unsigned long SecondaryUncorrectableErrorSev;
  /* 0x0028 */ unsigned long SecondaryCapsAndControl;
} WHEA_AER_BRIDGE_DESCRIPTOR, *PWHEA_AER_BRIDGE_DESCRIPTOR; /* size: 0x002c */

typedef struct _WHEA_AER_ENDPOINT_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char Reserved;
  /* 0x0004 */ unsigned long BusNumber;
  /* 0x0008 */ struct _WHEA_PCI_SLOT_NUMBER Slot;
  /* 0x000c */ unsigned short DeviceControl;
  /* 0x000e */ union _AER_ENDPOINT_DESCRIPTOR_FLAGS Flags;
  /* 0x0010 */ unsigned long UncorrectableErrorMask;
  /* 0x0014 */ unsigned long UncorrectableErrorSeverity;
  /* 0x0018 */ unsigned long CorrectableErrorMask;
  /* 0x001c */ unsigned long AdvancedCapsAndControl;
} WHEA_AER_ENDPOINT_DESCRIPTOR, *PWHEA_AER_ENDPOINT_DESCRIPTOR; /* size: 0x0020 */

typedef struct _WHEA_AER_ROOTPORT_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char Reserved;
  /* 0x0004 */ unsigned long BusNumber;
  /* 0x0008 */ struct _WHEA_PCI_SLOT_NUMBER Slot;
  /* 0x000c */ unsigned short DeviceControl;
  /* 0x000e */ union _AER_ROOTPORT_DESCRIPTOR_FLAGS Flags;
  /* 0x0010 */ unsigned long UncorrectableErrorMask;
  /* 0x0014 */ unsigned long UncorrectableErrorSeverity;
  /* 0x0018 */ unsigned long CorrectableErrorMask;
  /* 0x001c */ unsigned long AdvancedCapsAndControl;
  /* 0x0020 */ unsigned long RootErrorCommand;
} WHEA_AER_ROOTPORT_DESCRIPTOR, *PWHEA_AER_ROOTPORT_DESCRIPTOR; /* size: 0x0024 */

typedef struct _WHEA_AMD_EXTENDED_REGISTERS
{
  /* 0x0000 */ unsigned __int64 IPID;
  /* 0x0008 */ unsigned __int64 SYND;
  /* 0x0010 */ unsigned __int64 CONFIG;
  /* 0x0018 */ unsigned __int64 DESTAT;
  /* 0x0020 */ unsigned __int64 DEADDR;
  /* 0x0028 */ unsigned __int64 MISC1;
  /* 0x0030 */ unsigned __int64 MISC2;
  /* 0x0038 */ unsigned __int64 MISC3;
  /* 0x0040 */ unsigned __int64 MISC4;
  /* 0x0048 */ unsigned __int64 RasCap;
  /* 0x0050 */ unsigned __int64 Reserved[14];
} WHEA_AMD_EXTENDED_REGISTERS, *PWHEA_AMD_EXTENDED_REGISTERS; /* size: 0x00c0 */

typedef enum _WHEA_CPU_VENDOR
{
  WheaCpuVendorOther = 0,
  WheaCpuVendorIntel = 1,
  WheaCpuVendorAmd = 2,
} WHEA_CPU_VENDOR, *PWHEA_CPU_VENDOR;

typedef struct _WHEA_DEVICE_DRIVER_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char Reserved;
  /* 0x0004 */ struct _GUID SourceGuid;
  /* 0x0014 */ unsigned short LogTag;
  /* 0x0016 */ unsigned short Reserved2;
  /* 0x0018 */ unsigned long PacketLength;
  /* 0x001c */ unsigned long PacketCount;
  /* 0x0020 */ unsigned char* PacketBuffer;
  /* 0x0024 */ struct _WHEA_ERROR_SOURCE_CONFIGURATION_DD Config;
  /* 0x0030 */ struct _GUID CreatorId;
  /* 0x0040 */ struct _GUID PartitionId;
  /* 0x0050 */ unsigned long MaxSectionDataLength;
  /* 0x0054 */ unsigned long MaxSectionsPerRecord;
  /* 0x0058 */ unsigned char* PacketStateBuffer;
  /* 0x005c */ long OpenHandles;
} WHEA_DEVICE_DRIVER_DESCRIPTOR, *PWHEA_DEVICE_DRIVER_DESCRIPTOR; /* size: 0x0060 */

typedef enum _WHEA_ERROR_PACKET_DATA_FORMAT
{
  WheaDataFormatIPFSalRecord = 0,
  WheaDataFormatXPFMCA = 1,
  WheaDataFormatMemory = 2,
  WheaDataFormatPCIExpress = 3,
  WheaDataFormatNMIPort = 4,
  WheaDataFormatPCIXBus = 5,
  WheaDataFormatPCIXDevice = 6,
  WheaDataFormatGeneric = 7,
  WheaDataFormatMax = 8,
} WHEA_ERROR_PACKET_DATA_FORMAT, *PWHEA_ERROR_PACKET_DATA_FORMAT;

typedef union _WHEA_ERROR_PACKET_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned long PreviousError : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned long CriticalEvent : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned long HypervisorError : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned long Simulated : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned long PlatformPfaControl : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned long PlatformDirectedOffline : 1; /* bit position: 5 */
      /* 0x0000 */ unsigned long AddressTranslationRequired : 1; /* bit position: 6 */
      /* 0x0000 */ unsigned long AddressTranslationCompleted : 1; /* bit position: 7 */
      /* 0x0000 */ unsigned long Reserved2 : 24; /* bit position: 8 */
    }; /* bitfield */
    /* 0x0000 */ unsigned long AsULONG;
  }; /* size: 0x0004 */
} WHEA_ERROR_PACKET_FLAGS, *PWHEA_ERROR_PACKET_FLAGS; /* size: 0x0004 */

typedef struct _WHEA_ERROR_PACKET_V2
{
  /* 0x0000 */ unsigned long Signature;
  /* 0x0004 */ unsigned long Version;
  /* 0x0008 */ unsigned long Length;
  /* 0x000c */ union _WHEA_ERROR_PACKET_FLAGS Flags;
  /* 0x0010 */ enum _WHEA_ERROR_TYPE ErrorType;
  /* 0x0014 */ enum _WHEA_ERROR_SEVERITY ErrorSeverity;
  /* 0x0018 */ unsigned long ErrorSourceId;
  /* 0x001c */ enum _WHEA_ERROR_SOURCE_TYPE ErrorSourceType;
  /* 0x0020 */ struct _GUID NotifyType;
  /* 0x0030 */ unsigned __int64 Context;
  /* 0x0038 */ enum _WHEA_ERROR_PACKET_DATA_FORMAT DataFormat;
  /* 0x003c */ unsigned long Reserved1;
  /* 0x0040 */ unsigned long DataOffset;
  /* 0x0044 */ unsigned long DataLength;
  /* 0x0048 */ unsigned long PshedDataOffset;
  /* 0x004c */ unsigned long PshedDataLength;
} WHEA_ERROR_PACKET_V2, *PWHEA_ERROR_PACKET_V2; /* size: 0x0050 */

typedef struct _WHEA_ERROR_RECORD
{
  /* 0x0000 */ struct _WHEA_ERROR_RECORD_HEADER Header;
  /* 0x0080 */ struct _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR SectionDescriptor[1];
} WHEA_ERROR_RECORD, *PWHEA_ERROR_RECORD; /* size: 0x00c8 */

typedef struct _WHEA_ERROR_RECORD_HEADER
{
  /* 0x0000 */ unsigned long Signature;
  /* 0x0004 */ union _WHEA_REVISION Revision;
  /* 0x0006 */ unsigned long SignatureEnd;
  /* 0x000a */ unsigned short SectionCount;
  /* 0x000c */ enum _WHEA_ERROR_SEVERITY Severity;
  /* 0x0010 */ union _WHEA_ERROR_RECORD_HEADER_VALIDBITS ValidBits;
  /* 0x0014 */ unsigned long Length;
  /* 0x0018 */ union _WHEA_TIMESTAMP Timestamp;
  /* 0x0020 */ struct _GUID PlatformId;
  /* 0x0030 */ struct _GUID PartitionId;
  /* 0x0040 */ struct _GUID CreatorId;
  /* 0x0050 */ struct _GUID NotifyType;
  /* 0x0060 */ unsigned __int64 RecordId;
  /* 0x0068 */ union _WHEA_ERROR_RECORD_HEADER_FLAGS Flags;
  /* 0x006c */ union _WHEA_PERSISTENCE_INFO PersistenceInfo;
  /* 0x0074 */ unsigned char Reserved[12];
} WHEA_ERROR_RECORD_HEADER, *PWHEA_ERROR_RECORD_HEADER; /* size: 0x0080 */

typedef union _WHEA_ERROR_RECORD_HEADER_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned long Recovered : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned long PreviousError : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned long Simulated : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned long DeviceDriver : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned long CriticalEvent : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned long PersistPfn : 1; /* bit position: 5 */
      /* 0x0000 */ unsigned long Reserved : 26; /* bit position: 6 */
    }; /* bitfield */
    /* 0x0000 */ unsigned long AsULONG;
  }; /* size: 0x0004 */
} WHEA_ERROR_RECORD_HEADER_FLAGS, *PWHEA_ERROR_RECORD_HEADER_FLAGS; /* size: 0x0004 */

typedef union _WHEA_ERROR_RECORD_HEADER_VALIDBITS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned long PlatformId : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned long Timestamp : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned long PartitionId : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned long Reserved : 29; /* bit position: 3 */
    }; /* bitfield */
    /* 0x0000 */ unsigned long AsULONG;
  }; /* size: 0x0004 */
} WHEA_ERROR_RECORD_HEADER_VALIDBITS, *PWHEA_ERROR_RECORD_HEADER_VALIDBITS; /* size: 0x0004 */

typedef struct _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR
{
  /* 0x0000 */ unsigned long SectionOffset;
  /* 0x0004 */ unsigned long SectionLength;
  /* 0x0008 */ union _WHEA_REVISION Revision;
  /* 0x000a */ union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_VALIDBITS ValidBits;
  /* 0x000b */ unsigned char Reserved;
  /* 0x000c */ union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_FLAGS Flags;
  /* 0x0010 */ struct _GUID SectionType;
  /* 0x0020 */ struct _GUID FRUId;
  /* 0x0030 */ enum _WHEA_ERROR_SEVERITY SectionSeverity;
  /* 0x0034 */ char FRUText[20];
} WHEA_ERROR_RECORD_SECTION_DESCRIPTOR, *PWHEA_ERROR_RECORD_SECTION_DESCRIPTOR; /* size: 0x0048 */

typedef union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned long Primary : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned long ContainmentWarning : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned long Reset : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned long ThresholdExceeded : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned long ResourceNotAvailable : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned long LatentError : 1; /* bit position: 5 */
      /* 0x0000 */ unsigned long Propagated : 1; /* bit position: 6 */
      /* 0x0000 */ unsigned long Reserved : 25; /* bit position: 7 */
    }; /* bitfield */
    /* 0x0000 */ unsigned long AsULONG;
  }; /* size: 0x0004 */
} WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_FLAGS, *PWHEA_ERROR_RECORD_SECTION_DESCRIPTOR_FLAGS; /* size: 0x0004 */

typedef union _WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_VALIDBITS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned char FRUId : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned char FRUText : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned char Reserved : 6; /* bit position: 2 */
    }; /* bitfield */
    /* 0x0000 */ unsigned char AsUCHAR;
  }; /* size: 0x0001 */
} WHEA_ERROR_RECORD_SECTION_DESCRIPTOR_VALIDBITS, *PWHEA_ERROR_RECORD_SECTION_DESCRIPTOR_VALIDBITS; /* size: 0x0001 */

typedef enum _WHEA_ERROR_SEVERITY
{
  WheaErrSevRecoverable = 0,
  WheaErrSevFatal = 1,
  WheaErrSevCorrected = 2,
  WheaErrSevInformational = 3,
} WHEA_ERROR_SEVERITY, *PWHEA_ERROR_SEVERITY;

typedef struct _WHEA_ERROR_SOURCE_CONFIGURATION_DD
{
  /* 0x0000 */ void* Initialize /* function */;
  /* 0x0004 */ void* Uninitialize /* function */;
  /* 0x0008 */ void* Correct /* function */;
} WHEA_ERROR_SOURCE_CONFIGURATION_DD, *PWHEA_ERROR_SOURCE_CONFIGURATION_DD; /* size: 0x000c */

typedef struct _WHEA_ERROR_SOURCE_DESCRIPTOR
{
  /* 0x0000 */ unsigned long Length;
  /* 0x0004 */ unsigned long Version;
  /* 0x0008 */ enum _WHEA_ERROR_SOURCE_TYPE Type;
  /* 0x000c */ enum _WHEA_ERROR_SOURCE_STATE State;
  /* 0x0010 */ unsigned long MaxRawDataLength;
  /* 0x0014 */ unsigned long NumRecordsToPreallocate;
  /* 0x0018 */ unsigned long MaxSectionsPerRecord;
  /* 0x001c */ unsigned long ErrorSourceId;
  /* 0x0020 */ unsigned long PlatformErrorSourceId;
  /* 0x0024 */ unsigned long Flags;
  union
  {
    union
    {
      /* 0x0028 */ struct _WHEA_XPF_MCE_DESCRIPTOR XpfMceDescriptor;
      /* 0x0028 */ struct _WHEA_XPF_CMC_DESCRIPTOR XpfCmcDescriptor;
      /* 0x0028 */ struct _WHEA_XPF_NMI_DESCRIPTOR XpfNmiDescriptor;
      /* 0x0028 */ struct _WHEA_IPF_MCA_DESCRIPTOR IpfMcaDescriptor;
      /* 0x0028 */ struct _WHEA_IPF_CMC_DESCRIPTOR IpfCmcDescriptor;
      /* 0x0028 */ struct _WHEA_IPF_CPE_DESCRIPTOR IpfCpeDescriptor;
      /* 0x0028 */ struct _WHEA_AER_ROOTPORT_DESCRIPTOR AerRootportDescriptor;
      /* 0x0028 */ struct _WHEA_AER_ENDPOINT_DESCRIPTOR AerEndpointDescriptor;
      /* 0x0028 */ struct _WHEA_AER_BRIDGE_DESCRIPTOR AerBridgeDescriptor;
      /* 0x0028 */ struct _WHEA_GENERIC_ERROR_DESCRIPTOR GenErrDescriptor;
      /* 0x0028 */ struct _WHEA_GENERIC_ERROR_DESCRIPTOR_V2 GenErrDescriptorV2;
      /* 0x0028 */ struct _WHEA_DEVICE_DRIVER_DESCRIPTOR DeviceDriverDescriptor;
    }; /* size: 0x03a4 */
  } /* size: 0x03a4 */ Info;
} WHEA_ERROR_SOURCE_DESCRIPTOR, *PWHEA_ERROR_SOURCE_DESCRIPTOR; /* size: 0x03cc */

typedef enum _WHEA_ERROR_SOURCE_STATE
{
  WheaErrSrcStateStopped = 1,
  WheaErrSrcStateStarted = 2,
  WheaErrSrcStateRemoved = 3,
  WheaErrSrcStateRemovePending = 4,
} WHEA_ERROR_SOURCE_STATE, *PWHEA_ERROR_SOURCE_STATE;

typedef enum _WHEA_ERROR_SOURCE_TYPE
{
  WheaErrSrcTypeMCE = 0,
  WheaErrSrcTypeCMC = 1,
  WheaErrSrcTypeCPE = 2,
  WheaErrSrcTypeNMI = 3,
  WheaErrSrcTypePCIe = 4,
  WheaErrSrcTypeGeneric = 5,
  WheaErrSrcTypeINIT = 6,
  WheaErrSrcTypeBOOT = 7,
  WheaErrSrcTypeSCIGeneric = 8,
  WheaErrSrcTypeIPFMCA = 9,
  WheaErrSrcTypeIPFCMC = 10,
  WheaErrSrcTypeIPFCPE = 11,
  WheaErrSrcTypeGenericV2 = 12,
  WheaErrSrcTypeSCIGenericV2 = 13,
  WheaErrSrcTypeBMC = 14,
  WheaErrSrcTypePMEM = 15,
  WheaErrSrcTypeDeviceDriver = 16,
  WheaErrSrcTypeMax = 17,
} WHEA_ERROR_SOURCE_TYPE, *PWHEA_ERROR_SOURCE_TYPE;

typedef enum _WHEA_ERROR_TYPE
{
  WheaErrTypeProcessor = 0,
  WheaErrTypeMemory = 1,
  WheaErrTypePCIExpress = 2,
  WheaErrTypeNMI = 3,
  WheaErrTypePCIXBus = 4,
  WheaErrTypePCIXDevice = 5,
  WheaErrTypeGeneric = 6,
  WheaErrTypePmem = 7,
} WHEA_ERROR_TYPE, *PWHEA_ERROR_TYPE;

typedef struct _WHEA_EVENT_LOG_ENTRY
{
  /* 0x0000 */ struct _WHEA_EVENT_LOG_ENTRY_HEADER Header;
} WHEA_EVENT_LOG_ENTRY, *PWHEA_EVENT_LOG_ENTRY; /* size: 0x0020 */

typedef union _WHEA_EVENT_LOG_ENTRY_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned long Reserved1 : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned long LogInternalEtw : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned long LogBlackbox : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned long LogSel : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned long RawSel : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned long NoFormat : 1; /* bit position: 5 */
      /* 0x0000 */ unsigned long Driver : 1; /* bit position: 6 */
      /* 0x0000 */ unsigned long Reserved2 : 25; /* bit position: 7 */
    }; /* bitfield */
    /* 0x0000 */ unsigned long AsULONG;
  }; /* size: 0x0004 */
} WHEA_EVENT_LOG_ENTRY_FLAGS, *PWHEA_EVENT_LOG_ENTRY_FLAGS; /* size: 0x0004 */

typedef struct _WHEA_EVENT_LOG_ENTRY_HEADER
{
  /* 0x0000 */ unsigned long Signature;
  /* 0x0004 */ unsigned long Version;
  /* 0x0008 */ unsigned long Length;
  /* 0x000c */ enum _WHEA_EVENT_LOG_ENTRY_TYPE Type;
  /* 0x0010 */ unsigned long OwnerTag;
  /* 0x0014 */ enum _WHEA_EVENT_LOG_ENTRY_ID Id;
  /* 0x0018 */ union _WHEA_EVENT_LOG_ENTRY_FLAGS Flags;
  /* 0x001c */ unsigned long PayloadLength;
} WHEA_EVENT_LOG_ENTRY_HEADER, *PWHEA_EVENT_LOG_ENTRY_HEADER; /* size: 0x0020 */

typedef enum _WHEA_EVENT_LOG_ENTRY_ID
{
  WheaEventLogEntryIdCmcPollingTimeout = -2147483647,
  WheaEventLogEntryIdWheaInit = -2147483646,
  WheaEventLogEntryIdCmcSwitchToPolling = -2147483645,
  WheaEventLogEntryIdDroppedCorrectedError = -2147483644,
  WheaEventLogEntryIdStartedReportHwError = -2147483643,
  WheaEventLogEntryIdPFAMemoryOfflined = -2147483642,
  WheaEventLogEntryIdPFAMemoryRemoveMonitor = -2147483641,
  WheaEventLogEntryIdPFAMemoryPolicy = -2147483640,
  WheaEventLogEntryIdPshedInjectError = -2147483639,
  WheaEventLogEntryIdOscCapabilities = -2147483638,
  WheaEventLogEntryIdPshedPluginRegister = -2147483637,
  WheaEventLogEntryIdAddRemoveErrorSource = -2147483636,
  WheaEventLogEntryIdWorkQueueItem = -2147483635,
  WheaEventLogEntryIdAttemptErrorRecovery = -2147483634,
  WheaEventLogEntryIdMcaFoundErrorInBank = -2147483633,
  WheaEventLogEntryIdMcaStuckErrorCheck = -2147483632,
  WheaEventLogEntryIdMcaErrorCleared = -2147483631,
  WheaEventLogEntryIdClearedPoison = -2147483630,
  WheaEventLogEntryIdProcessEINJ = -2147483629,
  WheaEventLogEntryIdProcessHEST = -2147483628,
  WheaEventLogEntryIdCreateGenericRecord = -2147483627,
  WheaEventLogEntryIdErrorRecord = -2147483626,
  WheaEventLogEntryIdErrorRecordLimit = -2147483625,
  WheaEventLogEntryIdErrSrcArrayInvalid = -2147483623,
  WheaEventLogEntryIdAcpiTimeOut = -2147483622,
  WheaEventLogCmciRestart = -2147483621,
  WheaEventLogCmciFinalRestart = -2147483620,
  WheaEventLogEntryEtwOverFlow = -2147483619,
  WheaEventLogAzccRootBusSearchErr = -2147483618,
  WheaEventLogAzccRootBusList = -2147483617,
  WheaEventLogEntryIdErrSrcInvalid = -2147483616,
  WheaEventLogEntryIdGenericErrMemMap = -2147483615,
  WheaEventLogEntryIdPshedCallbackCollision = -2147483614,
  WheaEventLogEntryIdSELBugCheckProgress = -2147483613,
  WheaEventLogEntryIdPshedPluginLoad = -2147483612,
  WheaEventLogEntryIdPshedPluginUnload = -2147483611,
  WheaEventLogEntryIdPshedPluginSupported = -2147483610,
  WheaEventLogEntryIdDeviceDriver = -2147483609,
  WheaEventLogEntryIdCmciImplPresent = -2147483608,
  WheaEventLogEntryIdCmciInitError = -2147483607,
  WheaEventLogEntryIdSELBugCheckRecovery = -2147483606,
  WheaEventLogEntryIdDrvErrSrcInvalid = -2147483605,
  WheaEventLogEntryIdDrvHandleBusy = -2147483604,
  WheaEventLogEntryIdWheaHeartbeat = -2147483603,
  WheaEventLogAzccRootBusPoisonSet = -2147483602,
  WheaEventLogEntryIdSELBugCheckInfo = -2147483601,
  WheaEventLogEntryIdErrDimmInfoMismatch = -2147483600,
  WheaEventLogEntryIdeDpcEnabled = -2147483599,
  WheaEventLogEntryPageOfflineDone = -2147483598,
  WheaEventLogEntryPageOfflinePendMax = -2147483597,
  WheaEventLogEntryIdBadPageLimitReached = -2147483596,
  WheaEventLogEntrySrarDetail = -2147483595,
} WHEA_EVENT_LOG_ENTRY_ID, *PWHEA_EVENT_LOG_ENTRY_ID;

typedef enum _WHEA_EVENT_LOG_ENTRY_TYPE
{
  WheaEventLogEntryTypeInformational = 0,
  WheaEventLogEntryTypeWarning = 1,
  WheaEventLogEntryTypeError = 2,
} WHEA_EVENT_LOG_ENTRY_TYPE, *PWHEA_EVENT_LOG_ENTRY_TYPE;

typedef struct _WHEA_GENERIC_ERROR_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Reserved;
  /* 0x0003 */ unsigned char Enabled;
  /* 0x0004 */ unsigned long ErrStatusBlockLength;
  /* 0x0008 */ unsigned long RelatedErrorSourceId;
  /* 0x000c */ unsigned char ErrStatusAddressSpaceID;
  /* 0x000d */ unsigned char ErrStatusAddressBitWidth;
  /* 0x000e */ unsigned char ErrStatusAddressBitOffset;
  /* 0x000f */ unsigned char ErrStatusAddressAccessSize;
  /* 0x0010 */ union _LARGE_INTEGER ErrStatusAddress;
  /* 0x0018 */ struct _WHEA_NOTIFICATION_DESCRIPTOR Notify;
} WHEA_GENERIC_ERROR_DESCRIPTOR, *PWHEA_GENERIC_ERROR_DESCRIPTOR; /* size: 0x0034 */

typedef struct _WHEA_GENERIC_ERROR_DESCRIPTOR_V2
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Reserved;
  /* 0x0003 */ unsigned char Enabled;
  /* 0x0004 */ unsigned long ErrStatusBlockLength;
  /* 0x0008 */ unsigned long RelatedErrorSourceId;
  /* 0x000c */ unsigned char ErrStatusAddressSpaceID;
  /* 0x000d */ unsigned char ErrStatusAddressBitWidth;
  /* 0x000e */ unsigned char ErrStatusAddressBitOffset;
  /* 0x000f */ unsigned char ErrStatusAddressAccessSize;
  /* 0x0010 */ union _LARGE_INTEGER ErrStatusAddress;
  /* 0x0018 */ struct _WHEA_NOTIFICATION_DESCRIPTOR Notify;
  /* 0x0034 */ unsigned char ReadAckAddressSpaceID;
  /* 0x0035 */ unsigned char ReadAckAddressBitWidth;
  /* 0x0036 */ unsigned char ReadAckAddressBitOffset;
  /* 0x0037 */ unsigned char ReadAckAddressAccessSize;
  /* 0x0038 */ union _LARGE_INTEGER ReadAckAddress;
  /* 0x0040 */ unsigned __int64 ReadAckPreserveMask;
  /* 0x0048 */ unsigned __int64 ReadAckWriteMask;
} WHEA_GENERIC_ERROR_DESCRIPTOR_V2, *PWHEA_GENERIC_ERROR_DESCRIPTOR_V2; /* size: 0x0050 */

typedef struct _WHEA_IPF_CMC_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char Reserved;
} WHEA_IPF_CMC_DESCRIPTOR, *PWHEA_IPF_CMC_DESCRIPTOR; /* size: 0x0004 */

typedef struct _WHEA_IPF_CPE_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char Reserved;
} WHEA_IPF_CPE_DESCRIPTOR, *PWHEA_IPF_CPE_DESCRIPTOR; /* size: 0x0004 */

typedef struct _WHEA_IPF_MCA_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char Reserved;
} WHEA_IPF_MCA_DESCRIPTOR, *PWHEA_IPF_MCA_DESCRIPTOR; /* size: 0x0004 */

typedef struct _WHEA_NOTIFICATION_DESCRIPTOR
{
  /* 0x0000 */ unsigned char Type;
  /* 0x0001 */ unsigned char Length;
  /* 0x0002 */ union _WHEA_NOTIFICATION_FLAGS Flags;
  union
  {
    union
    {
      struct
      {
        /* 0x0004 */ unsigned long PollInterval;
      } /* size: 0x0004 */ Polled;
      struct
      {
        /* 0x0004 */ unsigned long PollInterval;
        /* 0x0008 */ unsigned long Vector;
        /* 0x000c */ unsigned long SwitchToPollingThreshold;
        /* 0x0010 */ unsigned long SwitchToPollingWindow;
        /* 0x0014 */ unsigned long ErrorThreshold;
        /* 0x0018 */ unsigned long ErrorThresholdWindow;
      } /* size: 0x0018 */ Interrupt;
      struct
      {
        /* 0x0004 */ unsigned long PollInterval;
        /* 0x0008 */ unsigned long Vector;
        /* 0x000c */ unsigned long SwitchToPollingThreshold;
        /* 0x0010 */ unsigned long SwitchToPollingWindow;
        /* 0x0014 */ unsigned long ErrorThreshold;
        /* 0x0018 */ unsigned long ErrorThresholdWindow;
      } /* size: 0x0018 */ LocalInterrupt;
      struct
      {
        /* 0x0004 */ unsigned long PollInterval;
        /* 0x0008 */ unsigned long Vector;
        /* 0x000c */ unsigned long SwitchToPollingThreshold;
        /* 0x0010 */ unsigned long SwitchToPollingWindow;
        /* 0x0014 */ unsigned long ErrorThreshold;
        /* 0x0018 */ unsigned long ErrorThresholdWindow;
      } /* size: 0x0018 */ Sci;
      struct
      {
        /* 0x0004 */ unsigned long PollInterval;
        /* 0x0008 */ unsigned long Vector;
        /* 0x000c */ unsigned long SwitchToPollingThreshold;
        /* 0x0010 */ unsigned long SwitchToPollingWindow;
        /* 0x0014 */ unsigned long ErrorThreshold;
        /* 0x0018 */ unsigned long ErrorThresholdWindow;
      } /* size: 0x0018 */ Nmi;
      struct
      {
        /* 0x0004 */ unsigned long PollInterval;
        /* 0x0008 */ unsigned long Vector;
        /* 0x000c */ unsigned long SwitchToPollingThreshold;
        /* 0x0010 */ unsigned long SwitchToPollingWindow;
        /* 0x0014 */ unsigned long ErrorThreshold;
        /* 0x0018 */ unsigned long ErrorThresholdWindow;
      } /* size: 0x0018 */ Sea;
      struct
      {
        /* 0x0004 */ unsigned long PollInterval;
        /* 0x0008 */ unsigned long Vector;
        /* 0x000c */ unsigned long SwitchToPollingThreshold;
        /* 0x0010 */ unsigned long SwitchToPollingWindow;
        /* 0x0014 */ unsigned long ErrorThreshold;
        /* 0x0018 */ unsigned long ErrorThresholdWindow;
      } /* size: 0x0018 */ Sei;
      struct
      {
        /* 0x0004 */ unsigned long PollInterval;
        /* 0x0008 */ unsigned long Vector;
        /* 0x000c */ unsigned long SwitchToPollingThreshold;
        /* 0x0010 */ unsigned long SwitchToPollingWindow;
        /* 0x0014 */ unsigned long ErrorThreshold;
        /* 0x0018 */ unsigned long ErrorThresholdWindow;
      } /* size: 0x0018 */ Gsiv;
    }; /* size: 0x0018 */
  } /* size: 0x0018 */ u;
} WHEA_NOTIFICATION_DESCRIPTOR, *PWHEA_NOTIFICATION_DESCRIPTOR; /* size: 0x001c */

typedef union _WHEA_NOTIFICATION_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned short PollIntervalRW : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned short SwitchToPollingThresholdRW : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned short SwitchToPollingWindowRW : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned short ErrorThresholdRW : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned short ErrorThresholdWindowRW : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned short Reserved : 11; /* bit position: 5 */
    }; /* bitfield */
    /* 0x0000 */ unsigned short AsUSHORT;
  }; /* size: 0x0002 */
} WHEA_NOTIFICATION_FLAGS, *PWHEA_NOTIFICATION_FLAGS; /* size: 0x0002 */

typedef struct _WHEA_PCI_SLOT_NUMBER
{
  union
  {
    union
    {
      struct
      {
        struct /* bitfield */
        {
          /* 0x0000 */ unsigned long DeviceNumber : 5; /* bit position: 0 */
          /* 0x0000 */ unsigned long FunctionNumber : 3; /* bit position: 5 */
          /* 0x0000 */ unsigned long Reserved : 24; /* bit position: 8 */
        }; /* bitfield */
      } /* size: 0x0004 */ bits;
      /* 0x0000 */ unsigned long AsULONG;
    }; /* size: 0x0004 */
  } /* size: 0x0004 */ u;
} WHEA_PCI_SLOT_NUMBER, *PWHEA_PCI_SLOT_NUMBER; /* size: 0x0004 */

typedef union _WHEA_PERSISTENCE_INFO
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned __int64 Signature : 16; /* bit position: 0 */
      /* 0x0000 */ unsigned __int64 Length : 24; /* bit position: 16 */
      /* 0x0000 */ unsigned __int64 Identifier : 16; /* bit position: 40 */
      /* 0x0000 */ unsigned __int64 Attributes : 2; /* bit position: 56 */
      /* 0x0000 */ unsigned __int64 DoNotLog : 1; /* bit position: 58 */
      /* 0x0000 */ unsigned __int64 Reserved : 5; /* bit position: 59 */
    }; /* bitfield */
    /* 0x0000 */ unsigned __int64 AsULONGLONG;
  }; /* size: 0x0008 */
} WHEA_PERSISTENCE_INFO, *PWHEA_PERSISTENCE_INFO; /* size: 0x0008 */

typedef struct _WHEA_PROCESSOR_GENERIC_ERROR_SECTION
{
  /* 0x0000 */ union _WHEA_PROCESSOR_GENERIC_ERROR_SECTION_VALIDBITS ValidBits;
  /* 0x0008 */ unsigned char ProcessorType;
  /* 0x0009 */ unsigned char InstructionSet;
  /* 0x000a */ unsigned char ErrorType;
  /* 0x000b */ unsigned char Operation;
  /* 0x000c */ unsigned char Flags;
  /* 0x000d */ unsigned char Level;
  /* 0x000e */ unsigned short Reserved;
  /* 0x0010 */ unsigned __int64 CPUVersion;
  /* 0x0018 */ unsigned char CPUBrandString[128];
  /* 0x0098 */ unsigned __int64 ProcessorId;
  /* 0x00a0 */ unsigned __int64 TargetAddress;
  /* 0x00a8 */ unsigned __int64 RequesterId;
  /* 0x00b0 */ unsigned __int64 ResponderId;
  /* 0x00b8 */ unsigned __int64 InstructionPointer;
} WHEA_PROCESSOR_GENERIC_ERROR_SECTION, *PWHEA_PROCESSOR_GENERIC_ERROR_SECTION; /* size: 0x00c0 */

typedef union _WHEA_PROCESSOR_GENERIC_ERROR_SECTION_VALIDBITS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned __int64 ProcessorType : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned __int64 InstructionSet : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned __int64 ErrorType : 1; /* bit position: 2 */
      /* 0x0000 */ unsigned __int64 Operation : 1; /* bit position: 3 */
      /* 0x0000 */ unsigned __int64 Flags : 1; /* bit position: 4 */
      /* 0x0000 */ unsigned __int64 Level : 1; /* bit position: 5 */
      /* 0x0000 */ unsigned __int64 CPUVersion : 1; /* bit position: 6 */
      /* 0x0000 */ unsigned __int64 CPUBrandString : 1; /* bit position: 7 */
      /* 0x0000 */ unsigned __int64 ProcessorId : 1; /* bit position: 8 */
      /* 0x0000 */ unsigned __int64 TargetAddress : 1; /* bit position: 9 */
      /* 0x0000 */ unsigned __int64 RequesterId : 1; /* bit position: 10 */
      /* 0x0000 */ unsigned __int64 ResponderId : 1; /* bit position: 11 */
      /* 0x0000 */ unsigned __int64 InstructionPointer : 1; /* bit position: 12 */
      /* 0x0000 */ unsigned __int64 Reserved : 51; /* bit position: 13 */
    }; /* bitfield */
    /* 0x0000 */ unsigned __int64 ValidBits;
  }; /* size: 0x0008 */
} WHEA_PROCESSOR_GENERIC_ERROR_SECTION_VALIDBITS, *PWHEA_PROCESSOR_GENERIC_ERROR_SECTION_VALIDBITS; /* size: 0x0008 */

typedef struct _WHEA_RECOVERY_CONTEXT
{
  union
  {
    struct
    {
      /* 0x0000 */ unsigned long Address;
      /* 0x0004 */ unsigned char Consumed;
      /* 0x0006 */ unsigned short ErrorCode;
      /* 0x0008 */ unsigned char ErrorIpValid;
      /* 0x0009 */ unsigned char RestartIpValid;
      /* 0x000a */ unsigned char ClearPoison;
      /* 0x000b */ char __PADDING__[1];
    } /* size: 0x000c */ MemoryError;
    struct
    {
      /* 0x0000 */ unsigned long PmemErrInfo;
    } /* size: 0x0004 */ PmemError;
  }; /* size: 0x000c */
  /* 0x0010 */ unsigned __int64 PartitionId;
  /* 0x0018 */ unsigned int VpIndex;
  /* 0x001c */ enum _WHEA_RECOVERY_CONTEXT_ERROR_TYPE ErrorType;
} WHEA_RECOVERY_CONTEXT, *PWHEA_RECOVERY_CONTEXT; /* size: 0x0020 */

typedef enum _WHEA_RECOVERY_CONTEXT_ERROR_TYPE
{
  WheaRecoveryContextErrorTypeMemory = 1,
  WheaRecoveryContextErrorTypePmem = 2,
  WheaRecoveryContextErrorTypeMax = 3,
} WHEA_RECOVERY_CONTEXT_ERROR_TYPE, *PWHEA_RECOVERY_CONTEXT_ERROR_TYPE;

typedef union _WHEA_REVISION
{
  union
  {
    struct
    {
      /* 0x0000 */ unsigned char MinorRevision;
      /* 0x0001 */ unsigned char MajorRevision;
    }; /* size: 0x0002 */
    /* 0x0000 */ unsigned short AsUSHORT;
  }; /* size: 0x0002 */
} WHEA_REVISION, *PWHEA_REVISION; /* size: 0x0002 */

typedef union _WHEA_TIMESTAMP
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned __int64 Seconds : 8; /* bit position: 0 */
      /* 0x0000 */ unsigned __int64 Minutes : 8; /* bit position: 8 */
      /* 0x0000 */ unsigned __int64 Hours : 8; /* bit position: 16 */
      /* 0x0000 */ unsigned __int64 Precise : 1; /* bit position: 24 */
      /* 0x0000 */ unsigned __int64 Reserved : 7; /* bit position: 25 */
      /* 0x0000 */ unsigned __int64 Day : 8; /* bit position: 32 */
      /* 0x0000 */ unsigned __int64 Month : 8; /* bit position: 40 */
      /* 0x0000 */ unsigned __int64 Year : 8; /* bit position: 48 */
      /* 0x0000 */ unsigned __int64 Century : 8; /* bit position: 56 */
    }; /* bitfield */
    /* 0x0000 */ union _LARGE_INTEGER AsLARGE_INTEGER;
  }; /* size: 0x0008 */
} WHEA_TIMESTAMP, *PWHEA_TIMESTAMP; /* size: 0x0008 */

typedef struct _WHEA_XPF_CMC_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char NumberOfBanks;
  /* 0x0004 */ unsigned long Reserved;
  /* 0x0008 */ struct _WHEA_NOTIFICATION_DESCRIPTOR Notify;
  /* 0x0024 */ struct _WHEA_XPF_MC_BANK_DESCRIPTOR Banks[32];
} WHEA_XPF_CMC_DESCRIPTOR, *PWHEA_XPF_CMC_DESCRIPTOR; /* size: 0x03a4 */

typedef struct _WHEA_XPF_MCA_SECTION
{
  /* 0x0000 */ unsigned long VersionNumber;
  /* 0x0004 */ enum _WHEA_CPU_VENDOR CpuVendor;
  /* 0x0008 */ union _LARGE_INTEGER Timestamp;
  /* 0x0010 */ unsigned long ProcessorNumber;
  /* 0x0014 */ union _MCG_STATUS GlobalStatus;
  /* 0x001c */ unsigned __int64 InstructionPointer;
  /* 0x0024 */ unsigned long BankNumber;
  /* 0x0028 */ union _MCI_STATUS Status;
  /* 0x0030 */ unsigned __int64 Address;
  /* 0x0038 */ unsigned __int64 Misc;
  /* 0x0040 */ unsigned long ExtendedRegisterCount;
  /* 0x0044 */ unsigned long ApicId;
  union
  {
    /* 0x0048 */ unsigned __int64 ExtendedRegisters[24];
    /* 0x0048 */ struct _WHEA_AMD_EXTENDED_REGISTERS AMDExtendedRegisters;
  }; /* size: 0x00c0 */
  /* 0x0108 */ union _MCG_CAP GlobalCapability;
} WHEA_XPF_MCA_SECTION, *PWHEA_XPF_MCA_SECTION; /* size: 0x0110 */

typedef struct _WHEA_XPF_MCE_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
  /* 0x0003 */ unsigned char NumberOfBanks;
  /* 0x0004 */ union _XPF_MCE_FLAGS Flags;
  /* 0x0008 */ unsigned __int64 MCG_Capability;
  /* 0x0010 */ unsigned __int64 MCG_GlobalControl;
  /* 0x0018 */ struct _WHEA_XPF_MC_BANK_DESCRIPTOR Banks[32];
} WHEA_XPF_MCE_DESCRIPTOR, *PWHEA_XPF_MCE_DESCRIPTOR; /* size: 0x0398 */

typedef struct _WHEA_XPF_MC_BANK_DESCRIPTOR
{
  /* 0x0000 */ unsigned char BankNumber;
  /* 0x0001 */ unsigned char ClearOnInitialization;
  /* 0x0002 */ unsigned char StatusDataFormat;
  /* 0x0003 */ union _XPF_MC_BANK_FLAGS Flags;
  /* 0x0004 */ unsigned long ControlMsr;
  /* 0x0008 */ unsigned long StatusMsr;
  /* 0x000c */ unsigned long AddressMsr;
  /* 0x0010 */ unsigned long MiscMsr;
  /* 0x0014 */ unsigned __int64 ControlData;
} WHEA_XPF_MC_BANK_DESCRIPTOR, *PWHEA_XPF_MC_BANK_DESCRIPTOR; /* size: 0x001c */

typedef struct _WHEA_XPF_NMI_DESCRIPTOR
{
  /* 0x0000 */ unsigned short Type;
  /* 0x0002 */ unsigned char Enabled;
} WHEA_XPF_NMI_DESCRIPTOR, *PWHEA_XPF_NMI_DESCRIPTOR; /* size: 0x0003 */

typedef struct _WHEA_XPF_PROCESSOR_ERROR_SECTION
{
  /* 0x0000 */ union _WHEA_XPF_PROCESSOR_ERROR_SECTION_VALIDBITS ValidBits;
  /* 0x0008 */ unsigned __int64 LocalAPICId;
  /* 0x0010 */ unsigned char CpuId[48];
  /* 0x0040 */ unsigned char VariableInfo[1];
} WHEA_XPF_PROCESSOR_ERROR_SECTION, *PWHEA_XPF_PROCESSOR_ERROR_SECTION; /* size: 0x0041 */

typedef union _WHEA_XPF_PROCESSOR_ERROR_SECTION_VALIDBITS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned __int64 LocalAPICId : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned __int64 CpuId : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned __int64 ProcInfoCount : 6; /* bit position: 2 */
      /* 0x0000 */ unsigned __int64 ContextInfoCount : 6; /* bit position: 8 */
      /* 0x0000 */ unsigned __int64 Reserved : 50; /* bit position: 14 */
    }; /* bitfield */
    /* 0x0000 */ unsigned __int64 ValidBits;
  }; /* size: 0x0008 */
} WHEA_XPF_PROCESSOR_ERROR_SECTION_VALIDBITS, *PWHEA_XPF_PROCESSOR_ERROR_SECTION_VALIDBITS; /* size: 0x0008 */

typedef struct _WORK_QUEUE_ITEM
{
  /* 0x0000 */ struct _LIST_ENTRY List;
  /* 0x0008 */ void* WorkerRoutine /* function */;
  /* 0x000c */ void* Parameter;
} WORK_QUEUE_ITEM, *PWORK_QUEUE_ITEM; /* size: 0x0010 */

typedef union _XPF_MCE_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned long MCG_CapabilityRW : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned long MCG_GlobalControlRW : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned long Reserved : 30; /* bit position: 2 */
    }; /* bitfield */
    /* 0x0000 */ unsigned long AsULONG;
  }; /* size: 0x0004 */
} XPF_MCE_FLAGS, *PXPF_MCE_FLAGS; /* size: 0x0004 */

typedef union _XPF_MC_BANK_FLAGS
{
  union
  {
    struct /* bitfield */
    {
      /* 0x0000 */ unsigned char ClearOnInitializationRW : 1; /* bit position: 0 */
      /* 0x0000 */ unsigned char ControlDataRW : 1; /* bit position: 1 */
      /* 0x0000 */ unsigned char Reserved : 6; /* bit position: 2 */
    }; /* bitfield */
    /* 0x0000 */ unsigned char AsUCHAR;
  }; /* size: 0x0001 */
} XPF_MC_BANK_FLAGS, *PXPF_MC_BANK_FLAGS; /* size: 0x0001 */

typedef struct _XSDT
{
  /* 0x0000 */ struct _DESCRIPTION_HEADER Header;
  /* 0x0024 */ union _LARGE_INTEGER Tables[1];
} XSDT, *PXSDT; /* size: 0x002c */

/*
@Amd64OverflowHandler@4
@Amd64PauseProfiling@0
@Amd64ResumeProfiling@0
@DefaultOverflowHandler@4
@EmonOverflowHandler@4
@EmonPauseProfiling@0
@EmonPebsOverflowHandler@0
@EmonPreOverflowHandler@4
@EmonResumeProfiling@0
@HalClearSoftwareInterrupt@4
@HalRequestClockInterrupt@8
@HalRequestSoftwareInterrupt@4
@HalSendNMI@4
@HalSystemVectorDispatchEntry@12
@HalpAcpiFlushCacheX86@0
@HalpAcquireHighLevelLock@4
@HalpComplete440BXWorkaround@4
@HalpInterruptCheckForSoftwareInterrupt@8
@HalpInterruptJumpToVector@4
@HalpInterruptLowerHardwareIrql@8
@HalpIoDelay@0
@HalpReleaseHighLevelLock@8
@HalpSetup440BXWorkaround@0
@KfLowerIrql@4
@KfRaiseIrql@4
@_EH4_CallFilterFunc@8
@_EH4_GlobalUnwind@4
@_EH4_LocalUnwind@16
@_EH4_TransferToHandler@8
@__security_check_cookie@4
@_guard_check_icall_nop@4
_Amd64AddProfileSource@8
_Amd64AllocateCounter@12
_Amd64ConfigureCounter@24
_Amd64DisableMonitoring@8
_Amd64EnableMonitoring@12
_Amd64FreeCounter@4
_Amd64GetCounterResolution@8
_Amd64InitializeProfiling@0
_Amd64QueryInformation@16
_Amd64RemoveProfileSource@4
_Amd64RestartProfiling@0
_Amd64SetInterval@8
_ArbDeleteMmConfigRange@0
_ArbInitializeMmConfigRange@4
_BltBitScanForward@12
_DefaultAddProfileSource@8
_DefaultDisableMonitoring@8
_DefaultEnableMonitoring@12
_DefaultGetCounterResolution@8
_DefaultInitializeProfiling@0
_DefaultQueryInformation@16
_DefaultRemoveProfileSource@4
_DefaultRestartProfiling@0
_DefaultSetInterval@8
_DmrCheckPathMatch@8
_DmrEnumerateRmrrDomains@12
_DmrFindDrhdForDeviceScope@12
_DmrFreeRmrrTree@4
_DmrGetNextDeviceScope@12
_DmrGetNextDrhdDeviceScope@8
_DmrGetNextRemappingStructure@8
_DmrIsDmaGuardOptIn@4
_DmrValidateDeviceScope@8
_DmrpRmrrTreeAddNewScope@12
_DmrpRmrrTreeAddRegionToDevice@20
_DmrpRmrrTreeDoesRegionAlreadyExist@20
_DmrpRmrrTreeFindScope@12
_EmonAddProfileSource@8
_EmonAllocateCounter@16
_EmonAllocateResources@24
_EmonCompleteInitializeProfiling@0
_EmonConfigureCounter@24
_EmonConfigurePebsBuffer@8
_EmonDisableMonitoring@8
_EmonEnableMonitoring@12
_EmonFreeCounter@4
_EmonGetCounterResolution@8
_EmonInitializePebs@0
_EmonInitializeProfiling@0
_EmonMarkCountersReserved@12
_EmonQueryInformation@16
_EmonReadCounter@12
_EmonReleaseProfileResources@4
_EmonReleaseProfileResourcesInternal@4
_EmonReleaseReservedCounters@12
_EmonRemoveProfileSource@4
_EmonReserveProfileResources@12
_EmonResetPebsBuffer@4
_EmonRestartProfiling@0
_EmonSaveProfilingContext@0
_EmonSetInterval@8
_EmonWriteCounter@16
_ExtEnvAllocateMemory@12
_ExtEnvAllocatePhysicalMemory@24
_ExtEnvCriticalFailure@20
_ExtEnvFreeMemory@8
_ExtEnvFreePhysicalMemory@16
_ExtEnvInitializeSpinLock@4
_ExtEnvRegisterIommu@12
_ExtEnvSetVpptTarget@8
_GetPdeAddressEx@4
_GetPteAddress@8
_HalAcpiEmCheckOperator@12
_HalAcpiGetAllTablesDispatch@0
_HalAcpiGetFacsMappingDispatch@0
_HalAcpiGetRsdpDispatch@0
_HalAcpiGetTable@8
_HalAcpiGetTableDispatch@12
_HalAcpiGetTableEx@16
_HalAcquireDisplayOwnership@4
_HalAdjustResourceList@4
_HalAllProcessorsStarted@0
_HalAllocateAdapterChannel@16
_HalAllocateAdapterChannelEx@32
_HalAllocateAdapterChannelV2@16
_HalAllocateCommonBuffer@16
_HalAllocateCommonBufferExThin@24
_HalAllocateCommonBufferExV2@24
_HalAllocateCommonBufferExV3@24
_HalAllocateCommonBufferThin@16
_HalAllocateCommonBufferVector@48
_HalAllocateCommonBufferWithBounds@32
_HalAllocateCommonBufferWithBoundsThin@32
_HalAllocateCrashDumpRegisters@8
_HalAllocateDomainCommonBuffer@36
_HalAllocateDomainCommonBufferThin@36
_HalAllocateHardwareCounters@16
_HalAssignSlotResources@32
_HalBeginSystemInterrupt@12
_HalBugCheckSystem@8
_HalBuildMdlFromScatterGatherListV2@16
_HalBuildMdlFromScatterGatherListV3@16
_HalBuildScatterGatherListEx@64
_HalBuildScatterGatherListThin@40
_HalBuildScatterGatherListThinEx@64
_HalBuildScatterGatherListV2@40
_HalBuildScatterGatherListV3@40
_HalCalculateScatterGatherListSizeV2@24
_HalCalculateScatterGatherListSizeV3@24
_HalCalibratePerformanceCounter@12
_HalCancelAdapterChannel@12
_HalCancelAdapterChannelThin@12
_HalCancelMappedTransfer@8
_HalConfigureAdapterChannel@12
_HalConvertDeviceIdtToIrql@4
_HalDisableInterrupt@4
_HalDisplayString@4
_HalDmaAllocateCrashDumpRegistersEx@20
_HalDmaFreeCrashDumpRegistersEx@8
_HalEfiGetEnvironmentVariable@20
_HalEfiGetTime@4
_HalEfiQueryCapsuleCapabilities@16
_HalEfiQueryVariableInfo@16
_HalEfiResetSystem@4
_HalEfiSetEnvironmentVariable@20
_HalEfiSetTime@4
_HalEfiUpdateCapsule@16
_HalEnableInterrupt@4
_HalEndSystemInterrupt@16
_HalEnumerateEnvironmentVariablesEx@12
_HalEnumerateProcessors@4
_HalFixInterruptLine@8
_HalFlushAdapterBuffersEx@28
_HalFlushCommonBuffer@20
_HalFlushDmaBuffer@12
_HalFreeAdapterObject@8
_HalFreeCommonBuffer@24
_HalFreeCommonBufferFromVector@12
_HalFreeCommonBufferThin@24
_HalFreeCommonBufferV3@24
_HalFreeCommonBufferVector@8
_HalFreeHardwareCounters@4
_HalGetAdapter@8
_HalGetAdapterV2@12
_HalGetAdapterV3@16
_HalGetBusData@20
_HalGetBusDataByOffset@24
_HalGetCommonBufferFromVectorByIndex@20
_HalGetDmaAdapterInfo@8
_HalGetDmaAlignment@4
_HalGetDmaDomain@4
_HalGetDmaTransferInfo@28
_HalGetDmaTransferInfoInternal@28
_HalGetEnvironmentVariable@12
_HalGetEnvironmentVariableEx@20
_HalGetInterruptTargetInformation@12
_HalGetInterruptVector@24
_HalGetMemoryCachingRequirements@20
_HalGetMessageRoutingInfo@8
_HalGetProcessorIdByNtNumber@8
_HalGetScatterGatherList@32
_HalGetScatterGatherListEx@56
_HalGetScatterGatherListThin@32
_HalGetScatterGatherListThinEx@56
_HalGetVectorInput@20
_HalHandleNMI@4
_HalInitSystem@8
_HalInitializeBios@8
_HalInitializeDmaTransferContext@8
_HalInitializeOnResume@8
_HalInitializeProcessor@8
_HalJoinDmaDomain@8
_HalLeaveDmaDomain@4
_HalMakeBeep@4
_HalMapIoSpace@16
_HalMapTransferEx@48
_HalMatchAcpiCreatorRevision@28
_HalMatchAcpiFADTBootArch@28
_HalMatchAcpiOemId@28
_HalMatchAcpiOemRevision@28
_HalMatchAcpiOemTableId@28
_HalMatchAcpiRevision@28
_HalMcFinishMicrocode@4
_HalMcUpdateReadPCIConfig@20
_HalPerformEndOfInterrupt@4
_HalPnpInterfaceNullReference@4
_HalProcessorIdle@0
_HalPutDmaAdapter@4
_HalPutScatterGatherList@12
_HalPutScatterGatherListThin@12
_HalPutScatterGatherListV2@12
_HalPutScatterGatherListV3@12
_HalQueryDisplayParameters@16
_HalQueryEnvironmentVariableInfoEx@16
_HalQueryMaximumProcessorCount@0
_HalQueryRealTimeClock@4
_HalReadBootRegister@4
_HalReadDmaCounter@4
_HalReadDmaCounterV3@4
_HalRealAllocateAdapterChannelV2@20
_HalRealAllocateAdapterChannelV3@20
_HalRegisterDynamicProcessor@8
_HalRegisterErrataCallbacks@0
_HalRegisterPermanentAddressUsage@12
_HalReportResourceUsage@4
_HalRequestIpi@8
_HalRequestIpiSpecifyVector@12
_HalReturnToFirmware@4
_HalSendSoftwareInterrupt@8
_HalSetBusData@20
_HalSetBusDataByOffset@24
_HalSetDisplayParameters@8
_HalSetEnvironmentVariable@8
_HalSetEnvironmentVariableEx@20
_HalSetProfileInterval@4
_HalSetRealTimeClock@4
_HalSetTimerProblem@12
_HalSocGetAcpiTable@4
_HalSocRequestApi@20
_HalSocRequestConfigurationData@12
_HalStartDynamicProcessor@16
_HalStartNextProcessor@12
_HalStartProfileInterrupt@4
_HalStopProfileInterrupt@4
_HalTranslateBusAddress@24
_HalUnmapIoSpace@8
_HalUpdateTimerCapabilities@12
_HalWheaUpdateCmciPolicy@8
_HalWriteBootRegister@4
_HalacpIrqTranslatorDereference@4
_HalacpiIrqTranslateResourceRequirementsIsa@20
_HalacpiIrqTranslateResourcesIsa@28
_HalacpiIrqTranslatorReference@4
_HaliAcpiMachineStateInit@8
_HaliAcpiQueryFlags@0
_HaliAcpiSleep@20
_HaliAcpiTimerCarry@0
_HaliAddInterruptRemapping@24
_HaliGetDmaAdapter@12
_HaliGetInterruptTranslator@28
_HaliHaltSystem@0
_HaliHandlePCIConfigSpaceAccess@16
_HaliInitPnpDriver@0
_HaliInitPowerManagement@8
_HaliInitializePlatformDebugTriggers@0
_HaliLocateHiberRanges@4
_HaliPciInterfaceReadConfig@24
_HaliPciInterfaceWriteConfig@24
_HaliQuerySystemInformation@16
_HaliRemoveInterruptRemapping@24
_HaliRunPlatformDebugTriggers@4
_HaliSetMaxLegacyPciBusNumber@4
_HaliSetPciErrorHandlerCallback@4
_HaliSetSystemInformation@12
_HaliSetWakeAlarm@16
_HaliWheaInitProcessorGenericSection@4
_Halp8254TimerAcknowledgeInterrupt@4
_Halp8254TimerArm@16
_Halp8254TimerDiscover@0
_Halp8254TimerInitialize@4
_Halp8254TimerStop@4
_HalpAcpiAccessSecureAddress@20
_HalpAcpiAllocateMemory@8
_HalpAcpiAoacCapable@0
_HalpAcpiApplyFadtSettings@4
_HalpAcpiCacheOverrideTables@20
_HalpAcpiCacheTable@8
_HalpAcpiCalculateCacheSizeForOverrideTables@8
_HalpAcpiCheckAndMapTable@36
_HalpAcpiCopyBiosTable@16
_HalpAcpiDetectMachineSpecificActions@8
_HalpAcpiFallbackOnLegacyConfigMethod@8
_HalpAcpiFindRsdp@8
_HalpAcpiFlushCache@0
_HalpAcpiGetAllTables@4
_HalpAcpiGetAllTablesWork@4
_HalpAcpiGetCachedTable@12
_HalpAcpiGetFacsMapping@4
_HalpAcpiGetRsdt@4
_HalpAcpiGetTable@16
_HalpAcpiGetTableFromBios@24
_HalpAcpiGetTableWork@16
_HalpAcpiIBMExaMatch@8
_HalpAcpiIBMVigilMatch@8
_HalpAcpiInitDiscard@4
_HalpAcpiInitSystem@12
_HalpAcpiInitializePmRegisters@4
_HalpAcpiIsCachedTableCompromised@20
_HalpAcpiPmRegisterAvailable@4
_HalpAcpiPmRegisterRead@20
_HalpAcpiPmRegisterReadPciConfigSpace@12
_HalpAcpiPmRegisterReadPort@12
_HalpAcpiPmRegisterReadRegister@12
_HalpAcpiPmRegisterWrite@20
_HalpAcpiPmRegisterWritePciConfigSpace@12
_HalpAcpiPmRegisterWritePort@12
_HalpAcpiPmRegisterWriteRegister@12
_HalpAcpiPopulateTableCache@0
_HalpAcpiPopulateTableCacheWork@4
_HalpAcpiPostSleep@4
_HalpAcpiPreSleep@4
_HalpAcpiRealTimeToUtcTime@8
_HalpAcpiSetupPmRegister@16
_HalpAcpiSetupPmRegisterLegacy@24
_HalpAcpiTableCacheInit@4
_HalpAcpiUnisysHorizonMatch@8
_HalpAcpiValidateAcpiTable@4
_HalpAcquireCmosSpinLock@0
_HalpAcquirePccInterface@12
_HalpAcquireSecondaryIcEntryExclusive@8
_HalpAddAdapterToList@4
_HalpAddAdapterToSystemList@8
_HalpAddDevice@8
_HalpAddErrorEntryToPacket@12
_HalpAddMcaExtendedLogToMemoryErrorSection@12
_HalpAddMcaToMemoryErrorSection@8
_HalpAddMcaToProcessorGenericSection@8
_HalpAddMcaToProcessorSpecificSection@12
_HalpAdjustWakeSecondsDue@16
_HalpAlignAddressBounds@16
_HalpAllocPhysicalMemory@16
_HalpAllocPhysicalMemoryFromDescriptor@20
_HalpAllocPhysicalMemoryInternal@16
_HalpAllocateAdapterCallbackV2@16
_HalpAllocateAdapterCallbackV3@16
_HalpAllocateAdapterChannel@24
_HalpAllocateCR3Root@0
_HalpAllocateCommonBufferThin@36
_HalpAllocateDmaChannels@4
_HalpAllocateDmaResources@4
_HalpAllocateDmaResourcesInternal@12
_HalpAllocateDomainCommonBufferInternal@36
_HalpAllocateEarlyPages@16
_HalpAllocateGsivForSecondaryInterrupt@12
_HalpAllocateHalCounters@0
_HalpAllocateKInterrupt@8
_HalpAllocateMapRegisters@16
_HalpAllocateNumaConfigData@16
_HalpAllocatePmcCounterSet@16
_HalpAllocateScratchMemory@8
_HalpApic1EndOfInterrupt@0
_HalpApic1ReadRegister@4
_HalpApic1WaitForIcr@0
_HalpApic1WriteIcr@8
_HalpApic1WriteRegister@8
_HalpApicClearLocalUnitError@4
_HalpApicConvertFromRte@12
_HalpApicConvertId@16
_HalpApicConvertToRte@12
_HalpApicDeinitializeLocalUnit@4
_HalpApicDescribeLines@4
_HalpApicDescribeLocalLines@4
_HalpApicDirectedEndOfInterrupt@12
_HalpApicDiscover@0
_HalpApicGenerateMessage@16
_HalpApicGetCpuInfo@16
_HalpApicGetLocalUnitError@4
_HalpApicHvUpdateCallback@4
_HalpApicInitializeIoUnit@4
_HalpApicInitializeLocalUnit@24
_HalpApicQueryAndGetSource@16
_HalpApicRegisterIoUnit@16
_HalpApicReplayLocalInterrupts@8
_HalpApicReplaySendSelfIpi@4
_HalpApicRequestInterrupt@20
_HalpApicSaveLocalInterrupts@8
_HalpApicSetLineState@12
_HalpApicSetLogicalId@8
_HalpApicSetPriority@8
_HalpApicSetupRegisterAccess@0
_HalpApicStartProcessor@16
_HalpApicTimerAcknowledgeInterrupt@4
_HalpApicTimerArm@16
_HalpApicTimerDiscover@0
_HalpApicTimerInitialize@4
_HalpApicTimerIsInvariant@0
_HalpApicTimerQueryCounter@4
_HalpApicTimerSetInterruptVector@8
_HalpApicTimerStop@4
_HalpApicWriteEndOfInterrupt@4
_HalpArmAcpiWakeAlarm@8
_HalpArtAvailable@8
_HalpArtDiscover@0
_HalpArtInitialize@4
_HalpArtQueryCounter@4
_HalpAssignSlotResourcesStub@32
_HalpAuditAcpiTables@4
_HalpAuditAllocateRsdtArrayTable@4
_HalpAuditEnumerateRsdts@8
_HalpAuditEnumerateRsdtsInRange@20
_HalpAuditEnumerateSlicTables@4
_HalpAuditGetExtendedBiosDataArea@12
_HalpAuditQueryResults@4
_HalpAuditQuerySlicAddresses@4
_HalpAuditSelectRsdtOrXsdt@8
_HalpAuditSlicTables@8
_HalpAuditValidateChecksum@8
_HalpBiosDisplayReset@0
_HalpBreakCmosSpinLock@0
_HalpBuildResumeStructures@0
_HalpBuildScatterGatherList@64
_HalpBuildScatterGatherListThin@56
_HalpCalculateScatterGatherListSize@28
_HalpCallWakeAlarmDriver@16
_HalpChannelAscendingSort
_HalpChannelAssignmentSort
_HalpChannelInitializeStaticConfiguration@0
_HalpChannelMpnIdSort
_HalpChannelPowerRequest@12
_HalpCheckAndReportGhes@4
_HalpCheckFixedWakeSources@0
_HalpCheckInterruptType@4
_HalpCheckLowMemoryPreSleep@4
_HalpCheckNumaConfiguration@8
_HalpCheckPowerButton@0
_HalpCheckSecondaryInterruptSupported@0
_HalpCheckSratMemoryRanges@4
_HalpCheckWakeupTimeAndAdjust@0
_HalpClaimDebugResource@8
_HalpClearCr4MCEBit@0
_HalpClearSlpSmiStsInICH@0
_HalpCmcDeferredRoutine@16
_HalpCmcInitializeErrorPacketContents@4
_HalpCmcInitializePolling@4
_HalpCmcIsDpcTimeRunningLow@4
_HalpCmcLogPollingTimeoutEvent@8
_HalpCmcPollProcessor@20
_HalpCmcStartPolling@0
_HalpCmcWorkerRoutine@4
_HalpCmosNullReference@4
_HalpCmosRangeHandler@20
_HalpCollectPmcCounters@8
_HalpCompareNumaMemoryRanges
_HalpComputeErrorSeverity@20
_HalpConnectThermalInterrupt@4
_HalpConstructScatterGatherListThin@4
_HalpConsumeLowMemory@4
_HalpConvertEfiToNtStatus@4
_HalpCopyDebugDescriptor@4
_HalpCopyFirmwareAndRuntimeInformation@8
_HalpCorrectErrSrc@8
_HalpCorrectGenericErrSrc@8
_HalpCorrectMachineCheckErrSrc@8
_HalpCorrectNMIErrSrc@8
_HalpCpuID@20
_HalpCreateErrorRecord@20
_HalpCreateInterrupt@28
_HalpCreateMachineCheckErrorRecord@20
_HalpCreateMcaMemoryErrorRecord@20
_HalpCreateMcaProcessorErrorRecord@20
_HalpCreateNMIErrorRecord@20
_HalpCreateSecondaryIcEntry@4
_HalpDbgInitSystem@12
_HalpDeallocateMsiLines@12
_HalpDeleteSecondaryIcEntry@4
_HalpDeviceEquals@8
_HalpDisableSecondaryInterrupt@4
_HalpDispatchPnp@8
_HalpDispatchPower@8
_HalpDispatchSoftwareInterrupt@12
_HalpDispatchSystemStateTransition@4
_HalpDispatchWmi@8
_HalpDmaAcquireBufferMappings@16
_HalpDmaAddReservedRangesToDomain@8
_HalpDmaAllocateAndPremapLa@16
_HalpDmaAllocateChildAdapterV2@32
_HalpDmaAllocateChildAdapterV3@52
_HalpDmaAllocateContiguousMemory@20
_HalpDmaAllocateContiguousPagesFromContiguousPool@24
_HalpDmaAllocateContiguousPagesFromContiguousPoolAtHighLevel@12
_HalpDmaAllocateContiguousPagesFromContiguousPoolAtHighLevelV2@12
_HalpDmaAllocateContiguousPagesFromContiguousPoolAtHighLevelV3@12
_HalpDmaAllocateContiguousPagesFromContiguousPoolV2@24
_HalpDmaAllocateContiguousPagesFromContiguousPoolV3@24
_HalpDmaAllocateDomain@20
_HalpDmaAllocateEmergencyResources@0
_HalpDmaAllocateLocalContiguousPool@8
_HalpDmaAllocateLocalScatterPool@8
_HalpDmaAllocateMapRegisters@8
_HalpDmaAllocateMapRegistersAtHighLevel@8
_HalpDmaAllocateMappingResources@0
_HalpDmaAllocateNewTranslationBuffer@8
_HalpDmaAllocateReservedMapping@0
_HalpDmaAllocateReservedMappingArray@8
_HalpDmaAllocateScatterMemory@12
_HalpDmaAllocateScatterPagesFromContiguousPool@24
_HalpDmaAllocateScatterPagesFromContiguousPoolAtHighLevelV2@16
_HalpDmaAllocateScatterPagesFromContiguousPoolAtHighLevelV3@16
_HalpDmaAllocateScatterPagesFromContiguousPoolV2@24
_HalpDmaAllocateScatterPagesFromContiguousPoolV3@24
_HalpDmaAllocateScatterPagesFromScatterPool@24
_HalpDmaAllocateScatterPagesFromScatterPoolAtHighLevel@16
_HalpDmaAllocateScatterPagesFromScatterPoolAtHighLevelV2@16
_HalpDmaAllocateScatterPagesFromScatterPoolAtHighLevelV3@16
_HalpDmaAllocateScatterPagesFromScatterPoolV2@24
_HalpDmaAllocateScatterPagesFromScatterPoolV3@24
_HalpDmaAllocateTranslationBuffer@8
_HalpDmaBuildKnownResourceIdString@12
_HalpDmaCheckAdapterToken@4
_HalpDmaCheckMdlAccessibility@24
_HalpDmaCommitContiguousMapBuffers@20
_HalpDmaCommitScatterMapBuffers@24
_HalpDmaConfigureInterrupt@8
_HalpDmaControllerCancelTransfer@12
_HalpDmaControllerDpcRoutine@16
_HalpDmaControllerFlushChannel@8
_HalpDmaControllerInitializeController@4
_HalpDmaControllerInterruptRoutine@8
_HalpDmaControllerProgramChannel@32
_HalpDmaControllerQueryMaxFragments@12
_HalpDmaControllerReadDmaCounter@8
_HalpDmaControllerValidateRequestLineBinding@8
_HalpDmaDeleteDomain@4
_HalpDmaDequeueAdapter@8
_HalpDmaDereferenceDomainObject@4
_HalpDmaFinalizeDoubleBufferingDisposition@0
_HalpDmaFindAdapterByDeviceObject@4
_HalpDmaFindDeviceObjectByToken@12
_HalpDmaFlushBuffer@24
_HalpDmaFlushBufferWithEmergencyResources@24
_HalpDmaFlushContiguousTransferV2@24
_HalpDmaFlushContiguousTransferV3@32
_HalpDmaFlushDriverMdl@8
_HalpDmaFlushScatterTransferV2@24
_HalpDmaFlushScatterTransferV3@32
_HalpDmaForceAllocation@24
_HalpDmaFreeChildAdapter@4
_HalpDmaFreeCrashDumpRegisters@4
_HalpDmaFreeLa@16
_HalpDmaFreeMapRegisters@12
_HalpDmaFreeTranslationBuffer@4
_HalpDmaGetAdapterCacheAlignment@4
_HalpDmaGetAdapterVersion@4
_HalpDmaGetMasterAdapterVersion@4
_HalpDmaGetNextTranslatedDevice@16
_HalpDmaGetNextWcb@4
_HalpDmaGetRemappingInformation@12
_HalpDmaGetTranslationEntries@12
_HalpDmaGrowContiguousMapBuffers@8
_HalpDmaGrowScatterMapBuffers@8
_HalpDmaIndexToTranslationEntry@12
_HalpDmaInit@0
_HalpDmaInitDiscard@4
_HalpDmaInitMemory@4
_HalpDmaInitPowerManagement@0
_HalpDmaInitSystem@12
_HalpDmaInitializeControllers@0
_HalpDmaInitializeDomain@0
_HalpDmaInitializeLogicalSpace@0
_HalpDmaInitializeMasterAdapter@36
_HalpDmaInsertDeviceObjectByToken@12
_HalpDmaIsAutomaticDomain@4
_HalpDmaIsDomainCompatible@8
_HalpDmaIsThinApiCapable@4
_HalpDmaLinkContiguousTranslations@12
_HalpDmaLinkDeviceObjectByToken@8
_HalpDmaMapContiguousTransferV2@28
_HalpDmaMapContiguousTransferV3@32
_HalpDmaMapScatterTransferV2@28
_HalpDmaMapScatterTransferV3@32
_HalpDmaMarkHiberAdapter@4
_HalpDmaNextContiguousPiece@24
_HalpDmaNextContiguousPieceV2@24
_HalpDmaNextContiguousPieceV3@24
_HalpDmaPowerCriticalTransitionCallback@12
_HalpDmaPrependTranslations@12
_HalpDmaProcessMapRegisterQueueV2@8
_HalpDmaProcessMapRegisterQueueV3@8
_HalpDmaQueueAdapter@4
_HalpDmaReferenceDomainObject@4
_HalpDmaReleaseBufferMappings@16
_HalpDmaRemoveAdapterFromChannelQueue@4
_HalpDmaRemoveAdapterFromMasterQueue@4
_HalpDmaRemoveFromEmergencyLogicalAddressQueue@8
_HalpDmaRemoveWcb@8
_HalpDmaReturnEmergencyLogicalAddressResources@4
_HalpDmaReturnPageToOwner@12
_HalpDmaReturnPageToSource@8
_HalpDmaReturnToContiguousPool@12
_HalpDmaReturnToScatterPool@12
_HalpDmaStartWcb@12
_HalpDmaSyncMapBuffers@32
_HalpDmaSyncMapBuffersWithEmergencyResources@32
_HalpDmaTranslationEntryToIndex@12
_HalpDmaUseEmergencyLogicalAddressResources@12
_HalpDmaZeroMapBuffers@16
_HalpDomainLaAllocate@24
_HalpDomainLaDelete@12
_HalpDpGetInterruptReplayState@8
_HalpDpInitDiscard@4
_HalpDpInitSystem@12
_HalpDpOfflineProcessorForReplace@4
_HalpDpPostReplace@4
_HalpDpPostReplaceInitialization@8
_HalpDpPreReplace@4
_HalpDpQueryMaxHotPlugMemoryAddress@0
_HalpDpReplaceBegin@8
_HalpDpReplaceControl@8
_HalpDpReplaceEnd@4
_HalpDpReplaceTarget@4
_HalpDpReplayInterrupts@4
_HalpDpSortApicList@8
_HalpDpStartProcessor@16
_HalpDriverEntry@8
_HalpDynamicDeviceInterfaceNotification@8
_HalpEfiBugCheckAddPagesCallback@16
_HalpEfiInitializeOnResume@8
_HalpEfiLockOutRuntimeCallsForSystemSleep@4
_HalpEfiStartRuntimeCode@4
_HalpEnableSecondaryInterrupt@4
_HalpEndOfBoot@0
_HalpEnumerateEnvironmentVariablesWithFilter@16
_HalpErrataApplyPerProcessor@0
_HalpErrataInitDiscard@4
_HalpErrataInitSystem@12
_HalpExtBuildResourceIdString@36
_HalpExtEnvInitSystem@12
_HalpExtEnvMarkHiberRegions@4
_HalpExtGetAcpiTable@16
_HalpExtGetNextResourceDescriptor@24
_HalpExtGetRegisteredResourceIdString@12
_HalpExtInitExtensions@4
_HalpExtRegisterResourceDescriptor@16
_HalpExtractGenericErrorData@4
_HalpFindAdapterByRequestLine@8
_HalpFindBusAddressTranslation@24
_HalpFindDevice@4
_HalpFindDmaControllerByRequestLine@4
_HalpFindGhesEntry@8
_HalpFindInterruptController@20
_HalpFindSecondaryIcEntry@4
_HalpFindSecondaryIcEntryFromObjectAndRange@12
_HalpFindTimer@20
_HalpFirmwareInitDiscard@4
_HalpFirmwareInitSystem@12
_HalpFlushAndWait@4
_HalpFlushMapBuffers@24
_HalpFlushTLB@0
_HalpFreeDmaChannels@4
_HalpFreeNvsBuffers@0
_HalpFreePmcCounterSet@4
_HalpFreeResumeStructures@0
_HalpGenInitialRead@4
_HalpGenericPolledDpcRoutine@16
_HalpGenericPolledWorkerRoutine@4
_HalpGetAcpiStaticNumaTopology@4
_HalpGetAdapter@12
_HalpGetAvailableProximityId@0
_HalpGetCacheCoherency@12
_HalpGetChipHacks@16
_HalpGetCmosCenturyByte@0
_HalpGetCmosData@16
_HalpGetCpuInfo@16
_HalpGetCpuVendor@0
_HalpGetDisplayBiosInformation@0
_HalpGetDynamicDevicePointer@4
_HalpGetFullPmuOwnership@4
_HalpGetIommuInterface@8
_HalpGetIrtEntryCount@0
_HalpGetMcaExtendedLogStatusBlock@4
_HalpGetMcaLog@12
_HalpGetMcaPcrContext@8
_HalpGetMceInformation@8
_HalpGetMemoryRangeIndex@12
_HalpGetNumaProcMemoryCount@16
_HalpGetNumberOfSGElements@16
_HalpGetPCIData@24
_HalpGetPlatformTimerInformation@4
_HalpGetProcessorBrandString@12
_HalpGetProfileDescriptor@12
_HalpGetResourceSortValue@12
_HalpGrowMapBufferWorker@4
_HalpHalExtInitSystem@12
_HalpHandleDmaCacheCoherencyInterface@24
_HalpHandleMachineCheck@4
_HalpHandleMaskUnmaskSecondaryInterrupt@12
_HalpHandlePreviousMcaErrors@4
_HalpHandlePreviousMcaErrorsOnProcessor@16
_HalpHpetAcknowledgeInterrupt@4
_HalpHpetArmTimer@16
_HalpHpetDiscover@0
_HalpHpetInitialize@4
_HalpHpetQueryCounter@4
_HalpHpetSetMatchValue@12
_HalpHpetStop@4
_HalpHvCounterInitialize@4
_HalpHvCounterQueryCounter@4
_HalpHvCounterUpdateCallback@4
_HalpHvCpuid@8
_HalpHvDiscover@0
_HalpHvEpCpuid@28
_HalpHvEpReadMsr@16
_HalpHvEpWriteMsr@20
_HalpHvGetApicFrequency@0
_HalpHvGetTscFrequency@0
_HalpHvInitDiscard@4
_HalpHvInitMcaStatusMsrCache@0
_HalpHvInitSegRegister@12
_HalpHvInitSystem@12
_HalpHvIsFrequencyAvailable@0
_HalpHvIsReferenceTscConfigured@0
_HalpHvIsX2ApicAvailable@0
_HalpHvMapDeviceInterrupt@20
_HalpHvMapDeviceMsiRange@24
_HalpHvStartProcessor@12
_HalpHvTimerAcknowledgeInterrupt@4
_HalpHvTimerArm@16
_HalpHvTimerInitialize@4
_HalpHvTimerSetInterruptVector@8
_HalpHvTimerStop@4
_HalpHvVpStartEnabled@0
_HalpHwPerfCntInitSystem@12
_HalpInitBootTable@4
_HalpInitChipHacks@0
_HalpInitGenericErrorSourceEntry@8
_HalpInitGenericErrorSourceEntryV2@8
_HalpInitGenericErrorSourcePollingRoutine@0
_HalpInitMemoryCachingRequirementsTable@4
_HalpInitNonBusHandler@0
_HalpInitSystemHelper@12
_HalpInitSystemPhase0@4
_HalpInitSystemPhase1@4
_HalpInitializeCmc@8
_HalpInitializeCmos@0
_HalpInitializeConfigurationFromMadt@4
_HalpInitializeErrSrc@12
_HalpInitializeGenericErrorSource@8
_HalpInitializeInterruptRemappingBspLate@0
_HalpInitializeInterrupts@4
_HalpInitializeInterruptsBspLate@0
_HalpInitializeInterruptsPn@0
_HalpInitializeLateSystemActions@0
_HalpInitializeLegacyMcaException@12
_HalpInitializeMce@8
_HalpInitializeNMI@8
_HalpInitializePmcCounterSetInfo@0
_HalpInitializePnTimers@0
_HalpInitializeProfiling@4
_HalpInitializeSecondaryInterruptServices@0
_HalpInitializeTimers@4
_HalpInitializeWheaPhysicalMappings@0
_HalpInsertProfileSource@16
_HalpInsertSecondarySignalList@4
_HalpIntVecInitHwToSwIrqlMap@0
_HalpInterruptAddTarget@8
_HalpInterruptApplyOverrides@12
_HalpInterruptBuildGlobalStartupStub@0
_HalpInterruptBuildKnownResourceIdString@12
_HalpInterruptBuildStartupStub@12
_HalpInterruptConfigureParkedPage@16
_HalpInterruptConnect@48
_HalpInterruptControllerInUse@4
_HalpInterruptDeinitializeController@4
_HalpInterruptDeinitializeLocalUnit@4
_HalpInterruptDestinationToTarget@12
_HalpInterruptDpReplaceBegin@28
_HalpInterruptEnableNmi@0
_HalpInterruptEnablePerformanceEvents@4
_HalpInterruptEnsureLineSwapComplete@0
_HalpInterruptEnumerateUnmaskedInterrupts@12
_HalpInterruptEnumerateUnmaskedSecondaryInterrupts@12
_HalpInterruptFindBestRouting@16
_HalpInterruptFindControllerAndLineState@12
_HalpInterruptFindLines@8
_HalpInterruptFindLinesForGsiRange@8
_HalpInterruptGenerateMessage@16
_HalpInterruptGetApicVersion@4
_HalpInterruptGetHighestPriorityInterrupt@8
_HalpInterruptGetIdentifiers@12
_HalpInterruptGetIrtInfo@4
_HalpInterruptGetNextProcessorLocalId@8
_HalpInterruptGetParkingPageInformation@4
_HalpInterruptGetPriority@8
_HalpInterruptGetRemappedLineState@16
_HalpInterruptGsiToLine@8
_HalpInterruptInitDiscard@4
_HalpInterruptInitPowerManagement@0
_HalpInterruptInitSystem@12
_HalpInterruptInitializeController@4
_HalpInterruptInitializeGlobals@0
_HalpInterruptInitializeIpis@0
_HalpInterruptInitializeLocalUnit@4
_HalpInterruptInitializeStartupStubTransitionGdt@12
_HalpInterruptIsGsiValid@4
_HalpInterruptIsHvLineBasedIntRemappingSupported@0
_HalpInterruptIsMsiSupported@4
_HalpInterruptIsPicStateIntact@0
_HalpInterruptIsRemappingRequired@0
_HalpInterruptLineToGsi@8
_HalpInterruptLocalErrorService@8
_HalpInterruptLookupController@4
_HalpInterruptMapParkedPage@12
_HalpInterruptMarkProcessorStarted@4
_HalpInterruptMaskAcpi@4
_HalpInterruptMaskLevelTriggeredLines@0
_HalpInterruptModel@0
_HalpInterruptOfflineProcessor@4
_HalpInterruptParseAcpiTables@8
_HalpInterruptParseMadt@8
_HalpInterruptPerformDirectedEndOfInterrupt@4
_HalpInterruptPicLine@8
_HalpInterruptPowerChange@8
_HalpInterruptPowerComponentActiveCallback@8
_HalpInterruptPowerComponentIdleCallback@8
_HalpInterruptPowerCriticalTransitionCallback@12
_HalpInterruptQueryControllerInfo@12
_HalpInterruptQueryProcessorRestartEntryPoint@4
_HalpInterruptRebootService@8
_HalpInterruptRegisterController@12
_HalpInterruptRegisterDynamicProcessor@8
_HalpInterruptRegisterLine@4
_HalpInterruptReinitialize@4
_HalpInterruptReinitializeThisProcessor@0
_HalpInterruptRemap@24
_HalpInterruptReplayLocalState@4
_HalpInterruptRequestInterrupt@4
_HalpInterruptRequestSecondaryInterrupt@4
_HalpInterruptResetAllProcessors@0
_HalpInterruptResetThisProcessor@0
_HalpInterruptRestoreAllControllerState@0
_HalpInterruptRestoreClock@0
_HalpInterruptRestoreController@8
_HalpInterruptSaveReplayState@4
_HalpInterruptSelectController@4
_HalpInterruptSendIpi@12
_HalpInterruptServiceActiveBoth@4
_HalpInterruptSetDestination@12
_HalpInterruptSetDestinationInternal@12
_HalpInterruptSetIdtEntry@20
_HalpInterruptSetLineSpecificOverride@12
_HalpInterruptSetLineState@32
_HalpInterruptSetLineStateInternal@12
_HalpInterruptSetMsiOverride@4
_HalpInterruptSetProblemEx@20
_HalpInterruptSetProcessorStartContext@12
_HalpInterruptSetRemappedDestination@12
_HalpInterruptSetRemappedDestinationHv@12
_HalpInterruptSetRemappedLineStateInternal@12
_HalpInterruptSetX2ApicPolicy@4
_HalpInterruptSpuriousService@8
_HalpInterruptStandardEndOfInterrupt@0
_HalpInterruptStartProcessor@16
_HalpInterruptStubService@8
_HalpInterruptSwapProcessorIdentifiers@12
_HalpInterruptThermalService@8
_HalpInterruptUnmap@24
_HalpInterruptUnmaskLevelTriggeredLines@0
_HalpInterruptUpdateLinesPostSwap@20
_HalpInterruptUpdateLocalUnitIdentifier@16
_HalpInterruptVectorDataToGsiv@8
_HalpInterruptWaitForProcessorStartUp@8
_HalpInvokeIsrForGsiv@12
_HalpIommuAcquireNewDomain@8
_HalpIommuAllocateAndZeroPageTable@12
_HalpIommuAllocateDmaDomain@12
_HalpIommuAllocateRemappingTableEntry@20
_HalpIommuBlockDevice@4
_HalpIommuBuildKnownResourceIdString@12
_HalpIommuCheckDpptException@4
_HalpIommuCheckExceptionList@4
_HalpIommuCleanupPageTable@4
_HalpIommuCloneDeviceId@8
_HalpIommuConfigureInterrupt@12
_HalpIommuConstructReservedPageTable@12
_HalpIommuConstructReservedPageTables@12
_HalpIommuCreateDevice@16
_HalpIommuCreateDeviceInternal@20
_HalpIommuCreateDmarPageTable@28
_HalpIommuCreateIncreaseAliasTrack@8
_HalpIommuDecreaseAliasTrack@8
_HalpIommuDeleteDevice@4
_HalpIommuDereferenceHardwareDomain@8
_HalpIommuDetermineReservedPciRid@4
_HalpIommuDmaRemappingCapable@8
_HalpIommuDmarPageTableMarkHiberPhase@20
_HalpIommuDomainUnmapLogicalRange@20
_HalpIommuEnableInterrupts@0
_HalpIommuFlushDmaDomain@8
_HalpIommuFreeDeviceId@4
_HalpIommuFreeDmaDomain@4
_HalpIommuFreeDomain@8
_HalpIommuFreeRemappingTableEntry@8
_HalpIommuGetAcpiDeviceMapCount@4
_HalpIommuGetDeviceId@8
_HalpIommuGetDmarptRootAddress@12
_HalpIommuGetExceptionList@0
_HalpIommuGetHardwareDomain@20
_HalpIommuGetNextFlushDevice@24
_HalpIommuGetPageTableType@4
_HalpIommuGetReservedRanges@12
_HalpIommuGetSecurityPolicy@0
_HalpIommuInitDiscard@4
_HalpIommuInitInterrupts@0
_HalpIommuInitSystem@12
_HalpIommuInitializeAll@8
_HalpIommuInitializeDmaGuardPolicy@4
_HalpIommuInitializeDmar@0
_HalpIommuInterruptRoutine@8
_HalpIommuIvtDiscover@4
_HalpIommuJoinDmaDomain@8
_HalpIommuLeaveDmaDomain@8
_HalpIommuLocateFromDevice@12
_HalpIommuMapLogical@32
_HalpIommuMapLogicalRange@36
_HalpIommuMarkHiberPhase@4
_HalpIommuPopulateExceptionList@0
_HalpIommuProcessMemoryErrata@12
_HalpIommuProcessReservations@4
_HalpIommuProcessReservationsInternal@8
_HalpIommuProcessReservedDomains@8
_HalpIommuQueryAcpiDeviceMapping@8
_HalpIommuRegisterDispatchTable@4
_HalpIommuSetupMessageInterruptRouting@4
_HalpIommuSupportEnabled@0
_HalpIommuUnblockDevice@8
_HalpIommuUnmapLogicalRange@20
_HalpIommuUpdatePageTableLevel@0
_HalpIommuUpdateRemappingDestination@16
_HalpIommuUpdateRemappingTableEntry@12
_HalpIommuUpdateReservedRegion@8
_HalpIrtAllocateDeviceAperture@20
_HalpIrtAllocateIndex@20
_HalpIrtExtendApertureRange@4
_HalpIrtExtendRemappingRange@4
_HalpIrtFreeIndex@12
_HalpIrtInitializeDeviceApertures@0
_HalpIrtReleaseDeviceAperture@12
_HalpIsEFIRuntimeActive@0
_HalpIsHeap64KRegionExecutable@4
_HalpIsHvIptSupported@0
_HalpIsHvPresent@0
_HalpIsHvUsedForReboot@0
_HalpIsInterruptTypeSecondary@8
_HalpIsMicrosoftCompatibleHvLoaded@0
_HalpIsMsiSupportedIntel@0
_HalpIsMsiSupportedVIA@0
_HalpIsPartitionCpuManager@0
_HalpIsPteFree@4
_HalpIsUefiFirmwareResourceTablePresent@0
_HalpIvtAllocateReservedDomainList@12
_HalpIvtCheckIdPathMatch@8
_HalpIvtFindReservedDomain@8
_HalpIvtProcessDmarTable@8
_HalpIvtProcessDrhdEntry@8
_HalpIvtReserveDomainIds@28
_HalpIvtpInitializeReservedDomain@8
_HalpKdEnumerateDebuggingDevices@12
_HalpKdReadPCIConfig@20
_HalpKdReleaseDebuggingDevice@4
_HalpKdSetupDebuggingDevice@8
_HalpKdWritePCIConfig@20
_HalpKsrCallbackRoutine@12
_HalpLaAddReservation@12
_HalpLaAllocateBlt@24
_HalpLaBltAdd@8
_HalpLaBltFindFree@28
_HalpLaDeleteBlt@12
_HalpLaFreeState@4
_HalpLaInitializeState@8
_HalpLaReserveRange@16
_HalpLapDeleteSubtree@8
_HalpLapSplitNode@8
_HalpLeaveDmaDomain@4
_HalpLegacyShutdown@20
_HalpLoadMicrocode@4
_HalpMap@24
_HalpMapCR3Ex@16
_HalpMapEarlyPages@16
_HalpMapNvsArea@0
_HalpMapPhysicalMemory64@20
_HalpMapPhysicalMemoryWriteThrough64@16
_HalpMapTransfer@28
_HalpMapTransferHelper@20
_HalpMapTransferV2@28
_HalpMapTransferV3@28
_HalpMaskInterrupt@8
_HalpMcExportAllData@12
_HalpMcExportAndChargeNeededData@4
_HalpMcInitializeMicrocodeInfo@0
_HalpMcRecordProcessorInfo@4
_HalpMcSetUpdateInfoInvalid@0
_HalpMcUpdateFindDataTableEntry@4
_HalpMcUpdateInitialize@8
_HalpMcUpdateLock@0
_HalpMcUpdateMicrocode@4
_HalpMcUpdatePostUpdate@0
_HalpMcUpdateUnlock@0
_HalpMcaClearError@12
_HalpMcaCurrentProcessorSetTSS@0
_HalpMcaExceptionHandler@0
_HalpMcaInitializeErrorSection@12
_HalpMcaInitializePcrContext@0
_HalpMcaPopulateErrorData@28
_HalpMcaReadError@24
_HalpMcaReadErrorCorrected@8
_HalpMcaReadErrorCorrectedAMD@8
_HalpMcaReadErrorCorrectedIntel@8
_HalpMcaReadErrorPresence@12
_HalpMcaReadErrorUncorrectedAMD@8
_HalpMcaReadErrorUncorrectedIntel@8
_HalpMcaReadErrorUncorrectedUnknown@8
_HalpMcaReportError@16
_HalpMcaResumeProcessorConfig@4
_HalpMcaSetFeatureFlags@0
_HalpMcaSetProcessorConfig@12
_HalpMcaStuckErrorCheck@20
_HalpMceBarrierWait@12
_HalpMceHandler@8
_HalpMceHandlerCore@16
_HalpMceHandlerWithRendezvous@4
_HalpMceInit@4
_HalpMceInitProcessor@12
_HalpMceInitializeErrorPacket@12
_HalpMceInitializeErrorPacketContents@4
_HalpMiscBugCheckCallback@16
_HalpMiscGetParameters@4
_HalpMiscInitDiscard@4
_HalpMiscInitSystem@12
_HalpMiscInitializeKsr@0
_HalpMiscInitializeTelemetry@0
_HalpMiscIsLegacyPcType@0
_HalpMmAllocCtxAlloc@8
_HalpMmAllocCtxAllocBuffer@8
_HalpMmAllocCtxBufferCleanup@8
_HalpMmAllocCtxFree@8
_HalpMmAllocCtxInit@4
_HalpMmAllocCtxMarkHiberPhase@4
_HalpMmAllocateMemory@4
_HalpMmAllocateMemoryInternal@8
_HalpMmAllocatePerProcessorMemory@4
_HalpMmBuildTiledMemoryMap@4
_HalpMmInitSystem@12
_HalpMovntiCopyBuffer@12
_HalpMpsValueAscendingSort
_HalpNmiGenericErrorHandler@4
_HalpNmiReboot@0
_HalpNodeCostSort
_HalpNumaAddRangeProximity@12
_HalpNumaCompareMemorySideCacheEntries
_HalpNumaCompareMemorySideCacheNodeAndLevel@16
_HalpNumaInitializeHmaConfiguration@4
_HalpNumaInitializeStaticConfiguration@4
_HalpNumaParseHmat@16
_HalpNumaQueryMemorySideCacheInfo@16
_HalpNumaQueryNodeCapacity@8
_HalpNumaQueryNodeDistance@12
_HalpNumaQueryProcessorNode@12
_HalpNumaQueryProximityId@12
_HalpNumaQueryProximityNode@8
_HalpNumaSwapP0NodeToFront@0
_HalpPCIAcquireConfigSpaceLock@4
_HalpPCIConfig@28
_HalpPCIPerformConfigAccess@20
_HalpParseChannelCount@0
_HalpPassIrpFromFdoToPdo@8
_HalpPciAccessIoConfigSpace@28
_HalpPciAccessMmConfigSpace@28
_HalpPciCheckAmdK8@12
_HalpPciConvertDevicePathToRid@4
_HalpPciGetHpetInterruptSource@16
_HalpPciGetHpetInterruptSourceAmd@12
_HalpPciGetHpetInterruptSourceIntel@12
_HalpPciGetMmConfigPhysicalAddress@12
_HalpPciHandleSecureAccess@28
_HalpPciInitSystem@12
_HalpPciInitializeMmConfigAccess@4
_HalpPciIsAddressWithinMcfg@20
_HalpPciMapMmConfigPhysicalAddress@8
_HalpPciMarkHiberPhase@4
_HalpPciReadIoConfigUchar@12
_HalpPciReadIoConfigUlong@12
_HalpPciReadIoConfigUshort@12
_HalpPciReadMmConfigUchar@12
_HalpPciReadMmConfigUlong@12
_HalpPciReadMmConfigUshort@12
_HalpPciReadSecondaryBusNumber@20
_HalpPciReportMmConfigAddressRange@0
_HalpPciWriteIoConfigUchar@12
_HalpPciWriteIoConfigUlong@12
_HalpPciWriteIoConfigUshort@12
_HalpPciWriteMmConfigUchar@12
_HalpPciWriteMmConfigUlong@12
_HalpPciWriteMmConfigUshort@12
_HalpPeiInterruptHandler@8
_HalpPerfInterrupt@8
_HalpPicDiscover@0
_HalpPicInitializeIoUnit@4
_HalpPicRequestInterrupt@20
_HalpPicSetLineState@12
_HalpPicWriteEndOfInterrupt@4
_HalpPiix4Detect@4
_HalpPmTimerConfigure@12
_HalpPmTimerDiscover@0
_HalpPmTimerInitialize@4
_HalpPmTimerQueryCounterIoPort@4
_HalpPmTimerQueryCounterMemory@4
_HalpPnpInitSystem@12
_HalpPopulateMsiMessages@12
_HalpPostPnpInitialize@0
_HalpPostSleepMP@8
_HalpPowerEarlyRestore@4
_HalpPowerInitDiscard@4
_HalpPowerInitFwPerformanceTableMappings@0
_HalpPowerInitNvsRegionData@4
_HalpPowerInitSystem@12
_HalpPowerSetRebootHandler@4
_HalpPowerStateCallback@12
_HalpPowerWriteResetCommand@8
_HalpPreAllocateKInterrupts@0
_HalpPrepareForBugcheck@4
_HalpPreserveNvsArea@0
_HalpProcGetFeatureBits@0
_HalpProcInitDiscard@4
_HalpProcInitSystem@12
_HalpProcessSecondarySignalList@16
_HalpProcessorPrepareForIdle@4
_HalpProcessorResumeFromIdle@0
_HalpPutAcpiHacksInRegistry@0
_HalpPutScatterGatherListThin@8
_HalpQueryAcpiRealTimeClock@4
_HalpQueryAcpiResourceRequirements@4
_HalpQueryAcpiWakeAlarmSystemPowerState@4
_HalpQueryCapabilities@8
_HalpQueryCapsuleCapabilities@16
_HalpQueryChannelTopologyInformation@12
_HalpQueryDebuggerInformation@12
_HalpQueryDeviceRelations@12
_HalpQueryHeterogeneousMemoryAttributesInterface@4
_HalpQueryIdFdo@12
_HalpQueryIdPdo@12
_HalpQueryInterface@28
_HalpQueryIommuReservedRegionInformation@8
_HalpQueryMaximumGsiv@4
_HalpQueryMaximumRegisteredProcessorCount@0
_HalpQueryNumaRangeTableInformation@12
_HalpQueryPccInterface@24
_HalpQueryPerDeviceMsiLimitInformation@4
_HalpQueryPrimaryInterruptInformation@8
_HalpQueryProfileInformation@16
_HalpQueryProfileSourceList@24
_HalpQueryResources@8
_HalpQuerySecondaryInterruptInformation@4
_HalpQuerySratProcessorCount@0
_HalpQueryVirtualRtc@8
_HalpQueueMapBufferWorker@8
_HalpReadCmosDataByPort@20
_HalpReadCmosTime@4
_HalpReadGenericErrorInfo@4
_HalpReadPCIConfig@24
_HalpReadPartitionTable@16
_HalpReadRtcStdPCAT@12
_HalpReadStdCmosData@12
_HalpReadWheaPhysicalMemory@16
_HalpReadWriteWheaPhysicalMemory@20
_HalpReboot@0
_HalpRecordSecondaryGsivRange@0
_HalpReenableAcpi@0
_HalpRegisterDeviceInUse@4
_HalpRegisterDmaChannel@4
_HalpRegisterDmaController@8
_HalpRegisterKdSupportFunctions@4
_HalpRegisterPeiErrorSource@4
_HalpRegisterSecondaryIcInterface@4
_HalpRegisterUsbController@16
_HalpReleaseCmosSpinLock@0
_HalpReleaseHalCounters@0
_HalpReleaseSecondaryIcEntryExclusive@8
_HalpReleaseSecondaryIcEntryShared@8
_HalpRemapVirtualAddress64@20
_HalpRemoveProfileSourceFromList@12
_HalpReportResourceUsage@8
_HalpReserveHalPtes@4
_HalpResetSBF@0
_HalpRestartProfiling@0
_HalpRestoreDmaControllerState@0
_HalpRestoreHvEnlightenment@0
_HalpRestoreLegacyDmaControllerState@0
_HalpRestoreNvsArea@0
_HalpRtcAcknowledgeInterrupt@4
_HalpRtcArmTimer@16
_HalpRtcDiscover@0
_HalpRtcFixedStall@12
_HalpRtcInitialize@4
_HalpRtcStop@4
_HalpRtcWaitForRisingEdge@0
_HalpSaveAndDisableEnlightenment@0
_HalpSaveDmaControllerState@0
_HalpSaveProcessorState@4
_HalpSaveProfilingContext@0
_HalpSecondaryInterruptQueryPrimaryInformation@8
_HalpSelectFeasibleLowPowerState@16
_HalpSendPccCommand@8
_HalpSerialize@0
_HalpSetAcpiRealTimeClock@4
_HalpSetClockAfterSleep@0
_HalpSetClockBeforeSleep@0
_HalpSetCmosCenturyByte@4
_HalpSetCmosData@16
_HalpSetCr4MCEBit@0
_HalpSetIrtEntry@12
_HalpSetPCIData@24
_HalpSetPartitionInformation@16
_HalpSetPlatformFlags@8
_HalpSetProfileSourceInterval@8
_HalpSetResumeTime@8
_HalpSetShutdownResetHandler@4
_HalpSetSystemInformation@12
_HalpSetTimer@24
_HalpSetTimerAnyMode@20
_HalpSetVirtualRtc@4
_HalpSetWakeAlarm@12
_HalpSetupAcpiPhase0@4
_HalpSetupRealModeResume@8
_HalpSfiTimerAcknowledgeInterrupt@4
_HalpSfiTimerArm@16
_HalpSfiTimerDiscover@0
_HalpSfiTimerInitialize@4
_HalpSfiTimerQueryCounter@4
_HalpSfiTimerStop@4
_HalpShutdown@0
_HalpShutdownReset@20
_HalpSignalRAS@4
_HalpSimpleCheck@8
_HalpSocApiAllocatePhysicalMemory@12
_HalpStartPccCommand@0
_HalpStopLegacyUsbInterrupts@4
_HalpStopLegacyUsbInterruptsInternal@4
_HalpStoreFreeCr3@4
_HalpSwapChannelNodes@8
_HalpTimerAlwaysOnClockInterrupt@8
_HalpTimerBuildKnownResourceIdString@12
_HalpTimerCalculateMaximumAllowableDrift@16
_HalpTimerCalibratePerformanceCounter@12
_HalpTimerCaptureCloestAuxiliaryQpcPair@0
_HalpTimerCaptureCurrentAuxiliaryQpcPair@12
_HalpTimerClearProblem@8
_HalpTimerClockActivate@4
_HalpTimerClockArm@16
_HalpTimerClockInitialize@0
_HalpTimerClockInterrupt@8
_HalpTimerClockInterruptStub@8
_HalpTimerClockIpiRoutine@8
_HalpTimerClockPowerChange@8
_HalpTimerClockStart@0
_HalpTimerClockStop@0
_HalpTimerConfigureInterrupt@32
_HalpTimerConfigureQpcBypass@0
_HalpTimerConvertAuxiliaryCounter@48
_HalpTimerConvertAuxiliaryCounterToPerformanceCounter@16
_HalpTimerConvertPerformanceCounterToAuxiliaryCounter@16
_HalpTimerCreateReferencePage@0
_HalpTimerDelayedQueryCounter@4
_HalpTimerDetermineValidTimerPairReadLatency@8
_HalpTimerDpcRoutine@16
_HalpTimerFindBestAlwaysOnTimer@4
_HalpTimerFindIdealClockSource@0
_HalpTimerFindIdealPerformanceCounterSource@0
_HalpTimerFindIdealProfilingSource@0
_HalpTimerFindIdealWatchdog@0
_HalpTimerGetClockConfiguration@4
_HalpTimerGetClockRates@12
_HalpTimerGetInternalData@4
_HalpTimerGetProfilingHandler@0
_HalpTimerGetReferencePage@0
_HalpTimerGetSavedPerformanceCounter@0
_HalpTimerGetSkip@0
_HalpTimerInitPowerManagement@0
_HalpTimerInitSystem@12
_HalpTimerInitialize@4
_HalpTimerInitializeClock@0
_HalpTimerInitializeClockPn@0
_HalpTimerInitializeEarlyStallSource@4
_HalpTimerInitializeProfiling@0
_HalpTimerInitializeSystemWatchdog@0
_HalpTimerInitializeVpptClockTimer@0
_HalpTimerIsHypervisorReferenceAvailable@0
_HalpTimerMarkHiberPhase@4
_HalpTimerMarkSleep@0
_HalpTimerMarkWake@0
_HalpTimerMeasureAllProcessorFrequencies@4
_HalpTimerMeasureFrequencies@4
_HalpTimerMeasureProcessorsWorker@4
_HalpTimerNoteHpetMaskingBehavior@0
_HalpTimerNotifyProcessorFreeze@8
_HalpTimerOnlyClockInterruptPending@0
_HalpTimerPerformanceCounterPowerChange@8
_HalpTimerPowerChange@8
_HalpTimerPowerComponentActiveCallback@8
_HalpTimerPowerComponentIdleCallback@8
_HalpTimerPowerCriticalTransitionCallback@12
_HalpTimerPrepareClockInterrupt@0
_HalpTimerPrepareClockInterruptPn@0
_HalpTimerProfileInterrupt@8
_HalpTimerProfilePowerChange@8
_HalpTimerPropagateQpcBiasUpdate@4
_HalpTimerQueryAndResetRtcErrors@4
_HalpTimerQueryAuxiliaryCounterFrequency@4
_HalpTimerQueryCycleCounter@4
_HalpTimerQueryHostPerformanceCounter@4
_HalpTimerQueryProfileAvailability@0
_HalpTimerQueryWakeTime@8
_HalpTimerQueryWatchdogType@4
_HalpTimerReadTimerPairWithLatencyLimit@20
_HalpTimerRegister@8
_HalpTimerRegisterBuiltinPlugins@4
_HalpTimerRegisterBuiltinPluginsCommon@4
_HalpTimerReportIdleStateUsage@8
_HalpTimerResetProfileAdjustment@0
_HalpTimerRestartProfileInterrupt@0
_HalpTimerRestorePerformanceCounter@0
_HalpTimerRestoreProcessorCounter@4
_HalpTimerSavePerformanceCounter@0
_HalpTimerSaveProcessorFrequency@0
_HalpTimerScaleBias@24
_HalpTimerScaleCounter@24
_HalpTimerSchedulePeriodicQueries@0
_HalpTimerSelectFallbackPerformanceCounter@0
_HalpTimerSelectRoles@0
_HalpTimerSetProblemEx@20
_HalpTimerSetProfilingHandler@4
_HalpTimerSetProfilingTarget@8
_HalpTimerSetSkip@4
_HalpTimerSetTimerBackedProfileInterval@4
_HalpTimerSetupMessageInterruptRouting@4
_HalpTimerStallCounterPowerChange@8
_HalpTimerStallExecutionProcessor@16
_HalpTimerStartProfileInterrupt@0
_HalpTimerStopAllTimers@0
_HalpTimerStopProfileInterrupt@0
_HalpTimerSwitchStallSource@4
_HalpTimerSwitchToNormalClock@4
_HalpTimerTraceTimingHardware@0
_HalpTimerUnmapInterrupt@16
_HalpTimerUpdateApiConsumers@4
_HalpTimerWaitForPhase0Interrupt@8
_HalpTimerWatchdogGeneratedLastReset@0
_HalpTimerWatchdogLogReset@0
_HalpTimerWatchdogPreResetInterrupt@8
_HalpTimerWatchdogQueryDueTime@0
_HalpTimerWatchdogResetCountdown@0
_HalpTimerWatchdogStart@0
_HalpTimerWatchdogStop@0
_HalpTimerWatchdogTriggerSystemReset@4
_HalpTimerWatchdogWakeSetDueTime@8
_HalpTopologyInitSystem@12
_HalpTranslateBusAddress@24
_HalpTranslateToLegacyMcaException@8
_HalpTscAdjustToLeader@4
_HalpTscAdjustToTarget@4
_HalpTscAdvSynchCalculateRemoteDelta@12
_HalpTscAdvSynchCalculateRemoteDeltas@24
_HalpTscAdvSynchComputeMinimumDelta@8
_HalpTscAdvSynchComputeMinimumDeltaAlternate@8
_HalpTscAdvSynchLeader@4
_HalpTscAdvSynchReadTimeStamp@4
_HalpTscAdvSynchSkewCounter@8
_HalpTscAdvSynchTarget@0
_HalpTscAdvSynchToLeader@4
_HalpTscAdvSynchToTarget@4
_HalpTscCheckAdjustMsrCapability@0
_HalpTscCheckDisposition@0
_HalpTscCompatibilitySynchronization@4
_HalpTscDiscover@0
_HalpTscFallback@4
_HalpTscFallbackToPlatformSource@8
_HalpTscFinalizeDisposition@0
_HalpTscGetAttributes@12
_HalpTscInitialize@4
_HalpTscInitializeSynchronizationContext@16
_HalpTscQueryCounter@4
_HalpTscQueryCounterOrdered@4
_HalpTscReportSyncStatus@0
_HalpTscReserveResources@0
_HalpTscSynchronization@8
_HalpTscSynchronizationWorker@4
_HalpTscTraceStatus@8
_HalpUnloadMicrocode@0
_HalpUnmapVirtualAddress@12
_HalpUnmaskInterrupt@8
_HalpUnregisterDeviceInUse@4
_HalpUnregisterSecondaryIcInterface@12
_HalpUpdateCapsule@16
_HalpUpdateConfigurationFromMsct@32
_HalpUpdateCoolingPacket@4
_HalpUpdateIrtDestinationId@16
_HalpUpdateNumaConfiguration@8
_HalpUpdatePerDeviceMsiLimitInformation@0
_HalpUsbLegacyDeviceHandoff@20
_HalpUsbLegacyScanBusForHandoff@20
_HalpUsbLegacyStopOhciInterrupt@12
_HalpUsbLegacyStopUhciInterrupt@16
_HalpUtcTimeToAcpiRealTime@8
_HalpValidPCISlot@12
_HalpValidateInterface@4
_HalpValidateMpns@0
_HalpVerifyGenericError@8
_HalpVerifyHmatEntryValidity@4
_HalpVerifySratEntryLengthAndFlag@8
_HalpVpptAcknowledgeInterrupt@4
_HalpVpptArmTimer@16
_HalpVpptInitialize@4
_HalpVpptInitializePhysicalTimer@0
_HalpVpptStop@4
_HalpVpptTimerRegister@8
_HalpVpptUpdatePhysicalTimer@0
_HalpWatchdogDelayExpiration@4
_HalpWdatArmTimer@16
_HalpWdatDiscover@0
_HalpWdatExecuteActionBeforeInitialize@20
_HalpWdatInitialize@4
_HalpWdatInitializeWdat@4
_HalpWdatInitializeWdrt@4
_HalpWdatProcessWdatInternalData@16
_HalpWdatProcessWdrtInternalData@16
_HalpWdatStop@4
_HalpWhackICHUsbSmi@8
_HalpWheaGetMciStatusIndex@4
_HalpWheaInitDiscard@4
_HalpWheaInitProcessorGenericSection@8
_HalpWheaInitSystem@12
_HalpWheaNativeCpuid@28
_HalpWheaNativeReadMsr@16
_HalpWheaNativeWriteMsr@20
_HalpWheaReadMcgCap@8
_HalpWheaReadMsrAddress@16
_HalpWheaReadMsrMisc@16
_HalpWheaWriteMsrControl@20
_HalpWheaWriteMsrStatus@20
_HalpWriteCmosDataByPort@20
_HalpWriteCmosTime@4
_HalpWritePCIConfig@24
_HalpWritePartitionTable@20
_HalpWriteRtcStdPCAT@12
_HalpWriteStdCmosData@12
_HalpWriteWheaPhysicalMemory@16
_HalpcGetCmosDataByType@16
_HalpcSetCmosDataByType@16
_IidAreAcpiIdsStrictlyEqual@8
_IidAreIdsStrictlyEqual@8
_IidArePciIdsStrictlyEqual@8
_IidCloneDeviceId@12
_IidCloneDeviceIdAcpi@8
_IidCloneDeviceIdPci@8
_IidGetDeviceIdBufferSize@8
_IidpCheckTypesMatch@8
_IoFlushAdapterBuffers@24
_IoFlushAdapterBuffersV2@24
_IoFlushAdapterBuffersV3@24
_IoFreeAdapterChannel@4
_IoFreeAdapterChannelV2@4
_IoFreeAdapterChannelV3@4
_IoFreeAdapterChannelV3Internal@4
_IoFreeAdapterChannelV3Passive@4
_IoFreeMapRegisters@12
_IoFreeMapRegistersV2@12
_IoFreeMapRegistersV3@12
_IoMapTransfer@24
_IoMapTransferInternal@28
_IommuBeginDeviceReset@8
_IommuDevicePowerChange@12
_IommuDisableDevicePasid@8
_IommuDomainAttachDevice@16
_IommuDomainConfigure@8
_IommuDomainCreate@8
_IommuDomainDelete@4
_IommuDomainDetachDevice@12
_IommuEnableDevicePasid@8
_IommuFinalizeDeviceReset@4
_IommuFlushAllPasid@12
_IommuFlushDomain@4
_IommuFlushDomainVaList@16
_IommuFlushTb@12
_IommuGetConfiguration@16
_IommuGetLibraryContext@12
_IommuInitializeLibrary@0
_IommuMapDevice@16
_IommuMapIdentityRange@12
_IommuMapLogicalRange@20
_IommuProcessPageRequestQueue@4
_IommuQueryInputMappings@16
_IommuSetAddressSpace@8
_IommuSetDeviceFaultReporting@16
_IommuUnmapDevice@8
_IommuUnmapIdentityRange@8
_IommuUnmapLogicalRange@20
_IommupGetSystemContext@4
_IommupValidateMdl@4
_IvtAllocateContextTable@12
_IvtAttachDeviceDomain@16
_IvtAttachDeviceDomainInternal@16
_IvtBuildContextEntry@32
_IvtBuildExtendedContextEntry@48
_IvtCheckForReservedRegion@4
_IvtClearPendingFaults@4
_IvtCompleteFlush@8
_IvtConfigureSettings@8
_IvtCreateDevice@20
_IvtDeleteDevice@12
_IvtDetachDeviceDomain@12
_IvtDisableInterrupt@4
_IvtEnableInterrupt@4
_IvtFindDevice@16
_IvtFlushDomainTb@20
_IvtFlushTbInternal@40
_IvtGetBlockedDomain@12
_IvtGetContextEntryType@8
_IvtGetDomainId@8
_IvtGetIdentityMappedDomain@8
_IvtHandleInterrupt@4
_IvtInitializeIdentityMappings@4
_IvtInitializeIommu@12
_IvtInitializeLargePagePte@16
_IvtInitializeMTRR@4
_IvtInvalidateAllContextEntries@4
_IvtInvalidateContextEntry@24
_IvtInvalidateExtendedContextEntry@24
_IvtInvalidateRemappingTableEntries@8
_IvtInvalidateRemappingTableEntry@8
_IvtIommuFetchAndCompressPAT@0
_IvtIommuSendCommand@12
_IvtIommuWaitCommand@12
_IvtProcessDeviceExceptions@4
_IvtProcessReservedDomains@12
_IvtSetMessageInterruptRouting@20
_IvtSyncFlush@8
_IvtUpdateContextEntry@24
_IvtUpdateExtendedContextEntry@32
_IvtUpdateExtendedDestination@20
_IvtUpdateGlobalCommand@12
_IvtUpdateInterruptDestination@8
_IvtUpdateRemappingDestination@20
_IvtUpdateRemappingTableEntry@16
_IvtUpdateSingleTargetExtendedDestination@20
_IvtpGetNextInternalDeviceScope@8
_KeFlushWriteBuffer@0
_KeGetCurrentIrql@0
_KeLowerIrql@4
_KeQueryPerformanceCounter@4
_KeRaiseIrql@8
_KeRaiseIrqlToDpcLevel@0
_KeRaiseIrqlToSynchLevel@0
_KeSaveStateForHibernate
_KeStallExecutionProcessor@4
_PcAllocateChannelAdapter@4
_PcFlushChannel@4
_PcGetChannelAdapter@4
_PcInitializeDmaHW@4
_PcMapTransfer@28
_PcReadCounter@4
_PcValidateDmaAdapterRequest@4
_PcValidateDmaScatterTransfer@4
_READ_PORT_BUFFER_UCHAR@12
_READ_PORT_BUFFER_ULONG@12
_READ_PORT_BUFFER_USHORT@12
_READ_PORT_UCHAR@4
_READ_PORT_ULONG@4
_READ_PORT_USHORT@4
_READ_PORT_USHORT_PAIR@8
_RtlMoveMemory@12
_RtlRaiseException@4
_RtlULongAdd@12
_RtlULongLongAdd@20
_RtlULongLongMult@20
_RtlUnwind@16
_StartPx_PMStub@0
_StartPx_PMStubForVM@0
_TraceLoggingRegisterEx_EtwRegister_EtwSetInformation@12
_TranslateGlobalVectorToIsaVector@8
_WRITE_PORT_BUFFER_UCHAR@12
_WRITE_PORT_BUFFER_ULONG@12
_WRITE_PORT_BUFFER_USHORT@12
_WRITE_PORT_UCHAR@8
_WRITE_PORT_ULONG@8
_WRITE_PORT_USHORT@8
_WdHwCreateHardwareRegister@20
_WdHwDestroyHardwareRegister@4
_WdHwpGetReadMethod@8
_WdHwpGetWriteMethod@8
_WdHwpReadPortUChar@4
_WdHwpReadPortULong@4
_WdHwpReadPortUShort@4
_WdHwpReadRegisterUChar@4
_WdHwpReadRegisterULong@4
_WdHwpReadRegisterUShort@4
_WdHwpWritePortUChar@8
_WdHwpWritePortULong@8
_WdHwpWritePortUShort@8
_WdHwpWriteRegisterUChar@8
_WdHwpWriteRegisterULong@8
_WdHwpWriteRegisterUShort@8
_WdInstrDestroyInstruction@4
_WdInstrExecuteAction@20
_WdInstrExecuteInstruction@12
_WdInstrInitializeInstruction@28
_XmAaaOp@4
_XmAadOp@4
_XmAamOp@4
_XmAasOp@4
_XmAccumImmediate@4
_XmAccumRegister@4
_XmAdcOp@4
_XmAddOp@4
_XmAddOperands@8
_XmAndOp@4
_XmBitScanGeneral@4
_XmBoundOp@4
_XmBsfOp@4
_XmBsrOp@4
_XmBswapOp@4
_XmBtOp@4
_XmBtcOp@4
_XmBtrOp@4
_XmBtsOp@4
_XmByteImmediate@4
_XmCallOp@4
_XmCbwOp@4
_XmClcOp@4
_XmCldOp@4
_XmCliOp@4
_XmCmcOp@4
_XmCmpOp@4
_XmCmpsOp@4
_XmCmpxchgOp@4
_XmCompareOperands@4
_XmCwdOp@4
_XmDaaOp@4
_XmDasOp@4
_XmDecOp@4
_XmDivOp@4
_XmEffectiveOffset@4
_XmEmulateInterrupt@8
_XmEmulateStream@16
_XmEnterOp@4
_XmEvaluateAddressSpecifier@8
_XmEvaluateIndexSpecifier@8
_XmExecuteInt1a@4
_XmFlagsRegister@4
_XmGeneralBitOffset@4
_XmGeneralRegister@4
_XmGetCodeByte@4
_XmGetImmediateSourceValue@8
_XmGetLongImmediate@4
_XmGetOffsetAddress@8
_XmGetRegisterAddress@8
_XmGetStringAddress@12
_XmGetStringAddressRange@16
_XmGetWordImmediate@4
_XmGroup1General@4
_XmGroup1Immediate@4
_XmGroup2By1@4
_XmGroup2ByByte@4
_XmGroup2ByCL@4
_XmGroup3General@4
_XmGroup45General@4
_XmGroup7General@4
_XmGroup8BitOffset@4
_XmHltOp@4
_XmIdivOp@4
_XmIllOp@4
_XmImmediateEnter@4
_XmImmediateJump@4
_XmImulImmediate@4
_XmImulOp@4
_XmImulxOp@4
_XmInOp@4
_XmIncOp@4
_XmInitializeEmulator@20
_XmInsOp@4
_XmInt1aFindPciClassCode@4
_XmInt1aFindPciDevice@4
_XmInt1aPciBiosPresent@4
_XmInt1aReadConfigRegister@4
_XmInt1aWriteConfigRegister@4
_XmIntOp@4
_XmIretOp@4
_XmJcxzOp@4
_XmJmpOp@4
_XmJxxOp@4
_XmLahfOp@4
_XmLeaveOp@4
_XmLoadSegment@4
_XmLodsOp@4
_XmLongJump@4
_XmLoopOp@4
_XmMovOp@4
_XmMoveGeneral@4
_XmMoveImmediate@4
_XmMoveRegImmediate@4
_XmMoveSegment@4
_XmMoveXxGeneral@4
_XmMovsOp@4
_XmMulOp@4
_XmNegOp@4
_XmNoOperands@4
_XmNopOp@4
_XmNotOp@4
_XmOpcodeEscape@4
_XmOpcodeRegister@4
_XmOrOp@4
_XmOutOp@4
_XmOutsOp@4
_XmPopGeneral@4
_XmPopOp@4
_XmPopStack@4
_XmPopaOp@4
_XmPortDX@4
_XmPortImmediate@4
_XmPrefixOpcode@4
_XmPushImmediate@4
_XmPushOp@4
_XmPushPopSegment@4
_XmPushStack@8
_XmPushaOp@4
_XmRclOp@4
_XmRcrOp@4
_XmRdtscOp@4
_XmRetOp@4
_XmRolOp@4
_XmRorOp@4
_XmSahfOp@4
_XmSarOp@4
_XmSbbOp@4
_XmScasOp@4
_XmSegmentOffset@4
_XmSetDataType@4
_XmSetDestinationValue@8
_XmSetLogicalResult@8
_XmSetSourceValue@8
_XmSetccByte@4
_XmShiftDouble@4
_XmShlOp@4
_XmShldOp@4
_XmShortJump@4
_XmShrOp@4
_XmShrdOp@4
_XmSmswOp@4
_XmStcOp@4
_XmStdOp@4
_XmStiOp@4
_XmStoreResult@8
_XmStosOp@4
_XmStringOperands@4
_XmSubOp@4
_XmSubOperands@8
_XmSxxOp@4
_XmTestOp@4
_XmXaddOp@4
_XmXchgOp@4
_XmXlatOpcode@4
_XmXorOp@4
_ZwClose@4
_ZwOpenKey@12
_ZwSetValueKey@24
__NLG_Call
__NLG_Notify
__NLG_Notify1
__SEH_epilog4
__SEH_prolog4
___except_validate_jump_buffer
___longjmp_internal
___report_gsfailure
___security_init_cookie
__abnormal_termination
__alldiv
__alldvrm
__allmul
__alloca_probe
__alloca_probe_16
__allshl
__allshr
__aulldiv
__aulldvrm
__aullrem
__aullshr
__except_handler4
__global_unwind2
__local_unwind2
__local_unwind4
__rt_probe_read4@4
__seh_longjmp_unwind4@4
__setjmp3
__tlgDefineProvider_annotation__TlgHalTraceLoggingProviderProv
__tlgEnableCallback@36
__tlgKeywordOn@12
__tlgWriteEx_EtwWriteEx@36
__tlgWriteTransfer_EtwWriteTransfer@24
_ext_ms_win_ntos_ksr_l1_1_3_KsrGetFirmwareInformation@4
_longjmp
_memcmp
_memcpy
_memset
_x86BiosAllocateBuffer@12
_x86BiosCall@8
_x86BiosExecuteInterruptShadowed@20
_x86BiosFreeBuffer@8
_x86BiosGetPciBusData@20
_x86BiosInitializeBiosEx@20
_x86BiosReadCmosPort@8
_x86BiosReadCmosPortByte@4
_x86BiosReadIoSpace@8
_x86BiosReadMemory@16
_x86BiosReadPciAddressPort@8
_x86BiosReadPciDataPort@8
_x86BiosSetPciBusData@20
_x86BiosTranslateAddress@8
_x86BiosWriteCmosPort@12
_x86BiosWriteCmosPortByte@8
_x86BiosWriteIoSpace@12
_x86BiosWriteMemory@16
_x86BiosWritePciAddressPort@12
_x86BiosWritePciDataPort@12
*/
