

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Sun Oct 20 17:38:04 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.30 ns|  8.001 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  90.909 ns|  90.909 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 5 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37"   --->   Operation 6 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32"   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31"   --->   Operation 12 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read303 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30"   --->   Operation 13 'read' 'p_read303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29"   --->   Operation 14 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read101 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 15 'read' 'p_read101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %p_read_1"   --->   Operation 16 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %p_read_1" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 17 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %p_read_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 18 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %p_read_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 19 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.91ns)   --->   "%mul_ln14 = mul i32 %sext_ln13, i32 %conv_i_i" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 20 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %mul_ln14" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 21 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read101, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.88ns)   --->   "%mul_ln14_1 = mul i34 %sext_ln14, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 23 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%add_ln14 = add i34 %shl_ln, i34 %mul_ln14_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 24 'add' 'add_ln14' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 25 'partselect' 'weight_out_weight_change' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %p_read_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 26 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.91ns)   --->   "%mul_ln14_2 = mul i32 %sext_ln13_1, i32 %conv_i_i" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 27 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i32 %mul_ln14_2" [../array.cpp:24]   --->   Operation 28 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (1.08ns) (grouped into DSP with root node sub_ln30)   --->   "%mul_ln30 = mul i23 %sext_ln12, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 29 'mul' 'mul_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %p_read"   --->   Operation 30 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i16 %p_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 31 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.91ns)   --->   "%mul_ln14_3 = mul i32 %conv_i_i_1, i32 %sext_ln13" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 32 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i32 %mul_ln14_3" [../array.cpp:24]   --->   Operation 33 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i16 %p_read_7" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 34 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %p_read_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 35 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [3/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_4, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 36 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_7, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 37 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.88ns)   --->   "%mul_ln14_4 = mul i34 %sext_ln24, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 38 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.21ns)   --->   "%add_ln14_1 = add i34 %shl_ln14_1, i34 %mul_ln14_4" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 39 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_1, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 40 'partselect' 'weight_out_weight_change_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i16 %p_read303" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 41 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i16 %p_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 42 'sext' 'sext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [3/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_5, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 43 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (2.91ns)   --->   "%mul_ln13_2 = mul i25 %sext_ln12_5, i25 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 44 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read303, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 45 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.88ns)   --->   "%mul_ln14_5 = mul i34 %sext_ln24_1, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 46 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.21ns)   --->   "%add_ln14_2 = add i34 %shl_ln14_2, i34 %mul_ln14_5" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 47 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_2, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 48 'partselect' 'weight_out_weight_change_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln12_7 = sext i16 %p_read_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 49 'sext' 'sext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [3/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_7, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 50 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13_2, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 51 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [3/3] (1.08ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_7, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 52 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (2.91ns)   --->   "%mul_ln14_6 = mul i32 %conv_i_i_1, i32 %sext_ln13_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 53 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %mul_ln14_6" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 54 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln14_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_6, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 55 'bitconcatenate' 'shl_ln14_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.88ns)   --->   "%mul_ln14_7 = mul i34 %sext_ln14_1, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 56 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.21ns)   --->   "%add_ln14_3 = add i34 %shl_ln14_3, i34 %mul_ln14_7" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 57 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_3, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 58 'partselect' 'weight_out_weight_change_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (1.08ns) (grouped into DSP with root node sub_ln30_1)   --->   "%mul_ln30_1 = mul i23 %sext_ln12_3, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 59 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_read, i16 0"   --->   Operation 60 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.01ns)   --->   "%icmp_ln11 = icmp_sgt  i16 %p_read_3, i16 0" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 61 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.01ns)   --->   "%icmp_ln11_1 = icmp_sgt  i16 %p_read_2, i16 0" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 62 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i16 %p_read101" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 63 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %p_read_1" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 64 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.91ns)   --->   "%mul_ln12 = mul i25 %sext_ln12_1, i25 %sext_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 65 'mul' 'mul_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.91ns)   --->   "%mul_ln13 = mul i25 %sext_ln12_1, i25 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 66 'mul' 'mul_ln13' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 67 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/3] (1.08ns) (grouped into DSP with root node sub_ln30)   --->   "%mul_ln30 = mul i23 %sext_ln12, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 68 'mul' 'mul_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.91ns)   --->   "%mul_ln12_1 = mul i25 %sext_ln12_4, i25 %sext_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 70 'mul' 'mul_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [2/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_4, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 71 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [2/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_5, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 72 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12_1, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 73 'partselect' 'tmp_2' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 74 [2/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_7, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 74 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/3] (1.08ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_7, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 75 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [2/3] (1.08ns) (grouped into DSP with root node sub_ln30_1)   --->   "%mul_ln30_1 = mul i23 %sext_ln12_3, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 76 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp, i9 0" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 77 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node sub_ln30)   --->   "%mul_ln30 = mul i23 %sext_ln12, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 78 'mul' 'mul_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node sub_ln30)   --->   "%sext_ln30 = sext i23 %mul_ln30" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 79 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_1, i9 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 80 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_4, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 81 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 82 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_5, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 83 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i25 %shl_ln2, i25 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 84 'add' 'add_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_2, i9 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 85 'bitconcatenate' 'shl_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_7, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 86 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 87 'add' 'add_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_3, i9 0" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 88 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_7, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 89 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 90 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_5, i9 0" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 91 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln30 = sub i25 %shl_ln3, i25 %sext_ln30" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 92 'sub' 'sub_ln30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node sub_ln30_1)   --->   "%mul_ln30_1 = mul i23 %sext_ln12_3, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 93 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_4, i9 0" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 94 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node sub_ln30_1)   --->   "%sext_ln30_1 = sext i23 %mul_ln30_1" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 95 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln30_1 = sub i25 %shl_ln30_1, i25 %sext_ln30_1" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 96 'sub' 'sub_ln30_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.33>
ST_4 : Operation 97 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 97 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i25 %shl_ln2, i25 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 99 'add' 'add_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%weight_out_sum_delta_out = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 100 'partselect' 'weight_out_sum_delta_out' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 101 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 101 'add' 'add_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12_1, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 102 'partselect' 'weight_out_sum_delta_out_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 103 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13_1, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 104 'partselect' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln29 = add i16 %trunc_ln, i16 %p_read_5" [../bias_pe.cpp:29->../array.cpp:34]   --->   Operation 105 'add' 'add_ln29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln30 = sub i25 %shl_ln3, i25 %sext_ln30" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 106 'sub' 'sub_ln30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%omega = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln30, i32 9, i32 24" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 107 'partselect' 'omega' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln12_3 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln30, i32 9, i32 23" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 108 'partselect' 'trunc_ln12_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.01ns)   --->   "%icmp_ln12 = icmp_sgt  i16 %omega, i16 0" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 109 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.48ns)   --->   "%output_3 = select i1 %icmp_ln12, i15 %trunc_ln12_3, i15 0" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 110 'select' 'output_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i15 %output_3" [../bias_pe.cpp:29->../array.cpp:34]   --->   Operation 111 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.01ns)   --->   "%add_ln29_1 = add i16 %trunc_ln13_2, i16 %p_read_4" [../bias_pe.cpp:29->../array.cpp:34]   --->   Operation 112 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln30_1 = sub i25 %shl_ln30_1, i25 %sext_ln30_1" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 113 'sub' 'sub_ln30_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%omega_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln30_1, i32 9, i32 24" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 114 'partselect' 'omega_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln30_1, i32 9, i32 23" [../act_pe.cpp:5->../array.cpp:38]   --->   Operation 115 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.01ns)   --->   "%icmp_ln12_1 = icmp_sgt  i16 %omega_1, i16 0" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 116 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.48ns)   --->   "%output_2 = select i1 %icmp_ln12_1, i15 %trunc_ln5, i15 0" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 117 'select' 'output_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i15 %output_2" [../act_pe.cpp:6->../array.cpp:38]   --->   Operation 118 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error_1 = select i1 %icmp_ln11, i16 %weight_out_sum_delta_out, i16 0" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 119 'select' 'error_1' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_3 = select i1 %icmp_ln11_1, i16 %weight_out_sum_delta_out_1, i16 0" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 120 'select' 'error_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 121 'select' 'agg_result_delta_kmin1_0_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_1_0 = select i1 %cmp_i_i, i16 0, i16 %error_3" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 122 'select' 'agg_result_delta_kmin1_1_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %zext_ln29" [../array.cpp:50]   --->   Operation 123 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %zext_ln6" [../array.cpp:50]   --->   Operation 124 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %agg_result_delta_kmin1_0_0" [../array.cpp:50]   --->   Operation 125 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %agg_result_delta_kmin1_1_0" [../array.cpp:50]   --->   Operation 126 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %weight_out_weight_change" [../array.cpp:50]   --->   Operation 127 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %weight_out_weight_change_1" [../array.cpp:50]   --->   Operation 128 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %weight_out_weight_change_2" [../array.cpp:50]   --->   Operation 129 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %weight_out_weight_change_3" [../array.cpp:50]   --->   Operation 130 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %add_ln29" [../array.cpp:50]   --->   Operation 131 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %add_ln29_1" [../array.cpp:50]   --->   Operation 132 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i160 %mrv_9" [../array.cpp:50]   --->   Operation 133 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.303ns, clock uncertainty: 2.000ns.

 <State 1>: 8.001ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read36' [14]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln14', ../weight_pe.cpp:14->../array.cpp:24) [31]  (2.910 ns)
	'mul' operation 34 bit ('mul_ln14_1', ../weight_pe.cpp:14->../array.cpp:24) [34]  (3.880 ns)
	'add' operation 34 bit ('add_ln14', ../weight_pe.cpp:14->../array.cpp:24) [35]  (1.211 ns)

 <State 2>: 2.910ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln12', ../weight_pe.cpp:12->../array.cpp:24) [27]  (2.910 ns)

 <State 3>: 0.831ns
The critical path consists of the following:
	'add' operation 25 bit of DSP[54] ('add_ln13', ../weight_pe.cpp:13->../array.cpp:24) [54]  (0.831 ns)

 <State 4>: 2.331ns
The critical path consists of the following:
	'sub' operation 25 bit of DSP[89] ('sub_ln30', ../bias_pe.cpp:30->../array.cpp:34) [89]  (0.831 ns)
	'icmp' operation 1 bit ('icmp_ln12', ../act_pe.cpp:12->../array.cpp:38) [92]  (1.016 ns)
	'select' operation 15 bit ('output_3', ../act_pe.cpp:12->../array.cpp:38) [93]  (0.484 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
