#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 29 15:19:39 2022
# Process ID: 69858
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
create_project nn /home/anubhav/xilinx_projects/nn1/nn -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property platform.extensible true [current_project]
create_bd_design "net1"
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/net1/net1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7405.102 ; gain = 29.805 ; free physical = 14429 ; free virtual = 25982
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:forward_fcc:1.0 forward_fcc_0
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] net1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] net1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/forward_fcc_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0xC000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/forward_fcc_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins forward_fcc_0/s_axi_CTRL]
Slave segment '/forward_fcc_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/forward_fcc_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0xFC00_0000 [ 16M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_IOP' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0xE000_0000 [ 4M ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP does not match the usage memory of address space /forward_fcc_0/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /forward_fcc_0/Data_m_axi_gmem.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0x4000_0000 [ 1G ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 does not match the usage memory of address space /forward_fcc_0/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /forward_fcc_0/Data_m_axi_gmem.
endgroup
regenerate_bd_layout
create_bd_design "fwd_fcc_test"
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
open_bd_design {/home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/net1/net1.bd}
open_bd_design {/home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/net1/net1.bd}
open_bd_design {/home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd}
current_bd_design net1
set tmpCopyObjs [concat  [get_bd_cells {ps7_0_axi_periph axi_bram_ctrl_0 axi_smc axi_bram_ctrl_0_bram rst_ps7_0_100M forward_fcc_0 processing_system7_0}]]
current_bd_design fwd_fcc_test
copy_bd_objs -from_design net1 / $tmpCopyObjs
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] fwd_fcc_test_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] fwd_fcc_test_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [BD 41-1075] Cannot assign slave segment '/forward_fcc_0/s_axi_CTRL/Reg' into address space '/processing_system7_0/Data' at address '0x4000_0000 [ 64K ]'. No addressing paths found for assignment.
ERROR: [BD 41-1075] Cannot assign slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' into address space '/forward_fcc_0/Data_m_axi_gmem' at address '0xC000_0000 [ 8K ]'. No addressing paths found for assignment.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' into address space '/forward_fcc_0/Data_m_axi_gmem' at address '0x0000_0000 [ 512M ]'. No addressing paths found for assignment.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR' into address space '/forward_fcc_0/Data_m_axi_gmem' at address '0xFC00_0000 [ 16M ]'. No addressing paths found for assignment.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /forward_fcc_0/Data_m_axi_gmem.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /forward_fcc_0/Data_m_axi_gmem.
ERROR: [Common 17-39] 'copy_bd_objs' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/forward_fcc_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/forward_fcc_0/Data_m_axi_gmem' at <0xC000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/forward_fcc_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins forward_fcc_0/s_axi_CTRL]
Slave segment '/forward_fcc_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
INFO: [BD 5-455] Automation on '/ps7_0_axi_periph/ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/rst_ps7_0_100M/ext_reset_in' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/rst_ps7_0_100M/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
endgroup
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/net1/net1.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/net1/net1.bd
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/net1/ui/bd_80b9de74.ui> 
make_wrapper -files [get_files /home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/ui/bd_b1549e37.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/sim/fwd_fcc_test.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hdl/fwd_fcc_test_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 8956.660 ; gain = 0.000 ; free physical = 13782 ; free virtual = 25488
add_files -norecurse /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hdl/fwd_fcc_test_wrapper.v
launch_runs synth_1 -jobs 10
INFO: [BD 41-1662] The design 'fwd_fcc_test.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/ui/bd_b1549e37.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/sim/fwd_fcc_test.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hdl/fwd_fcc_test_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/hw_handoff/fwd_fcc_test_axi_smc_0.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/hw_handoff/fwd_fcc_test_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/synth/fwd_fcc_test_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block forward_fcc_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_0/fwd_fcc_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_bram_ctrl_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_smc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_forward_fcc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_rst_ps7_0_100M_0
[Fri Apr 29 15:40:40 2022] Launched fwd_fcc_test_axi_bram_ctrl_0_bram_0_synth_1, fwd_fcc_test_axi_smc_0_synth_1, fwd_fcc_test_axi_bram_ctrl_0_0_synth_1, fwd_fcc_test_forward_fcc_0_0_synth_1, fwd_fcc_test_processing_system7_0_0_synth_1, fwd_fcc_test_auto_pc_0_synth_1, fwd_fcc_test_rst_ps7_0_100M_0_synth_1...
Run output will be captured here:
fwd_fcc_test_axi_bram_ctrl_0_bram_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_axi_bram_ctrl_0_bram_0_synth_1/runme.log
fwd_fcc_test_axi_smc_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_axi_smc_0_synth_1/runme.log
fwd_fcc_test_axi_bram_ctrl_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_axi_bram_ctrl_0_0_synth_1/runme.log
fwd_fcc_test_forward_fcc_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_forward_fcc_0_0_synth_1/runme.log
fwd_fcc_test_processing_system7_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_processing_system7_0_0_synth_1/runme.log
fwd_fcc_test_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_pc_0_synth_1/runme.log
fwd_fcc_test_rst_ps7_0_100M_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_rst_ps7_0_100M_0_synth_1/runme.log
[Fri Apr 29 15:40:40 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 9165.656 ; gain = 138.023 ; free physical = 13625 ; free virtual = 25413
reset_run synth_1
reset_run fwd_fcc_test_axi_bram_ctrl_0_bram_0_synth_1
reset_run fwd_fcc_test_axi_smc_0_synth_1
reset_run fwd_fcc_test_forward_fcc_0_0_synth_1
reset_run fwd_fcc_test_auto_pc_0_synth_1
launch_runs synth_1 -jobs 10
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_bram_ctrl_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_smc_0
[Fri Apr 29 15:41:41 2022] Launched fwd_fcc_test_axi_bram_ctrl_0_bram_0_synth_1, fwd_fcc_test_axi_smc_0_synth_1, fwd_fcc_test_forward_fcc_0_0_synth_1, fwd_fcc_test_auto_pc_0_synth_1...
Run output will be captured here:
fwd_fcc_test_axi_bram_ctrl_0_bram_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_axi_bram_ctrl_0_bram_0_synth_1/runme.log
fwd_fcc_test_axi_smc_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_axi_smc_0_synth_1/runme.log
fwd_fcc_test_forward_fcc_0_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_forward_fcc_0_0_synth_1/runme.log
fwd_fcc_test_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_auto_pc_0_synth_1/runme.log
[Fri Apr 29 15:41:41 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/synth_1/runme.log
set_property PFM.CLOCK {FCLK_CLK0 {id "0" is_default "false" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "100000000"}} [get_bd_cells /processing_system7_0]
set_property pfm_name fwd_fcc_test [get_files {fwd_fcc_test.bd}]
set_property PFM.CLOCK {FCLK_CLK0 {id "0" is_default "true" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "100000000"}} [get_bd_cells /processing_system7_0]
reset_run synth_1
reset_run fwd_fcc_test_axi_smc_0_synth_1
regenerate_bd_layout
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/ui/bd_b1549e37.ui> 
launch_runs synth_1 -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : </home/anubhav/xilinx_projects/nn1/nn/nn.srcs/sources_1/bd/fwd_fcc_test/fwd_fcc_test.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/forward_fcc_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/sim/fwd_fcc_test.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hdl/fwd_fcc_test_wrapper.v
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/hw_handoff/fwd_fcc_test_axi_smc_0.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/hw_handoff/fwd_fcc_test_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_axi_smc_0/bd_0/synth/fwd_fcc_test_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/ip/fwd_fcc_test_auto_pc_0/fwd_fcc_test_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/hw_handoff/fwd_fcc_test_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn1/nn/nn.gen/sources_1/bd/fwd_fcc_test/synth/fwd_fcc_test.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP fwd_fcc_test_axi_smc_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fwd_fcc_test_auto_pc_0, cache-ID = 63fe06e46bd5fc87; cache size = 6.638 MB.
[Fri Apr 29 15:43:26 2022] Launched fwd_fcc_test_axi_smc_0_synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/fwd_fcc_test_axi_smc_0_synth_1/runme.log
[Fri Apr 29 15:43:26 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 9301.117 ; gain = 33.980 ; free physical = 13556 ; free virtual = 25420
launch_runs impl_1 -jobs 10
[Fri Apr 29 15:45:22 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn1/nn/nn.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/forward_fcc/solution1/impl/ip/component.xml. It will be created.
