module wideexpr_00811(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s5;
  assign y1 = s3;
  assign y2 = s7;
  assign y3 = ((ctrl[5]?({2{5'sb11010}})^~(4'b0110):(ctrl[0]?2'sb01:&($signed((($signed(2'sb01))&(1'sb1))-(((4'sb1010)&(s7))&(-(1'sb0))))))))|((3'sb011)<(+((ctrl[2]?((ctrl[3]?($signed(5'sb10010))|((6'sb110001)<<(u7)):2'sb10))<((ctrl[4]?((ctrl[3]?2'sb10:5'sb01000))|((ctrl[5]?s0:2'sb10)):s1)):($unsigned(+($signed(s6))))+((s2)<<<({(1'sb0)<<(s6)}))))));
  assign y4 = +($signed((ctrl[1]?(ctrl[3]?(({1{(3'sb100)^(1'sb1)}})<<<(($signed(6'sb010111))^~(s7)))>>(!(u3)):~(({{4{s4}},(s0)<<(6'b111100),$signed(s0),(2'sb11)<<<(s1)})>(($signed(s4))>>((s6)&(3'sb011))))):u4)));
  assign y5 = -(3'sb001);
  assign y6 = s7;
  assign y7 = {1{((+(((s1)&(s2))^~((u6)+(u3))))^~(($signed(|(u5)))<<($signed({6'sb100010,2'sb00,s3,s0}))))>>>(s4)}};
endmodule
