\hypertarget{group___a_d_c___external__trigger__edge___regular}{}\doxysection{ADC External trigger edge Regular}
\label{group___a_d_c___external__trigger__edge___regular}\index{ADC External trigger edge Regular@{ADC External trigger edge Regular}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd587c78699a50b76f5e33f867285c2}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf280aa8043f44ba5af39f6d9381169a1}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}\label{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}} 
\index{ADC External trigger edge Regular@{ADC External trigger edge Regular}!ADC\_EXTERNALTRIGCONVEDGE\_FALLING@{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_FALLING@{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}!ADC External trigger edge Regular@{ADC External trigger edge Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf280aa8043f44ba5af39f6d9381169a1}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}\label{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}} 
\index{ADC External trigger edge Regular@{ADC External trigger edge Regular}!ADC\_EXTERNALTRIGCONVEDGE\_NONE@{ADC\_EXTERNALTRIGCONVEDGE\_NONE}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_NONE@{ADC\_EXTERNALTRIGCONVEDGE\_NONE}!ADC External trigger edge Regular@{ADC External trigger edge Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_NONE}{ADC\_EXTERNALTRIGCONVEDGE\_NONE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}\label{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}} 
\index{ADC External trigger edge Regular@{ADC External trigger edge Regular}!ADC\_EXTERNALTRIGCONVEDGE\_RISING@{ADC\_EXTERNALTRIGCONVEDGE\_RISING}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_RISING@{ADC\_EXTERNALTRIGCONVEDGE\_RISING}!ADC External trigger edge Regular@{ADC External trigger edge Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_RISING}{ADC\_EXTERNALTRIGCONVEDGE\_RISING}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd587c78699a50b76f5e33f867285c2}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}\label{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}} 
\index{ADC External trigger edge Regular@{ADC External trigger edge Regular}!ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING@{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING@{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}!ADC External trigger edge Regular@{ADC External trigger edge Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN}})}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00343}{343}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

