#ifndef VPORT_REGISTER_DEFINE
#define	VPORT_REGISTER_DEFINE

#if !defined(_readw) && !defined(_writew)
#define _readw(addr)		(*((volatile unsigned int *)(addr)))
#define _writew(addr, val)	(_readw(addr) = val)
#endif

#if !defined(_iow)
#define _iow(addr, size, off, val)	{	\
	unsigned int tmp = _readw(addr);	\
	unsigned int mask;					\
	switch(size)						\
	{									\
		case 8:							\
			mask = 0x000000ff;			\
		break;						\
		case 16:						\
			mask = 0x0000ffff;			\
		break;						\
		case 32:						\
			mask = 0xffffffff;			\
		break;						\
	}									\
	tmp &= ~(mask << off);				\
	tmp |= ((val & mask) << off);		\
	_writew(addr, tmp);					\
}
#endif

/*-----------------------------------------------------------------------------
	0xc0007000 INTR_VP1_ENABLE ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp1_enable                 ;   	// 31: 0
} INTR_VP1_ENABLE;

/*-----------------------------------------------------------------------------
	0xc0007001 chb_cvd_pal_detected ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	main_cvd_chromalock             : 1,	//     0
	main_cvd_vlock                  : 1,	//     1
	main_cvd_hlock                  : 1,	//     2
	main_cvd_no_signal              : 1,	//     3
	main_cvd_noburst_detected       : 1,	//     4
	main_cvd_vnon_standard          : 1,	//     5
	main_cvd_hnon_standard          : 1,	//     6
	main_cvd_proscan_detected       : 1,	//     7
	main_cvd_vcr                    : 1,	//     8
	main_cvd_noisy                  : 1,	//     9
	main_cvd_vline_625_detected     : 1,	//    10
	main_cvd_secam_detected         : 1,	//    11
	main_cvd_pal_detected           : 1,	//    12
	vbi_wss_rdy                     : 1,	//    13
	vbi_cc_rdy                      : 1,	//    14
	vbi_data_in                     : 1,	//    15
	main_cvd_e_t_locked             : 1,	//    16
	main_cvd_fb_rst                 : 1,	//    17
	resolved                        : 1,	//    18
	chb_cvd_chromalock              : 1,	//    19
	chb_cvd_vlock                   : 1,	//    20
	chb_cvd_hlock                   : 1,	//    21
	chb_cvd_no_signal               : 1,	//    22
	chb_cvd_lock                    : 1,	//    23
	chb_cvd_vnon_standard           : 1,	//    24
	chb_cvd_hnon_standard           : 1,	//    25
	chb_cvd_proscan_detected        : 1,	//    26
	chb_cvd_vcr                     : 1,	//    27
	chb_cvd_noisy                   : 1,	//    28
	chb_cvd_vline_625_detected      : 1,	//    29
	chb_cvd_secam_detected          : 1,	//    30
	chb_cvd_pal_detected            : 1;	//    31
} chb_cvd_pal_detected;

/*-----------------------------------------------------------------------------
	0xc0007002 INTR_VP1_CLEAR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp1_clear                  ;   	// 31: 0
} INTR_VP1_CLEAR;

/*-----------------------------------------------------------------------------
	0xc0007003 INTR_VP2_ENABLE ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp2_enable                 ;   	// 31: 0
} INTR_VP2_ENABLE;

/*-----------------------------------------------------------------------------
	0xc0007004 VPORT_INTR_STATUS ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	adc3ch_cst_ro_soy1detU           : 1,	//     0
	adc3ch_cst_ro_soy1detL           : 1,	//     1
	adc3ch_cst_ro_soy0detU           : 1,	//     2
	adc3ch_cst_ro_soy0detL           : 1,	//     3
	adc3ch_cst_ro_sogdetU            : 1,	//     4
	adc3ch_cst_ro_sogdetL            : 1,	//     5
	adc3ch_cst_ro_vsdetU             : 1,	//     6
	adc3ch_cst_ro_vsdetL             : 1,	//     7
	adc3ch_cst_ro_hsdetU             : 1,	//     8
	adc3ch_cst_ro_hsdetL             : 1,	//     9
	adc3ch_resolution_change        : 1,	//    10
	adc3ch_no_signalU                : 1,	//    11
	adc3ch_no_signalL                : 1,	//    12
	adc3ch_dpms_state_change        : 1,	//    13
	adc3ch_aogc_done                : 1,	//    14
	adc3ch_aogc_err                 : 1,	//    15
	hdmi_plug                       : 1,	//    16
	hdmi_scdt                       : 1,	//    17
	hdmi_no_scdt                    : 1,	//    18
	hdmi_vs_det                     : 1,	//    19
	hdmi_hdmi_mode                  : 1,	//    20
	hdmi_set_mute                   : 1,	//    21
	hdmi_clr_mute                   : 1,	//    22
	hdmi_auth_init                  : 1,	//    23
	hdmi_auth_done                  : 1,	//    24
	hdmi_hdcp_err                   : 1,	//    25
	hdmi_ecc_err                    : 1,	//    26
	hdmi_terc4_err                  : 1,	//    27
	hdmi_acr_err                    : 1,	//    28
	hdmi_asp_err                    : 1,	//    29
	resolved1                        : 1,	//    30
	resolved2                        : 1;	//    31
} VPORT_INTR_STATUS;

/*-----------------------------------------------------------------------------
	0xc0007005 INTR_VP2_CLEAR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp2_clear                  ;   	// 31: 0
} INTR_VP2_CLEAR;

/*-----------------------------------------------------------------------------
	0xc0007006 INTR_VP3_ENABLE ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp3_enable                 ;   	// 31: 0
} INTR_VP3_ENABLE;

/*-----------------------------------------------------------------------------
	0xc0007007 HDMI_STATUS ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	hdmi_no_avi                     : 1,	//     0
	hdmi_no_gcp                     : 1,	//     1
	hdmi_new_avi                    : 1,	//     2
	hdmi_new_gcp                    : 1,	//     3
	hdmi_new_asp                    : 1,	//     4
	hdmi_new_acr                    : 1,	//     5
	hdmi_new_gbd                    : 1,	//     6
	hdmi_new_acp                    : 1,	//     7
	hdmi_new_mpg                    : 1,	//     8
	hdmi_new_aud                    : 1,	//     9
	hdmi_new_spd                    : 1,	//    10
	hdmi_new_unr                    : 1,	//    11
	hdmi_hwcts_chg                  : 1,	//    12
	hdmi_hwn_chg                    : 1,	//    13
	hdmi_fs_chg                     : 1,	//    14
	hdmi_spdif_err                  : 1,	//    15
	hdmi_afifo_undr                 : 1,	//    16
	hdmi_afifo_ovrr                 : 1,	//    17
	resolved                        : 1,	//    18
	hdmi_vr_chg                     : 1,	//    19
	hdmi_hr_chg                     : 1,	//    20
	hdmi_po_chg                     : 1,	//    21
	hdmi_il_chg                     : 1,	//    22
	hdmi_vfifo_undr                 : 1,	//    23
	hdmi_vfifo_ovrr                 : 1,	//    24
	resolved1                        : 1,	//    25
	resolved2                        : 1,	//    26
	resolved3                        : 1,	//    27
	resolved4                        : 1,	//    28
	resolved5                        : 1,	//    29
	resolved6                        : 1,	//    30
	resolved7                        : 1;	//    31
} HDMI_STATUS;

/*-----------------------------------------------------------------------------
	0xc0007008 INTR_VP3_CLEAR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	intr_vp3_clear                  ;   	// 31: 0
} INTR_VP3_CLEAR;

/*-----------------------------------------------------------------------------
	0xc0007040 vport_ver ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	vport_ver                       ;   	// 31: 0
} vport_ver;

/*-----------------------------------------------------------------------------
	0xc0007044 reg_exta_sel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_sel                    : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_exta_sel                    : 2;	//  4: 5
} reg_exta_sel;

/*-----------------------------------------------------------------------------
	0xc0007048 reg_cvbspll_pdb ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ch3pll_pdb                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cvbspll_pdb                 : 1;	//     4
} reg_cvbspll_pdb;

/*-----------------------------------------------------------------------------
	0xc000704c reg_swrst_exta ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_extb                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_swrst_exta                  : 1;	//     4
} reg_swrst_exta;

/*-----------------------------------------------------------------------------
	0xc0007050 reg_swrst_f81 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_irisyc                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_swrst_irisin                : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_swrst_f81                   : 1;	//     8
} reg_swrst_f81;

/*-----------------------------------------------------------------------------
	0xc0007054 reg_swrst_irisrm ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_iriswm                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_swrst_irisrm                : 1;	//     4
} reg_swrst_irisrm;

/*-----------------------------------------------------------------------------
	0xc0007058 reg_swrst_chbcvd ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_cve                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_swrst_chbcvd                : 1;	//     4
} reg_swrst_chbcvd;

/*-----------------------------------------------------------------------------
	0xc000705c reg_swrst_llpll ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_ch3pix                 : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_swrst_llpll                 : 1;	//     4
} reg_swrst_llpll;

/*-----------------------------------------------------------------------------
	0xc0007060 reg_swrst_p3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_p1                    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_swrst_p3                    : 1;	//     4
} reg_swrst_p3;

/*-----------------------------------------------------------------------------
	0xc0007064 reg_swrst_linksys ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_linkvr                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_swrst_linkvw                : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_swrst_linkpix                : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_swrst_linktmds              : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_swrst_linkhdcp              : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_swrst_linkexsr              : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_swrst_linksys               : 1;	//    24
} reg_swrst_linksys;

/*-----------------------------------------------------------------------------
	0xc0007068 reg_swrst_adto ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_swrst_linkar                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_swrst_linkaw                : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_swrst_apll                  : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_swrst_adto                  : 1;	//    12
} reg_swrst_adto;

/*-----------------------------------------------------------------------------
	0xc000706c reg_clken_aoc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_clken_aoc                   : 1;	//     0
} reg_clken_aoc;

/*-----------------------------------------------------------------------------
	0xc0007070 clksel_irisin ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	clksel_linkapll                 : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	clksel_irisin                   : 1;	//     4
} clksel_irisin;

/*-----------------------------------------------------------------------------
	0xc0007074 clkinv_irisin ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	clkinv_p1i2c                    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	clkinv_p3i2c                    : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	clkinv_ch3pi                    : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	clkinv_dac                      : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	clkinv_chbcvd                   : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	clkinv_irisin                   : 1;	//    20
} clkinv_irisin;

/*-----------------------------------------------------------------------------
	0xc0007080 AFE3CH_SC1_SID2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_sc2_sid1                 : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	afe3ch_sc2_sid2                 : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	afe3ch_sc1_sid1                 : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	afe3ch_sc1_sid2                 : 1;	//    12
} AFE3CH_SC1_SID2;

/*-----------------------------------------------------------------------------
	0xc0007084 reg_exta_dither_red_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_exta_dither_blu             : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	reg_exta_dither_grn             : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	reg_exta_dither_red             : 3,	//  8:10
	_rsvd_02                        : 1,	//    11
	reg_exta_dither_common_seed     : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_exta_dither_blu_en          : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_exta_dither_grn_en          : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_exta_dither_red_en          : 1;	//    24
} reg_exta_dither_red_en;

/*-----------------------------------------------------------------------------
	0xc0007088 reg_extb_dither_red_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_extb_dither_blu             : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	reg_extb_dither_grn             : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	reg_extb_dither_red             : 3,	//  8:10
	_rsvd_02                        : 1,	//    11
	reg_extb_dither_common_seed     : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_extb_dither_blu_en          : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_extb_dither_grn_en          : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_extb_dither_red_en          : 1;	//    24
} reg_extb_dither_red_en;

/*-----------------------------------------------------------------------------
	0xc000708c reg_iris_mif_gmau_disable ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_iris_mif_gmau_disable       : 1;	//     0
} reg_iris_mif_gmau_disable;

/*-----------------------------------------------------------------------------
	0xc0007090 reg_comb3_buffer_size ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_comb3_buffer_size           :21;	//  0:20
} reg_comb3_buffer_size;

/*-----------------------------------------------------------------------------
	0xc0007094 reg_fld1_init_rd_pel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fld1_init_rd_pel            :21;	//  0:20
} reg_fld1_init_rd_pel;

/*-----------------------------------------------------------------------------
	0xc0007098 reg_fld2_init_rd_pel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fld2_init_rd_pel            :21;	//  0:20
} reg_fld2_init_rd_pel;

/*-----------------------------------------------------------------------------
	0xc000709c reg_fld3_init_rd_pel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fld3_init_rd_pel            :21;	//  0:20
} reg_fld3_init_rd_pel;

/*-----------------------------------------------------------------------------
	0xc00070a0 reg_fld4_init_rd_pel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fld4_init_rd_pel            :21;	//  0:20
} reg_fld4_init_rd_pel;

/*-----------------------------------------------------------------------------
	0xc00070a4 reg_gmau_cmd_dly_cnt ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_to_cnt                 :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_gmau_cmd_dly_cnt            : 4;	// 12:15
} reg_gmau_cmd_dly_cnt;

/*-----------------------------------------------------------------------------
	0xc00070a8 reg_gmau_cmd_base ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_cmd_base               ;   	// 31: 0
} reg_gmau_cmd_base;

/*-----------------------------------------------------------------------------
	0xc00070ac reg_gmau_id ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_id                     : 1;	//     0
} reg_gmau_id;

/*-----------------------------------------------------------------------------
	0xc00070b0 reg_gmau_cmd_pri1 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_endian_sw              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_gmau_cmd_field              : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_gmau_cmd_pri2               : 4,	//  8:11
	reg_gmau_cmd_pri1               : 4;	// 12:15
} reg_gmau_cmd_pri1;

/*-----------------------------------------------------------------------------
	0xc00070b4 reg_gmau_stride_size ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_gmau_stride_size            ;   	// 31: 0
} reg_gmau_stride_size;

/*-----------------------------------------------------------------------------
	0xc00070b8 reg_fb_blend_ratio ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_lat_num                  : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_fb_latency                  :12,	//  4:15
	reg_fb_blend_ratio              : 5;	// 16:20
} reg_fb_blend_ratio;

/*-----------------------------------------------------------------------------
	0xc00070bc reg_fb_csc_coef0 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef1                :15,	//  0:14
	_rsvd_00                        : 1,	//    15
	reg_fb_csc_coef0                :15;	// 16:30
} reg_fb_csc_coef0;

/*-----------------------------------------------------------------------------
	0xc00070c0 reg_fb_csc_coef2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef3                :15,	//  0:14
	_rsvd_00                        : 1,	//    15
	reg_fb_csc_coef2                :15;	// 16:30
} reg_fb_csc_coef2;

/*-----------------------------------------------------------------------------
	0xc00070c4 reg_fb_csc_coef4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef5                :15,	//  0:14
	_rsvd_00                        : 1,	//    15
	reg_fb_csc_coef4                :15;	// 16:30
} reg_fb_csc_coef4;

/*-----------------------------------------------------------------------------
	0xc00070c8 reg_fb_csc_coef6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef7                :15,	//  0:14
	_rsvd_00                        : 1,	//    15
	reg_fb_csc_coef6                :15;	// 16:30
} reg_fb_csc_coef6;

/*-----------------------------------------------------------------------------
	0xc00070cc reg_fb_csc_coef8 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_coef8                :15;	//  0:14
} reg_fb_csc_coef8;

/*-----------------------------------------------------------------------------
	0xc00070d0 reg_fb_csc_ofst0 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_ofst1                :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_fb_csc_ofst0                :11;	// 12:22
} reg_fb_csc_ofst0;

/*-----------------------------------------------------------------------------
	0xc00070d4 reg_fb_csc_ofst2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_ofst3                :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_fb_csc_ofst2                :11;	// 12:22
} reg_fb_csc_ofst2;

/*-----------------------------------------------------------------------------
	0xc00070d8 reg_fb_csc_ofst4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_csc_ofst5                :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_fb_csc_ofst4                :11;	// 12:22
} reg_fb_csc_ofst4;

/*-----------------------------------------------------------------------------
	0xc00070dc reg_fb_clk_mod ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_fb_cb_swap                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_iris_field_swap             : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_iris_vsync_swap             : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_iris_hsync_swap             : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_fb_clk_mod                  : 2;	// 16:17
} reg_fb_clk_mod;

/*-----------------------------------------------------------------------------
	0xc00070e0 reg_sel_fb_ris_cnt ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sel_fb_ris_cnt              :12;	//  0:11
} reg_sel_fb_ris_cnt;

/*-----------------------------------------------------------------------------
	0xc00070e4 reg_not_view_locked ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_de_ctrl_bypass              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_not_view_locked             : 1;	//     4
} reg_not_view_locked;

/*-----------------------------------------------------------------------------
	0xc00070e8 reg_vbi_buffer_number ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi0_start_addr             :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_vbi0_data_cnt               :12,	// 12:23
	reg_vbi_buffer_number           : 2;	// 24:25
} reg_vbi_buffer_number;

/*-----------------------------------------------------------------------------
	0xc00070ec reg_vbi0_end_addr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi0_end_addr               :10;	//  0: 9
} reg_vbi0_end_addr;

/*-----------------------------------------------------------------------------
	0xc00070f0 reg_vbi1_data_cnt ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi1_start_addr             :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_vbi1_data_cnt               :12;	// 12:23
} reg_vbi1_data_cnt;

/*-----------------------------------------------------------------------------
	0xc00070f4 reg_vbi1_end_addr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi1_end_addr               :10;	//  0: 9
} reg_vbi1_end_addr;

/*-----------------------------------------------------------------------------
	0xc00070f8 reg_vbi2_data_cnt ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi2_start_addr             :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_vbi2_data_cnt               :12;	// 12:23
} reg_vbi2_data_cnt;

/*-----------------------------------------------------------------------------
	0xc00070fc reg_vbi2_end_addr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi2_end_addr               :10;	//  0: 9
} reg_vbi2_end_addr;

/*-----------------------------------------------------------------------------
	0xc0007100 reg_vbi3_data_cnt ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi3_start_addr             :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_vbi3_data_cnt               :12;	// 12:23
} reg_vbi3_data_cnt;

/*-----------------------------------------------------------------------------
	0xc0007104 reg_vbi3_end_addr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi3_end_addr               :10;	//  0: 9
} reg_vbi3_end_addr;

/*-----------------------------------------------------------------------------
	0xc0007140 VDAC_PDB ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	buf_ycm                         : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	buf_sel2                        : 4,	//  4: 7
	buf_sel1                        : 4,	//  8:11
	buf_pdb2                        : 1,	//    12
	_rsvd_01                        : 3,	// 13:15
	buf_pdb1                        : 1,	//    16
	_rsvd_02                        : 3,	// 17:19
	vdicnt                          : 4,	// 20:23
	vdac_pdb                        : 1;	//    24
} VDAC_PDB;

/*-----------------------------------------------------------------------------
	0xc0007144 CVBS_PDBM ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cvbs2_pdb                       : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cvbs1_pdb                       : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	cvbs_pdbm                       : 1;	//     8
} CVBS_PDBM;

/*-----------------------------------------------------------------------------
	0xc0007148 CVBS1_INSEL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cvbs2_insel                     : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	cvbs1_insel                     : 2;	//  4: 5
} CVBS1_INSEL;

/*-----------------------------------------------------------------------------
	0xc000714c CVBS1_CP ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cvbs_bw                         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cvbs_vref                       : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	cvbs_ibuf                       : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	cvbs_cns                        : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	cvbs_cnt                        : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	cvbs_cnf                        : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	cvbs2_cp                        : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	cvbs1_cp                        : 1;	//    28
} CVBS1_CP;

/*-----------------------------------------------------------------------------
	0xc0007150 CVBS_LPF ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cvbs_icon                       : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	cvbs_vdc                        : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	cvbs_byp                        : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	cvbs_lpf                        : 1;	//    12
} CVBS_LPF;

/*-----------------------------------------------------------------------------
	0xc0007154 reg_iris_fi__gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cvbs2_gc_int                : 4,	//  0: 3
	reg_cvbs1_gc_int                : 4,	//  4: 7
	reg_iris_fi__gain               : 1;	//     8
} reg_iris_fi__gain;

/*-----------------------------------------------------------------------------
	0xc0007158 CB_LPF ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cb_cns                          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cb_cnt                          : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	cb_dcsel                        : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	cb_selref                       : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	cb_cp                           : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	cb_icon                         : 2,	// 20:21
	_rsvd_05                        : 2,	// 22:23
	cb_pdb                          : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	cb_lpf                          : 1;	//    28
} CB_LPF;

/*-----------------------------------------------------------------------------
	0xc000715c CB_CNF ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cb_cnf                          : 1;	//     0
} CB_CNF;

/*-----------------------------------------------------------------------------
	0xc0007160 reg_chbcvd_fi__gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sel_2nd_clamp               : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cb_gc_int                   : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	reg_chbcvd_fi__gain             : 1;	//     8
} reg_chbcvd_fi__gain;

/*-----------------------------------------------------------------------------
	0xc0007164 DR3P_M ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr3p_cih                        : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	dr3p_ps23c                      : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	dr3p_od_recclk                  : 4,	//  8:11
	dr3p_od_cvdclk                  : 3,	// 12:14
	_rsvd_02                        : 1,	//    15
	dr3p_nsc                        : 4,	// 16:19
	dr3p_npc                        : 6,	// 20:25
	_rsvd_03                        : 2,	// 26:27
	dr3p_m                          : 3;	// 28:30
} DR3P_M;

/*-----------------------------------------------------------------------------
	0xc0007168 DR3P_LF ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr3p_lf                         : 1;	//     0
} DR3P_LF;

/*-----------------------------------------------------------------------------
	0xc0007200 AFE3CH_BIASPDB ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_rpdb                     : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	afe3ch_gpdb                     : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	afe3ch_bpdb                     : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	afe3ch_vref_pdb                 : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	afe3ch_biaspdb                  : 1;	//    16
} AFE3CH_BIASPDB;

/*-----------------------------------------------------------------------------
	0xc0007204 LLPLL_REF_INPUT_SEL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_ref_div_sel               : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	llpll_ref_input_sel             : 1;	//     4
} LLPLL_REF_INPUT_SEL;

/*-----------------------------------------------------------------------------
	0xc0007208 LLPLL_DISABLE_FM ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_dco_test_mode             : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	llpll_disable_sfm               : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	llpll_disable_fm                : 1;	//     8
} LLPLL_DISABLE_FM;

/*-----------------------------------------------------------------------------
	0xc000720c LLPLL_DIV_MAX ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_counter_max               :12,	//  0:11
	llpll_div_max                   : 5;	// 12:16
} LLPLL_DIV_MAX;

/*-----------------------------------------------------------------------------
	0xc0007210 LLPLL_SHIFT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_shift                     :10;	//  0: 9
} LLPLL_SHIFT;

/*-----------------------------------------------------------------------------
	0xc0007214 LLPLL_SF_MODE_CONTROL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_sf_mode_control           : 4;	//  0: 3
} LLPLL_SF_MODE_CONTROL;

/*-----------------------------------------------------------------------------
	0xc0007218 LLPLL_DCO_MAX ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_dco_min                   : 5,	//  0: 4
	_rsvd_00                        : 3,	//  5: 7
	llpll_dco_max                   : 5;	//  8:12
} LLPLL_DCO_MAX;

/*-----------------------------------------------------------------------------
	0xc000721c LLPLL_COARSE_SCALE ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_coarse_scale              : 4;	//  0: 3
} LLPLL_COARSE_SCALE;

/*-----------------------------------------------------------------------------
	0xc0007220 LLPLL_G1_NOM ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_g3_n_nom                  : 5,	//  0: 4
	_rsvd_00                        : 3,	//  5: 7
	llpll_g3_p_nom                  : 5,	//  8:12
	_rsvd_01                        : 3,	// 13:15
	llpll_g2_nom                    : 5,	// 16:20
	_rsvd_02                        : 3,	// 21:23
	llpll_g1_nom                    : 5;	// 24:28
} LLPLL_G1_NOM;

/*-----------------------------------------------------------------------------
	0xc0007224 LLPLL_G1_FINE ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_g3_n_fine                 : 5,	//  0: 4
	_rsvd_00                        : 3,	//  5: 7
	llpll_g3_p_fine                 : 5,	//  8:12
	_rsvd_01                        : 3,	// 13:15
	llpll_g2_fine                   : 5,	// 16:20
	_rsvd_02                        : 3,	// 21:23
	llpll_g1_fine                   : 5;	// 24:28
} LLPLL_G1_FINE;

/*-----------------------------------------------------------------------------
	0xc0007228 LLPLL_LPF_CLK_DIV ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_ref_vcon                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	llpll_lpf_clk_sel               : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	llpll_lpf_clk_div               : 2;	//  8: 9
} LLPLL_LPF_CLK_DIV;

/*-----------------------------------------------------------------------------
	0xc000722c LLPLL_OS1_SW3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_os1_sw1                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	llpll_os1_sw2                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	llpll_os1_sw3                   : 1;	//     8
} LLPLL_OS1_SW3;

/*-----------------------------------------------------------------------------
	0xc0007230 LLPLL_DIFF_MONITOR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_diff_monitor              :12;	//  0:11
} LLPLL_DIFF_MONITOR;

/*-----------------------------------------------------------------------------
	0xc0007234 LLPLL_COUNTER_MONITOR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_counter_monitor           :12;	//  0:11
} LLPLL_COUNTER_MONITOR;

/*-----------------------------------------------------------------------------
	0xc0007238 LLPLL_DCO_CONTROL_MONITOR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_dco_control_monitor       :29;	//  0:28
} LLPLL_DCO_CONTROL_MONITOR;

/*-----------------------------------------------------------------------------
	0xc000723c LLPLL_FILTER_STATUS ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	llpll_filter_status             : 2;	//  0: 1
} LLPLL_FILTER_STATUS;

/*-----------------------------------------------------------------------------
	0xc0007240 AFE3CH_BMIDSEL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_rmidsel                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	afe3ch_gmidsel                  : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	afe3ch_bmidsel                  : 1;	//     8
} AFE3CH_BMIDSEL;

/*-----------------------------------------------------------------------------
	0xc0007244 AFE3CH_SOGLVL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_sog_sinki                : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	afe3ch_sog_hys                  : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	afe3ch_sog_bw                   : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	afe3ch_soglvl                   : 5;	// 12:16
} AFE3CH_SOGLVL;

/*-----------------------------------------------------------------------------
	0xc0007248 AFE3CH_SEL_CK ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_sel_ck                   : 2;	//  0: 1
} AFE3CH_SEL_CK;

/*-----------------------------------------------------------------------------
	0xc000724c AFE3CH_SELMUX ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_selmux                   : 2;	//  0: 1
} AFE3CH_SELMUX;

/*-----------------------------------------------------------------------------
	0xc0007250 AFE3CH_R_PH ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_b_ph                     : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	afe3ch_g_ph                     : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	afe3ch_r_ph                     : 3;	//  8:10
} AFE3CH_R_PH;

/*-----------------------------------------------------------------------------
	0xc0007254 AFE3CH_DECM ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_icnt_buf                 : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	afe3ch_icon                     : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	afe3ch_decm                     : 2;	//  8: 9
} AFE3CH_DECM;

/*-----------------------------------------------------------------------------
	0xc0007258 ch3reg_adc_ire_test ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_adc_ire_sel_man          : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	ch3reg_adc_ire_test             : 1;	//     4
} ch3reg_adc_ire_test;

/*-----------------------------------------------------------------------------
	0xc000725c AFE3CH_GIN_R ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_gin_r                    :10;	//  0: 9
} AFE3CH_GIN_R;

/*-----------------------------------------------------------------------------
	0xc0007260 AFE3CH_GIN_G ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_gin_g                    :10;	//  0: 9
} AFE3CH_GIN_G;

/*-----------------------------------------------------------------------------
	0xc0007264 AFE3CH_GIN_B ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_gin_b                    :10;	//  0: 9
} AFE3CH_GIN_B;

/*-----------------------------------------------------------------------------
	0xc0007268 AFE3CH_OFTIN_R ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_oftin_r                  :10;	//  0: 9
} AFE3CH_OFTIN_R;

/*-----------------------------------------------------------------------------
	0xc000726c AFE3CH_OFTIN_G ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_oftin_g                  :10;	//  0: 9
} AFE3CH_OFTIN_G;

/*-----------------------------------------------------------------------------
	0xc0007270 AFE3CH_OFTIN_B ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_oftin_b                  :10;	//  0: 9
} AFE3CH_OFTIN_B;

/*-----------------------------------------------------------------------------
	0xc0007274 AFE3CH_SID1LVL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_fblvl                    : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	afe3ch_sid2lvl                  : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	afe3ch_sid1lvl                  : 2;	//  8: 9
} AFE3CH_SID1LVL;

/*-----------------------------------------------------------------------------
	0xc0007278 AFE3CH_ENVOLCLP ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	afe3ch_selftest                 : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	afe3ch_volbypas                 : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	afe3ch_envolclp                 : 1;	//     8
} AFE3CH_ENVOLCLP;

/*-----------------------------------------------------------------------------
	0xc000727c CST_VSDET_THR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_hsref_thr                   : 4,	//  0: 3
	cst_vsdet_thr                   : 2;	//  4: 5
} CST_VSDET_THR;

/*-----------------------------------------------------------------------------
	0xc0007280 CST_EXTCOASTSEL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_postcoast                   : 5,	//  0: 4
	_rsvd_00                        : 3,	//  5: 7
	cst_precoast                    : 5,	//  8:12
	_rsvd_01                        : 3,	// 13:15
	cst_coastpoluser                : 1,	//    16
	_rsvd_02                        : 3,	// 17:19
	cst_coastpolover                : 1,	//    20
	_rsvd_03                        : 3,	// 21:23
	cst_extcoastsel                 : 1;	//    24
} CST_EXTCOASTSEL;

/*-----------------------------------------------------------------------------
	0xc0007284 CST_HSSELOVER ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_vspoluser                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cst_vspolover                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	cst_hspoluser                   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	cst_hspolover                   : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	cst_vsseluser                   : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	cst_vsselover                   : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	cst_hsseluser                   : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	cst_hsselover                   : 1;	//    28
} CST_HSSELOVER;

/*-----------------------------------------------------------------------------
	0xc0007288 CST_COMPOVER ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_compuser                    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cst_compover                    : 1;	//     4
} CST_COMPOVER;

/*-----------------------------------------------------------------------------
	0xc000728c CST_SELMUX ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_selmux                      : 2;	//  0: 1
} CST_SELMUX;

/*-----------------------------------------------------------------------------
	0xc0007290 CST_RO_HSDET ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_hspol                    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cst_ro_actvs                    : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	cst_ro_acths                    : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	cst_ro_soy1det                  : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	cst_ro_soy0det                  : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	cst_ro_sogdet                   : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	cst_ro_vsdet                    : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	cst_ro_hsdet                    : 1;	//    28
} CST_RO_HSDET;

/*-----------------------------------------------------------------------------
	0xc0007294 CST_RO_VSPOL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_clampdet                 : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cst_ro_coastpol                 : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	cst_ro_coastdet                 : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	cst_ro_nogen_cst                : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	cst_ro_equalpulse               : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	cst_ro_interlaced               : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	cst_ro_composite                : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	cst_ro_vspol                    : 1;	//    28
} CST_RO_VSPOL;

/*-----------------------------------------------------------------------------
	0xc0007298 CST_RO_CLAMPPOL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_clamppol                 : 1;	//     0
} CST_RO_CLAMPPOL;

/*-----------------------------------------------------------------------------
	0xc000729c CST_RO_HSPRDREF ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_hslowref                 :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	cst_ro_hsprdref                 :13;	// 16:28
} CST_RO_HSPRDREF;

/*-----------------------------------------------------------------------------
	0xc00072a0 CST_RO_VSPRDREF ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cst_ro_vslowref                 :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	cst_ro_vsprdref                 :11;	// 12:22
} CST_RO_VSPRDREF;

/*-----------------------------------------------------------------------------
	0xc00072a4 ch3reg_adcclkinv ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_adcclkinv                : 1;	//     0
} ch3reg_adcclkinv;

/*-----------------------------------------------------------------------------
	0xc00072a8 ch3reg_extclampsel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_clamp_width              : 8,	//  0: 7
	ch3reg_clamp_place              : 8,	//  8:15
	ch3reg_clamp_base               : 2,	// 16:17
	_rsvd_00                        : 2,	// 18:19
	ch3reg_clamppoluser             : 1,	//    20
	_rsvd_01                        : 3,	// 21:23
	ch3reg_clamppolover             : 1,	//    24
	_rsvd_02                        : 3,	// 25:27
	ch3reg_extclampsel              : 1;	//    28
} ch3reg_extclampsel;

/*-----------------------------------------------------------------------------
	0xc00072ac ch3reg_hsdiff_thr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_hsdiff_thr               : 8;	//  0: 7
} ch3reg_hsdiff_thr;

/*-----------------------------------------------------------------------------
	0xc00072b0 ch3reg_hsoutover ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_hsoutcnt                 :12,	//  0:11
	ch3reg_hsoutover                : 1;	//    12
} ch3reg_hsoutover;

/*-----------------------------------------------------------------------------
	0xc00072b4 ch3reg_hsout_width_sel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_hsout_width              :12,	//  0:11
	ch3reg_hsout_width_sel          : 1;	//    12
} ch3reg_hsout_width_sel;

/*-----------------------------------------------------------------------------
	0xc00072b8 ch3reg_fld_inv ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_signedout                : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	ch3reg_ctrl_sequence            : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	ch3reg_hsync_sel                : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	ch3reg_vs_auto_dly_enable       : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	ch3reg_fld_inv                  : 1;	//    16
} ch3reg_fld_inv;

/*-----------------------------------------------------------------------------
	0xc00072bc ch3reg_r_dig_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_r_dig_offset             :13;	//  0:12
} ch3reg_r_dig_offset;

/*-----------------------------------------------------------------------------
	0xc00072c0 ch3reg_g_dig_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_g_dig_offset             :13;	//  0:12
} ch3reg_g_dig_offset;

/*-----------------------------------------------------------------------------
	0xc00072c4 ch3reg_b_dig_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_b_dig_offset             :13;	//  0:12
} ch3reg_b_dig_offset;

/*-----------------------------------------------------------------------------
	0xc00072c8 ch3reg_offset_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_offset_mode              : 2;	//  0: 1
} ch3reg_offset_mode;

/*-----------------------------------------------------------------------------
	0xc00072cc ch3reg_r_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_r_gain                   :14;	//  0:13
} ch3reg_r_gain;

/*-----------------------------------------------------------------------------
	0xc00072d0 ch3reg_g_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_g_gain                   :14;	//  0:13
} ch3reg_g_gain;

/*-----------------------------------------------------------------------------
	0xc00072d4 ch3reg_b_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_b_gain                   :14;	//  0:13
} ch3reg_b_gain;

/*-----------------------------------------------------------------------------
	0xc00072d8 ch3reg_common_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_common_gain              :14;	//  0:13
} ch3reg_common_gain;

/*-----------------------------------------------------------------------------
	0xc00072dc ch3reg_gain_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_gain_mode                : 2;	//  0: 1
} ch3reg_gain_mode;

/*-----------------------------------------------------------------------------
	0xc00072e0 ch3reg_size_detect_ctrl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_size_detect_ctrl         :14;	//  0:13
} ch3reg_size_detect_ctrl;

/*-----------------------------------------------------------------------------
	0xc00072e4 ch3reg_ap_ctrl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_ctrl                  : 2;	//  0: 1
} ch3reg_ap_ctrl;

/*-----------------------------------------------------------------------------
	0xc00072e8 ch3reg_ap__pos_r ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap__size_r               :12,	//  0:11
	ch3reg_ap__pos_r                :12;	// 12:23
} ch3reg_ap__pos_r;

/*-----------------------------------------------------------------------------
	0xc00072ec ch3reg_ap_ypos_r ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_ysize_r               :12,	//  0:11
	ch3reg_ap_ypos_r                :12;	// 12:23
} ch3reg_ap_ypos_r;

/*-----------------------------------------------------------------------------
	0xc00072f0 ch3reg_ap__pos_g ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap__size_g               :12,	//  0:11
	ch3reg_ap__pos_g                :12;	// 12:23
} ch3reg_ap__pos_g;

/*-----------------------------------------------------------------------------
	0xc00072f4 ch3reg_ap_ypos_g ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_ysize_g               :12,	//  0:11
	ch3reg_ap_ypos_g                :12;	// 12:23
} ch3reg_ap_ypos_g;

/*-----------------------------------------------------------------------------
	0xc00072f8 ch3reg_ap__pos_b ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap__size_b               :12,	//  0:11
	ch3reg_ap__pos_b                :12;	// 12:23
} ch3reg_ap__pos_b;

/*-----------------------------------------------------------------------------
	0xc00072fc ch3reg_ap_ypos_b ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_ysize_b               :12,	//  0:11
	ch3reg_ap_ypos_b                :12;	// 12:23
} ch3reg_ap_ypos_b;

/*-----------------------------------------------------------------------------
	0xc0007300 ch3reg_extau_ctrl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_ctrl               :15;	//  0:14
} ch3reg_extau_ctrl;

/*-----------------------------------------------------------------------------
	0xc0007304 ch3reg_extau_level ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_level              :10;	//  0: 9
} ch3reg_extau_level;

/*-----------------------------------------------------------------------------
	0xc0007308 ch3reg_extau_up_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_up_offset          :12;	//  0:11
} ch3reg_extau_up_offset;

/*-----------------------------------------------------------------------------
	0xc000730c ch3reg_extau_down_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_down_offset        :12;	//  0:11
} ch3reg_extau_down_offset;

/*-----------------------------------------------------------------------------
	0xc0007310 ch3reg_extau_left_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_left_offset        :12;	//  0:11
} ch3reg_extau_left_offset;

/*-----------------------------------------------------------------------------
	0xc0007314 ch3reg_extau_right_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_right_offset       :12;	//  0:11
} ch3reg_extau_right_offset;

/*-----------------------------------------------------------------------------
	0xc0007318 ch3reg_aogc_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aogc_mode                : 2;	//  0: 1
} ch3reg_aogc_mode;

/*-----------------------------------------------------------------------------
	0xc000731c ch3reg_aogc_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aogc_sample_count        : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	ch3reg_aogc_counter_ma          :16,	//  4:19
	ch3reg_aogc_th                  : 8;	// 20:27
} ch3reg_aogc_th;

/*-----------------------------------------------------------------------------
	0xc0007320 ch3reg_aoc_r_compare ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aoc_r_compare            :10;	//  0: 9
} ch3reg_aoc_r_compare;

/*-----------------------------------------------------------------------------
	0xc0007324 ch3reg_aoc_g_compare ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aoc_g_compare            :10;	//  0: 9
} ch3reg_aoc_g_compare;

/*-----------------------------------------------------------------------------
	0xc0007328 ch3reg_aoc_b_compare ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aoc_b_compare            :10;	//  0: 9
} ch3reg_aoc_b_compare;

/*-----------------------------------------------------------------------------
	0xc000732c ch3reg_agc_r_compare ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_agc_r_compare            :10;	//  0: 9
} ch3reg_agc_r_compare;

/*-----------------------------------------------------------------------------
	0xc0007330 ch3reg_agc_g_compare ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_agc_g_compare            :10;	//  0: 9
} ch3reg_agc_g_compare;

/*-----------------------------------------------------------------------------
	0xc0007334 ch3reg_agc_b_compare ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_agc_b_compare            :10;	//  0: 9
} ch3reg_agc_b_compare;

/*-----------------------------------------------------------------------------
	0xc0007338 ch3reg_ag_bypass ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ao_bypass                : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	ch3reg_ag_bypass                : 3;	//  4: 6
} ch3reg_ag_bypass;

/*-----------------------------------------------------------------------------
	0xc000733c ch3reg_agc_low_accuracy ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aoc_low_accuracy         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	ch3reg_agc_low_accuracy         : 1;	//     4
} ch3reg_agc_low_accuracy;

/*-----------------------------------------------------------------------------
	0xc0007340 ch3reg_agc_ire ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_aoc_ire                  : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	ch3reg_agc_ire                  : 3;	//  4: 6
} ch3reg_agc_ire;

/*-----------------------------------------------------------------------------
	0xc0007344 ch3reg_ro_nonstablehs ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_nogen_clp             : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	ch3reg_ro_nogen_vs              : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	ch3reg_ro_nogen_hs              : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	ch3reg_ro_nonstablehs           : 1;	//    12
} ch3reg_ro_nonstablehs;

/*-----------------------------------------------------------------------------
	0xc0007348 ch3reg_ro_hsoutprd ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_hsoutprd              :12;	//  0:11
} ch3reg_ro_hsoutprd;

/*-----------------------------------------------------------------------------
	0xc000734c ch3reg_ro_vsoutprd ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_vsoutprd              :11;	//  0:10
} ch3reg_ro_vsoutprd;

/*-----------------------------------------------------------------------------
	0xc0007350 ch3reg_ro_auto_offset_r ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_offset_r         :13;	//  0:12
} ch3reg_ro_auto_offset_r;

/*-----------------------------------------------------------------------------
	0xc0007354 ch3reg_ro_auto_offset_g ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_offset_g         :13;	//  0:12
} ch3reg_ro_auto_offset_g;

/*-----------------------------------------------------------------------------
	0xc0007358 ch3reg_ro_auto_offset_b ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_offset_b         :13;	//  0:12
} ch3reg_ro_auto_offset_b;

/*-----------------------------------------------------------------------------
	0xc000735c ch3reg_ro_auto_gain_r ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_gain_r           :14;	//  0:13
} ch3reg_ro_auto_gain_r;

/*-----------------------------------------------------------------------------
	0xc0007360 ch3reg_ro_auto_gain_g ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_gain_g           :14;	//  0:13
} ch3reg_ro_auto_gain_g;

/*-----------------------------------------------------------------------------
	0xc0007364 ch3reg_ro_auto_gain_b ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_auto_gain_b           :14;	//  0:13
} ch3reg_ro_auto_gain_b;

/*-----------------------------------------------------------------------------
	0xc0007368 ch3reg_ro_avg_r ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_avg_r                 :24;	//  0:23
} ch3reg_ro_avg_r;

/*-----------------------------------------------------------------------------
	0xc000736c ch3reg_ro_avg_g ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_avg_g                 :24;	//  0:23
} ch3reg_ro_avg_g;

/*-----------------------------------------------------------------------------
	0xc0007370 ch3reg_ro_avg_b ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_avg_b                 :24;	//  0:23
} ch3reg_ro_avg_b;

/*-----------------------------------------------------------------------------
	0xc0007374 ch3reg_ro_hsout_width ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_rovf                  :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	ch3reg_ro_hsout_width           :12;	// 16:27
} ch3reg_ro_hsout_width;

/*-----------------------------------------------------------------------------
	0xc0007378 ch3reg_ro_rudf ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_rudf                  :13;	//  0:12
} ch3reg_ro_rudf;

/*-----------------------------------------------------------------------------
	0xc000737c ch3reg_ro_govf ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_gudf                  :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	ch3reg_ro_govf                  :13;	// 16:28
} ch3reg_ro_govf;

/*-----------------------------------------------------------------------------
	0xc0007380 ch3reg_ro_bovf ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ro_budf                  :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	ch3reg_ro_bovf                  :13;	// 16:28
} ch3reg_ro_bovf;

/*-----------------------------------------------------------------------------
	0xc0007384 ch3reg_sd_e_t_vsize ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_sd_e_t_vsize             :12;	//  0:11
} ch3reg_sd_e_t_vsize;

/*-----------------------------------------------------------------------------
	0xc0007388 ch3reg_sd_vd_vsize ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_sd_vd_vsize              :23;	//  0:22
} ch3reg_sd_vd_vsize;

/*-----------------------------------------------------------------------------
	0xc000738c ch3reg_sd_vd_hsize ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_sd_vd_hsize              :13;	//  0:12
} ch3reg_sd_vd_hsize;

/*-----------------------------------------------------------------------------
	0xc0007390 ch3reg_adc3ch_no_signal ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_dpms_state               : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	ch3reg_adc3ch_no_signal         : 1;	//     4
} ch3reg_adc3ch_no_signal;

/*-----------------------------------------------------------------------------
	0xc0007394 ch3reg_ap_out_r ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_out_r                 ;   	// 31: 0
} ch3reg_ap_out_r;

/*-----------------------------------------------------------------------------
	0xc0007398 ch3reg_ap_out_g ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_out_g                 ;   	// 31: 0
} ch3reg_ap_out_g;

/*-----------------------------------------------------------------------------
	0xc000739c ch3reg_ap_out_b ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_out_b                 ;   	// 31: 0
} ch3reg_ap_out_b;

/*-----------------------------------------------------------------------------
	0xc00073a0 ch3reg_ap_sum_r ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_sum_r                 ;   	// 31: 0
} ch3reg_ap_sum_r;

/*-----------------------------------------------------------------------------
	0xc00073a4 ch3reg_ap_sum_g ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_sum_g                 ;   	// 31: 0
} ch3reg_ap_sum_g;

/*-----------------------------------------------------------------------------
	0xc00073a8 ch3reg_ap_sum_b ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_ap_sum_b                 ;   	// 31: 0
} ch3reg_ap_sum_b;

/*-----------------------------------------------------------------------------
	0xc00073ac ch3reg_extau_up_result ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_down_result        :12,	//  0:11
	ch3reg_extau_up_result          :12;	// 12:23
} ch3reg_extau_up_result;

/*-----------------------------------------------------------------------------
	0xc00073b0 ch3reg_extau_left_result ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_extau_right_result       :12,	//  0:11
	ch3reg_extau_left_result        :12;	// 12:23
} ch3reg_extau_left_result;

/*-----------------------------------------------------------------------------
	0xc00073b4 ch3reg_r_min ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_r_ma                     :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	ch3reg_r_min                    :10;	// 12:21
} ch3reg_r_min;

/*-----------------------------------------------------------------------------
	0xc00073b8 ch3reg_g_min ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_g_ma                     :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	ch3reg_g_min                    :10;	// 12:21
} ch3reg_g_min;

/*-----------------------------------------------------------------------------
	0xc00073bc ch3reg_b_min ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	ch3reg_b_ma                     :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	ch3reg_b_min                    :10;	// 12:21
} ch3reg_b_min;

/*-----------------------------------------------------------------------------
	0xc00073fc aogc_enable ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aogc_enable                     :10;	//  0: 9
} aogc_enable;

/*-----------------------------------------------------------------------------
	0xc0007400 int_PLUG ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_auth_done                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	int_auth_init                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	int_clr_mute                    : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	int_set_mute                    : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	int_hdmi_mode                   : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	int_vs_det                      : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	int_scdt                        : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	int_plug                        : 1;	//    28
} int_PLUG;

/*-----------------------------------------------------------------------------
	0xc0007404 int_HDCP_ERR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_asp_err                     : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	int_acr_err                     : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	int_terc4_err                   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	int_ecc_err                     : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	int_hdcp_err                    : 1;	//    16
} int_HDCP_ERR;

/*-----------------------------------------------------------------------------
	0xc0007408 int_NO_AVI ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_new_acp                     : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	int_new_gbd                     : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	int_new_acr                     : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	int_new_asp                     : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	int_new_gcp                     : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	int_new_avi                     : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	int_no_gcp                      : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	int_no_avi                      : 1;	//    28
} int_NO_AVI;

/*-----------------------------------------------------------------------------
	0xc000740c int_NEW_MPG ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_spdif_err                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	int_fs_chg                      : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	int_hwn_chg                     : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	int_hwcts_chg                   : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	int_new_unr                     : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	int_new_spd                     : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	int_new_aud                     : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	int_new_mpg                     : 1;	//    28
} int_NEW_MPG;

/*-----------------------------------------------------------------------------
	0xc0007410 int_AFIFO_UNDR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	int_vfifo_ovrr                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	int_vfifo_undr                  : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	int_il_chg                      : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	int_po_chg                      : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	int_hr_chg                      : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	int_vr_chg                      : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	int_afifo_ovrr                  : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	int_afifo_undr                  : 1;	//    28
} int_AFIFO_UNDR;

/*-----------------------------------------------------------------------------
	0xc0007414 reg_MUTE_POL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pre_crit                    : 5,	//  0: 4
	_rsvd_00                        : 3,	//  5: 7
	reg_abp_update                  : 1,	//     8
	_rsvd_01                        : 3,	//  9:11
	reg_mute_stat                   : 2,	// 12:13
	_rsvd_02                        : 2,	// 14:15
	reg_mute_vid                    : 1,	//    16
	_rsvd_03                        : 3,	// 17:19
	reg_mute_aud                    : 1,	//    20
	_rsvd_04                        : 3,	// 21:23
	reg_mute_pol                    : 1;	//    24
} reg_MUTE_POL;

/*-----------------------------------------------------------------------------
	0xc0007418 reg_AAC_EN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vfifo_pdiff                 : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	reg_avc_en                      : 1,	//     8
	_rsvd_01                        : 3,	//  9:11
	reg_afifo_pdiff                 : 5,	// 12:16
	_rsvd_02                        : 3,	// 17:19
	reg_aac_en                      : 1;	//    20
} reg_AAC_EN;

/*-----------------------------------------------------------------------------
	0xc000741c reg_SCDT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_prt1_conn                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_prt2_conn                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_prt3_conn                   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_prt4_conn                   : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_prt_sel                     : 2,	// 16:17
	_rsvd_04                        : 2,	// 18:19
	reg_hdmi_mode                   : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_scdt                        : 1;	//    24
} reg_SCDT;

/*-----------------------------------------------------------------------------
	0xc0007420 reg_DBG_LK_BYPASS ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dbg_acr_soft                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_dbg_ef_bak                  : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_dbg_lk_bypass               : 1;	//     8
} reg_DBG_LK_BYPASS;

/*-----------------------------------------------------------------------------
	0xc0007424 reg_BIST_INIT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_bist_err                    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_bist_done                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_bist_init                   : 1;	//     8
} reg_BIST_INIT;

/*-----------------------------------------------------------------------------
	0xc0007428 reg_PGMR_EN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_en                     : 1;	//     0
} reg_PGMR_EN;

/*-----------------------------------------------------------------------------
	0xc000742c reg_PGMR_ADDR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_addr                   : 9;	//  0: 8
} reg_PGMR_ADDR;

/*-----------------------------------------------------------------------------
	0xc0007430 reg_PGMR_WDATA ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_wdata                  : 8;	//  0: 7
} reg_PGMR_WDATA;

/*-----------------------------------------------------------------------------
	0xc0007434 reg_PGMR_RDATA ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_rdata                  : 8;	//  0: 7
} reg_PGMR_RDATA;

/*-----------------------------------------------------------------------------
	0xc0007438 reg_PGMR_WR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_wr                     : 1;	//     0
} reg_PGMR_WR;

/*-----------------------------------------------------------------------------
	0xc000743c reg_PGMR_RD ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_rd                     : 1;	//     0
} reg_PGMR_RD;

/*-----------------------------------------------------------------------------
	0xc0007440 reg_PGMR_DONE ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pgmr_done                   : 1;	//     0
} reg_PGMR_DONE;

/*-----------------------------------------------------------------------------
	0xc0007444 reg_HDCP_AN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_an                     ;   	// 31: 0
} reg_HDCP_AN;

/*-----------------------------------------------------------------------------
	0xc0007448 reg_HDCP_AN__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_an__2                  ;   	// 31: 0
} reg_HDCP_AN__2;

/*-----------------------------------------------------------------------------
	0xc000744c reg_HDCP_AKSV ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_aksv                   : 8;	//  0: 7
} reg_HDCP_AKSV;

/*-----------------------------------------------------------------------------
	0xc0007450 reg_HDCP_AKSV__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_aksv__2                ;   	// 31: 0
} reg_HDCP_AKSV__2;

/*-----------------------------------------------------------------------------
	0xc0007454 reg_HDCP_BKSV ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_bksv                   : 8;	//  0: 7
} reg_HDCP_BKSV;

/*-----------------------------------------------------------------------------
	0xc0007458 reg_HDCP_BKSV__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_bksv__2                ;   	// 31: 0
} reg_HDCP_BKSV__2;

/*-----------------------------------------------------------------------------
	0xc000745c reg_HDCP_RI ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_ri                     :16;	//  0:15
} reg_HDCP_RI;

/*-----------------------------------------------------------------------------
	0xc0007460 reg_HDCP_ENC_EN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_bypass_xor                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_stop_hdcp                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_hdcp_enc_en                 : 1;	//     8
} reg_HDCP_ENC_EN;

/*-----------------------------------------------------------------------------
	0xc0007464 reg_HDCP_BCAPS ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_bcaps                  : 8;	//  0: 7
} reg_HDCP_BCAPS;

/*-----------------------------------------------------------------------------
	0xc0007468 reg_HDCP_FPS_EN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdcp_authed_p1              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_hdcp_authed_p2              : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_hdcp_authed_p3              : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_hdcp_authed_p4              : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_hdcp_bksv_ld                : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_hdcp_fps_en                 : 1;	//    20
} reg_HDCP_FPS_EN;

/*-----------------------------------------------------------------------------
	0xc000746c reg_PKT_AVI_HDR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_hdr                 :24;	//  0:23
} reg_PKT_AVI_HDR;

/*-----------------------------------------------------------------------------
	0xc0007470 reg_PKT_AVI_DAT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat                 ;   	// 31: 0
} reg_PKT_AVI_DAT;

/*-----------------------------------------------------------------------------
	0xc0007474 reg_PKT_AVI_DAT__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__2              ;   	// 31: 0
} reg_PKT_AVI_DAT__2;

/*-----------------------------------------------------------------------------
	0xc0007478 reg_PKT_AVI_DAT__3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__3              ;   	// 31: 0
} reg_PKT_AVI_DAT__3;

/*-----------------------------------------------------------------------------
	0xc000747c reg_PKT_AVI_DAT__4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__4              ;   	// 31: 0
} reg_PKT_AVI_DAT__4;

/*-----------------------------------------------------------------------------
	0xc0007480 reg_PKT_AVI_DAT__5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__5              ;   	// 31: 0
} reg_PKT_AVI_DAT__5;

/*-----------------------------------------------------------------------------
	0xc0007484 reg_PKT_AVI_DAT__6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__6              ;   	// 31: 0
} reg_PKT_AVI_DAT__6;

/*-----------------------------------------------------------------------------
	0xc0007488 reg_PKT_AVI_DAT__7 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_avi_dat__7              ;   	// 31: 0
} reg_PKT_AVI_DAT__7;

/*-----------------------------------------------------------------------------
	0xc000748c reg_PKT_SPD_HDR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_hdr                 :24;	//  0:23
} reg_PKT_SPD_HDR;

/*-----------------------------------------------------------------------------
	0xc0007490 reg_PKT_SPD_DAT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat                 ;   	// 31: 0
} reg_PKT_SPD_DAT;

/*-----------------------------------------------------------------------------
	0xc0007494 reg_PKT_SPD_DAT__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__2              ;   	// 31: 0
} reg_PKT_SPD_DAT__2;

/*-----------------------------------------------------------------------------
	0xc0007498 reg_PKT_SPD_DAT__3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__3              ;   	// 31: 0
} reg_PKT_SPD_DAT__3;

/*-----------------------------------------------------------------------------
	0xc000749c reg_PKT_SPD_DAT__4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__4              ;   	// 31: 0
} reg_PKT_SPD_DAT__4;

/*-----------------------------------------------------------------------------
	0xc00074a0 reg_PKT_SPD_DAT__5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__5              ;   	// 31: 0
} reg_PKT_SPD_DAT__5;

/*-----------------------------------------------------------------------------
	0xc00074a4 reg_PKT_SPD_DAT__6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__6              ;   	// 31: 0
} reg_PKT_SPD_DAT__6;

/*-----------------------------------------------------------------------------
	0xc00074a8 reg_PKT_SPD_DAT__7 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_spd_dat__7              ;   	// 31: 0
} reg_PKT_SPD_DAT__7;

/*-----------------------------------------------------------------------------
	0xc00074ac reg_PKT_AIF_HDR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_hdr                 :24;	//  0:23
} reg_PKT_AIF_HDR;

/*-----------------------------------------------------------------------------
	0xc00074b0 reg_PKT_AIF_DAT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat                 ;   	// 31: 0
} reg_PKT_AIF_DAT;

/*-----------------------------------------------------------------------------
	0xc00074b4 reg_PKT_AIF_DAT__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__2              ;   	// 31: 0
} reg_PKT_AIF_DAT__2;

/*-----------------------------------------------------------------------------
	0xc00074b8 reg_PKT_AIF_DAT__3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__3              ;   	// 31: 0
} reg_PKT_AIF_DAT__3;

/*-----------------------------------------------------------------------------
	0xc00074bc reg_PKT_AIF_DAT__4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__4              ;   	// 31: 0
} reg_PKT_AIF_DAT__4;

/*-----------------------------------------------------------------------------
	0xc00074c0 reg_PKT_AIF_DAT__5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__5              ;   	// 31: 0
} reg_PKT_AIF_DAT__5;

/*-----------------------------------------------------------------------------
	0xc00074c4 reg_PKT_AIF_DAT__6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__6              ;   	// 31: 0
} reg_PKT_AIF_DAT__6;

/*-----------------------------------------------------------------------------
	0xc00074c8 reg_PKT_AIF_DAT__7 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_aif_dat__7              ;   	// 31: 0
} reg_PKT_AIF_DAT__7;

/*-----------------------------------------------------------------------------
	0xc00074cc reg_PKT_MIF_HDR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_hdr                 :24;	//  0:23
} reg_PKT_MIF_HDR;

/*-----------------------------------------------------------------------------
	0xc00074d0 reg_PKT_MIF_DAT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat                 ;   	// 31: 0
} reg_PKT_MIF_DAT;

/*-----------------------------------------------------------------------------
	0xc00074d4 reg_PKT_MIF_DAT__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__2              ;   	// 31: 0
} reg_PKT_MIF_DAT__2;

/*-----------------------------------------------------------------------------
	0xc00074d8 reg_PKT_MIF_DAT__3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__3              ;   	// 31: 0
} reg_PKT_MIF_DAT__3;

/*-----------------------------------------------------------------------------
	0xc00074dc reg_PKT_MIF_DAT__4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__4              ;   	// 31: 0
} reg_PKT_MIF_DAT__4;

/*-----------------------------------------------------------------------------
	0xc00074e0 reg_PKT_MIF_DAT__5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__5              ;   	// 31: 0
} reg_PKT_MIF_DAT__5;

/*-----------------------------------------------------------------------------
	0xc00074e4 reg_PKT_MIF_DAT__6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__6              ;   	// 31: 0
} reg_PKT_MIF_DAT__6;

/*-----------------------------------------------------------------------------
	0xc00074e8 reg_PKT_MIF_DAT__7 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_mif_dat__7              ;   	// 31: 0
} reg_PKT_MIF_DAT__7;

/*-----------------------------------------------------------------------------
	0xc00074ec reg_PKT_ACP_HDR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_hdr                 :24;	//  0:23
} reg_PKT_ACP_HDR;

/*-----------------------------------------------------------------------------
	0xc00074f0 reg_PKT_ACP_DAT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat                 ;   	// 31: 0
} reg_PKT_ACP_DAT;

/*-----------------------------------------------------------------------------
	0xc00074f4 reg_PKT_ACP_DAT__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__2              ;   	// 31: 0
} reg_PKT_ACP_DAT__2;

/*-----------------------------------------------------------------------------
	0xc00074f8 reg_PKT_ACP_DAT__3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__3              ;   	// 31: 0
} reg_PKT_ACP_DAT__3;

/*-----------------------------------------------------------------------------
	0xc00074fc reg_PKT_ACP_DAT__4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__4              ;   	// 31: 0
} reg_PKT_ACP_DAT__4;

/*-----------------------------------------------------------------------------
	0xc0007500 reg_PKT_ACP_DAT__5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__5              ;   	// 31: 0
} reg_PKT_ACP_DAT__5;

/*-----------------------------------------------------------------------------
	0xc0007504 reg_PKT_ACP_DAT__6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__6              ;   	// 31: 0
} reg_PKT_ACP_DAT__6;

/*-----------------------------------------------------------------------------
	0xc0007508 reg_PKT_ACP_DAT__7 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_acp_dat__7              ;   	// 31: 0
} reg_PKT_ACP_DAT__7;

/*-----------------------------------------------------------------------------
	0xc000750c reg_PKT_UNR_DAT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat                 :24;	//  0:23
} reg_PKT_UNR_DAT;

/*-----------------------------------------------------------------------------
	0xc0007510 reg_PKT_UNR_DAT__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__2              ;   	// 31: 0
} reg_PKT_UNR_DAT__2;

/*-----------------------------------------------------------------------------
	0xc0007514 reg_PKT_UNR_DAT__3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__3              ;   	// 31: 0
} reg_PKT_UNR_DAT__3;

/*-----------------------------------------------------------------------------
	0xc0007518 reg_PKT_UNR_DAT__4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__4              ;   	// 31: 0
} reg_PKT_UNR_DAT__4;

/*-----------------------------------------------------------------------------
	0xc000751c reg_PKT_UNR_DAT__5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__5              ;   	// 31: 0
} reg_PKT_UNR_DAT__5;

/*-----------------------------------------------------------------------------
	0xc0007520 reg_PKT_UNR_DAT__6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__6              ;   	// 31: 0
} reg_PKT_UNR_DAT__6;

/*-----------------------------------------------------------------------------
	0xc0007524 reg_PKT_UNR_DAT__7 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__7              ;   	// 31: 0
} reg_PKT_UNR_DAT__7;

/*-----------------------------------------------------------------------------
	0xc0007528 reg_PKT_UNR_DAT__8 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_unr_dat__8              ;   	// 31: 0
} reg_PKT_UNR_DAT__8;

/*-----------------------------------------------------------------------------
	0xc000752c reg_PKT_GCP_SMUTE ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gcp_cmute               : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_pkt_gcp_smute               : 1;	//     4
} reg_PKT_GCP_SMUTE;

/*-----------------------------------------------------------------------------
	0xc0007530 reg_PKT_GBD_HDR ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_hdr                 :24;	//  0:23
} reg_PKT_GBD_HDR;

/*-----------------------------------------------------------------------------
	0xc0007534 reg_PKT_GBD_DAT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat                 : 8;	//  0: 7
} reg_PKT_GBD_DAT;

/*-----------------------------------------------------------------------------
	0xc0007538 reg_PKT_GBD_DAT__2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat__2              ;   	// 31: 0
} reg_PKT_GBD_DAT__2;

/*-----------------------------------------------------------------------------
	0xc000753c reg_PKT_GBD_DAT__3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pkt_gbd_dat__3              ;   	// 31: 0
} reg_PKT_GBD_DAT__3;

/*-----------------------------------------------------------------------------
	0xc0007540 reg_MIF_DEC ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acp_dec                     : 8,	//  0: 7
	reg_spd_dec                     : 8,	//  8:15
	reg_mif_dec                     : 8;	// 16:23
} reg_MIF_DEC;

/*-----------------------------------------------------------------------------
	0xc0007544 reg_PR_MAN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lbp_f2                      : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_inv_vs                      : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_inv_hs                      : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_pr                          : 4,	// 12:15
	reg_pr_man                      : 4;	// 16:19
} reg_PR_MAN;

/*-----------------------------------------------------------------------------
	0xc0007548 reg_H_TOT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_tot                       :12,	//  0:11
	reg_h_tot                       :13;	// 12:24
} reg_H_TOT;

/*-----------------------------------------------------------------------------
	0xc000754c reg_H_AV ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_av                        :12,	//  0:11
	reg_h_av                        :13;	// 12:24
} reg_H_AV;

/*-----------------------------------------------------------------------------
	0xc0007550 reg_H_FP ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_fp                        : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	reg_h_fp                        : 8;	//  8:15
} reg_H_FP;

/*-----------------------------------------------------------------------------
	0xc0007554 reg_H_BP ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_bp                        : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	reg_h_bp                        : 8;	//  8:15
} reg_H_BP;

/*-----------------------------------------------------------------------------
	0xc0007558 reg_H_SYNC ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_v_sync                      : 8,	//  0: 7
	reg_h_sync                      :10;	//  8:17
} reg_H_SYNC;

/*-----------------------------------------------------------------------------
	0xc000755c reg_H_POL ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cdepth                      : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_intrl                       : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_v_pol                       : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_h_pol                       : 1;	//    12
} reg_H_POL;

/*-----------------------------------------------------------------------------
	0xc0007560 reg_VID_BLANK_R ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vid_blank_b                 : 8,	//  0: 7
	reg_vid_blank_g                 : 8,	//  8:15
	reg_vid_blank_r                 : 8;	// 16:23
} reg_VID_BLANK_R;

/*-----------------------------------------------------------------------------
	0xc0007564 reg_ASP_LAYOUT ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_fs_hw                   : 4,	//  0: 3
	reg_acr_fs_sw                   : 4,	//  4: 7
	reg_acr_ncts_sel                : 1,	//     8
	_rsvd_00                        : 3,	//  9:11
	reg_acr_fs_sel                  : 1,	//    12
	_rsvd_01                        : 3,	// 13:15
	reg_acr_mp                      : 3,	// 16:18
	_rsvd_02                        : 1,	//    19
	reg_hbr_stat                    : 1,	//    20
	_rsvd_03                        : 3,	// 21:23
	reg_dsd_stat                    : 1,	//    24
	_rsvd_04                        : 3,	// 25:27
	reg_asp_layout                  : 1;	//    28
} reg_ASP_LAYOUT;

/*-----------------------------------------------------------------------------
	0xc0007568 reg_ACR_N_SW ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_n_sw                    :20;	//  0:19
} reg_ACR_N_SW;

/*-----------------------------------------------------------------------------
	0xc000756c reg_ACR_N_HW ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_n_hw                    :20;	//  0:19
} reg_ACR_N_HW;

/*-----------------------------------------------------------------------------
	0xc0007570 reg_ACR_CTS_SW ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_cts_sw                  :20;	//  0:19
} reg_ACR_CTS_SW;

/*-----------------------------------------------------------------------------
	0xc0007574 reg_ACR_CTS_HW ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_acr_cts_hw                  :20;	//  0:19
} reg_ACR_CTS_HW;

/*-----------------------------------------------------------------------------
	0xc0007578 reg_I2S_SHIFT1 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_i2s_p_inval                 : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_i2s_sck                     : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_i2s_size                    : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_i2s_msb                     : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_i2s_ws                      : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_i2s_just                    : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_i2s_dir                     : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	reg_i2s_shift1                  : 1;	//    28
} reg_I2S_SHIFT1;

/*-----------------------------------------------------------------------------
	0xc000757c reg_I2S_PCM_ONLY ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_i2s_sd3_map                 : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_i2s_sd2_map                 : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_i2s_sd1_map                 : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_i2s_sd0_map                 : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	reg_i2s_sd_en                   : 4,	// 16:19
	reg_i2s_mclk_en                 : 1,	//    20
	_rsvd_04                        : 3,	// 21:23
	reg_i2s_mute_flat               : 1,	//    24
	_rsvd_05                        : 3,	// 25:27
	reg_i2s_pcm_only                : 1;	//    28
} reg_I2S_PCM_ONLY;

/*-----------------------------------------------------------------------------
	0xc0007580 reg_I2S_GND_MODE ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dsd_i2s                     : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_sp_paerr                    : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_sp_pserr                    : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_sp_gnd_mode                 : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_sp_en                       : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_i2s_gnd_mode                : 1;	//    20
} reg_I2S_GND_MODE;

/*-----------------------------------------------------------------------------
	0xc0007584 reg_ACHST_OW_EN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_achst_byte4                 : 8,	//  0: 7
	reg_achst_ow_bit2               : 1,	//     8
	_rsvd_00                        : 3,	//  9:11
	reg_achst_ow_byte1              : 8,	// 12:19
	reg_achst_ow_en                 : 1;	//    20
} reg_ACHST_OW_EN;

/*-----------------------------------------------------------------------------
	0xc0007588 reg_ACHST_BYTE3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_achst_byte0                 : 8,	//  0: 7
	reg_achst_byte1                 : 8,	//  8:15
	reg_achst_byte2                 : 8,	// 16:23
	reg_achst_byte3                 : 8;	// 24:31
} reg_ACHST_BYTE3;

/*-----------------------------------------------------------------------------
	0xc000758c reg_AUD_LEN_OVRR_EN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_aud_ch_mute                 : 4,	//  0: 3
	reg_aud_len_ovrr                : 4,	//  4: 7
	reg_aud_len_ovrr_en             : 1;	//     8
} reg_AUD_LEN_OVRR_EN;

/*-----------------------------------------------------------------------------
	0xc0007590 PHY1P_HPD3_OEN ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	phy3p_hpd0_oen                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	phy3p_hpd1_oen                  : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	phy3p_hpd2_oen                  : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	phy3p_hpd3_oen                  : 1;	//    12
} PHY1P_HPD3_OEN;

/*-----------------------------------------------------------------------------
	0xc0007594 PHY1P_HPD3_I ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	phy3p_hpd0_i                    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	phy3p_hpd1_i                    : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	phy3p_hpd2_i                    : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	phy3p_hpd3_i                    : 1;	//    12
} PHY1P_HPD3_I;

/*-----------------------------------------------------------------------------
	0xc0007800 reg_no_signal ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_proscan_detected            : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_mv_colourstripes            : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	reg_mv_vbi_detected             : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_chromalock                  : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_vlock                       : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_hlock                       : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_no_signal                   : 1;	//    24
} reg_no_signal;

/*-----------------------------------------------------------------------------
	0xc0007804 reg_hnon_standard ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_noisy                       : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_vline_625_detected          : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_secam_detected              : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_pal_detected                : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_status_comb3d_off           : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_noburst_detected            : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_vnon_standard               : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	reg_hnon_standard               : 1;	//    28
} reg_hnon_standard;

/*-----------------------------------------------------------------------------
	0xc0007808 reg_vcr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vcr_rew                     : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_vcr_ff                      : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_vcr_trick                   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_vcr                         : 1;	//    12
} reg_vcr;

/*-----------------------------------------------------------------------------
	0xc000780c reg_status_hsync_width ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_burst_mag            :16,	//  0:15
	reg_status_hsync_width          : 8;	// 16:23
} reg_status_hsync_width;

/*-----------------------------------------------------------------------------
	0xc0007810 reg_status_hdto_inc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_hdto_inc             :30;	//  0:29
} reg_status_hdto_inc;

/*-----------------------------------------------------------------------------
	0xc0007814 reg_status_cdto_inc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_cdto_inc             :30;	//  0:29
} reg_status_cdto_inc;

/*-----------------------------------------------------------------------------
	0xc0007818 reg_status_agc_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_cmag                 : 8,	//  0: 7
	reg_status_agc_gain             :16;	//  8:23
} reg_status_agc_gain;

/*-----------------------------------------------------------------------------
	0xc000781c reg_status_cgain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_sync_height          : 8,	//  0: 7
	reg_status_cordic_freq          : 8,	//  8:15
	reg_status_cgain                :14;	// 16:29
} reg_status_cgain;

/*-----------------------------------------------------------------------------
	0xc0007820 reg_status_noise ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_nstd                 :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_status_vbi_slicer_lvl       : 8,	// 12:19
	reg_status_noise                : 8;	// 20:27
} reg_status_noise;

/*-----------------------------------------------------------------------------
	0xc0007824 reg_status_comb3d_motion ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_comb3d_motion        ;   	// 31: 0
} reg_status_comb3d_motion;

/*-----------------------------------------------------------------------------
	0xc0007828 reg_status_sync_level_diff ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_blank_level_diff     :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_status_sync_level_diff      :10;	// 12:21
} reg_status_sync_level_diff;

/*-----------------------------------------------------------------------------
	0xc000782c reg_status_agc_hnum ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_nstd_sync            : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_status_color_kill           : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_status_no_cburst            : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_status_agc_skip             : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_status_slocked              : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_status_agc_hnum             :10;	// 20:29
} reg_status_agc_hnum;

/*-----------------------------------------------------------------------------
	0xc0007830 reg_status_again ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_dgain                :14,	//  0:13
	_rsvd_00                        : 2,	// 14:15
	reg_status_again                : 4;	// 16:19
} reg_status_again;

/*-----------------------------------------------------------------------------
	0xc0007834 reg_yc_src ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hv_delay                    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_hpixel                      : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_vline_625                   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_colour_mode                 : 3,	// 12:14
	_rsvd_03                        : 1,	//    15
	reg_yc_src                      : 1;	//    16
} reg_yc_src;

/*-----------------------------------------------------------------------------
	0xc0007838 reg_ped ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cv_inv                      : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cv_src                      : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_luma_notch_bw               : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_chroma_bw_lo                : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	reg_chroma_burst5or10           : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_ped                         : 1;	//    20
} reg_ped;

/*-----------------------------------------------------------------------------
	0xc000783c reg_hagc_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hagc_field_mode             : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_mv_hagc_mode                : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_dc_clamp_mode               : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_dagc_en                     : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_agc_half_en                 : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_cagc_en                     : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_hagc_en                     : 1;	//    24
} reg_hagc_en;

/*-----------------------------------------------------------------------------
	0xc0007840 reg_adaptive_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pal60_mode                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_ntsc443_mode                : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_adaptive_3dcomb_mode        : 3,	//  8:10
	_rsvd_02                        : 1,	//    11
	reg_colour_trap                 : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_adaptive_mode               : 3;	// 16:18
} reg_adaptive_mode;

/*-----------------------------------------------------------------------------
	0xc0007844 reg_hagc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_noise_thresh                : 8,	//  0: 7
	reg_hagc                        : 8;	//  8:15
} reg_hagc;

/*-----------------------------------------------------------------------------
	0xc0007848 reg_force_vcr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_force_vcr_en                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_force_vcr_rew               : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_force_vcr_ff                : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_force_vcr_trick             : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_force_vcr                   : 1;	//    16
} reg_force_vcr;

/*-----------------------------------------------------------------------------
	0xc000784c reg_adc_input_swap ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_adc_updn_swap               : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_adc_input_swap              : 1;	//     4
} reg_adc_input_swap;

/*-----------------------------------------------------------------------------
	0xc0007850 reg_yc_delay ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ccir656_en                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cbcr_swap                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_blue_mode                   : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_yc_delay                    : 4;	// 12:15
} reg_yc_delay;

/*-----------------------------------------------------------------------------
	0xc0007854 reg_contrast ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hue                         : 8,	//  0: 7
	reg_saturation                  : 8,	//  8:15
	reg_brightness                  : 8,	// 16:23
	reg_contrast                    : 8;	// 24:31
} reg_contrast;

/*-----------------------------------------------------------------------------
	0xc0007858 reg_cagc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cagc                        : 8;	//  0: 7
} reg_cagc;

/*-----------------------------------------------------------------------------
	0xc000785c reg_hlock_ckill ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_user_ckill_mode             : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_vbi_ckill                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_hlock_ckill                 : 1;	//     8
} reg_hlock_ckill;

/*-----------------------------------------------------------------------------
	0xc0007860 reg_hnon_std_threshold ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_nstd_hysis                  : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_disable_clamp_on_vsync      : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_bypass                      : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_noburst_ckill               : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_vnon_std_threshold          : 2,	// 16:17
	_rsvd_04                        : 2,	// 18:19
	reg_hnon_std_threshold          : 6;	// 20:25
} reg_hnon_std_threshold;

/*-----------------------------------------------------------------------------
	0xc0007864 reg_agc_peak_nominal ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_agc_peak_en                 : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_agc_peak_cntl               : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	reg_agc_peak_nominal            : 7;	//  8:14
} reg_agc_peak_nominal;

/*-----------------------------------------------------------------------------
	0xc0007868 reg_blue_y ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_blue_cr                     : 8,	//  0: 7
	reg_blue_cb                     : 8,	//  8:15
	reg_blue_y                      : 8;	// 16:23
} reg_blue_y;

/*-----------------------------------------------------------------------------
	0xc000786c reg_hdetect_clamp_level ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hstate_fi_ed                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_disable_hfine               : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_hstate_unlocked             : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_hstate_max                   : 3,	// 12:14
	_rsvd_03                        : 1,	//    15
	reg_locked_count_noisy_ma       : 4,	// 16:19
	reg_locked_count_clean_ma       : 4,	// 20:23
	reg_hdetect_clamp_level         : 8;	// 24:31
} reg_hdetect_clamp_level;

/*-----------------------------------------------------------------------------
	0xc0007870 reg_hlock_vsync_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hlock_vsync_mode            : 2;	//  0: 1
} reg_hlock_vsync_mode;

/*-----------------------------------------------------------------------------
	0xc0007874 reg_cdto_inc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cdto_inc                    ;   	// 31: 0
} reg_cdto_inc;

/*-----------------------------------------------------------------------------
	0xc0007878 reg_hdto_inc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hdto_inc                    ;   	// 31: 0
} reg_hdto_inc;

/*-----------------------------------------------------------------------------
	0xc000787c reg_hsync_rising ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hsync_gate_end              : 8,	//  0: 7
	reg_hsync_gate_start            : 8,	//  8:15
	reg_hsync_phase_offset          : 8,	// 16:23
	reg_hsync_rising                : 8;	// 24:31
} reg_hsync_rising;

/*-----------------------------------------------------------------------------
	0xc0007880 reg_hlpf_clamp_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hsync_similar               : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_hsync_low                   : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_hdetect_noise_en            : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_hfine_lt_hcoarse            : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_hlpf_clamp_sel              : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_hlpf_clamp_noisy_en         : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_hlpf_clamp_vbi_en           : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	reg_hlpf_clamp_en               : 1;	//    28
} reg_hlpf_clamp_en;

/*-----------------------------------------------------------------------------
	0xc0007884 reg_hsync_rising_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hsync_rising_end            : 8,	//  0: 7
	reg_hsync_rising_auto           : 2,	//  8: 9
	_rsvd_00                        : 2,	// 10:11
	reg_hsync_rising_start          : 6;	// 12:17
} reg_hsync_rising_start;

/*-----------------------------------------------------------------------------
	0xc0007888 reg_hblank_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hblank_end                  : 8,	//  0: 7
	reg_hblank_start                : 8;	//  8:15
} reg_hblank_start;

/*-----------------------------------------------------------------------------
	0xc000788c reg_burst_gate_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_gate_end              : 8,	//  0: 7
	reg_burst_gate_start            : 8;	//  8:15
} reg_burst_gate_start;

/*-----------------------------------------------------------------------------
	0xc0007890 reg_hactive_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hactive_width               : 8,	//  0: 7
	reg_hactive_start               : 8;	//  8:15
} reg_hactive_start;

/*-----------------------------------------------------------------------------
	0xc0007894 reg_vactive_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vactive_height              : 8,	//  0: 7
	reg_vactive_start               : 8;	//  8:15
} reg_vactive_start;

/*-----------------------------------------------------------------------------
	0xc0007898 reg_vsync_h_min ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vsync_h_max                  : 7,	//  0: 6
	_rsvd_00                        : 1,	//     7
	reg_vsync_h_min                 : 7;	//  8:14
} reg_vsync_h_min;

/*-----------------------------------------------------------------------------
	0xc000789c reg_vsync_agc_min ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vsync_agc_max                : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	reg_vsync_agc_min               : 7;	//  8:14
} reg_vsync_agc_min;

/*-----------------------------------------------------------------------------
	0xc00078a0 reg_vsync_vbi_min ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vsync_vbi_max                : 7,	//  0: 6
	_rsvd_00                        : 1,	//     7
	reg_vsync_vbi_min               : 7;	//  8:14
} reg_vsync_vbi_min;

/*-----------------------------------------------------------------------------
	0xc00078a4 reg_vlock_wide_range ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vlock_wide_range            : 1;	//     0
} reg_vlock_wide_range;

/*-----------------------------------------------------------------------------
	0xc00078a8 reg_vsync_cntl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_proscan_1field_mode         : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_vsync_cntl_noisy            : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_vsync_cntl_ff_rew           : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_vsync_cntl_trick            : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_vsync_cntl_vcr              : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_vsync_cntl                  : 2;	// 20:21
} reg_vsync_cntl;

/*-----------------------------------------------------------------------------
	0xc00078ac reg_vloop_tc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_field_polarity              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_flip_field                  : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_veven_delayed               : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_vodd_delayed                : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_field_detect_mode           : 2,	// 16:17
	_rsvd_04                        : 2,	// 18:19
	reg_vloop_tc                    : 2;	// 20:21
} reg_vloop_tc;

/*-----------------------------------------------------------------------------
	0xc00078b0 reg_mu_analoga ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dbg_syncs                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_mu_digital                  : 4,	//  4: 7
	reg_mu_analogb                  : 4,	//  8:11
	reg_mu_analoga                  : 4;	// 12:15
} reg_mu_analoga;

/*-----------------------------------------------------------------------------
	0xc00078b4 reg_peak_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_secam_ybw                   : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_peak_range                  : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_peak_gain                   : 3,	//  8:10
	_rsvd_02                        : 1,	//    11
	reg_peak_en                     : 1;	//    12
} reg_peak_en;

/*-----------------------------------------------------------------------------
	0xc00078b8 reg_palsw_level ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_auto_secam_level            : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_sv_bf                       : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_secam_pll                   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_secam_sw_old                : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_palsw_level                 : 2;	// 16:17
} reg_palsw_level;

/*-----------------------------------------------------------------------------
	0xc00078bc reg_lose_chromalock_ckill ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_lose_chromalock_mode        : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_lose_chromalock_count       : 4,	//  4: 7
	reg_lose_chromalock_level       : 3,	//  8:10
	_rsvd_01                        : 1,	//    11
	reg_lose_chromalock_ckill       : 1;	//    12
} reg_lose_chromalock_ckill;

/*-----------------------------------------------------------------------------
	0xc00078c0 reg_cstripe_detect_control ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cstripe_detect_control      : 3;	//  0: 2
} reg_cstripe_detect_control;

/*-----------------------------------------------------------------------------
	0xc00078c4 reg_fi_ed_cstate ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hfine_vcr_trick_en          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_hfine_vcr_en                : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_hresampler_2up              : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_cstate                      : 3,	// 12:14
	_rsvd_03                        : 1,	//    15
	reg_fi_ed_cstate                : 1;	//    16
} reg_fi_ed_cstate;

/*-----------------------------------------------------------------------------
	0xc00078c8 reg_vbi_pulse_ampl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_pulse_ampl              : 8;	//  0: 7
} reg_vbi_pulse_ampl;

/*-----------------------------------------------------------------------------
	0xc00078cc reg_cpump_adjust_delay ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_delay                 : 8,	//  0: 7
	reg_cpump_adjust                : 8,	//  8:15
	reg_cpump_adjust_polarity       : 1,	//    16
	_rsvd_00                        : 3,	// 17:19
	reg_cpump_adjust_delay          : 6;	// 20:25
} reg_cpump_adjust_delay;

/*-----------------------------------------------------------------------------
	0xc00078d0 reg_mv_vbi_sel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_mv_colourstripes_sel        : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_mv_vbi_sel                  : 1;	//     4
} reg_mv_vbi_sel;

/*-----------------------------------------------------------------------------
	0xc00078d4 reg_cpump_kill_y ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_kill_cr               : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cpump_kill_cb               : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_cpump_kill_y                : 1;	//     8
} reg_cpump_kill_y;

/*-----------------------------------------------------------------------------
	0xc00078d8 reg_cpump_auto_stip_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_auto_stip_nobp        : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cpump_auto_stip_unlocked    : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_cpump_auto_stip_no_signal   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_cpump_auto_stip_noisy       : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_cpump_auto_stip_vactive     : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_cpump_auto_stip_mode        : 2;	// 20:21
} reg_cpump_auto_stip_mode;

/*-----------------------------------------------------------------------------
	0xc00078dc reg_cpump_noisy_filter_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_accum_mode            : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cpump_fi_ed_syncmid         : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_cpump_level_filter_gain     : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_cpump_noisy_filter_en       : 1;	//    12
} reg_cpump_noisy_filter_en;

/*-----------------------------------------------------------------------------
	0xc00078e0 reg_cpump_vsync_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_dn_ma                 : 7,	//  0: 6
	_rsvd_00                        : 1,	//     7
	reg_cpump_up_ma                 : 7,	//  8:14
	_rsvd_01                        : 1,	//    15
	reg_cpump_vsync_blank_filter    : 1,	//    16
	_rsvd_02                        : 3,	// 17:19
	reg_cpump_vsync_syncmid_filter  : 1,	//    20
	_rsvd_03                        : 3,	// 21:23
	reg_cpump_vsync_mode            : 2;	// 24:25
} reg_cpump_vsync_mode;

/*-----------------------------------------------------------------------------
	0xc00078e4 reg_cpump_up_diff_ma ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_diff_noisy_only       : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cpump_dn_diff_ma            : 7,	//  4:10
	_rsvd_01                        : 1,	//    11
	reg_cpump_diff_signal_only      : 1,	//    12
	_rsvd_02                        : 3,	// 13:15
	reg_cpump_up_diff_ma            : 7;	// 16:22
} reg_cpump_up_diff_ma;

/*-----------------------------------------------------------------------------
	0xc00078e8 reg_cpump_y_override ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_pr_override           : 8,	//  0: 7
	reg_cpump_pb_override           : 8,	//  8:15
	reg_cpump_y_override            : 8;	// 16:23
} reg_cpump_y_override;

/*-----------------------------------------------------------------------------
	0xc00078ec reg_cvbs_y_delay ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_db_freq                     :12,	//  0:11
	reg_dr_freq                     :12,	// 12:23
	reg_cvbs_y_delay                : 5;	// 24:28
} reg_cvbs_y_delay;

/*-----------------------------------------------------------------------------
	0xc00078f0 reg_vactivity_threshold ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vactivity_en                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_vactivity_on2frame          : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_vactivity_threshold         : 6;	//  8:13
} reg_vactivity_threshold;

/*-----------------------------------------------------------------------------
	0xc00078f4 reg_noise_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_horiz_diff_cgain            : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_horiz_diff_ygain            : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_chroma_vdiff_gain           : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_lowfreq_vdiff_gain          : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	reg_noise_th_en                 : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_noise_th                    : 7;	// 20:26
} reg_noise_th;

/*-----------------------------------------------------------------------------
	0xc00078f8 reg_y_noise_th_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vadap_burst_noise_th_gain   : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_burst_noise_th_gain         : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_c_noise_th_gain             : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_y_noise_th_gain             : 2;	// 12:13
} reg_y_noise_th_gain;

/*-----------------------------------------------------------------------------
	0xc00078fc reg_motion_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_adaptive_chroma_mode        : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_dot_suppress_mode           : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_motion_mode                 : 2;	//  8: 9
} reg_motion_mode;

/*-----------------------------------------------------------------------------
	0xc0007900 reg_comb2d_only ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pal3dcomb_vactive_offset    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_fb_sync                     : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_fb_hold                     : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_fb_ctl                      : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_field_latency               : 3,	// 16:18
	_rsvd_04                        : 1,	//    19
	reg_lbadrgen_rst                : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	reg_comb2d_only                 : 1;	//    24
} reg_comb2d_only;

/*-----------------------------------------------------------------------------
	0xc0007904 reg_md_noise_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_md_noise_th_en              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_md_noise_th                 : 7;	//  4:10
} reg_md_noise_th;

/*-----------------------------------------------------------------------------
	0xc0007908 reg_pchroma_peak ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_schroma_peak_en             : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_schroma_coring_en           : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_schroma_peak                : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_pchroma_peak_en             : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_pchroma_coring_en           : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_pchroma_peak                : 2;	// 20:21
} reg_pchroma_peak;

/*-----------------------------------------------------------------------------
	0xc000790c reg_vcr_auto_switch_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ldpause_threshold           : 4,	//  0: 3
	reg_vf_nstd_en                  : 1,	//     4
	_rsvd_00                        : 3,	//  5: 7
	reg_vcr_auto_switch_en          : 1;	//     8
} reg_vcr_auto_switch_en;

/*-----------------------------------------------------------------------------
	0xc0007910 reg_comb_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_comb_coring                 : 4,	//  0: 3
	reg_tcomb_gain                  : 3,	//  4: 6
	_rsvd_00                        : 1,	//     7
	reg_notch_gain                  : 3,	//  8:10
	_rsvd_01                        : 1,	//    11
	reg_comb_gain                   : 3;	// 12:14
} reg_comb_gain;

/*-----------------------------------------------------------------------------
	0xc0007914 reg_vactive_md_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vactive_md_height           : 8,	//  0: 7
	reg_vactive_md_start            : 8;	//  8:15
} reg_vactive_md_start;

/*-----------------------------------------------------------------------------
	0xc0007918 reg_hsync_pulse_width ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hsync_pulse_width           : 4;	//  0: 3
} reg_hsync_pulse_width;

/*-----------------------------------------------------------------------------
	0xc000791c reg_cagc_tc_ismall ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cagc_tc_ismall              : 3;	//  0: 2
} reg_cagc_tc_ismall;

/*-----------------------------------------------------------------------------
	0xc0007920 reg_cagc_tc_ibig ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cagc_coring_threshold       : 4,	//  0: 3
	reg_cagc_unity_gain             : 1,	//     4
	_rsvd_00                        : 3,	//  5: 7
	reg_cagc_coring                 : 3,	//  8:10
	_rsvd_01                        : 1,	//    11
	reg_cagc_tc_p                   : 2,	// 12:13
	_rsvd_02                        : 2,	// 14:15
	reg_cagc_tc_ibig                : 3;	// 16:18
} reg_cagc_tc_ibig;

/*-----------------------------------------------------------------------------
	0xc0007924 reg_aaf_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_aaf_on                      : 1;	//     0
} reg_aaf_on;

/*-----------------------------------------------------------------------------
	0xc0007928 reg_dcrestore_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_accum_width       : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	reg_dcrestore_no_bad_bp         : 1,	//     8
	_rsvd_01                        : 3,	//  9:11
	reg_dcrestore_kill_enable       : 1,	//    12
	_rsvd_02                        : 3,	// 13:15
	reg_dcrestore_bp_delay          : 2,	// 16:17
	_rsvd_03                        : 2,	// 18:19
	reg_syncmid_nobp_en             : 1,	//    20
	_rsvd_04                        : 3,	// 21:23
	reg_syncmid_filter_en           : 1,	//    24
	_rsvd_05                        : 3,	// 25:27
	reg_dcrestore_gain              : 2;	// 28:29
} reg_dcrestore_gain;

/*-----------------------------------------------------------------------------
	0xc000792c reg_dcrestore_kill_enable_noisy ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_kill_enable_noisy : 1;	//     0
} reg_dcrestore_kill_enable_noisy;

/*-----------------------------------------------------------------------------
	0xc0007930 reg_dcrestore_lpf_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_hsync_mid         : 8,	//  0: 7
	reg_bp_kill_thresh              : 8,	//  8:15
	reg_hmgc                        : 8,	// 16:23
	reg_dcrestore_lpf_en            : 1;	//    24
} reg_dcrestore_lpf_en;

/*-----------------------------------------------------------------------------
	0xc0007934 reg_min_sync_height ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_auto_min_sync_height        : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_min_sync_height             : 7;	//  4:10
} reg_min_sync_height;

/*-----------------------------------------------------------------------------
	0xc0007938 reg_vsync_signal_thresh ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vcrtrick_proscan            : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_veven_early_delayed         : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_vodd_early_delayed          : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_vfield_hoffset_fi_ed        : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_vsync_no_signal_thresh      : 8,	// 16:23
	reg_vsync_signal_thresh         : 8;	// 24:31
} reg_vsync_signal_thresh;

/*-----------------------------------------------------------------------------
	0xc000793c reg_vdetect_noise_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vfield_hoffset              : 9,	//  0: 8
	_rsvd_00                        : 3,	//  9:11
	reg_vactive_half_lines          : 1,	//    12
	_rsvd_01                        : 3,	// 13:15
	reg_vdetect_noise_en            : 1;	//    16
} reg_vdetect_noise_en;

/*-----------------------------------------------------------------------------
	0xc0007940 reg_dual_coarse_hedge_vbi ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dual_hedge_dis              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_dual_hedge_auto_width       : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_dual_fine_hedge_vbi         : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_dual_coarse_hedge_vbi       : 2;	// 12:13
} reg_dual_coarse_hedge_vbi;

/*-----------------------------------------------------------------------------
	0xc0007944 reg_many_hsyncs_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_mv_hsync_rising_end         : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	reg_vcr_state2_long             : 1,	//     8
	_rsvd_01                        : 3,	//  9:11
	reg_slow_hdsw                   : 1,	//    12
	_rsvd_02                        : 3,	// 13:15
	reg_mv_hsync_rising_start       : 6,	// 16:21
	_rsvd_03                        : 2,	// 22:23
	reg_no_hsyncs_mode              : 2,	// 24:25
	_rsvd_04                        : 2,	// 26:27
	reg_many_hsyncs_mode            : 1;	//    28
} reg_many_hsyncs_mode;

/*-----------------------------------------------------------------------------
	0xc0007948 reg_disable_hdsw_weak ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_no_hsyncs_weak              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_disable_hdsw_weak           : 1;	//     4
} reg_disable_hdsw_weak;

/*-----------------------------------------------------------------------------
	0xc000794c reg_hloop_range ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vactive_hdsw_mode           : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_disable_hdsw_mode           : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_hsync_falling_filter        : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_no_hsyncs_noisy             : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_hloop_range                 : 2;	// 16:17
} reg_hloop_range;

/*-----------------------------------------------------------------------------
	0xc0007950 reg_md_c_noise_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_md_hf_ma                    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_md_hf_shift                 : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_md_lf_sad                   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_md_lf_shift                 : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	reg_md_c_noise_th_en            : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_md_c_noise_th               : 7;	// 20:26
} reg_md_c_noise_th;

/*-----------------------------------------------------------------------------
	0xc0007954 reg_md_cf_activity_enable ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_md_cf_cactivity_high        : 4,	//  0: 3
	reg_md_cf_lactivity_high        : 8,	//  4:11
	reg_md_cf_cactivity_low         : 8,	// 12:19
	reg_md_cf_lactivity_low         : 8,	// 20:27
	reg_md_cf_activity_enable       : 2;	// 28:29
} reg_md_cf_activity_enable;

/*-----------------------------------------------------------------------------
	0xc0007958 reg_md_k_thresh ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_md_k_thresh                 : 8;	//  0: 7
} reg_md_k_thresh;

/*-----------------------------------------------------------------------------
	0xc000795c reg_chroma_level ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_tcomb_chroma_level          : 8,	//  0: 7
	reg_hf_luma_chroma_offset       : 8,	//  8:15
	reg_spatial_luma_level          : 8,	// 16:23
	reg_chroma_level                : 8;	// 24:31
} reg_chroma_level;

/*-----------------------------------------------------------------------------
	0xc0007960 reg_lf_luma_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_chroma_activity_level       : 8,	//  0: 7
	reg_lf_luma_offset              : 8;	//  8:15
} reg_lf_luma_offset;

/*-----------------------------------------------------------------------------
	0xc0007964 reg_freq_offset_range ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_avg_freq_range              : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_issecam_th                  : 6,	//  4: 9
	_rsvd_01                        : 2,	// 10:11
	reg_freq_offset_range           : 8;	// 12:19
} reg_freq_offset_range;

/*-----------------------------------------------------------------------------
	0xc0007968 reg_hactive_md_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_chroma_bw_motion_th         : 8,	//  0: 7
	reg_motion_config               : 8,	//  8:15
	reg_hactive_md_width            : 8,	// 16:23
	reg_hactive_md_start            : 8;	// 24:31
} reg_hactive_md_start;

/*-----------------------------------------------------------------------------
	0xc000796c reg_chroma_bw_motion ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_motion_mode          : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_chroma_bw_motion            : 2;	//  4: 5
} reg_chroma_bw_motion;

/*-----------------------------------------------------------------------------
	0xc0007970 reg_flat_luma_shift ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_flat_chroma_offset          : 8,	//  0: 7
	reg_flat_luma_offset            : 8,	//  8:15
	reg_frame_motion_th             : 8,	// 16:23
	reg_flat_chroma_shift           : 2,	// 24:25
	_rsvd_00                        : 2,	// 26:27
	reg_flat_luma_shift             : 2;	// 28:29
} reg_flat_luma_shift;

/*-----------------------------------------------------------------------------
	0xc0007974 reg_motion_c_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_motion_debug                : 8,	//  0: 7
	reg_cf_flat_motion_shift        : 2,	//  8: 9
	_rsvd_00                        : 2,	// 10:11
	reg_motion_c_mode               : 2;	// 12:13
} reg_motion_c_mode;

/*-----------------------------------------------------------------------------
	0xc0007978 reg_phase_offset_range ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cordic_gate_end             : 8,	//  0: 7
	reg_cordic_gate_start           : 8,	//  8:15
	reg_ispal_th                    : 8,	// 16:23
	reg_phase_offset_range          : 8;	// 24:31
} reg_phase_offset_range;

/*-----------------------------------------------------------------------------
	0xc000797c reg_adc_cpump_swap ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_pal3tap_only_c              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_pal3tap_only_y              : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_adc_cpump_swap              : 6;	//  8:13
} reg_adc_cpump_swap;

/*-----------------------------------------------------------------------------
	0xc0007980 reg_cagc_gate_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ckill                       :16,	//  0:15
	reg_cagc_gate_end               : 8,	// 16:23
	reg_cagc_gate_start             : 8;	// 24:31
} reg_cagc_gate_start;

/*-----------------------------------------------------------------------------
	0xc0007984 reg_iblank_lvl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_icburst_half_ampl           : 8,	//  0: 7
	reg_ipeak_chroma_lvl            :10,	//  8:17
	_rsvd_00                        : 2,	// 18:19
	reg_iblank_lvl                  : 9;	// 20:28
} reg_iblank_lvl;

/*-----------------------------------------------------------------------------
	0xc0007988 reg_dcrestore_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_iris_dcrestore_lpf_en       : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_agc_bypass                  : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_cvd1_clampagc_on            : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_dcrestore_en                : 1;	//    12
} reg_dcrestore_en;

/*-----------------------------------------------------------------------------
	0xc000798c reg_clampagc_inv ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_clampagc_inv                : 4;	//  0: 3
} reg_clampagc_inv;

/*-----------------------------------------------------------------------------
	0xc0007990 reg_agc_clk_sel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_agc_clk_sel                 : 2;	//  0: 1
} reg_agc_clk_sel;

/*-----------------------------------------------------------------------------
	0xc0007994 reg_dcrestore_lpf0_c0 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf0_c1           :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_dcrestore_lpf0_c0           :10;	// 12:21
} reg_dcrestore_lpf0_c0;

/*-----------------------------------------------------------------------------
	0xc0007998 reg_dcrestore_lpf0_c2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf0_c2           :10;	//  0: 9
} reg_dcrestore_lpf0_c2;

/*-----------------------------------------------------------------------------
	0xc000799c reg_dcrestore_lpf1_c0 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf1_c1           :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_dcrestore_lpf1_c0           :10;	// 12:21
} reg_dcrestore_lpf1_c0;

/*-----------------------------------------------------------------------------
	0xc00079a0 reg_dcrestore_lpf1_c2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf1_c3           :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_dcrestore_lpf1_c2           :10;	// 12:21
} reg_dcrestore_lpf1_c2;

/*-----------------------------------------------------------------------------
	0xc00079a4 reg_dcrestore_lpf1_c4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_dcrestore_lpf1_c5           :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_dcrestore_lpf1_c4           :10;	// 12:21
} reg_dcrestore_lpf1_c4;

/*-----------------------------------------------------------------------------
	0xc00079a8 reg_sdetect_window_slope_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sync_half_period            : 8,	//  0: 7
	reg_sdetect_window_w            : 5,	//  8:12
	_rsvd_00                        : 3,	// 13:15
	reg_sdetect_window_slope_th     : 3;	// 16:18
} reg_sdetect_window_slope_th;

/*-----------------------------------------------------------------------------
	0xc00079ac reg_sdetect_noise_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sdetect_ma__hvar            : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	reg_sdetect_ma__diff            : 8,	//  8:15
	reg_sdetect_noise_th            : 6;	// 16:21
} reg_sdetect_noise_th;

/*-----------------------------------------------------------------------------
	0xc00079b0 reg_ldetect_accum_width ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_ldetect_update_delay        : 5,	//  0: 4
	_rsvd_00                        : 3,	//  5: 7
	reg_ldetect_bp_delay            : 4,	//  8:11
	reg_ldetect_sync_delay          : 4,	// 12:15
	reg_ldetect_accum_default       : 6,	// 16:21
	_rsvd_01                        : 2,	// 22:23
	reg_ldetect_accum_width         : 6;	// 24:29
} reg_ldetect_accum_width;

/*-----------------------------------------------------------------------------
	0xc00079b4 reg_cburst_window_w ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_color_killer_en             : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_cburst_weak_th              : 5,	//  4: 8
	_rsvd_01                        : 3,	//  9:11
	reg_cburst_window_w             : 5;	// 12:16
} reg_cburst_window_w;

/*-----------------------------------------------------------------------------
	0xc00079b8 reg_agc_again_a ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_agc_again_b                 :16,	//  0:15
	reg_agc_again_a                 :16;	// 16:31
} reg_agc_again_a;

/*-----------------------------------------------------------------------------
	0xc00079bc reg_again_ma ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_again_min                   : 4,	//  0: 3
	reg_again_ma                    : 4;	//  4: 7
} reg_again_ma;

/*-----------------------------------------------------------------------------
	0xc00079c0 reg_agc_vsync_hysis ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_again_up_offset             :16,	//  0:15
	reg_again_update_field          : 1,	//    16
	_rsvd_00                        : 3,	// 17:19
	reg_agc_vsync_hysis             : 4;	// 20:23
} reg_agc_vsync_hysis;

/*-----------------------------------------------------------------------------
	0xc00079c4 reg_again_dn_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_again_update_hysis          : 8,	//  0: 7
	reg_again_dn_offset             :16;	//  8:23
} reg_again_dn_offset;

/*-----------------------------------------------------------------------------
	0xc00079c8 reg_agc_nstd_sync_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_agc_en                      : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_agc_mode                    : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_agc_skip_num                : 5,	//  8:12
	_rsvd_02                        : 3,	// 13:15
	reg_agc_nstd_sync_th            : 8,	// 16:23
	reg_agc_nstd_sync_en            : 2;	// 24:25
} reg_agc_nstd_sync_en;

/*-----------------------------------------------------------------------------
	0xc00079cc reg_dmgc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_amgc                        : 4,	//  0: 3
	reg_dmgc                        :14;	//  4:17
} reg_dmgc;

/*-----------------------------------------------------------------------------
	0xc00079d0 reg_cpump_end_offset ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_updn_swap             : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cpump_step_level            : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_cpump_step_width            : 4,	//  8:11
	reg_cpump_level_gain            : 2,	// 12:13
	_rsvd_02                        : 2,	// 14:15
	reg_cpump_front_porch_w         : 7,	// 16:22
	_rsvd_03                        : 1,	//    23
	reg_cpump_end_offset            : 6;	// 24:29
} reg_cpump_end_offset;

/*-----------------------------------------------------------------------------
	0xc00079d4 reg_cpump_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cpump_mode                  : 2;	//  0: 1
} reg_cpump_mode;

/*-----------------------------------------------------------------------------
	0xc00079d8 reg_cc_slicer_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vps_slicer_mode             : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_wss_slicer_mode             : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_tt_slicer_mode              : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_cc_slicer_mode              : 2;	// 12:13
} reg_cc_slicer_mode;

/*-----------------------------------------------------------------------------
	0xc00079dc reg_isynctip_lvl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_sync_int_blank_lvl          : 8,	//  0: 7
	reg_ipeak_chroma_m768_lvl       : 8,	//  8:15
	reg_iblank_half_lvl             : 8,	// 16:23
	reg_isynctip_lvl                : 8;	// 24:31
} reg_isynctip_lvl;

/*-----------------------------------------------------------------------------
	0xc00079e0 reg_int_blank_vid_lvl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_int_vbi_blank_vid_lvl       : 5,	//  0: 4
	_rsvd_00                        : 3,	//  5: 7
	reg_sync_int_blank_vid_lvl      : 5,	//  8:12
	_rsvd_01                        : 3,	// 13:15
	reg_int_black_ped_vid_lvl       : 8,	// 16:23
	reg_int_blank_vid_lvl           : 8;	// 24:31
} reg_int_blank_vid_lvl;

/*-----------------------------------------------------------------------------
	0xc00079e4 reg_iris_burstlocking_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_freq_lavgnum                : 9,	//  0: 8
	_rsvd_00                        : 3,	//  9:11
	reg_burst_zpnum                 : 5,	// 12:16
	_rsvd_01                        : 3,	// 17:19
	reg_perr_on                     : 1,	//    20
	_rsvd_02                        : 3,	// 21:23
	reg_iris_burstlocking_on        : 1;	//    24
} reg_iris_burstlocking_on;

/*-----------------------------------------------------------------------------
	0xc00079e8 reg_burst_noise_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_noise_th              :13;	//  0:12
} reg_burst_noise_th;

/*-----------------------------------------------------------------------------
	0xc00079ec reg_perr_dnref ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_perr_dnref                  ;   	// 31: 0
} reg_perr_dnref;

/*-----------------------------------------------------------------------------
	0xc00079f0 reg_perr_upref ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_perr_upref                  ;   	// 31: 0
} reg_perr_upref;

/*-----------------------------------------------------------------------------
	0xc00079f4 reg_perr_fine_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_pst_perr_en          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_perr_fine_unit              :24,	//  4:27
	reg_perr_fine_on                : 1;	//    28
} reg_perr_fine_on;

/*-----------------------------------------------------------------------------
	0xc00079f8 reg_status_pst_perr ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_status_pst_perr             :14;	//  0:13
} reg_status_pst_perr;

/*-----------------------------------------------------------------------------
	0xc00079fc reg_freq_e_cep_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_freq_e_cep_th               :26,	//  0:25
	_rsvd_00                        : 2,	// 26:27
	reg_freq_e_cep_on               : 1;	//    28
} reg_freq_e_cep_on;

/*-----------------------------------------------------------------------------
	0xc0007a00 reg_freq_e_cep_refsel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_seq_e_cepnum                :12,	//  0:11
	reg_seq_e_cepon                 : 1,	//    12
	_rsvd_00                        : 3,	// 13:15
	reg_perr_e_cep_dsel             : 4,	// 16:19
	reg_perr_e_cep_on               : 1,	//    20
	_rsvd_01                        : 3,	// 21:23
	reg_freq_e_cep_dsel             : 4,	// 24:27
	reg_freq_e_cep_refsel           : 4;	// 28:31
} reg_freq_e_cep_refsel;

/*-----------------------------------------------------------------------------
	0xc0007a04 reg_freq_inv_sel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_freq_inv_data               :10,	//  0: 9
	_rsvd_00                        : 2,	// 10:11
	reg_freq_inv_sel                : 1;	//    12
} reg_freq_inv_sel;

/*-----------------------------------------------------------------------------
	0xc0007a08 reg_clampagc_blank_sel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_scos_linit                  : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_clampagc_blank_sel          : 1;	//     4
} reg_clampagc_blank_sel;

/*-----------------------------------------------------------------------------
	0xc0007a0c reg_burst_lpf_bypass ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpf_bypass            : 1;	//     0
} reg_burst_lpf_bypass;

/*-----------------------------------------------------------------------------
	0xc0007a10 reg_burst_lpfa_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfa_coeff0           :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_burst_lpfa_on               : 1;	//    16
} reg_burst_lpfa_on;

/*-----------------------------------------------------------------------------
	0xc0007a14 reg_burst_lpfa_coeff1 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfa_coeff2           :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_burst_lpfa_coeff1           :13;	// 16:28
} reg_burst_lpfa_coeff1;

/*-----------------------------------------------------------------------------
	0xc0007a18 reg_burst_lpfa_coeff3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfa_coeff4           :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_burst_lpfa_coeff3           :13;	// 16:28
} reg_burst_lpfa_coeff3;

/*-----------------------------------------------------------------------------
	0xc0007a1c reg_burst_lpfa_coeff5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfa_coeff5           :13;	//  0:12
} reg_burst_lpfa_coeff5;

/*-----------------------------------------------------------------------------
	0xc0007a20 reg_burst_lpfb_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfb_coeff0           :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_burst_lpfb_on               : 1;	//    16
} reg_burst_lpfb_on;

/*-----------------------------------------------------------------------------
	0xc0007a24 reg_burst_lpfb_coeff1 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfb_coeff2           :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_burst_lpfb_coeff1           :13;	// 16:28
} reg_burst_lpfb_coeff1;

/*-----------------------------------------------------------------------------
	0xc0007a28 reg_burst_lpfb_coeff3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfb_coeff4           :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_burst_lpfb_coeff3           :13;	// 16:28
} reg_burst_lpfb_coeff3;

/*-----------------------------------------------------------------------------
	0xc0007a2c reg_burst_lpfb_coeff5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_burst_lpfb_coeff5           :13;	//  0:12
} reg_burst_lpfb_coeff5;

/*-----------------------------------------------------------------------------
	0xc0007a30 reg_iris_cresampler_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfa_coeff0            :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_cres_lpfa_on                : 1,	//    16
	_rsvd_01                        : 3,	// 17:19
	reg_iris_cresampler_on          : 1;	//    20
} reg_iris_cresampler_on;

/*-----------------------------------------------------------------------------
	0xc0007a34 reg_cres_lpfa_coeff1 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfa_coeff2            :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_cres_lpfa_coeff1            :13;	// 16:28
} reg_cres_lpfa_coeff1;

/*-----------------------------------------------------------------------------
	0xc0007a38 reg_cres_lpfa_coeff3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfa_coeff4            :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_cres_lpfa_coeff3            :13;	// 16:28
} reg_cres_lpfa_coeff3;

/*-----------------------------------------------------------------------------
	0xc0007a3c reg_cres_lpfa_coeff5 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfa_coeff5            :13;	//  0:12
} reg_cres_lpfa_coeff5;

/*-----------------------------------------------------------------------------
	0xc0007a40 reg_cres_lpfb_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfb_coeff0            :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_cres_lpfb_on                : 1;	//    16
} reg_cres_lpfb_on;

/*-----------------------------------------------------------------------------
	0xc0007a44 reg_cres_lpfb_coeff1 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfb_coeff2            :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_cres_lpfb_coeff1            :13;	// 16:28
} reg_cres_lpfb_coeff1;

/*-----------------------------------------------------------------------------
	0xc0007a48 reg_cres_lpfb_coeff3 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_lpfb_coeff4            :13,	//  0:12
	_rsvd_00                        : 3,	// 13:15
	reg_cres_lpfb_coeff3            :13;	// 16:28
} reg_cres_lpfb_coeff3;

/*-----------------------------------------------------------------------------
	0xc0007a4c reg_cres_blend_method ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_sel              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cres_blend_method           : 3;	//  4: 6
} reg_cres_blend_method;

/*-----------------------------------------------------------------------------
	0xc0007a50 reg_cres_clksel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcdefault        :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_cres_clksel                 : 2;	// 12:13
} reg_cres_clksel;

/*-----------------------------------------------------------------------------
	0xc0007a54 reg_cres_blend_bcpara0 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcpara1          :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_cres_blend_bcpara0          :11;	// 12:22
} reg_cres_blend_bcpara0;

/*-----------------------------------------------------------------------------
	0xc0007a58 reg_cres_blend_bcpara2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcpara3          :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_cres_blend_bcpara2          :11;	// 12:22
} reg_cres_blend_bcpara2;

/*-----------------------------------------------------------------------------
	0xc0007a5c reg_cres_blend_bcpara4 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcpara5          :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_cres_blend_bcpara4          :11;	// 12:22
} reg_cres_blend_bcpara4;

/*-----------------------------------------------------------------------------
	0xc0007a60 reg_cres_blend_bcpara6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_bcpara7          :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_cres_blend_bcpara6          :11;	// 12:22
} reg_cres_blend_bcpara6;

/*-----------------------------------------------------------------------------
	0xc0007a64 reg_cres_blend_diffth0 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_diffth1          :12,	//  0:11
	reg_cres_blend_diffth0          :12;	// 12:23
} reg_cres_blend_diffth0;

/*-----------------------------------------------------------------------------
	0xc0007a68 reg_cres_blend_diffth2 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cres_blend_diffth2          :12;	//  0:11
} reg_cres_blend_diffth2;

/*-----------------------------------------------------------------------------
	0xc0007a6c reg_dtrs_revalpha_sel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_hrscbld_dnoff               : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_hrscbld_upoff               : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_hrsybld_dnoff               : 3,	//  8:10
	_rsvd_02                        : 1,	//    11
	reg_hrsybld_upoff               : 4,	// 12:15
	reg_dtrs_dlysel                 : 4,	// 16:19
	reg_dtrs_revalpha_sel           : 2;	// 20:21
} reg_dtrs_revalpha_sel;

/*-----------------------------------------------------------------------------
	0xc0007a70 reg_2dcomb_byp ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_lrsel          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_2dcomb_ycrdc_chsel          : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	reg_2dcomb_ycrdc_cvsel          : 3,	//  8:10
	_rsvd_02                        : 1,	//    11
	reg_2dcomb_ccombo_sel           : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	reg_2dcomb_cband_sel            : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_2dcomb_byp                  : 1;	//    20
} reg_2dcomb_byp;

/*-----------------------------------------------------------------------------
	0xc0007a74 reg_2dcomb_divider_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_yhdiffth       :12,	//  0:11
	reg_2dcomb_ycrdc_yhsymth        :12,	// 12:23
	reg_2dcomb_divider_th           : 8;	// 24:31
} reg_2dcomb_divider_th;

/*-----------------------------------------------------------------------------
	0xc0007a78 reg_2dcomb_ycrdc_cvdiffth ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_cvdiffth       :12;	//  0:11
} reg_2dcomb_ycrdc_cvdiffth;

/*-----------------------------------------------------------------------------
	0xc0007a7c reg_2dcomb_ycrdc_lrtype ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_method         : 4,	//  0: 3
	reg_2dcomb_ycrdc_lcr_on         : 3,	//  4: 6
	_rsvd_00                        : 1,	//     7
	reg_2dcomb_ycrdc_dsel           : 4,	//  8:11
	reg_2dcomb_ycrdc_lrtype         : 1;	//    12
} reg_2dcomb_ycrdc_lrtype;

/*-----------------------------------------------------------------------------
	0xc0007a80 reg_2dcomb_chroma_diffth1 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_chroma_diffth3       : 7,	//  0: 6
	_rsvd_00                        : 1,	//     7
	reg_2dcomb_chroma_diffth2       : 7,	//  8:14
	_rsvd_01                        : 1,	//    15
	reg_2dcomb_chroma_diffth1       : 7;	// 16:22
} reg_2dcomb_chroma_diffth1;

/*-----------------------------------------------------------------------------
	0xc0007a84 reg_2dcomb_ycrdc_yvsel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_ycrdc_hth            :12,	//  0:11
	reg_2dcomb_ycrdc_hth_sel        : 2,	// 12:13
	_rsvd_00                        : 2,	// 14:15
	reg_2dcomb_ycrdc_hth_on         : 1,	//    16
	_rsvd_01                        : 3,	// 17:19
	reg_2dcomb_ycrdc_yhsel          : 4,	// 20:23
	reg_2dcomb_ycrdc_yvsel          : 3;	// 24:26
} reg_2dcomb_ycrdc_yvsel;

/*-----------------------------------------------------------------------------
	0xc0007a88 reg_2dcomb_cyrdc_method ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_dsel           : 4,	//  0: 3
	reg_2dcomb_cyrdc_lrtype         : 1,	//     4
	_rsvd_00                        : 3,	//  5: 7
	reg_2dcomb_cyrdc_crvalid        : 1,	//     8
	_rsvd_01                        : 3,	//  9:11
	reg_2dcomb_cyrdc_lcr_on         : 3,	// 12:14
	_rsvd_02                        : 1,	//    15
	reg_2dcomb_cyrdc_method         : 4;	// 16:19
} reg_2dcomb_cyrdc_method;

/*-----------------------------------------------------------------------------
	0xc0007a8c reg_2dcomb_cyrdc_chsymth ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_chsymth1       :12,	//  0:11
	reg_2dcomb_cyrdc_chsymth        :12;	// 12:23
} reg_2dcomb_cyrdc_chsymth;

/*-----------------------------------------------------------------------------
	0xc0007a90 reg_2dcomb_cyrdc_chdiffth ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_chdiffth       :12;	//  0:11
} reg_2dcomb_cyrdc_chdiffth;

/*-----------------------------------------------------------------------------
	0xc0007a94 reg_2dcomb_cyrdc_cvsel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_chsel          : 4,	//  0: 3
	reg_2dcomb_cyrdc_cvsel          : 3;	//  4: 6
} reg_2dcomb_cyrdc_cvsel;

/*-----------------------------------------------------------------------------
	0xc0007a98 reg_2dcomb_cyrdc_hth_on ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_hth            :12,	//  0:11
	reg_2dcomb_cyrdc_hth_sel        : 2,	// 12:13
	_rsvd_00                        : 2,	// 14:15
	reg_2dcomb_cyrdc_hth_on         : 1;	//    16
} reg_2dcomb_cyrdc_hth_on;

/*-----------------------------------------------------------------------------
	0xc0007a9c reg_2dcomb_cyrdc_yvsel ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_2dcomb_cyrdc_yvdiffth       :12,	//  0:11
	reg_2dcomb_cyrdc_lrsel          : 1,	//    12
	_rsvd_00                        : 3,	// 13:15
	reg_2dcomb_cyrdc_yhsel          : 3,	// 16:18
	_rsvd_01                        : 1,	//    19
	reg_2dcomb_cyrdc_yvsel          : 3;	// 20:22
} reg_2dcomb_cyrdc_yvsel;

/*-----------------------------------------------------------------------------
	0xc0007aa0 reg_oadj_y_offi ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_oadj_y_offo                 :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_oadj_y_offi                 :11;	// 12:22
} reg_oadj_y_offi;

/*-----------------------------------------------------------------------------
	0xc0007aa4 reg_oadj_y_coeff ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_oadj_y_coeff                :14;	//  0:13
} reg_oadj_y_coeff;

/*-----------------------------------------------------------------------------
	0xc0007aa8 reg_oadj_c_offi ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_oadj_c_offo                 :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	reg_oadj_c_offi                 :11;	// 12:22
} reg_oadj_c_offi;

/*-----------------------------------------------------------------------------
	0xc0007aac reg_oadj_c_coeff ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_oadj_c_coeff                :14;	//  0:13
} reg_oadj_c_coeff;

/*-----------------------------------------------------------------------------
	0xc0007ab0 reg_adc_unity_gain_value ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_adc_unity_gain_value        : 4;	//  0: 3
} reg_adc_unity_gain_value;

/*-----------------------------------------------------------------------------
	0xc0007c00 reg_cc_rd_done ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_wss625_rd_done              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cc_rd_done                  : 1;	//     4
} reg_cc_rd_done;

/*-----------------------------------------------------------------------------
	0xc0007c04 reg_cc_data1 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cc_rdy                      : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_cc_data0                    : 8,	//  4:11
	reg_cc_data1                    : 8;	// 12:19
} reg_cc_data1;

/*-----------------------------------------------------------------------------
	0xc0007c08 reg_wss_rdy ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_wssdata0                    : 8,	//  0: 7
	reg_wssdata1                    : 8,	//  8:15
	reg_wssdata2                    : 8,	// 16:23
	reg_wss_rdy                     : 1;	//    24
} reg_wss_rdy;

/*-----------------------------------------------------------------------------
	0xc0007c0c reg_vbi_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_cc_short_start              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	reg_vbi_mu_out                  : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	reg_vbi_hsyncout                : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	reg_adap_slvl_en                : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	reg_vbi_st_err_ignored          : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	reg_vbi_en                      : 1;	//    20
} reg_vbi_en;

/*-----------------------------------------------------------------------------
	0xc0007c10 reg_vbi_lpf_bw ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_lpf_bw                  : 2;	//  0: 1
} reg_vbi_lpf_bw;

/*-----------------------------------------------------------------------------
	0xc0007c14 reg_start_code ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_data_hlvl               : 8,	//  0: 7
	reg_start_code                  : 8;	//  8:15
} reg_start_code;

/*-----------------------------------------------------------------------------
	0xc0007c18 reg_vbil6 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil9                       : 8,	//  0: 7
	reg_vbil8                       : 8,	//  8:15
	reg_vbil7                       : 8,	// 16:23
	reg_vbil6                       : 8;	// 24:31
} reg_vbil6;

/*-----------------------------------------------------------------------------
	0xc0007c1c reg_vbil10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil13                      : 8,	//  0: 7
	reg_vbil12                      : 8,	//  8:15
	reg_vbil11                      : 8,	// 16:23
	reg_vbil10                      : 8;	// 24:31
} reg_vbil10;

/*-----------------------------------------------------------------------------
	0xc0007c20 reg_vbil14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil17                      : 8,	//  0: 7
	reg_vbil16                      : 8,	//  8:15
	reg_vbil15                      : 8,	// 16:23
	reg_vbil14                      : 8;	// 24:31
} reg_vbil14;

/*-----------------------------------------------------------------------------
	0xc0007c24 reg_vbil18 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil21                      : 8,	//  0: 7
	reg_vbil20                      : 8,	//  8:15
	reg_vbil19                      : 8,	// 16:23
	reg_vbil18                      : 8;	// 24:31
} reg_vbil18;

/*-----------------------------------------------------------------------------
	0xc0007c28 reg_vbil22 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil25                      : 8,	//  0: 7
	reg_vbil24                      : 8,	//  8:15
	reg_vbil23                      : 8,	// 16:23
	reg_vbil22                      : 8;	// 24:31
} reg_vbil22;

/*-----------------------------------------------------------------------------
	0xc0007c2c reg_vbil26 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbil26                      : 8;	//  0: 7
} reg_vbil26;

/*-----------------------------------------------------------------------------
	0xc0007c30 reg_vbi_cc_slicer_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_vps_lpfil_fine_gain     : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_vbi_wss625_lpfil_fine_gain  : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_vbi_tele_lpfil_fine_gain    : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_vbi_cc_lpfil_fine_gain      : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	reg_vbi_vps_slicer_mode         : 2,	// 16:17
	_rsvd_04                        : 2,	// 18:19
	reg_vbi_wss_slicer_mode         : 2,	// 20:21
	_rsvd_05                        : 2,	// 22:23
	reg_vbi_tt_slicer_mode          : 2,	// 24:25
	_rsvd_06                        : 2,	// 26:27
	reg_vbi_cc_slicer_mode          : 2;	// 28:29
} reg_vbi_cc_slicer_mode;

/*-----------------------------------------------------------------------------
	0xc0007c34 reg_caption_dto ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_teletext_dto                :16,	//  0:15
	reg_caption_dto                 :16;	// 16:31
} reg_caption_dto;

/*-----------------------------------------------------------------------------
	0xc0007c38 reg_wss625_dto ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vps_dto                     :16,	//  0:15
	reg_wss625_dto                  :16;	// 16:31
} reg_wss625_dto;

/*-----------------------------------------------------------------------------
	0xc0007c3c reg_caption_frame_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vps_frame_start             : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	reg_teletext_frame_start        : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	reg_wss625_frame_start          : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	reg_caption_frame_start         : 2;	// 12:13
} reg_caption_frame_start;

/*-----------------------------------------------------------------------------
	0xc0007c40 reg_wssj_delta_ampl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_tele_lpfil_track_gain   : 4,	//  0: 3
	reg_vbi_tele_lpfil_acq_gain     : 4,	//  4: 7
	reg_vbi_cc_lpfil_track_gain     : 4,	//  8:11
	reg_vbi_cc_lpfil_acq_gain       : 4,	// 12:15
	reg_wssj_delta_ampl             : 8;	// 16:23
} reg_wssj_delta_ampl;

/*-----------------------------------------------------------------------------
	0xc0007c44 reg_vbi_wss625_lpfil_acq_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_vps_lpfil_track_gain    : 4,	//  0: 3
	reg_vbi_vps_lpfil_acq_gain      : 4,	//  4: 7
	reg_vbi_wss625_lpfil_track_gain : 4,	//  8:11
	reg_vbi_wss625_lpfil_acq_gain   : 4;	// 12:15
} reg_vbi_wss625_lpfil_acq_gain;

/*-----------------------------------------------------------------------------
	0xc0007c48 reg_caption_runin_accum_ampl ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_teletext_runin_accum_ampl   : 8,	//  0: 7
	reg_caption_runin_accum_ampl    : 8;	//  8:15
} reg_caption_runin_accum_ampl;

/*-----------------------------------------------------------------------------
	0xc0007c4c reg_caption_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vps_start                   : 8,	//  0: 7
	reg_teletext_start              : 8,	//  8:15
	reg_wss625_start                : 8,	// 16:23
	reg_caption_start               : 8;	// 24:31
} reg_caption_start;

/*-----------------------------------------------------------------------------
	0xc0007c50 reg_vbi_fi_gate_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_vbi_fi_gate_en              : 1;	//     0
} reg_vbi_fi_gate_en;

/*-----------------------------------------------------------------------------
	0xc0007e00 chbreg_hv_delay ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_ntsc443_mode             : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_colour_mode              : 3,	//  4: 6
	_rsvd_01                        : 1,	//     7
	chbreg_vline_625                : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_hpixel                   : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	chbreg_hv_delay                 : 1;	//    16
} chbreg_hv_delay;

/*-----------------------------------------------------------------------------
	0xc0007e04 chbreg_luma_notch_bw ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hagc_half_en             : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_dc_clamp_mode            : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	chbreg_mv_hagc                  : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_hagc_field_mode          : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_ped                      : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	chbreg_chroma_burst5or10        : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	chbreg_chroma_bw_lo             : 2,	// 24:25
	_rsvd_06                        : 2,	// 26:27
	chbreg_luma_notch_bw            : 2;	// 28:29
} chbreg_luma_notch_bw;

/*-----------------------------------------------------------------------------
	0xc0007e08 chbreg_cagc_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vf_nstd_en               : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_lbadrgen_rst             : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_hagc_mode                : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	chbreg_cagc_en                  : 1;	//    12
} chbreg_cagc_en;

/*-----------------------------------------------------------------------------
	0xc0007e0c chbreg_adaptive_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_noise_thresh             : 8,	//  0: 7
	chbreg_hagc                     : 8,	//  8:15
	chbreg_adaptive_chroma_mode     : 1,	//    16
	_rsvd_00                        : 3,	// 17:19
	chbreg_adaptive_mode            : 3;	// 20:22
} chbreg_adaptive_mode;

/*-----------------------------------------------------------------------------
	0xc0007e10 chbreg_adc_updn_swap ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_adc_input_swap           : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_adc_updn_swap            : 1;	//     4
} chbreg_adc_updn_swap;

/*-----------------------------------------------------------------------------
	0xc0007e14 chbreg_force_vcr_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_force_vcr                : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_force_vcr_trick          : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_force_vcr_ff             : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_force_vcr_rew            : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_force_vcr_en             : 1;	//    16
} chbreg_force_vcr_en;

/*-----------------------------------------------------------------------------
	0xc0007e18 chbreg_cbcr_swap ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_blue_mode                : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_cbcr_swap                : 1;	//     4
} chbreg_cbcr_swap;

/*-----------------------------------------------------------------------------
	0xc0007e1c chbreg_yc_delay ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_blue_cr                  : 8,	//  0: 7
	chbreg_blue_cb                  : 8,	//  8:15
	chbreg_blue_y                   : 8,	// 16:23
	chbreg_yc_delay                 : 4;	// 24:27
} chbreg_yc_delay;

/*-----------------------------------------------------------------------------
	0xc0007e20 chbreg_contrast ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hue                      : 8,	//  0: 7
	chbreg_saturation               : 8,	//  8:15
	chbreg_brightness               : 8,	// 16:23
	chbreg_contrast                 : 8;	// 24:31
} chbreg_contrast;

/*-----------------------------------------------------------------------------
	0xc0007e24 chbreg_cagc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_ckill                    : 4,	//  0: 3
	chbreg_hlock_ckill              : 1,	//     4
	_rsvd_00                        : 3,	//  5: 7
	chbreg_vbi_ckill                : 1,	//     8
	_rsvd_01                        : 3,	//  9:11
	chbreg_user_ckill_mode          : 2,	// 12:13
	_rsvd_02                        : 2,	// 14:15
	chbreg_cagc                     : 8;	// 16:23
} chbreg_cagc;

/*-----------------------------------------------------------------------------
	0xc0007e28 chbreg_vnon_std_threshold ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_nstd_hysis               : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_hnon_std_threshold       : 6,	//  4: 9
	_rsvd_01                        : 2,	// 10:11
	chbreg_vnon_std_threshold       : 2;	// 12:13
} chbreg_vnon_std_threshold;

/*-----------------------------------------------------------------------------
	0xc0007e2c chbreg_bypass ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_bypass                   : 1;	//     0
} chbreg_bypass;

/*-----------------------------------------------------------------------------
	0xc0007e30 chbreg_bknwt_ckill ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_bknwt_ckill              : 1;	//     0
} chbreg_bknwt_ckill;

/*-----------------------------------------------------------------------------
	0xc0007e34 chbreg_agc_peak_nominal ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_locked_count_noisy_ma    : 4,	//  0: 3
	chbreg_hdetect_clamp_level      : 8,	//  4:11
	chbreg_agc_peak_cntl            : 3,	// 12:14
	_rsvd_00                        : 1,	//    15
	chbreg_agc_peak_en              : 1,	//    16
	_rsvd_01                        : 3,	// 17:19
	chbreg_agc_peak_nominal         : 7;	// 20:26
} chbreg_agc_peak_nominal;

/*-----------------------------------------------------------------------------
	0xc0007e38 chbreg_locked_count_clean_ma ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_disable_hfine            : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_hstate_fi_ed             : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_hlock_vsync_mode         : 2,	//  8: 9
	_rsvd_02                        : 2,	// 10:11
	chbreg_locked_count_clean_ma    : 4;	// 12:15
} chbreg_locked_count_clean_ma;

/*-----------------------------------------------------------------------------
	0xc0007e3c chbreg_hstate_unlocked ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hstate_max                : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	chbreg_hstate_unlocked          : 1;	//     4
} chbreg_hstate_unlocked;

/*-----------------------------------------------------------------------------
	0xc0007e40 chbreg_cdto_inc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cdto_inc                 ;   	// 31: 0
} chbreg_cdto_inc;

/*-----------------------------------------------------------------------------
	0xc0007e44 chbreg_hdto_inc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hdto_inc                 ;   	// 31: 0
} chbreg_hdto_inc;

/*-----------------------------------------------------------------------------
	0xc0007e48 chbreg_hsync_rising ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hsync_gate_end           : 8,	//  0: 7
	chbreg_hsync_gate_start         : 8,	//  8:15
	chbreg_hsync_phase_offset       : 8,	// 16:23
	chbreg_hsync_rising             : 8;	// 24:31
} chbreg_hsync_rising;

/*-----------------------------------------------------------------------------
	0xc0007e4c chbreg_hsync_similar ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hlpf_clamp_en            : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_hlpf_clamp_vbi_en        : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_hlpf_clamp_noisy_en      : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_hlpf_clamp_sel           : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_hfine_lt_hcoarse         : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	chbreg_hdetect_noise_en         : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	chbreg_hsync_low                : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	chbreg_hsync_similar            : 1;	//    28
} chbreg_hsync_similar;

/*-----------------------------------------------------------------------------
	0xc0007e50 chbreg_status_hsync_width ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hsync_rising_end         : 8,	//  0: 7
	chbreg_hsync_rising_start       : 6,	//  8:13
	_rsvd_00                        : 2,	// 14:15
	chbreg_hsync_rising_auto        : 2,	// 16:17
	_rsvd_01                        : 2,	// 18:19
	chbreg_status_hsync_width       : 8;	// 20:27
} chbreg_status_hsync_width;

/*-----------------------------------------------------------------------------
	0xc0007e54 chbreg_dr_freq ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_db_freq                  : 8,	//  0: 7
	chbreg_dr_freq                  : 8;	//  8:15
} chbreg_dr_freq;

/*-----------------------------------------------------------------------------
	0xc0007e58 chbreg_hblank_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_burst_gate_end           : 8,	//  0: 7
	chbreg_burst_gate_start         : 8,	//  8:15
	chbreg_hblank_end               : 8,	// 16:23
	chbreg_hblank_start             : 8;	// 24:31
} chbreg_hblank_start;

/*-----------------------------------------------------------------------------
	0xc0007e5c chbreg_hactive_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hactive_width            : 8,	//  0: 7
	chbreg_hactive_start            : 8;	//  8:15
} chbreg_hactive_start;

/*-----------------------------------------------------------------------------
	0xc0007e60 chbreg_no_hsyncs_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_dual_coarse_hedge_vbi    : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_dual_fine_hedge_vbi      : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_dual_hedge_auto_width    : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_dual_hedge_dis           : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_many_hsyncs_mode         : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	chbreg_no_hsyncs_mode           : 2;	// 20:21
} chbreg_no_hsyncs_mode;

/*-----------------------------------------------------------------------------
	0xc0007e64 chbreg_vcr_state2_long ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_mv_hsync_rising_end      : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	chbreg_disable_hdsw_weak        : 1,	//     8
	_rsvd_01                        : 3,	//  9:11
	chbreg_no_hsyncs_weak           : 1,	//    12
	_rsvd_02                        : 3,	// 13:15
	chbreg_mv_hsync_rising_start    : 6,	// 16:21
	_rsvd_03                        : 2,	// 22:23
	chbreg_slow_hdsw                : 1,	//    24
	_rsvd_04                        : 3,	// 25:27
	chbreg_vcr_state2_long          : 1;	//    28
} chbreg_vcr_state2_long;

/*-----------------------------------------------------------------------------
	0xc0007e68 chbreg_vactive_start ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vactive_height           : 8,	//  0: 7
	chbreg_vactive_start            : 8;	//  8:15
} chbreg_vactive_start;

/*-----------------------------------------------------------------------------
	0xc0007e6c chbreg_vsync_h_min ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vsync_agc_ma             : 6,	//  0: 5
	_rsvd_00                        : 2,	//  6: 7
	chbreg_vsync_agc_min            : 7,	//  8:14
	_rsvd_01                        : 1,	//    15
	chbreg_vsync_h_ma               : 7,	// 16:22
	_rsvd_02                        : 1,	//    23
	chbreg_vsync_h_min              : 7;	// 24:30
} chbreg_vsync_h_min;

/*-----------------------------------------------------------------------------
	0xc0007e70 chbreg_vsync_vbi_min ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_proscan_1field_mode      : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_vsync_vbi_ma             : 7,	//  4:10
	_rsvd_01                        : 1,	//    11
	chbreg_vlock_wide_range         : 1,	//    12
	_rsvd_02                        : 3,	// 13:15
	chbreg_vsync_vbi_min            : 7;	// 16:22
} chbreg_vsync_vbi_min;

/*-----------------------------------------------------------------------------
	0xc0007e74 chbreg_vsync_cntl_noisy ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vsync_cntl               : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_vsync_cntl_vcr           : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_vsync_cntl_trick         : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_vsync_cntl_ff_rew        : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_vsync_cntl_noisy         : 1;	//    16
} chbreg_vsync_cntl_noisy;

/*-----------------------------------------------------------------------------
	0xc0007e78 chbreg_field_polarity ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_field_detect_mode        : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_vodd_delayed             : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_veven_delayed            : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_flip_field               : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_field_polarity           : 1;	//    16
} chbreg_field_polarity;

/*-----------------------------------------------------------------------------
	0xc0007e7c chbreg_vloop_tc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vcrtrick_proscan         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_vdetect_noise_en         : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_vactive_half_lines       : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_vsync_no_signal_thresh   : 8,	// 12:19
	chbreg_vsync_signal_thresh      : 8,	// 20:27
	chbreg_vloop_tc                 : 2;	// 28:29
} chbreg_vloop_tc;

/*-----------------------------------------------------------------------------
	0xc0007e80 chbreg_veven_early_delayed ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vfield_hoffset           : 9,	//  0: 8
	_rsvd_00                        : 3,	//  9:11
	chbreg_vfield_hoffset_fi_ed     : 1,	//    12
	_rsvd_01                        : 3,	// 13:15
	chbreg_vodd_early_delayed       : 1,	//    16
	_rsvd_02                        : 3,	// 17:19
	chbreg_veven_early_delayed      : 1;	//    20
} chbreg_veven_early_delayed;

/*-----------------------------------------------------------------------------
	0xc0007e84 chbreg_cpump_noisy_filter_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cpump_vsync_blank_filter : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_cpump_auto_stip_mode     : 2,	//  4: 5
	_rsvd_01                        : 2,	//  6: 7
	chbreg_cpump_auto_stip_vactive  : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_cpump_auto_stip_noisy    : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_cpump_auto_stip_no_signal: 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	chbreg_cpump_auto_stip_unlocked : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	chbreg_cpump_auto_stip_nobp     : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	chbreg_cpump_noisy_filter_en    : 1;	//    28
} chbreg_cpump_noisy_filter_en;

/*-----------------------------------------------------------------------------
	0xc0007e88 chbreg_cpump_vsync_syncmid_filter ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cpump_level_filter_gain  : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_cpump_fi_ed_syncmid      : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_cpump_accum_mode         : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_cpump_vsync_mode         : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	chbreg_cpump_vsync_syncmid_filte: 1;	//    16
} chbreg_cpump_vsync_syncmid_ft;

/*-----------------------------------------------------------------------------
	0xc0007e8c chbreg_cpump_up_ma ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cpump_diff_noisy_only    : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_cpump_up_diff_ma         : 7,	//  4:10
	_rsvd_01                        : 1,	//    11
	chbreg_cpump_diff_signal_only   : 1,	//    12
	_rsvd_02                        : 3,	// 13:15
	chbreg_cpump_dn_ma              : 7,	// 16:22
	_rsvd_03                        : 1,	//    23
	chbreg_cpump_up_ma              : 7;	// 24:30
} chbreg_cpump_up_ma;

/*-----------------------------------------------------------------------------
	0xc0007e90 chbreg_cpump_dn_diff_ma ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cpump_y_override         : 8,	//  0: 7
	chbreg_cpump_dn_diff_ma         : 7;	//  8:14
} chbreg_cpump_dn_diff_ma;

/*-----------------------------------------------------------------------------
	0xc0007e94 chbreg_mv_colourstripes ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_mv_vbi_detected          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_mv_colourstripes         : 3;	//  4: 6
} chbreg_mv_colourstripes;

/*-----------------------------------------------------------------------------
	0xc0007e98 chbreg_chromalock ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_proscan_detected         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_hnon_standard            : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_vnon_standard            : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_bknwt_detected           : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_no_signal                : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	chbreg_hlock                    : 1,	//    20
	_rsvd_05                        : 3,	// 21:23
	chbreg_vlock                    : 1,	//    24
	_rsvd_06                        : 3,	// 25:27
	chbreg_chromalock               : 1;	//    28
} chbreg_chromalock;

/*-----------------------------------------------------------------------------
	0xc0007e9c chbreg_noisy ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_pal_detected             : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_secam_detected           : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_vline_625_detected       : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_noisy                    : 1;	//    12
} chbreg_noisy;

/*-----------------------------------------------------------------------------
	0xc0007ea0 chbreg_vcr_rew ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vcr                      : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_vcr_trick                : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_vcr_ff                   : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_vcr_rew                  : 1;	//    12
} chbreg_vcr_rew;

/*-----------------------------------------------------------------------------
	0xc0007ea4 chbreg_status_hdto_inc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_hdto_inc          :30;	//  0:29
} chbreg_status_hdto_inc;

/*-----------------------------------------------------------------------------
	0xc0007ea8 chbreg_status_cdto_inc ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_cdto_inc          :30;	//  0:29
} chbreg_status_cdto_inc;

/*-----------------------------------------------------------------------------
	0xc0007eac chbreg_status_agc_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_cmag              : 8,	//  0: 7
	chbreg_status_agc_gain          :16;	//  8:23
} chbreg_status_agc_gain;

/*-----------------------------------------------------------------------------
	0xc0007eb0 chbreg_status_cgain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_sync_height       : 8,	//  0: 7
	chbreg_status_cordic_freq       : 8,	//  8:15
	chbreg_status_cgain             :14;	// 16:29
} chbreg_status_cgain;

/*-----------------------------------------------------------------------------
	0xc0007eb4 chbreg_status_noise ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_status_nstd              :11,	//  0:10
	_rsvd_00                        : 1,	//    11
	chbreg_status_noise             : 8;	// 12:19
} chbreg_status_noise;

/*-----------------------------------------------------------------------------
	0xc0007eb8 chbreg_secam_ybw ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_palsw_level              : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_sv_bf                    : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_auto_secam_level         : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_peak_en                  : 1,	//    12
	_rsvd_03                        : 3,	// 13:15
	chbreg_peak_gain                : 3,	// 16:18
	_rsvd_04                        : 1,	//    19
	chbreg_peak_range               : 2,	// 20:21
	_rsvd_05                        : 2,	// 22:23
	chbreg_secam_ybw                : 1;	//    24
} chbreg_secam_ybw;

/*-----------------------------------------------------------------------------
	0xc0007ebc chbreg_lose_chromalock_count ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_lose_chromalock_mode     : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_lose_chromalock_ckill    : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_lose_chromalock_level    : 3,	//  8:10
	_rsvd_02                        : 1,	//    11
	chbreg_lose_chromalock_count    : 4;	// 12:15
} chbreg_lose_chromalock_count;

/*-----------------------------------------------------------------------------
	0xc0007ec0 chbreg_cstripe_detect_control ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cstripe_detect_control   : 3;	//  0: 2
} chbreg_cstripe_detect_control;

/*-----------------------------------------------------------------------------
	0xc0007ec4 chbreg_cstate ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hresampler_2up           : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_hfine_vcr_en             : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_hfine_vcr_trick_en       : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_chroma_activity_level    : 8,	// 12:19
	chbreg_fi_ed_cstate             : 1,	//    20
	_rsvd_03                        : 3,	// 21:23
	chbreg_cstate                   : 3;	// 24:26
} chbreg_cstate;

/*-----------------------------------------------------------------------------
	0xc0007ec8 chbreg_cpump_adjust_polarity ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_noise_th_en              : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_cpump_delay              : 8,	//  4:11
	chbreg_cpump_adjust             : 8,	// 12:19
	chbreg_cpump_adjust_delay       : 6,	// 20:25
	_rsvd_01                        : 2,	// 26:27
	chbreg_cpump_adjust_polarity    : 1;	//    28
} chbreg_cpump_adjust_polarity;

/*-----------------------------------------------------------------------------
	0xc0007ecc chbreg_noise_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_noise_th                 : 7;	//  0: 6
} chbreg_noise_th;

/*-----------------------------------------------------------------------------
	0xc0007ed0 chbreg_vchroma_th ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_delta_hluma_th           : 8,	//  0: 7
	chbreg_delta_vluma_th           : 8,	//  8:15
	chbreg_vchroma_th               : 8;	// 16:23
} chbreg_vchroma_th;

/*-----------------------------------------------------------------------------
	0xc0007ed4 chbreg_schroma_peak_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_pchroma_peak             : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_pchroma_coring_en        : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_pchroma_peak_en          : 1,	//     8
	_rsvd_02                        : 3,	//  9:11
	chbreg_schroma_peak             : 2,	// 12:13
	_rsvd_03                        : 2,	// 14:15
	chbreg_schroma_coring_en        : 1,	//    16
	_rsvd_04                        : 3,	// 17:19
	chbreg_schroma_peak_en          : 1;	//    20
} chbreg_schroma_peak_en;

/*-----------------------------------------------------------------------------
	0xc0007ed8 chbreg_notch_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hsync_pulse_width        : 4,	//  0: 3
	chbreg_tcomb_gain               : 3,	//  4: 6
	_rsvd_00                        : 1,	//     7
	chbreg_comb_gain                : 3,	//  8:10
	_rsvd_01                        : 1,	//    11
	chbreg_notch_gain               : 3;	// 12:14
} chbreg_notch_gain;

/*-----------------------------------------------------------------------------
	0xc0007edc chbreg_cagc_tc_p ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_cagc_coring              : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	chbreg_cagc_unity_gain          : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_cagc_coring_threshold    : 4,	//  8:11
	chbreg_cagc_tc_ismall           : 3,	// 12:14
	_rsvd_02                        : 1,	//    15
	chbreg_cagc_tc_ibig             : 3,	// 16:18
	_rsvd_03                        : 1,	//    19
	chbreg_cagc_tc_p                : 2;	// 20:21
} chbreg_cagc_tc_p;

/*-----------------------------------------------------------------------------
	0xc0007ee0 chbreg_dcrestore_no_bad_bp ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_dcrestore_bp_delay       : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_dcrestore_kill_enable    : 1,	//     4
	_rsvd_01                        : 3,	//  5: 7
	chbreg_dcrestore_no_bad_bp      : 1;	//     8
} chbreg_dcrestore_no_bad_bp;

/*-----------------------------------------------------------------------------
	0xc0007ee4 chbreg_syncmid_nobp_en ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_syncmid_filter_en        : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	chbreg_syncmid_nobp_en          : 1;	//     4
} chbreg_syncmid_nobp_en;

/*-----------------------------------------------------------------------------
	0xc0007ee8 chbreg_dcrestore_gain ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_hdmgc                    : 8,	//  0: 7
	chbreg_hamgc                    : 3,	//  8:10
	_rsvd_00                        : 1,	//    11
	chbreg_dcrestore_accum_width    : 6,	// 12:17
	_rsvd_01                        : 2,	// 18:19
	chbreg_dcrestore_kill_enable_noi: 1,	//    20
	_rsvd_02                        : 3,	// 21:23
	chbreg_dcrestore_lpf_en         : 1,	//    24
	_rsvd_03                        : 3,	// 25:27
	chbreg_dcrestore_gain           : 2;	// 28:29
} chbreg_dcrestore_gain;

/*-----------------------------------------------------------------------------
	0xc0007eec chbreg_bp_kill_thresh ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_vactive_hdsw_mode        : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	chbreg_min_sync_height          : 7,	//  4:10
	_rsvd_01                        : 1,	//    11
	chbreg_auto_min_sync_height     : 1,	//    12
	_rsvd_02                        : 3,	// 13:15
	chbreg_dcrestore_hsync_mid      : 8,	// 16:23
	chbreg_bp_kill_thresh           : 8;	// 24:31
} chbreg_bp_kill_thresh;

/*-----------------------------------------------------------------------------
	0xc0007ef0 chbreg_disable_hdsw_mode ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	chbreg_big_hluma_th             : 8,	//  0: 7
	chbreg_hloop_range              : 2,	//  8: 9
	_rsvd_00                        : 2,	// 10:11
	chbreg_no_hsyncs_noisy          : 1,	//    12
	_rsvd_01                        : 3,	// 13:15
	chbreg_hsync_falling_filter     : 1,	//    16
	_rsvd_02                        : 3,	// 17:19
	chbreg_disable_hdsw_mode        : 2;	// 20:21
} chbreg_disable_hdsw_mode;

typedef struct {
	INTR_VP1_ENABLE                 	intr_vp1_enable                 ;	// 0xc0007000 : ''
	chb_cvd_pal_detected            	chb_cvd_pal_detected            ;	// 0xc0007001 : ''
	INTR_VP1_CLEAR                  	intr_vp1_clear                  ;	// 0xc0007002 : ''
	INTR_VP2_ENABLE                 	intr_vp2_enable                 ;	// 0xc0007003 : ''
	VPORT_INTR_STATUS                       vport_intr_status               ;	// 0xc0007004 : ''
	INTR_VP2_CLEAR                  	intr_vp2_clear                  ;	// 0xc0007005 : ''
	INTR_VP3_ENABLE                 	intr_vp3_enable                 ;	// 0xc0007006 : ''
	HDMI_STATUS                        	hdmi_status                     ;	// 0xc0007007 : ''
	INTR_VP3_CLEAR                  	intr_vp3_clear                  ;	// 0xc0007008 : ''
	UINT32                          	             _rsvd_addr_08[  7];	// 0xc000700c ~ 0xc000703c
	vport_ver                       	vport_ver                       ;	// 0xc0007040 : ''
	reg_exta_sel                    	reg_exta_sel                    ;	// 0xc0007044 : ''
	reg_cvbspll_pdb                 	reg_cvbspll_pdb                 ;	// 0xc0007048 : ''
	reg_swrst_exta                  	reg_swrst_exta                  ;	// 0xc000704c : ''
	reg_swrst_f81                   	reg_swrst_f81                   ;	// 0xc0007050 : ''
	reg_swrst_irisrm                	reg_swrst_irisrm                ;	// 0xc0007054 : ''
	reg_swrst_chbcvd                	reg_swrst_chbcvd                ;	// 0xc0007058 : ''
	reg_swrst_llpll                 	reg_swrst_llpll                 ;	// 0xc000705c : ''
	reg_swrst_p3                    	reg_swrst_p3                    ;	// 0xc0007060 : ''
	reg_swrst_linksys               	reg_swrst_linksys               ;	// 0xc0007064 : ''
	reg_swrst_adto                  	reg_swrst_adto                  ;	// 0xc0007068 : ''
	reg_clken_aoc                   	reg_clken_aoc                   ;	// 0xc000706c : ''
	clksel_irisin                   	clksel_irisin                   ;	// 0xc0007070 : ''
	clkinv_irisin                   	clkinv_irisin                   ;	// 0xc0007074 : ''
	UINT32                          	             _rsvd_addr_09[   2];	// 0xc0007078 ~ 0xc000707c
	AFE3CH_SC1_SID2                 	afe3ch_sc1_sid2                 ;	// 0xc0007080 : ''
	reg_exta_dither_red_en          	reg_exta_dither_red_en          ;	// 0xc0007084 : ''
	reg_extb_dither_red_en          	reg_extb_dither_red_en          ;	// 0xc0007088 : ''
	reg_iris_mif_gmau_disable       	reg_iris_mif_gmau_disable       ;	// 0xc000708c : ''
	reg_comb3_buffer_size           	reg_comb3_buffer_size           ;	// 0xc0007090 : ''
	reg_fld1_init_rd_pel            	reg_fld1_init_rd_pel            ;	// 0xc0007094 : ''
	reg_fld2_init_rd_pel            	reg_fld2_init_rd_pel            ;	// 0xc0007098 : ''
	reg_fld3_init_rd_pel            	reg_fld3_init_rd_pel            ;	// 0xc000709c : ''
	reg_fld4_init_rd_pel            	reg_fld4_init_rd_pel            ;	// 0xc00070a0 : ''
	reg_gmau_cmd_dly_cnt            	reg_gmau_cmd_dly_cnt            ;	// 0xc00070a4 : ''
	reg_gmau_cmd_base               	reg_gmau_cmd_base               ;	// 0xc00070a8 : ''
	reg_gmau_id                     	reg_gmau_id                     ;	// 0xc00070ac : ''
	reg_gmau_cmd_pri1               	reg_gmau_cmd_pri1               ;	// 0xc00070b0 : ''
	reg_gmau_stride_size            	reg_gmau_stride_size            ;	// 0xc00070b4 : ''
	reg_fb_blend_ratio              	reg_fb_blend_ratio              ;	// 0xc00070b8 : ''
	reg_fb_csc_coef0                	reg_fb_csc_coef0                ;	// 0xc00070bc : ''
	reg_fb_csc_coef2                	reg_fb_csc_coef2                ;	// 0xc00070c0 : ''
	reg_fb_csc_coef4                	reg_fb_csc_coef4                ;	// 0xc00070c4 : ''
	reg_fb_csc_coef6                	reg_fb_csc_coef6                ;	// 0xc00070c8 : ''
	reg_fb_csc_coef8                	reg_fb_csc_coef8                ;	// 0xc00070cc : ''
	reg_fb_csc_ofst0                	reg_fb_csc_ofst0                ;	// 0xc00070d0 : ''
	reg_fb_csc_ofst2                	reg_fb_csc_ofst2                ;	// 0xc00070d4 : ''
	reg_fb_csc_ofst4                	reg_fb_csc_ofst4                ;	// 0xc00070d8 : ''
	reg_fb_clk_mod                  	reg_fb_clk_mod                  ;	// 0xc00070dc : ''
	reg_sel_fb_ris_cnt              	reg_sel_fb_ris_cnt              ;	// 0xc00070e0 : ''
	reg_not_view_locked             	reg_not_view_locked             ;	// 0xc00070e4 : ''
	reg_vbi_buffer_number           	reg_vbi_buffer_number           ;	// 0xc00070e8 : ''
	reg_vbi0_end_addr               	reg_vbi0_end_addr               ;	// 0xc00070ec : ''
	reg_vbi1_data_cnt               	reg_vbi1_data_cnt               ;	// 0xc00070f0 : ''
	reg_vbi1_end_addr               	reg_vbi1_end_addr               ;	// 0xc00070f4 : ''
	reg_vbi2_data_cnt               	reg_vbi2_data_cnt               ;	// 0xc00070f8 : ''
	reg_vbi2_end_addr               	reg_vbi2_end_addr               ;	// 0xc00070fc : ''
	reg_vbi3_data_cnt               	reg_vbi3_data_cnt               ;	// 0xc0007100 : ''
	reg_vbi3_end_addr               	reg_vbi3_end_addr               ;	// 0xc0007104 : ''
	UINT32                          	             _rsvd_addr_10[  14];	// 0xc0007108 ~ 0xc000713c
	VDAC_PDB                        	vdac_pdb                        ;	// 0xc0007140 : ''
	CVBS_PDBM                       	cvbs_pdbm                       ;	// 0xc0007144 : ''
	CVBS1_INSEL                     	cvbs1_insel                     ;	// 0xc0007148 : ''
	CVBS1_CP                        	cvbs1_cp                        ;	// 0xc000714c : ''
	CVBS_LPF                        	cvbs_lpf                        ;	// 0xc0007150 : ''
	reg_iris_fi__gain               	reg_iris_fi__gain               ;	// 0xc0007154 : ''
	CB_LPF                          	cb_lpf                          ;	// 0xc0007158 : ''
	CB_CNF                          	cb_cnf                          ;	// 0xc000715c : ''
	reg_chbcvd_fi__gain             	reg_chbcvd_fi__gain             ;	// 0xc0007160 : ''
	DR3P_M                          	dr3p_m                          ;	// 0xc0007164 : ''
	DR3P_LF                         	dr3p_lf                         ;	// 0xc0007168 : ''
	UINT32                          	             _rsvd_addr_11[  37];	// 0xc000716c ~ 0xc00071fc
	AFE3CH_BIASPDB                  	afe3ch_biaspdb                  ;	// 0xc0007200 : ''
	LLPLL_REF_INPUT_SEL             	llpll_ref_input_sel             ;	// 0xc0007204 : ''
	LLPLL_DISABLE_FM                	llpll_disable_fm                ;	// 0xc0007208 : ''
	LLPLL_DIV_MAX                   	llpll_div_max                   ;	// 0xc000720c : ''
	LLPLL_SHIFT                     	llpll_shift                     ;	// 0xc0007210 : ''
	LLPLL_SF_MODE_CONTROL           	llpll_sf_mode_control           ;	// 0xc0007214 : ''
	LLPLL_DCO_MAX                   	llpll_dco_max                   ;	// 0xc0007218 : ''
	LLPLL_COARSE_SCALE              	llpll_coarse_scale              ;	// 0xc000721c : ''
	LLPLL_G1_NOM                    	llpll_g1_nom                    ;	// 0xc0007220 : ''
	LLPLL_G1_FINE                   	llpll_g1_fine                   ;	// 0xc0007224 : ''
	LLPLL_LPF_CLK_DIV               	llpll_lpf_clk_div               ;	// 0xc0007228 : ''
	LLPLL_OS1_SW3                   	llpll_os1_sw3                   ;	// 0xc000722c : ''
	LLPLL_DIFF_MONITOR              	llpll_diff_monitor              ;	// 0xc0007230 : ''
	LLPLL_COUNTER_MONITOR           	llpll_counter_monitor           ;	// 0xc0007234 : ''
	LLPLL_DCO_CONTROL_MONITOR       	llpll_dco_control_monitor       ;	// 0xc0007238 : ''
	LLPLL_FILTER_STATUS             	llpll_filter_status             ;	// 0xc000723c : ''
	AFE3CH_BMIDSEL                  	afe3ch_bmidsel                  ;	// 0xc0007240 : ''
	AFE3CH_SOGLVL                   	afe3ch_soglvl                   ;	// 0xc0007244 : ''
	AFE3CH_SEL_CK                   	afe3ch_sel_ck                   ;	// 0xc0007248 : ''
	AFE3CH_SELMUX                   	afe3ch_selmux                   ;	// 0xc000724c : ''
	AFE3CH_R_PH                     	afe3ch_r_ph                     ;	// 0xc0007250 : ''
	AFE3CH_DECM                     	afe3ch_decm                     ;	// 0xc0007254 : ''
	ch3reg_adc_ire_test             	ch3reg_adc_ire_test             ;	// 0xc0007258 : ''
	AFE3CH_GIN_R                    	afe3ch_gin_r                    ;	// 0xc000725c : ''
	AFE3CH_GIN_G                    	afe3ch_gin_g                    ;	// 0xc0007260 : ''
	AFE3CH_GIN_B                    	afe3ch_gin_b                    ;	// 0xc0007264 : ''
	AFE3CH_OFTIN_R                  	afe3ch_oftin_r                  ;	// 0xc0007268 : ''
	AFE3CH_OFTIN_G                  	afe3ch_oftin_g                  ;	// 0xc000726c : ''
	AFE3CH_OFTIN_B                  	afe3ch_oftin_b                  ;	// 0xc0007270 : ''
	AFE3CH_SID1LVL                  	afe3ch_sid1lvl                  ;	// 0xc0007274 : ''
	AFE3CH_ENVOLCLP                 	afe3ch_envolclp                 ;	// 0xc0007278 : ''
	CST_VSDET_THR                   	cst_vsdet_thr                   ;	// 0xc000727c : ''
	CST_EXTCOASTSEL                 	cst_extcoastsel                 ;	// 0xc0007280 : ''
	CST_HSSELOVER                   	cst_hsselover                   ;	// 0xc0007284 : ''
	CST_COMPOVER                    	cst_compover                    ;	// 0xc0007288 : ''
	CST_SELMUX                      	cst_selmux                      ;	// 0xc000728c : ''
	CST_RO_HSDET                    	cst_ro_hsdet                    ;	// 0xc0007290 : ''
	CST_RO_VSPOL                    	cst_ro_vspol                    ;	// 0xc0007294 : ''
	CST_RO_CLAMPPOL                 	cst_ro_clamppol                 ;	// 0xc0007298 : ''
	CST_RO_HSPRDREF                 	cst_ro_hsprdref                 ;	// 0xc000729c : ''
	CST_RO_VSPRDREF                 	cst_ro_vsprdref                 ;	// 0xc00072a0 : ''
	ch3reg_adcclkinv                	ch3reg_adcclkinv                ;	// 0xc00072a4 : ''
	ch3reg_extclampsel              	ch3reg_extclampsel              ;	// 0xc00072a8 : ''
	ch3reg_hsdiff_thr               	ch3reg_hsdiff_thr               ;	// 0xc00072ac : ''
	ch3reg_hsoutover                	ch3reg_hsoutover                ;	// 0xc00072b0 : ''
	ch3reg_hsout_width_sel          	ch3reg_hsout_width_sel          ;	// 0xc00072b4 : ''
	ch3reg_fld_inv                  	ch3reg_fld_inv                  ;	// 0xc00072b8 : ''
	ch3reg_r_dig_offset             	ch3reg_r_dig_offset             ;	// 0xc00072bc : ''
	ch3reg_g_dig_offset             	ch3reg_g_dig_offset             ;	// 0xc00072c0 : ''
	ch3reg_b_dig_offset             	ch3reg_b_dig_offset             ;	// 0xc00072c4 : ''
	ch3reg_offset_mode              	ch3reg_offset_mode              ;	// 0xc00072c8 : ''
	ch3reg_r_gain                   	ch3reg_r_gain                   ;	// 0xc00072cc : ''
	ch3reg_g_gain                   	ch3reg_g_gain                   ;	// 0xc00072d0 : ''
	ch3reg_b_gain                   	ch3reg_b_gain                   ;	// 0xc00072d4 : ''
	ch3reg_common_gain              	ch3reg_common_gain              ;	// 0xc00072d8 : ''
	ch3reg_gain_mode                	ch3reg_gain_mode                ;	// 0xc00072dc : ''
	ch3reg_size_detect_ctrl         	ch3reg_size_detect_ctrl         ;	// 0xc00072e0 : ''
	ch3reg_ap_ctrl                  	ch3reg_ap_ctrl                  ;	// 0xc00072e4 : ''
	ch3reg_ap__pos_r                	ch3reg_ap__pos_r                ;	// 0xc00072e8 : ''
	ch3reg_ap_ypos_r                	ch3reg_ap_ypos_r                ;	// 0xc00072ec : ''
	ch3reg_ap__pos_g                	ch3reg_ap__pos_g                ;	// 0xc00072f0 : ''
	ch3reg_ap_ypos_g                	ch3reg_ap_ypos_g                ;	// 0xc00072f4 : ''
	ch3reg_ap__pos_b                	ch3reg_ap__pos_b                ;	// 0xc00072f8 : ''
	ch3reg_ap_ypos_b                	ch3reg_ap_ypos_b                ;	// 0xc00072fc : ''
	ch3reg_extau_ctrl               	ch3reg_extau_ctrl               ;	// 0xc0007300 : ''
	ch3reg_extau_level              	ch3reg_extau_level              ;	// 0xc0007304 : ''
	ch3reg_extau_up_offset          	ch3reg_extau_up_offset          ;	// 0xc0007308 : ''
	ch3reg_extau_down_offset        	ch3reg_extau_down_offset        ;	// 0xc000730c : ''
	ch3reg_extau_left_offset        	ch3reg_extau_left_offset        ;	// 0xc0007310 : ''
	ch3reg_extau_right_offset       	ch3reg_extau_right_offset       ;	// 0xc0007314 : ''
	ch3reg_aogc_mode                	ch3reg_aogc_mode                ;	// 0xc0007318 : ''
	ch3reg_aogc_th                  	ch3reg_aogc_th                  ;	// 0xc000731c : ''
	ch3reg_aoc_r_compare            	ch3reg_aoc_r_compare            ;	// 0xc0007320 : ''
	ch3reg_aoc_g_compare            	ch3reg_aoc_g_compare            ;	// 0xc0007324 : ''
	ch3reg_aoc_b_compare            	ch3reg_aoc_b_compare            ;	// 0xc0007328 : ''
	ch3reg_agc_r_compare            	ch3reg_agc_r_compare            ;	// 0xc000732c : ''
	ch3reg_agc_g_compare            	ch3reg_agc_g_compare            ;	// 0xc0007330 : ''
	ch3reg_agc_b_compare            	ch3reg_agc_b_compare            ;	// 0xc0007334 : ''
	ch3reg_ag_bypass                	ch3reg_ag_bypass                ;	// 0xc0007338 : ''
	ch3reg_agc_low_accuracy         	ch3reg_agc_low_accuracy         ;	// 0xc000733c : ''
	ch3reg_agc_ire                  	ch3reg_agc_ire                  ;	// 0xc0007340 : ''
	ch3reg_ro_nonstablehs           	ch3reg_ro_nonstablehs           ;	// 0xc0007344 : ''
	ch3reg_ro_hsoutprd              	ch3reg_ro_hsoutprd              ;	// 0xc0007348 : ''
	ch3reg_ro_vsoutprd              	ch3reg_ro_vsoutprd              ;	// 0xc000734c : ''
	ch3reg_ro_auto_offset_r         	ch3reg_ro_auto_offset_r         ;	// 0xc0007350 : ''
	ch3reg_ro_auto_offset_g         	ch3reg_ro_auto_offset_g         ;	// 0xc0007354 : ''
	ch3reg_ro_auto_offset_b         	ch3reg_ro_auto_offset_b         ;	// 0xc0007358 : ''
	ch3reg_ro_auto_gain_r           	ch3reg_ro_auto_gain_r           ;	// 0xc000735c : ''
	ch3reg_ro_auto_gain_g           	ch3reg_ro_auto_gain_g           ;	// 0xc0007360 : ''
	ch3reg_ro_auto_gain_b           	ch3reg_ro_auto_gain_b           ;	// 0xc0007364 : ''
	ch3reg_ro_avg_r                 	ch3reg_ro_avg_r                 ;	// 0xc0007368 : ''
	ch3reg_ro_avg_g                 	ch3reg_ro_avg_g                 ;	// 0xc000736c : ''
	ch3reg_ro_avg_b                 	ch3reg_ro_avg_b                 ;	// 0xc0007370 : ''
	ch3reg_ro_hsout_width           	ch3reg_ro_hsout_width           ;	// 0xc0007374 : ''
	ch3reg_ro_rudf                  	ch3reg_ro_rudf                  ;	// 0xc0007378 : ''
	ch3reg_ro_govf                  	ch3reg_ro_govf                  ;	// 0xc000737c : ''
	ch3reg_ro_bovf                  	ch3reg_ro_bovf                  ;	// 0xc0007380 : ''
	ch3reg_sd_e_t_vsize             	ch3reg_sd_e_t_vsize             ;	// 0xc0007384 : ''
	ch3reg_sd_vd_vsize              	ch3reg_sd_vd_vsize              ;	// 0xc0007388 : ''
	ch3reg_sd_vd_hsize              	ch3reg_sd_vd_hsize              ;	// 0xc000738c : ''
	ch3reg_adc3ch_no_signal         	ch3reg_adc3ch_no_signal         ;	// 0xc0007390 : ''
	ch3reg_ap_out_r                 	ch3reg_ap_out_r                 ;	// 0xc0007394 : ''
	ch3reg_ap_out_g                 	ch3reg_ap_out_g                 ;	// 0xc0007398 : ''
	ch3reg_ap_out_b                 	ch3reg_ap_out_b                 ;	// 0xc000739c : ''
	ch3reg_ap_sum_r                 	ch3reg_ap_sum_r                 ;	// 0xc00073a0 : ''
	ch3reg_ap_sum_g                 	ch3reg_ap_sum_g                 ;	// 0xc00073a4 : ''
	ch3reg_ap_sum_b                 	ch3reg_ap_sum_b                 ;	// 0xc00073a8 : ''
	ch3reg_extau_up_result          	ch3reg_extau_up_result          ;	// 0xc00073ac : ''
	ch3reg_extau_left_result        	ch3reg_extau_left_result        ;	// 0xc00073b0 : ''
	ch3reg_r_min                    	ch3reg_r_min                    ;	// 0xc00073b4 : ''
	ch3reg_g_min                    	ch3reg_g_min                    ;	// 0xc00073b8 : ''
	ch3reg_b_min                    	ch3reg_b_min                    ;	// 0xc00073bc : ''
	UINT32                          	             _rsvd_addr_12[  15];	// 0xc00073c0 ~ 0xc00073f8
	aogc_enable                     	aogc_enable                     ;	// 0xc00073fc : ''
	int_PLUG                        	int_plug                        ;	// 0xc0007400 : ''
	int_HDCP_ERR                    	int_hdcp_err                    ;	// 0xc0007404 : ''
	int_NO_AVI                      	int_no_avi                      ;	// 0xc0007408 : ''
	int_NEW_MPG                     	int_new_mpg                     ;	// 0xc000740c : ''
	int_AFIFO_UNDR                  	int_afifo_undr                  ;	// 0xc0007410 : ''
	reg_MUTE_POL                    	reg_mute_pol                    ;	// 0xc0007414 : ''
	reg_AAC_EN                      	reg_aac_en                      ;	// 0xc0007418 : ''
	reg_SCDT                        	reg_scdt                        ;	// 0xc000741c : ''
	reg_DBG_LK_BYPASS               	reg_dbg_lk_bypass               ;	// 0xc0007420 : ''
	reg_BIST_INIT                   	reg_bist_init                   ;	// 0xc0007424 : ''
	reg_PGMR_EN                     	reg_pgmr_en                     ;	// 0xc0007428 : ''
	reg_PGMR_ADDR                   	reg_pgmr_addr                   ;	// 0xc000742c : ''
	reg_PGMR_WDATA                  	reg_pgmr_wdata                  ;	// 0xc0007430 : ''
	reg_PGMR_RDATA                  	reg_pgmr_rdata                  ;	// 0xc0007434 : ''
	reg_PGMR_WR                     	reg_pgmr_wr                     ;	// 0xc0007438 : ''
	reg_PGMR_RD                     	reg_pgmr_rd                     ;	// 0xc000743c : ''
	reg_PGMR_DONE                   	reg_pgmr_done                   ;	// 0xc0007440 : ''
	reg_HDCP_AN                     	reg_hdcp_an                     ;	// 0xc0007444 : ''
	reg_HDCP_AN__2                  	reg_hdcp_an__2                  ;	// 0xc0007448 : ''
	reg_HDCP_AKSV                   	reg_hdcp_aksv                   ;	// 0xc000744c : ''
	reg_HDCP_AKSV__2                	reg_hdcp_aksv__2                ;	// 0xc0007450 : ''
	reg_HDCP_BKSV                   	reg_hdcp_bksv                   ;	// 0xc0007454 : ''
	reg_HDCP_BKSV__2                	reg_hdcp_bksv__2                ;	// 0xc0007458 : ''
	reg_HDCP_RI                     	reg_hdcp_ri                     ;	// 0xc000745c : ''
	reg_HDCP_ENC_EN                 	reg_hdcp_enc_en                 ;	// 0xc0007460 : ''
	reg_HDCP_BCAPS                  	reg_hdcp_bcaps                  ;	// 0xc0007464 : ''
	reg_HDCP_FPS_EN                 	reg_hdcp_fps_en                 ;	// 0xc0007468 : ''
	reg_PKT_AVI_HDR                 	reg_pkt_avi_hdr                 ;	// 0xc000746c : ''
	reg_PKT_AVI_DAT                 	reg_pkt_avi_dat                 ;	// 0xc0007470 : ''
	reg_PKT_AVI_DAT__2              	reg_pkt_avi_dat__2              ;	// 0xc0007474 : ''
	reg_PKT_AVI_DAT__3              	reg_pkt_avi_dat__3              ;	// 0xc0007478 : ''
	reg_PKT_AVI_DAT__4              	reg_pkt_avi_dat__4              ;	// 0xc000747c : ''
	reg_PKT_AVI_DAT__5              	reg_pkt_avi_dat__5              ;	// 0xc0007480 : ''
	reg_PKT_AVI_DAT__6              	reg_pkt_avi_dat__6              ;	// 0xc0007484 : ''
	reg_PKT_AVI_DAT__7              	reg_pkt_avi_dat__7              ;	// 0xc0007488 : ''
	reg_PKT_SPD_HDR                 	reg_pkt_spd_hdr                 ;	// 0xc000748c : ''
	reg_PKT_SPD_DAT                 	reg_pkt_spd_dat                 ;	// 0xc0007490 : ''
	reg_PKT_SPD_DAT__2              	reg_pkt_spd_dat__2              ;	// 0xc0007494 : ''
	reg_PKT_SPD_DAT__3              	reg_pkt_spd_dat__3              ;	// 0xc0007498 : ''
	reg_PKT_SPD_DAT__4              	reg_pkt_spd_dat__4              ;	// 0xc000749c : ''
	reg_PKT_SPD_DAT__5              	reg_pkt_spd_dat__5              ;	// 0xc00074a0 : ''
	reg_PKT_SPD_DAT__6              	reg_pkt_spd_dat__6              ;	// 0xc00074a4 : ''
	reg_PKT_SPD_DAT__7              	reg_pkt_spd_dat__7              ;	// 0xc00074a8 : ''
	reg_PKT_AIF_HDR                 	reg_pkt_aif_hdr                 ;	// 0xc00074ac : ''
	reg_PKT_AIF_DAT                 	reg_pkt_aif_dat                 ;	// 0xc00074b0 : ''
	reg_PKT_AIF_DAT__2              	reg_pkt_aif_dat__2              ;	// 0xc00074b4 : ''
	reg_PKT_AIF_DAT__3              	reg_pkt_aif_dat__3              ;	// 0xc00074b8 : ''
	reg_PKT_AIF_DAT__4              	reg_pkt_aif_dat__4              ;	// 0xc00074bc : ''
	reg_PKT_AIF_DAT__5              	reg_pkt_aif_dat__5              ;	// 0xc00074c0 : ''
	reg_PKT_AIF_DAT__6              	reg_pkt_aif_dat__6              ;	// 0xc00074c4 : ''
	reg_PKT_AIF_DAT__7              	reg_pkt_aif_dat__7              ;	// 0xc00074c8 : ''
	reg_PKT_MIF_HDR                 	reg_pkt_mif_hdr                 ;	// 0xc00074cc : ''
	reg_PKT_MIF_DAT                 	reg_pkt_mif_dat                 ;	// 0xc00074d0 : ''
	reg_PKT_MIF_DAT__2              	reg_pkt_mif_dat__2              ;	// 0xc00074d4 : ''
	reg_PKT_MIF_DAT__3              	reg_pkt_mif_dat__3              ;	// 0xc00074d8 : ''
	reg_PKT_MIF_DAT__4              	reg_pkt_mif_dat__4              ;	// 0xc00074dc : ''
	reg_PKT_MIF_DAT__5              	reg_pkt_mif_dat__5              ;	// 0xc00074e0 : ''
	reg_PKT_MIF_DAT__6              	reg_pkt_mif_dat__6              ;	// 0xc00074e4 : ''
	reg_PKT_MIF_DAT__7              	reg_pkt_mif_dat__7              ;	// 0xc00074e8 : ''
	reg_PKT_ACP_HDR                 	reg_pkt_acp_hdr                 ;	// 0xc00074ec : ''
	reg_PKT_ACP_DAT                 	reg_pkt_acp_dat                 ;	// 0xc00074f0 : ''
	reg_PKT_ACP_DAT__2              	reg_pkt_acp_dat__2              ;	// 0xc00074f4 : ''
	reg_PKT_ACP_DAT__3              	reg_pkt_acp_dat__3              ;	// 0xc00074f8 : ''
	reg_PKT_ACP_DAT__4              	reg_pkt_acp_dat__4              ;	// 0xc00074fc : ''
	reg_PKT_ACP_DAT__5              	reg_pkt_acp_dat__5              ;	// 0xc0007500 : ''
	reg_PKT_ACP_DAT__6              	reg_pkt_acp_dat__6              ;	// 0xc0007504 : ''
	reg_PKT_ACP_DAT__7              	reg_pkt_acp_dat__7              ;	// 0xc0007508 : ''
	reg_PKT_UNR_DAT                 	reg_pkt_unr_dat                 ;	// 0xc000750c : ''
	reg_PKT_UNR_DAT__2              	reg_pkt_unr_dat__2              ;	// 0xc0007510 : ''
	reg_PKT_UNR_DAT__3              	reg_pkt_unr_dat__3              ;	// 0xc0007514 : ''
	reg_PKT_UNR_DAT__4              	reg_pkt_unr_dat__4              ;	// 0xc0007518 : ''
	reg_PKT_UNR_DAT__5              	reg_pkt_unr_dat__5              ;	// 0xc000751c : ''
	reg_PKT_UNR_DAT__6              	reg_pkt_unr_dat__6              ;	// 0xc0007520 : ''
	reg_PKT_UNR_DAT__7              	reg_pkt_unr_dat__7              ;	// 0xc0007524 : ''
	reg_PKT_UNR_DAT__8              	reg_pkt_unr_dat__8              ;	// 0xc0007528 : ''
	reg_PKT_GCP_SMUTE               	reg_pkt_gcp_smute               ;	// 0xc000752c : ''
	reg_PKT_GBD_HDR                 	reg_pkt_gbd_hdr                 ;	// 0xc0007530 : ''
	reg_PKT_GBD_DAT                 	reg_pkt_gbd_dat                 ;	// 0xc0007534 : ''
	reg_PKT_GBD_DAT__2              	reg_pkt_gbd_dat__2              ;	// 0xc0007538 : ''
	reg_PKT_GBD_DAT__3              	reg_pkt_gbd_dat__3              ;	// 0xc000753c : ''
	reg_MIF_DEC                     	reg_mif_dec                     ;	// 0xc0007540 : ''
	reg_PR_MAN                      	reg_pr_man                      ;	// 0xc0007544 : ''
	reg_H_TOT                       	reg_h_tot                       ;	// 0xc0007548 : ''
	reg_H_AV                        	reg_h_av                        ;	// 0xc000754c : ''
	reg_H_FP                        	reg_h_fp                        ;	// 0xc0007550 : ''
	reg_H_BP                        	reg_h_bp                        ;	// 0xc0007554 : ''
	reg_H_SYNC                      	reg_h_sync                      ;	// 0xc0007558 : ''
	reg_H_POL                       	reg_h_pol                       ;	// 0xc000755c : ''
	reg_VID_BLANK_R                 	reg_vid_blank_r                 ;	// 0xc0007560 : ''
	reg_ASP_LAYOUT                  	reg_asp_layout                  ;	// 0xc0007564 : ''
	reg_ACR_N_SW                    	reg_acr_n_sw                    ;	// 0xc0007568 : ''
	reg_ACR_N_HW                    	reg_acr_n_hw                    ;	// 0xc000756c : ''
	reg_ACR_CTS_SW                  	reg_acr_cts_sw                  ;	// 0xc0007570 : ''
	reg_ACR_CTS_HW                  	reg_acr_cts_hw                  ;	// 0xc0007574 : ''
	reg_I2S_SHIFT1                  	reg_i2s_shift1                  ;	// 0xc0007578 : ''
	reg_I2S_PCM_ONLY                	reg_i2s_pcm_only                ;	// 0xc000757c : ''
	reg_I2S_GND_MODE                	reg_i2s_gnd_mode                ;	// 0xc0007580 : ''
	reg_ACHST_OW_EN                 	reg_achst_ow_en                 ;	// 0xc0007584 : ''
	reg_ACHST_BYTE3                 	reg_achst_byte3                 ;	// 0xc0007588 : ''
	reg_AUD_LEN_OVRR_EN             	reg_aud_len_ovrr_en             ;	// 0xc000758c : ''
	PHY1P_HPD3_OEN                  	phy1p_hpd3_oen                  ;	// 0xc0007590 : ''
	PHY1P_HPD3_I                    	phy1p_hpd3_i                    ;	// 0xc0007594 : ''
	UINT32                          	             _rsvd_addr_13[ 154];	// 0xc0007598 ~ 0xc00077fc
	reg_no_signal                   	reg_no_signal                   ;	// 0xc0007800 : ''
	reg_hnon_standard               	reg_hnon_standard               ;	// 0xc0007804 : ''
	reg_vcr                         	reg_vcr                         ;	// 0xc0007808 : ''
	reg_status_hsync_width          	reg_status_hsync_width          ;	// 0xc000780c : ''
	reg_status_hdto_inc             	reg_status_hdto_inc             ;	// 0xc0007810 : ''
	reg_status_cdto_inc             	reg_status_cdto_inc             ;	// 0xc0007814 : ''
	reg_status_agc_gain             	reg_status_agc_gain             ;	// 0xc0007818 : ''
	reg_status_cgain                	reg_status_cgain                ;	// 0xc000781c : ''
	reg_status_noise                	reg_status_noise                ;	// 0xc0007820 : ''
	reg_status_comb3d_motion        	reg_status_comb3d_motion        ;	// 0xc0007824 : ''
	reg_status_sync_level_diff      	reg_status_sync_level_diff      ;	// 0xc0007828 : ''
	reg_status_agc_hnum             	reg_status_agc_hnum             ;	// 0xc000782c : ''
	reg_status_again                	reg_status_again                ;	// 0xc0007830 : ''
	reg_yc_src                      	reg_yc_src                      ;	// 0xc0007834 : ''
	reg_ped                         	reg_ped                         ;	// 0xc0007838 : ''
	reg_hagc_en                     	reg_hagc_en                     ;	// 0xc000783c : ''
	reg_adaptive_mode               	reg_adaptive_mode               ;	// 0xc0007840 : ''
	reg_hagc                        	reg_hagc                        ;	// 0xc0007844 : ''
	reg_force_vcr                   	reg_force_vcr                   ;	// 0xc0007848 : ''
	reg_adc_input_swap              	reg_adc_input_swap              ;	// 0xc000784c : ''
	reg_yc_delay                    	reg_yc_delay                    ;	// 0xc0007850 : ''
	reg_contrast                    	reg_contrast                    ;	// 0xc0007854 : ''
	reg_cagc                        	reg_cagc                        ;	// 0xc0007858 : ''
	reg_hlock_ckill                 	reg_hlock_ckill                 ;	// 0xc000785c : ''
	reg_hnon_std_threshold          	reg_hnon_std_threshold          ;	// 0xc0007860 : ''
	reg_agc_peak_nominal            	reg_agc_peak_nominal            ;	// 0xc0007864 : ''
	reg_blue_y                      	reg_blue_y                      ;	// 0xc0007868 : ''
	reg_hdetect_clamp_level         	reg_hdetect_clamp_level         ;	// 0xc000786c : ''
	reg_hlock_vsync_mode            	reg_hlock_vsync_mode            ;	// 0xc0007870 : ''
	reg_cdto_inc                    	reg_cdto_inc                    ;	// 0xc0007874 : ''
	reg_hdto_inc                    	reg_hdto_inc                    ;	// 0xc0007878 : ''
	reg_hsync_rising                	reg_hsync_rising                ;	// 0xc000787c : ''
	reg_hlpf_clamp_en               	reg_hlpf_clamp_en               ;	// 0xc0007880 : ''
	reg_hsync_rising_start          	reg_hsync_rising_start          ;	// 0xc0007884 : ''
	reg_hblank_start                	reg_hblank_start                ;	// 0xc0007888 : ''
	reg_burst_gate_start            	reg_burst_gate_start            ;	// 0xc000788c : ''
	reg_hactive_start               	reg_hactive_start               ;	// 0xc0007890 : ''
	reg_vactive_start               	reg_vactive_start               ;	// 0xc0007894 : ''
	reg_vsync_h_min                 	reg_vsync_h_min                 ;	// 0xc0007898 : ''
	reg_vsync_agc_min               	reg_vsync_agc_min               ;	// 0xc000789c : ''
	reg_vsync_vbi_min               	reg_vsync_vbi_min               ;	// 0xc00078a0 : ''
	reg_vlock_wide_range            	reg_vlock_wide_range            ;	// 0xc00078a4 : ''
	reg_vsync_cntl                  	reg_vsync_cntl                  ;	// 0xc00078a8 : ''
	reg_vloop_tc                    	reg_vloop_tc                    ;	// 0xc00078ac : ''
	reg_mu_analoga                  	reg_mu_analoga                  ;	// 0xc00078b0 : ''
	reg_peak_en                     	reg_peak_en                     ;	// 0xc00078b4 : ''
	reg_palsw_level                 	reg_palsw_level                 ;	// 0xc00078b8 : ''
	reg_lose_chromalock_ckill       	reg_lose_chromalock_ckill       ;	// 0xc00078bc : ''
	reg_cstripe_detect_control      	reg_cstripe_detect_control      ;	// 0xc00078c0 : ''
	reg_fi_ed_cstate                	reg_fi_ed_cstate                ;	// 0xc00078c4 : ''
	reg_vbi_pulse_ampl              	reg_vbi_pulse_ampl              ;	// 0xc00078c8 : ''
	reg_cpump_adjust_delay          	reg_cpump_adjust_delay          ;	// 0xc00078cc : ''
	reg_mv_vbi_sel                  	reg_mv_vbi_sel                  ;	// 0xc00078d0 : ''
	reg_cpump_kill_y                	reg_cpump_kill_y                ;	// 0xc00078d4 : ''
	reg_cpump_auto_stip_mode        	reg_cpump_auto_stip_mode        ;	// 0xc00078d8 : ''
	reg_cpump_noisy_filter_en       	reg_cpump_noisy_filter_en       ;	// 0xc00078dc : ''
	reg_cpump_vsync_mode            	reg_cpump_vsync_mode            ;	// 0xc00078e0 : ''
	reg_cpump_up_diff_ma            	reg_cpump_up_diff_ma            ;	// 0xc00078e4 : ''
	reg_cpump_y_override            	reg_cpump_y_override            ;	// 0xc00078e8 : ''
	reg_cvbs_y_delay                	reg_cvbs_y_delay                ;	// 0xc00078ec : ''
	reg_vactivity_threshold         	reg_vactivity_threshold         ;	// 0xc00078f0 : ''
	reg_noise_th                    	reg_noise_th                    ;	// 0xc00078f4 : ''
	reg_y_noise_th_gain             	reg_y_noise_th_gain             ;	// 0xc00078f8 : ''
	reg_motion_mode                 	reg_motion_mode                 ;	// 0xc00078fc : ''
	reg_comb2d_only                 	reg_comb2d_only                 ;	// 0xc0007900 : ''
	reg_md_noise_th                 	reg_md_noise_th                 ;	// 0xc0007904 : ''
	reg_pchroma_peak                	reg_pchroma_peak                ;	// 0xc0007908 : ''
	reg_vcr_auto_switch_en          	reg_vcr_auto_switch_en          ;	// 0xc000790c : ''
	reg_comb_gain                   	reg_comb_gain                   ;	// 0xc0007910 : ''
	reg_vactive_md_start            	reg_vactive_md_start            ;	// 0xc0007914 : ''
	reg_hsync_pulse_width           	reg_hsync_pulse_width           ;	// 0xc0007918 : ''
	reg_cagc_tc_ismall              	reg_cagc_tc_ismall              ;	// 0xc000791c : ''
	reg_cagc_tc_ibig                	reg_cagc_tc_ibig                ;	// 0xc0007920 : ''
	reg_aaf_on                      	reg_aaf_on                      ;	// 0xc0007924 : ''
	reg_dcrestore_gain              	reg_dcrestore_gain              ;	// 0xc0007928 : ''
	reg_dcrestore_kill_enable_noisy 	reg_dcrestore_kill_enable_noisy ;	// 0xc000792c : ''
	reg_dcrestore_lpf_en            	reg_dcrestore_lpf_en            ;	// 0xc0007930 : ''
	reg_min_sync_height             	reg_min_sync_height             ;	// 0xc0007934 : ''
	reg_vsync_signal_thresh         	reg_vsync_signal_thresh         ;	// 0xc0007938 : ''
	reg_vdetect_noise_en            	reg_vdetect_noise_en            ;	// 0xc000793c : ''
	reg_dual_coarse_hedge_vbi       	reg_dual_coarse_hedge_vbi       ;	// 0xc0007940 : ''
	reg_many_hsyncs_mode            	reg_many_hsyncs_mode            ;	// 0xc0007944 : ''
	reg_disable_hdsw_weak           	reg_disable_hdsw_weak           ;	// 0xc0007948 : ''
	reg_hloop_range                 	reg_hloop_range                 ;	// 0xc000794c : ''
	reg_md_c_noise_th               	reg_md_c_noise_th               ;	// 0xc0007950 : ''
	reg_md_cf_activity_enable       	reg_md_cf_activity_enable       ;	// 0xc0007954 : ''
	reg_md_k_thresh                 	reg_md_k_thresh                 ;	// 0xc0007958 : ''
	reg_chroma_level                	reg_chroma_level                ;	// 0xc000795c : ''
	reg_lf_luma_offset              	reg_lf_luma_offset              ;	// 0xc0007960 : ''
	reg_freq_offset_range           	reg_freq_offset_range           ;	// 0xc0007964 : ''
	reg_hactive_md_start            	reg_hactive_md_start            ;	// 0xc0007968 : ''
	reg_chroma_bw_motion            	reg_chroma_bw_motion            ;	// 0xc000796c : ''
	reg_flat_luma_shift             	reg_flat_luma_shift             ;	// 0xc0007970 : ''
	reg_motion_c_mode               	reg_motion_c_mode               ;	// 0xc0007974 : ''
	reg_phase_offset_range          	reg_phase_offset_range          ;	// 0xc0007978 : ''
	reg_adc_cpump_swap              	reg_adc_cpump_swap              ;	// 0xc000797c : ''
	reg_cagc_gate_start             	reg_cagc_gate_start             ;	// 0xc0007980 : ''
	reg_iblank_lvl                  	reg_iblank_lvl                  ;	// 0xc0007984 : ''
	reg_dcrestore_en                	reg_dcrestore_en                ;	// 0xc0007988 : ''
	reg_clampagc_inv                	reg_clampagc_inv                ;	// 0xc000798c : ''
	reg_agc_clk_sel                 	reg_agc_clk_sel                 ;	// 0xc0007990 : ''
	reg_dcrestore_lpf0_c0           	reg_dcrestore_lpf0_c0           ;	// 0xc0007994 : ''
	reg_dcrestore_lpf0_c2           	reg_dcrestore_lpf0_c2           ;	// 0xc0007998 : ''
	reg_dcrestore_lpf1_c0           	reg_dcrestore_lpf1_c0           ;	// 0xc000799c : ''
	reg_dcrestore_lpf1_c2           	reg_dcrestore_lpf1_c2           ;	// 0xc00079a0 : ''
	reg_dcrestore_lpf1_c4           	reg_dcrestore_lpf1_c4           ;	// 0xc00079a4 : ''
	reg_sdetect_window_slope_th     	reg_sdetect_window_slope_th     ;	// 0xc00079a8 : ''
	reg_sdetect_noise_th            	reg_sdetect_noise_th            ;	// 0xc00079ac : ''
	reg_ldetect_accum_width         	reg_ldetect_accum_width         ;	// 0xc00079b0 : ''
	reg_cburst_window_w             	reg_cburst_window_w             ;	// 0xc00079b4 : ''
	reg_agc_again_a                 	reg_agc_again_a                 ;	// 0xc00079b8 : ''
	reg_again_ma                    	reg_again_ma                    ;	// 0xc00079bc : ''
	reg_agc_vsync_hysis             	reg_agc_vsync_hysis             ;	// 0xc00079c0 : ''
	reg_again_dn_offset             	reg_again_dn_offset             ;	// 0xc00079c4 : ''
	reg_agc_nstd_sync_en            	reg_agc_nstd_sync_en            ;	// 0xc00079c8 : ''
	reg_dmgc                        	reg_dmgc                        ;	// 0xc00079cc : ''
	reg_cpump_end_offset            	reg_cpump_end_offset            ;	// 0xc00079d0 : ''
	reg_cpump_mode                  	reg_cpump_mode                  ;	// 0xc00079d4 : ''
	reg_cc_slicer_mode              	reg_cc_slicer_mode              ;	// 0xc00079d8 : ''
	reg_isynctip_lvl                	reg_isynctip_lvl                ;	// 0xc00079dc : ''
	reg_int_blank_vid_lvl           	reg_int_blank_vid_lvl           ;	// 0xc00079e0 : ''
	reg_iris_burstlocking_on        	reg_iris_burstlocking_on        ;	// 0xc00079e4 : ''
	reg_burst_noise_th              	reg_burst_noise_th              ;	// 0xc00079e8 : ''
	reg_perr_dnref                  	reg_perr_dnref                  ;	// 0xc00079ec : ''
	reg_perr_upref                  	reg_perr_upref                  ;	// 0xc00079f0 : ''
	reg_perr_fine_on                	reg_perr_fine_on                ;	// 0xc00079f4 : ''
	reg_status_pst_perr             	reg_status_pst_perr             ;	// 0xc00079f8 : ''
	reg_freq_e_cep_on               	reg_freq_e_cep_on               ;	// 0xc00079fc : ''
	reg_freq_e_cep_refsel           	reg_freq_e_cep_refsel           ;	// 0xc0007a00 : ''
	reg_freq_inv_sel                	reg_freq_inv_sel                ;	// 0xc0007a04 : ''
	reg_clampagc_blank_sel          	reg_clampagc_blank_sel          ;	// 0xc0007a08 : ''
	reg_burst_lpf_bypass            	reg_burst_lpf_bypass            ;	// 0xc0007a0c : ''
	reg_burst_lpfa_on               	reg_burst_lpfa_on               ;	// 0xc0007a10 : ''
	reg_burst_lpfa_coeff1           	reg_burst_lpfa_coeff1           ;	// 0xc0007a14 : ''
	reg_burst_lpfa_coeff3           	reg_burst_lpfa_coeff3           ;	// 0xc0007a18 : ''
	reg_burst_lpfa_coeff5           	reg_burst_lpfa_coeff5           ;	// 0xc0007a1c : ''
	reg_burst_lpfb_on               	reg_burst_lpfb_on               ;	// 0xc0007a20 : ''
	reg_burst_lpfb_coeff1           	reg_burst_lpfb_coeff1           ;	// 0xc0007a24 : ''
	reg_burst_lpfb_coeff3           	reg_burst_lpfb_coeff3           ;	// 0xc0007a28 : ''
	reg_burst_lpfb_coeff5           	reg_burst_lpfb_coeff5           ;	// 0xc0007a2c : ''
	reg_iris_cresampler_on          	reg_iris_cresampler_on          ;	// 0xc0007a30 : ''
	reg_cres_lpfa_coeff1            	reg_cres_lpfa_coeff1            ;	// 0xc0007a34 : ''
	reg_cres_lpfa_coeff3            	reg_cres_lpfa_coeff3            ;	// 0xc0007a38 : ''
	reg_cres_lpfa_coeff5            	reg_cres_lpfa_coeff5            ;	// 0xc0007a3c : ''
	reg_cres_lpfb_on                	reg_cres_lpfb_on                ;	// 0xc0007a40 : ''
	reg_cres_lpfb_coeff1            	reg_cres_lpfb_coeff1            ;	// 0xc0007a44 : ''
	reg_cres_lpfb_coeff3            	reg_cres_lpfb_coeff3            ;	// 0xc0007a48 : ''
	reg_cres_blend_method           	reg_cres_blend_method           ;	// 0xc0007a4c : ''
	reg_cres_clksel                 	reg_cres_clksel                 ;	// 0xc0007a50 : ''
	reg_cres_blend_bcpara0          	reg_cres_blend_bcpara0          ;	// 0xc0007a54 : ''
	reg_cres_blend_bcpara2          	reg_cres_blend_bcpara2          ;	// 0xc0007a58 : ''
	reg_cres_blend_bcpara4          	reg_cres_blend_bcpara4          ;	// 0xc0007a5c : ''
	reg_cres_blend_bcpara6          	reg_cres_blend_bcpara6          ;	// 0xc0007a60 : ''
	reg_cres_blend_diffth0          	reg_cres_blend_diffth0          ;	// 0xc0007a64 : ''
	reg_cres_blend_diffth2          	reg_cres_blend_diffth2          ;	// 0xc0007a68 : ''
	reg_dtrs_revalpha_sel           	reg_dtrs_revalpha_sel           ;	// 0xc0007a6c : ''
	reg_2dcomb_byp                  	reg_2dcomb_byp                  ;	// 0xc0007a70 : ''
	reg_2dcomb_divider_th           	reg_2dcomb_divider_th           ;	// 0xc0007a74 : ''
	reg_2dcomb_ycrdc_cvdiffth       	reg_2dcomb_ycrdc_cvdiffth       ;	// 0xc0007a78 : ''
	reg_2dcomb_ycrdc_lrtype         	reg_2dcomb_ycrdc_lrtype         ;	// 0xc0007a7c : ''
	reg_2dcomb_chroma_diffth1       	reg_2dcomb_chroma_diffth1       ;	// 0xc0007a80 : ''
	reg_2dcomb_ycrdc_yvsel          	reg_2dcomb_ycrdc_yvsel          ;	// 0xc0007a84 : ''
	reg_2dcomb_cyrdc_method         	reg_2dcomb_cyrdc_method         ;	// 0xc0007a88 : ''
	reg_2dcomb_cyrdc_chsymth        	reg_2dcomb_cyrdc_chsymth        ;	// 0xc0007a8c : ''
	reg_2dcomb_cyrdc_chdiffth       	reg_2dcomb_cyrdc_chdiffth       ;	// 0xc0007a90 : ''
	reg_2dcomb_cyrdc_cvsel          	reg_2dcomb_cyrdc_cvsel          ;	// 0xc0007a94 : ''
	reg_2dcomb_cyrdc_hth_on         	reg_2dcomb_cyrdc_hth_on         ;	// 0xc0007a98 : ''
	reg_2dcomb_cyrdc_yvsel          	reg_2dcomb_cyrdc_yvsel          ;	// 0xc0007a9c : ''
	reg_oadj_y_offi                 	reg_oadj_y_offi                 ;	// 0xc0007aa0 : ''
	reg_oadj_y_coeff                	reg_oadj_y_coeff                ;	// 0xc0007aa4 : ''
	reg_oadj_c_offi                 	reg_oadj_c_offi                 ;	// 0xc0007aa8 : ''
	reg_oadj_c_coeff                	reg_oadj_c_coeff                ;	// 0xc0007aac : ''
	reg_adc_unity_gain_value        	reg_adc_unity_gain_value        ;	// 0xc0007ab0 : ''
	UINT32                          	             _rsvd_addr_14[  83];	// 0xc0007ab4 ~ 0xc0007bfc
	reg_cc_rd_done                  	reg_cc_rd_done                  ;	// 0xc0007c00 : ''
	reg_cc_data1                    	reg_cc_data1                    ;	// 0xc0007c04 : ''
	reg_wss_rdy                     	reg_wss_rdy                     ;	// 0xc0007c08 : ''
	reg_vbi_en                      	reg_vbi_en                      ;	// 0xc0007c0c : ''
	reg_vbi_lpf_bw                  	reg_vbi_lpf_bw                  ;	// 0xc0007c10 : ''
	reg_start_code                  	reg_start_code                  ;	// 0xc0007c14 : ''
	reg_vbil6                       	reg_vbil6                       ;	// 0xc0007c18 : ''
	reg_vbil10                      	reg_vbil10                      ;	// 0xc0007c1c : ''
	reg_vbil14                      	reg_vbil14                      ;	// 0xc0007c20 : ''
	reg_vbil18                      	reg_vbil18                      ;	// 0xc0007c24 : ''
	reg_vbil22                      	reg_vbil22                      ;	// 0xc0007c28 : ''
	reg_vbil26                      	reg_vbil26                      ;	// 0xc0007c2c : ''
	reg_vbi_cc_slicer_mode          	reg_vbi_cc_slicer_mode          ;	// 0xc0007c30 : ''
	reg_caption_dto                 	reg_caption_dto                 ;	// 0xc0007c34 : ''
	reg_wss625_dto                  	reg_wss625_dto                  ;	// 0xc0007c38 : ''
	reg_caption_frame_start         	reg_caption_frame_start         ;	// 0xc0007c3c : ''
	reg_wssj_delta_ampl             	reg_wssj_delta_ampl             ;	// 0xc0007c40 : ''
	reg_vbi_wss625_lpfil_acq_gain   	reg_vbi_wss625_lpfil_acq_gain   ;	// 0xc0007c44 : ''
	reg_caption_runin_accum_ampl    	reg_caption_runin_accum_ampl    ;	// 0xc0007c48 : ''
	reg_caption_start               	reg_caption_start               ;	// 0xc0007c4c : ''
	reg_vbi_fi_gate_en              	reg_vbi_fi_gate_en              ;	// 0xc0007c50 : ''
	UINT32                          	             _rsvd_addr_15[ 107];	// 0xc0007c54 ~ 0xc0007dfc
	chbreg_hv_delay                 	chbreg_hv_delay                 ;	// 0xc0007e00 : ''
	chbreg_luma_notch_bw            	chbreg_luma_notch_bw            ;	// 0xc0007e04 : ''
	chbreg_cagc_en                  	chbreg_cagc_en                  ;	// 0xc0007e08 : ''
	chbreg_adaptive_mode            	chbreg_adaptive_mode            ;	// 0xc0007e0c : ''
	chbreg_adc_updn_swap            	chbreg_adc_updn_swap            ;	// 0xc0007e10 : ''
	chbreg_force_vcr_en             	chbreg_force_vcr_en             ;	// 0xc0007e14 : ''
	chbreg_cbcr_swap                	chbreg_cbcr_swap                ;	// 0xc0007e18 : ''
	chbreg_yc_delay                 	chbreg_yc_delay                 ;	// 0xc0007e1c : ''
	chbreg_contrast                 	chbreg_contrast                 ;	// 0xc0007e20 : ''
	chbreg_cagc                     	chbreg_cagc                     ;	// 0xc0007e24 : ''
	chbreg_vnon_std_threshold       	chbreg_vnon_std_threshold       ;	// 0xc0007e28 : ''
	chbreg_bypass                   	chbreg_bypass                   ;	// 0xc0007e2c : ''
	chbreg_bknwt_ckill              	chbreg_bknwt_ckill              ;	// 0xc0007e30 : ''
	chbreg_agc_peak_nominal         	chbreg_agc_peak_nominal         ;	// 0xc0007e34 : ''
	chbreg_locked_count_clean_ma    	chbreg_locked_count_clean_ma    ;	// 0xc0007e38 : ''
	chbreg_hstate_unlocked          	chbreg_hstate_unlocked          ;	// 0xc0007e3c : ''
	chbreg_cdto_inc                 	chbreg_cdto_inc                 ;	// 0xc0007e40 : ''
	chbreg_hdto_inc                 	chbreg_hdto_inc                 ;	// 0xc0007e44 : ''
	chbreg_hsync_rising             	chbreg_hsync_rising             ;	// 0xc0007e48 : ''
	chbreg_hsync_similar            	chbreg_hsync_similar            ;	// 0xc0007e4c : ''
	chbreg_status_hsync_width       	chbreg_status_hsync_width       ;	// 0xc0007e50 : ''
	chbreg_dr_freq                  	chbreg_dr_freq                  ;	// 0xc0007e54 : ''
	chbreg_hblank_start             	chbreg_hblank_start             ;	// 0xc0007e58 : ''
	chbreg_hactive_start            	chbreg_hactive_start            ;	// 0xc0007e5c : ''
	chbreg_no_hsyncs_mode           	chbreg_no_hsyncs_mode           ;	// 0xc0007e60 : ''
	chbreg_vcr_state2_long          	chbreg_vcr_state2_long          ;	// 0xc0007e64 : ''
	chbreg_vactive_start            	chbreg_vactive_start            ;	// 0xc0007e68 : ''
	chbreg_vsync_h_min              	chbreg_vsync_h_min              ;	// 0xc0007e6c : ''
	chbreg_vsync_vbi_min            	chbreg_vsync_vbi_min            ;	// 0xc0007e70 : ''
	chbreg_vsync_cntl_noisy         	chbreg_vsync_cntl_noisy         ;	// 0xc0007e74 : ''
	chbreg_field_polarity           	chbreg_field_polarity           ;	// 0xc0007e78 : ''
	chbreg_vloop_tc                 	chbreg_vloop_tc                 ;	// 0xc0007e7c : ''
	chbreg_veven_early_delayed      	chbreg_veven_early_delayed      ;	// 0xc0007e80 : ''
	chbreg_cpump_noisy_filter_en    	chbreg_cpump_noisy_filter_en    ;	// 0xc0007e84 : ''
	chbreg_cpump_vsync_syncmid_ft		chbreg_cpump_vsync_syncmid_ft;	// 0xc0007e88 : ''
	chbreg_cpump_up_ma              	chbreg_cpump_up_ma              ;	// 0xc0007e8c : ''
	chbreg_cpump_dn_diff_ma         	chbreg_cpump_dn_diff_ma         ;	// 0xc0007e90 : ''
	chbreg_mv_colourstripes         	chbreg_mv_colourstripes         ;	// 0xc0007e94 : ''
	chbreg_chromalock               	chbreg_chromalock               ;	// 0xc0007e98 : ''
	chbreg_noisy                    	chbreg_noisy                    ;	// 0xc0007e9c : ''
	chbreg_vcr_rew                  	chbreg_vcr_rew                  ;	// 0xc0007ea0 : ''
	chbreg_status_hdto_inc          	chbreg_status_hdto_inc          ;	// 0xc0007ea4 : ''
	chbreg_status_cdto_inc          	chbreg_status_cdto_inc          ;	// 0xc0007ea8 : ''
	chbreg_status_agc_gain          	chbreg_status_agc_gain          ;	// 0xc0007eac : ''
	chbreg_status_cgain             	chbreg_status_cgain             ;	// 0xc0007eb0 : ''
	chbreg_status_noise             	chbreg_status_noise             ;	// 0xc0007eb4 : ''
	chbreg_secam_ybw                	chbreg_secam_ybw                ;	// 0xc0007eb8 : ''
	chbreg_lose_chromalock_count    	chbreg_lose_chromalock_count    ;	// 0xc0007ebc : ''
	chbreg_cstripe_detect_control   	chbreg_cstripe_detect_control   ;	// 0xc0007ec0 : ''
	chbreg_cstate                   	chbreg_cstate                   ;	// 0xc0007ec4 : ''
	chbreg_cpump_adjust_polarity    	chbreg_cpump_adjust_polarity    ;	// 0xc0007ec8 : ''
	chbreg_noise_th                 	chbreg_noise_th                 ;	// 0xc0007ecc : ''
	chbreg_vchroma_th               	chbreg_vchroma_th               ;	// 0xc0007ed0 : ''
	chbreg_schroma_peak_en          	chbreg_schroma_peak_en          ;	// 0xc0007ed4 : ''
	chbreg_notch_gain               	chbreg_notch_gain               ;	// 0xc0007ed8 : ''
	chbreg_cagc_tc_p                	chbreg_cagc_tc_p                ;	// 0xc0007edc : ''
	chbreg_dcrestore_no_bad_bp      	chbreg_dcrestore_no_bad_bp      ;	// 0xc0007ee0 : ''
	chbreg_syncmid_nobp_en          	chbreg_syncmid_nobp_en          ;	// 0xc0007ee4 : ''
	chbreg_dcrestore_gain           	chbreg_dcrestore_gain           ;	// 0xc0007ee8 : ''
	chbreg_bp_kill_thresh           	chbreg_bp_kill_thresh           ;	// 0xc0007eec : ''
	chbreg_disable_hdsw_mode        	chbreg_disable_hdsw_mode        ;	// 0xc0007ef0 : ''
} VPORT_Reg_T;
/* 538 regs, 538 types */

/* converted by l8reg 20100120 01:40:30 */

#endif
