<stg><name>global_mean_pooling</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %graph_embedding_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln300 = br void

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %dim = phi i9 0, void, i9 %add_ln300, void %.split

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln300 = icmp_eq  i9 %dim, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln300 = br i1 %icmp_ln300, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="9">
<![CDATA[
.split:0 %dim_cast = zext i9 %dim

]]></Node>
<StgValue><ssdm name="dim_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="9">
<![CDATA[
.split:3 %zext_ln703_7 = zext i9 %dim

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:6 %add_ln703_19 = add i10 %zext_ln703_7, i10 300

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="10">
<![CDATA[
.split:7 %zext_ln703_9 = zext i10 %add_ln703_19

]]></Node>
<StgValue><ssdm name="zext_ln703_9"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %node_embedding_V_addr_1 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_9

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="16">
<![CDATA[
.split:63 %node_embedding_V_load = load i16 %node_embedding_V_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="16">
<![CDATA[
.split:64 %node_embedding_V_load_1 = load i16 %node_embedding_V_addr_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="9">
<![CDATA[
.split:4 %zext_ln703_8 = zext i9 %dim

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:9 %add_ln703_20 = add i10 %zext_ln703_7, i10 600

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="10">
<![CDATA[
.split:10 %zext_ln703_10 = zext i10 %add_ln703_20

]]></Node>
<StgValue><ssdm name="zext_ln703_10"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %node_embedding_V_addr_2 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_10

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:12 %add_ln703_21 = add i11 %zext_ln703_8, i11 900

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="11">
<![CDATA[
.split:13 %zext_ln703_11 = zext i11 %add_ln703_21

]]></Node>
<StgValue><ssdm name="zext_ln703_11"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:14 %node_embedding_V_addr_3 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_11

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="16">
<![CDATA[
.split:63 %node_embedding_V_load = load i16 %node_embedding_V_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="16">
<![CDATA[
.split:64 %node_embedding_V_load_1 = load i16 %node_embedding_V_addr_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="16">
<![CDATA[
.split:65 %node_embedding_V_load_2 = load i16 %node_embedding_V_addr_2

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="16">
<![CDATA[
.split:66 %node_embedding_V_load_3 = load i16 %node_embedding_V_addr_3

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:15 %add_ln703_22 = add i11 %zext_ln703_8, i11 1200

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="11">
<![CDATA[
.split:16 %zext_ln703_12 = zext i11 %add_ln703_22

]]></Node>
<StgValue><ssdm name="zext_ln703_12"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %node_embedding_V_addr_4 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_12

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_4"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:18 %add_ln703_23 = add i11 %zext_ln703_8, i11 1500

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
.split:19 %zext_ln703_13 = zext i11 %add_ln703_23

]]></Node>
<StgValue><ssdm name="zext_ln703_13"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:20 %node_embedding_V_addr_5 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_13

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="16">
<![CDATA[
.split:65 %node_embedding_V_load_2 = load i16 %node_embedding_V_addr_2

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="16">
<![CDATA[
.split:66 %node_embedding_V_load_3 = load i16 %node_embedding_V_addr_3

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="16">
<![CDATA[
.split:67 %node_embedding_V_load_4 = load i16 %node_embedding_V_addr_4

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_4"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="16">
<![CDATA[
.split:68 %node_embedding_V_load_5 = load i16 %node_embedding_V_addr_5

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:82 %add_ln703 = add i32 %node_embedding_V_load_1, i32 %node_embedding_V_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:83 %add_ln703_2 = add i32 %node_embedding_V_load_2, i32 %node_embedding_V_load_3

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:84 %add_ln703_3 = add i32 %add_ln703_2, i32 %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="9">
<![CDATA[
.split:2 %zext_ln703_6 = zext i9 %dim

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:21 %add_ln703_24 = add i12 %zext_ln703_6, i12 1800

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
.split:22 %zext_ln703_14 = zext i12 %add_ln703_24

]]></Node>
<StgValue><ssdm name="zext_ln703_14"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %node_embedding_V_addr_6 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_14

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_6"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:24 %add_ln703_25 = add i12 %zext_ln703_6, i12 2100

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
.split:25 %zext_ln703_15 = zext i12 %add_ln703_25

]]></Node>
<StgValue><ssdm name="zext_ln703_15"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:26 %node_embedding_V_addr_7 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_15

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_7"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="16">
<![CDATA[
.split:67 %node_embedding_V_load_4 = load i16 %node_embedding_V_addr_4

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="16">
<![CDATA[
.split:68 %node_embedding_V_load_5 = load i16 %node_embedding_V_addr_5

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_5"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="16">
<![CDATA[
.split:69 %node_embedding_V_load_6 = load i16 %node_embedding_V_addr_6

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="16">
<![CDATA[
.split:70 %node_embedding_V_load_7 = load i16 %node_embedding_V_addr_7

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:27 %add_ln703_26 = add i12 %zext_ln703_6, i12 2400

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
.split:28 %zext_ln703_16 = zext i12 %add_ln703_26

]]></Node>
<StgValue><ssdm name="zext_ln703_16"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %node_embedding_V_addr_8 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_16

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_8"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:30 %add_ln703_27 = add i12 %zext_ln703_6, i12 2700

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
.split:31 %zext_ln703_17 = zext i12 %add_ln703_27

]]></Node>
<StgValue><ssdm name="zext_ln703_17"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:32 %node_embedding_V_addr_9 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_17

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_9"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="16">
<![CDATA[
.split:69 %node_embedding_V_load_6 = load i16 %node_embedding_V_addr_6

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_6"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="16">
<![CDATA[
.split:70 %node_embedding_V_load_7 = load i16 %node_embedding_V_addr_7

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_7"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="16">
<![CDATA[
.split:71 %node_embedding_V_load_8 = load i16 %node_embedding_V_addr_8

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_8"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="16">
<![CDATA[
.split:72 %node_embedding_V_load_9 = load i16 %node_embedding_V_addr_9

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:33 %add_ln703_28 = add i12 %zext_ln703_6, i12 3000

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
.split:34 %zext_ln703_18 = zext i12 %add_ln703_28

]]></Node>
<StgValue><ssdm name="zext_ln703_18"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %node_embedding_V_addr_10 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_18

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_10"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:36 %add_ln703_29 = add i11 %zext_ln703_8, i11 1252

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="11">
<![CDATA[
.split:37 %sext_ln703 = sext i11 %add_ln703_29

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
.split:38 %zext_ln703_19 = zext i12 %sext_ln703

]]></Node>
<StgValue><ssdm name="zext_ln703_19"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %node_embedding_V_addr_11 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_19

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_11"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="16">
<![CDATA[
.split:71 %node_embedding_V_load_8 = load i16 %node_embedding_V_addr_8

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_8"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="16">
<![CDATA[
.split:72 %node_embedding_V_load_9 = load i16 %node_embedding_V_addr_9

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_9"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="16">
<![CDATA[
.split:73 %node_embedding_V_load_10 = load i16 %node_embedding_V_addr_10

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_10"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="16">
<![CDATA[
.split:74 %node_embedding_V_load_11 = load i16 %node_embedding_V_addr_11

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_11"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:85 %add_ln703_4 = add i32 %node_embedding_V_load_4, i32 %node_embedding_V_load_5

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:86 %add_ln703_5 = add i32 %node_embedding_V_load_7, i32 %node_embedding_V_load_8

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:87 %add_ln703_6 = add i32 %add_ln703_5, i32 %node_embedding_V_load_6

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:88 %add_ln703_7 = add i32 %add_ln703_6, i32 %add_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln300 = add i9 %dim, i9 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="9">
<![CDATA[
.split:1 %zext_ln703 = zext i9 %dim

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:40 %add_ln703_30 = add i10 %zext_ln703_7, i10 528

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="10">
<![CDATA[
.split:41 %sext_ln703_1 = sext i10 %add_ln703_30

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
.split:42 %zext_ln703_20 = zext i12 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="zext_ln703_20"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:43 %node_embedding_V_addr_12 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_20

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_12"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:44 %add_ln703_31 = add i13 %zext_ln703, i13 3900

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="13">
<![CDATA[
.split:45 %zext_ln703_21 = zext i13 %add_ln703_31

]]></Node>
<StgValue><ssdm name="zext_ln703_21"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:46 %node_embedding_V_addr_13 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_21

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_13"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="16">
<![CDATA[
.split:73 %node_embedding_V_load_10 = load i16 %node_embedding_V_addr_10

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_10"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="16">
<![CDATA[
.split:74 %node_embedding_V_load_11 = load i16 %node_embedding_V_addr_11

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_11"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="16">
<![CDATA[
.split:75 %node_embedding_V_load_12 = load i16 %node_embedding_V_addr_12

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_12"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="16">
<![CDATA[
.split:76 %node_embedding_V_load_13 = load i16 %node_embedding_V_addr_13

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_13"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:90 %add_ln703_9 = add i32 %node_embedding_V_load_9, i32 %node_embedding_V_load_10

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:47 %add_ln703_32 = add i13 %zext_ln703, i13 4200

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="13">
<![CDATA[
.split:48 %zext_ln703_22 = zext i13 %add_ln703_32

]]></Node>
<StgValue><ssdm name="zext_ln703_22"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %node_embedding_V_addr_14 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_22

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_14"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:50 %add_ln703_33 = add i13 %zext_ln703, i13 4500

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="13">
<![CDATA[
.split:51 %zext_ln703_23 = zext i13 %add_ln703_33

]]></Node>
<StgValue><ssdm name="zext_ln703_23"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:52 %node_embedding_V_addr_15 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_23

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_15"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="16">
<![CDATA[
.split:75 %node_embedding_V_load_12 = load i16 %node_embedding_V_addr_12

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_12"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="16">
<![CDATA[
.split:76 %node_embedding_V_load_13 = load i16 %node_embedding_V_addr_13

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_13"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="16">
<![CDATA[
.split:77 %node_embedding_V_load_14 = load i16 %node_embedding_V_addr_14

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_14"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="16">
<![CDATA[
.split:78 %node_embedding_V_load_15 = load i16 %node_embedding_V_addr_15

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_15"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:91 %add_ln703_10 = add i32 %node_embedding_V_load_12, i32 %node_embedding_V_load_13

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:92 %add_ln703_11 = add i32 %add_ln703_10, i32 %node_embedding_V_load_11

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:53 %add_ln703_34 = add i13 %zext_ln703, i13 4800

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="13">
<![CDATA[
.split:54 %zext_ln703_24 = zext i13 %add_ln703_34

]]></Node>
<StgValue><ssdm name="zext_ln703_24"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:55 %node_embedding_V_addr_16 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_24

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_16"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:56 %add_ln703_35 = add i13 %zext_ln703, i13 5100

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="13">
<![CDATA[
.split:57 %zext_ln703_25 = zext i13 %add_ln703_35

]]></Node>
<StgValue><ssdm name="zext_ln703_25"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:58 %node_embedding_V_addr_17 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_25

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_17"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="16">
<![CDATA[
.split:77 %node_embedding_V_load_14 = load i16 %node_embedding_V_addr_14

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_14"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="16">
<![CDATA[
.split:78 %node_embedding_V_load_15 = load i16 %node_embedding_V_addr_15

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_15"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="16">
<![CDATA[
.split:79 %node_embedding_V_load_16 = load i16 %node_embedding_V_addr_16

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_16"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="16">
<![CDATA[
.split:80 %node_embedding_V_load_17 = load i16 %node_embedding_V_addr_17

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="127" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:59 %add_ln703_36 = add i13 %zext_ln703, i13 5400

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="13">
<![CDATA[
.split:60 %zext_ln703_26 = zext i13 %add_ln703_36

]]></Node>
<StgValue><ssdm name="zext_ln703_26"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:61 %node_embedding_V_addr_18 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_26

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_18"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="16">
<![CDATA[
.split:79 %node_embedding_V_load_16 = load i16 %node_embedding_V_addr_16

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_16"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="16">
<![CDATA[
.split:80 %node_embedding_V_load_17 = load i16 %node_embedding_V_addr_17

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_17"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="16">
<![CDATA[
.split:81 %node_embedding_V_load_18 = load i16 %node_embedding_V_addr_18

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_18"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="133" st_id="12" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="16">
<![CDATA[
.split:81 %node_embedding_V_load_18 = load i16 %node_embedding_V_addr_18

]]></Node>
<StgValue><ssdm name="node_embedding_V_load_18"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:89 %add_ln703_8 = add i32 %add_ln703_7, i32 %add_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:93 %add_ln703_12 = add i32 %add_ln703_11, i32 %add_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:94 %add_ln703_13 = add i32 %node_embedding_V_load_14, i32 %node_embedding_V_load_15

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:95 %add_ln703_14 = add i32 %node_embedding_V_load_17, i32 %node_embedding_V_load_18

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:96 %add_ln703_15 = add i32 %add_ln703_14, i32 %node_embedding_V_load_16

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:97 %add_ln703_16 = add i32 %add_ln703_15, i32 %add_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:98 %add_ln703_18 = add i32 %add_ln703_16, i32 %add_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:99 %add_ln703_17 = add i32 %add_ln703_18, i32 %add_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:103 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln703_17, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:62 %specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln300"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="65" op_0_bw="32">
<![CDATA[
.split:100 %sext_ln1148 = sext i32 %add_ln703_17

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.split:101 %mul_ln1148 = mul i65 %sext_ln1148, i65 7233629131

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.split:102 %sub_ln1148 = sub i65 0, i65 %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:104 %tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln1148, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="28">
<![CDATA[
.split:105 %sext_ln1148_1 = sext i28 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln1148_1"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:106 %tmp = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln1148, i32 37, i32 64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="28">
<![CDATA[
.split:107 %sext_ln1148_2 = sext i28 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln1148_2"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:108 %select_ln1148 = select i1 %tmp_2, i32 %sext_ln1148_1, i32 %sext_ln1148_2

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:109 %sub_ln1148_1 = sub i32 0, i32 %select_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:110 %select_ln1148_1 = select i1 %tmp_2, i32 %sub_ln1148_1, i32 %sext_ln1148_2

]]></Node>
<StgValue><ssdm name="select_ln1148_1"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:111 %graph_embedding_V_addr = getelementptr i32 %graph_embedding_V, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="graph_embedding_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.split:112 %store_ln305 = store i32 %select_ln1148_1, i9 %graph_embedding_V_addr

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.split:113 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
:0 %ret_ln315 = ret

]]></Node>
<StgValue><ssdm name="ret_ln315"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
