DDR_PWR_STATE_OFFHIGHLAT,VAR_0
DDR_PWR_STATE_ON,VAR_1
EINVAL,VAR_2
ESRAM0_DEEP_SLEEP_STATE_OFF,VAR_3
ESRAM0_DEEP_SLEEP_STATE_RET,VAR_4
MB4H_MEM_ST,VAR_5
MBOX_BIT,FUNC_0
PRCM_MBOX_CPU_SET,VAR_6
PRCM_MBOX_CPU_VAL,VAR_7
PRCM_MBOX_HEADER_REQ_MB4,VAR_8
PRCM_REQ_MB4_DDR_ST_AP_DEEP_IDLE,VAR_9
PRCM_REQ_MB4_DDR_ST_AP_SLEEP_IDLE,VAR_10
PRCM_REQ_MB4_ESRAM0_ST,VAR_11
cpu_relax,FUNC_1
mb4_transfer,VAR_12
mutex_lock,FUNC_2
mutex_unlock,FUNC_3
readl,FUNC_4
tcdm_base,VAR_13
wait_for_completion,FUNC_5
writeb,FUNC_6
writel,FUNC_7
db8500_prcmu_config_esram0_deep_sleep,FUNC_8
state,VAR_14
