-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_rdc_mont_140 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ma_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ma_ce0 : OUT STD_LOGIC;
    ma_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    mc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    mc_ce0 : OUT STD_LOGIC;
    mc_we0 : OUT STD_LOGIC;
    mc_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    mc_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    mc_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_rdc_mont_140 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_237 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_s_fu_241_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_755 : STD_LOGIC_VECTOR (3 downto 0);
    signal mc_addr_reg_761 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln184_fu_300_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln184_reg_775 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln185_fu_310_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln185_reg_783 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal v_69_fu_354_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_69_reg_831 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_66_fu_459_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_66_reg_838 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal i_16_reg_843 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal sub66_fu_506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub66_reg_852 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_56_load_2_reg_865 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln202_fu_535_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln202_reg_870 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln202_8_fu_540_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln202_8_reg_875 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal v_72_fu_562_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_72_reg_889 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_fu_656_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_reg_896 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_idle : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_ready : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_ce0 : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_we0 : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_idle : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_ready : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_ce0 : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_ce : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_ce : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_ce : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_ce : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_idle : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_ready : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_ce0 : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_ce : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_ce : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_ce : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_ce : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg : STD_LOGIC := '0';
    signal mc_we0_out : STD_LOGIC;
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln184_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln223_fu_272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln185_fu_347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln196_fu_366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln202_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_fu_555_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln217_fu_668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_11_fu_70 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln184_fu_294_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal u_024_fu_74 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal v_025_fu_78 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_74_fu_409_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal count_fu_106 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal count_7_fu_498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_fu_110 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal v_56_fu_114 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal tempReg_fu_606_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal indvars_iv_fu_118 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln202_6_fu_544_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_12_fu_122 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln202_fu_512_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ma_ce0_local : STD_LOGIC;
    signal ma_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal mc_we0_local : STD_LOGIC;
    signal mc_d0_local : STD_LOGIC_VECTOR (63 downto 0);
    signal mc_ce0_local : STD_LOGIC;
    signal mc_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal v_fu_682_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_77_fu_265_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln185_7_fu_306_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_78_fu_360_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln105_127_fu_381_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_377_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_386_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_128_fu_392_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_fu_405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel1_fu_415_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_129_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_fu_429_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln105_s_fu_433_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln105_fu_441_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_37_fu_447_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_37_fu_455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln203_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_fu_492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln105_131_fu_578_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_130_fu_574_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_23_fu_583_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_132_fu_589_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_38_fu_594_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_38_fu_602_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel7_fu_612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_133_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_25_fu_626_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln105_6_fu_630_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln105_7_fu_638_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_39_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_39_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_79_fu_662_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_901_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_901_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_901_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_901_ce : STD_LOGIC;
    signal grp_fu_905_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_905_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_ce : STD_LOGIC;
    signal grp_fu_909_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_909_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_909_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_909_ce : STD_LOGIC;
    signal grp_fu_913_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_913_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_180_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        mc_ce0 : OUT STD_LOGIC;
        mc_we0 : OUT STD_LOGIC;
        mc_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        zext_ln181 : IN STD_LOGIC_VECTOR (3 downto 0);
        mc_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_185_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v_025 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_024 : IN STD_LOGIC_VECTOR (63 downto 0);
        i_11 : IN STD_LOGIC_VECTOR (2 downto 0);
        add_ln185 : IN STD_LOGIC_VECTOR (3 downto 0);
        mc_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        mc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        mc_ce0 : OUT STD_LOGIC;
        mc_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        v_68_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        v_68_out_ap_vld : OUT STD_LOGIC;
        u_54_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        u_54_out_ap_vld : OUT STD_LOGIC;
        t_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_out_ap_vld : OUT STD_LOGIC;
        grp_fu_901_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_901_p_ce : OUT STD_LOGIC;
        grp_fu_905_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_905_p_ce : OUT STD_LOGIC;
        grp_fu_909_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_909_p_ce : OUT STD_LOGIC;
        grp_fu_913_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_913_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_206_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indvars_iv : IN STD_LOGIC_VECTOR (2 downto 0);
        v_56 : IN STD_LOGIC_VECTOR (63 downto 0);
        u : IN STD_LOGIC_VECTOR (63 downto 0);
        sub66 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln181 : IN STD_LOGIC_VECTOR (3 downto 0);
        mc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        mc_ce0 : OUT STD_LOGIC;
        mc_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        v_72_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        v_72_out_ap_vld : OUT STD_LOGIC;
        u_46_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        u_46_out_ap_vld : OUT STD_LOGIC;
        t_30_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_30_out_ap_vld : OUT STD_LOGIC;
        grp_fu_901_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_901_p_ce : OUT STD_LOGIC;
        grp_fu_905_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_905_p_ce : OUT STD_LOGIC;
        grp_fu_909_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_909_p_ce : OUT STD_LOGIC;
        grp_fu_913_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_913_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190 : component sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_180_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start,
        ap_done => grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done,
        ap_idle => grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_idle,
        ap_ready => grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_ready,
        mc_address0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_address0,
        mc_ce0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_ce0,
        mc_we0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_we0,
        mc_d0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_d0,
        zext_ln181 => tmp_s_reg_755,
        mc_offset => mc_offset);

    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199 : component sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_185_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start,
        ap_done => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done,
        ap_idle => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_idle,
        ap_ready => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_ready,
        v_025 => v_025_fu_78,
        u_024 => u_024_fu_74,
        i_11 => trunc_ln184_reg_775,
        add_ln185 => add_ln185_reg_783,
        mc_offset => mc_offset,
        mc_address0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_address0,
        mc_ce0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_ce0,
        mc_q0 => mc_q0,
        empty => trunc_ln184_reg_775,
        v_68_out => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out,
        v_68_out_ap_vld => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out_ap_vld,
        u_54_out => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out,
        u_54_out_ap_vld => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out_ap_vld,
        t_out => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out,
        t_out_ap_vld => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out_ap_vld,
        grp_fu_901_p_din0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din0,
        grp_fu_901_p_din1 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din1,
        grp_fu_901_p_dout0 => grp_fu_901_p2,
        grp_fu_901_p_ce => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_ce,
        grp_fu_905_p_din0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din0,
        grp_fu_905_p_din1 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din1,
        grp_fu_905_p_dout0 => grp_fu_905_p2,
        grp_fu_905_p_ce => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_ce,
        grp_fu_909_p_din0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din0,
        grp_fu_909_p_din1 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din1,
        grp_fu_909_p_dout0 => grp_fu_909_p2,
        grp_fu_909_p_ce => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_ce,
        grp_fu_913_p_din0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din0,
        grp_fu_913_p_din1 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din1,
        grp_fu_913_p_dout0 => grp_fu_913_p2,
        grp_fu_913_p_ce => grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_ce);

    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216 : component sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_206_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start,
        ap_done => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done,
        ap_idle => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_idle,
        ap_ready => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_ready,
        indvars_iv => trunc_ln202_reg_870,
        v_56 => v_56_load_2_reg_865,
        u => u_fu_110,
        sub66 => sub66_reg_852,
        zext_ln181 => tmp_s_reg_755,
        mc_address0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_address0,
        mc_ce0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_ce0,
        mc_q0 => mc_q0,
        empty => trunc_ln202_8_reg_875,
        v_72_out => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out,
        v_72_out_ap_vld => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out_ap_vld,
        u_46_out => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out,
        u_46_out_ap_vld => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out_ap_vld,
        t_30_out => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out,
        t_30_out_ap_vld => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out_ap_vld,
        grp_fu_901_p_din0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din0,
        grp_fu_901_p_din1 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din1,
        grp_fu_901_p_dout0 => grp_fu_901_p2,
        grp_fu_901_p_ce => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_ce,
        grp_fu_905_p_din0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din0,
        grp_fu_905_p_din1 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din1,
        grp_fu_905_p_dout0 => grp_fu_905_p2,
        grp_fu_905_p_ce => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_ce,
        grp_fu_909_p_din0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din0,
        grp_fu_909_p_din1 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din1,
        grp_fu_909_p_dout0 => grp_fu_909_p2,
        grp_fu_909_p_ce => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_ce,
        grp_fu_913_p_din0 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din0,
        grp_fu_913_p_din1 => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din1,
        grp_fu_913_p_dout0 => grp_fu_913_p2,
        grp_fu_913_p_ce => grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_ce);

    mul_32ns_32ns_64_2_1_U474 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_901_p0,
        din1 => grp_fu_901_p1,
        ce => grp_fu_901_ce,
        dout => grp_fu_901_p2);

    mul_32ns_32ns_64_2_1_U475 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_905_p0,
        din1 => grp_fu_905_p1,
        ce => grp_fu_905_ce,
        dout => grp_fu_905_p2);

    mul_32ns_32ns_64_2_1_U476 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_909_p0,
        din1 => grp_fu_909_p1,
        ce => grp_fu_909_ce,
        dout => grp_fu_909_p2);

    mul_32ns_32ns_64_2_1_U477 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_913_p0,
        din1 => grp_fu_913_p1,
        ce => grp_fu_913_ce,
        dout => grp_fu_913_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_ready = ap_const_logic_1)) then 
                    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln184_fu_288_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_ready = ap_const_logic_1)) then 
                    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_ready = ap_const_logic_1)) then 
                    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_288_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                count_fu_106 <= ap_const_lv32_3;
            elsif (((icmp_ln202_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                count_fu_106 <= count_7_fu_498_p3;
            end if; 
        end if;
    end process;

    i_11_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_11_fu_70 <= ap_const_lv4_0;
            elsif (((icmp_ln184_fu_288_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_11_fu_70 <= add_ln184_fu_294_p2;
            end if; 
        end if;
    end process;

    i_12_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_288_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_12_fu_122 <= ap_const_lv4_8;
            elsif (((icmp_ln202_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_12_fu_122 <= add_ln202_fu_512_p2;
            end if; 
        end if;
    end process;

    indvars_iv_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_288_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                indvars_iv_fu_118 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvars_iv_fu_118 <= add_ln202_6_fu_544_p2;
            end if; 
        end if;
    end process;

    u_024_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                u_024_fu_74 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                u_024_fu_74 <= u_66_reg_838;
            end if; 
        end if;
    end process;

    u_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_288_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                u_fu_110 <= u_024_fu_74;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                u_fu_110 <= t_reg_896;
            end if; 
        end if;
    end process;

    v_025_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                v_025_fu_78 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                v_025_fu_78 <= v_74_fu_409_p2;
            end if; 
        end if;
    end process;

    v_56_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_288_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                v_56_fu_114 <= v_025_fu_78;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                v_56_fu_114 <= tempReg_fu_606_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln185_reg_783 <= add_ln185_fu_310_p2;
                trunc_ln184_reg_775 <= trunc_ln184_fu_300_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                i_16_reg_843 <= i_12_fu_122;
                sub66_reg_852 <= sub66_fu_506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    mc_addr_reg_761(3) <= zext_ln223_fu_272_p1(4 - 1 downto 0)(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then
                reg_237 <= ma_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                t_reg_896 <= t_fu_656_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    tmp_s_reg_755(3) <= tmp_s_fu_241_p3(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                trunc_ln202_8_reg_875 <= trunc_ln202_8_fu_540_p1;
                trunc_ln202_reg_870 <= trunc_ln202_fu_535_p1;
                v_56_load_2_reg_865 <= v_56_fu_114;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                u_66_reg_838 <= u_66_fu_459_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                v_69_reg_831 <= v_69_fu_354_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                v_72_reg_889 <= v_72_fu_562_p2;
            end if;
        end if;
    end process;
    tmp_s_reg_755(2 downto 0) <= "000";
    mc_addr_reg_761(2 downto 0) <= "111";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done, icmp_ln184_fu_288_p2, icmp_ln202_fu_477_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln184_fu_288_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln202_fu_477_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln184_fu_294_p2 <= std_logic_vector(unsigned(i_11_fu_70) + unsigned(ap_const_lv4_1));
    add_ln185_fu_310_p2 <= std_logic_vector(unsigned(zext_ln185_7_fu_306_p1) + unsigned(ap_const_lv4_E));
    add_ln202_6_fu_544_p2 <= std_logic_vector(unsigned(indvars_iv_fu_118) + unsigned(ap_const_lv4_1));
    add_ln202_fu_512_p2 <= std_logic_vector(unsigned(i_12_fu_122) + unsigned(ap_const_lv4_1));
    add_ln204_fu_492_p2 <= std_logic_vector(unsigned(count_fu_106) + unsigned(ap_const_lv32_FFFFFFFF));
    and_ln105_7_fu_638_p2 <= (xor_ln105_6_fu_630_p3 and grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out);
    and_ln105_fu_441_p2 <= (xor_ln105_s_fu_433_p3 and grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done)
    begin
        if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done)
    begin
        if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done)
    begin
        if ((grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bit_sel1_fu_415_p3 <= v_74_fu_409_p2(63 downto 63);
    bit_sel7_fu_612_p3 <= tempReg_fu_606_p2(63 downto 63);
    carry_37_fu_447_p3 <= and_ln105_fu_441_p2(63 downto 63);
    carry_38_fu_594_p3 <= xor_ln105_132_fu_589_p2(63 downto 63);
    carry_39_fu_644_p3 <= and_ln105_7_fu_638_p2(63 downto 63);
    carry_fu_397_p3 <= xor_ln105_128_fu_392_p2(63 downto 63);
    count_7_fu_498_p3 <= 
        add_ln204_fu_492_p2 when (icmp_ln203_fu_486_p2(0) = '1') else 
        ap_const_lv32_0;

    grp_fu_901_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_ce, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_901_ce <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_901_ce <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_ce;
        else 
            grp_fu_901_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_901_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din0, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_901_p0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_901_p0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din0;
        else 
            grp_fu_901_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_901_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din1, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_901_p1 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_901_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_901_p1 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_901_p_din1;
        else 
            grp_fu_901_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_905_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_ce, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_905_ce <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_905_ce <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_ce;
        else 
            grp_fu_905_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_905_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din0, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_905_p0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_905_p0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din0;
        else 
            grp_fu_905_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_905_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din1, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_905_p1 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_905_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_905_p1 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_905_p_din1;
        else 
            grp_fu_905_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_909_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_ce, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_909_ce <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_909_ce <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_ce;
        else 
            grp_fu_909_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_909_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din0, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_909_p0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_909_p0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din0;
        else 
            grp_fu_909_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_909_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din1, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_909_p1 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_909_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_909_p1 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_909_p_din1;
        else 
            grp_fu_909_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_913_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_ce, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_913_ce <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_913_ce <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_ce;
        else 
            grp_fu_913_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_913_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din0, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_913_p0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_913_p0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din0;
        else 
            grp_fu_913_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_913_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din1, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_913_p1 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_grp_fu_913_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_913_p1 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_grp_fu_913_p_din1;
        else 
            grp_fu_913_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg;
    grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg;
    grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg;
    icmp_ln184_fu_288_p2 <= "1" when (i_11_fu_70 = ap_const_lv4_8) else "0";
    icmp_ln202_fu_477_p2 <= "1" when (i_12_fu_122 = ap_const_lv4_F) else "0";
    icmp_ln203_fu_486_p2 <= "0" when (count_fu_106 = ap_const_lv32_0) else "1";
    ma_address0 <= ma_address0_local;

    ma_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10, zext_ln185_fu_347_p1, zext_ln214_fu_555_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ma_address0_local <= zext_ln214_fu_555_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ma_address0_local <= ap_const_lv32_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ma_address0_local <= zext_ln185_fu_347_p1(4 - 1 downto 0);
        else 
            ma_address0_local <= "XXXX";
        end if; 
    end process;

    ma_ce0 <= ma_ce0_local;

    ma_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_done = ap_const_logic_1)))) then 
            ma_ce0_local <= ap_const_logic_1;
        else 
            ma_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    mc_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_address0, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_address0, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_address0, mc_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            mc_address0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            mc_address0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mc_address0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_address0;
        else 
            mc_address0 <= mc_address0_local;
        end if; 
    end process;


    mc_address0_local_assign_proc : process(mc_addr_reg_761, ap_CS_fsm_state6, ap_CS_fsm_state12, zext_ln196_fu_366_p1, zext_ln217_fu_668_p1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            mc_address0_local <= mc_addr_reg_761;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            mc_address0_local <= zext_ln217_fu_668_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mc_address0_local <= zext_ln196_fu_366_p1(4 - 1 downto 0);
        else 
            mc_address0_local <= "XXXX";
        end if; 
    end process;


    mc_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_ce0, grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_ce0, grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_ce0, mc_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            mc_ce0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_mc_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            mc_ce0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_mc_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mc_ce0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_ce0;
        else 
            mc_ce0 <= mc_ce0_local;
        end if; 
    end process;


    mc_ce0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            mc_ce0_local <= ap_const_logic_1;
        else 
            mc_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    mc_d0_assign_proc : process(ap_CS_fsm_state2, grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_d0, mc_d0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mc_d0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_d0;
        else 
            mc_d0 <= mc_d0_local;
        end if; 
    end process;


    mc_d0_local_assign_proc : process(v_69_reg_831, ap_CS_fsm_state6, v_72_reg_889, ap_CS_fsm_state12, ap_CS_fsm_state15, v_fu_682_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            mc_d0_local <= v_fu_682_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            mc_d0_local <= v_72_reg_889;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mc_d0_local <= v_69_reg_831;
        else 
            mc_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mc_we0_assign_proc : process(ap_CS_fsm_state2, grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_we0, mc_we0_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mc_we0 <= grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_mc_we0;
        else 
            mc_we0 <= (mc_we0_out or ap_const_logic_0);
        end if; 
    end process;


    mc_we0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            mc_we0_local <= ap_const_logic_1;
        else 
            mc_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    mc_we0_out <= mc_we0_local;
    or_ln105_23_fu_583_p2 <= (xor_ln105_131_fu_578_p2 or xor_ln105_130_fu_574_p2);
    or_ln105_fu_386_p2 <= (xor_ln105_fu_377_p2 or xor_ln105_127_fu_381_p2);
    sub66_fu_506_p2 <= std_logic_vector(unsigned(ap_const_lv32_8) - unsigned(count_7_fu_498_p3));
    t_fu_656_p2 <= std_logic_vector(unsigned(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_t_30_out) + unsigned(zext_ln105_39_fu_652_p1));
    tempReg_fu_606_p2 <= std_logic_vector(unsigned(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_u_46_out) + unsigned(zext_ln105_38_fu_602_p1));
    tmp_77_fu_265_p3 <= (mc_offset & ap_const_lv3_7);
    tmp_78_fu_360_p3 <= (mc_offset & trunc_ln184_reg_775);
    tmp_79_fu_662_p3 <= (mc_offset & trunc_ln202_8_reg_875);
    tmp_s_fu_241_p3 <= (mc_offset & ap_const_lv3_0);
    trunc_ln105_25_fu_626_p1 <= tempReg_fu_606_p2(63 - 1 downto 0);
    trunc_ln105_fu_429_p1 <= v_74_fu_409_p2(63 - 1 downto 0);
    trunc_ln184_fu_300_p1 <= i_11_fu_70(3 - 1 downto 0);
    trunc_ln202_8_fu_540_p1 <= i_16_reg_843(3 - 1 downto 0);
    trunc_ln202_fu_535_p1 <= indvars_iv_fu_118(3 - 1 downto 0);
    u_66_fu_459_p2 <= std_logic_vector(unsigned(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_t_out) + unsigned(zext_ln105_37_fu_455_p1));
    v_69_fu_354_p2 <= std_logic_vector(unsigned(ma_q0) + unsigned(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out));
    v_72_fu_562_p2 <= std_logic_vector(unsigned(ma_q0) + unsigned(grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out));
    v_74_fu_409_p2 <= std_logic_vector(unsigned(grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_u_54_out) + unsigned(zext_ln105_fu_405_p1));
    v_fu_682_p2 <= std_logic_vector(unsigned(reg_237) + unsigned(v_56_fu_114));
    xor_ln105_127_fu_381_p2 <= (reg_237 xor grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out);
    xor_ln105_128_fu_392_p2 <= (v_69_reg_831 xor or_ln105_fu_386_p2);
    xor_ln105_129_fu_423_p2 <= (bit_sel1_fu_415_p3 xor ap_const_lv1_1);
    xor_ln105_130_fu_574_p2 <= (v_72_reg_889 xor grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out);
    xor_ln105_131_fu_578_p2 <= (reg_237 xor grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_v_72_out);
    xor_ln105_132_fu_589_p2 <= (v_72_reg_889 xor or_ln105_23_fu_583_p2);
    xor_ln105_133_fu_620_p2 <= (bit_sel7_fu_612_p3 xor ap_const_lv1_1);
    xor_ln105_6_fu_630_p3 <= (xor_ln105_133_fu_620_p2 & trunc_ln105_25_fu_626_p1);
    xor_ln105_fu_377_p2 <= (v_69_reg_831 xor grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_v_68_out);
    xor_ln105_s_fu_433_p3 <= (xor_ln105_129_fu_423_p2 & trunc_ln105_fu_429_p1);
    zext_ln105_37_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_37_fu_447_p3),64));
    zext_ln105_38_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_38_fu_594_p3),64));
    zext_ln105_39_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_39_fu_644_p3),64));
    zext_ln105_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_397_p3),64));
    zext_ln185_7_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln184_fu_300_p1),4));
    zext_ln185_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln184_reg_775),32));
    zext_ln196_fu_366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_fu_360_p3),32));
    zext_ln214_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_16_reg_843),32));
    zext_ln217_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_662_p3),32));
    zext_ln223_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_fu_265_p3),32));
end behav;
