Fitter Status : Successful - Sat Apr 13 18:15:02 2024
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : basics_of_verilog
Top-level Entity Name : arithmetic
Family : Cyclone V
Device : 5CSXFC6D6F31A7
Timing Models : Final
Logic utilization (in ALMs) : 118 / 41,910 ( < 1 % )
Total registers : 0
Total pins : 36 / 499 ( 7 % )
Total virtual pins : 0
Total block memory bits : 0 / 5,662,720 ( 0 % )
Total RAM Blocks : 0 / 553 ( 0 % )
Total DSP Blocks : 1 / 112 ( < 1 % )
Total HSSI RX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 9 ( 0 % )
Total HSSI TX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA TX Serializers : 0 / 9 ( 0 % )
Total PLLs : 0 / 15 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
