// Seed: 821181351
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3
);
  wor id_5 = 1;
  assign id_1 = 1;
  wire id_6;
  assign id_5 = id_2;
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input wand id_2,
    output wand id_3,
    output tri id_4,
    input tri0 id_5,
    output wire id_6,
    input supply1 id_7,
    input wand id_8,
    input wand id_9,
    input supply0 id_10,
    output logic id_11,
    input tri1 id_12,
    input wire id_13,
    input wor id_14,
    input wire id_15
);
  id_17 :
  assert property (@(posedge id_15) id_7)
  else begin
    id_11 <= 1'b0;
  end
  module_0(
      id_0, id_17, id_13, id_5
  );
  wire id_18;
  wire id_19;
  assign id_6 = 1;
  id_20(
      .id_0(1), .id_1()
  );
endmodule
