[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder|FullAdder",
    "duplicate":"~Adder|Adder/FullAdder:FullAdder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder|FullAdder_1",
    "duplicate":"~Adder|Adder/FullAdder_1:FullAdder",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder|FullAdder_2",
    "duplicate":"~Adder|Adder/FullAdder_2:FullAdder",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder|FullAdder_3",
    "duplicate":"~Adder|Adder/FullAdder_3:FullAdder",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Adder_build"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder|Adder>io_Sum",
    "sources":[
      "~Adder|Adder>io_A",
      "~Adder|Adder>io_B",
      "~Adder|Adder>io_Cin"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder|Adder>io_Cout",
    "sources":[
      "~Adder|Adder>io_A",
      "~Adder|Adder>io_B",
      "~Adder|Adder>io_Cin"
    ]
  }
]