#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Apr  5 20:32:08 2021
# Process ID: 11910
# Current directory: /home/pablo/Documentos/Especialización/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion
# Command line: vivado
# Log file: /home/pablo/Documentos/Especialización/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/vivado.log
# Journal file: /home/pablo/Documentos/Especialización/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/vivado.jou
#-----------------------------------------------------------
start_gui
create_project {8 barrel SR} {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR} -part xc7a12ticsg325-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
set_property target_language VHDL [current_project]
add_files -norecurse -scan_for_includes /home/pablo/Documentos/Especialización/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/fuentes/barrel_shifter_4b.vhd
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/pablo/Documentos/Especialización/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/fuentes/barrel_shifter_4b_tb.vhd
import_files -fileset sim_1 -norecurse /home/pablo/Documentos/Especialización/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/fuentes/barrel_shifter_4b_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'barrel_shifter_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj barrel_shifter_4b_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity barrel_shifter_4b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sim_1/imports/fuentes/barrel_shifter_4b_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity barrel_shifter_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 083b530bc9194a21ada49421891601d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot barrel_shifter_4b_tb_behav xil_defaultlib.barrel_shifter_4b_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture barrel_shifter_4b_arq of entity xil_defaultlib.barrel_shifter_4b [barrel_shifter_4b_default]
Compiling architecture barrel_shifter_4b_tb_arq of entity xil_defaultlib.barrel_shifter_4b_tb
Built simulation snapshot barrel_shifter_4b_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 -notrace
couldn't read file "/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  5 20:33:48 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "barrel_shifter_4b_tb_behav -key {Behavioral:sim_1:Functional:barrel_shifter_4b_tb} -tclbatch {barrel_shifter_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source barrel_shifter_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'barrel_shifter_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6244.566 ; gain = 76.609 ; free physical = 314 ; free virtual = 3943
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sim_1/imports/fuentes/barrel_shifter_4b_tb.vhd} 31
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 39
remove_bps -file {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} -line 39
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 39
remove_bps -file {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} -line 39
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 40
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 42
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 43
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 46
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 47
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 48
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 51
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 54
add_bp {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.srcs/sources_1/imports/fuentes/barrel_shifter_4b.vhd} 55
run all
run all
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'barrel_shifter_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj barrel_shifter_4b_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 083b530bc9194a21ada49421891601d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot barrel_shifter_4b_tb_behav xil_defaultlib.barrel_shifter_4b_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "barrel_shifter_4b_tb_behav -key {Behavioral:sim_1:Functional:barrel_shifter_4b_tb} -tclbatch {barrel_shifter_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project {/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'barrel_shifter_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj barrel_shifter_4b_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 083b530bc9194a21ada49421891601d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot barrel_shifter_4b_tb_behav xil_defaultlib.barrel_shifter_4b_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8 barrel SR/8 barrel SR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "barrel_shifter_4b_tb_behav -key {Behavioral:sim_1:Functional:barrel_shifter_4b_tb} -tclbatch {barrel_shifter_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/8_barrel_shifter_4b_2da_aprox/simulacion/8' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  5 20:38:08 2021...
