$date
	Mon Sep 16 17:15:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2_1_tb $end
$var wire 8 ! y_out [7:0] $end
$var reg 8 " a_i [7:0] $end
$var reg 8 # b_i [7:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 8 % a_i [7:0] $end
$var wire 8 & b_i [7:0] $end
$var wire 1 $ sel $end
$var wire 8 ' y [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b11111111 '
b11111111 &
b0 %
0$
b11111111 #
b0 "
b11111111 !
$end
#5
b1000000 !
b1000000 '
b1000000 #
b1000000 &
b10010010 "
b10010010 %
#10
b100 !
b100 '
1$
b110001 #
b110001 &
b100 "
b100 %
b1 (
#15
b10000110 !
b10000110 '
b11000110 #
b11000110 &
b10000110 "
b10000110 %
b10 (
#20
b110010 !
b110010 '
b1001 #
b1001 &
b110010 "
b110010 %
b11 (
#25
b10000000 !
b10000000 '
b10000110 #
b10000110 &
b10000000 "
b10000000 %
b100 (
#30
b10111011 !
b10111011 '
b10011110 #
b10011110 &
b10111011 "
b10111011 %
b101 (
#35
b11110110 !
b11110110 '
b11000110 #
b11000110 &
b11110110 "
b11110110 %
b110 (
#40
b1100011 !
b1100011 '
0$
b1100011 #
b1100011 &
b11111100 "
b11111100 %
b111 (
#45
b1100010 !
b1100010 '
1$
b1010101 #
b1010101 &
b1100010 "
b1100010 %
b1000 (
#50
b11110010 !
b11110010 '
b111011 #
b111011 &
b11110010 "
b11110010 %
b1001 (
#55
b11000111 !
b11000111 '
0$
b11000111 #
b11000111 &
b1001 "
b1001 %
b1010 (
#60
b1011 (
