$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 ' clk $end
  $var wire 1 ( reset_n $end
  $var wire 1 ) cs_n $end
  $var wire 1 * rd_n $end
  $var wire 1 + wr_n $end
  $var wire 2 , addr [1:0] $end
  $var wire 8 - data [7:0] $end
  $scope module i8255 $end
   $var wire 1 ' clk $end
   $var wire 1 ( reset_n $end
   $var wire 1 ) cs_n $end
   $var wire 1 * rd_n $end
   $var wire 1 + wr_n $end
   $var wire 2 , addr [1:0] $end
   $var wire 8 - data [7:0] $end
   $var wire 8 # port_a [7:0] $end
   $var wire 8 $ port_b [7:0] $end
   $var wire 8 % port_c [7:0] $end
   $var wire 8 & control_reg [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000 $
b00000000 %
b00000000 &
0'
0(
1)
1*
1+
b00 ,
b00000000 -
#10
b10011011 &
1'
#20
0'
#30
1'
1(
#40
0'
#50
1'
0)
0+
#60
0'
#70
1'
0*
1+
#80
0'
