# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = work

# Define path to each design unit
WORK__vio_sync_out32 = $(LIB_WORK)/vio_sync_out32/_primary.dat
WORK__vio_async_in96 = $(LIB_WORK)/vio_async_in96/_primary.dat
WORK__vio_async_in192 = $(LIB_WORK)/vio_async_in192/_primary.dat
WORK__vio_async_in100 = $(LIB_WORK)/vio_async_in100/_primary.dat
WORK__UATransmit = $(LIB_WORK)/@u@a@transmit/_primary.dat
WORK__UART = $(LIB_WORK)/@u@a@r@t/_primary.dat
WORK__UAReceive = $(LIB_WORK)/@u@a@receive/_primary.dat
WORK__RequestController = $(LIB_WORK)/@request@controller/_primary.dat
WORK__RegFileTestbench = $(LIB_WORK)/@reg@file@testbench/_primary.dat
WORK__RegFile = $(LIB_WORK)/@reg@file/_primary.dat
WORK__PC = $(LIB_WORK)/@p@c/_primary.dat
WORK__mt4htf3264hy = $(LIB_WORK)/mt4htf3264hy/_primary.dat
WORK__MmultTestbench = $(LIB_WORK)/@mmult@testbench/_primary.dat
WORK__ml505top = $(LIB_WORK)/ml505top/_primary.dat
WORK__MIPS150 = $(LIB_WORK)/@m@i@p@s150/_primary.dat
WORK__mig_wdf = $(LIB_WORK)/mig_wdf/_primary.dat
WORK__mig_v3_61 = $(LIB_WORK)/mig_v3_61/_primary.dat
WORK__mig_rdf = $(LIB_WORK)/mig_rdf/_primary.dat
WORK__mig_af = $(LIB_WORK)/mig_af/_primary.dat
WORK__Memory150TestBench = $(LIB_WORK)/@memory150@test@bench/_primary.dat
WORK__Memory150 = $(LIB_WORK)/@memory150/_primary.dat
WORK__IORegister = $(LIB_WORK)/@i@o@register/_primary.dat
WORK__imem_blk_ram = $(LIB_WORK)/imem_blk_ram/_primary.dat
WORK__IFControl = $(LIB_WORK)/@i@f@control/_primary.dat
WORK__icon4 = $(LIB_WORK)/icon4/_primary.dat
WORK__Hazard = $(LIB_WORK)/@hazard/_primary.dat
WORK__glbl = $(LIB_WORK)/glbl/_primary.dat
WORK__EchoTestbenchCaches = $(LIB_WORK)/@echo@testbench@caches/_primary.dat
WORK__EchoTestbench = $(LIB_WORK)/@echo@testbench/_primary.dat
WORK__dmem_blk_ram = $(LIB_WORK)/dmem_blk_ram/_primary.dat
WORK__ddr2_usr_wr = $(LIB_WORK)/ddr2_usr_wr/_primary.dat
WORK__ddr2_usr_top = $(LIB_WORK)/ddr2_usr_top/_primary.dat
WORK__ddr2_usr_rd = $(LIB_WORK)/ddr2_usr_rd/_primary.dat
WORK__ddr2_usr_addr_fifo = $(LIB_WORK)/ddr2_usr_addr_fifo/_primary.dat
WORK__ddr2_top = $(LIB_WORK)/ddr2_top/_primary.dat
WORK__ddr2_tb_top = $(LIB_WORK)/ddr2_tb_top/_primary.dat
WORK__ddr2_tb_test_gen = $(LIB_WORK)/ddr2_tb_test_gen/_primary.dat
WORK__ddr2_tb_test_data_gen = $(LIB_WORK)/ddr2_tb_test_data_gen/_primary.dat
WORK__ddr2_tb_test_cmp = $(LIB_WORK)/ddr2_tb_test_cmp/_primary.dat
WORK__ddr2_tb_test_addr_gen = $(LIB_WORK)/ddr2_tb_test_addr_gen/_primary.dat
WORK__ddr2_phy_write = $(LIB_WORK)/ddr2_phy_write/_primary.dat
WORK__ddr2_phy_top = $(LIB_WORK)/ddr2_phy_top/_primary.dat
WORK__ddr2_phy_io = $(LIB_WORK)/ddr2_phy_io/_primary.dat
WORK__ddr2_phy_init = $(LIB_WORK)/ddr2_phy_init/_primary.dat
WORK__ddr2_phy_dqs_iob = $(LIB_WORK)/ddr2_phy_dqs_iob/_primary.dat
WORK__ddr2_phy_dq_iob = $(LIB_WORK)/ddr2_phy_dq_iob/_primary.dat
WORK__ddr2_phy_dm_iob = $(LIB_WORK)/ddr2_phy_dm_iob/_primary.dat
WORK__ddr2_phy_ctl_io = $(LIB_WORK)/ddr2_phy_ctl_io/_primary.dat
WORK__ddr2_phy_calib = $(LIB_WORK)/ddr2_phy_calib/_primary.dat
WORK__ddr2_model = $(LIB_WORK)/ddr2_model/_primary.dat
WORK__ddr2_mem_if_top = $(LIB_WORK)/ddr2_mem_if_top/_primary.dat
WORK__ddr2_infrastructure = $(LIB_WORK)/ddr2_infrastructure/_primary.dat
WORK__ddr2_idelay_ctrl = $(LIB_WORK)/ddr2_idelay_ctrl/_primary.dat
WORK__ddr2_ctrl = $(LIB_WORK)/ddr2_ctrl/_primary.dat
WORK__Datapath = $(LIB_WORK)/@datapath/_primary.dat
WORK__ControlTestbench = $(LIB_WORK)/@control@testbench/_primary.dat
WORK__Control = $(LIB_WORK)/@control/_primary.dat
WORK__chipscope_icon = $(LIB_WORK)/chipscope_icon/_primary.dat
WORK__CacheTestBench = $(LIB_WORK)/@cache@test@bench/_primary.dat
WORK__cache_tag_blk_ram = $(LIB_WORK)/cache_tag_blk_ram/_primary.dat
WORK__cache_data_blk_ram = $(LIB_WORK)/cache_data_blk_ram/_primary.dat
WORK__Cache = $(LIB_WORK)/@cache/_primary.dat
WORK__Branch_module = $(LIB_WORK)/@branch_module/_primary.dat
WORK__BiosTestbench = $(LIB_WORK)/@bios@testbench/_primary.dat
WORK__bios_mem = $(LIB_WORK)/bios_mem/_primary.dat
WORK__asmTestbench = $(LIB_WORK)/asm@testbench/_primary.dat
WORK__ALUdec = $(LIB_WORK)/@a@l@udec/_primary.dat
WORK__ALU = $(LIB_WORK)/@a@l@u/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__vio_sync_out32) \
    $(WORK__vio_async_in96) \
    $(WORK__vio_async_in192) \
    $(WORK__vio_async_in100) \
    $(WORK__UATransmit) \
    $(WORK__UART) \
    $(WORK__UAReceive) \
    $(WORK__RequestController) \
    $(WORK__RegFileTestbench) \
    $(WORK__RegFile) \
    $(WORK__PC) \
    $(WORK__mt4htf3264hy) \
    $(WORK__MmultTestbench) \
    $(WORK__ml505top) \
    $(WORK__MIPS150) \
    $(WORK__mig_wdf) \
    $(WORK__mig_v3_61) \
    $(WORK__mig_rdf) \
    $(WORK__mig_af) \
    $(WORK__Memory150TestBench) \
    $(WORK__Memory150) \
    $(WORK__IORegister) \
    $(WORK__imem_blk_ram) \
    $(WORK__IFControl) \
    $(WORK__icon4) \
    $(WORK__Hazard) \
    $(WORK__glbl) \
    $(WORK__EchoTestbenchCaches) \
    $(WORK__EchoTestbench) \
    $(WORK__dmem_blk_ram) \
    $(WORK__ddr2_usr_wr) \
    $(WORK__ddr2_usr_top) \
    $(WORK__ddr2_usr_rd) \
    $(WORK__ddr2_usr_addr_fifo) \
    $(WORK__ddr2_top) \
    $(WORK__ddr2_tb_top) \
    $(WORK__ddr2_tb_test_gen) \
    $(WORK__ddr2_tb_test_data_gen) \
    $(WORK__ddr2_tb_test_cmp) \
    $(WORK__ddr2_tb_test_addr_gen) \
    $(WORK__ddr2_phy_write) \
    $(WORK__ddr2_phy_top) \
    $(WORK__ddr2_phy_io) \
    $(WORK__ddr2_phy_init) \
    $(WORK__ddr2_phy_dqs_iob) \
    $(WORK__ddr2_phy_dq_iob) \
    $(WORK__ddr2_phy_dm_iob) \
    $(WORK__ddr2_phy_ctl_io) \
    $(WORK__ddr2_phy_calib) \
    $(WORK__ddr2_model) \
    $(WORK__ddr2_mem_if_top) \
    $(WORK__ddr2_infrastructure) \
    $(WORK__ddr2_idelay_ctrl) \
    $(WORK__ddr2_ctrl) \
    $(WORK__Datapath) \
    $(WORK__ControlTestbench) \
    $(WORK__Control) \
    $(WORK__chipscope_icon) \
    $(WORK__CacheTestBench) \
    $(WORK__cache_tag_blk_ram) \
    $(WORK__cache_data_blk_ram) \
    $(WORK__Cache) \
    $(WORK__Branch_module) \
    $(WORK__BiosTestbench) \
    $(WORK__bios_mem) \
    $(WORK__asmTestbench) \
    $(WORK__ALUdec) \
    $(WORK__ALU)

$(WORK__ALU) \
$(WORK__ALUdec) \
$(WORK__asmTestbench) \
$(WORK__bios_mem) \
$(WORK__BiosTestbench) \
$(WORK__Branch_module) \
$(WORK__Cache) \
$(WORK__cache_data_blk_ram) \
$(WORK__cache_tag_blk_ram) \
$(WORK__CacheTestBench) \
$(WORK__chipscope_icon) \
$(WORK__Control) \
$(WORK__ControlTestbench) \
$(WORK__Datapath) \
$(WORK__ddr2_ctrl) \
$(WORK__ddr2_idelay_ctrl) \
$(WORK__ddr2_infrastructure) \
$(WORK__ddr2_mem_if_top) \
$(WORK__ddr2_model) \
$(WORK__ddr2_phy_calib) \
$(WORK__ddr2_phy_ctl_io) \
$(WORK__ddr2_phy_dm_iob) \
$(WORK__ddr2_phy_dq_iob) \
$(WORK__ddr2_phy_dqs_iob) \
$(WORK__ddr2_phy_init) \
$(WORK__ddr2_phy_io) \
$(WORK__ddr2_phy_top) \
$(WORK__ddr2_phy_write) \
$(WORK__ddr2_tb_test_addr_gen) \
$(WORK__ddr2_tb_test_cmp) \
$(WORK__ddr2_tb_test_data_gen) \
$(WORK__ddr2_tb_test_gen) \
$(WORK__ddr2_tb_top) \
$(WORK__ddr2_top) \
$(WORK__ddr2_usr_addr_fifo) \
$(WORK__ddr2_usr_rd) \
$(WORK__ddr2_usr_top) \
$(WORK__ddr2_usr_wr) \
$(WORK__dmem_blk_ram) \
$(WORK__EchoTestbench) \
$(WORK__EchoTestbenchCaches) \
$(WORK__glbl) \
$(WORK__Hazard) \
$(WORK__icon4) \
$(WORK__IFControl) \
$(WORK__imem_blk_ram) \
$(WORK__IORegister) \
$(WORK__Memory150) \
$(WORK__Memory150TestBench) \
$(WORK__mig_af) \
$(WORK__mig_rdf) \
$(WORK__mig_v3_61) \
$(WORK__mig_wdf) \
$(WORK__MIPS150) \
$(WORK__ml505top) \
$(WORK__MmultTestbench) \
$(WORK__mt4htf3264hy) \
$(WORK__PC) \
$(WORK__RegFile) \
$(WORK__RegFileTestbench) \
$(WORK__RequestController) \
$(WORK__UAReceive) \
$(WORK__UART) \
$(WORK__UATransmit) \
$(WORK__vio_async_in100) \
$(WORK__vio_async_in192) \
$(WORK__vio_async_in96) \
$(WORK__vio_sync_out32) : ../../src/mig_v3_61/ddr2_chipscope.v ../../src/UATransmit.v \
		 ../../src/util.vh ../../src/UART.v ../../src/UAReceive.v \
		 ../../src/RequestController.v ../../src/RegFileTestbench.v \
		 ../../src/RegFile.v ../../src/pc.v ../../src/mig_v3_61/mt4htf3264hy.v \
		 ../../src/MmultTestbench.v ../../src/ml505top.v \
		 ../../src/MIPS150.v ../../src/mig_wdf/mig_wdf.v \
		 ../../src/mig_v3_61/mig_v3_61.v ../../src/mig_rdf/mig_rdf.v \
		 ../../src/mig_af/mig_af.v ../../src/Memory150TestBench.v \
		 ../../src/CacheTestTasks.vh ../../src/Memory150.v \
		 ../../src/IORegister.v ../../src/imem_blk_ram/imem_blk_ram.v \
		 ../../src/IFControl.v ../../src/Hazard.v ../../src/EchoTestbenchCaches.v \
		 ../../src/EchoTestbench.v ../../src/dmem_blk_ram/dmem_blk_ram.v \
		 ../../src/mig_v3_61/ddr2_usr_wr.v ../../src/mig_v3_61/ddr2_usr_top.v \
		 ../../src/mig_v3_61/ddr2_usr_rd.v ../../src/mig_v3_61/ddr2_usr_addr_fifo.v \
		 ../../src/mig_v3_61/ddr2_top.v ../../src/mig_v3_61/ddr2_tb_top.v \
		 ../../src/mig_v3_61/ddr2_tb_test_gen.v ../../src/mig_v3_61/ddr2_tb_test_data_gen.v \
		 ../../src/mig_v3_61/ddr2_tb_test_cmp.v ../../src/mig_v3_61/ddr2_tb_test_addr_gen.v \
		 ../../src/mig_v3_61/ddr2_phy_write.v ../../src/mig_v3_61/ddr2_phy_top.v \
		 ../../src/mig_v3_61/ddr2_phy_io.v ../../src/mig_v3_61/ddr2_phy_init.v \
		 ../../src/mig_v3_61/ddr2_phy_dqs_iob.v ../../src/mig_v3_61/ddr2_phy_dq_iob.v \
		 ../../src/mig_v3_61/ddr2_phy_dm_iob.v ../../src/mig_v3_61/ddr2_phy_ctl_io.v \
		 ../../src/mig_v3_61/ddr2_phy_calib.v ../../src/mig_v3_61/ddr2_model.v \
		 ../../src/mig_v3_61/ddr2_model_parameters.vh \
		 ../../src/mig_v3_61/ddr2_mem_if_top.v ../../src/mig_v3_61/ddr2_infrastructure.v \
		 ../../src/mig_v3_61/ddr2_idelay_ctrl.v ../../src/mig_v3_61/ddr2_ctrl.v \
		 ../../src/Datapath.v ../../src/Opcode.vh ../../src/ALUop.vh \
		 ../../src/ControlTestbench.v ../../src/Control.v \
		 ../../src/coregen/chipscope_icon.v ../../src/CacheTestBench.v \
		 ../../src/cache_tag_blk_ram/cache_tag_blk_ram.v \
		 ../../src/cache_data_blk_ram/cache_data_blk_ram.v \
		 ../../src/Cache.v ../../src/branch_module.v \
		 ../../src/BiosTestbench.v ../../src/bios_mem/bios_mem.v \
		 ../../src/asmTestbench.v ../../src/ALUdec.v \
		 ../../src/ALU.v
	$(VLOG) +acc -source -nocovercells +incdir+../../src+incdir+../../src/bios_mem+incdir+../../src/bios_mem/tmp+incdir+../../src/bios_mem/tmp/_xmsgs+incdir+../../src/cache_data_blk_ram+incdir+../../src/cache_data_blk_ram/tmp+incdir+../../src/cache_data_blk_ram/tmp/_xmsgs+incdir+../../src/cache_tag_blk_ram+incdir+../../src/cache_tag_blk_ram/tmp+incdir+../../src/cache_tag_blk_ram/tmp/_xmsgs+incdir+../../src/coregen+incdir+../../src/coregen/_xmsgs+incdir+../../src/coregen/chipscope_icon.constraints+incdir+../../src/coregen/tmp+incdir+../../src/coregen/tmp/_xmsgs+incdir+../../src/dmem_blk_ram+incdir+../../src/dmem_blk_ram/tmp+incdir+../../src/dmem_blk_ram/tmp/_xmsgs+incdir+../../src/imem_blk_ram+incdir+../../src/imem_blk_ram/tmp+incdir+../../src/imem_blk_ram/tmp/_xmsgs+incdir+../../src/mig_af+incdir+../../src/mig_af/tmp+incdir+../../src/mig_af/tmp/_xmsgs+incdir+../../src/mig_rdf+incdir+../../src/mig_rdf/tmp+incdir+../../src/mig_rdf/tmp/_xmsgs+incdir+../../src/mig_v3_61+incdir+../../src/mig_wdf+incdir+../../src/mig_wdf/tmp+incdir+../../src/mig_wdf/tmp/_xmsgs \
		 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF ../../src/mig_v3_61/ddr2_chipscope.v \
		 ../../src/UATransmit.v ../../src/UART.v ../../src/UAReceive.v \
		 ../../src/RequestController.v ../../src/RegFileTestbench.v \
		 ../../src/RegFile.v ../../src/pc.v ../../src/mig_v3_61/mt4htf3264hy.v \
		 ../../src/MmultTestbench.v ../../src/ml505top.v \
		 ../../src/MIPS150.v ../../src/mig_wdf/mig_wdf.v \
		 ../../src/mig_v3_61/mig_v3_61.v ../../src/mig_rdf/mig_rdf.v \
		 ../../src/mig_af/mig_af.v ../../src/Memory150TestBench.v \
		 ../../src/Memory150.v ../../src/IORegister.v \
		 ../../src/imem_blk_ram/imem_blk_ram.v ../../src/IFControl.v \
		 ../../src/Hazard.v ../../src/EchoTestbenchCaches.v \
		 ../../src/EchoTestbench.v ../../src/dmem_blk_ram/dmem_blk_ram.v \
		 ../../src/mig_v3_61/ddr2_usr_wr.v ../../src/mig_v3_61/ddr2_usr_top.v \
		 ../../src/mig_v3_61/ddr2_usr_rd.v ../../src/mig_v3_61/ddr2_usr_addr_fifo.v \
		 ../../src/mig_v3_61/ddr2_top.v ../../src/mig_v3_61/ddr2_tb_top.v \
		 ../../src/mig_v3_61/ddr2_tb_test_gen.v ../../src/mig_v3_61/ddr2_tb_test_data_gen.v \
		 ../../src/mig_v3_61/ddr2_tb_test_cmp.v ../../src/mig_v3_61/ddr2_tb_test_addr_gen.v \
		 ../../src/mig_v3_61/ddr2_phy_write.v ../../src/mig_v3_61/ddr2_phy_top.v \
		 ../../src/mig_v3_61/ddr2_phy_io.v ../../src/mig_v3_61/ddr2_phy_init.v \
		 ../../src/mig_v3_61/ddr2_phy_dqs_iob.v ../../src/mig_v3_61/ddr2_phy_dq_iob.v \
		 ../../src/mig_v3_61/ddr2_phy_dm_iob.v ../../src/mig_v3_61/ddr2_phy_ctl_io.v \
		 ../../src/mig_v3_61/ddr2_phy_calib.v ../../src/mig_v3_61/ddr2_model.v \
		 ../../src/mig_v3_61/ddr2_mem_if_top.v ../../src/mig_v3_61/ddr2_infrastructure.v \
		 ../../src/mig_v3_61/ddr2_idelay_ctrl.v ../../src/mig_v3_61/ddr2_ctrl.v \
		 ../../src/Datapath.v ../../src/ControlTestbench.v \
		 ../../src/Control.v ../../src/coregen/chipscope_icon.v \
		 ../../src/CacheTestBench.v ../../src/cache_tag_blk_ram/cache_tag_blk_ram.v \
		 ../../src/cache_data_blk_ram/cache_data_blk_ram.v \
		 ../../src/Cache.v ../../src/branch_module.v \
		 ../../src/BiosTestbench.v ../../src/bios_mem/bios_mem.v \
		 ../../src/asmTestbench.v ../../src/ALUdec.v \
		 ../../src/ALU.v

