<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /><span id="L277">277</span><br /><span id="L278">278</span><br /><span id="L279">279</span><br /><span id="L280">280</span><br /><span id="L281">281</span><br /><span id="L282">282</span><br /><span id="L283">283</span><br /><span id="L284">284</span><br /><span id="L285">285</span><br /><span id="L286">286</span><br /><span id="L287">287</span><br /><span id="L288">288</span><br /><span id="L289">289</span><br /><span id="L290">290</span><br /><span id="L291">291</span><br /><span id="L292">292</span><br /><span id="L293">293</span><br /><span id="L294">294</span><br /><span id="L295">295</span><br /><span id="L296">296</span><br /><span id="L297">297</span><br /><span id="L298">298</span><br /><span id="L299">299</span><br /><span id="L300">300</span><br /><span id="L301">301</span><br /><span id="L302">302</span><br /><span id="L303">303</span><br /><span id="L304">304</span><br /><span id="L305">305</span><br /><span id="L306">306</span><br /><span id="L307">307</span><br /><span id="L308">308</span><br /><span id="L309">309</span><br /><span id="L310">310</span><br /><span id="L311">311</span><br /><span id="L312">312</span><br /><span id="L313">313</span><br /><span id="L314">314</span><br /><span id="L315">315</span><br /><span id="L316">316</span><br /><span id="L317">317</span><br /><span id="L318">318</span><br /><span id="L319">319</span><br /><span id="L320">320</span><br /><span id="L321">321</span><br /><span id="L322">322</span><br /><span id="L323">323</span><br /><span id="L324">324</span><br /><span id="L325">325</span><br /><span id="L326">326</span><br /><span id="L327">327</span><br /><span id="L328">328</span><br /><span id="L329">329</span><br /><span id="L330">330</span><br /><span id="L331">331</span><br /><span id="L332">332</span><br /><span id="L333">333</span><br /><span id="L334">334</span><br /><span id="L335">335</span><br /><span id="L336">336</span><br /><span id="L337">337</span><br /><span id="L338">338</span><br /><span id="L339">339</span><br /><span id="L340">340</span><br /><span id="L341">341</span><br /><span id="L342">342</span><br /><span id="L343">343</span><br /><span id="L344">344</span><br /><span id="L345">345</span><br /><span id="L346">346</span><br /><span id="L347">347</span><br /><span id="L348">348</span><br /><span id="L349">349</span><br /><span id="L350">350</span><br /><span id="L351">351</span><br /><span id="L352">352</span><br /><span id="L353">353</span><br /><span id="L354">354</span><br /><span id="L355">355</span><br /><span id="L356">356</span><br /><span id="L357">357</span><br /><span id="L358">358</span><br /><span id="L359">359</span><br /><span id="L360">360</span><br /><span id="L361">361</span><br /><span id="L362">362</span><br /><span id="L363">363</span><br /><span id="L364">364</span><br /><span id="L365">365</span><br /><span id="L366">366</span><br /><span id="L367">367</span><br /><span id="L368">368</span><br /><span id="L369">369</span><br /><span id="L370">370</span><br /><span id="L371">371</span><br /><span id="L372">372</span><br /><span id="L373">373</span><br /><span id="L374">374</span><br /><span id="L375">375</span><br /><span id="L376">376</span><br /><span id="L377">377</span><br /><span id="L378">378</span><br /><span id="L379">379</span><br /><span id="L380">380</span><br /><span id="L381">381</span><br /><span id="L382">382</span><br /><span id="L383">383</span><br /><span id="L384">384</span><br /><span id="L385">385</span><br /><span id="L386">386</span><br /><span id="L387">387</span><br /><span id="L388">388</span><br /><span id="L389">389</span><br /><span id="L390">390</span><br /><span id="L391">391</span><br /><span id="L392">392</span><br /><span id="L393">393</span><br /><span id="L394">394</span><br /><span id="L395">395</span><br /><span id="L396">396</span><br /><span id="L397">397</span><br /><span id="L398">398</span><br /><span id="L399">399</span><br /><span id="L400">400</span><br /><span id="L401">401</span><br /><span id="L402">402</span><br /><span id="L403">403</span><br /><span id="L404">404</span><br /><span id="L405">405</span><br /><span id="L406">406</span><br /><span id="L407">407</span><br /><span id="L408">408</span><br /><span id="L409">409</span><br /><span id="L410">410</span><br /><span id="L411">411</span><br /><span id="L412">412</span><br /><span id="L413">413</span><br /><span id="L414">414</span><br /><span id="L415">415</span><br /><span id="L416">416</span><br /><span id="L417">417</span><br /><span id="L418">418</span><br /><span id="L419">419</span><br /><span id="L420">420</span><br /><span id="L421">421</span><br /><span id="L422">422</span><br /><span id="L423">423</span><br /><span id="L424">424</span><br /><span id="L425">425</span><br /><span id="L426">426</span><br /><span id="L427">427</span><br /><span id="L428">428</span><br /><span id="L429">429</span><br /><span id="L430">430</span><br /><span id="L431">431</span><br /><span id="L432">432</span><br /><span id="L433">433</span><br /><span id="L434">434</span><br /><span id="L435">435</span><br /><span id="L436">436</span><br /><span id="L437">437</span><br /><span id="L438">438</span><br /><span id="L439">439</span><br /><span id="L440">440</span><br /><span id="L441">441</span><br /><span id="L442">442</span><br /><span id="L443">443</span><br /><span id="L444">444</span><br /><span id="L445">445</span><br /><span id="L446">446</span><br /><span id="L447">447</span><br /><span id="L448">448</span><br /><span id="L449">449</span><br /><span id="L450">450</span><br /><span id="L451">451</span><br /><span id="L452">452</span><br /><span id="L453">453</span><br /><span id="L454">454</span><br /><span id="L455">455</span><br /><span id="L456">456</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* Platform-specific definitions, and basic MMIO devices. */</span>

<span class="sail-comment">/* Current constraints on this implementation are:
   - it cannot access memory directly, but instead provides definitions for the physical memory model
   - it can access system register state, needed to manipulate interrupt bits
   - it relies on externs to get platform address information and doesn't hardcode them
*/</span>

<span class="sail-keyword">val</span> <span class="sail-id">elf_tohost</span> = {
  <span class="sail-id">ocaml</span>: <span class="sail-string">"Elf_loader.elf_tohost"</span>,
  <span class="sail-id">interpreter</span>: <span class="sail-string">"Elf_loader.elf_tohost"</span>,
  <span class="sail-id">c</span>: <span class="sail-string">"elf_tohost"</span>
} :  <span class="sail-id">unit</span> -&gt; <span class="sail-id">int</span>

<span class="sail-keyword">val</span> <span class="sail-id">elf_entry</span> = {
  <span class="sail-id">ocaml</span>: <span class="sail-string">"Elf_loader.elf_entry"</span>,
  <span class="sail-id">interpreter</span>: <span class="sail-string">"Elf_loader.elf_entry"</span>,
  <span class="sail-id">c</span>: <span class="sail-string">"elf_entry"</span>
} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">int</span>

<span class="sail-comment">/* Main memory */</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_ram_base</span> = {<span class="sail-id">c</span>: <span class="sail-string">"plat_ram_base"</span>, <span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.dram_base"</span>, <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.dram_base"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_ram_base"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">xlenbits</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_ram_size</span> = {<span class="sail-id">c</span>: <span class="sail-string">"plat_ram_size"</span>, <span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.dram_size"</span>, <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.dram_size"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_ram_size"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">xlenbits</span>

<span class="sail-comment">/* whether the MMU should update dirty bits in PTEs */</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_enable_dirty_update</span> = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.enable_dirty_update"</span>,
                                <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.enable_dirty_update"</span>,
                                <span class="sail-id">c</span>: <span class="sail-string">"plat_enable_dirty_update"</span>,
                                <span class="sail-id">lem</span>: <span class="sail-string">"plat_enable_dirty_update"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bool</span>

<span class="sail-comment">/* whether the platform supports misaligned accesses without trapping to M-mode. if false,
 * misaligned loads/stores are trapped to Machine mode.
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_enable_misaligned_access</span> = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.enable_misaligned_access"</span>,
                                     <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.enable_misaligned_access"</span>,
                                     <span class="sail-id">c</span>: <span class="sail-string">"plat_enable_misaligned_access"</span>,
                                     <span class="sail-id">lem</span>: <span class="sail-string">"plat_enable_misaligned_access"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bool</span>

<span class="sail-comment">/* whether mtval stores the bits of a faulting instruction on illegal instruction exceptions */</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_mtval_has_illegal_inst_bits</span> = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.mtval_has_illegal_inst_bits"</span>,
                                        <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.mtval_has_illegal_inst_bits"</span>,
                                        <span class="sail-id">c</span>: <span class="sail-string">"plat_mtval_has_illegal_inst_bits"</span>,
                                        <span class="sail-id">lem</span>: <span class="sail-string">"plat_mtval_has_illegal_inst_bits"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bool</span>

<span class="sail-comment">/* ROM holding reset vector and device-tree DTB */</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_rom_base</span>   = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.rom_base"</span>, <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.rom_base"</span>, <span class="sail-id">c</span>: <span class="sail-string">"plat_rom_base"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_rom_base"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">xlenbits</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_rom_size</span>   = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.rom_size"</span>, <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.rom_size"</span>, <span class="sail-id">c</span>: <span class="sail-string">"plat_rom_size"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_rom_size"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">xlenbits</span>

<span class="sail-comment">/* Location of clock-interface, which should match with the spec in the DTB */</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_clint_base</span> = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.clint_base"</span>, <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.clint_base"</span>, <span class="sail-id">c</span>: <span class="sail-string">"plat_clint_base"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_clint_base"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">xlenbits</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_clint_size</span> = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.clint_size"</span>, <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.clint_size"</span>, <span class="sail-id">c</span>: <span class="sail-string">"plat_clint_size"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_clint_size"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">xlenbits</span>

<span class="sail-comment">/* Location of HTIF ports */</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_htif_tohost</span> = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.htif_tohost"</span>, <span class="sail-id">c</span>: <span class="sail-string">"plat_htif_tohost"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_htif_tohost"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">xlenbits</span>
<span class="sail-keyword">function</span> <span class="sail-id">plat_htif_tohost</span> () = <a href="../model/prelude.html#L114"><span class="sail-id">to_bits</span></a>(<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>), <a href="../model/riscv_platform.html#L17"><span class="sail-id">elf_tohost</span></a> ())
<span class="sail-comment">// todo: fromhost
</span>
<span class="sail-keyword">val</span> <span class="sail-id">phys_mem_segments</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">list</span>((<span class="sail-id">xlenbits</span>, <span class="sail-id">xlenbits</span>))
<span class="sail-keyword">function</span> <span class="sail-id">phys_mem_segments</span>() =
  (<a href="../model/riscv_platform.html#L54"><span class="sail-id">plat_rom_base</span></a> (), <a href="../model/riscv_platform.html#L55"><span class="sail-id">plat_rom_size</span></a> ()) <span class="sail-operator">::</span>
  (<a href="../model/riscv_platform.html#L30"><span class="sail-id">plat_ram_base</span></a> (), <a href="../model/riscv_platform.html#L31"><span class="sail-id">plat_ram_size</span></a> ()) <span class="sail-operator">::</span>
  [||]

<span class="sail-comment">/* Physical memory map predicates */</span>

<span class="sail-keyword">function</span> <span class="sail-id">within_phys_mem</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span>. (<span class="sail-id">addr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bool</span> = {
  <span class="sail-comment">/* To avoid overflow issues when physical memory extends to the end
   * of the addressable range, we need to perform address bound checks
   * on unsigned unbounded integers.
   */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">addr_int</span>     = <span class="sail-id">unsigned</span>(<span class="sail-id">addr</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">ram_base_int</span> = <span class="sail-id">unsigned</span>(<a href="../model/riscv_platform.html#L30"><span class="sail-id">plat_ram_base</span></a> ());
  <span class="sail-keyword">let</span> <span class="sail-id">rom_base_int</span> = <span class="sail-id">unsigned</span>(<a href="../model/riscv_platform.html#L54"><span class="sail-id">plat_rom_base</span></a> ());
  <span class="sail-keyword">let</span> <span class="sail-id">ram_size_int</span> = <span class="sail-id">unsigned</span>(<a href="../model/riscv_platform.html#L31"><span class="sail-id">plat_ram_size</span></a> ());
  <span class="sail-keyword">let</span> <span class="sail-id">rom_size_int</span> = <span class="sail-id">unsigned</span>(<a href="../model/riscv_platform.html#L55"><span class="sail-id">plat_rom_size</span></a> ());

  <span class="sail-comment">/* todo: iterate over segment list */</span>
  <span class="sail-keyword">if</span>      (  <span class="sail-id">ram_base_int</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">addr_int</span>
           <span class="sail-operator">&amp;</span> (<span class="sail-id">addr_int</span> <span class="sail-operator">+</span> <span class="sail-keyword">sizeof</span>(<span class="sail-ty-var">'n</span>)) <span class="sail-operator">&lt;=</span> (<span class="sail-id">ram_base_int</span> <span class="sail-operator">+</span> <span class="sail-id">ram_size_int</span>))
  <span class="sail-keyword">then</span>    <span class="sail-literal">true</span>
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> (  <span class="sail-id">rom_base_int</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">addr_int</span>
           <span class="sail-operator">&amp;</span> (<span class="sail-id">addr_int</span> <span class="sail-operator">+</span> <span class="sail-keyword">sizeof</span>(<span class="sail-ty-var">'n</span>)) <span class="sail-operator">&lt;=</span> (<span class="sail-id">rom_base_int</span> <span class="sail-operator">+</span> <span class="sail-id">rom_size_int</span>))
  <span class="sail-keyword">then</span>    <span class="sail-literal">true</span>
  <span class="sail-keyword">else</span> {
    <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"within_phys_mem: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">" not within phys-mem:"</span>);
    <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"  plat_rom_base: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L54"><span class="sail-id">plat_rom_base</span></a> ()));
    <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"  plat_rom_size: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L55"><span class="sail-id">plat_rom_size</span></a> ()));
    <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"  plat_ram_base: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L30"><span class="sail-id">plat_ram_base</span></a> ()));
    <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"  plat_ram_size: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L31"><span class="sail-id">plat_ram_size</span></a> ()));
    <span class="sail-literal">false</span>
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">within_clint</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">addr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bool</span> = {
  <span class="sail-comment">/* To avoid overflow issues when physical memory extends to the end
   * of the addressable range, we need to perform address bound checks
   * on unsigned unbounded integers.
   */</span>
  <span class="sail-keyword">let</span> <span class="sail-id">addr_int</span>       = <span class="sail-id">unsigned</span>(<span class="sail-id">addr</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">clint_base_int</span> = <span class="sail-id">unsigned</span>(<a href="../model/riscv_platform.html#L58"><span class="sail-id">plat_clint_base</span></a> ());
  <span class="sail-keyword">let</span> <span class="sail-id">clint_size_int</span> = <span class="sail-id">unsigned</span>(<a href="../model/riscv_platform.html#L59"><span class="sail-id">plat_clint_size</span></a> ());
    <span class="sail-id">clint_base_int</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">addr_int</span>
  <span class="sail-operator">&amp;</span> (<span class="sail-id">addr_int</span> <span class="sail-operator">+</span> <span class="sail-keyword">sizeof</span>(<span class="sail-ty-var">'n</span>)) <span class="sail-operator">&lt;=</span> (<span class="sail-id">clint_base_int</span> <span class="sail-operator">+</span> <span class="sail-id">clint_size_int</span>)
}

<span class="sail-keyword">function</span> <span class="sail-id">within_htif_writable</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">addr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bool</span> =
    <a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>() <span class="sail-operator">==</span> <span class="sail-id">addr</span> <span class="sail-operator">|</span> (<a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>() <span class="sail-operator">+</span> <span class="sail-literal">4</span> <span class="sail-operator">==</span> <span class="sail-id">addr</span> <span class="sail-operator">&amp;</span> <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span>)

<span class="sail-keyword">function</span> <span class="sail-id">within_htif_readable</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">addr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bool</span> =
    <a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>() <span class="sail-operator">==</span> <span class="sail-id">addr</span> <span class="sail-operator">|</span> (<a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>() <span class="sail-operator">+</span> <span class="sail-literal">4</span> <span class="sail-operator">==</span> <span class="sail-id">addr</span> <span class="sail-operator">&amp;</span> <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span>)

<span class="sail-comment">/* CLINT (Core Local Interruptor), based on Spike. */</span>

<span class="sail-keyword">val</span> <span class="sail-id">plat_insns_per_tick</span> = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.insns_per_tick"</span>, <span class="sail-id">interpreter</span>: <span class="sail-string">"Platform.insns_per_tick"</span>, <span class="sail-id">c</span>: <span class="sail-string">"plat_insns_per_tick"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_insns_per_tick"</span>} : <span class="sail-id">unit</span> -&gt; <span class="sail-id">int</span>

<span class="sail-comment">// assumes a single hart, since this typically is a vector of per-hart registers.
</span><span class="sail-keyword">register</span> <a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a> : <span class="sail-id">bits</span>(<span class="sail-literal">64</span>)  <span class="sail-comment">// memory-mapped internal clint register.
</span>
<span class="sail-comment">/* CLINT memory-mapped IO */</span>

<span class="sail-comment">/* relative address map:
 *
 * 0000 msip hart 0         -- memory-mapped software interrupt
 * 0004 msip hart 1
 * 4000 mtimecmp hart 0 lo  -- memory-mapped timer thresholds
 * 4004 mtimecmp hart 0 hi
 * 4008 mtimecmp hart 1 lo
 * 400c mtimecmp hart 1 hi
 * bff8 mtime lo            -- memory-mapped clocktimer value
 * bffc mtime hi
 */</span>

<span class="sail-keyword">let</span> <span class="sail-id">MSIP_BASE</span>        : <span class="sail-id">xlenbits</span> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0x00000</span>)
<span class="sail-keyword">let</span> <span class="sail-id">MTIMECMP_BASE</span>    : <span class="sail-id">xlenbits</span> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0x04000</span>)
<span class="sail-keyword">let</span> <span class="sail-id">MTIMECMP_BASE_HI</span> : <span class="sail-id">xlenbits</span> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0x04004</span>)
<span class="sail-keyword">let</span> <span class="sail-id">MTIME_BASE</span>       : <span class="sail-id">xlenbits</span> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0x0bff8</span>)
<span class="sail-keyword">let</span> <span class="sail-id">MTIME_BASE_HI</span>    : <span class="sail-id">xlenbits</span> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0x0bffc</span>)

<span class="sail-keyword">val</span> <span class="sail-id">clint_load</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>))
<span class="sail-keyword">function</span> <span class="sail-id">clint_load</span>(<span class="sail-id">t</span>, <span class="sail-id">addr</span>, <span class="sail-id">width</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">addr</span> = <span class="sail-id">addr</span> <span class="sail-operator">-</span> <a href="../model/riscv_platform.html#L58"><span class="sail-id">plat_clint_base</span></a> ();
  <span class="sail-comment">/* FIXME: For now, only allow exact aligned access. */</span>
  <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MSIP_BASE</span> <span class="sail-operator">&amp;</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">8</span> <span class="sail-operator">|</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span>)
  <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>[<span class="sail-id">MSI</span>]));
    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>[<span class="sail-id">MSI</span>], <span class="sail-keyword">sizeof</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)))
  }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIMECMP_BASE</span> <span class="sail-operator">&amp;</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span>)
  <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint&lt;4&gt;["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>[<span class="sail-literal">31</span>..<span class="sail-literal">0</span>]));
    <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>[<span class="sail-literal">31</span>..<span class="sail-literal">0</span>], <span class="sail-literal">32</span>))
  }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIMECMP_BASE</span> <span class="sail-operator">&amp;</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">8</span>)
  <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint&lt;8&gt;["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>));
    <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>, <span class="sail-literal">64</span>))
  }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIMECMP_BASE_HI</span> <span class="sail-operator">&amp;</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span>)
  <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint-hi&lt;4&gt;["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>[<span class="sail-literal">63</span>..<span class="sail-literal">32</span>]));
    <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>[<span class="sail-literal">63</span>..<span class="sail-literal">32</span>], <span class="sail-literal">32</span>))
  }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIME_BASE</span> <span class="sail-operator">&amp;</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span>)
  <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>));
    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>[<span class="sail-literal">31</span>..<span class="sail-literal">0</span>], <span class="sail-literal">32</span>))
  }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIME_BASE</span> <span class="sail-operator">&amp;</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">8</span>)
  <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>));
    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>, <span class="sail-literal">64</span>))
  }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIME_BASE_HI</span> <span class="sail-operator">&amp;</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span>)
  <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>));
    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>[<span class="sail-literal">63</span>..<span class="sail-literal">32</span>], <span class="sail-literal">32</span>))
  }
  <span class="sail-keyword">else</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; &lt;not-mapped&gt;"</span>);
    <span class="sail-keyword">match</span> <span class="sail-id">t</span> {
      <span class="sail-id">Execute</span>()  =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_Fetch_Access_Fault</span>()),
      <span class="sail-id">Read</span>(<span class="sail-id">Data</span>) =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_Load_Access_Fault</span>()),
      _          =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_SAMO_Access_Fault</span>())
    }
  }
}

<span class="sail-keyword">function</span> <span class="sail-id">clint_dispatch</span>() -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
  <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint::tick mtime &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>));
  <a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>[<span class="sail-id">MTI</span>] = <span class="sail-literal">0b0</span>;
  <span class="sail-keyword">if</span> <a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a> <a href="../model/prelude.html#L140"><span class="sail-operator">&lt;=_u</span></a> <a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a> <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">" clint timer pending at mtime "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>));
    <a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>[<span class="sail-id">MTI</span>] = <span class="sail-literal">0b1</span>
  }
}

<span class="sail-comment">/* The rreg effect is due to checking mtime. */</span>
<span class="sail-keyword">val</span> <span class="sail-id">clint_store</span>: <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>)
<span class="sail-keyword">function</span> <span class="sail-id">clint_store</span>(<span class="sail-id">addr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">addr</span> = <span class="sail-id">addr</span> <span class="sail-operator">-</span> <a href="../model/riscv_platform.html#L58"><span class="sail-id">plat_clint_base</span></a> ();
  <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MSIP_BASE</span> <span class="sail-operator">&amp;</span> (<span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">8</span> <span class="sail-operator">|</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span>) <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">data</span>) <span class="sail-operator">^</span> <span class="sail-string">" (mip.MSI &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">data</span>[<span class="sail-literal">0</span>]) <span class="sail-operator">^</span> <span class="sail-string">")"</span>);
    <a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>[<span class="sail-id">MSI</span>] = [<span class="sail-id">data</span>[<span class="sail-literal">0</span>]];
    <a href="../model/riscv_platform.html#L207"><span class="sail-id">clint_dispatch</span></a>();
    <span class="sail-id">MemValue</span>(<span class="sail-literal">true</span>)
  } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIMECMP_BASE</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">8</span> <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint&lt;8&gt;["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">data</span>) <span class="sail-operator">^</span> <span class="sail-string">" (mtimecmp)"</span>);
    <a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a> = <span class="sail-id">sail_zero_extend</span>(<span class="sail-id">data</span>, <span class="sail-literal">64</span>); <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
    <a href="../model/riscv_platform.html#L207"><span class="sail-id">clint_dispatch</span></a>();
    <span class="sail-id">MemValue</span>(<span class="sail-literal">true</span>)
  } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIMECMP_BASE</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span> <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint&lt;4&gt;["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">data</span>) <span class="sail-operator">^</span> <span class="sail-string">" (mtimecmp)"</span>);
    <a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a> = <span class="sail-id">vector_update_subrange</span>(<a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>, <span class="sail-literal">31</span>, <span class="sail-literal">0</span>, <span class="sail-id">sail_zero_extend</span>(<span class="sail-id">data</span>, <span class="sail-literal">32</span>));  <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
    <a href="../model/riscv_platform.html#L207"><span class="sail-id">clint_dispatch</span></a>();
    <span class="sail-id">MemValue</span>(<span class="sail-literal">true</span>)
  } <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">addr</span> <span class="sail-operator">==</span> <span class="sail-id">MTIMECMP_BASE_HI</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span> <span class="sail-keyword">then</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint&lt;4&gt;["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">data</span>) <span class="sail-operator">^</span> <span class="sail-string">" (mtimecmp)"</span>);
    <a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a> = <span class="sail-id">vector_update_subrange</span>(<a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>, <span class="sail-literal">63</span>, <span class="sail-literal">32</span>, <span class="sail-id">sail_zero_extend</span>(<span class="sail-id">data</span>, <span class="sail-literal">32</span>)); <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
    <a href="../model/riscv_platform.html#L207"><span class="sail-id">clint_dispatch</span></a>();
    <span class="sail-id">MemValue</span>(<span class="sail-literal">true</span>)
  } <span class="sail-keyword">else</span> {
    <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
    <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"clint["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">addr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">data</span>) <span class="sail-operator">^</span> <span class="sail-string">" (&lt;unmapped&gt;)"</span>);
    <span class="sail-id">MemException</span>(<span class="sail-id">E_SAMO_Access_Fault</span>())
  }
}

<span class="sail-keyword">val</span> <span class="sail-id">tick_clock</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">tick_clock</span>() = {
  <span class="sail-keyword">if</span>   <a href="../model/riscv_sys_regs.html#L483"><span class="sail-id">mcountinhibit</span></a>[<span class="sail-id">CY</span>] <span class="sail-operator">==</span> <span class="sail-literal">0b0</span>
  <span class="sail-keyword">then</span> <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a> = <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>  = <a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>  <span class="sail-operator">+</span> <span class="sail-literal">1</span>;
  <a href="../model/riscv_platform.html#L207"><span class="sail-id">clint_dispatch</span></a>()
}

<span class="sail-comment">/* Basic terminal character I/O. */</span>

<span class="sail-keyword">val</span> <span class="sail-id">plat_term_write</span> = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.term_write"</span>, <span class="sail-id">c</span>: <span class="sail-string">"plat_term_write"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_term_write"</span>} : <span class="sail-id">bits</span>(<span class="sail-literal">8</span>) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">val</span> <span class="sail-id">plat_term_read</span>  = {<span class="sail-id">ocaml</span>: <span class="sail-string">"Platform.term_read"</span>,  <span class="sail-id">c</span>: <span class="sail-string">"plat_term_read"</span>, <span class="sail-id">lem</span>: <span class="sail-string">"plat_term_read"</span>}  : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">8</span>)

<span class="sail-comment">/* Spike's HTIF device interface, which multiplexes the above MMIO devices. */</span>

<span class="sail-keyword">bitfield</span> <span class="sail-id">htif_cmd</span> : <span class="sail-id">bits</span>(<span class="sail-literal">64</span>) = {
  <span class="sail-id">device</span>  : <span class="sail-literal">63</span> .. <span class="sail-literal">56</span>,
  <span class="sail-id">cmd</span>     : <span class="sail-literal">55</span> .. <span class="sail-literal">48</span>,
  <span class="sail-id">payload</span> : <span class="sail-literal">47</span> .. <span class="sail-literal">0</span>
}

<span class="sail-keyword">register</span> <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> : <span class="sail-id">bits</span>(<span class="sail-literal">64</span>)
<span class="sail-keyword">register</span> <a href="../model/riscv_platform.html#L276"><span class="sail-id">htif_done</span></a>   : <span class="sail-id">bool</span>
<span class="sail-keyword">register</span> <a href="../model/riscv_platform.html#L277"><span class="sail-id">htif_exit_code</span></a> : <span class="sail-id">bits</span>(<span class="sail-literal">64</span>)

<span class="sail-comment">/* Applications sometimes write the lower 32-bit payload bytes without
   writing the control bytes; this is seen in the riscv-tests suite.
   However, processing the payload bytes too early could miss a
   subsequent write to the control bytes.  As a workaround, if the
   payload is written a few times with the same value, without an
   intervening write to the control bytes, we process the whole htif
   command anyway.  */</span>

<span class="sail-keyword">register</span> <a href="../model/riscv_platform.html#L287"><span class="sail-id">htif_cmd_write</span></a> : <span class="sail-id">bit</span>
<span class="sail-keyword">register</span> <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>)

<span class="sail-comment">/* Once a htif command has been processed, the port is reset. */</span>
<span class="sail-keyword">function</span> <span class="sail-id">reset_htif</span> () -&gt; <span class="sail-id">unit</span> = {
  <a href="../model/riscv_platform.html#L287"><span class="sail-id">htif_cmd_write</span></a> = <span class="sail-literal">bitzero</span>;
  <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> = <span class="sail-literal">0x0</span>;
  <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0b0</span>);
}

<span class="sail-comment">/* Since the htif tohost port is only available at a single address,
 * we'll assume here that physical memory model has correctly
 * dispatched the address.
 */</span>

<span class="sail-keyword">val</span> <span class="sail-id">htif_load</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>))
<span class="sail-keyword">function</span> <span class="sail-id">htif_load</span>(<span class="sail-id">t</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>) = {
  <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
  <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"htif["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">paddr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>));
  <span class="sail-comment">/* FIXME: For now, only allow the expected access widths. */</span>
  <span class="sail-keyword">if</span>      <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">8</span> <span class="sail-operator">&amp;</span> (<span class="sail-id">paddr</span> <span class="sail-operator">==</span> <a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>())
  <span class="sail-keyword">then</span>    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>, <span class="sail-literal">64</span>))         <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span> <span class="sail-operator">&amp;</span> <span class="sail-id">paddr</span> <span class="sail-operator">==</span> <a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>()
  <span class="sail-keyword">then</span>    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>[<span class="sail-literal">31</span>..<span class="sail-literal">0</span>], <span class="sail-literal">32</span>))  <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span> <span class="sail-operator">&amp;</span> <span class="sail-id">paddr</span> <span class="sail-operator">==</span> <a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>() <span class="sail-operator">+</span> <span class="sail-literal">4</span>
  <span class="sail-keyword">then</span>    <span class="sail-id">MemValue</span>(<span class="sail-id">sail_zero_extend</span>(<a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>[<span class="sail-literal">63</span>..<span class="sail-literal">32</span>], <span class="sail-literal">32</span>)) <span class="sail-comment">/* FIXME: Redundant zero_extend currently required by Lem backend */</span>
  <span class="sail-keyword">else</span> <span class="sail-keyword">match</span> <span class="sail-id">t</span> {
    <span class="sail-id">Execute</span>()  =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_Fetch_Access_Fault</span>()),
    <span class="sail-id">Read</span>(<span class="sail-id">Data</span>) =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_Load_Access_Fault</span>()),
    _          =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_SAMO_Access_Fault</span>())
  }
}

<span class="sail-comment">/* The rreg,wreg effects are an artifact of using 'register' to implement device state. */</span>
<span class="sail-keyword">val</span> <span class="sail-id">htif_store</span>: <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">8</span>. (<span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>)
<span class="sail-keyword">function</span> <span class="sail-id">htif_store</span>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>) = {
  <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
  <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"htif["</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">paddr</span>) <span class="sail-operator">^</span> <span class="sail-string">"] &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">data</span>));
  <span class="sail-comment">/* Store the written value so that we can ack it later. */</span>
  <span class="sail-keyword">if</span>      <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">8</span>
  <span class="sail-keyword">then</span>    { <a href="../model/riscv_platform.html#L287"><span class="sail-id">htif_cmd_write</span></a> = <span class="sail-literal">bitone</span>;
            <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> = <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;
            <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">data</span>) }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span> <span class="sail-operator">&amp;</span> <span class="sail-id">paddr</span> <span class="sail-operator">==</span> <a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>()
  <span class="sail-keyword">then</span>    { <span class="sail-keyword">if</span>   <span class="sail-id">data</span> <span class="sail-operator">==</span> <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>[<span class="sail-literal">31</span> .. <span class="sail-literal">0</span>]
            <span class="sail-keyword">then</span> <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> = <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> <span class="sail-operator">+</span> <span class="sail-literal">1</span>
            <span class="sail-keyword">else</span> <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> = <span class="sail-literal">0x1</span>;
            <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> = <span class="sail-id">vector_update_subrange</span>(<a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>, <span class="sail-literal">31</span>, <span class="sail-literal">0</span>, <span class="sail-id">data</span>) }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">4</span> <span class="sail-operator">&amp;</span> <span class="sail-id">paddr</span> <span class="sail-operator">==</span> <a href="../model/riscv_platform.html#L63"><span class="sail-id">plat_htif_tohost</span></a>() <span class="sail-operator">+</span> <span class="sail-literal">4</span>
  <span class="sail-keyword">then</span>    { <span class="sail-keyword">if</span>   <span class="sail-id">data</span>[<span class="sail-literal">15</span> .. <span class="sail-literal">0</span>] <span class="sail-operator">==</span> <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>[<span class="sail-literal">47</span> .. <span class="sail-literal">32</span>]
            <span class="sail-keyword">then</span> <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> = <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> <span class="sail-operator">+</span> <span class="sail-literal">1</span>
            <span class="sail-keyword">else</span> <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> = <span class="sail-literal">0x1</span>;
            <a href="../model/riscv_platform.html#L287"><span class="sail-id">htif_cmd_write</span></a> = <span class="sail-literal">bitone</span>;
            <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> = <span class="sail-id">vector_update_subrange</span>(<a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>, <span class="sail-literal">63</span>, <span class="sail-literal">32</span>, <span class="sail-id">data</span>) }
  <span class="sail-comment">/* unaligned command writes are not supported and will not be detected */</span>
  <span class="sail-keyword">else</span>    { <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">data</span>) };

  <span class="sail-comment">/* Execute if there were repeated writes of the same payload without
   * a cmd (e.g. in riscv-tests), or we have a complete htif command.
   */</span>
  <span class="sail-keyword">if</span>   (((<a href="../model/riscv_platform.html#L287"><span class="sail-id">htif_cmd_write</span></a> <span class="sail-operator">==</span> <span class="sail-literal">bitone</span>) <span class="sail-operator">&amp;</span> (<span class="sail-id">unsigned</span>(<a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a>) <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>))
        <span class="sail-operator">|</span> (<span class="sail-id">unsigned</span>(<a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a>) <span class="sail-operator">&gt;</span> <span class="sail-literal">2</span>))
  <span class="sail-keyword">then</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">cmd</span> = <span class="sail-id">Mk_htif_cmd</span>(<a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>);
    <span class="sail-keyword">match</span> <span class="sail-id">cmd</span>[<span class="sail-id">device</span>] {
      <span class="sail-literal">0x00</span> =&gt; { <span class="sail-comment">/* syscall-proxy */</span>
        <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
        <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"htif-syscall-proxy cmd: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">cmd</span>[<span class="sail-id">payload</span>]));
        <span class="sail-keyword">if</span>   <span class="sail-id">cmd</span>[<span class="sail-id">payload</span>][<span class="sail-literal">0</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span>
        <span class="sail-keyword">then</span> {
             <a href="../model/riscv_platform.html#L276"><span class="sail-id">htif_done</span></a> = <span class="sail-literal">true</span>;
             <a href="../model/riscv_platform.html#L277"><span class="sail-id">htif_exit_code</span></a> = (<span class="sail-id">sail_zero_extend</span>(<span class="sail-id">cmd</span>[<span class="sail-id">payload</span>], <span class="sail-literal">64</span>) <span class="sail-operator">&gt;&gt;</span> <span class="sail-literal">1</span>)
        }
        <span class="sail-keyword">else</span> ()
      },
      <span class="sail-literal">0x01</span> =&gt; { <span class="sail-comment">/* terminal */</span>
        <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
        <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"htif-term cmd: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">cmd</span>[<span class="sail-id">payload</span>]));
        <span class="sail-keyword">match</span> <span class="sail-id">cmd</span>[<span class="sail-id">cmd</span>] {
          <span class="sail-literal">0x00</span> =&gt; <span class="sail-comment">/* TODO: terminal input handling */</span> (),
          <span class="sail-literal">0x01</span> =&gt; <a href="../model/riscv_platform.html#L264"><span class="sail-id">plat_term_write</span></a>(<span class="sail-id">cmd</span>[<span class="sail-id">payload</span>][<span class="sail-literal">7</span>..<span class="sail-literal">0</span>]),
          <span class="sail-id">c</span>    =&gt; <a href="../model/prelude.html#L69"><span class="sail-id">print</span></a>(<span class="sail-string">"Unknown term cmd: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">c</span>))
        };
        <span class="sail-comment">/* reset to ack */</span>
        <a href="../model/riscv_platform.html#L291"><span class="sail-id">reset_htif</span></a>()
      },
      <span class="sail-id">d</span> =&gt; <a href="../model/prelude.html#L69"><span class="sail-id">print</span></a>(<span class="sail-string">"htif-???? cmd: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">data</span>))
    }
  };
  <span class="sail-id">MemValue</span>(<span class="sail-literal">true</span>)
}

<span class="sail-keyword">val</span> <span class="sail-id">htif_tick</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">htif_tick</span>() = {
  <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L86"><span class="sail-id">get_config_print_platform</span></a>()
  <span class="sail-keyword">then</span> <a href="../model/prelude.html#L75"><span class="sail-id">print_platform</span></a>(<span class="sail-string">"htif::tick "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a>));
  <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> = <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> <span class="sail-comment">/* prevent this function being optimized out */</span>
}

<span class="sail-comment">/* Top-level MMIO dispatch */</span>
<span class="sail-pragma">$ifndef RVFI_DII
</span><span class="sail-keyword">function</span> <span class="sail-id">within_mmio_readable</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">addr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bool</span> =
  <a href="../model/riscv_platform.html#L102"><span class="sail-id">within_clint</span></a>(<span class="sail-id">addr</span>, <span class="sail-id">width</span>) <span class="sail-operator">|</span> (<a href="../model/riscv_platform.html#L117"><span class="sail-id">within_htif_readable</span></a>(<span class="sail-id">addr</span>, <span class="sail-id">width</span>) <span class="sail-operator">&amp;</span> <span class="sail-literal">1</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'n</span>)
<span class="sail-pragma">$else
</span><span class="sail-keyword">function</span> <span class="sail-id">within_mmio_readable</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">addr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bool</span> = <span class="sail-literal">false</span>
<span class="sail-pragma">$endif
</span>
<span class="sail-pragma">$ifndef RVFI_DII
</span><span class="sail-keyword">function</span> <span class="sail-id">within_mmio_writable</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">addr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bool</span> =
  <a href="../model/riscv_platform.html#L102"><span class="sail-id">within_clint</span></a>(<span class="sail-id">addr</span>, <span class="sail-id">width</span>) <span class="sail-operator">|</span> (<a href="../model/riscv_platform.html#L114"><span class="sail-id">within_htif_writable</span></a>(<span class="sail-id">addr</span>, <span class="sail-id">width</span>) <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">8</span>)
<span class="sail-pragma">$else
</span><span class="sail-keyword">function</span> <span class="sail-id">within_mmio_writable</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">addr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">bool</span> = <span class="sail-literal">false</span>
<span class="sail-pragma">$endif
</span>
<span class="sail-keyword">function</span> <span class="sail-id">mmio_read</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">t</span> : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">paddr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) =
  <span class="sail-keyword">if</span>   <a href="../model/riscv_platform.html#L102"><span class="sail-id">within_clint</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>)
  <span class="sail-keyword">then</span> <a href="../model/riscv_platform.html#L148"><span class="sail-id">clint_load</span></a>(<span class="sail-id">t</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <a href="../model/riscv_platform.html#L117"><span class="sail-id">within_htif_readable</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>) <span class="sail-operator">&amp;</span> (<span class="sail-literal">1</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'n</span>)
  <span class="sail-keyword">then</span> <a href="../model/riscv_platform.html#L303"><span class="sail-id">htif_load</span></a>(<span class="sail-id">t</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">match</span> <span class="sail-id">t</span> {
    <span class="sail-id">Execute</span>()  =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_Fetch_Access_Fault</span>()),
    <span class="sail-id">Read</span>(<span class="sail-id">Data</span>) =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_Load_Access_Fault</span>()),
    _          =&gt; <span class="sail-id">MemException</span>(<span class="sail-id">E_SAMO_Access_Fault</span>())
  }

<span class="sail-keyword">function</span> <span class="sail-id">mmio_write</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span><span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">paddr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">data</span>: <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>) =
  <span class="sail-keyword">if</span>   <a href="../model/riscv_platform.html#L102"><span class="sail-id">within_clint</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>)
  <span class="sail-keyword">then</span> <a href="../model/riscv_platform.html#L220"><span class="sail-id">clint_store</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>)
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <a href="../model/riscv_platform.html#L114"><span class="sail-id">within_htif_writable</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>) <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">8</span>
  <span class="sail-keyword">then</span> <a href="../model/riscv_platform.html#L322"><span class="sail-id">htif_store</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>)
  <span class="sail-keyword">else</span> <span class="sail-id">MemException</span>(<span class="sail-id">E_SAMO_Access_Fault</span>())

<span class="sail-comment">/* Platform initialization and ticking. */</span>

<span class="sail-keyword">function</span> <span class="sail-id">init_platform</span>() -&gt; <span class="sail-id">unit</span> = {
  <a href="../model/riscv_platform.html#L275"><span class="sail-id">htif_tohost</span></a> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0b0</span>);
  <a href="../model/riscv_platform.html#L276"><span class="sail-id">htif_done</span></a>   = <span class="sail-literal">false</span>;
  <a href="../model/riscv_platform.html#L277"><span class="sail-id">htif_exit_code</span></a> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0b0</span>);
  <a href="../model/riscv_platform.html#L287"><span class="sail-id">htif_cmd_write</span></a> = <span class="sail-literal">bitzero</span>;
  <a href="../model/riscv_platform.html#L288"><span class="sail-id">htif_payload_writes</span></a> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0b0</span>);
}

<span class="sail-keyword">function</span> <span class="sail-id">tick_platform</span>() -&gt; <span class="sail-id">unit</span> = {
  <a href="../model/riscv_platform.html#L380"><span class="sail-id">htif_tick</span></a>();
}

<span class="sail-comment">/* Platform-specific handling of instruction faults */</span>

<span class="sail-keyword">function</span> <span class="sail-id">handle_illegal</span>() -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-keyword">let</span> <span class="sail-id">info</span> = <span class="sail-keyword">if</span> <a href="../model/riscv_platform.html#L48"><span class="sail-id">plat_mtval_has_illegal_inst_bits</span></a> ()
             <span class="sail-keyword">then</span> <span class="sail-id">Some</span>(<a href="../model/riscv_regs.html#L15"><span class="sail-id">instbits</span></a>)
             <span class="sail-keyword">else</span> <span class="sail-id">None</span>();
  <span class="sail-keyword">let</span> <span class="sail-id">t</span> : <span class="sail-id">sync_exception</span> = <span class="sail-keyword">struct</span> { <span class="sail-id">trap</span>    = <span class="sail-id">E_Illegal_Instr</span>(),
                                    <span class="sail-id">excinfo</span> = <span class="sail-id">info</span>,
                                    <span class="sail-id">ext</span>     = <span class="sail-id">None</span>() };
  <a href="../model/riscv_pc_access.html#L24"><span class="sail-id">set_next_pc</span></a>(<a href="../model/riscv_sys_control.html#L396"><span class="sail-id">exception_handler</span></a>(<a href="../model/riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>, <span class="sail-id">CTL_TRAP</span>(<span class="sail-id">t</span>), <a href="../model/riscv_regs.html#L11"><span class="sail-id">PC</span></a>))
}

<span class="sail-comment">/* Platform-specific wait-for-interrupt */</span>

<span class="sail-keyword">function</span> <span class="sail-id">platform_wfi</span>() -&gt; <span class="sail-id">unit</span> = {
  <a href="../model/riscv_sys_control.html#L162"><span class="sail-id">cancel_reservation</span></a>();
  <span class="sail-comment">/* speed execution by getting the timer to fire at the next instruction,
   * since we currently don't have any other devices raising interrupts.
   */</span>
  <span class="sail-keyword">if</span> <a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a> <a href="../model/prelude.html#L138"><span class="sail-operator">&lt;_u</span></a> <a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a> <span class="sail-keyword">then</span> {
    <a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>  = <a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>;
    <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a> = <a href="../model/riscv_platform.html#L125"><span class="sail-id">mtimecmp</span></a>;
  }
}
</pre>
</div>
</div>
</body>
</html>