A RISC-V 32I processor core implementation in SystemVerilog