cocci_test_suite() {
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 91 */[MLX5_ST_SZ_DW(destroy_scheduling_element_in)];
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 89 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 69 */[MLX5_ST_SZ_DW(modify_scheduling_element_in)];
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 43 */[MLX5_ST_SZ_DW(create_scheduling_element_in)];
	u32 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 41 */;
	void *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 41 */;
	u8 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 40 */;
	struct mlx5_rate_limit cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 276 */;
	struct mlx5_core_dev *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 273 */;
	void cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 273 */;
	struct mlx5_rl_entry cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 253 */;
	u16 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 161 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 133 */[MLX5_ST_SZ_DW(set_pp_rate_limit_out)];
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 132 */[MLX5_ST_SZ_DW(set_pp_rate_limit_in)];
	u16 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 129 */;
	int cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 114 */;
	bool cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 113 */;
	struct mlx5_rate_limit *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 110 */;
	struct mlx5_rl_table *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 109 */;
	struct mlx5_rl_entry *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/rl.c 109 */;
}
