#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b36a14d310 .scope module, "Test" "Test" 2 7;
 .timescale -9 -12;
v0x55b36a17d0d0_0 .var "clk", 0 0;
S_0x55b36a146c80 .scope module, "uut" "Risc_16_bit" 2 13, 3 6 0, S_0x55b36a14d310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
v0x55b36a17c610_0 .net "alu_op", 1 0, v0x55b36a17bc70_0;  1 drivers
v0x55b36a17c6f0_0 .net "alu_src", 0 0, v0x55b36a17bda0_0;  1 drivers
v0x55b36a17c800_0 .net "beq", 0 0, v0x55b36a17be60_0;  1 drivers
v0x55b36a17c8f0_0 .net "bne", 0 0, v0x55b36a17bf60_0;  1 drivers
v0x55b36a17c9e0_0 .net "clk", 0 0, v0x55b36a17d0d0_0;  1 drivers
v0x55b36a17cad0_0 .net "jump", 0 0, v0x55b36a17c030_0;  1 drivers
v0x55b36a17cbc0_0 .net "mem_read", 0 0, v0x55b36a17c120_0;  1 drivers
v0x55b36a17cc60_0 .net "mem_to_reg", 0 0, v0x55b36a17c210_0;  1 drivers
v0x55b36a17cd50_0 .net "mem_write", 0 0, v0x55b36a17c2b0_0;  1 drivers
v0x55b36a17ce80_0 .net "opcode", 3 0, L_0x55b36a190e30;  1 drivers
v0x55b36a17cf20_0 .net "reg_dst", 0 0, v0x55b36a17c440_0;  1 drivers
v0x55b36a17d010_0 .net "reg_write", 0 0, v0x55b36a17c510_0;  1 drivers
S_0x55b36a1369c0 .scope module, "DU" "Datapath_Unit" 3 13, 4 7 0, S_0x55b36a146c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "beq"
    .port_info 3 /INPUT 1 "mem_read"
    .port_info 4 /INPUT 1 "mem_write"
    .port_info 5 /INPUT 1 "alu_src"
    .port_info 6 /INPUT 1 "reg_dst"
    .port_info 7 /INPUT 1 "mem_to_reg"
    .port_info 8 /INPUT 1 "reg_write"
    .port_info 9 /INPUT 1 "bne"
    .port_info 10 /INPUT 2 "alu_op"
    .port_info 11 /OUTPUT 4 "opcode"
L_0x7f8db4c380f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b36a18d850 .functor XNOR 1, v0x55b36a17c440_0, L_0x7f8db4c380f0, C4<0>, C4<0>;
L_0x7f8db4c381c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b36a18ea60 .functor XNOR 1, v0x55b36a17bda0_0, L_0x7f8db4c381c8, C4<0>, C4<0>;
L_0x55b36a18e8b0 .functor AND 1, v0x55b36a17be60_0, L_0x55b36a18eef0, C4<1>, C4<1>;
L_0x55b36a18f890 .functor NOT 1, L_0x55b36a18eef0, C4<0>, C4<0>, C4<0>;
L_0x55b36a18f900 .functor AND 1, v0x55b36a17bf60_0, L_0x55b36a18f890, C4<1>, C4<1>;
L_0x7f8db4c38378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b36a18f970 .functor XNOR 1, L_0x55b36a18e8b0, L_0x7f8db4c38378, C4<0>, C4<0>;
L_0x7f8db4c383c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b36a18fba0 .functor XNOR 1, L_0x55b36a18f900, L_0x7f8db4c383c0, C4<0>, C4<0>;
L_0x7f8db4c38408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b36a1901b0 .functor XNOR 1, v0x55b36a17c030_0, L_0x7f8db4c38408, C4<0>, C4<0>;
L_0x7f8db4c38528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b36a190b50 .functor XNOR 1, v0x55b36a17c210_0, L_0x7f8db4c38528, C4<0>, C4<0>;
v0x55b36a1783d0_0 .net "ALU_Control", 2 0, v0x55b36a174cd0_0;  1 drivers
v0x55b36a1784b0_0 .net "ALU_out", 15 0, v0x55b36a175770_0;  1 drivers
v0x55b36a1785c0_0 .net "PC_2beq", 15 0, L_0x55b36a18f560;  1 drivers
v0x55b36a178680_0 .net "PC_2bne", 15 0, L_0x55b36a18fcb0;  1 drivers
v0x55b36a178760_0 .net "PC_beq", 15 0, L_0x55b36a18f2f0;  1 drivers
v0x55b36a178890_0 .net "PC_bne", 15 0, L_0x55b36a18f6f0;  1 drivers
v0x55b36a178970_0 .net "PC_j", 15 0, L_0x55b36a18ffa0;  1 drivers
L_0x7f8db4c38018 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55b36a178a50_0 .net/2u *"_s0", 15 0, L_0x7f8db4c38018;  1 drivers
v0x55b36a178b30_0 .net/2u *"_s10", 0 0, L_0x7f8db4c380f0;  1 drivers
v0x55b36a178ca0_0 .net *"_s12", 0 0, L_0x55b36a18d850;  1 drivers
v0x55b36a178d60_0 .net *"_s15", 2 0, L_0x55b36a18d910;  1 drivers
v0x55b36a178e40_0 .net *"_s17", 2 0, L_0x55b36a18da40;  1 drivers
v0x55b36a178f20_0 .net *"_s25", 0 0, L_0x55b36a18e470;  1 drivers
v0x55b36a179000_0 .net *"_s26", 9 0, L_0x55b36a18e510;  1 drivers
v0x55b36a1790e0_0 .net *"_s29", 5 0, L_0x55b36a18e770;  1 drivers
v0x55b36a1791c0_0 .net/2u *"_s34", 0 0, L_0x7f8db4c381c8;  1 drivers
v0x55b36a1792a0_0 .net *"_s36", 0 0, L_0x55b36a18ea60;  1 drivers
v0x55b36a179360_0 .net *"_s41", 14 0, L_0x55b36a18f080;  1 drivers
L_0x7f8db4c382e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b36a179440_0 .net/2u *"_s42", 0 0, L_0x7f8db4c382e8;  1 drivers
v0x55b36a179520_0 .net *"_s44", 15 0, L_0x55b36a18f120;  1 drivers
v0x55b36a179600_0 .net *"_s49", 14 0, L_0x55b36a18f430;  1 drivers
v0x55b36a1796e0_0 .net *"_s5", 11 0, L_0x55b36a18d670;  1 drivers
L_0x7f8db4c38330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b36a1797c0_0 .net/2u *"_s50", 0 0, L_0x7f8db4c38330;  1 drivers
v0x55b36a1798a0_0 .net *"_s52", 15 0, L_0x55b36a18f600;  1 drivers
v0x55b36a179980_0 .net *"_s58", 0 0, L_0x55b36a18f890;  1 drivers
L_0x7f8db4c380a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b36a179a60_0 .net/2u *"_s6", 0 0, L_0x7f8db4c380a8;  1 drivers
v0x55b36a179b40_0 .net/2u *"_s62", 0 0, L_0x7f8db4c38378;  1 drivers
v0x55b36a179c20_0 .net *"_s64", 0 0, L_0x55b36a18f970;  1 drivers
v0x55b36a179ce0_0 .net/2u *"_s68", 0 0, L_0x7f8db4c383c0;  1 drivers
v0x55b36a179dc0_0 .net *"_s70", 0 0, L_0x55b36a18fba0;  1 drivers
v0x55b36a179e80_0 .net *"_s75", 2 0, L_0x55b36a18ff00;  1 drivers
v0x55b36a179f60_0 .net/2u *"_s78", 0 0, L_0x7f8db4c38408;  1 drivers
v0x55b36a17a040_0 .net *"_s80", 0 0, L_0x55b36a1901b0;  1 drivers
v0x55b36a17a100_0 .net/2u *"_s84", 0 0, L_0x7f8db4c38528;  1 drivers
v0x55b36a17a1e0_0 .net *"_s86", 0 0, L_0x55b36a190b50;  1 drivers
v0x55b36a17a2a0_0 .net "alu_op", 1 0, v0x55b36a17bc70_0;  alias, 1 drivers
v0x55b36a17a360_0 .net "alu_src", 0 0, v0x55b36a17bda0_0;  alias, 1 drivers
v0x55b36a17a400_0 .net "beq", 0 0, v0x55b36a17be60_0;  alias, 1 drivers
v0x55b36a17a4c0_0 .net "beq_control", 0 0, L_0x55b36a18e8b0;  1 drivers
v0x55b36a17a580_0 .net "bne", 0 0, v0x55b36a17bf60_0;  alias, 1 drivers
v0x55b36a17a640_0 .net "bne_control", 0 0, L_0x55b36a18f900;  1 drivers
v0x55b36a17a700_0 .net "clk", 0 0, v0x55b36a17d0d0_0;  alias, 1 drivers
v0x55b36a17a7a0_0 .net "ext_im", 15 0, L_0x55b36a18e810;  1 drivers
v0x55b36a17a880_0 .net "instr", 15 0, L_0x55b36a1138f0;  1 drivers
v0x55b36a17a940_0 .net "jump", 0 0, v0x55b36a17c030_0;  alias, 1 drivers
v0x55b36a17a9e0_0 .net "jump_shift", 12 0, L_0x55b36a18d710;  1 drivers
v0x55b36a17aac0_0 .net "mem_read", 0 0, v0x55b36a17c120_0;  alias, 1 drivers
v0x55b36a17ab60_0 .net "mem_read_data", 15 0, L_0x55b36a190970;  1 drivers
v0x55b36a17ac30_0 .net "mem_to_reg", 0 0, v0x55b36a17c210_0;  alias, 1 drivers
v0x55b36a17acd0_0 .net "mem_write", 0 0, v0x55b36a17c2b0_0;  alias, 1 drivers
v0x55b36a17ada0_0 .net "opcode", 3 0, L_0x55b36a190e30;  alias, 1 drivers
v0x55b36a17ae60_0 .net "pc2", 15 0, L_0x55b36a18d210;  1 drivers
v0x55b36a17af40_0 .var "pc_current", 15 0;
v0x55b36a17b030_0 .net "pc_next", 15 0, L_0x55b36a1902c0;  1 drivers
v0x55b36a17b0f0_0 .net "read_data2", 15 0, L_0x55b36a18eb20;  1 drivers
v0x55b36a17b1e0_0 .net "reg_dst", 0 0, v0x55b36a17c440_0;  alias, 1 drivers
v0x55b36a17b280_0 .net "reg_read_addr_1", 2 0, L_0x55b36a18dcb0;  1 drivers
v0x55b36a17b370_0 .net "reg_read_addr_2", 2 0, L_0x55b36a18dda0;  1 drivers
v0x55b36a17b440_0 .net "reg_read_data_1", 15 0, L_0x55b36a18e110;  1 drivers
v0x55b36a17b530_0 .net "reg_read_data_2", 15 0, L_0x55b36a18e3b0;  1 drivers
v0x55b36a17b640_0 .net "reg_write", 0 0, v0x55b36a17c510_0;  alias, 1 drivers
v0x55b36a17b6e0_0 .net "reg_write_data", 15 0, L_0x55b36a190c10;  1 drivers
v0x55b36a17b780_0 .net "reg_write_dest", 2 0, L_0x55b36a18dae0;  1 drivers
v0x55b36a17b850_0 .net "zero_flag", 0 0, L_0x55b36a18eef0;  1 drivers
L_0x55b36a18d210 .arith/sum 16, v0x55b36a17af40_0, L_0x7f8db4c38018;
L_0x55b36a18d670 .part L_0x55b36a1138f0, 0, 12;
L_0x55b36a18d710 .concat [ 1 12 0 0], L_0x7f8db4c380a8, L_0x55b36a18d670;
L_0x55b36a18d910 .part L_0x55b36a1138f0, 3, 3;
L_0x55b36a18da40 .part L_0x55b36a1138f0, 6, 3;
L_0x55b36a18dae0 .functor MUXZ 3, L_0x55b36a18da40, L_0x55b36a18d910, L_0x55b36a18d850, C4<>;
L_0x55b36a18dcb0 .part L_0x55b36a1138f0, 9, 3;
L_0x55b36a18dda0 .part L_0x55b36a1138f0, 6, 3;
L_0x55b36a18e470 .part L_0x55b36a1138f0, 5, 1;
LS_0x55b36a18e510_0_0 .concat [ 1 1 1 1], L_0x55b36a18e470, L_0x55b36a18e470, L_0x55b36a18e470, L_0x55b36a18e470;
LS_0x55b36a18e510_0_4 .concat [ 1 1 1 1], L_0x55b36a18e470, L_0x55b36a18e470, L_0x55b36a18e470, L_0x55b36a18e470;
LS_0x55b36a18e510_0_8 .concat [ 1 1 0 0], L_0x55b36a18e470, L_0x55b36a18e470;
L_0x55b36a18e510 .concat [ 4 4 2 0], LS_0x55b36a18e510_0_0, LS_0x55b36a18e510_0_4, LS_0x55b36a18e510_0_8;
L_0x55b36a18e770 .part L_0x55b36a1138f0, 0, 6;
L_0x55b36a18e810 .concat [ 6 10 0 0], L_0x55b36a18e770, L_0x55b36a18e510;
L_0x55b36a18e9c0 .part L_0x55b36a1138f0, 12, 4;
L_0x55b36a18eb20 .functor MUXZ 16, L_0x55b36a18e3b0, L_0x55b36a18e810, L_0x55b36a18ea60, C4<>;
L_0x55b36a18f080 .part L_0x55b36a18e810, 0, 15;
L_0x55b36a18f120 .concat [ 1 15 0 0], L_0x7f8db4c382e8, L_0x55b36a18f080;
L_0x55b36a18f2f0 .arith/sum 16, L_0x55b36a18d210, L_0x55b36a18f120;
L_0x55b36a18f430 .part L_0x55b36a18e810, 0, 15;
L_0x55b36a18f600 .concat [ 1 15 0 0], L_0x7f8db4c38330, L_0x55b36a18f430;
L_0x55b36a18f6f0 .arith/sum 16, L_0x55b36a18d210, L_0x55b36a18f600;
L_0x55b36a18f560 .functor MUXZ 16, L_0x55b36a18d210, L_0x55b36a18f2f0, L_0x55b36a18f970, C4<>;
L_0x55b36a18fcb0 .functor MUXZ 16, L_0x55b36a18f560, L_0x55b36a18f6f0, L_0x55b36a18fba0, C4<>;
L_0x55b36a18ff00 .part L_0x55b36a18d210, 13, 3;
L_0x55b36a18ffa0 .concat [ 13 3 0 0], L_0x55b36a18d710, L_0x55b36a18ff00;
L_0x55b36a1902c0 .functor MUXZ 16, L_0x55b36a18fcb0, L_0x55b36a18ffa0, L_0x55b36a1901b0, C4<>;
L_0x55b36a190c10 .functor MUXZ 16, v0x55b36a175770_0, L_0x55b36a190970, L_0x55b36a190b50, C4<>;
L_0x55b36a190e30 .part L_0x55b36a1138f0, 12, 4;
S_0x55b36a145720 .scope module, "ALU_Control_unit" "alu_control" 4 64, 5 5 0, S_0x55b36a1369c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "ALU_Cnt"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /INPUT 4 "Opcode"
v0x55b36a14dfc0_0 .net "ALUControlIn", 5 0, L_0x55b36a18e920;  1 drivers
v0x55b36a13b200_0 .net "ALUOp", 1 0, v0x55b36a17bc70_0;  alias, 1 drivers
v0x55b36a174cd0_0 .var "ALU_Cnt", 2 0;
v0x55b36a174d90_0 .net "Opcode", 3 0, L_0x55b36a18e9c0;  1 drivers
E_0x55b36a0f2ea0 .event edge, v0x55b36a14dfc0_0;
L_0x55b36a18e920 .concat [ 4 2 0 0], L_0x55b36a18e9c0, v0x55b36a17bc70_0;
S_0x55b36a174ef0 .scope module, "alu_unit" "ALU" 4 68, 6 5 0, S_0x55b36a1369c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 3 "alu_control"
    .port_info 3 /OUTPUT 16 "result"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7f8db4c38210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b36a175160_0 .net/2u *"_s0", 15 0, L_0x7f8db4c38210;  1 drivers
v0x55b36a175260_0 .net *"_s2", 0 0, L_0x55b36a18ed70;  1 drivers
L_0x7f8db4c38258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b36a175320_0 .net/2u *"_s4", 0 0, L_0x7f8db4c38258;  1 drivers
L_0x7f8db4c382a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b36a1753e0_0 .net/2u *"_s6", 0 0, L_0x7f8db4c382a0;  1 drivers
v0x55b36a1754c0_0 .net "a", 15 0, L_0x55b36a18e110;  alias, 1 drivers
v0x55b36a1755f0_0 .net "alu_control", 2 0, v0x55b36a174cd0_0;  alias, 1 drivers
v0x55b36a1756b0_0 .net "b", 15 0, L_0x55b36a18eb20;  alias, 1 drivers
v0x55b36a175770_0 .var "result", 15 0;
v0x55b36a175850_0 .net "zero", 0 0, L_0x55b36a18eef0;  alias, 1 drivers
E_0x55b36a0f2ac0 .event edge, v0x55b36a174cd0_0, v0x55b36a1754c0_0, v0x55b36a1756b0_0;
L_0x55b36a18ed70 .cmp/eq 16, v0x55b36a175770_0, L_0x7f8db4c38210;
L_0x55b36a18eef0 .functor MUXZ 1, L_0x7f8db4c382a0, L_0x7f8db4c38258, L_0x55b36a18ed70, C4<>;
S_0x55b36a1759b0 .scope module, "dm" "Data_Memory" 4 85, 7 6 0, S_0x55b36a1369c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "mem_access_addr"
    .port_info 2 /INPUT 16 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /OUTPUT 16 "mem_read_data"
L_0x7f8db4c38450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b36a190580 .functor XNOR 1, v0x55b36a17c120_0, L_0x7f8db4c38450, C4<0>, C4<0>;
L_0x7f8db4c38498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b36a175bf0_0 .net *"_s11", 1 0, L_0x7f8db4c38498;  1 drivers
L_0x7f8db4c384e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b36a175cf0_0 .net/2u *"_s12", 15 0, L_0x7f8db4c384e0;  1 drivers
v0x55b36a175dd0_0 .net/2u *"_s2", 0 0, L_0x7f8db4c38450;  1 drivers
v0x55b36a175e90_0 .net *"_s4", 0 0, L_0x55b36a190580;  1 drivers
v0x55b36a175f50_0 .net *"_s6", 15 0, L_0x55b36a190680;  1 drivers
v0x55b36a176080_0 .net *"_s8", 4 0, L_0x55b36a190720;  1 drivers
v0x55b36a176160_0 .net "clk", 0 0, v0x55b36a17d0d0_0;  alias, 1 drivers
v0x55b36a176220_0 .var/i "f", 31 0;
v0x55b36a176300_0 .net "mem_access_addr", 15 0, v0x55b36a175770_0;  alias, 1 drivers
v0x55b36a1763c0_0 .net "mem_read", 0 0, v0x55b36a17c120_0;  alias, 1 drivers
v0x55b36a176460_0 .net "mem_read_data", 15 0, L_0x55b36a190970;  alias, 1 drivers
v0x55b36a176540_0 .net "mem_write_data", 15 0, L_0x55b36a18e3b0;  alias, 1 drivers
v0x55b36a176620_0 .net "mem_write_en", 0 0, v0x55b36a17c2b0_0;  alias, 1 drivers
v0x55b36a1766e0 .array "memory", 0 7, 15 0;
v0x55b36a1767a0_0 .net "ram_addr", 2 0, L_0x55b36a190450;  1 drivers
E_0x55b36a0f34c0 .event posedge, v0x55b36a176160_0;
L_0x55b36a190450 .part v0x55b36a175770_0, 0, 3;
L_0x55b36a190680 .array/port v0x55b36a1766e0, L_0x55b36a190720;
L_0x55b36a190720 .concat [ 3 2 0 0], L_0x55b36a190450, L_0x7f8db4c38498;
L_0x55b36a190970 .functor MUXZ 16, L_0x7f8db4c384e0, L_0x55b36a190680, L_0x55b36a190580, C4<>;
S_0x55b36a176940 .scope module, "im" "Instruction_Memory" 4 40, 8 6 0, S_0x55b36a1369c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc"
    .port_info 1 /OUTPUT 16 "instruction"
L_0x55b36a1138f0 .functor BUFZ 16, L_0x55b36a18d3a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b36a176ae0_0 .net *"_s2", 15 0, L_0x55b36a18d3a0;  1 drivers
v0x55b36a176be0_0 .net *"_s4", 5 0, L_0x55b36a18d440;  1 drivers
L_0x7f8db4c38060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b36a176cc0_0 .net *"_s7", 1 0, L_0x7f8db4c38060;  1 drivers
v0x55b36a176db0_0 .net "instruction", 15 0, L_0x55b36a1138f0;  alias, 1 drivers
v0x55b36a176e90 .array "memory", 0 14, 15 0;
v0x55b36a176fa0_0 .net "pc", 15 0, v0x55b36a17af40_0;  1 drivers
v0x55b36a177080_0 .net "rom_addr", 3 0, L_0x55b36a18d300;  1 drivers
L_0x55b36a18d300 .part v0x55b36a17af40_0, 1, 4;
L_0x55b36a18d3a0 .array/port v0x55b36a176e90, L_0x55b36a18d440;
L_0x55b36a18d440 .concat [ 4 2 0 0], L_0x55b36a18d300, L_0x7f8db4c38060;
S_0x55b36a1771c0 .scope module, "reg_file" "GPRs" 4 50, 9 6 0, S_0x55b36a1369c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write_en"
    .port_info 2 /INPUT 3 "reg_write_dest"
    .port_info 3 /INPUT 16 "reg_write_data"
    .port_info 4 /INPUT 3 "reg_read_addr_1"
    .port_info 5 /OUTPUT 16 "reg_read_data_1"
    .port_info 6 /INPUT 3 "reg_read_addr_2"
    .port_info 7 /OUTPUT 16 "reg_read_data_2"
L_0x55b36a18e110 .functor BUFZ 16, L_0x55b36a18dee0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b36a18e3b0 .functor BUFZ 16, L_0x55b36a18e1d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b36a177500_0 .net *"_s0", 15 0, L_0x55b36a18dee0;  1 drivers
v0x55b36a1775e0_0 .net *"_s10", 4 0, L_0x55b36a18e270;  1 drivers
L_0x7f8db4c38180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b36a1776c0_0 .net *"_s13", 1 0, L_0x7f8db4c38180;  1 drivers
v0x55b36a177780_0 .net *"_s2", 4 0, L_0x55b36a18df80;  1 drivers
L_0x7f8db4c38138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b36a177860_0 .net *"_s5", 1 0, L_0x7f8db4c38138;  1 drivers
v0x55b36a177990_0 .net *"_s8", 15 0, L_0x55b36a18e1d0;  1 drivers
v0x55b36a177a70_0 .net "clk", 0 0, v0x55b36a17d0d0_0;  alias, 1 drivers
v0x55b36a177b10_0 .var/i "i", 31 0;
v0x55b36a177bd0 .array "reg_array", 0 7, 15 0;
v0x55b36a177d20_0 .net "reg_read_addr_1", 2 0, L_0x55b36a18dcb0;  alias, 1 drivers
v0x55b36a177e00_0 .net "reg_read_addr_2", 2 0, L_0x55b36a18dda0;  alias, 1 drivers
v0x55b36a177ee0_0 .net "reg_read_data_1", 15 0, L_0x55b36a18e110;  alias, 1 drivers
v0x55b36a177fa0_0 .net "reg_read_data_2", 15 0, L_0x55b36a18e3b0;  alias, 1 drivers
v0x55b36a178070_0 .net "reg_write_data", 15 0, L_0x55b36a190c10;  alias, 1 drivers
v0x55b36a178130_0 .net "reg_write_dest", 2 0, L_0x55b36a18dae0;  alias, 1 drivers
v0x55b36a178210_0 .net "reg_write_en", 0 0, v0x55b36a17c510_0;  alias, 1 drivers
L_0x55b36a18dee0 .array/port v0x55b36a177bd0, L_0x55b36a18df80;
L_0x55b36a18df80 .concat [ 3 2 0 0], L_0x55b36a18dcb0, L_0x7f8db4c38138;
L_0x55b36a18e1d0 .array/port v0x55b36a177bd0, L_0x55b36a18e270;
L_0x55b36a18e270 .concat [ 3 2 0 0], L_0x55b36a18dda0, L_0x7f8db4c38180;
S_0x55b36a17ba60 .scope module, "control" "Control_Unit" 3 29, 10 6 0, S_0x55b36a146c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 2 "alu_op"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "beq"
    .port_info 4 /OUTPUT 1 "bne"
    .port_info 5 /OUTPUT 1 "mem_read"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_dst"
    .port_info 9 /OUTPUT 1 "mem_to_reg"
    .port_info 10 /OUTPUT 1 "reg_write"
v0x55b36a17bc70_0 .var "alu_op", 1 0;
v0x55b36a17bda0_0 .var "alu_src", 0 0;
v0x55b36a17be60_0 .var "beq", 0 0;
v0x55b36a17bf60_0 .var "bne", 0 0;
v0x55b36a17c030_0 .var "jump", 0 0;
v0x55b36a17c120_0 .var "mem_read", 0 0;
v0x55b36a17c210_0 .var "mem_to_reg", 0 0;
v0x55b36a17c2b0_0 .var "mem_write", 0 0;
v0x55b36a17c3a0_0 .net "opcode", 3 0, L_0x55b36a190e30;  alias, 1 drivers
v0x55b36a17c440_0 .var "reg_dst", 0 0;
v0x55b36a17c510_0 .var "reg_write", 0 0;
E_0x55b36a158290 .event edge, v0x55b36a17ada0_0;
    .scope S_0x55b36a176940;
T_0 ;
    %vpi_call 8 15 "$readmemb", "./test.prog", v0x55b36a176e90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55b36a1771c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b36a177b10_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55b36a177b10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55b36a177b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b36a177bd0, 0, 4;
    %load/vec4 v0x55b36a177b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b36a177b10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x55b36a1771c0;
T_2 ;
    %wait E_0x55b36a0f34c0;
    %load/vec4 v0x55b36a178210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55b36a178070_0;
    %load/vec4 v0x55b36a178130_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b36a177bd0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b36a145720;
T_3 ;
    %wait E_0x55b36a0f2ea0;
    %load/vec4 v0x55b36a14dfc0_0;
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b36a174cd0_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b36a174ef0;
T_4 ;
    %wait E_0x55b36a0f2ac0;
    %load/vec4 v0x55b36a1755f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %load/vec4 v0x55b36a1754c0_0;
    %load/vec4 v0x55b36a1756b0_0;
    %add;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55b36a1754c0_0;
    %load/vec4 v0x55b36a1756b0_0;
    %add;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55b36a1754c0_0;
    %load/vec4 v0x55b36a1756b0_0;
    %sub;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55b36a1754c0_0;
    %inv;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55b36a1754c0_0;
    %ix/getv 4, v0x55b36a1756b0_0;
    %shiftl 4;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55b36a1754c0_0;
    %ix/getv 4, v0x55b36a1756b0_0;
    %shiftr 4;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55b36a1754c0_0;
    %load/vec4 v0x55b36a1756b0_0;
    %and;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55b36a1754c0_0;
    %load/vec4 v0x55b36a1756b0_0;
    %or;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55b36a1754c0_0;
    %load/vec4 v0x55b36a1756b0_0;
    %cmp/u;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55b36a175770_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b36a175770_0, 0, 16;
T_4.11 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b36a1759b0;
T_5 ;
    %vpi_call 7 24 "$readmemb", "./test.data", v0x55b36a1766e0 {0 0 0};
    %vpi_func 7 26 "$fopen" 32, "./50001111_50001212.o" {0 0 0};
    %store/vec4 v0x55b36a176220_0, 0, 32;
    %vpi_call 7 27 "$monitor", "\011memory[0] = %b\012", &A<v0x55b36a1766e0, 0>, "\011memory[1] = %b\012", &A<v0x55b36a1766e0, 1>, "\011memory[2] = %b\012", &A<v0x55b36a1766e0, 2>, "\011memory[3] = %b\012", &A<v0x55b36a1766e0, 3>, "\011memory[4] = %b\012", &A<v0x55b36a1766e0, 4>, "\011memory[5] = %b\012", &A<v0x55b36a1766e0, 5>, "\011memory[6] = %b\012", &A<v0x55b36a1766e0, 6>, "\011memory[7] = %b\012", &A<v0x55b36a1766e0, 7> {0 0 0};
    %delay 160000, 0;
    %vpi_call 7 37 "$fclose", v0x55b36a176220_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55b36a1759b0;
T_6 ;
    %wait E_0x55b36a0f34c0;
    %load/vec4 v0x55b36a176620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55b36a176540_0;
    %load/vec4 v0x55b36a1767a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b36a1766e0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b36a1369c0;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b36a17af40_0, 0;
    %end;
    .thread T_7;
    .scope S_0x55b36a1369c0;
T_8 ;
    %wait E_0x55b36a0f34c0;
    %load/vec4 v0x55b36a17b030_0;
    %assign/vec4 v0x55b36a17af40_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b36a17ba60;
T_9 ;
    %wait E_0x55b36a158290;
    %load/vec4 v0x55b36a17c3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36a17bf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36a17bc70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36a17c030_0, 0, 1;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55b36a14d310;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36a17d0d0_0, 0;
    %delay 160000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55b36a14d310;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x55b36a17d0d0_0;
    %inv;
    %store/vec4 v0x55b36a17d0d0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "Test.v";
    "Risc_16_bit.v";
    "Datapath_Unit.v";
    "alu_control.v";
    "ALU.v";
    "Data_Memory.v";
    "Instruction_Memory.v";
    "GPRs.v";
    "Control_Unit.v";
