// Seed: 169496398
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    input wire id_5,
    output supply1 id_6,
    input tri0 id_7
    , id_18 = 1 - 1,
    input uwire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input uwire id_11,
    input wor id_12,
    output wor id_13,
    input wire id_14,
    output tri id_15,
    output tri id_16
);
  assign id_16 = -1;
  assign id_3  = id_5.id_18;
  assign id_18 = 1 == 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4,
    input wand id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wor id_8
);
  wire id_10 = id_6;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_4,
      id_4,
      id_4,
      id_5,
      id_7,
      id_1,
      id_1,
      id_7,
      id_1,
      id_2,
      id_2,
      id_4,
      id_8,
      id_7,
      id_7
  );
  assign modCall_1.id_14 = 0;
endmodule
