#fault sim result
#input: circuit
#input: c:/Users/Szymon/Documents/Coding and Programming/Visual Studio Code/ECE464/Project2-464\ETV_set 0.txt
#input: f_list.txt


tv1 = 111111 ->  1110 
detected:
A0-SA-0: 111111 -> 1101
A1-SA-0: 111111 -> 1100
A2-SA-0: 111111 -> 1010
B0-SA-0: 111111 -> 1101
B1-SA-0: 111111 -> 1100
B2-SA-0: 111111 -> 1010
S0-SA-1: 111111 -> 1111
S0-IN-A0-SA-0: 111111 -> 1111
S0-IN-B0-SA-0: 111111 -> 1111
b0-SA-0: 111111 -> 1100
b0-IN-A0-SA-0: 111111 -> 1100
b0-IN-B0-SA-0: 111111 -> 1100
C0-SA-0: 111111 -> 1100
C0-IN-b0-SA-0: 111111 -> 1100
a1-SA-1: 111111 -> 1100
a1-IN-A1-SA-0: 111111 -> 1100
a1-IN-B1-SA-0: 111111 -> 1100
b1-SA-0: 111111 -> 1010
b1-IN-A1-SA-0: 111111 -> 1010
b1-IN-B1-SA-0: 111111 -> 1010
S1-SA-0: 111111 -> 1100
S1-IN-a1-SA-1: 111111 -> 1100
S1-IN-C0-SA-0: 111111 -> 1100
C1-SA-0: 111111 -> 1010
C1-IN-b1-SA-0: 111111 -> 1010
a2-SA-1: 111111 -> 1010
a2-IN-A2-SA-0: 111111 -> 1010
a2-IN-B2-SA-0: 111111 -> 1010
b2-SA-0: 111111 -> 0110
b2-IN-A2-SA-0: 111111 -> 0110
b2-IN-B2-SA-0: 111111 -> 0110
S2-SA-0: 111111 -> 1010
S2-IN-a2-SA-1: 111111 -> 1010
S2-IN-C1-SA-0: 111111 -> 1010
S3-SA-0: 111111 -> 0110
S3-IN-b2-SA-0: 111111 -> 0110

Total detected faults: 36

undetected faults: 52
A0-SA-1
A1-SA-1
A2-SA-1
B0-SA-1
B1-SA-1
B2-SA-1
S0-SA-0
S0-IN-A0-SA-1
S0-IN-B0-SA-1
b0-SA-1
b0-IN-A0-SA-1
b0-IN-B0-SA-1
C0-SA-1
C0-IN-b0-SA-1
a1-SA-0
a1-IN-A1-SA-1
a1-IN-B1-SA-1
b1-SA-1
b1-IN-A1-SA-1
b1-IN-B1-SA-1
S1-SA-1
S1-IN-a1-SA-0
S1-IN-C0-SA-1
d1-SA-0
d1-SA-1
d1-IN-a1-SA-0
d1-IN-a1-SA-1
d1-IN-C0-SA-0
d1-IN-C0-SA-1
C1-SA-1
C1-IN-b1-SA-1
C1-IN-d1-SA-0
C1-IN-d1-SA-1
a2-SA-0
a2-IN-A2-SA-1
a2-IN-B2-SA-1
b2-SA-1
b2-IN-A2-SA-1
b2-IN-B2-SA-1
S2-SA-1
S2-IN-a2-SA-0
S2-IN-C1-SA-1
d2-SA-0
d2-SA-1
d2-IN-a2-SA-0
d2-IN-a2-SA-1
d2-IN-C1-SA-0
d2-IN-C1-SA-1
S3-SA-1
S3-IN-b2-SA-1
S3-IN-d2-SA-0
S3-IN-d2-SA-1

fault coverage: 36/88 = 40%