{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 866, "design__instance__area": 29538.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.01691221259534359, "power__switching__total": 0.006000659428536892, "power__leakage__total": 3.78597746930609e-07, "power__total": 0.0229132492095232, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2855919748192529, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2861509166168084, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.34762538276327637, "timing__setup__ws__corner:nom_tt_025C_5v00": 6.6653777717134925, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.347625, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 9.460508, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.3100569611041124, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3101626543390459, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8802361311213397, "timing__setup__ws__corner:nom_ss_125C_4v50": 2.2975355601669287, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.880236, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 4.931695, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.27415351320649184, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.27480443698423895, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.11394557842010596, "timing__setup__ws__corner:nom_ff_n40C_5v50": 8.57484951759143, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.113946, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 11.440838, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 14, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2719373414532087, "clock__skew__worst_setup": 0.27241773496955046, "timing__hold__ws": 0.11331219616664404, "timing__setup__ws": 2.1560869255803055, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113312, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.716359, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.43 278.35", "design__core__bbox": "6.72 15.68 253.68 262.64", "design__io": 46, "design__die__area": 72490.7, "design__core__area": 60989.2, "design__instance__count__stdcell": 1382, "design__instance__area__stdcell": 31804.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.52147, "design__instance__utilization__stdcell": 0.52147, "design__rows": 63, "design__rows:GF018hv5v_mcu_sc7": 63, "design__sites": 27783, "design__sites:GF018hv5v_mcu_sc7": 27783, "design__instance__count__class:inverter": 52, "design__instance__area__class:inverter": 482.944, "design__instance__count__class:sequential_cell": 194, "design__instance__area__class:sequential_cell": 13963.7, "design__instance__count__class:multi_input_combinational_cell": 510, "design__instance__area__class:multi_input_combinational_cell": 11292.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 7833630, "design__instance__count__class:timing_repair_buffer": 78, "design__instance__area__class:timing_repair_buffer": 2245.69, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 29943.8, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 1053.7, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 500.506, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 874, "route__net__special": 2, "route__drc_errors__iter:0": 164, "route__wirelength__iter:0": 33105, "route__drc_errors__iter:1": 14, "route__wirelength__iter:1": 32700, "route__drc_errors__iter:2": 9, "route__wirelength__iter:2": 32571, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 32566, "route__drc_errors": 0, "route__wirelength": 32566, "route__vias": 5549, "route__vias__singlecut": 5549, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 459.39, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2823135416459656, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2826347291760735, "timing__hold__ws__corner:min_tt_025C_5v00": 0.34669312846313266, "timing__setup__ws__corner:min_tt_025C_5v00": 6.732964154561257, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.346693, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 9.561399, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.3045041804894063, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.30420508639811333, "timing__hold__ws__corner:min_ss_125C_4v50": 0.878436237502913, "timing__setup__ws__corner:min_ss_125C_4v50": 2.4166003215872105, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.878436, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 5.112422, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2719373414532087, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.27241773496955046, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.11331219616664404, "timing__setup__ws__corner:min_ff_n40C_5v50": 8.619000868083408, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.113312, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 11.506433, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.28949085614739944, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.29041045390470444, "timing__hold__ws__corner:max_tt_025C_5v00": 0.3487511489420851, "timing__setup__ws__corner:max_tt_025C_5v00": 6.5851468364360555, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.348751, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 9.338518, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 3, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.3166740015403235, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3173938701698497, "timing__hold__ws__corner:max_ss_125C_4v50": 0.8804981437625615, "timing__setup__ws__corner:max_ss_125C_4v50": 2.1560869255803055, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.880498, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 4.716359, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2767847973604225, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2776897956845408, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.11471307561873563, "timing__setup__ws__corner:max_ff_n40C_5v50": 8.522618407786927, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.114713, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 11.362598, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99911, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99972, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000885106, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000915464, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000276283, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000915464, "design_powergrid__voltage__worst": 0.000915464, "design_powergrid__voltage__worst__net:VDD": 4.99911, "design_powergrid__drop__worst": 0.000915464, "design_powergrid__drop__worst__net:VDD": 0.000885106, "design_powergrid__voltage__worst__net:VSS": 0.000915464, "design_powergrid__drop__worst__net:VSS": 0.000915464, "ir__voltage__worst": 5, "ir__drop__avg": 0.000282, "ir__drop__worst": 0.000885, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}