module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output [7:0] q 
);wire [7:0]s[3:0];
    assign s[0]=d;
    my_dff8 m1(clk,s[0],s[1]);
    my_dff8 m2(clk,s[1],s[2]);
    my_dff8 m3(clk,s[2],s[3]);
    always @(*)
        begin
            q=s[sel];
        end
endmodule
