**Vending Machine FSM (Mealy Design)**

This project implements a Vending Machine Finite State Machine (FSM) in Verilog.
The vending machine accepts coins of â‚¹5 and â‚¹10 denominations to purchase an item worth â‚¹20.

**ğŸ›  Features**

Accepted coins: 5 or 10 units (coin[1:0])

01 = â‚¹5

10 = â‚¹10

00 = Idle (ignored)

11 = Invalid (ignored)

**Vend condition**: When total â‰¥ 20, the FSM generates a one-cycle pulse on vend.

**Change**: If total = 25 (i.e., 20 + 5), the FSM generates a one-cycle pulse on chg5.

**Reset**: Synchronous, active-high.

**FSM Type**: Mealy Machine (outputs depend on both state and input).

**âš™ FSM States**

We model the total inserted amount as states:

total_0 â†’ total = 0

total_5 â†’ total = 5

total_10 â†’ total = 10

total_15 â†’ total = 15

**ğŸ” Why Mealy?**

Mealy FSM generates outputs based on present state + input.

This allows vend and chg5 signals to be triggered immediately in the same cycle when the required total is reached, instead of waiting for a state transition (like in Moore).

This ensures faster response when the target value is hit.
