vendor_name = ModelSim
source_file = 1, C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/composant project/adder_intern/add_1bit/add_1bit.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/composant project/adder_intern/add_1bit/db/add_1bit.cbx.xml
design_name = hard_block
design_name = add1_bit
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, add1_bit, 1
instance = comp, \S~output\, S~output, add1_bit, 1
instance = comp, \Cout~output\, Cout~output, add1_bit, 1
instance = comp, \A~input\, A~input, add1_bit, 1
instance = comp, \Cin~input\, Cin~input, add1_bit, 1
instance = comp, \B~input\, B~input, add1_bit, 1
instance = comp, \S~0\, S~0, add1_bit, 1
instance = comp, \Cout~0\, Cout~0, add1_bit, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, add1_bit, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, add1_bit, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, add1_bit, 1
