

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3'
================================================================
* Date:           Thu May  9 15:29:38 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_23 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_3  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.52>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 4 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 5 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_1 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_2 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_3 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_4 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_5 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 11 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 12 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln50_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln50"   --->   Operation 13 'read' 'zext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 14 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 15 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 16 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 17 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_3_reload"   --->   Operation 18 'read' 'arr_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_4_reload"   --->   Operation 19 'read' 'arr_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_5_reload"   --->   Operation 20 'read' 'arr_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_6_reload"   --->   Operation 21 'read' 'arr_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_7_reload"   --->   Operation 22 'read' 'arr_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_8_reload"   --->   Operation 23 'read' 'arr_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln50_cast = zext i32 %zext_ln50_read"   --->   Operation 24 'zext' 'zext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.52ns)   --->   "%store_ln0 = store i64 %arr_6_reload_read, i64 %arr_5"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 26 [1/1] (0.52ns)   --->   "%store_ln0 = store i64 %arr_5_reload_read, i64 %arr_4"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 27 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 %arr_7_reload_read, i64 %arr_3"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 28 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 %arr_4_reload_read, i64 %arr_2"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_8_reload_read, i64 %arr_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_3_reload_read, i64 %arr"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc78"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [d1.cpp:29]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln44 = icmp_ult  i4 %i, i4 9" [d1.cpp:44]   --->   Operation 34 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_54_5.exitStub, void %for.inc78.split" [d1.cpp:44]   --->   Operation 35 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr" [d1.cpp:50]   --->   Operation 36 'load' 'arr_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%arr_1_load = load i64 %arr_1" [d1.cpp:50]   --->   Operation 37 'load' 'arr_1_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%arr_2_load = load i64 %arr_2" [d1.cpp:50]   --->   Operation 38 'load' 'arr_2_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_3_load = load i64 %arr_3" [d1.cpp:50]   --->   Operation 39 'load' 'arr_3_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%arr_4_load = load i64 %arr_4" [d1.cpp:50]   --->   Operation 40 'load' 'arr_4_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%arr_5_load = load i64 %arr_5" [d1.cpp:50]   --->   Operation 41 'load' 'arr_5_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d1.cpp:46]   --->   Operation 42 'specpipeline' 'specpipeline_ln46' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d1.cpp:14]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d1.cpp:44]   --->   Operation 44 'specloopname' 'specloopname_ln44' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [d1.cpp:29]   --->   Operation 45 'trunc' 'trunc_ln29' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.67ns)   --->   "%sub_ln50 = sub i3 2, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 46 'sub' 'sub_ln50' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln50" [d1.cpp:50]   --->   Operation 47 'mux' 'tmp_2' <Predicate = (icmp_ln44)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %tmp_2" [d1.cpp:50]   --->   Operation 48 'zext' 'zext_ln50_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.67ns)   --->   Input mux for Operation 49 '%mul_ln50_1 = mul i63 %zext_ln50_cast, i63 %zext_ln50_1'
ST_2 : Operation 49 [1/1] (2.74ns)   --->   "%mul_ln50_1 = mul i63 %zext_ln50_cast, i63 %zext_ln50_1" [d1.cpp:50]   --->   Operation 49 'mul' 'mul_ln50_1' <Predicate = (icmp_ln44)> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln50_1, i1 0" [d1.cpp:50]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 0, i64 0, i64 %arr_1_load, i64 %arr_3_load, i64 %arr_5_load, i64 %arr_4_load, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 51 'mux' 'tmp_3' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.08ns)   --->   "%arr_6 = add i64 %shl_ln1, i64 %tmp_3" [d1.cpp:50]   --->   Operation 52 'add' 'arr_6' <Predicate = (icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%sub_ln50_1 = sub i3 1, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 53 'sub' 'sub_ln50_1' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%sub_ln50_2 = sub i3 0, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 54 'sub' 'sub_ln50_2' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 0, i32 0, i32 0, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i3 %sub_ln50_1" [d1.cpp:50]   --->   Operation 55 'mux' 'tmp_4' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %tmp_4" [d1.cpp:50]   --->   Operation 56 'zext' 'zext_ln50_2' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.67ns)   --->   Input mux for Operation 57 '%mul_ln50 = mul i63 %zext_ln50_cast, i63 %zext_ln50_2'
ST_2 : Operation 57 [1/1] (2.74ns)   --->   "%mul_ln50 = mul i63 %zext_ln50_cast, i63 %zext_ln50_2" [d1.cpp:50]   --->   Operation 57 'mul' 'mul_ln50' <Predicate = (icmp_ln44)> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln50_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln50, i1 0" [d1.cpp:50]   --->   Operation 58 'bitconcatenate' 'shl_ln50_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.62ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.6i32.i3, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i3 %sub_ln50_2" [d1.cpp:50]   --->   Operation 59 'mux' 'tmp_5' <Predicate = (icmp_ln44)> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %tmp_5" [d1.cpp:50]   --->   Operation 60 'zext' 'zext_ln50_3' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.67ns)   --->   Input mux for Operation 61 '%mul_ln50_2 = mul i63 %zext_ln50_cast, i63 %zext_ln50_3'
ST_2 : Operation 61 [1/1] (2.74ns)   --->   "%mul_ln50_2 = mul i63 %zext_ln50_cast, i63 %zext_ln50_3" [d1.cpp:50]   --->   Operation 61 'mul' 'mul_ln50_2' <Predicate = (icmp_ln44)> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln50_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln50_2, i1 0" [d1.cpp:50]   --->   Operation 62 'bitconcatenate' 'shl_ln50_2' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 0, i64 0, i64 %arr_3_load, i64 %arr_5_load, i64 %arr_4_load, i64 %arr_2_load, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 63 'mux' 'tmp_6' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.08ns)   --->   "%arr_7 = add i64 %tmp_6, i64 %shl_ln50_1" [d1.cpp:50]   --->   Operation 64 'add' 'arr_7' <Predicate = (icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 0, i64 0, i64 %arr_5_load, i64 %arr_4_load, i64 %arr_2_load, i64 %arr_load, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 65 'mux' 'tmp_7' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.08ns)   --->   "%arr_8 = add i64 %tmp_7, i64 %shl_ln50_2" [d1.cpp:50]   --->   Operation 66 'add' 'arr_8' <Predicate = (icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.74ns)   --->   "%switch_ln50 = switch i4 %i, void %arrayidx76.2.case.8, i4 3, void %for.inc78.split.arrayidx76.2.exit_crit_edge15, i4 4, void %arrayidx76.2.case.6, i4 5, void %for.inc78.split.arrayidx76.2.exit_crit_edge" [d1.cpp:50]   --->   Operation 67 'switch' 'switch_ln50' <Predicate = (icmp_ln44)> <Delay = 0.74>
ST_2 : Operation 68 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_5" [d1.cpp:50]   --->   Operation 68 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 5)> <Delay = 0.52>
ST_2 : Operation 69 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_7, i64 %arr_4" [d1.cpp:50]   --->   Operation 69 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 5)> <Delay = 0.52>
ST_2 : Operation 70 [1/1] (0.47ns)   --->   "%store_ln50 = store i64 %arr_8, i64 %arr_2" [d1.cpp:50]   --->   Operation 70 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 5)> <Delay = 0.47>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.2.exit" [d1.cpp:50]   --->   Operation 71 'br' 'br_ln50' <Predicate = (icmp_ln44 & i == 5)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_7, i64 %arr_5" [d1.cpp:50]   --->   Operation 72 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 4)> <Delay = 0.52>
ST_2 : Operation 73 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_8, i64 %arr_4" [d1.cpp:50]   --->   Operation 73 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 4)> <Delay = 0.52>
ST_2 : Operation 74 [1/1] (0.47ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_3" [d1.cpp:50]   --->   Operation 74 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 4)> <Delay = 0.47>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.2.exit" [d1.cpp:50]   --->   Operation 75 'br' 'br_ln50' <Predicate = (icmp_ln44 & i == 4)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_8, i64 %arr_5" [d1.cpp:50]   --->   Operation 76 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 3)> <Delay = 0.52>
ST_2 : Operation 77 [1/1] (0.47ns)   --->   "%store_ln50 = store i64 %arr_7, i64 %arr_3" [d1.cpp:50]   --->   Operation 77 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 3)> <Delay = 0.47>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_1" [d1.cpp:50]   --->   Operation 78 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 3)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.2.exit" [d1.cpp:50]   --->   Operation 79 'br' 'br_ln50' <Predicate = (icmp_ln44 & i == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_4" [d1.cpp:50]   --->   Operation 80 'store' 'store_ln50' <Predicate = (icmp_ln44 & i != 3 & i != 4 & i != 5)> <Delay = 0.52>
ST_2 : Operation 81 [1/1] (0.47ns)   --->   "%store_ln50 = store i64 %arr_7, i64 %arr_2" [d1.cpp:50]   --->   Operation 81 'store' 'store_ln50' <Predicate = (icmp_ln44 & i != 3 & i != 4 & i != 5)> <Delay = 0.47>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_8, i64 %arr" [d1.cpp:50]   --->   Operation 82 'store' 'store_ln50' <Predicate = (icmp_ln44 & i != 3 & i != 4 & i != 5)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.2.exit" [d1.cpp:50]   --->   Operation 83 'br' 'br_ln50' <Predicate = (icmp_ln44 & i != 3 & i != 4 & i != 5)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%add_ln44 = add i4 %i, i4 3" [d1.cpp:44]   --->   Operation 84 'add' 'add_ln44' <Predicate = (icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln44 = store i4 %add_ln44, i4 %i_2" [d1.cpp:44]   --->   Operation 85 'store' 'store_ln44' <Predicate = (icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc78" [d1.cpp:44]   --->   Operation 86 'br' 'br_ln44' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%arr_load_1 = load i64 %arr"   --->   Operation 87 'load' 'arr_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%arr_1_load_1 = load i64 %arr_1"   --->   Operation 88 'load' 'arr_1_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%arr_2_load_1 = load i64 %arr_2"   --->   Operation 89 'load' 'arr_2_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%arr_3_load_1 = load i64 %arr_3"   --->   Operation 90 'load' 'arr_3_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%arr_4_load_1 = load i64 %arr_4"   --->   Operation 91 'load' 'arr_4_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%arr_5_load_1 = load i64 %arr_5"   --->   Operation 92 'load' 'arr_5_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_25_out, i64 %arr_1_load_1"   --->   Operation 93 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_24_out, i64 %arr_3_load_1"   --->   Operation 94 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_23_out, i64 %arr_5_load_1"   --->   Operation 95 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_22_out, i64 %arr_4_load_1"   --->   Operation 96 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_21_out, i64 %arr_2_load_1"   --->   Operation 97 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_20_out, i64 %arr_load_1"   --->   Operation 98 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.525ns
The critical path consists of the following:
	'alloca' operation ('arr') [26]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'arr_6_reload_read' on local variable 'arr' [41]  (0.525 ns)

 <State 2>: 6.424ns
The critical path consists of the following:
	'load' operation ('i', d1.cpp:29) on local variable 'i' [50]  (0.000 ns)
	'sub' operation ('sub_ln50', d1.cpp:50) [64]  (0.673 ns)
	'mux' operation ('tmp_2', d1.cpp:50) [65]  (0.721 ns)
	multiplexor before operation 'mul' with delay (0.672 ns)
'mul' operation ('mul_ln50_1', d1.cpp:50) [67]  (2.748 ns)
	'add' operation ('arr', d1.cpp:50) [70]  (1.085 ns)
	'store' operation ('store_ln50', d1.cpp:50) of variable 'arr', d1.cpp:50 on local variable 'arr' [87]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
