// Seed: 2736802260
module module_0 (
    output wor id_0
);
  id_2(
      .id_0(1),
      .id_1(1 & id_3),
      .id_2(1),
      .id_3(1),
      .id_4((id_0)),
      .id_5(1),
      .id_6(id_3),
      .id_7(1'h0)
  );
  wire id_4, id_5;
  id_6(
      .id_0(1'd0 || id_7), .id_1(1)
  );
  wire id_8;
  wire id_9;
  id_10 :
  assert property (@(negedge 1) id_3)
  else;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input wire id_2,
    output supply0 id_3,
    input uwire id_4,
    input uwire id_5
);
  always id_1 = id_2 == id_5;
  assign id_1 = id_2;
  module_0(
      id_3
  );
endmodule
