Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\Counter0_9.vf" into library work
Parsing module <CD4CE_HXILINX_Counter0_9>.
Parsing module <Counter0_9>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\Counter0_5.vf" into library work
Parsing module <CD4CE_HXILINX_Counter0_5>.
Parsing module <Counter0_5>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\BCDto7Seg.vf" into library work
Parsing module <BCDto7Seg>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\Div20k.vf" into library work
Parsing module <CD4CE_HXILINX_Div20k>.
Parsing module <FTCE_HXILINX_Div20k>.
Parsing module <Div20k>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\Div1k.vf" into library work
Parsing module <CD4CE_HXILINX_Div1k>.
Parsing module <Div1k>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\Display.vf" into library work
Parsing module <INV4_HXILINX_Display>.
Parsing module <M4_1E_HXILINX_Display>.
Parsing module <D2_4E_HXILINX_Display>.
Parsing module <CB2CE_HXILINX_Display>.
Parsing module <BCDto7Seg_MUSER_Display>.
Parsing module <Display>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\Clock_MM_SS_2.vf" into library work
Parsing module <CD4CE_HXILINX_Clock_MM_SS_2>.
Parsing module <Counter0_9_MUSER_Clock_MM_SS_2>.
Parsing module <Counter0_5_MUSER_Clock_MM_SS_2>.
Parsing module <Clock_MM_SS_2>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\ClockControl.vf" into library work
Parsing module <FTC_HXILINX_ClockControl>.
Parsing module <ClockControl>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\StopWatch.vf" into library work
Parsing module <FTC_HXILINX_StopWatch>.
Parsing module <INV4_HXILINX_StopWatch>.
Parsing module <CD4CE_HXILINX_StopWatch>.
Parsing module <M4_1E_HXILINX_StopWatch>.
Parsing module <FTCE_HXILINX_StopWatch>.
Parsing module <D2_4E_HXILINX_StopWatch>.
Parsing module <CB2CE_HXILINX_StopWatch>.
Parsing module <Counter0_9_MUSER_StopWatch>.
Parsing module <Counter0_5_MUSER_StopWatch>.
Parsing module <Clock_MM_SS_2_MUSER_StopWatch>.
Parsing module <BCDto7Seg_MUSER_StopWatch>.
Parsing module <Display_MUSER_StopWatch>.
Parsing module <ClockControl_MUSER_StopWatch>.
Parsing module <Div1k_MUSER_StopWatch>.
Parsing module <Div20k_MUSER_StopWatch>.
Parsing module <StopWatch>.
Analyzing Verilog file "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" into library work
Parsing module <FTC_HXILINX_main>.
Parsing module <INV4_HXILINX_main>.
Parsing module <CD4CE_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <FTCE_HXILINX_main>.
Parsing module <D2_4E_HXILINX_main>.
Parsing module <CB2CE_HXILINX_main>.
Parsing module <Counter0_9_MUSER_main>.
Parsing module <Counter0_5_MUSER_main>.
Parsing module <Clock_MM_SS_2_MUSER_main>.
Parsing module <BCDto7Seg_MUSER_main>.
Parsing module <Display_MUSER_main>.
Parsing module <ClockControl_MUSER_main>.
Parsing module <Div1k_MUSER_main>.
Parsing module <Div20k_MUSER_main>.
Parsing module <StopWatch_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <StopWatch_MUSER_main>.

Elaborating module <Div20k_MUSER_main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" Line 105: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <FTCE_HXILINX_main>.

Elaborating module <Div1k_MUSER_main>.

Elaborating module <ClockControl_MUSER_main>.

Elaborating module <AND2>.

Elaborating module <FTC_HXILINX_main>.

Elaborating module <INV>.

Elaborating module <Display_MUSER_main>.

Elaborating module <D2_4E_HXILINX_main>.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <CB2CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" Line 228: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <INV4_HXILINX_main>.

Elaborating module <BCDto7Seg_MUSER_main>.

Elaborating module <OR2>.

Elaborating module <Clock_MM_SS_2_MUSER_main>.

Elaborating module <Counter0_9_MUSER_main>.

Elaborating module <Counter0_5_MUSER_main>.

Elaborating module <AND4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <BTN_Control>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <BTN_Reset>.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <StopWatch_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Summary:
	no macro.
Unit <StopWatch_MUSER_main> synthesized.

Synthesizing Unit <Div20k_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Set property "HU_SET = XLXI_1_51" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_52" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_53" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_54" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_8_55" for instance <XLXI_8>.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 959: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 959: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 959: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 959: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 959: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 969: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 969: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 969: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 969: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 969: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 979: Output port <Q0> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 979: Output port <Q1> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 979: Output port <Q2> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 979: Output port <Q3> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 979: Output port <TC> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 989: Output port <Q0> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 989: Output port <Q1> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 989: Output port <Q2> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 989: Output port <Q3> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 989: Output port <TC> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div20k_MUSER_main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_4_o_add_4_OUT> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

Synthesizing Unit <FTCE_HXILINX_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTCE_HXILINX_main> synthesized.

Synthesizing Unit <Div1k_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Set property "HU_SET = XLXI_11_48" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_12_49" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_50" for instance <XLXI_13>.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 911: Output port <Q0> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 911: Output port <Q1> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 911: Output port <Q2> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 911: Output port <Q3> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 911: Output port <TC> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 921: Output port <Q0> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 921: Output port <Q1> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 921: Output port <Q2> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 921: Output port <Q3> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 921: Output port <TC> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 931: Output port <CEO> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 931: Output port <Q0> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 931: Output port <Q1> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 931: Output port <Q2> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 931: Output port <Q3> of the instance <XLXI_13> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div1k_MUSER_main> synthesized.

Synthesizing Unit <ClockControl_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Set property "HU_SET = XLXI_9_47" for instance <XLXI_9>.
    Summary:
	no macro.
Unit <ClockControl_MUSER_main> synthesized.

Synthesizing Unit <FTC_HXILINX_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_main> synthesized.

Synthesizing Unit <Display_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Set property "HU_SET = XLXI_1_40" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_0_44" for instance <XLXI_3_0>.
    Set property "HU_SET = XLXI_3_1_43" for instance <XLXI_3_1>.
    Set property "HU_SET = XLXI_3_2_42" for instance <XLXI_3_2>.
    Set property "HU_SET = XLXI_3_3_41" for instance <XLXI_3_3>.
    Set property "HU_SET = XLXI_4_45" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_14_46" for instance <XLXI_14>.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 840: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 840: Output port <TC> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Display_MUSER_main> synthesized.

Synthesizing Unit <D2_4E_HXILINX_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 136.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <CB2CE_HXILINX_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_16_o_add_0_OUT> created at line 228.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_main> synthesized.

Synthesizing Unit <INV4_HXILINX_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Summary:
	no macro.
Unit <INV4_HXILINX_main> synthesized.

Synthesizing Unit <BCDto7Seg_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Summary:
	no macro.
Unit <BCDto7Seg_MUSER_main> synthesized.

Synthesizing Unit <Clock_MM_SS_2_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 350: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Clock_MM_SS_2_MUSER_main> synthesized.

Synthesizing Unit <Counter0_9_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Set property "HU_SET = XLXI_1_38" for instance <XLXI_1>.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 251: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Counter0_9_MUSER_main> synthesized.

Synthesizing Unit <Counter0_5_MUSER_main>.
    Related source file is "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf".
    Set property "HU_SET = XLXI_1_39" for instance <XLXI_1>.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 286: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parker\Documents\1-2564\Digi\Labs\7\Lab7stopwatch\main.vf" line 286: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Counter0_5_MUSER_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 11
# Registers                                            : 48
 1-bit register                                        : 48
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 85
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 11
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 85
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <Display_MUSER_main> ...

Optimizing unit <BCDto7Seg_MUSER_main> ...

Optimizing unit <Counter0_5_MUSER_main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <FTCE_HXILINX_main> ...

Optimizing unit <FTC_HXILINX_main> ...

Optimizing unit <CB2CE_HXILINX_main> ...

Optimizing unit <M4_1E_HXILINX_main> ...

Optimizing unit <D2_4E_HXILINX_main> ...

Optimizing unit <INV4_HXILINX_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 195
#      AND2                        : 48
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 63
#      LUT2                        : 5
#      LUT3                        : 23
#      LUT4                        : 14
#      LUT5                        : 5
#      LUT6                        : 5
#      OR2                         : 28
#      VCC                         : 1
# FlipFlops/Latches                : 48
#      FDC                         : 1
#      FDCE                        : 47
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  11440     0%  
 Number of Slice LUTs:                  115  out of   5720     2%  
    Number used as Logic:               115  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    163
   Number with an unused Flip Flop:     115  out of    163    70%  
   Number with an unused LUT:            48  out of    163    29%  
   Number of fully used LUT-FF pairs:     0  out of    163     0%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+----------------------------------------+-------+
Clock Signal                          | Clock buffer(FF name)                  | Load  |
--------------------------------------+----------------------------------------+-------+
XLXI_6/XLXN_10(XLXI_6/XLXI_3/XLXI_1:O)| NONE(*)(XLXI_6/XLXI_7/XLXI_1/XLXI_1/Q3)| 16    |
XLXI_6/XLXI_1/XLXI_8/Q                | NONE(XLXI_6/XLXI_2/XLXI_13/Q3)         | 14    |
CLK_20MHz                             | BUFGP                                  | 17    |
BTN_Control                           | BUFGP                                  | 1     |
--------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.977ns (Maximum Frequency: 167.308MHz)
   Minimum input arrival time before clock: 7.104ns
   Maximum output required time after clock: 12.456ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXN_10'
  Clock period: 5.977ns (frequency: 167.308MHz)
  Total number of paths / destination ports: 156 / 32
-------------------------------------------------------------------------
Delay:               5.977ns (Levels of Logic = 6)
  Source:            XLXI_6/XLXI_7/XLXI_2/XLXI_1/Q1 (FF)
  Destination:       XLXI_6/XLXI_7/XLXI_4/XLXI_1/Q3 (FF)
  Source Clock:      XLXI_6/XLXN_10 rising
  Destination Clock: XLXI_6/XLXN_10 rising

  Data Path: XLXI_6/XLXI_7/XLXI_2/XLXI_1/Q1 to XLXI_6/XLXI_7/XLXI_4/XLXI_1/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  Q1 (Q1)
     end scope: 'XLXI_6/XLXI_7/XLXI_2/XLXI_1:Q1'
     INV:I->O              1   0.568   0.827  XLXI_6/XLXI_7/XLXI_2/XLXI_7 (XLXI_6/XLXI_7/XLXI_2/XLXN_17)
     AND4:I2->O            1   0.320   0.924  XLXI_6/XLXI_7/XLXI_2/XLXI_9 (XLXI_6/XLXI_7/XLXI_2/XLXN_29)
     AND2:I1->O            5   0.223   0.715  XLXI_6/XLXI_7/XLXI_2/XLXI_10 (XLXI_6/XLXI_7/XLXN_10)
     begin scope: 'XLXI_6/XLXI_7/XLXI_3/XLXI_1:CE'
     LUT6:I5->O            4   0.205   0.683  CEO1 (CEO)
     end scope: 'XLXI_6/XLXI_7/XLXI_3/XLXI_1:CEO'
     begin scope: 'XLXI_6/XLXI_7/XLXI_4/XLXI_1:CE'
     FDCE:CE                   0.322          Q3
    ----------------------------------------
    Total                      5.977ns (2.085ns logic, 3.892ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXI_1/XLXI_8/Q'
  Clock period: 3.862ns (frequency: 258.963MHz)
  Total number of paths / destination ports: 84 / 22
-------------------------------------------------------------------------
Delay:               3.862ns (Levels of Logic = 4)
  Source:            XLXI_6/XLXI_2/XLXI_11/Q0 (FF)
  Destination:       XLXI_6/XLXI_2/XLXI_13/Q3 (FF)
  Source Clock:      XLXI_6/XLXI_1/XLXI_8/Q rising
  Destination Clock: XLXI_6/XLXI_1/XLXI_8/Q rising

  Data Path: XLXI_6/XLXI_2/XLXI_11/Q0 to XLXI_6/XLXI_2/XLXI_13/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.943  Q0 (Q0)
     LUT4:I1->O            5   0.205   1.059  Mmux_TC11 (TC)
     end scope: 'XLXI_6/XLXI_2/XLXI_11:CEO'
     begin scope: 'XLXI_6/XLXI_2/XLXI_12:CE'
     LUT5:I0->O            4   0.203   0.683  CEO1 (CEO)
     end scope: 'XLXI_6/XLXI_2/XLXI_12:CEO'
     begin scope: 'XLXI_6/XLXI_2/XLXI_13:CE'
     FDCE:CE                   0.322          Q3
    ----------------------------------------
    Total                      3.862ns (1.177ns logic, 2.685ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_20MHz'
  Clock period: 5.334ns (frequency: 187.459MHz)
  Total number of paths / destination ports: 173 / 29
-------------------------------------------------------------------------
Delay:               5.334ns (Levels of Logic = 9)
  Source:            XLXI_6/XLXI_1/XLXI_1/Q3 (FF)
  Destination:       XLXI_6/XLXI_1/XLXI_8/Q (FF)
  Source Clock:      CLK_20MHz rising
  Destination Clock: CLK_20MHz rising

  Data Path: XLXI_6/XLXI_1/XLXI_1/Q3 to XLXI_6/XLXI_1/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  Q3 (Q3)
     LUT4:I0->O            5   0.203   0.715  Mmux_TC11 (TC)
     end scope: 'XLXI_6/XLXI_1/XLXI_1:CEO'
     begin scope: 'XLXI_6/XLXI_1/XLXI_2:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_6/XLXI_1/XLXI_2:CEO'
     begin scope: 'XLXI_6/XLXI_1/XLXI_3:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_6/XLXI_1/XLXI_3:CEO'
     begin scope: 'XLXI_6/XLXI_1/XLXI_4:CE'
     LUT5:I4->O            2   0.205   0.721  CEO1 (CEO)
     end scope: 'XLXI_6/XLXI_1/XLXI_4:CEO'
     begin scope: 'XLXI_6/XLXI_1/XLXI_8:CE'
     LUT3:I1->O            1   0.203   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      5.334ns (1.570ns logic, 3.764ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BTN_Control'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_3/XLXI_9/Q (FF)
  Destination:       XLXI_6/XLXI_3/XLXI_9/Q (FF)
  Source Clock:      BTN_Control rising
  Destination Clock: BTN_Control rising

  Data Path: XLXI_6/XLXI_3/XLXI_9/Q to XLXI_6/XLXI_3/XLXI_9/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_3_o1_INV_0 (Q_INV_3_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_6/XLXN_10'
  Total number of paths / destination ports: 32 / 28
-------------------------------------------------------------------------
Offset:              7.104ns (Levels of Logic = 8)
  Source:            BTN_Reset (PAD)
  Destination:       XLXI_6/XLXI_7/XLXI_4/XLXI_1/Q3 (FF)
  Destination Clock: XLXI_6/XLXN_10 rising

  Data Path: BTN_Reset to XLXI_6/XLXI_7/XLXI_4/XLXI_1/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  BTN_Reset_IBUF (BTN_Reset_IBUF)
     AND2:I0->O           15   0.203   1.326  XLXI_6/XLXI_3/XLXI_2 (XLXI_6/XLXN_1)
     begin scope: 'XLXI_6/XLXI_7/XLXI_1/XLXI_1:CLR'
     LUT5:I0->O            5   0.203   1.079  Mmux_TC11 (TC)
     end scope: 'XLXI_6/XLXI_7/XLXI_1/XLXI_1:CEO'
     AND2:I0->O            5   0.203   0.715  XLXI_6/XLXI_7/XLXI_2/XLXI_10 (XLXI_6/XLXI_7/XLXN_10)
     begin scope: 'XLXI_6/XLXI_7/XLXI_3/XLXI_1:CE'
     LUT6:I5->O            4   0.205   0.683  CEO1 (CEO)
     end scope: 'XLXI_6/XLXI_7/XLXI_3/XLXI_1:CEO'
     begin scope: 'XLXI_6/XLXI_7/XLXI_4/XLXI_1:CE'
     FDCE:CE                   0.322          Q3
    ----------------------------------------
    Total                      7.104ns (2.358ns logic, 4.746ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/XLXI_1/XLXI_8/Q'
  Total number of paths / destination ports: 170 / 12
-------------------------------------------------------------------------
Offset:              12.456ns (Levels of Logic = 10)
  Source:            XLXI_6/XLXI_5/XLXI_4/Q0 (FF)
  Destination:       Segment<3> (PAD)
  Source Clock:      XLXI_6/XLXI_1/XLXI_8/Q rising

  Data Path: XLXI_6/XLXI_5/XLXI_4/Q0 to Segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.221  Q0 (Q0)
     end scope: 'XLXI_6/XLXI_5/XLXI_4:Q0'
     begin scope: 'XLXI_6/XLXI_5/XLXI_3_3:S0'
     LUT6:I0->O           22   0.203   1.133  Mmux_O11 (O)
     end scope: 'XLXI_6/XLXI_5/XLXI_3_3:O'
     INV:I->O              1   0.568   0.924  XLXI_6/XLXI_5/XLXI_15/XLXI_20 (XLXI_6/XLXI_5/XLXI_15/XLXN_15)
     AND2:I1->O            1   0.223   0.924  XLXI_6/XLXI_5/XLXI_15/XLXI_18 (XLXI_6/XLXI_5/XLXI_15/XLXN_107)
     AND2:I1->O            1   0.223   0.944  XLXI_6/XLXI_5/XLXI_15/XLXI_16 (XLXI_6/XLXI_5/XLXI_15/XLXN_427)
     OR2:I0->O             1   0.203   0.924  XLXI_6/XLXI_5/XLXI_15/XLXI_14 (XLXI_6/XLXI_5/XLXI_15/XLXN_103)
     OR2:I1->O             1   0.223   0.924  XLXI_6/XLXI_5/XLXI_15/XLXI_13 (XLXI_6/XLXI_5/XLXI_15/XLXN_102)
     OR2:I1->O             1   0.223   0.579  XLXI_6/XLXI_5/XLXI_15/XLXI_11 (Segment_1_OBUF)
     OBUF:I->O                 2.571          Segment_1_OBUF (Segment<1>)
    ----------------------------------------
    Total                     12.456ns (4.884ns logic, 7.572ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/XLXN_10'
  Total number of paths / destination ports: 312 / 7
-------------------------------------------------------------------------
Offset:              12.230ns (Levels of Logic = 10)
  Source:            XLXI_6/XLXI_7/XLXI_4/XLXI_1/Q3 (FF)
  Destination:       Segment<3> (PAD)
  Source Clock:      XLXI_6/XLXN_10 rising

  Data Path: XLXI_6/XLXI_7/XLXI_4/XLXI_1/Q3 to Segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  Q3 (Q3)
     end scope: 'XLXI_6/XLXI_7/XLXI_4/XLXI_1:Q3'
     begin scope: 'XLXI_6/XLXI_5/XLXI_3_3:D3'
     LUT6:I1->O           22   0.203   1.133  Mmux_O11 (O)
     end scope: 'XLXI_6/XLXI_5/XLXI_3_3:O'
     INV:I->O              1   0.568   0.924  XLXI_6/XLXI_5/XLXI_15/XLXI_20 (XLXI_6/XLXI_5/XLXI_15/XLXN_15)
     AND2:I1->O            1   0.223   0.924  XLXI_6/XLXI_5/XLXI_15/XLXI_18 (XLXI_6/XLXI_5/XLXI_15/XLXN_107)
     AND2:I1->O            1   0.223   0.944  XLXI_6/XLXI_5/XLXI_15/XLXI_16 (XLXI_6/XLXI_5/XLXI_15/XLXN_427)
     OR2:I0->O             1   0.203   0.924  XLXI_6/XLXI_5/XLXI_15/XLXI_14 (XLXI_6/XLXI_5/XLXI_15/XLXN_103)
     OR2:I1->O             1   0.223   0.924  XLXI_6/XLXI_5/XLXI_15/XLXI_13 (XLXI_6/XLXI_5/XLXI_15/XLXN_102)
     OR2:I1->O             1   0.223   0.579  XLXI_6/XLXI_5/XLXI_15/XLXI_11 (Segment_1_OBUF)
     OBUF:I->O                 2.571          Segment_1_OBUF (Segment<1>)
    ----------------------------------------
    Total                     12.230ns (4.884ns logic, 7.346ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BTN_Control
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN_Control    |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_20MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_20MHz      |    5.334|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXI_1/XLXI_8/Q
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_6/XLXI_1/XLXI_8/Q|    3.862|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXN_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN_Control    |    7.548|         |         |         |
XLXI_6/XLXN_10 |    5.977|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.60 secs
 
--> 

Total memory usage is 4486236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   42 (   0 filtered)

