
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//systemd-notify_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401130 <.init>:
  401130:	stp	x29, x30, [sp, #-16]!
  401134:	mov	x29, sp
  401138:	bl	401400 <setregid@plt+0x60>
  40113c:	ldp	x29, x30, [sp], #16
  401140:	ret

Disassembly of section .plt:

0000000000401150 <getppid@plt-0x20>:
  401150:	stp	x16, x30, [sp, #-16]!
  401154:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401158:	ldr	x17, [x16, #3784]
  40115c:	add	x16, x16, #0xec8
  401160:	br	x17
  401164:	nop
  401168:	nop
  40116c:	nop

0000000000401170 <getppid@plt>:
  401170:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401174:	ldr	x17, [x16, #3792]
  401178:	add	x16, x16, #0xed0
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401184:	ldr	x17, [x16, #3800]
  401188:	add	x16, x16, #0xed8
  40118c:	br	x17

0000000000401190 <__gmon_start__@plt>:
  401190:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401194:	ldr	x17, [x16, #3808]
  401198:	add	x16, x16, #0xee0
  40119c:	br	x17

00000000004011a0 <polkit_agent_close@plt>:
  4011a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011a4:	ldr	x17, [x16, #3816]
  4011a8:	add	x16, x16, #0xee8
  4011ac:	br	x17

00000000004011b0 <log_parse_environment_realm@plt>:
  4011b0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011b4:	ldr	x17, [x16, #3824]
  4011b8:	add	x16, x16, #0xef0
  4011bc:	br	x17

00000000004011c0 <setreuid@plt>:
  4011c0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011c4:	ldr	x17, [x16, #3832]
  4011c8:	add	x16, x16, #0xef8
  4011cc:	br	x17

00000000004011d0 <strjoin_real@plt>:
  4011d0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011d4:	ldr	x17, [x16, #3840]
  4011d8:	add	x16, x16, #0xf00
  4011dc:	br	x17

00000000004011e0 <log_assert_failed_realm@plt>:
  4011e0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011e4:	ldr	x17, [x16, #3848]
  4011e8:	add	x16, x16, #0xf08
  4011ec:	br	x17

00000000004011f0 <getopt_long@plt>:
  4011f0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011f4:	ldr	x17, [x16, #3856]
  4011f8:	add	x16, x16, #0xf10
  4011fc:	br	x17

0000000000401200 <log_assert_failed_unreachable_realm@plt>:
  401200:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401204:	ldr	x17, [x16, #3864]
  401208:	add	x16, x16, #0xf18
  40120c:	br	x17

0000000000401210 <sd_pid_notify@plt>:
  401210:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401214:	ldr	x17, [x16, #3872]
  401218:	add	x16, x16, #0xf20
  40121c:	br	x17

0000000000401220 <strv_env_merge@plt>:
  401220:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401224:	ldr	x17, [x16, #3880]
  401228:	add	x16, x16, #0xf28
  40122c:	br	x17

0000000000401230 <abort@plt>:
  401230:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401234:	ldr	x17, [x16, #3888]
  401238:	add	x16, x16, #0xf30
  40123c:	br	x17

0000000000401240 <sd_booted@plt>:
  401240:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401244:	ldr	x17, [x16, #3896]
  401248:	add	x16, x16, #0xf38
  40124c:	br	x17

0000000000401250 <parse_pid@plt>:
  401250:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401254:	ldr	x17, [x16, #3904]
  401258:	add	x16, x16, #0xf40
  40125c:	br	x17

0000000000401260 <__errno_location@plt>:
  401260:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401264:	ldr	x17, [x16, #3912]
  401268:	add	x16, x16, #0xf48
  40126c:	br	x17

0000000000401270 <strv_free@plt>:
  401270:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401274:	ldr	x17, [x16, #3920]
  401278:	add	x16, x16, #0xf50
  40127c:	br	x17

0000000000401280 <terminal_urlify_man@plt>:
  401280:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401284:	ldr	x17, [x16, #3928]
  401288:	add	x16, x16, #0xf58
  40128c:	br	x17

0000000000401290 <__stack_chk_fail@plt>:
  401290:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401294:	ldr	x17, [x16, #3936]
  401298:	add	x16, x16, #0xf60
  40129c:	br	x17

00000000004012a0 <ask_password_agent_close@plt>:
  4012a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012a4:	ldr	x17, [x16, #3944]
  4012a8:	add	x16, x16, #0xf68
  4012ac:	br	x17

00000000004012b0 <version@plt>:
  4012b0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012b4:	ldr	x17, [x16, #3952]
  4012b8:	add	x16, x16, #0xf70
  4012bc:	br	x17

00000000004012c0 <pager_close@plt>:
  4012c0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012c4:	ldr	x17, [x16, #3960]
  4012c8:	add	x16, x16, #0xf78
  4012cc:	br	x17

00000000004012d0 <log_internal_realm@plt>:
  4012d0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012d4:	ldr	x17, [x16, #3968]
  4012d8:	add	x16, x16, #0xf80
  4012dc:	br	x17

00000000004012e0 <get_user_creds@plt>:
  4012e0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012e4:	ldr	x17, [x16, #3976]
  4012e8:	add	x16, x16, #0xf88
  4012ec:	br	x17

00000000004012f0 <strv_join_prefix@plt>:
  4012f0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012f4:	ldr	x17, [x16, #3984]
  4012f8:	add	x16, x16, #0xf90
  4012fc:	br	x17

0000000000401300 <parse_uid@plt>:
  401300:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401304:	ldr	x17, [x16, #3992]
  401308:	add	x16, x16, #0xf98
  40130c:	br	x17

0000000000401310 <log_show_color@plt>:
  401310:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401314:	ldr	x17, [x16, #4000]
  401318:	add	x16, x16, #0xfa0
  40131c:	br	x17

0000000000401320 <asprintf@plt>:
  401320:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401324:	ldr	x17, [x16, #4008]
  401328:	add	x16, x16, #0xfa8
  40132c:	br	x17

0000000000401330 <colors_enabled@plt>:
  401330:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401334:	ldr	x17, [x16, #4016]
  401338:	add	x16, x16, #0xfb0
  40133c:	br	x17

0000000000401340 <free@plt>:
  401340:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401344:	ldr	x17, [x16, #4024]
  401348:	add	x16, x16, #0xfb8
  40134c:	br	x17

0000000000401350 <mac_selinux_finish@plt>:
  401350:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401354:	ldr	x17, [x16, #4032]
  401358:	add	x16, x16, #0xfc0
  40135c:	br	x17

0000000000401360 <printf@plt>:
  401360:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401364:	ldr	x17, [x16, #4040]
  401368:	add	x16, x16, #0xfc8
  40136c:	br	x17

0000000000401370 <log_open@plt>:
  401370:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401374:	ldr	x17, [x16, #4048]
  401378:	add	x16, x16, #0xfd0
  40137c:	br	x17

0000000000401380 <log_oom_internal@plt>:
  401380:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401384:	ldr	x17, [x16, #4056]
  401388:	add	x16, x16, #0xfd8
  40138c:	br	x17

0000000000401390 <log_get_max_level_realm@plt>:
  401390:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401394:	ldr	x17, [x16, #4064]
  401398:	add	x16, x16, #0xfe0
  40139c:	br	x17

00000000004013a0 <setregid@plt>:
  4013a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4013a4:	ldr	x17, [x16, #4072]
  4013a8:	add	x16, x16, #0xfe8
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	mov	x29, #0x0                   	// #0
  4013b4:	mov	x30, #0x0                   	// #0
  4013b8:	mov	x5, x0
  4013bc:	ldr	x1, [sp]
  4013c0:	add	x2, sp, #0x8
  4013c4:	mov	x6, sp
  4013c8:	movz	x0, #0x0, lsl #48
  4013cc:	movk	x0, #0x0, lsl #32
  4013d0:	movk	x0, #0x40, lsl #16
  4013d4:	movk	x0, #0x15ec
  4013d8:	movz	x3, #0x0, lsl #48
  4013dc:	movk	x3, #0x0, lsl #32
  4013e0:	movk	x3, #0x40, lsl #16
  4013e4:	movk	x3, #0x1d30
  4013e8:	movz	x4, #0x0, lsl #48
  4013ec:	movk	x4, #0x0, lsl #32
  4013f0:	movk	x4, #0x40, lsl #16
  4013f4:	movk	x4, #0x1db0
  4013f8:	bl	401180 <__libc_start_main@plt>
  4013fc:	bl	401230 <abort@plt>
  401400:	adrp	x0, 412000 <setregid@plt+0x10c60>
  401404:	ldr	x0, [x0, #4088]
  401408:	cbz	x0, 401410 <setregid@plt+0x70>
  40140c:	b	401190 <__gmon_start__@plt>
  401410:	ret
  401414:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401418:	add	x0, x0, #0x8
  40141c:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401420:	add	x1, x1, #0x8
  401424:	cmp	x0, x1
  401428:	b.eq	40145c <setregid@plt+0xbc>  // b.none
  40142c:	stp	x29, x30, [sp, #-32]!
  401430:	mov	x29, sp
  401434:	adrp	x0, 401000 <getppid@plt-0x170>
  401438:	ldr	x0, [x0, #3528]
  40143c:	str	x0, [sp, #24]
  401440:	mov	x1, x0
  401444:	cbz	x1, 401454 <setregid@plt+0xb4>
  401448:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40144c:	add	x0, x0, #0x8
  401450:	blr	x1
  401454:	ldp	x29, x30, [sp], #32
  401458:	ret
  40145c:	ret
  401460:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401464:	add	x0, x0, #0x8
  401468:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40146c:	add	x1, x1, #0x8
  401470:	sub	x0, x0, x1
  401474:	lsr	x1, x0, #63
  401478:	add	x0, x1, x0, asr #3
  40147c:	cmp	xzr, x0, asr #1
  401480:	b.eq	4014b8 <setregid@plt+0x118>  // b.none
  401484:	stp	x29, x30, [sp, #-32]!
  401488:	mov	x29, sp
  40148c:	asr	x1, x0, #1
  401490:	adrp	x0, 401000 <getppid@plt-0x170>
  401494:	ldr	x0, [x0, #3536]
  401498:	str	x0, [sp, #24]
  40149c:	mov	x2, x0
  4014a0:	cbz	x2, 4014b0 <setregid@plt+0x110>
  4014a4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4014a8:	add	x0, x0, #0x8
  4014ac:	blr	x2
  4014b0:	ldp	x29, x30, [sp], #32
  4014b4:	ret
  4014b8:	ret
  4014bc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4014c0:	ldrb	w0, [x0, #48]
  4014c4:	cbnz	w0, 4014e8 <setregid@plt+0x148>
  4014c8:	stp	x29, x30, [sp, #-16]!
  4014cc:	mov	x29, sp
  4014d0:	bl	401414 <setregid@plt+0x74>
  4014d4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4014d8:	mov	w1, #0x1                   	// #1
  4014dc:	strb	w1, [x0, #48]
  4014e0:	ldp	x29, x30, [sp], #16
  4014e4:	ret
  4014e8:	ret
  4014ec:	stp	x29, x30, [sp, #-16]!
  4014f0:	mov	x29, sp
  4014f4:	bl	401460 <setregid@plt+0xc0>
  4014f8:	ldp	x29, x30, [sp], #16
  4014fc:	ret
  401500:	stp	x29, x30, [sp, #-48]!
  401504:	mov	x29, sp
  401508:	stp	x19, x20, [sp, #16]
  40150c:	adrp	x0, 412000 <setregid@plt+0x10c60>
  401510:	ldr	x1, [x0, #3200]
  401514:	str	x1, [sp, #40]
  401518:	mov	x1, #0x0                   	// #0
  40151c:	str	xzr, [sp, #32]
  401520:	add	x2, sp, #0x20
  401524:	adrp	x1, 401000 <getppid@plt-0x170>
  401528:	add	x1, x1, #0xdf0
  40152c:	adrp	x0, 401000 <getppid@plt-0x170>
  401530:	add	x0, x0, #0xdf8
  401534:	bl	401280 <terminal_urlify_man@plt>
  401538:	tbnz	w0, #31, 4015c4 <setregid@plt+0x224>
  40153c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401540:	ldr	x20, [x0, #16]
  401544:	bl	401330 <colors_enabled@plt>
  401548:	ands	w0, w0, #0xff
  40154c:	adrp	x19, 402000 <setregid@plt+0xc60>
  401550:	add	x1, x19, #0xb8
  401554:	adrp	x19, 401000 <getppid@plt-0x170>
  401558:	add	x19, x19, #0xdd8
  40155c:	csel	x19, x19, x1, ne  // ne = any
  401560:	bl	401330 <colors_enabled@plt>
  401564:	ands	w0, w0, #0xff
  401568:	adrp	x1, 402000 <setregid@plt+0xc60>
  40156c:	add	x1, x1, #0xb8
  401570:	adrp	x3, 401000 <getppid@plt-0x170>
  401574:	add	x3, x3, #0xde8
  401578:	ldr	x4, [sp, #32]
  40157c:	csel	x3, x3, x1, ne  // ne = any
  401580:	mov	x2, x19
  401584:	mov	x1, x20
  401588:	adrp	x0, 401000 <getppid@plt-0x170>
  40158c:	add	x0, x0, #0xe20
  401590:	bl	401360 <printf@plt>
  401594:	mov	w19, #0x0                   	// #0
  401598:	ldr	x0, [sp, #32]
  40159c:	bl	401340 <free@plt>
  4015a0:	adrp	x0, 412000 <setregid@plt+0x10c60>
  4015a4:	ldr	x1, [sp, #40]
  4015a8:	ldr	x0, [x0, #3200]
  4015ac:	eor	x0, x1, x0
  4015b0:	cbnz	x0, 4015e8 <setregid@plt+0x248>
  4015b4:	mov	w0, w19
  4015b8:	ldp	x19, x20, [sp, #16]
  4015bc:	ldp	x29, x30, [sp], #48
  4015c0:	ret
  4015c4:	adrp	x3, 402000 <setregid@plt+0xc60>
  4015c8:	add	x3, x3, #0x1a0
  4015cc:	mov	w2, #0x25                  	// #37
  4015d0:	adrp	x1, 401000 <getppid@plt-0x170>
  4015d4:	add	x1, x1, #0xe0b
  4015d8:	mov	w0, #0x0                   	// #0
  4015dc:	bl	401380 <log_oom_internal@plt>
  4015e0:	mov	w19, w0
  4015e4:	b	401598 <setregid@plt+0x1f8>
  4015e8:	bl	401290 <__stack_chk_fail@plt>
  4015ec:	stp	x29, x30, [sp, #-128]!
  4015f0:	mov	x29, sp
  4015f4:	stp	x19, x20, [sp, #16]
  4015f8:	stp	x21, x22, [sp, #32]
  4015fc:	stp	x23, x24, [sp, #48]
  401600:	mov	w21, w0
  401604:	mov	x19, x1
  401608:	adrp	x1, 412000 <setregid@plt+0x10c60>
  40160c:	ldr	x0, [x1, #3200]
  401610:	str	x0, [sp, #120]
  401614:	mov	x0, #0x0                   	// #0
  401618:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40161c:	str	w21, [x1, #32]
  401620:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401624:	str	x19, [x1, #8]
  401628:	str	xzr, [sp, #72]
  40162c:	mov	w0, #0x1                   	// #1
  401630:	bl	401310 <log_show_color@plt>
  401634:	mov	w0, #0x0                   	// #0
  401638:	bl	4011b0 <log_parse_environment_realm@plt>
  40163c:	bl	401370 <log_open@plt>
  401640:	tbnz	w21, #31, 4016dc <setregid@plt+0x33c>
  401644:	cbz	x19, 401700 <setregid@plt+0x360>
  401648:	adrp	x23, 402000 <setregid@plt+0xc60>
  40164c:	add	x23, x23, #0x1c0
  401650:	adrp	x20, 402000 <setregid@plt+0xc60>
  401654:	add	x20, x20, #0x70
  401658:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40165c:	add	x22, x0, #0x34
  401660:	mov	x4, #0x0                   	// #0
  401664:	mov	x3, x23
  401668:	mov	x2, x20
  40166c:	mov	x1, x19
  401670:	mov	w0, w21
  401674:	bl	4011f0 <getopt_long@plt>
  401678:	tbnz	w0, #31, 4018d8 <setregid@plt+0x538>
  40167c:	cmp	w0, #0x102
  401680:	b.eq	4017d8 <setregid@plt+0x438>  // b.none
  401684:	cmp	w0, #0x102
  401688:	b.gt	401738 <setregid@plt+0x398>
  40168c:	cmp	w0, #0x100
  401690:	b.eq	4017c8 <setregid@plt+0x428>  // b.none
  401694:	cmp	w0, #0x100
  401698:	b.gt	401724 <setregid@plt+0x384>
  40169c:	cmp	w0, #0x3f
  4016a0:	b.eq	401bb4 <setregid@plt+0x814>  // b.none
  4016a4:	cmp	w0, #0x68
  4016a8:	b.ne	4018b4 <setregid@plt+0x514>  // b.any
  4016ac:	bl	401500 <setregid@plt+0x160>
  4016b0:	mov	w20, w0
  4016b4:	cmp	w20, #0x0
  4016b8:	b.le	401bc4 <setregid@plt+0x824>
  4016bc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4016c0:	ldrb	w0, [x0, #49]
  4016c4:	cbnz	w0, 40192c <setregid@plt+0x58c>
  4016c8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4016cc:	ldrb	w0, [x0, #56]
  4016d0:	cbnz	w0, 401bd8 <setregid@plt+0x838>
  4016d4:	mov	w20, #0x0                   	// #0
  4016d8:	b	401be8 <setregid@plt+0x848>
  4016dc:	adrp	x4, 402000 <setregid@plt+0xc60>
  4016e0:	add	x4, x4, #0x190
  4016e4:	mov	w3, #0x51                  	// #81
  4016e8:	adrp	x2, 401000 <getppid@plt-0x170>
  4016ec:	add	x2, x2, #0xe0b
  4016f0:	adrp	x1, 402000 <setregid@plt+0xc60>
  4016f4:	add	x1, x1, #0x8
  4016f8:	mov	w0, #0x0                   	// #0
  4016fc:	bl	4011e0 <log_assert_failed_realm@plt>
  401700:	adrp	x4, 402000 <setregid@plt+0xc60>
  401704:	add	x4, x4, #0x190
  401708:	mov	w3, #0x52                  	// #82
  40170c:	adrp	x2, 401000 <getppid@plt-0x170>
  401710:	add	x2, x2, #0xe0b
  401714:	adrp	x1, 402000 <setregid@plt+0xc60>
  401718:	add	x1, x1, #0x18
  40171c:	mov	w0, #0x0                   	// #0
  401720:	bl	4011e0 <log_assert_failed_realm@plt>
  401724:	cmp	w0, #0x101
  401728:	b.ne	4018b4 <setregid@plt+0x514>  // b.any
  40172c:	bl	4012b0 <version@plt>
  401730:	mov	w20, w0
  401734:	b	4016b4 <setregid@plt+0x314>
  401738:	cmp	w0, #0x104
  40173c:	b.eq	401854 <setregid@plt+0x4b4>  // b.none
  401740:	cmp	w0, #0x105
  401744:	b.ne	4017ac <setregid@plt+0x40c>  // b.any
  401748:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40174c:	ldr	x0, [x0, #40]
  401750:	str	x0, [sp, #80]
  401754:	mov	w5, #0x0                   	// #0
  401758:	mov	x4, #0x0                   	// #0
  40175c:	mov	x3, #0x0                   	// #0
  401760:	adrp	x2, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401764:	add	x2, x2, #0x0
  401768:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40176c:	add	x1, x1, #0x4
  401770:	add	x0, sp, #0x50
  401774:	bl	4012e0 <get_user_creds@plt>
  401778:	mov	w24, w0
  40177c:	cmn	w0, #0x3
  401780:	b.eq	401864 <setregid@plt+0x4c4>  // b.none
  401784:	tbz	w24, #31, 401660 <setregid@plt+0x2c0>
  401788:	mov	w0, #0x0                   	// #0
  40178c:	bl	401390 <log_get_max_level_realm@plt>
  401790:	cmp	w0, #0x2
  401794:	b.gt	40187c <setregid@plt+0x4dc>
  401798:	cmp	w24, #0x0
  40179c:	cneg	w20, w24, lt  // lt = tstop
  4017a0:	and	w20, w20, #0xff
  4017a4:	neg	w20, w20
  4017a8:	b	4016b4 <setregid@plt+0x314>
  4017ac:	cmp	w0, #0x103
  4017b0:	b.ne	4018b4 <setregid@plt+0x514>  // b.any
  4017b4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4017b8:	ldr	x1, [x0, #40]
  4017bc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4017c0:	str	x1, [x0, #64]
  4017c4:	b	401660 <setregid@plt+0x2c0>
  4017c8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4017cc:	mov	w1, #0x1                   	// #1
  4017d0:	strb	w1, [x0, #56]
  4017d4:	b	401660 <setregid@plt+0x2c0>
  4017d8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4017dc:	ldr	x0, [x0, #40]
  4017e0:	cbz	x0, 401848 <setregid@plt+0x4a8>
  4017e4:	mov	x1, x22
  4017e8:	bl	401250 <parse_pid@plt>
  4017ec:	tbz	w0, #31, 401660 <setregid@plt+0x2c0>
  4017f0:	mov	w0, #0x0                   	// #0
  4017f4:	bl	401390 <log_get_max_level_realm@plt>
  4017f8:	cmp	w0, #0x2
  4017fc:	b.gt	40180c <setregid@plt+0x46c>
  401800:	mov	x22, #0x0                   	// #0
  401804:	mov	w20, #0xffffffea            	// #-22
  401808:	b	401bbc <setregid@plt+0x81c>
  40180c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401810:	ldr	x6, [x0, #40]
  401814:	adrp	x5, 402000 <setregid@plt+0xc60>
  401818:	add	x5, x5, #0x20
  40181c:	adrp	x4, 402000 <setregid@plt+0xc60>
  401820:	add	x4, x4, #0x1a8
  401824:	mov	w3, #0x66                  	// #102
  401828:	adrp	x2, 401000 <getppid@plt-0x170>
  40182c:	add	x2, x2, #0xe0b
  401830:	mov	w1, #0x16                  	// #22
  401834:	movk	w1, #0x4000, lsl #16
  401838:	mov	w0, #0x3                   	// #3
  40183c:	bl	4012d0 <log_internal_realm@plt>
  401840:	mov	w20, w0
  401844:	b	4016b4 <setregid@plt+0x314>
  401848:	bl	401170 <getppid@plt>
  40184c:	str	w0, [x22]
  401850:	b	401660 <setregid@plt+0x2c0>
  401854:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401858:	mov	w1, #0x1                   	// #1
  40185c:	strb	w1, [x0, #49]
  401860:	b	401660 <setregid@plt+0x2c0>
  401864:	adrp	x1, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401868:	add	x1, x1, #0x4
  40186c:	ldr	x0, [sp, #80]
  401870:	bl	401300 <parse_uid@plt>
  401874:	mov	w24, w0
  401878:	b	401784 <setregid@plt+0x3e4>
  40187c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401880:	ldr	x6, [x0, #40]
  401884:	adrp	x5, 402000 <setregid@plt+0xc60>
  401888:	add	x5, x5, #0x38
  40188c:	adrp	x4, 402000 <setregid@plt+0xc60>
  401890:	add	x4, x4, #0x1a8
  401894:	mov	w3, #0x7c                  	// #124
  401898:	adrp	x2, 401000 <getppid@plt-0x170>
  40189c:	add	x2, x2, #0xe0b
  4018a0:	mov	w1, w24
  4018a4:	mov	w0, #0x3                   	// #3
  4018a8:	bl	4012d0 <log_internal_realm@plt>
  4018ac:	mov	w20, w0
  4018b0:	b	4016b4 <setregid@plt+0x314>
  4018b4:	adrp	x4, 402000 <setregid@plt+0xc60>
  4018b8:	add	x4, x4, #0x190
  4018bc:	mov	w3, #0x85                  	// #133
  4018c0:	adrp	x2, 401000 <getppid@plt-0x170>
  4018c4:	add	x2, x2, #0xe0b
  4018c8:	adrp	x1, 402000 <setregid@plt+0xc60>
  4018cc:	add	x1, x1, #0x58
  4018d0:	mov	w0, #0x0                   	// #0
  4018d4:	bl	401200 <log_assert_failed_unreachable_realm@plt>
  4018d8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4018dc:	ldr	w0, [x0, #24]
  4018e0:	cmp	w21, w0
  4018e4:	b.gt	4016bc <setregid@plt+0x31c>
  4018e8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4018ec:	ldrb	w0, [x0, #56]
  4018f0:	cbnz	w0, 401bcc <setregid@plt+0x82c>
  4018f4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4018f8:	ldr	x0, [x0, #64]
  4018fc:	cbz	x0, 401914 <setregid@plt+0x574>
  401900:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401904:	ldrb	w0, [x0, #49]
  401908:	cbnz	w0, 40192c <setregid@plt+0x58c>
  40190c:	mov	w20, #0x0                   	// #0
  401910:	b	401be8 <setregid@plt+0x848>
  401914:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401918:	ldr	w0, [x0, #52]
  40191c:	cbnz	w0, 401900 <setregid@plt+0x560>
  401920:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401924:	ldrb	w0, [x0, #49]
  401928:	cbz	w0, 401940 <setregid@plt+0x5a0>
  40192c:	bl	401240 <sd_booted@plt>
  401930:	cmp	w0, #0x0
  401934:	cset	w20, le
  401938:	mov	x22, #0x0                   	// #0
  40193c:	b	401bbc <setregid@plt+0x81c>
  401940:	bl	401500 <setregid@plt+0x160>
  401944:	b	401800 <setregid@plt+0x460>
  401948:	adrp	x3, 402000 <setregid@plt+0xc60>
  40194c:	add	x3, x3, #0x1b8
  401950:	mov	w2, #0xad                  	// #173
  401954:	adrp	x1, 401000 <getppid@plt-0x170>
  401958:	add	x1, x1, #0xe0b
  40195c:	mov	w0, #0x0                   	// #0
  401960:	bl	401380 <log_oom_internal@plt>
  401964:	mov	w20, w0
  401968:	b	401bbc <setregid@plt+0x81c>
  40196c:	adrp	x3, 402000 <setregid@plt+0xc60>
  401970:	add	x3, x3, #0x1b8
  401974:	mov	w2, #0xb4                  	// #180
  401978:	adrp	x1, 401000 <getppid@plt-0x170>
  40197c:	add	x1, x1, #0xe0b
  401980:	mov	w0, #0x0                   	// #0
  401984:	bl	401380 <log_oom_internal@plt>
  401988:	mov	w20, w0
  40198c:	b	401bbc <setregid@plt+0x81c>
  401990:	adrp	x3, 402000 <setregid@plt+0xc60>
  401994:	add	x3, x3, #0x1b8
  401998:	mov	w2, #0xbd                  	// #189
  40199c:	adrp	x1, 401000 <getppid@plt-0x170>
  4019a0:	add	x1, x1, #0xe0b
  4019a4:	mov	w0, #0x0                   	// #0
  4019a8:	bl	401380 <log_oom_internal@plt>
  4019ac:	mov	w20, w0
  4019b0:	b	401bbc <setregid@plt+0x81c>
  4019b4:	mov	x2, #0x0                   	// #0
  4019b8:	adrp	x1, 402000 <setregid@plt+0xc60>
  4019bc:	add	x1, x1, #0x98
  4019c0:	bl	4012f0 <strv_join_prefix@plt>
  4019c4:	mov	x19, x0
  4019c8:	cbz	x0, 401a18 <setregid@plt+0x678>
  4019cc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4019d0:	ldr	w0, [x0]
  4019d4:	cmn	w0, #0x1
  4019d8:	b.ne	401a3c <setregid@plt+0x69c>  // b.any
  4019dc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4019e0:	ldr	w0, [x0, #4]
  4019e4:	cmn	w0, #0x1
  4019e8:	b.ne	401aa4 <setregid@plt+0x704>  // b.any
  4019ec:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4019f0:	ldr	w0, [x0, #52]
  4019f4:	cbz	w0, 401b0c <setregid@plt+0x76c>
  4019f8:	mov	x2, x19
  4019fc:	mov	w1, #0x0                   	// #0
  401a00:	bl	401210 <sd_pid_notify@plt>
  401a04:	mov	w20, w0
  401a08:	tbnz	w0, #31, 401b14 <setregid@plt+0x774>
  401a0c:	cbz	w0, 401b68 <setregid@plt+0x7c8>
  401a10:	mov	w20, #0x0                   	// #0
  401a14:	b	401c80 <setregid@plt+0x8e0>
  401a18:	adrp	x3, 402000 <setregid@plt+0xc60>
  401a1c:	add	x3, x3, #0x1b8
  401a20:	mov	w2, #0xc4                  	// #196
  401a24:	adrp	x1, 401000 <getppid@plt-0x170>
  401a28:	add	x1, x1, #0xe0b
  401a2c:	mov	w0, #0x0                   	// #0
  401a30:	bl	401380 <log_oom_internal@plt>
  401a34:	mov	w20, w0
  401a38:	b	401c80 <setregid@plt+0x8e0>
  401a3c:	mov	w1, #0xffffffff            	// #-1
  401a40:	bl	4013a0 <setregid@plt>
  401a44:	tbz	w0, #31, 4019dc <setregid@plt+0x63c>
  401a48:	bl	401260 <__errno_location@plt>
  401a4c:	ldr	w20, [x0]
  401a50:	mov	w0, #0x0                   	// #0
  401a54:	bl	401390 <log_get_max_level_realm@plt>
  401a58:	cmp	w0, #0x2
  401a5c:	b.gt	401a74 <setregid@plt+0x6d4>
  401a60:	cmp	w20, #0x0
  401a64:	cneg	w20, w20, lt  // lt = tstop
  401a68:	and	w20, w20, #0xff
  401a6c:	neg	w20, w20
  401a70:	b	401c80 <setregid@plt+0x8e0>
  401a74:	adrp	x5, 402000 <setregid@plt+0xc60>
  401a78:	add	x5, x5, #0xa0
  401a7c:	adrp	x4, 402000 <setregid@plt+0xc60>
  401a80:	add	x4, x4, #0x1b8
  401a84:	mov	w3, #0xcc                  	// #204
  401a88:	adrp	x2, 401000 <getppid@plt-0x170>
  401a8c:	add	x2, x2, #0xe0b
  401a90:	mov	w1, w20
  401a94:	mov	w0, #0x3                   	// #3
  401a98:	bl	4012d0 <log_internal_realm@plt>
  401a9c:	mov	w20, w0
  401aa0:	b	401c80 <setregid@plt+0x8e0>
  401aa4:	mov	w1, #0xffffffff            	// #-1
  401aa8:	bl	4011c0 <setreuid@plt>
  401aac:	tbz	w0, #31, 4019ec <setregid@plt+0x64c>
  401ab0:	bl	401260 <__errno_location@plt>
  401ab4:	ldr	w20, [x0]
  401ab8:	mov	w0, #0x0                   	// #0
  401abc:	bl	401390 <log_get_max_level_realm@plt>
  401ac0:	cmp	w0, #0x2
  401ac4:	b.gt	401adc <setregid@plt+0x73c>
  401ac8:	cmp	w20, #0x0
  401acc:	cneg	w20, w20, lt  // lt = tstop
  401ad0:	and	w20, w20, #0xff
  401ad4:	neg	w20, w20
  401ad8:	b	401c80 <setregid@plt+0x8e0>
  401adc:	adrp	x5, 402000 <setregid@plt+0xc60>
  401ae0:	add	x5, x5, #0xc0
  401ae4:	adrp	x4, 402000 <setregid@plt+0xc60>
  401ae8:	add	x4, x4, #0x1b8
  401aec:	mov	w3, #0xd0                  	// #208
  401af0:	adrp	x2, 401000 <getppid@plt-0x170>
  401af4:	add	x2, x2, #0xe0b
  401af8:	mov	w1, w20
  401afc:	mov	w0, #0x3                   	// #3
  401b00:	bl	4012d0 <log_internal_realm@plt>
  401b04:	mov	w20, w0
  401b08:	b	401c80 <setregid@plt+0x8e0>
  401b0c:	bl	401170 <getppid@plt>
  401b10:	b	4019f8 <setregid@plt+0x658>
  401b14:	mov	w0, #0x0                   	// #0
  401b18:	bl	401390 <log_get_max_level_realm@plt>
  401b1c:	cmp	w0, #0x2
  401b20:	b.gt	401b38 <setregid@plt+0x798>
  401b24:	cmp	w20, #0x0
  401b28:	cneg	w20, w20, lt  // lt = tstop
  401b2c:	and	w20, w20, #0xff
  401b30:	neg	w20, w20
  401b34:	b	401c80 <setregid@plt+0x8e0>
  401b38:	adrp	x5, 402000 <setregid@plt+0xc60>
  401b3c:	add	x5, x5, #0xe0
  401b40:	adrp	x4, 402000 <setregid@plt+0xc60>
  401b44:	add	x4, x4, #0x1b8
  401b48:	mov	w3, #0xd4                  	// #212
  401b4c:	adrp	x2, 401000 <getppid@plt-0x170>
  401b50:	add	x2, x2, #0xe0b
  401b54:	mov	w1, w20
  401b58:	mov	w0, #0x3                   	// #3
  401b5c:	bl	4012d0 <log_internal_realm@plt>
  401b60:	mov	w20, w0
  401b64:	b	401c80 <setregid@plt+0x8e0>
  401b68:	mov	w0, #0x0                   	// #0
  401b6c:	bl	401390 <log_get_max_level_realm@plt>
  401b70:	cmp	w0, #0x2
  401b74:	b.gt	401b80 <setregid@plt+0x7e0>
  401b78:	mov	w20, #0xffffffa1            	// #-95
  401b7c:	b	401c80 <setregid@plt+0x8e0>
  401b80:	adrp	x5, 402000 <setregid@plt+0xc60>
  401b84:	add	x5, x5, #0x108
  401b88:	adrp	x4, 402000 <setregid@plt+0xc60>
  401b8c:	add	x4, x4, #0x1b8
  401b90:	mov	w3, #0xd6                  	// #214
  401b94:	adrp	x2, 401000 <getppid@plt-0x170>
  401b98:	add	x2, x2, #0xe0b
  401b9c:	mov	w1, #0x5f                  	// #95
  401ba0:	movk	w1, #0x4000, lsl #16
  401ba4:	mov	w0, #0x3                   	// #3
  401ba8:	bl	4012d0 <log_internal_realm@plt>
  401bac:	mov	w20, w0
  401bb0:	b	401c80 <setregid@plt+0x8e0>
  401bb4:	mov	x22, #0x0                   	// #0
  401bb8:	mov	w20, #0xffffffea            	// #-22
  401bbc:	mov	x19, #0x0                   	// #0
  401bc0:	b	401c88 <setregid@plt+0x8e8>
  401bc4:	mov	x22, #0x0                   	// #0
  401bc8:	b	401bbc <setregid@plt+0x81c>
  401bcc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401bd0:	ldrb	w0, [x0, #49]
  401bd4:	cbnz	w0, 40192c <setregid@plt+0x58c>
  401bd8:	adrp	x0, 402000 <setregid@plt+0xc60>
  401bdc:	add	x0, x0, #0x78
  401be0:	str	x0, [sp, #88]
  401be4:	mov	w20, #0x1                   	// #1
  401be8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401bec:	ldr	x22, [x0, #64]
  401bf0:	cbz	x22, 401c1c <setregid@plt+0x87c>
  401bf4:	mov	x2, #0x0                   	// #0
  401bf8:	mov	x1, x22
  401bfc:	adrp	x0, 402000 <setregid@plt+0xc60>
  401c00:	add	x0, x0, #0x80
  401c04:	bl	4011d0 <strjoin_real@plt>
  401c08:	mov	x22, x0
  401c0c:	cbz	x0, 401948 <setregid@plt+0x5a8>
  401c10:	add	x0, sp, #0x58
  401c14:	str	x22, [x0, w20, uxtw #3]
  401c18:	add	w20, w20, #0x1
  401c1c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401c20:	ldr	w2, [x0, #52]
  401c24:	cmp	w2, #0x0
  401c28:	b.le	401c50 <setregid@plt+0x8b0>
  401c2c:	adrp	x1, 402000 <setregid@plt+0xc60>
  401c30:	add	x1, x1, #0x88
  401c34:	add	x0, sp, #0x48
  401c38:	bl	401320 <asprintf@plt>
  401c3c:	tbnz	w0, #31, 40196c <setregid@plt+0x5cc>
  401c40:	add	x0, sp, #0x58
  401c44:	ldr	x1, [sp, #72]
  401c48:	str	x1, [x0, w20, uxtw #3]
  401c4c:	add	w20, w20, #0x1
  401c50:	add	x1, sp, #0x58
  401c54:	str	xzr, [x1, w20, uxtw #3]
  401c58:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401c5c:	ldrsw	x2, [x0, #24]
  401c60:	add	x2, x19, x2, lsl #3
  401c64:	mov	x0, #0x2                   	// #2
  401c68:	bl	401220 <strv_env_merge@plt>
  401c6c:	mov	x21, x0
  401c70:	cbz	x0, 401990 <setregid@plt+0x5f0>
  401c74:	ldr	x19, [x0]
  401c78:	cbnz	x19, 4019b4 <setregid@plt+0x614>
  401c7c:	mov	w20, #0x0                   	// #0
  401c80:	mov	x0, x21
  401c84:	bl	401270 <strv_free@plt>
  401c88:	mov	x0, x19
  401c8c:	bl	401340 <free@plt>
  401c90:	ldr	x0, [sp, #72]
  401c94:	bl	401340 <free@plt>
  401c98:	mov	x0, x22
  401c9c:	bl	401340 <free@plt>
  401ca0:	bl	4012a0 <ask_password_agent_close@plt>
  401ca4:	bl	4011a0 <polkit_agent_close@plt>
  401ca8:	bl	4012c0 <pager_close@plt>
  401cac:	bl	401350 <mac_selinux_finish@plt>
  401cb0:	adrp	x0, 402000 <setregid@plt+0xc60>
  401cb4:	ldr	x0, [x0, #384]
  401cb8:	cbz	x0, 401cfc <setregid@plt+0x95c>
  401cbc:	adrp	x0, 402000 <setregid@plt+0xc60>
  401cc0:	ldr	x19, [x0, #384]
  401cc4:	add	x19, x19, #0x7
  401cc8:	and	x19, x19, #0xfffffffffffffff8
  401ccc:	adrp	x0, 402000 <setregid@plt+0xc60>
  401cd0:	ldr	x0, [x0, #392]
  401cd4:	cmp	x19, x0
  401cd8:	b.cs	401cfc <setregid@plt+0x95c>  // b.hs, b.nlast
  401cdc:	adrp	x21, 402000 <setregid@plt+0xc60>
  401ce0:	ldr	x1, [x19, #8]
  401ce4:	ldr	x0, [x19]
  401ce8:	blr	x1
  401cec:	add	x19, x19, #0x10
  401cf0:	ldr	x1, [x21, #392]
  401cf4:	cmp	x19, x1
  401cf8:	b.cc	401ce0 <setregid@plt+0x940>  // b.lo, b.ul, b.last
  401cfc:	lsr	w0, w20, #31
  401d00:	adrp	x1, 412000 <setregid@plt+0x10c60>
  401d04:	ldr	x2, [sp, #120]
  401d08:	ldr	x1, [x1, #3200]
  401d0c:	eor	x1, x2, x1
  401d10:	cbnz	x1, 401d28 <setregid@plt+0x988>
  401d14:	ldp	x19, x20, [sp, #16]
  401d18:	ldp	x21, x22, [sp, #32]
  401d1c:	ldp	x23, x24, [sp, #48]
  401d20:	ldp	x29, x30, [sp], #128
  401d24:	ret
  401d28:	bl	401290 <__stack_chk_fail@plt>
  401d2c:	nop
  401d30:	stp	x29, x30, [sp, #-64]!
  401d34:	mov	x29, sp
  401d38:	stp	x19, x20, [sp, #16]
  401d3c:	adrp	x20, 412000 <setregid@plt+0x10c60>
  401d40:	add	x20, x20, #0xc78
  401d44:	stp	x21, x22, [sp, #32]
  401d48:	adrp	x21, 412000 <setregid@plt+0x10c60>
  401d4c:	add	x21, x21, #0xc70
  401d50:	sub	x20, x20, x21
  401d54:	mov	w22, w0
  401d58:	stp	x23, x24, [sp, #48]
  401d5c:	mov	x23, x1
  401d60:	mov	x24, x2
  401d64:	bl	401130 <getppid@plt-0x40>
  401d68:	cmp	xzr, x20, asr #3
  401d6c:	b.eq	401d98 <setregid@plt+0x9f8>  // b.none
  401d70:	asr	x20, x20, #3
  401d74:	mov	x19, #0x0                   	// #0
  401d78:	ldr	x3, [x21, x19, lsl #3]
  401d7c:	mov	x2, x24
  401d80:	add	x19, x19, #0x1
  401d84:	mov	x1, x23
  401d88:	mov	w0, w22
  401d8c:	blr	x3
  401d90:	cmp	x20, x19
  401d94:	b.ne	401d78 <setregid@plt+0x9d8>  // b.any
  401d98:	ldp	x19, x20, [sp, #16]
  401d9c:	ldp	x21, x22, [sp, #32]
  401da0:	ldp	x23, x24, [sp, #48]
  401da4:	ldp	x29, x30, [sp], #64
  401da8:	ret
  401dac:	nop
  401db0:	ret

Disassembly of section .fini:

0000000000401db4 <.fini>:
  401db4:	stp	x29, x30, [sp, #-16]!
  401db8:	mov	x29, sp
  401dbc:	ldp	x29, x30, [sp], #16
  401dc0:	ret
