{
  "design": {
    "design_info": {
      "boundary_crc": "0xFA2FA35B8F3C2742",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../XDMA_SSI.gen/sources_1/bd/XDMA",
      "name": "XDMA",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "xdma_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_1": "",
      "axi_bram_ctrl_0": ""
    },
    "interface_ports": {
      "pcie_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "BRAM_PORTB_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "user_prop"
          },
          "MEM_SIZE": {
            "value": "4096",
            "value_src": "ip_prop"
          },
          "MEM_WIDTH": {
            "value": "64",
            "value_src": "ip_prop"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        }
      }
    },
    "ports": {
      "sys_rst_n_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sys_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "XDMA_sys_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "user_lnk_up_0": {
        "direction": "O"
      },
      "axi_aclk_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "XDMA_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "axi_aresetn_0": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "usr_irq_ack_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "usr_irq_req_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "XDMA_xdma_0_0",
        "xci_path": "ip\\XDMA_xdma_0_0\\XDMA_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9012"
          },
          "PF0_SRIOV_VF_DEVICE_ID": {
            "value": "A032"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9212"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9312"
          },
          "axi_data_width": {
            "value": "64_bit"
          },
          "axist_bypass_en": {
            "value": "true"
          },
          "axisten_freq": {
            "value": "125"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "pcie_extended_tag": {
            "value": "false"
          },
          "pf0_device_id": {
            "value": "7012"
          },
          "pf0_interrupt_pin": {
            "value": "NONE"
          },
          "pf0_link_status_slot_clock_config": {
            "value": "true"
          },
          "pf0_msi_enabled": {
            "value": "false"
          },
          "pf0_msix_cap_pba_offset": {
            "value": "00008FE0"
          },
          "pf0_msix_cap_table_offset": {
            "value": "00008000"
          },
          "pf0_msix_cap_table_size": {
            "value": "01F"
          },
          "pf0_msix_enabled": {
            "value": "true"
          },
          "pl_link_cap_max_link_speed": {
            "value": "2.5_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X2"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Memory_Mapped"
          },
          "xdma_num_usr_irq": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI_BYPASS": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_BYPASS",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_BYPASS": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "XDMA_blk_mem_gen_0_0",
        "xci_path": "ip\\XDMA_blk_mem_gen_0_0\\XDMA_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "XDMA_axi_bram_ctrl_0_4",
        "xci_path": "ip\\XDMA_axi_bram_ctrl_0_4\\XDMA_axi_bram_ctrl_0_4.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "XDMA_axi_bram_ctrl_0_5",
        "xci_path": "ip\\XDMA_axi_bram_ctrl_0_5\\XDMA_axi_bram_ctrl_0_5.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_PORTB_0",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "BRAM_PORTA_0",
          "axi_bram_ctrl_1/BRAM_PORTA"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "xdma_0/M_AXI"
        ]
      },
      "xdma_0_M_AXI_BYPASS": {
        "interface_ports": [
          "axi_bram_ctrl_1/S_AXI",
          "xdma_0/M_AXI_BYPASS"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt_0",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "sys_clk_0_1": {
        "ports": [
          "sys_clk_0",
          "xdma_0/sys_clk"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "sys_rst_n_0",
          "xdma_0/sys_rst_n"
        ]
      },
      "usr_irq_req_0_1": {
        "ports": [
          "usr_irq_req_0",
          "xdma_0/usr_irq_req"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_aclk_0",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_aresetn_0",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "user_lnk_up_0"
        ]
      },
      "xdma_0_usr_irq_ack": {
        "ports": [
          "xdma_0/usr_irq_ack",
          "usr_irq_ack_0"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000000000000000",
                "range": "64K"
              }
            }
          },
          "M_AXI_BYPASS": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x0000000000000000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}