( ( nil
  version "2.1"
  mapType "incremental"
  blockName "10T_TagMem_Test"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  globalList "gnd! vdd! vcc!"
  hierDelim "."
  netlistDir "/net/kafka/nfs/rstdenis/Cadence/simulation/10T_TagMem_Test/spectreVerilog/config/netlist/analog"
 )
( instViewTable
 )
( net
( "gnd!" "0" )
 )
( inst
 )
( model
( "16nm/10T_DUAL_SRAM_REGFILE/schematic" "_sub180" )
( "16nm/10T_32x32/schematic" "_sub176" )
( "16nm/and2/schematic" "and2" )
( "16nm/TH22/schematic" "TH22" )
( "16nm/nand_1x/schematic" "nand_1x" )
( "16nm/and3_1x/schematic" "and3_1x" )
( "16nm/inv_4x/schematic" "inv_4x" )
( "16nm/10T/schematic" "_sub174" )
( "16nm/TH44/schematic" "TH44" )
( "16nm/Decode_1to2/schematic" "Decode_1to2" )
( "16nm/10T_RPrecharge/schematic" "_sub178" )
( "16nm/10T_DUAL_SRAM_AddrCtrl_aValid/schematic" "_sub177" )
( "16nm/nand4_1x/schematic" "nand4_1x" )
( "16nm_Tests/10T_TagMem_Test/schematic" "_sub181" )
( "16nm/nor4_1x/schematic" "nor4_1x" )
( "16nm/10T_DUAL_SRAM_CompDetect/schematic" "_sub173" )
( "16nm/Decode_4to16_/schematic" "Decode_4to16_" )
( "16nm/Mux_4to1_tx/schematic" "Mux_4to1_tx" )
( "16nm/tx_gate/schematic" "tx_gate" )
( "16nm/inv_1x/schematic" "inv_1x" )
( "16nm/and_1x/schematic" "and_1x" )
( "16nm/nand3_1x/schematic" "nand3_1x" )
( "16nm/10T_DUAL_SRAM_RPrecharge/schematic" "_sub179" )
( "16nm/Decode_4to16/schematic" "Decode_4to16" )
( "16nm/Decode_2to4/schematic" "Decode_2to4" )
( "16nm/inv_1xt/schematic" "inv_1xt" )
( "16nm/Dcache_TagMem/schematic" "Dcache_TagMem" )
( "16nm/and4_1x/schematic" "and4_1x" )
( "16nm/10T_4x/schematic" "_sub175" )
 )
( term
 )
( param
 )
( "nor4_1x" "ihnl/cds17/map" )
( "TH22" "ihnl/cds3/map" )
( "_sub180" "ihnl/cds21/map" )
( "TH44" "ihnl/cds2/map" )
( "Decode_4to16" "ihnl/cds10/map" )
( "nand_1x" "ihnl/cds1/map" )
( "Decode_1to2" "ihnl/cds12/map" )
( "Decode_4to16_" "ihnl/cds16/map" )
( "and_1x" "ihnl/cds11/map" )
( "and2" "ihnl/cds8/map" )
( "Mux_4to1_tx" "ihnl/cds25/map" )
( "_sub181" "ihnl/cds28/map" )
( "inv_1xt" "ihnl/cds27/map" )
( "and4_1x" "ihnl/cds14/map" )
( "inv_1x" "ihnl/cds0/map" )
( "nand3_1x" "ihnl/cds9/map" )
( "_sub176" "ihnl/cds7/map" )
( "Decode_2to4" "ihnl/cds22/map" )
( "Dcache_TagMem" "ihnl/cds26/map" )
( "inv_4x" "ihnl/cds23/map" )
( "_sub178" "ihnl/cds19/map" )
( "_sub173" "ihnl/cds4/map" )
( "_sub175" "ihnl/cds6/map" )
( "_sub174" "ihnl/cds5/map" )
( "nand4_1x" "ihnl/cds13/map" )
( "_sub179" "ihnl/cds20/map" )
( "_sub177" "ihnl/cds18/map" )
( "tx_gate" "ihnl/cds24/map" )
( "and3_1x" "ihnl/cds15/map" )
 )
