A VLSI layout for a pipelined Dadda multiplier