module div(
    input wire clk,
    input wire rst,

    input wire signed_div_in,
    input wire[31:0] opdata1_in,
    input wire[31:0] opdata2_in,
    input wire start_in,
    input wire annul_in,

    output reg[31:0] result_out,
    output reg ready_out
);

wire[32:0] div_temp;
reg[5:0] cnt;   //è®°å½•è¯•å•†æ³•è¿›è¡Œäº†å‡ è½®ï¼Œå½“ç­‰äº48æ—¶ï¼Œè¡¨ç¤ºè¯•å•†æ³•ç»“æ?
reg[80:0] dividend;
reg[1:0] state;

reg[31:0] divisor;
reg[31:0] temp_op1;
reg[31:0] temp_op2;

//dividendçš„ä½32ä½ä¿å­˜çš„æ˜¯è¢«é™¤æ•°ï¼Œä¸­é—´ç»“æœï¼Œç¬¬kæ¬¡è¿­ä»£ç»“æŸçš„æ—¶å?™dividend[k:0]
//ä¿å­˜çš„å°±æ˜¯å½“å‰å¾—åˆ°çš„ä¸­é—´ç»“æœï¼Œdividend[47:k+1]ä¿å­˜çš„å°±æ˜¯è¢«é™¤æ•°ä¸­è¿˜æ²¡æœ‰å‚ä¸è¿ç®—
//çš„æ•°æ®ï¼Œdividendé«?32ä½æ˜¯æ¯æ¬¡è¿­ä»£æ—¶çš„è¢«å‡æ•°ï¼Œæ‰?ä»¥dividend[79:48]==minuend
assign div_temp = {1'b0, dividend[79:48]} - {1'b0, divisor};

always @ (posedge clk) begin
    if (rst == 1'b1) begin
        state <= 2'b00;
        ready_out <= 1'b0;
        result_out <= 32'h00000000;
    end else begin
        case (state)
        //DivFreeçŠ¶æ??
        //(1)å¼?å§‹é™¤æ³•ï¼Œé™¤æ•°ä¸?0ï¼ŒDivByZeroçŠ¶æ??
        //(2)å¼?å§‹é™¤æ³•ï¼Œé™¤æ•°ä¸ä¸º0ï¼ŒDivOnçŠ¶æ?ï¼Œåˆå§‹åŒ–cntä¸?0
        //(3)æ²¡æœ‰å¼?å§‹é™¤æ³•ï¼ŒDivResultNotReady
        2'b00:  begin   //DivFreeçŠ¶æ??
            if (start_in == 1'b1 && annul_in == 1'b0) begin
                if (opdata2_in == 32'h00000000) begin
                    state <= 2'b01;   // DivByZero
                end else begin
                    state <= 2'b10;   // DivOn
                    cnt <= 6'b000000;
                    if (signed_div_in == 1'b1 && opdata1_in[31] == 1'b1) begin
                        temp_op1 = ~opdata1_in + 1; //å–è¡¥ç ?
                    end else begin
                        temp_op1 = opdata1_in;
                    end
                    if (signed_div_in == 1'b1 && opdata2_in[31] == 1'b1) begin
                        temp_op2 = ~opdata2_in + 1; //å–è¡¥ç ?
                    end else begin
                        temp_op2 = opdata2_in;
                    end
                    dividend <= {32'h00000000, 32'h00000000, 16'h0000};
                    dividend[48:17] <= temp_op1;
                    divisor <= temp_op2;
                end
            end else begin //æ²¡æœ‰å¼?å§‹é™¤æ³•è¿ç®?
                ready_out <= 1'b0;
                result_out <= 32'h00000000;
            end
        end

        //DivByZero
        //ç›´æ¥è¿›å…¥DivEndçŠ¶æ?ï¼Œé™¤æ³•ç»“æŸï¼Œç»“æœä¸º0
        2'b01:  begin
            dividend <= {32'h00000000, 32'h00000000, 16'h0000};
            state <= 2'b11;
        end

        //DivOn
        //(1)è¾“å…¥ä¿¡å·annul_iä¸?1ï¼Œè¡¨ç¤ºå¤„ç†å™¨å–æ¶ˆé™¤æ³•è¿ç®—ï¼?===ã€‹DivFree
        //(2)è¾“å…¥ä¿¡å·annul_iä¸?0ï¼Œä¸”cntä¸ä¸º48ï¼Œè¯•å•†æ³•æœªç»“æŸï¼Œåˆ¤æ–­å‡æ³•ç»“æœdiv_temp
        //(3)è¾“å…¥ä¿¡å·annul_iä¸?0ï¼Œä¸”cntä¸?48ï¼Œé‚£ä¹ˆè¡¨ç¤ºè¯•å•†æ³•ç»“æŸï¼?===ã€‹DivEnd
        2'b10:  begin
            if (annul_in == 1'b0) begin
                if (cnt != 6'b110000) begin //è¯•å•†æ³•æœªç»“æŸ
                    if (div_temp[32] == 1'b1) begin
                        // (minuend - n) < 0
                        dividend <= {dividend[79:0], 1'b0};
                    end else begin
                        // (minuend - n) >= 0
                        dividend <= {div_temp[31:0], dividend[47:0], 1'b1};
                    end
                    cnt <= cnt + 1;
                end else begin //è¯•å•†æ³•ç»“æ?
                    if ((signed_div_in == 1'b1) &&
                    ((opdata1_in[31] ^ opdata2_in[31]) == 1'b1)) begin
                        dividend[47:0] <= (~dividend[47:0] + 1);
                    end
                    if ((signed_div_in == 1'b1) &&
                        ((opdata1_in[31] ^ dividend[96]) == 1'b1)) begin
                            dividend[80:49] <= (~dividend[80:49] + 1);
                    end
                    state <= 2'b11;
                    cnt <= 6'b000000;
                end
            end else begin
                state <= 2'b00;
            end
        end

        //DivEnd
        2'b11:  begin
            result_out <= {dividend[47],dividend[30:0]};
            ready_out <= 1'b1;
            if (start_in == 1'b0) begin
                state <= 2'b00;
                ready_out <= 1'b0;
                result_out <= {32'h00000000, 32'h00000000, 16'h0000};
            end
        end
        endcase
    end
end
endmodule
