// Seed: 275292425
module module_0 #(
    parameter id_9 = 32'd83
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_4;
  logic [7:0] id_5;
  id_6 :
  assert property (@(posedge id_2) -1)
  else $signed(46);
  ;
  always @(-1'h0) begin : LABEL_0
    id_5[1] = id_5;
  end
  logic id_7;
  ;
  assign id_5 = id_7;
  parameter id_8 = 1;
  assign module_1.id_2 = 0;
  wire _id_9;
  for (id_10 = 1; id_10 - 1; id_4 = 1) begin : LABEL_1
    struct packed {
      id_11 id_12;
      logic [id_9 : 1] id_13;
    } id_14;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    output wire id_3,
    output wand id_4,
    output supply0 id_5
    , id_10,
    input tri0 id_6,
    input uwire id_7,
    input wor id_8
);
  assign id_5 = id_7;
  wire id_11 = id_10;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
