$comment
	File created using the following command:
		vcd file atividade_5.msim.vcd -direction
$end
$date
	Wed Mar 30 16:45:21 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module dataflow_vhd_vec_tst $end
$var wire 1 ! ACUMULADOR [7] $end
$var wire 1 " ACUMULADOR [6] $end
$var wire 1 # ACUMULADOR [5] $end
$var wire 1 $ ACUMULADOR [4] $end
$var wire 1 % ACUMULADOR [3] $end
$var wire 1 & ACUMULADOR [2] $end
$var wire 1 ' ACUMULADOR [1] $end
$var wire 1 ( ACUMULADOR [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * entradaA_ULA [7] $end
$var wire 1 + entradaA_ULA [6] $end
$var wire 1 , entradaA_ULA [5] $end
$var wire 1 - entradaA_ULA [4] $end
$var wire 1 . entradaA_ULA [3] $end
$var wire 1 / entradaA_ULA [2] $end
$var wire 1 0 entradaA_ULA [1] $end
$var wire 1 1 entradaA_ULA [0] $end
$var wire 1 2 entradaB_ULA [7] $end
$var wire 1 3 entradaB_ULA [6] $end
$var wire 1 4 entradaB_ULA [5] $end
$var wire 1 5 entradaB_ULA [4] $end
$var wire 1 6 entradaB_ULA [3] $end
$var wire 1 7 entradaB_ULA [2] $end
$var wire 1 8 entradaB_ULA [1] $end
$var wire 1 9 entradaB_ULA [0] $end
$var wire 1 : habilita_flag $end
$var wire 1 ; KEY [3] $end
$var wire 1 < KEY [2] $end
$var wire 1 = KEY [1] $end
$var wire 1 > KEY [0] $end
$var wire 1 ? PC_OUT [8] $end
$var wire 1 @ PC_OUT [7] $end
$var wire 1 A PC_OUT [6] $end
$var wire 1 B PC_OUT [5] $end
$var wire 1 C PC_OUT [4] $end
$var wire 1 D PC_OUT [3] $end
$var wire 1 E PC_OUT [2] $end
$var wire 1 F PC_OUT [1] $end
$var wire 1 G PC_OUT [0] $end
$var wire 1 H RESULTADO_ULA [7] $end
$var wire 1 I RESULTADO_ULA [6] $end
$var wire 1 J RESULTADO_ULA [5] $end
$var wire 1 K RESULTADO_ULA [4] $end
$var wire 1 L RESULTADO_ULA [3] $end
$var wire 1 M RESULTADO_ULA [2] $end
$var wire 1 N RESULTADO_ULA [1] $end
$var wire 1 O RESULTADO_ULA [0] $end
$var wire 1 P saidaFlag_H $end
$var wire 1 Q sel_MUX_t $end
$var wire 1 R seletorDaULA [1] $end
$var wire 1 S seletorDaULA [0] $end
$var wire 1 T SW [9] $end
$var wire 1 U SW [8] $end
$var wire 1 V SW [7] $end
$var wire 1 W SW [6] $end
$var wire 1 X SW [5] $end
$var wire 1 Y SW [4] $end
$var wire 1 Z SW [3] $end
$var wire 1 [ SW [2] $end
$var wire 1 \ SW [1] $end
$var wire 1 ] SW [0] $end
$var wire 1 ^ vimediatoValor [7] $end
$var wire 1 _ vimediatoValor [6] $end
$var wire 1 ` vimediatoValor [5] $end
$var wire 1 a vimediatoValor [4] $end
$var wire 1 b vimediatoValor [3] $end
$var wire 1 c vimediatoValor [2] $end
$var wire 1 d vimediatoValor [1] $end
$var wire 1 e vimediatoValor [0] $end

$scope module i1 $end
$var wire 1 f gnd $end
$var wire 1 g vcc $end
$var wire 1 h unknown $end
$var wire 1 i devoe $end
$var wire 1 j devclrn $end
$var wire 1 k devpor $end
$var wire 1 l ww_devoe $end
$var wire 1 m ww_devclrn $end
$var wire 1 n ww_devpor $end
$var wire 1 o ww_CLOCK_50 $end
$var wire 1 p ww_KEY [3] $end
$var wire 1 q ww_KEY [2] $end
$var wire 1 r ww_KEY [1] $end
$var wire 1 s ww_KEY [0] $end
$var wire 1 t ww_SW [9] $end
$var wire 1 u ww_SW [8] $end
$var wire 1 v ww_SW [7] $end
$var wire 1 w ww_SW [6] $end
$var wire 1 x ww_SW [5] $end
$var wire 1 y ww_SW [4] $end
$var wire 1 z ww_SW [3] $end
$var wire 1 { ww_SW [2] $end
$var wire 1 | ww_SW [1] $end
$var wire 1 } ww_SW [0] $end
$var wire 1 ~ ww_PC_OUT [8] $end
$var wire 1 !! ww_PC_OUT [7] $end
$var wire 1 "! ww_PC_OUT [6] $end
$var wire 1 #! ww_PC_OUT [5] $end
$var wire 1 $! ww_PC_OUT [4] $end
$var wire 1 %! ww_PC_OUT [3] $end
$var wire 1 &! ww_PC_OUT [2] $end
$var wire 1 '! ww_PC_OUT [1] $end
$var wire 1 (! ww_PC_OUT [0] $end
$var wire 1 )! ww_RESULTADO_ULA [7] $end
$var wire 1 *! ww_RESULTADO_ULA [6] $end
$var wire 1 +! ww_RESULTADO_ULA [5] $end
$var wire 1 ,! ww_RESULTADO_ULA [4] $end
$var wire 1 -! ww_RESULTADO_ULA [3] $end
$var wire 1 .! ww_RESULTADO_ULA [2] $end
$var wire 1 /! ww_RESULTADO_ULA [1] $end
$var wire 1 0! ww_RESULTADO_ULA [0] $end
$var wire 1 1! ww_saidaFlag_H $end
$var wire 1 2! ww_ACUMULADOR [7] $end
$var wire 1 3! ww_ACUMULADOR [6] $end
$var wire 1 4! ww_ACUMULADOR [5] $end
$var wire 1 5! ww_ACUMULADOR [4] $end
$var wire 1 6! ww_ACUMULADOR [3] $end
$var wire 1 7! ww_ACUMULADOR [2] $end
$var wire 1 8! ww_ACUMULADOR [1] $end
$var wire 1 9! ww_ACUMULADOR [0] $end
$var wire 1 :! ww_seletorDaULA [1] $end
$var wire 1 ;! ww_seletorDaULA [0] $end
$var wire 1 <! ww_entradaA_ULA [7] $end
$var wire 1 =! ww_entradaA_ULA [6] $end
$var wire 1 >! ww_entradaA_ULA [5] $end
$var wire 1 ?! ww_entradaA_ULA [4] $end
$var wire 1 @! ww_entradaA_ULA [3] $end
$var wire 1 A! ww_entradaA_ULA [2] $end
$var wire 1 B! ww_entradaA_ULA [1] $end
$var wire 1 C! ww_entradaA_ULA [0] $end
$var wire 1 D! ww_entradaB_ULA [7] $end
$var wire 1 E! ww_entradaB_ULA [6] $end
$var wire 1 F! ww_entradaB_ULA [5] $end
$var wire 1 G! ww_entradaB_ULA [4] $end
$var wire 1 H! ww_entradaB_ULA [3] $end
$var wire 1 I! ww_entradaB_ULA [2] $end
$var wire 1 J! ww_entradaB_ULA [1] $end
$var wire 1 K! ww_entradaB_ULA [0] $end
$var wire 1 L! ww_vimediatoValor [7] $end
$var wire 1 M! ww_vimediatoValor [6] $end
$var wire 1 N! ww_vimediatoValor [5] $end
$var wire 1 O! ww_vimediatoValor [4] $end
$var wire 1 P! ww_vimediatoValor [3] $end
$var wire 1 Q! ww_vimediatoValor [2] $end
$var wire 1 R! ww_vimediatoValor [1] $end
$var wire 1 S! ww_vimediatoValor [0] $end
$var wire 1 T! ww_sel_MUX_t $end
$var wire 1 U! ww_habilita_flag $end
$var wire 1 V! \CLOCK_50~input_o\ $end
$var wire 1 W! \KEY[1]~input_o\ $end
$var wire 1 X! \KEY[2]~input_o\ $end
$var wire 1 Y! \KEY[3]~input_o\ $end
$var wire 1 Z! \SW[0]~input_o\ $end
$var wire 1 [! \SW[1]~input_o\ $end
$var wire 1 \! \SW[2]~input_o\ $end
$var wire 1 ]! \SW[3]~input_o\ $end
$var wire 1 ^! \SW[4]~input_o\ $end
$var wire 1 _! \SW[5]~input_o\ $end
$var wire 1 `! \SW[6]~input_o\ $end
$var wire 1 a! \SW[7]~input_o\ $end
$var wire 1 b! \SW[8]~input_o\ $end
$var wire 1 c! \SW[9]~input_o\ $end
$var wire 1 d! \PC_OUT[0]~output_o\ $end
$var wire 1 e! \PC_OUT[1]~output_o\ $end
$var wire 1 f! \PC_OUT[2]~output_o\ $end
$var wire 1 g! \PC_OUT[3]~output_o\ $end
$var wire 1 h! \PC_OUT[4]~output_o\ $end
$var wire 1 i! \PC_OUT[5]~output_o\ $end
$var wire 1 j! \PC_OUT[6]~output_o\ $end
$var wire 1 k! \PC_OUT[7]~output_o\ $end
$var wire 1 l! \PC_OUT[8]~output_o\ $end
$var wire 1 m! \RESULTADO_ULA[0]~output_o\ $end
$var wire 1 n! \RESULTADO_ULA[1]~output_o\ $end
$var wire 1 o! \RESULTADO_ULA[2]~output_o\ $end
$var wire 1 p! \RESULTADO_ULA[3]~output_o\ $end
$var wire 1 q! \RESULTADO_ULA[4]~output_o\ $end
$var wire 1 r! \RESULTADO_ULA[5]~output_o\ $end
$var wire 1 s! \RESULTADO_ULA[6]~output_o\ $end
$var wire 1 t! \RESULTADO_ULA[7]~output_o\ $end
$var wire 1 u! \saidaFlag_H~output_o\ $end
$var wire 1 v! \ACUMULADOR[0]~output_o\ $end
$var wire 1 w! \ACUMULADOR[1]~output_o\ $end
$var wire 1 x! \ACUMULADOR[2]~output_o\ $end
$var wire 1 y! \ACUMULADOR[3]~output_o\ $end
$var wire 1 z! \ACUMULADOR[4]~output_o\ $end
$var wire 1 {! \ACUMULADOR[5]~output_o\ $end
$var wire 1 |! \ACUMULADOR[6]~output_o\ $end
$var wire 1 }! \ACUMULADOR[7]~output_o\ $end
$var wire 1 ~! \seletorDaULA[0]~output_o\ $end
$var wire 1 !" \seletorDaULA[1]~output_o\ $end
$var wire 1 "" \entradaA_ULA[0]~output_o\ $end
$var wire 1 #" \entradaA_ULA[1]~output_o\ $end
$var wire 1 $" \entradaA_ULA[2]~output_o\ $end
$var wire 1 %" \entradaA_ULA[3]~output_o\ $end
$var wire 1 &" \entradaA_ULA[4]~output_o\ $end
$var wire 1 '" \entradaA_ULA[5]~output_o\ $end
$var wire 1 (" \entradaA_ULA[6]~output_o\ $end
$var wire 1 )" \entradaA_ULA[7]~output_o\ $end
$var wire 1 *" \entradaB_ULA[0]~output_o\ $end
$var wire 1 +" \entradaB_ULA[1]~output_o\ $end
$var wire 1 ," \entradaB_ULA[2]~output_o\ $end
$var wire 1 -" \entradaB_ULA[3]~output_o\ $end
$var wire 1 ." \entradaB_ULA[4]~output_o\ $end
$var wire 1 /" \entradaB_ULA[5]~output_o\ $end
$var wire 1 0" \entradaB_ULA[6]~output_o\ $end
$var wire 1 1" \entradaB_ULA[7]~output_o\ $end
$var wire 1 2" \vimediatoValor[0]~output_o\ $end
$var wire 1 3" \vimediatoValor[1]~output_o\ $end
$var wire 1 4" \vimediatoValor[2]~output_o\ $end
$var wire 1 5" \vimediatoValor[3]~output_o\ $end
$var wire 1 6" \vimediatoValor[4]~output_o\ $end
$var wire 1 7" \vimediatoValor[5]~output_o\ $end
$var wire 1 8" \vimediatoValor[6]~output_o\ $end
$var wire 1 9" \vimediatoValor[7]~output_o\ $end
$var wire 1 :" \sel_MUX_t~output_o\ $end
$var wire 1 ;" \habilita_flag~output_o\ $end
$var wire 1 <" \KEY[0]~input_o\ $end
$var wire 1 =" \ROM|memROM~7_combout\ $end
$var wire 1 >" \ROM|memROM~3_combout\ $end
$var wire 1 ?" \ROM|memROM~4_combout\ $end
$var wire 1 @" \ROM|memROM~5_combout\ $end
$var wire 1 A" \DECODER|saida[4]~1_combout\ $end
$var wire 1 B" \MUX_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 C" \ROM|memROM~10_combout\ $end
$var wire 1 D" \DECODER|saida[6]~3_combout\ $end
$var wire 1 E" \DECODER|saida[6]~0_combout\ $end
$var wire 1 F" \ULA|Add0~34_cout\ $end
$var wire 1 G" \ULA|Add0~1_sumout\ $end
$var wire 1 H" \MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 I" \DECODER|saida[5]~4_combout\ $end
$var wire 1 J" \RAM|process_0~0_combout\ $end
$var wire 1 K" \RAM|ram~173_combout\ $end
$var wire 1 L" \RAM|ram~17_q\ $end
$var wire 1 M" \RAM|ram~174_combout\ $end
$var wire 1 N" \RAM|ram~25_q\ $end
$var wire 1 O" \RAM|ram~175_combout\ $end
$var wire 1 P" \RAM|ram~33_q\ $end
$var wire 1 Q" \RAM|ram~176_combout\ $end
$var wire 1 R" \RAM|ram~41_q\ $end
$var wire 1 S" \RAM|ram~145_combout\ $end
$var wire 1 T" \RAM|ram~146_combout\ $end
$var wire 1 U" \ULA|Add0~2\ $end
$var wire 1 V" \ULA|Add0~5_sumout\ $end
$var wire 1 W" \MUX_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 X" \RAM|ram~18_q\ $end
$var wire 1 Y" \RAM|ram~147_combout\ $end
$var wire 1 Z" \RAM|ram~26_q\ $end
$var wire 1 [" \RAM|ram~148_combout\ $end
$var wire 1 \" \RAM|ram~34_q\ $end
$var wire 1 ]" \RAM|ram~149_combout\ $end
$var wire 1 ^" \RAM|ram~42_q\ $end
$var wire 1 _" \RAM|ram~150_combout\ $end
$var wire 1 `" \RAM|ram~151_combout\ $end
$var wire 1 a" \ULA|Add0~6\ $end
$var wire 1 b" \ULA|Add0~9_sumout\ $end
$var wire 1 c" \MUX_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 d" \RAM|ram~19_q\ $end
$var wire 1 e" \RAM|ram~27_q\ $end
$var wire 1 f" \RAM|ram~35_q\ $end
$var wire 1 g" \RAM|ram~43_q\ $end
$var wire 1 h" \RAM|ram~152_combout\ $end
$var wire 1 i" \RAM|ram~153_combout\ $end
$var wire 1 j" \ULA|Add0~10\ $end
$var wire 1 k" \ULA|Add0~13_sumout\ $end
$var wire 1 l" \MUX_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 m" \RAM|ram~20_q\ $end
$var wire 1 n" \RAM|ram~154_combout\ $end
$var wire 1 o" \RAM|ram~28_q\ $end
$var wire 1 p" \RAM|ram~155_combout\ $end
$var wire 1 q" \RAM|ram~36_q\ $end
$var wire 1 r" \RAM|ram~156_combout\ $end
$var wire 1 s" \RAM|ram~44_q\ $end
$var wire 1 t" \RAM|ram~157_combout\ $end
$var wire 1 u" \RAM|ram~158_combout\ $end
$var wire 1 v" \ULA|Add0~14\ $end
$var wire 1 w" \ULA|Add0~17_sumout\ $end
$var wire 1 x" \MUX_ULA|saida_MUX[4]~5_combout\ $end
$var wire 1 y" \RAM|ram~21_q\ $end
$var wire 1 z" \RAM|ram~29_q\ $end
$var wire 1 {" \RAM|ram~37_q\ $end
$var wire 1 |" \RAM|ram~45_q\ $end
$var wire 1 }" \RAM|ram~159_combout\ $end
$var wire 1 ~" \RAM|ram~160_combout\ $end
$var wire 1 !# \ULA|Add0~18\ $end
$var wire 1 "# \ULA|Add0~21_sumout\ $end
$var wire 1 ## \MUX_ULA|saida_MUX[5]~6_combout\ $end
$var wire 1 $# \RAM|ram~22_q\ $end
$var wire 1 %# \RAM|ram~161_combout\ $end
$var wire 1 &# \RAM|ram~30_q\ $end
$var wire 1 '# \RAM|ram~162_combout\ $end
$var wire 1 (# \RAM|ram~38_q\ $end
$var wire 1 )# \RAM|ram~163_combout\ $end
$var wire 1 *# \RAM|ram~46_q\ $end
$var wire 1 +# \RAM|ram~164_combout\ $end
$var wire 1 ,# \RAM|ram~165_combout\ $end
$var wire 1 -# \ULA|Add0~22\ $end
$var wire 1 .# \ULA|Add0~25_sumout\ $end
$var wire 1 /# \RAM|ram~23_q\ $end
$var wire 1 0# \RAM|ram~31_q\ $end
$var wire 1 1# \RAM|ram~39_q\ $end
$var wire 1 2# \RAM|ram~47_q\ $end
$var wire 1 3# \RAM|ram~166_combout\ $end
$var wire 1 4# \RAM|ram~167_combout\ $end
$var wire 1 5# \MUX_ULA|saida_MUX[6]~7_combout\ $end
$var wire 1 6# \ULA|saida[6]~6_combout\ $end
$var wire 1 7# \ULA|Add0~26\ $end
$var wire 1 8# \ULA|Add0~29_sumout\ $end
$var wire 1 9# \RAM|ram~24_q\ $end
$var wire 1 :# \RAM|ram~168_combout\ $end
$var wire 1 ;# \RAM|ram~32_q\ $end
$var wire 1 <# \RAM|ram~169_combout\ $end
$var wire 1 =# \RAM|ram~40_q\ $end
$var wire 1 ># \RAM|ram~170_combout\ $end
$var wire 1 ?# \RAM|ram~48_q\ $end
$var wire 1 @# \RAM|ram~171_combout\ $end
$var wire 1 A# \RAM|ram~172_combout\ $end
$var wire 1 B# \MUX_ULA|saida_MUX[7]~8_combout\ $end
$var wire 1 C# \ULA|saida[7]~7_combout\ $end
$var wire 1 D# \DECODER|saida[2]~2_combout\ $end
$var wire 1 E# \FLAG|DOUT~0_combout\ $end
$var wire 1 F# \FLAG|DOUT~1_combout\ $end
$var wire 1 G# \FLAG|DOUT~2_combout\ $end
$var wire 1 H# \FLAG|DOUT~3_combout\ $end
$var wire 1 I# \FLAG|DOUT~4_combout\ $end
$var wire 1 J# \FLAG|DOUT~q\ $end
$var wire 1 K# \PC|DOUT[1]~0_combout\ $end
$var wire 1 L# \PC_INC|Add0~2\ $end
$var wire 1 M# \PC_INC|Add0~6\ $end
$var wire 1 N# \PC_INC|Add0~9_sumout\ $end
$var wire 1 O# \DECODER|Equal8~0_combout\ $end
$var wire 1 P# \MUX_DESVIO|saida_MUX[2]~2_combout\ $end
$var wire 1 Q# \ROM|memROM~8_combout\ $end
$var wire 1 R# \PC_INC|Add0~10\ $end
$var wire 1 S# \PC_INC|Add0~13_sumout\ $end
$var wire 1 T# \MUX_DESVIO|saida_MUX[3]~3_combout\ $end
$var wire 1 U# \PC_INC|Add0~14\ $end
$var wire 1 V# \PC_INC|Add0~18\ $end
$var wire 1 W# \PC_INC|Add0~22\ $end
$var wire 1 X# \PC_INC|Add0~25_sumout\ $end
$var wire 1 Y# \MUX_DESVIO|saida_MUX[6]~6_combout\ $end
$var wire 1 Z# \PC_INC|Add0~26\ $end
$var wire 1 [# \PC_INC|Add0~29_sumout\ $end
$var wire 1 \# \MUX_DESVIO|saida_MUX[7]~7_combout\ $end
$var wire 1 ]# \PC_INC|Add0~30\ $end
$var wire 1 ^# \PC_INC|Add0~33_sumout\ $end
$var wire 1 _# \ROM|memROM~9_combout\ $end
$var wire 1 `# \MUX_DESVIO|saida_MUX[8]~8_combout\ $end
$var wire 1 a# \ROM|memROM~12_combout\ $end
$var wire 1 b# \ROM|memROM~6_combout\ $end
$var wire 1 c# \PC_INC|Add0~5_sumout\ $end
$var wire 1 d# \MUX_DESVIO|saida_MUX[1]~1_combout\ $end
$var wire 1 e# \ROM|memROM~2_combout\ $end
$var wire 1 f# \PC|DOUT[1]~1_combout\ $end
$var wire 1 g# \PC_INC|Add0~21_sumout\ $end
$var wire 1 h# \MUX_DESVIO|saida_MUX[5]~5_combout\ $end
$var wire 1 i# \ROM|memROM~0_combout\ $end
$var wire 1 j# \DECODER|Equal9~0_combout\ $end
$var wire 1 k# \PC_INC|Add0~17_sumout\ $end
$var wire 1 l# \MUX_DESVIO|saida_MUX[4]~4_combout\ $end
$var wire 1 m# \ROM|memROM~11_combout\ $end
$var wire 1 n# \ROM|memROM~1_combout\ $end
$var wire 1 o# \PC_INC|Add0~1_sumout\ $end
$var wire 1 p# \MUX_DESVIO|saida_MUX[0]~0_combout\ $end
$var wire 1 q# \ULA|saida[0]~0_combout\ $end
$var wire 1 r# \ULA|saida[1]~1_combout\ $end
$var wire 1 s# \ULA|saida[2]~2_combout\ $end
$var wire 1 t# \ULA|saida[3]~3_combout\ $end
$var wire 1 u# \ULA|saida[4]~4_combout\ $end
$var wire 1 v# \ULA|saida[5]~5_combout\ $end
$var wire 1 w# \REG_A|DOUT\ [7] $end
$var wire 1 x# \REG_A|DOUT\ [6] $end
$var wire 1 y# \REG_A|DOUT\ [5] $end
$var wire 1 z# \REG_A|DOUT\ [4] $end
$var wire 1 {# \REG_A|DOUT\ [3] $end
$var wire 1 |# \REG_A|DOUT\ [2] $end
$var wire 1 }# \REG_A|DOUT\ [1] $end
$var wire 1 ~# \REG_A|DOUT\ [0] $end
$var wire 1 !$ \PC|DOUT\ [8] $end
$var wire 1 "$ \PC|DOUT\ [7] $end
$var wire 1 #$ \PC|DOUT\ [6] $end
$var wire 1 $$ \PC|DOUT\ [5] $end
$var wire 1 %$ \PC|DOUT\ [4] $end
$var wire 1 &$ \PC|DOUT\ [3] $end
$var wire 1 '$ \PC|DOUT\ [2] $end
$var wire 1 ($ \PC|DOUT\ [1] $end
$var wire 1 )$ \PC|DOUT\ [0] $end
$var wire 1 *$ \END_RETORNO|DOUT\ [8] $end
$var wire 1 +$ \END_RETORNO|DOUT\ [7] $end
$var wire 1 ,$ \END_RETORNO|DOUT\ [6] $end
$var wire 1 -$ \END_RETORNO|DOUT\ [5] $end
$var wire 1 .$ \END_RETORNO|DOUT\ [4] $end
$var wire 1 /$ \END_RETORNO|DOUT\ [3] $end
$var wire 1 0$ \END_RETORNO|DOUT\ [2] $end
$var wire 1 1$ \END_RETORNO|DOUT\ [1] $end
$var wire 1 2$ \END_RETORNO|DOUT\ [0] $end
$var wire 1 3$ \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 4$ \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 5$ \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 6$ \FLAG|ALT_INV_DOUT~3_combout\ $end
$var wire 1 7$ \FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 8$ \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 9$ \FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 :$ \DECODER|ALT_INV_saida[6]~3_combout\ $end
$var wire 1 ;$ \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 <$ \END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 =$ \END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 >$ \END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 ?$ \END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 @$ \END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 A$ \END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 B$ \END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 C$ \END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 D$ \END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 E$ \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 F$ \DECODER|ALT_INV_Equal9~0_combout\ $end
$var wire 1 G$ \PC|ALT_INV_DOUT[1]~1_combout\ $end
$var wire 1 H$ \PC|ALT_INV_DOUT[1]~0_combout\ $end
$var wire 1 I$ \DECODER|ALT_INV_saida[2]~2_combout\ $end
$var wire 1 J$ \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 K$ \ULA|ALT_INV_saida[7]~7_combout\ $end
$var wire 1 L$ \MUX_ULA|ALT_INV_saida_MUX[7]~8_combout\ $end
$var wire 1 M$ \RAM|ALT_INV_ram~172_combout\ $end
$var wire 1 N$ \RAM|ALT_INV_ram~171_combout\ $end
$var wire 1 O$ \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 P$ \RAM|ALT_INV_ram~170_combout\ $end
$var wire 1 Q$ \RAM|ALT_INV_ram~40_q\ $end
$var wire 1 R$ \RAM|ALT_INV_ram~169_combout\ $end
$var wire 1 S$ \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 T$ \RAM|ALT_INV_ram~168_combout\ $end
$var wire 1 U$ \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 V$ \ULA|ALT_INV_saida[6]~6_combout\ $end
$var wire 1 W$ \MUX_ULA|ALT_INV_saida_MUX[6]~7_combout\ $end
$var wire 1 X$ \RAM|ALT_INV_ram~167_combout\ $end
$var wire 1 Y$ \RAM|ALT_INV_ram~166_combout\ $end
$var wire 1 Z$ \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 [$ \RAM|ALT_INV_ram~39_q\ $end
$var wire 1 \$ \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 ]$ \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 ^$ \MUX_ULA|ALT_INV_saida_MUX[5]~6_combout\ $end
$var wire 1 _$ \RAM|ALT_INV_ram~165_combout\ $end
$var wire 1 `$ \RAM|ALT_INV_ram~164_combout\ $end
$var wire 1 a$ \RAM|ALT_INV_ram~46_q\ $end
$var wire 1 b$ \RAM|ALT_INV_ram~163_combout\ $end
$var wire 1 c$ \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 d$ \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 e$ \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 f$ \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 g$ \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 h$ \MUX_ULA|ALT_INV_saida_MUX[4]~5_combout\ $end
$var wire 1 i$ \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 j$ \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 k$ \RAM|ALT_INV_ram~45_q\ $end
$var wire 1 l$ \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 m$ \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 n$ \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 o$ \MUX_ULA|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 p$ \MUX_ULA|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 q$ \RAM|ALT_INV_ram~158_combout\ $end
$var wire 1 r$ \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 s$ \RAM|ALT_INV_ram~44_q\ $end
$var wire 1 t$ \RAM|ALT_INV_ram~156_combout\ $end
$var wire 1 u$ \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 v$ \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 w$ \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 x$ \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 y$ \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 z$ \MUX_ULA|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 {$ \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 |$ \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 }$ \RAM|ALT_INV_ram~43_q\ $end
$var wire 1 ~$ \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 !% \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 "% \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 #% \MUX_ULA|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 $% \RAM|ALT_INV_ram~151_combout\ $end
$var wire 1 %% \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 &% \RAM|ALT_INV_ram~42_q\ $end
$var wire 1 '% \RAM|ALT_INV_ram~149_combout\ $end
$var wire 1 (% \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 )% \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 *% \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 +% \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 ,% \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 -% \DECODER|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 .% \MUX_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 /% \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 0% \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 1% \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 2% \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 3% \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 4% \RAM|ALT_INV_ram~41_q\ $end
$var wire 1 5% \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 6% \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 7% \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 8% \DECODER|ALT_INV_saida[6]~0_combout\ $end
$var wire 1 9% \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 :% \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 ;% \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 <% \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 =% \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 >% \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 ?% \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 @% \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 A% \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 B% \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 C% \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 D% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 E% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 F% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 G% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 H% \PC_INC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 I% \PC_INC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 J% \PC_INC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 K% \PC_INC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 L% \PC_INC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 M% \PC_INC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 N% \PC_INC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 O% \PC_INC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 P% \PC_INC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 Q% \REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 R% \REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 S% \REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 T% \REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 U% \REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 V% \REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 W% \REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 X% \REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 Y% \ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Z% \ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 [% \ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 \% \ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ]% \ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ^% \ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 _% \ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 `% \ULA|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0:
0P
0Q
0f
1g
xh
1i
1j
1k
1l
1m
1n
0o
01!
0T!
0U!
0V!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
14"
15"
06"
07"
08"
09"
0:"
0;"
1<"
1="
0>"
1?"
0@"
0A"
1B"
1C"
0D"
0E"
1F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
1a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
1j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
17#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
1G#
1H#
0I#
0J#
1K#
0L#
0M#
0N#
1O#
1P#
1Q#
0R#
0S#
1T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
1a#
1b#
0c#
1d#
1e#
1f#
0g#
0h#
1i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
13$
04$
15$
06$
07$
18$
19$
1:$
0;$
1E$
1F$
0G$
0H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
0o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
00%
01%
12%
03%
14%
15%
16%
17%
18%
19%
0:%
1;%
0<%
1=%
0>%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
0P%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
x;
x<
x=
1>
xp
xq
xr
1s
xt
xu
xv
xw
xx
xy
xz
x{
x|
x}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
1Q!
1R!
0S!
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
0!
0"
0#
0$
0%
0&
0'
0(
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0R
0S
xT
xU
xV
xW
xX
xY
xZ
x[
x\
x]
0^
0_
0`
0a
1b
1c
1d
0e
$end
#30000
0>
0s
0<"
#60000
1>
1s
1<"
1'$
1&$
1($
12$
0D$
0F%
0D%
0E%
1N#
1S#
0="
0?"
1c#
0Q#
0a#
0e#
1<%
14$
10%
0O%
1:%
11%
0M%
0N%
1e!
1g!
1f!
0P#
0T#
0b#
0C"
0K#
0O#
0f#
1'!
1%!
1&!
1G$
1H$
1;$
13%
1F
1E
1D
05"
04"
1P#
1T#
1p#
0P!
0Q!
0c
0b
03"
0R!
0d
#90000
0>
0s
0<"
#120000
1>
1s
1<"
1)$
0G%
1>"
1?"
0o#
1L#
1P%
0:%
0;%
1d!
0c#
1M#
1K#
1j#
0p#
1O%
1(!
0N#
1R#
0F$
0H$
1G
0d#
1N%
0P#
0T#
1p#
0S#
1U#
1M%
1k#
0L%
#150000
0>
0s
0<"
#180000
1>
1s
1<"
0'$
0&$
0($
1F%
1D%
1E%
1N#
0R#
1S#
0U#
1="
0?"
1@"
1c#
0M#
1m#
05$
0O%
09%
1:%
01%
0M%
0N%
0e!
0g!
0f!
0N#
0k#
0S#
1f#
0j#
1n#
1M%
1L%
1N%
0'!
0%!
0&!
0=%
1F$
0G$
0F
0E
0D
14"
1P#
1Q!
1c
12"
1S!
1e
#210000
0>
0s
0<"
#240000
1>
1s
1<"
1'$
0E%
0>"
1N#
0N%
1;%
1f!
1A"
0B"
1D"
1E"
1I"
0K#
0f#
1&!
1G$
1H$
08%
0:$
1o$
0-%
1E
1G"
0U"
1H"
1b"
0j"
1c"
1d#
0p#
0z$
0^%
0.%
0`%
1:"
1!"
1k"
0v"
1V"
0a"
1q#
0H#
1s#
0_%
0]%
1T!
1:!
0b"
1w"
0!#
16$
1Q
1R
1,"
1*"
0\%
1^%
1"#
0-#
1I!
1K!
0[%
19
17
1o!
1m!
1.#
07#
0Z%
1.!
10!
18#
1O
1M
0Y%
#270000
0>
0s
0<"
#300000
1>
1s
1<"
1~#
1|#
1($
0)$
1G%
0F%
0V%
0X%
0G"
1U"
1b"
0c#
1M#
0="
1J"
1o#
0L#
1_#
1e#
0m#
15$
0<%
0E$
0P%
03$
11%
1O%
0^%
1`%
0d!
1e!
1x!
1$"
1v!
1""
1c#
0M#
0N#
1R#
0V"
1a"
0d#
0b"
1j"
0c"
1M"
1p#
0A"
1B"
1C"
0E"
0I"
0n#
1_%
1N%
0O%
0(!
1'!
17!
1A!
19!
1C!
1b"
1S#
1N#
0R#
1=%
18%
0;$
0o$
1-%
1z$
1^%
0G
1F
1(
1&
11
1/
04"
1d#
0P#
0k"
1v"
0N%
0M%
0^%
16#
1C#
0G#
0q#
0s#
1t#
1u#
1v#
1G"
0H"
1K"
0M"
0S#
1]%
0Q!
1s#
1T#
1P#
0w"
1!#
1M%
1.%
0`%
17$
0K$
0V$
0c
02"
0:"
0!"
0,"
0t#
1\%
1q#
0T#
0"#
1-#
0S!
0T!
0:!
0I!
0u#
1[%
0e
0Q
0R
07
0*"
1r!
1q!
1p!
0o!
0m!
1t!
1s!
0.#
17#
1o!
1G#
0v#
1Z%
0K!
1+!
1,!
1-!
0.!
00!
1)!
1*!
0p!
08#
07$
1.!
09
0O
0M
1L
1K
1J
1I
1H
1m!
06#
1Y%
0-!
1M
0q!
1V$
10!
0L
0C#
0,!
1O
0r!
1K$
0K
0+!
0s!
0J
0*!
0t!
0I
0)!
0H
#330000
0>
0s
0<"
#360000
1>
1s
1<"
1L"
1d"
1)$
0G%
0"%
07%
1S"
1h"
1?"
0@"
0J"
0o#
1L#
0_#
0e#
1<%
1E$
1P%
13$
19%
0:%
0|$
02%
1d!
0c#
1M#
1T"
1i"
0D"
0K"
0p#
0C"
1D#
1O%
1(!
0N#
1R#
0I$
1;$
1:$
0{$
0/%
1G
0d#
1N%
0G"
1H"
0b"
1c"
1S#
0P#
0M%
0z$
1^%
0.%
1`%
1;"
1F#
0q#
1H#
0s#
1T#
1U!
06$
08$
1:
1,"
1*"
1I#
1I!
1K!
19
17
0o!
0m!
0.!
00!
0O
0M
#390000
0>
0s
0<"
#420000
1>
1s
1<"
1J#
0'$
1&$
0($
0)$
1G%
1F%
0D%
1E%
0J$
1N#
0R#
0S#
1U#
1c#
0M#
1>"
0?"
1@"
1o#
0L#
1a#
04$
0P%
09%
1:%
0;%
0O%
1M%
0N%
0d!
0e!
1g!
0f!
1u!
0c#
0N#
1k#
1S#
0U#
1P#
0T#
1d#
0D#
1K#
1f#
1p#
1b#
0M%
0L%
1N%
1O%
0(!
0'!
1%!
0&!
11!
0k#
03%
0G$
0H$
1I$
0G
0F
0E
1D
1P
0d#
0P#
1l#
1T#
1L%
1E#
0F#
0T#
0l#
0p#
0S"
0h"
1d#
1|$
12%
18$
09$
13"
0;"
0T"
0i"
1R!
0U!
1{$
1/%
1d
0:
1G"
0H"
1b"
0c"
1z$
0^%
1.%
0`%
1q#
0H#
1s#
16$
0,"
0*"
0I!
0K!
09
07
1o!
1m!
1.!
10!
1O
1M
#450000
0>
0s
0<"
#480000
1>
1s
1<"
0&$
1($
0F%
1D%
0S#
1c#
1Q#
0a#
1e#
1m#
05$
0<%
14$
00%
0O%
1M%
1e!
0g!
1T#
0b#
1C"
1n#
1'!
0%!
0=%
0;$
13%
1F
0D
15"
0d#
1p#
1P!
1b
12"
03"
1S!
0R!
1e
0d
#510000
0>
0s
0<"
#540000
1>
1s
1<"
1&$
0($
1)$
0G%
1F%
0D%
1S#
0c#
0>"
0@"
0o#
1L#
0Q#
0e#
0m#
15$
1<%
10%
1P%
19%
1;%
1O%
0M%
1d!
0e!
1g!
1c#
0T#
0C"
0K#
0f#
0n#
0O%
1(!
0'!
1%!
1=%
1G$
1H$
1;$
1G
0F
1D
05"
1T#
1d#
1S"
1h"
0p#
0P!
0|$
02%
0b
02"
1T"
1i"
0S!
0{$
0/%
0e
0G"
1H"
0b"
1c"
0z$
1^%
0.%
1`%
0q#
1H#
0s#
06$
1,"
1*"
1I!
1K!
19
17
0o!
0m!
0.!
00!
0O
0M
#570000
0>
0s
0<"
#600000
1>
1s
1<"
1($
0)$
1G%
0F%
0c#
1M#
1="
1@"
1o#
0L#
0P%
09%
01%
1O%
0d!
1e!
1c#
0M#
1N#
0d#
0T"
0i"
1A"
0B"
1D"
1E"
1I"
1p#
0N%
0O%
0(!
1'!
0N#
08%
0:$
1o$
0-%
1{$
1/%
0G
1F
14"
1d#
1P#
1N%
0H#
1q#
1s#
1G"
0H"
1Q!
0P#
1.%
0`%
16$
1c
1:"
1!"
0q#
1T!
1:!
1Q
1R
0*"
1o!
1m!
0K!
1.!
10!
09
1O
1M
0m!
00!
0O
#630000
0>
0s
0<"
#660000
1>
1s
1<"
0~#
1)$
0G%
1X%
0G"
0="
1?"
0@"
0o#
1L#
1P%
19%
0:%
11%
1`%
1d!
0v!
0""
0c#
1M#
1T"
1b"
0c"
1i"
0A"
1B"
0D"
0E"
0I"
1D#
0p#
1O%
1(!
09!
0C!
1N#
0I$
18%
1:$
0o$
1-%
0{$
1z$
0^%
0/%
1G
0(
01
04"
0d#
0N%
1G"
0U"
1H"
0b"
1c"
0E#
1F#
0Q!
1P#
08$
19$
0z$
1^%
0.%
0`%
0c
1;"
0:"
0!"
0,"
1V"
0a"
0F#
1q#
1H#
0s#
0I#
0_%
1U!
0T!
0:!
0I!
1b"
0j"
06$
18$
1:
0Q
0R
07
1,"
1*"
1r#
0^%
1k"
0v"
1I!
1K!
0H#
1s#
0]%
19
17
0o!
1m!
1w"
0!#
16$
1t#
0\%
0.!
10!
1n!
1"#
0-#
1O
0M
0G#
1u#
0[%
1/!
1o!
1.#
07#
17$
1N
1v#
0Z%
1.!
1p!
18#
1M
16#
0Y%
1-!
1q!
0V$
1L
1C#
1,!
1r!
0K$
1K
1+!
1s!
1J
1*!
1t!
1I
1)!
1H
#690000
0>
0s
0<"
#720000
1>
1s
1<"
0J#
1'$
0($
0)$
1G%
1F%
0E%
1J$
0N#
1R#
1c#
0M#
1>"
0?"
1@"
1o#
0L#
1a#
1e#
1m#
05$
0<%
04$
0P%
09%
1:%
0;%
0O%
1N%
0d!
0e!
1f!
0u!
0c#
1N#
0R#
0S#
1U#
0P#
1d#
1p#
1b#
1C"
0D#
1n#
1M%
0N%
1O%
0(!
0'!
1&!
01!
1k#
1S#
0U#
0=%
1I$
0;$
03%
0G
0F
1E
0P
0d#
1P#
0T#
0M%
0L%
0S"
0h"
0k#
1l#
1T#
1L%
1|$
12%
12"
0;"
13"
0T"
0i"
0l#
1S!
0U!
1R!
1{$
1/%
1e
1d
0:
0G"
1U"
0H"
0b"
1j"
0c"
1z$
1^%
1.%
1`%
0k"
1v"
0V"
1a"
0q#
0s#
1_%
1]%
1b"
0w"
1!#
0,"
0*"
1H#
0t#
0r#
1\%
0^%
0"#
1-#
06$
0I!
0K!
0H#
1s#
0u#
1[%
09
07
0o!
0m!
0.#
17#
16$
1G#
0v#
1Z%
0.!
00!
0n!
0p!
08#
07$
0O
0M
06#
1Y%
0/!
0-!
0q!
1o!
1V$
0N
0L
0C#
0,!
1.!
0r!
1K$
1M
0K
0+!
0s!
0J
0*!
0t!
0I
0)!
0H
#750000
0>
0s
0<"
#780000
1>
1s
1<"
1)$
0G%
1="
0o#
1L#
1Q#
0a#
0e#
1<%
14$
00%
1P%
01%
1d!
1c#
0p#
0b#
0C"
1K#
1f#
0O%
1(!
0G$
0H$
1;$
13%
1G
15"
14"
1d#
0d#
1p#
1P!
1Q!
1c
1b
03"
0R!
0d
#810000
0>
0s
0<"
#840000
1>
1s
1<"
#870000
0>
0s
0<"
#900000
1>
1s
1<"
#930000
0>
0s
0<"
#960000
1>
1s
1<"
#990000
0>
0s
0<"
#1000000
