
STM32L431RBT6TR_Template_Repository.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009edc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000798  0800a06c  0800a06c  0000b06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a804  0800a804  0000c080  2**0
                  CONTENTS
  4 .ARM          00000008  0800a804  0800a804  0000b804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a80c  0800a80c  0000c080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800a80c  0800a80c  0000b80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800a818  0800a818  0000b818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800a820  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000abec  20000080  0800a8a0  0000c080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000ac6c  0800a8a0  0000cc6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039aaf  00000000  00000000  0000c0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008ac9  00000000  00000000  00045b5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002390  00000000  00000000  0004e628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001af4  00000000  00000000  000509b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f341  00000000  00000000  000524ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00031d85  00000000  00000000  000817ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f03fb  00000000  00000000  000b3572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a396d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009708  00000000  00000000  001a39b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  001ad0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a054 	.word	0x0800a054

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800a054 	.word	0x0800a054

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <run_interface>:
#include "main_system.hpp"
#include "UARTDriver.hpp"

extern "C" {
    void run_interface()
    {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
        run_main();
 80002a4:	f000 f91a 	bl	80004dc <_Z8run_mainv>
    }
 80002a8:	bf00      	nop
 80002aa:	bd80      	pop	{r7, pc}

080002ac <cpp_USART1_IRQHandler>:

    void cpp_USART1_IRQHandler()
    {
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
        Driver::uart1.HandleIRQ_UART();
 80002b0:	4802      	ldr	r0, [pc, #8]	@ (80002bc <cpp_USART1_IRQHandler+0x10>)
 80002b2:	f009 f949 	bl	8009548 <_ZN10UARTDriver14HandleIRQ_UARTEv>
    }
 80002b6:	bf00      	nop
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	2000010c 	.word	0x2000010c

080002c0 <_ZN10UARTDriverC1EP13USART_TypeDef>:
 *	      based on the STM32 LL Library
 */
class UARTDriver
{
public:
	UARTDriver(USART_TypeDef* uartInstance) :
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	6039      	str	r1, [r7, #0]
		kUart_(uartInstance),
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	683a      	ldr	r2, [r7, #0]
 80002ce:	601a      	str	r2, [r3, #0]
		rxCharBuf_(nullptr),
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	2200      	movs	r2, #0
 80002d4:	605a      	str	r2, [r3, #4]
		rxReceiver_(nullptr) {}
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2200      	movs	r2, #0
 80002da:	609a      	str	r2, [r3, #8]
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	4618      	mov	r0, r3
 80002e0:	370c      	adds	r7, #12
 80002e2:	46bd      	mov	sp, r7
 80002e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e8:	4770      	bx	lr
	...

080002ec <_ZN8CubeTask4InstEv>:

/* Class ------------------------------------------------------------------*/
class CubeTask : public Task
{
public:
    static CubeTask& Inst() {
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
        static CubeTask inst;
 80002f0:	4b10      	ldr	r3, [pc, #64]	@ (8000334 <_ZN8CubeTask4InstEv+0x48>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	f3bf 8f5b 	dmb	ish
 80002f8:	f003 0301 	and.w	r3, r3, #1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	bf0c      	ite	eq
 8000300:	2301      	moveq	r3, #1
 8000302:	2300      	movne	r3, #0
 8000304:	b2db      	uxtb	r3, r3
 8000306:	2b00      	cmp	r3, #0
 8000308:	d010      	beq.n	800032c <_ZN8CubeTask4InstEv+0x40>
 800030a:	480a      	ldr	r0, [pc, #40]	@ (8000334 <_ZN8CubeTask4InstEv+0x48>)
 800030c:	f009 f94f 	bl	80095ae <__cxa_guard_acquire>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	bf14      	ite	ne
 8000316:	2301      	movne	r3, #1
 8000318:	2300      	moveq	r3, #0
 800031a:	b2db      	uxtb	r3, r3
 800031c:	2b00      	cmp	r3, #0
 800031e:	d005      	beq.n	800032c <_ZN8CubeTask4InstEv+0x40>
 8000320:	4805      	ldr	r0, [pc, #20]	@ (8000338 <_ZN8CubeTask4InstEv+0x4c>)
 8000322:	f000 f80b 	bl	800033c <_ZN8CubeTaskC1Ev>
 8000326:	4803      	ldr	r0, [pc, #12]	@ (8000334 <_ZN8CubeTask4InstEv+0x48>)
 8000328:	f009 f94d 	bl	80095c6 <__cxa_guard_release>
        return inst;
 800032c:	4b02      	ldr	r3, [pc, #8]	@ (8000338 <_ZN8CubeTask4InstEv+0x4c>)
    }
 800032e:	4618      	mov	r0, r3
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	200000a8 	.word	0x200000a8
 8000338:	2000009c 	.word	0x2000009c

0800033c <_ZN8CubeTaskC1Ev>:
    void Run(void* pvParams);    // Main run code

    void HandleCommand(Command& cm);

private:
    CubeTask() : Task(UART_TASK_QUEUE_DEPTH_OBJS) {}    // Private constructor
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	210a      	movs	r1, #10
 8000348:	4618      	mov	r0, r3
 800034a:	f008 fcf5 	bl	8008d38 <_ZN4TaskC1Et>
 800034e:	4a04      	ldr	r2, [pc, #16]	@ (8000360 <_ZN8CubeTaskC1Ev+0x24>)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	601a      	str	r2, [r3, #0]
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4618      	mov	r0, r3
 8000358:	3708      	adds	r7, #8
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	0800a7cc 	.word	0x0800a7cc

08000364 <_ZN14OscillatorTask4InstEv>:
  uint32_t& FlashAddress() { return flashAddress; }
  uint32_t FlashEnd() const { return flashEnd; }
  bool& LoggingStatus() { return loggingStatus; }
  

  static OscillatorTask& Inst() {
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
    static OscillatorTask inst;
 8000368:	4b10      	ldr	r3, [pc, #64]	@ (80003ac <_ZN14OscillatorTask4InstEv+0x48>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	f3bf 8f5b 	dmb	ish
 8000370:	f003 0301 	and.w	r3, r3, #1
 8000374:	2b00      	cmp	r3, #0
 8000376:	bf0c      	ite	eq
 8000378:	2301      	moveq	r3, #1
 800037a:	2300      	movne	r3, #0
 800037c:	b2db      	uxtb	r3, r3
 800037e:	2b00      	cmp	r3, #0
 8000380:	d010      	beq.n	80003a4 <_ZN14OscillatorTask4InstEv+0x40>
 8000382:	480a      	ldr	r0, [pc, #40]	@ (80003ac <_ZN14OscillatorTask4InstEv+0x48>)
 8000384:	f009 f913 	bl	80095ae <__cxa_guard_acquire>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	bf14      	ite	ne
 800038e:	2301      	movne	r3, #1
 8000390:	2300      	moveq	r3, #0
 8000392:	b2db      	uxtb	r3, r3
 8000394:	2b00      	cmp	r3, #0
 8000396:	d005      	beq.n	80003a4 <_ZN14OscillatorTask4InstEv+0x40>
 8000398:	4805      	ldr	r0, [pc, #20]	@ (80003b0 <_ZN14OscillatorTask4InstEv+0x4c>)
 800039a:	f000 fcf5 	bl	8000d88 <_ZN14OscillatorTaskC1Ev>
 800039e:	4803      	ldr	r0, [pc, #12]	@ (80003ac <_ZN14OscillatorTask4InstEv+0x48>)
 80003a0:	f009 f911 	bl	80095c6 <__cxa_guard_release>
    return inst;
 80003a4:	4b02      	ldr	r3, [pc, #8]	@ (80003b0 <_ZN14OscillatorTask4InstEv+0x4c>)
  }
 80003a6:	4618      	mov	r0, r3
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	200000e4 	.word	0x200000e4
 80003b0:	200000ac 	.word	0x200000ac

080003b4 <_ZN16OscillatorLogger4InstEv>:
/************************************
 * CLASS DEFINITIONS
 ************************************/
class OscillatorLogger : public Task {
public:
    static OscillatorLogger& Inst() {
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
        static OscillatorLogger instance;
 80003b8:	4b10      	ldr	r3, [pc, #64]	@ (80003fc <_ZN16OscillatorLogger4InstEv+0x48>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f3bf 8f5b 	dmb	ish
 80003c0:	f003 0301 	and.w	r3, r3, #1
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	bf0c      	ite	eq
 80003c8:	2301      	moveq	r3, #1
 80003ca:	2300      	movne	r3, #0
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d010      	beq.n	80003f4 <_ZN16OscillatorLogger4InstEv+0x40>
 80003d2:	480a      	ldr	r0, [pc, #40]	@ (80003fc <_ZN16OscillatorLogger4InstEv+0x48>)
 80003d4:	f009 f8eb 	bl	80095ae <__cxa_guard_acquire>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	bf14      	ite	ne
 80003de:	2301      	movne	r3, #1
 80003e0:	2300      	moveq	r3, #0
 80003e2:	b2db      	uxtb	r3, r3
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d005      	beq.n	80003f4 <_ZN16OscillatorLogger4InstEv+0x40>
 80003e8:	4805      	ldr	r0, [pc, #20]	@ (8000400 <_ZN16OscillatorLogger4InstEv+0x4c>)
 80003ea:	f000 faa7 	bl	800093c <_ZN16OscillatorLoggerC1Ev>
 80003ee:	4803      	ldr	r0, [pc, #12]	@ (80003fc <_ZN16OscillatorLogger4InstEv+0x48>)
 80003f0:	f009 f8e9 	bl	80095c6 <__cxa_guard_release>
        return instance;
 80003f4:	4b02      	ldr	r3, [pc, #8]	@ (8000400 <_ZN16OscillatorLogger4InstEv+0x4c>)
    }
 80003f6:	4618      	mov	r0, r3
 80003f8:	bd80      	pop	{r7, pc}
 80003fa:	bf00      	nop
 80003fc:	200000f8 	.word	0x200000f8
 8000400:	200000e8 	.word	0x200000e8

08000404 <_ZN8IWDGTask4InstEv>:
/************************************
 * CLASS DEFINITIONS
 ************************************/
class IWDGTask : public Task {
 public:
  static IWDGTask& Inst() {
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
   static IWDGTask inst;
 8000408:	4b10      	ldr	r3, [pc, #64]	@ (800044c <_ZN8IWDGTask4InstEv+0x48>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	f3bf 8f5b 	dmb	ish
 8000410:	f003 0301 	and.w	r3, r3, #1
 8000414:	2b00      	cmp	r3, #0
 8000416:	bf0c      	ite	eq
 8000418:	2301      	moveq	r3, #1
 800041a:	2300      	movne	r3, #0
 800041c:	b2db      	uxtb	r3, r3
 800041e:	2b00      	cmp	r3, #0
 8000420:	d010      	beq.n	8000444 <_ZN8IWDGTask4InstEv+0x40>
 8000422:	480a      	ldr	r0, [pc, #40]	@ (800044c <_ZN8IWDGTask4InstEv+0x48>)
 8000424:	f009 f8c3 	bl	80095ae <__cxa_guard_acquire>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	bf14      	ite	ne
 800042e:	2301      	movne	r3, #1
 8000430:	2300      	moveq	r3, #0
 8000432:	b2db      	uxtb	r3, r3
 8000434:	2b00      	cmp	r3, #0
 8000436:	d005      	beq.n	8000444 <_ZN8IWDGTask4InstEv+0x40>
 8000438:	4805      	ldr	r0, [pc, #20]	@ (8000450 <_ZN8IWDGTask4InstEv+0x4c>)
 800043a:	f000 f8dd 	bl	80005f8 <_ZN8IWDGTaskC1Ev>
 800043e:	4803      	ldr	r0, [pc, #12]	@ (800044c <_ZN8IWDGTask4InstEv+0x48>)
 8000440:	f009 f8c1 	bl	80095c6 <__cxa_guard_release>
   return inst;
 8000444:	4b02      	ldr	r3, [pc, #8]	@ (8000450 <_ZN8IWDGTask4InstEv+0x4c>)
  }
 8000446:	4618      	mov	r0, r3
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	20000108 	.word	0x20000108
 8000450:	200000fc 	.word	0x200000fc

08000454 <_Z16log_reset_reasonv>:
namespace Driver {
    UARTDriver uart1(USART1);
}

// log reset reason on startup
void log_reset_reason() {
 8000454:	b580      	push	{r7, lr}
 8000456:	b084      	sub	sp, #16
 8000458:	af00      	add	r7, sp, #0
    uint32_t csr = RCC->CSR;
 800045a:	4b1f      	ldr	r3, [pc, #124]	@ (80004d8 <_Z16log_reset_reasonv+0x84>)
 800045c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000460:	60fb      	str	r3, [r7, #12]

    OTBLogEntry entry{};
 8000462:	463b      	mov	r3, r7
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	605a      	str	r2, [r3, #4]
 800046a:	609a      	str	r2, [r3, #8]
    entry.tick = HAL_GetTick();
 800046c:	f001 fbfe 	bl	8001c6c <HAL_GetTick>
 8000470:	4603      	mov	r3, r0
 8000472:	603b      	str	r3, [r7, #0]
    entry.ax = 0;
 8000474:	2300      	movs	r3, #0
 8000476:	80bb      	strh	r3, [r7, #4]
    entry.ay = 0;
 8000478:	2300      	movs	r3, #0
 800047a:	80fb      	strh	r3, [r7, #6]
    entry.az = 0;
 800047c:	2300      	movs	r3, #0
 800047e:	813b      	strh	r3, [r7, #8]

    // Map CSR flags to a reset reason
    if (csr & RCC_CSR_IWDGRSTF) {
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000486:	2b00      	cmp	r3, #0
 8000488:	d002      	beq.n	8000490 <_Z16log_reset_reasonv+0x3c>
        entry.entryType = 1; // IWDG
 800048a:	2301      	movs	r3, #1
 800048c:	72bb      	strb	r3, [r7, #10]
 800048e:	e00e      	b.n	80004ae <_Z16log_reset_reasonv+0x5a>
    } else if ((csr & RCC_CSR_BORRSTF) && (csr & RCC_CSR_PINRSTF)) {
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000496:	2b00      	cmp	r3, #0
 8000498:	d007      	beq.n	80004aa <_Z16log_reset_reasonv+0x56>
 800049a:	68fb      	ldr	r3, [r7, #12]
 800049c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d002      	beq.n	80004aa <_Z16log_reset_reasonv+0x56>
        entry.entryType = 2; // power on
 80004a4:	2302      	movs	r3, #2
 80004a6:	72bb      	strb	r3, [r7, #10]
 80004a8:	e001      	b.n	80004ae <_Z16log_reset_reasonv+0x5a>
    } else {
        entry.entryType = 0; // normal status when csr
 80004aa:	2300      	movs	r3, #0
 80004ac:	72bb      	strb	r3, [r7, #10]
    }

    OscillatorLogger::Inst().LogImmediate(entry);
 80004ae:	f7ff ff81 	bl	80003b4 <_ZN16OscillatorLogger4InstEv>
 80004b2:	4602      	mov	r2, r0
 80004b4:	463b      	mov	r3, r7
 80004b6:	4619      	mov	r1, r3
 80004b8:	4610      	mov	r0, r2
 80004ba:	f000 f9d5 	bl	8000868 <_ZN16OscillatorLogger12LogImmediateERK11OTBLogEntry>

    RCC->CSR |= RCC_CSR_RMVF; // Clear reset flags
 80004be:	4b06      	ldr	r3, [pc, #24]	@ (80004d8 <_Z16log_reset_reasonv+0x84>)
 80004c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80004c4:	4a04      	ldr	r2, [pc, #16]	@ (80004d8 <_Z16log_reset_reasonv+0x84>)
 80004c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80004ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80004ce:	bf00      	nop
 80004d0:	3710      	adds	r7, #16
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40021000 	.word	0x40021000

080004dc <_Z8run_mainv>:

/* Interface Functions ------------------------------------------------------------*/
/**
 * @brief Main function interface, called inside main.cpp before os initialization takes place.
*/
void run_main() {
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
    // Init Tasks
    CubeTask::Inst().InitTask();
 80004e0:	f7ff ff04 	bl	80002ec <_ZN8CubeTask4InstEv>
 80004e4:	4603      	mov	r3, r0
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	6812      	ldr	r2, [r2, #0]
 80004ea:	4618      	mov	r0, r3
 80004ec:	4790      	blx	r2
    IWDGTask::Inst().InitTask();
 80004ee:	f7ff ff89 	bl	8000404 <_ZN8IWDGTask4InstEv>
 80004f2:	4603      	mov	r3, r0
 80004f4:	681a      	ldr	r2, [r3, #0]
 80004f6:	6812      	ldr	r2, [r2, #0]
 80004f8:	4618      	mov	r0, r3
 80004fa:	4790      	blx	r2
    OscillatorTask::Inst().InitTask();
 80004fc:	f7ff ff32 	bl	8000364 <_ZN14OscillatorTask4InstEv>
 8000500:	4603      	mov	r3, r0
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	6812      	ldr	r2, [r2, #0]
 8000506:	4618      	mov	r0, r3
 8000508:	4790      	blx	r2
    OscillatorLogger::Inst().InitTask();
 800050a:	f7ff ff53 	bl	80003b4 <_ZN16OscillatorLogger4InstEv>
 800050e:	4603      	mov	r3, r0
 8000510:	681a      	ldr	r2, [r3, #0]
 8000512:	6812      	ldr	r2, [r2, #0]
 8000514:	4618      	mov	r0, r3
 8000516:	4790      	blx	r2
    log_reset_reason(); 
 8000518:	f7ff ff9c 	bl	8000454 <_Z16log_reset_reasonv>

    // Print System Boot Info : Warning, don't queue more than 10 prints before scheduler starts
    SOAR_PRINT("\n-- CUBE SYSTEM --\n");
 800051c:	4811      	ldr	r0, [pc, #68]	@ (8000564 <_Z8run_mainv+0x88>)
 800051e:	f008 fc3d 	bl	8008d9c <_Z10cube_printPKcz>
    SOAR_PRINT("System Reset Reason: [TODO]\n"); //TODO: System reset reason can be implemented via. Flash storage
 8000522:	4811      	ldr	r0, [pc, #68]	@ (8000568 <_Z8run_mainv+0x8c>)
 8000524:	f008 fc3a 	bl	8008d9c <_Z10cube_printPKcz>
    SOAR_PRINT("Current System Free Heap: %d Bytes\n", xPortGetFreeHeapSize());
 8000528:	f008 f8ca 	bl	80086c0 <xPortGetFreeHeapSize>
 800052c:	4603      	mov	r3, r0
 800052e:	4619      	mov	r1, r3
 8000530:	480e      	ldr	r0, [pc, #56]	@ (800056c <_Z8run_mainv+0x90>)
 8000532:	f008 fc33 	bl	8008d9c <_Z10cube_printPKcz>
    SOAR_PRINT("Lowest Ever Free Heap: %d Bytes\n\n", xPortGetMinimumEverFreeHeapSize());
 8000536:	f008 f8cf 	bl	80086d8 <xPortGetMinimumEverFreeHeapSize>
 800053a:	4603      	mov	r3, r0
 800053c:	4619      	mov	r1, r3
 800053e:	480c      	ldr	r0, [pc, #48]	@ (8000570 <_Z8run_mainv+0x94>)
 8000540:	f008 fc2c 	bl	8008d9c <_Z10cube_printPKcz>

    // Start the Scheduler
    // Guidelines:
    // - Be CAREFUL with race conditions after osKernelStart
    // - All uses of new and delete should be closely monitored after this point
    osKernelStart();
 8000544:	f005 f9de 	bl	8005904 <osKernelStart>

    // Should never reach here
    SOAR_ASSERT(false, "osKernelStart() failed");
 8000548:	4b0a      	ldr	r3, [pc, #40]	@ (8000574 <_Z8run_mainv+0x98>)
 800054a:	2258      	movs	r2, #88	@ 0x58
 800054c:	490a      	ldr	r1, [pc, #40]	@ (8000578 <_Z8run_mainv+0x9c>)
 800054e:	2000      	movs	r0, #0
 8000550:	f008 fc86 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>

    while (1)
    {
        osDelay(100);
 8000554:	2064      	movs	r0, #100	@ 0x64
 8000556:	f005 f9dc 	bl	8005912 <osDelay>
        HAL_NVIC_SystemReset();
 800055a:	f001 fc8c 	bl	8001e76 <HAL_NVIC_SystemReset>
        osDelay(100);
 800055e:	bf00      	nop
 8000560:	e7f8      	b.n	8000554 <_Z8run_mainv+0x78>
 8000562:	bf00      	nop
 8000564:	0800a06c 	.word	0x0800a06c
 8000568:	0800a080 	.word	0x0800a080
 800056c:	0800a0a0 	.word	0x0800a0a0
 8000570:	0800a0c4 	.word	0x0800a0c4
 8000574:	0800a0e8 	.word	0x0800a0e8
 8000578:	0800a100 	.word	0x0800a100

0800057c <_Z41__static_initialization_and_destruction_0ii>:
    }
}
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b01      	cmp	r3, #1
 800058a:	d108      	bne.n	800059e <_Z41__static_initialization_and_destruction_0ii+0x22>
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000592:	4293      	cmp	r3, r2
 8000594:	d103      	bne.n	800059e <_Z41__static_initialization_and_destruction_0ii+0x22>
    UARTDriver uart1(USART1);
 8000596:	4904      	ldr	r1, [pc, #16]	@ (80005a8 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8000598:	4804      	ldr	r0, [pc, #16]	@ (80005ac <_Z41__static_initialization_and_destruction_0ii+0x30>)
 800059a:	f7ff fe91 	bl	80002c0 <_ZN10UARTDriverC1EP13USART_TypeDef>
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40013800 	.word	0x40013800
 80005ac:	2000010c 	.word	0x2000010c

080005b0 <_GLOBAL__sub_I__ZN6Driver5uart1E>:
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
 80005b4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80005b8:	2001      	movs	r0, #1
 80005ba:	f7ff ffdf 	bl	800057c <_Z41__static_initialization_and_destruction_0ii>
 80005be:	bd80      	pop	{r7, pc}

080005c0 <_ZNK7Command10GetCommandEv>:
    void Reset();    // Reset the command, equivalent of a destructor that must be called, counts allocations and deallocations, asserts an error if the allocation count is too high

    // Getters
    uint16_t GetDataSize() const;
    uint8_t* GetDataPointer() const { return data; }
    GLOBAL_COMMANDS GetCommand() const { return command; }
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	4618      	mov	r0, r3
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr

080005d8 <_ZN8IWDGTask7RunTaskEPv>:

  void InitTask();

 protected:
  static void RunTask(void* pvParams) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
    IWDGTask::Inst().Run(pvParams);
 80005e0:	f7ff ff10 	bl	8000404 <_ZN8IWDGTask4InstEv>
 80005e4:	4603      	mov	r3, r0
 80005e6:	6879      	ldr	r1, [r7, #4]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f84b 	bl	8000684 <_ZN8IWDGTask3RunEPv>
  }  // Static Task Interface, passes control to the instance Run();
 80005ee:	bf00      	nop
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
	...

080005f8 <_ZN8IWDGTaskC1Ev>:
 * FUNCTION DEFINITIONS
 ************************************/
/**
 * @brief Default constructor, sets and sets up storage for member variables
*/
IWDGTask::IWDGTask() : Task(TASK_IWDG_QUEUE_DEPTH_OBJS) {}
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	210a      	movs	r1, #10
 8000604:	4618      	mov	r0, r3
 8000606:	f008 fb97 	bl	8008d38 <_ZN4TaskC1Et>
 800060a:	4a04      	ldr	r2, [pc, #16]	@ (800061c <_ZN8IWDGTaskC1Ev+0x24>)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	4618      	mov	r0, r3
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	0800a738 	.word	0x0800a738

08000620 <_ZN8IWDGTask8InitTaskEv>:

/**
* @brief Creates a task for the FreeRTOS Scheduler
*/
void IWDGTask::InitTask() {
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af02      	add	r7, sp, #8
 8000626:	6078      	str	r0, [r7, #4]
 // Make sure the task is not already initialized
 SOAR_ASSERT(rtTaskHandle == nullptr, "Cannot initialize PT task twice");
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d005      	beq.n	800063c <_ZN8IWDGTask8InitTaskEv+0x1c>
 8000630:	4b0f      	ldr	r3, [pc, #60]	@ (8000670 <_ZN8IWDGTask8InitTaskEv+0x50>)
 8000632:	222d      	movs	r2, #45	@ 0x2d
 8000634:	490f      	ldr	r1, [pc, #60]	@ (8000674 <_ZN8IWDGTask8InitTaskEv+0x54>)
 8000636:	2000      	movs	r0, #0
 8000638:	f008 fc12 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>

 // Start the task
 BaseType_t rtValue = xTaskCreate(
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3304      	adds	r3, #4
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	2301      	movs	r3, #1
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800064c:	490a      	ldr	r1, [pc, #40]	@ (8000678 <_ZN8IWDGTask8InitTaskEv+0x58>)
 800064e:	480b      	ldr	r0, [pc, #44]	@ (800067c <_ZN8IWDGTask8InitTaskEv+0x5c>)
 8000650:	f006 f962 	bl	8006918 <xTaskCreate>
 8000654:	60f8      	str	r0, [r7, #12]
     (TaskFunction_t)IWDGTask::RunTask, (const char*)"IWDGTask",
     (uint16_t)TASK_IWDG_STACK_DEPTH_WORDS, (void*)this,
     (UBaseType_t)TASK_IWDG_PRIORITY, (TaskHandle_t*)&rtTaskHandle);

 // Ensure creation succeeded
 SOAR_ASSERT(rtValue == pdPASS, "IWDGTask::InitTask() - xTaskCreate() failed");
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	2b01      	cmp	r3, #1
 800065a:	d005      	beq.n	8000668 <_ZN8IWDGTask8InitTaskEv+0x48>
 800065c:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <_ZN8IWDGTask8InitTaskEv+0x60>)
 800065e:	2236      	movs	r2, #54	@ 0x36
 8000660:	4904      	ldr	r1, [pc, #16]	@ (8000674 <_ZN8IWDGTask8InitTaskEv+0x54>)
 8000662:	2000      	movs	r0, #0
 8000664:	f008 fbfc 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>
}
 8000668:	bf00      	nop
 800066a:	3710      	adds	r7, #16
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	0800a120 	.word	0x0800a120
 8000674:	0800a140 	.word	0x0800a140
 8000678:	0800a15c 	.word	0x0800a15c
 800067c:	080005d9 	.word	0x080005d9
 8000680:	0800a168 	.word	0x0800a168

08000684 <_ZN8IWDGTask3RunEPv>:

/**
 * @brief
 * @param pvParams
*/
void IWDGTask::Run(void* pvParams) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]

   while (1) {
      vTaskDelay(pdMS_TO_TICKS(1000));
 800068e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000692:	f006 fa91 	bl	8006bb8 <vTaskDelay>
      HAL_IWDG_Refresh(&hiwdg);
 8000696:	4802      	ldr	r0, [pc, #8]	@ (80006a0 <_ZN8IWDGTask3RunEPv+0x1c>)
 8000698:	f002 ff48 	bl	800352c <HAL_IWDG_Refresh>
      vTaskDelay(pdMS_TO_TICKS(1000));
 800069c:	bf00      	nop
 800069e:	e7f6      	b.n	800068e <_ZN8IWDGTask3RunEPv+0xa>
 80006a0:	20000be8 	.word	0x20000be8

080006a4 <_ZNK14OscillatorTask8FlashEndEv>:
 * CLASS DEFINITIONS
 ************************************/
class OscillatorTask : public Task, public UARTReceiverBase {
 public:
  uint32_t& FlashAddress() { return flashAddress; }
  uint32_t FlashEnd() const { return flashEnd; }
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006b0:	4618      	mov	r0, r3
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <_ZN14OscillatorTask13LoggingStatusEv>:
  bool& LoggingStatus() { return loggingStatus; }
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3310      	adds	r3, #16
 80006c8:	4618      	mov	r0, r3
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <_ZN16OscillatorLogger7RunTaskEPv>:

protected:
    OscillatorLogger();
    void Run(void* pvParams);

    static void RunTask(void* pvParams) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
        ((OscillatorLogger*)pvParams)->Run(pvParams);
 80006dc:	6879      	ldr	r1, [r7, #4]
 80006de:	6878      	ldr	r0, [r7, #4]
 80006e0:	f000 f996 	bl	8000a10 <_ZN16OscillatorLogger3RunEPv>
    }
 80006e4:	bf00      	nop
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <_ZN16OscillatorLogger12ResetSessionEv>:
 ************************************/

/************************************
 * FUNCTION DEFINITIONS
 ************************************/
void OscillatorLogger::ResetSession() {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b088      	sub	sp, #32
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
    // Reset session pointer
    flashAddr = LOG_START_ADDR;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a1f      	ldr	r2, [pc, #124]	@ (8000774 <_ZN16OscillatorLogger12ResetSessionEv+0x88>)
 80006f8:	60da      	str	r2, [r3, #12]

    // Erase all log pages
    HAL_FLASH_Unlock();
 80006fa:	f001 fd1f 	bl	800213c <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef eraseInit{};
 80006fe:	f107 030c 	add.w	r3, r7, #12
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
 800070a:	60da      	str	r2, [r3, #12]
    uint32_t pageError = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	60bb      	str	r3, [r7, #8]
    uint32_t nbPages = (OscillatorTask::Inst().FlashEnd() - LOG_START_ADDR) / FLASH_PAGE_SIZE + 1;
 8000710:	f7ff fe28 	bl	8000364 <_ZN14OscillatorTask4InstEv>
 8000714:	4603      	mov	r3, r0
 8000716:	4618      	mov	r0, r3
 8000718:	f7ff ffc4 	bl	80006a4 <_ZNK14OscillatorTask8FlashEndEv>
 800071c:	4603      	mov	r3, r0
 800071e:	f103 4377 	add.w	r3, r3, #4143972352	@ 0xf7000000
 8000722:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 8000726:	0adb      	lsrs	r3, r3, #11
 8000728:	3301      	adds	r3, #1
 800072a:	61fb      	str	r3, [r7, #28]
    eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800072c:	2300      	movs	r3, #0
 800072e:	60fb      	str	r3, [r7, #12]
    eraseInit.Banks     = FLASH_BANK_1;
 8000730:	2301      	movs	r3, #1
 8000732:	613b      	str	r3, [r7, #16]
    eraseInit.Page      = (LOG_START_ADDR - 0x08000000) / FLASH_PAGE_SIZE;
 8000734:	2320      	movs	r3, #32
 8000736:	617b      	str	r3, [r7, #20]
    eraseInit.NbPages   = nbPages;
 8000738:	69fb      	ldr	r3, [r7, #28]
 800073a:	61bb      	str	r3, [r7, #24]
    if (HAL_FLASHEx_Erase(&eraseInit, &pageError) != HAL_OK) {
 800073c:	f107 0208 	add.w	r2, r7, #8
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	4611      	mov	r1, r2
 8000746:	4618      	mov	r0, r3
 8000748:	f001 fddc 	bl	8002304 <HAL_FLASHEx_Erase>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	bf14      	ite	ne
 8000752:	2301      	movne	r3, #1
 8000754:	2300      	moveq	r3, #0
 8000756:	b2db      	uxtb	r3, r3
 8000758:	2b00      	cmp	r3, #0
 800075a:	d002      	beq.n	8000762 <_ZN16OscillatorLogger12ResetSessionEv+0x76>
        SOAR_PRINT("Error erasing flash pages\r\n");
 800075c:	4806      	ldr	r0, [pc, #24]	@ (8000778 <_ZN16OscillatorLogger12ResetSessionEv+0x8c>)
 800075e:	f008 fb1d 	bl	8008d9c <_Z10cube_printPKcz>
    }
    HAL_FLASH_Lock();
 8000762:	f001 fd0d 	bl	8002180 <HAL_FLASH_Lock>

    // Save pointer so a fresh session starts from LOG_START_ADDR
    SaveFlashPtr();
 8000766:	6878      	ldr	r0, [r7, #4]
 8000768:	f000 fa00 	bl	8000b6c <_ZN16OscillatorLogger12SaveFlashPtrEv>
}
 800076c:	bf00      	nop
 800076e:	3720      	adds	r7, #32
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	08010000 	.word	0x08010000
 8000778:	0800a1fc 	.word	0x0800a1fc

0800077c <_ZN16OscillatorLogger9DumpFlashEv>:

void OscillatorLogger::DumpFlash() {
 800077c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000780:	b08f      	sub	sp, #60	@ 0x3c
 8000782:	af02      	add	r7, sp, #8
 8000784:	6078      	str	r0, [r7, #4]
    SOAR_PRINT("Tick,ax,ay,az\r\n");
 8000786:	4830      	ldr	r0, [pc, #192]	@ (8000848 <_ZN16OscillatorLogger9DumpFlashEv+0xcc>)
 8000788:	f008 fb08 	bl	8008d9c <_Z10cube_printPKcz>

    uint32_t addr = LOG_START_ADDR;
 800078c:	4b2f      	ldr	r3, [pc, #188]	@ (800084c <_ZN16OscillatorLogger9DumpFlashEv+0xd0>)
 800078e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t entryCount = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	62bb      	str	r3, [r7, #40]	@ 0x28

    while (addr < flashAddr) {
 8000794:	e049      	b.n	800082a <_ZN16OscillatorLogger9DumpFlashEv+0xae>
        OTBLogEntry entry;
        uint64_t first64, second64;

        memcpy(&first64, (void*)addr, 8);
 8000796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000798:	681c      	ldr	r4, [r3, #0]
 800079a:	685d      	ldr	r5, [r3, #4]
 800079c:	4622      	mov	r2, r4
 800079e:	462b      	mov	r3, r5
 80007a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
        addr += 8;
 80007a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007a6:	3308      	adds	r3, #8
 80007a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        memcpy(&second64, (void*)addr, 8);
 80007aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007ac:	f8d3 8000 	ldr.w	r8, [r3]
 80007b0:	f8d3 9004 	ldr.w	r9, [r3, #4]
 80007b4:	4642      	mov	r2, r8
 80007b6:	464b      	mov	r3, r9
 80007b8:	e9c7 2302 	strd	r2, r3, [r7, #8]
        addr += 8;
 80007bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007be:	3308      	adds	r3, #8
 80007c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        memcpy(&entry, &first64, 8);
 80007c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80007c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        memcpy(((uint8_t*)&entry) + 8, &second64, 4);
 80007ca:	f107 0318 	add.w	r3, r7, #24
 80007ce:	3308      	adds	r3, #8
 80007d0:	68ba      	ldr	r2, [r7, #8]
 80007d2:	601a      	str	r2, [r3, #0]

        const char* resetStr = "UNKNOWN";
 80007d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000850 <_ZN16OscillatorLogger9DumpFlashEv+0xd4>)
 80007d6:	627b      	str	r3, [r7, #36]	@ 0x24
        switch(entry.entryType) {
 80007d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80007dc:	2b02      	cmp	r3, #2
 80007de:	d00c      	beq.n	80007fa <_ZN16OscillatorLogger9DumpFlashEv+0x7e>
 80007e0:	2b02      	cmp	r3, #2
 80007e2:	dc0d      	bgt.n	8000800 <_ZN16OscillatorLogger9DumpFlashEv+0x84>
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d002      	beq.n	80007ee <_ZN16OscillatorLogger9DumpFlashEv+0x72>
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d003      	beq.n	80007f4 <_ZN16OscillatorLogger9DumpFlashEv+0x78>
 80007ec:	e008      	b.n	8000800 <_ZN16OscillatorLogger9DumpFlashEv+0x84>
            case 0: resetStr = "NORMAL"; break;
 80007ee:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <_ZN16OscillatorLogger9DumpFlashEv+0xd8>)
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80007f2:	e005      	b.n	8000800 <_ZN16OscillatorLogger9DumpFlashEv+0x84>
            case 1: resetStr = "IWDG"; break;
 80007f4:	4b18      	ldr	r3, [pc, #96]	@ (8000858 <_ZN16OscillatorLogger9DumpFlashEv+0xdc>)
 80007f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80007f8:	e002      	b.n	8000800 <_ZN16OscillatorLogger9DumpFlashEv+0x84>
            case 2: resetStr = "POWER"; break;
 80007fa:	4b18      	ldr	r3, [pc, #96]	@ (800085c <_ZN16OscillatorLogger9DumpFlashEv+0xe0>)
 80007fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80007fe:	bf00      	nop
            }
        SOAR_PRINT("%lu,%d,%d,%d,%s\r\n",
 8000800:	69b9      	ldr	r1, [r7, #24]
 8000802:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000806:	4618      	mov	r0, r3
 8000808:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800080c:	461e      	mov	r6, r3
 800080e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000812:	461a      	mov	r2, r3
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000816:	9301      	str	r3, [sp, #4]
 8000818:	9200      	str	r2, [sp, #0]
 800081a:	4633      	mov	r3, r6
 800081c:	4602      	mov	r2, r0
 800081e:	4810      	ldr	r0, [pc, #64]	@ (8000860 <_ZN16OscillatorLogger9DumpFlashEv+0xe4>)
 8000820:	f008 fabc 	bl	8008d9c <_Z10cube_printPKcz>
                entry.tick, entry.ax, entry.ay, entry.az, resetStr);
                entryCount++;
 8000824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000826:	3301      	adds	r3, #1
 8000828:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (addr < flashAddr) {
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	68db      	ldr	r3, [r3, #12]
 800082e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000830:	429a      	cmp	r2, r3
 8000832:	d3b0      	bcc.n	8000796 <_ZN16OscillatorLogger9DumpFlashEv+0x1a>
            }

        SOAR_PRINT("Total entries dumped: %lu\r\n", entryCount);
 8000834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000836:	480b      	ldr	r0, [pc, #44]	@ (8000864 <_ZN16OscillatorLogger9DumpFlashEv+0xe8>)
 8000838:	f008 fab0 	bl	8008d9c <_Z10cube_printPKcz>
    }
 800083c:	bf00      	nop
 800083e:	3734      	adds	r7, #52	@ 0x34
 8000840:	46bd      	mov	sp, r7
 8000842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000846:	bf00      	nop
 8000848:	0800a218 	.word	0x0800a218
 800084c:	08010000 	.word	0x08010000
 8000850:	0800a228 	.word	0x0800a228
 8000854:	0800a230 	.word	0x0800a230
 8000858:	0800a238 	.word	0x0800a238
 800085c:	0800a240 	.word	0x0800a240
 8000860:	0800a248 	.word	0x0800a248
 8000864:	0800a25c 	.word	0x0800a25c

08000868 <_ZN16OscillatorLogger12LogImmediateERK11OTBLogEntry>:

void OscillatorLogger::LogImmediate(const OTBLogEntry& entry) {
 8000868:	b5b0      	push	{r4, r5, r7, lr}
 800086a:	b08e      	sub	sp, #56	@ 0x38
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	6039      	str	r1, [r7, #0]
    uint32_t flashEnd = OscillatorTask::Inst().FlashEnd();
 8000872:	f7ff fd77 	bl	8000364 <_ZN14OscillatorTask4InstEv>
 8000876:	4603      	mov	r3, r0
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff ff13 	bl	80006a4 <_ZNK14OscillatorTask8FlashEndEv>
 800087e:	6378      	str	r0, [r7, #52]	@ 0x34

    if (flashAddr + sizeof(OTBLogEntry) > flashEnd) return;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	330c      	adds	r3, #12
 8000886:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000888:	429a      	cmp	r2, r3
 800088a:	d353      	bcc.n	8000934 <_ZN16OscillatorLogger12LogImmediateERK11OTBLogEntry+0xcc>

    HAL_FLASH_Unlock();
 800088c:	f001 fc56 	bl	800213c <HAL_FLASH_Unlock>

    // page erase if needed
    if (((flashAddr - 0x08000000) % FLASH_PAGE_SIZE) == 0) {
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000898:	2b00      	cmp	r3, #0
 800089a:	d11a      	bne.n	80008d2 <_ZN16OscillatorLogger12LogImmediateERK11OTBLogEntry+0x6a>
        FLASH_EraseInitTypeDef eraseInit{};
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
        uint32_t pageError;
        eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 80008aa:	2300      	movs	r3, #0
 80008ac:	613b      	str	r3, [r7, #16]
        eraseInit.Banks     = FLASH_BANK_1;
 80008ae:	2301      	movs	r3, #1
 80008b0:	617b      	str	r3, [r7, #20]
        eraseInit.Page      = (flashAddr - 0x08000000) / FLASH_PAGE_SIZE;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	68db      	ldr	r3, [r3, #12]
 80008b6:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80008ba:	0adb      	lsrs	r3, r3, #11
 80008bc:	61bb      	str	r3, [r7, #24]
        eraseInit.NbPages   = 1;
 80008be:	2301      	movs	r3, #1
 80008c0:	61fb      	str	r3, [r7, #28]
        HAL_FLASHEx_Erase(&eraseInit, &pageError);
 80008c2:	f107 020c 	add.w	r2, r7, #12
 80008c6:	f107 0310 	add.w	r3, r7, #16
 80008ca:	4611      	mov	r1, r2
 80008cc:	4618      	mov	r0, r3
 80008ce:	f001 fd19 	bl	8002304 <HAL_FLASHEx_Erase>
    }

    // Write as two doublewords like before
    uint64_t first64, second64 = 0;
 80008d2:	f04f 0200 	mov.w	r2, #0
 80008d6:	f04f 0300 	mov.w	r3, #0
 80008da:	e9c7 2308 	strd	r2, r3, [r7, #32]
    memcpy(&first64, &entry, 8);
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	681c      	ldr	r4, [r3, #0]
 80008e2:	685d      	ldr	r5, [r3, #4]
 80008e4:	4622      	mov	r2, r4
 80008e6:	462b      	mov	r3, r5
 80008e8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    memcpy(&second64, ((uint8_t*)&entry)+8, sizeof(OTBLogEntry)-8);
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	3308      	adds	r3, #8
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	623b      	str	r3, [r7, #32]

    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, flashAddr, first64);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	68d9      	ldr	r1, [r3, #12]
 80008f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80008fc:	2000      	movs	r0, #0
 80008fe:	f001 fbb1 	bl	8002064 <HAL_FLASH_Program>
    flashAddr += 8;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	68db      	ldr	r3, [r3, #12]
 8000906:	f103 0208 	add.w	r2, r3, #8
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	60da      	str	r2, [r3, #12]

    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, flashAddr, second64);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	68d9      	ldr	r1, [r3, #12]
 8000912:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000916:	2000      	movs	r0, #0
 8000918:	f001 fba4 	bl	8002064 <HAL_FLASH_Program>
    flashAddr += 8;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	f103 0208 	add.w	r2, r3, #8
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	60da      	str	r2, [r3, #12]

    HAL_FLASH_Lock();
 8000928:	f001 fc2a 	bl	8002180 <HAL_FLASH_Lock>
    SaveFlashPtr();
 800092c:	6878      	ldr	r0, [r7, #4]
 800092e:	f000 f91d 	bl	8000b6c <_ZN16OscillatorLogger12SaveFlashPtrEv>
 8000932:	e000      	b.n	8000936 <_ZN16OscillatorLogger12LogImmediateERK11OTBLogEntry+0xce>
    if (flashAddr + sizeof(OTBLogEntry) > flashEnd) return;
 8000934:	bf00      	nop
}
 8000936:	3738      	adds	r7, #56	@ 0x38
 8000938:	46bd      	mov	sp, r7
 800093a:	bdb0      	pop	{r4, r5, r7, pc}

0800093c <_ZN16OscillatorLoggerC1Ev>:


#define FLASH_LOG_PTR_ADDR     0x0800F000    // existing pointer storage

OscillatorLogger::OscillatorLogger()
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    : Task(TASK_OSCILLATOR_QUEUE_DEPTH_OBJS)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	210a      	movs	r1, #10
 8000948:	4618      	mov	r0, r3
 800094a:	f008 f9f5 	bl	8008d38 <_ZN4TaskC1Et>
 800094e:	4a12      	ldr	r2, [pc, #72]	@ (8000998 <_ZN16OscillatorLoggerC1Ev+0x5c>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4a11      	ldr	r2, [pc, #68]	@ (800099c <_ZN16OscillatorLoggerC1Ev+0x60>)
 8000958:	60da      	str	r2, [r3, #12]
{
    uint32_t savedAddr = *(uint32_t*)FLASH_LOG_PTR_ADDR;
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <_ZN16OscillatorLoggerC1Ev+0x64>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	60fb      	str	r3, [r7, #12]
    uint32_t flashEnd  = OscillatorTask::Inst().FlashEnd();
 8000960:	f7ff fd00 	bl	8000364 <_ZN14OscillatorTask4InstEv>
 8000964:	4603      	mov	r3, r0
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff fe9c 	bl	80006a4 <_ZNK14OscillatorTask8FlashEndEv>
 800096c:	60b8      	str	r0, [r7, #8]

    if (savedAddr >= LOG_START_ADDR && savedAddr < flashEnd)
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	4a0c      	ldr	r2, [pc, #48]	@ (80009a4 <_ZN16OscillatorLoggerC1Ev+0x68>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d907      	bls.n	8000986 <_ZN16OscillatorLoggerC1Ev+0x4a>
 8000976:	68fa      	ldr	r2, [r7, #12]
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	429a      	cmp	r2, r3
 800097c:	d203      	bcs.n	8000986 <_ZN16OscillatorLoggerC1Ev+0x4a>
        flashAddr = savedAddr;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	68fa      	ldr	r2, [r7, #12]
 8000982:	60da      	str	r2, [r3, #12]
 8000984:	e002      	b.n	800098c <_ZN16OscillatorLoggerC1Ev+0x50>
    else
        flashAddr = LOG_START_ADDR;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a04      	ldr	r2, [pc, #16]	@ (800099c <_ZN16OscillatorLoggerC1Ev+0x60>)
 800098a:	60da      	str	r2, [r3, #12]
}
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	4618      	mov	r0, r3
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	0800a744 	.word	0x0800a744
 800099c:	08010000 	.word	0x08010000
 80009a0:	0800f000 	.word	0x0800f000
 80009a4:	0800ffff 	.word	0x0800ffff

080009a8 <_ZN16OscillatorLogger8InitTaskEv>:

void OscillatorLogger::InitTask()
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af02      	add	r7, sp, #8
 80009ae:	6078      	str	r0, [r7, #4]
    SOAR_ASSERT(rtTaskHandle == nullptr, "Cannot init OscillatorLogger twice");
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d005      	beq.n	80009c4 <_ZN16OscillatorLogger8InitTaskEv+0x1c>
 80009b8:	4b10      	ldr	r3, [pc, #64]	@ (80009fc <_ZN16OscillatorLogger8InitTaskEv+0x54>)
 80009ba:	2287      	movs	r2, #135	@ 0x87
 80009bc:	4910      	ldr	r1, [pc, #64]	@ (8000a00 <_ZN16OscillatorLogger8InitTaskEv+0x58>)
 80009be:	2000      	movs	r0, #0
 80009c0:	f008 fa4e 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>

    BaseType_t rtValue = xTaskCreate(
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	3304      	adds	r3, #4
 80009c8:	9301      	str	r3, [sp, #4]
 80009ca:	2302      	movs	r3, #2
 80009cc:	9300      	str	r3, [sp, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009d4:	490b      	ldr	r1, [pc, #44]	@ (8000a04 <_ZN16OscillatorLogger8InitTaskEv+0x5c>)
 80009d6:	480c      	ldr	r0, [pc, #48]	@ (8000a08 <_ZN16OscillatorLogger8InitTaskEv+0x60>)
 80009d8:	f005 ff9e 	bl	8006918 <xTaskCreate>
 80009dc:	60f8      	str	r0, [r7, #12]
        (TaskFunction_t)OscillatorLogger::RunTask, "OscillatorLogger",
        TASK_OSCILLATOR_STACK_DEPTH_WORDS, this,
        TASK_OSCILLATOR_PRIORITY, &rtTaskHandle);

    SOAR_ASSERT(rtValue == pdPASS, "OscillatorLogger::InitTask - xTaskCreate failed");
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d005      	beq.n	80009f0 <_ZN16OscillatorLogger8InitTaskEv+0x48>
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <_ZN16OscillatorLogger8InitTaskEv+0x64>)
 80009e6:	228e      	movs	r2, #142	@ 0x8e
 80009e8:	4905      	ldr	r1, [pc, #20]	@ (8000a00 <_ZN16OscillatorLogger8InitTaskEv+0x58>)
 80009ea:	2000      	movs	r0, #0
 80009ec:	f008 fa38 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>

    lis3dh_init();
 80009f0:	f000 fb5c 	bl	80010ac <lis3dh_init>
}
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	0800a278 	.word	0x0800a278
 8000a00:	0800a29c 	.word	0x0800a29c
 8000a04:	0800a2c0 	.word	0x0800a2c0
 8000a08:	080006d5 	.word	0x080006d5
 8000a0c:	0800a2d4 	.word	0x0800a2d4

08000a10 <_ZN16OscillatorLogger3RunEPv>:

void OscillatorLogger::Run(void* pvParams)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b092      	sub	sp, #72	@ 0x48
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
    const TickType_t delay = pdMS_TO_TICKS(1000);
 8000a1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a1e:	647b      	str	r3, [r7, #68]	@ 0x44
    const uint32_t flashEnd = OscillatorTask::Inst().FlashEnd();
 8000a20:	f7ff fca0 	bl	8000364 <_ZN14OscillatorTask4InstEv>
 8000a24:	4603      	mov	r3, r0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f7ff fe3c 	bl	80006a4 <_ZNK14OscillatorTask8FlashEndEv>
 8000a2c:	6438      	str	r0, [r7, #64]	@ 0x40

    while (1)
    {
        auto& logging = OscillatorTask::Inst().LoggingStatus();
 8000a2e:	f7ff fc99 	bl	8000364 <_ZN14OscillatorTask4InstEv>
 8000a32:	4603      	mov	r3, r0
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff fe41 	bl	80006bc <_ZN14OscillatorTask13LoggingStatusEv>
 8000a3a:	63f8      	str	r0, [r7, #60]	@ 0x3c

        if (logging)
 8000a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	f000 808a 	beq.w	8000b5a <_ZN16OscillatorLogger3RunEPv+0x14a>
        {
            OTBLogEntry entry{};
 8000a46:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
            entry.tick = HAL_GetTick();
 8000a52:	f001 f90b 	bl	8001c6c <HAL_GetTick>
 8000a56:	4603      	mov	r3, r0
 8000a58:	633b      	str	r3, [r7, #48]	@ 0x30

            if (!lis3dh_read_xyz(&entry.ax, &entry.ay, &entry.az))
 8000a5a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a5e:	f103 0208 	add.w	r2, r3, #8
 8000a62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a66:	1d99      	adds	r1, r3, #6
 8000a68:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a6c:	3304      	adds	r3, #4
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 fb4e 	bl	8001110 <_Z15lis3dh_read_xyzPsS_S_>
 8000a74:	4603      	mov	r3, r0
 8000a76:	f083 0301 	eor.w	r3, r3, #1
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d007      	beq.n	8000a90 <_ZN16OscillatorLogger3RunEPv+0x80>
                entry.ax = entry.ay = entry.az = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	873b      	strh	r3, [r7, #56]	@ 0x38
 8000a84:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8000a88:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8000a8a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8000a8e:	86bb      	strh	r3, [r7, #52]	@ 0x34

            if (flashAddr + sizeof(OTBLogEntry) <= flashEnd)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	330c      	adds	r3, #12
 8000a96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d358      	bcc.n	8000b4e <_ZN16OscillatorLogger3RunEPv+0x13e>
            {
                HAL_FLASH_Unlock();
 8000a9c:	f001 fb4e 	bl	800213c <HAL_FLASH_Unlock>

                if (((flashAddr - 0x08000000) % FLASH_PAGE_SIZE) == 0)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d11a      	bne.n	8000ae2 <_ZN16OscillatorLogger3RunEPv+0xd2>
                {
                    FLASH_EraseInitTypeDef erase{};
 8000aac:	f107 0310 	add.w	r3, r7, #16
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
                    uint32_t pageError;
                    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8000aba:	2300      	movs	r3, #0
 8000abc:	613b      	str	r3, [r7, #16]
                    erase.Banks     = FLASH_BANK_1;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
                    erase.Page      = (flashAddr - 0x08000000) / FLASH_PAGE_SIZE;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	68db      	ldr	r3, [r3, #12]
 8000ac6:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8000aca:	0adb      	lsrs	r3, r3, #11
 8000acc:	61bb      	str	r3, [r7, #24]
                    erase.NbPages   = 1;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	61fb      	str	r3, [r7, #28]

                    HAL_FLASHEx_Erase(&erase, &pageError);
 8000ad2:	f107 020c 	add.w	r2, r7, #12
 8000ad6:	f107 0310 	add.w	r3, r7, #16
 8000ada:	4611      	mov	r1, r2
 8000adc:	4618      	mov	r0, r3
 8000ade:	f001 fc11 	bl	8002304 <HAL_FLASHEx_Erase>
                }

                uint64_t first64, second64 = 0;
 8000ae2:	f04f 0200 	mov.w	r2, #0
 8000ae6:	f04f 0300 	mov.w	r3, #0
 8000aea:	e9c7 2308 	strd	r2, r3, [r7, #32]
                memcpy(&first64, &entry, 8);
 8000aee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000af2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
                memcpy(&second64, ((uint8_t*)&entry) + 8, 4);
 8000af6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000afa:	3308      	adds	r3, #8
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	623b      	str	r3, [r7, #32]

                HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, flashAddr, first64);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	68d9      	ldr	r1, [r3, #12]
 8000b04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f001 faab 	bl	8002064 <HAL_FLASH_Program>
                flashAddr += 8;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	68db      	ldr	r3, [r3, #12]
 8000b12:	f103 0208 	add.w	r2, r3, #8
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	60da      	str	r2, [r3, #12]

                HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, flashAddr, second64);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	68d9      	ldr	r1, [r3, #12]
 8000b1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000b22:	2000      	movs	r0, #0
 8000b24:	f001 fa9e 	bl	8002064 <HAL_FLASH_Program>
                flashAddr += 8;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	f103 0208 	add.w	r2, r3, #8
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	60da      	str	r2, [r3, #12]

                HAL_FLASH_Lock();
 8000b34:	f001 fb24 	bl	8002180 <HAL_FLASH_Lock>
                SaveFlashPtr();
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f000 f817 	bl	8000b6c <_ZN16OscillatorLogger12SaveFlashPtrEv>
                SOAR_PRINT("Logged entry at 0x%08lX\r\n", flashAddr - 16);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	3b10      	subs	r3, #16
 8000b44:	4619      	mov	r1, r3
 8000b46:	4807      	ldr	r0, [pc, #28]	@ (8000b64 <_ZN16OscillatorLogger3RunEPv+0x154>)
 8000b48:	f008 f928 	bl	8008d9c <_Z10cube_printPKcz>
 8000b4c:	e005      	b.n	8000b5a <_ZN16OscillatorLogger3RunEPv+0x14a>
            }
            else
            {
                SOAR_PRINT("Flash full, stopping log\n");
 8000b4e:	4806      	ldr	r0, [pc, #24]	@ (8000b68 <_ZN16OscillatorLogger3RunEPv+0x158>)
 8000b50:	f008 f924 	bl	8008d9c <_Z10cube_printPKcz>
                logging = false;
 8000b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b56:	2200      	movs	r2, #0
 8000b58:	701a      	strb	r2, [r3, #0]
            }
        }

        vTaskDelay(delay);
 8000b5a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b5e:	f006 f82b 	bl	8006bb8 <vTaskDelay>
    }
 8000b62:	e764      	b.n	8000a2e <_ZN16OscillatorLogger3RunEPv+0x1e>
 8000b64:	0800a304 	.word	0x0800a304
 8000b68:	0800a320 	.word	0x0800a320

08000b6c <_ZN16OscillatorLogger12SaveFlashPtrEv>:
}

void OscillatorLogger::SaveFlashPtr()
{
 8000b6c:	b5b0      	push	{r4, r5, r7, lr}
 8000b6e:	b08a      	sub	sp, #40	@ 0x28
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8000b74:	f001 fae2 	bl	800213c <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase{};
 8000b78:	f107 0310 	add.w	r3, r7, #16
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
    uint32_t pageError;

    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8000b86:	2300      	movs	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
    erase.Banks     = FLASH_BANK_1;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	617b      	str	r3, [r7, #20]
    erase.Page      = (FLASH_LOG_PTR_ADDR - 0x08000000) / FLASH_PAGE_SIZE;
 8000b8e:	231e      	movs	r3, #30
 8000b90:	61bb      	str	r3, [r7, #24]
    erase.NbPages   = 1;
 8000b92:	2301      	movs	r3, #1
 8000b94:	61fb      	str	r3, [r7, #28]

    HAL_FLASHEx_Erase(&erase, &pageError);
 8000b96:	f107 020c 	add.w	r2, r7, #12
 8000b9a:	f107 0310 	add.w	r3, r7, #16
 8000b9e:	4611      	mov	r1, r2
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f001 fbaf 	bl	8002304 <HAL_FLASHEx_Erase>

    uint64_t packed = flashAddr;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	2200      	movs	r2, #0
 8000bac:	461c      	mov	r4, r3
 8000bae:	4615      	mov	r5, r2
 8000bb0:	e9c7 4508 	strd	r4, r5, [r7, #32]
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_LOG_PTR_ADDR, packed);
 8000bb4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000bb8:	4904      	ldr	r1, [pc, #16]	@ (8000bcc <_ZN16OscillatorLogger12SaveFlashPtrEv+0x60>)
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f001 fa52 	bl	8002064 <HAL_FLASH_Program>

    HAL_FLASH_Lock();
 8000bc0:	f001 fade 	bl	8002180 <HAL_FLASH_Lock>
}
 8000bc4:	bf00      	nop
 8000bc6:	3728      	adds	r7, #40	@ 0x28
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bdb0      	pop	{r4, r5, r7, pc}
 8000bcc:	0800f000 	.word	0x0800f000

08000bd0 <_ZNK7Command14GetTaskCommandEv>:
    uint16_t GetTaskCommand() const { return taskCommand; }
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	885b      	ldrh	r3, [r3, #2]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <_ZN14OscillatorTask7RunTaskEPv>:

  void InterruptRxData(uint8_t errors);
  bool loggingStatus;

 protected:
  static void RunTask(void* pvParams) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    OscillatorTask::Inst().Run(pvParams);
 8000bf0:	f7ff fbb8 	bl	8000364 <_ZN14OscillatorTask4InstEv>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	6879      	ldr	r1, [r7, #4]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 f804 	bl	8000c06 <_ZN14OscillatorTask3RunEPv>
  }
 8000bfe:	bf00      	nop
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <_ZN14OscillatorTask3RunEPv>:

/************************************
 * FUNCTION DEFINITIONS
 ************************************/

void OscillatorTask::Run(void* pvParams) {
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b086      	sub	sp, #24
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
 8000c0e:	6039      	str	r1, [r7, #0]
  // Arm the interrupt
  ReceiveData();
 8000c10:	6878      	ldr	r0, [r7, #4]
 8000c12:	f000 f833 	bl	8000c7c <_ZN14OscillatorTask11ReceiveDataEv>

  while (1) {

    Command cm;
 8000c16:	f107 030c 	add.w	r3, r7, #12
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f007 fe5f 	bl	80088de <_ZN7CommandC1Ev>

    // Wait forever for a command
    qEvtQueue->Receive(cm, 0);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	f107 010c 	add.w	r1, r7, #12
 8000c28:	2200      	movs	r2, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f008 f840 	bl	8008cb0 <_ZN5Queue7ReceiveER7Commandm>

    // Process the command
    if (cm.GetCommand() == DATA_COMMAND &&
 8000c30:	f107 030c 	add.w	r3, r7, #12
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fcc3 	bl	80005c0 <_ZNK7Command10GetCommandEv>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d109      	bne.n	8000c54 <_ZN14OscillatorTask3RunEPv+0x4e>
        cm.GetTaskCommand() == EVENT_OSCILLATOR_RX_COMPLETE) {
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ffc3 	bl	8000bd0 <_ZNK7Command14GetTaskCommandEv>
 8000c4a:	4603      	mov	r3, r0
    if (cm.GetCommand() == DATA_COMMAND &&
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d101      	bne.n	8000c54 <_ZN14OscillatorTask3RunEPv+0x4e>
 8000c50:	2301      	movs	r3, #1
 8000c52:	e000      	b.n	8000c56 <_ZN14OscillatorTask3RunEPv+0x50>
 8000c54:	2300      	movs	r3, #0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d005      	beq.n	8000c66 <_ZN14OscillatorTask3RunEPv+0x60>
      HandleUARTMessage((const char*)oscillatorBuffer);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	3311      	adds	r3, #17
 8000c5e:	4619      	mov	r1, r3
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f000 f953 	bl	8000f0c <_ZN14OscillatorTask17HandleUARTMessageEPKc>
    }

    cm.Reset();
 8000c66:	f107 030c 	add.w	r3, r7, #12
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f007 fed0 	bl	8008a10 <_ZN7Command5ResetEv>
    osDelay(sampleInterval);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000c74:	4618      	mov	r0, r3
 8000c76:	f004 fe4c 	bl	8005912 <osDelay>
  }
 8000c7a:	e7cc      	b.n	8000c16 <_ZN14OscillatorTask3RunEPv+0x10>

08000c7c <_ZN14OscillatorTask11ReceiveDataEv>:
}

// /**
//  * @brief Receive data, currently receives by arming interrupt
// */
bool OscillatorTask::ReceiveData() { 
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  return usart_->ReceiveIT(&oscillatorRxChar, this); 
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	330c      	adds	r3, #12
 8000c92:	461a      	mov	r2, r3
 8000c94:	f008 fb91 	bl	80093ba <_ZN10UARTDriver9ReceiveITEPhP16UARTReceiverBase>
 8000c98:	4603      	mov	r3, r0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <_ZN14OscillatorTask15InterruptRxDataEh>:

// /**
//  * @brief Receive data to the buffer
//  * @return Whether the debugBuffer is ready or not
//  */
void OscillatorTask::InterruptRxData(uint8_t errors) {
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b086      	sub	sp, #24
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
 8000caa:	460b      	mov	r3, r1
 8000cac:	70fb      	strb	r3, [r7, #3]
  // If we already have an unprocessed debug message, ignore this byte
  if (!isOscillatorMsgReady) {
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8000cb4:	f083 0301 	eor.w	r3, r3, #1
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d049      	beq.n	8000d52 <_ZN14OscillatorTask15InterruptRxDataEh+0xb0>
    // Check byte for end of message - note if using termite you must turn on
    // append CR
    if (oscillatorRxChar == '\r' || oscillatorMsgIdx == OSCILLATOR_RX_BUFFER_SZ_BYTES) {
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000cc4:	2b0d      	cmp	r3, #13
 8000cc6:	d004      	beq.n	8000cd2 <_ZN14OscillatorTask15InterruptRxDataEh+0x30>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000cce:	2b10      	cmp	r3, #16
 8000cd0:	d12d      	bne.n	8000d2e <_ZN14OscillatorTask15InterruptRxDataEh+0x8c>
      // Null terminate and process
      oscillatorBuffer[oscillatorMsgIdx++] = '\0';
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000cd8:	1c5a      	adds	r2, r3, #1
 8000cda:	b2d1      	uxtb	r1, r2
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	f882 1022 	strb.w	r1, [r2, #34]	@ 0x22
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	2200      	movs	r2, #0
 8000cea:	745a      	strb	r2, [r3, #17]
      isOscillatorMsgReady = true;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2201      	movs	r2, #1
 8000cf0:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

      // Notify the debug task
      Command cm(DATA_COMMAND, EVENT_OSCILLATOR_RX_COMPLETE);
 8000cf4:	f107 0308 	add.w	r3, r7, #8
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2102      	movs	r1, #2
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f007 fe08 	bl	8008912 <_ZN7CommandC1E15GLOBAL_COMMANDSt>
      bool res = qEvtQueue->SendFromISR(cm);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	f107 0208 	add.w	r2, r7, #8
 8000d0a:	4611      	mov	r1, r2
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f007 ff88 	bl	8008c22 <_ZN5Queue11SendFromISRER7Command>
 8000d12:	4603      	mov	r3, r0
 8000d14:	75fb      	strb	r3, [r7, #23]

      // If we failed to send the event, we should reset the buffer, that way
      // OscillatorTask doesn't stall
      if (res == false) {
 8000d16:	7dfb      	ldrb	r3, [r7, #23]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d119      	bne.n	8000d50 <_ZN14OscillatorTask15InterruptRxDataEh+0xae>
        oscillatorMsgIdx = 0;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        isOscillatorMsgReady = false;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2200      	movs	r2, #0
 8000d28:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
      }
    } else {
 8000d2c:	e010      	b.n	8000d50 <_ZN14OscillatorTask15InterruptRxDataEh+0xae>
      oscillatorBuffer[oscillatorMsgIdx++] = oscillatorRxChar;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	f893 1030 	ldrb.w	r1, [r3, #48]	@ 0x30
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000d3a:	1c5a      	adds	r2, r3, #1
 8000d3c:	b2d0      	uxtb	r0, r2
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	f882 0022 	strb.w	r0, [r2, #34]	@ 0x22
 8000d44:	461a      	mov	r2, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4413      	add	r3, r2
 8000d4a:	460a      	mov	r2, r1
 8000d4c:	745a      	strb	r2, [r3, #17]
 8000d4e:	e000      	b.n	8000d52 <_ZN14OscillatorTask15InterruptRxDataEh+0xb0>
    } else {
 8000d50:	bf00      	nop
    }
  }

  // Re-arm the interrupt
  ReceiveData();
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f7ff ff92 	bl	8000c7c <_ZN14OscillatorTask11ReceiveDataEv>
}
 8000d58:	bf00      	nop
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <_ZThn12_N14OscillatorTask15InterruptRxDataEh>:
  void InterruptRxData(uint8_t errors);
 8000d60:	f1a0 000c 	sub.w	r0, r0, #12
 8000d64:	f7ff bf9d 	b.w	8000ca2 <_ZN14OscillatorTask15InterruptRxDataEh>

08000d68 <_ZN16UARTReceiverBaseC1Ev>:
class UARTReceiverBase
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	4a04      	ldr	r2, [pc, #16]	@ (8000d84 <_ZN16UARTReceiverBaseC1Ev+0x1c>)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	0800a76c 	.word	0x0800a76c

08000d88 <_ZN14OscillatorTaskC1Ev>:



OscillatorTask::OscillatorTask()
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
    : Task(TASK_OSCILLATOR_QUEUE_DEPTH_OBJS), usart_(UART::Debug)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	210a      	movs	r1, #10
 8000d94:	4618      	mov	r0, r3
 8000d96:	f007 ffcf 	bl	8008d38 <_ZN4TaskC1Et>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	330c      	adds	r3, #12
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff ffe2 	bl	8000d68 <_ZN16UARTReceiverBaseC1Ev>
 8000da4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e1c <_ZN14OscillatorTaskC1Ev+0x94>)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	4a1d      	ldr	r2, [pc, #116]	@ (8000e20 <_ZN14OscillatorTaskC1Ev+0x98>)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	60da      	str	r2, [r3, #12]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e24 <_ZN14OscillatorTaskC1Ev+0x9c>)
 8000db4:	629a      	str	r2, [r3, #40]	@ 0x28
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e28 <_ZN14OscillatorTaskC1Ev+0xa0>)
 8000dba:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8000e2c <_ZN14OscillatorTaskC1Ev+0xa4>)
 8000dc0:	635a      	str	r2, [r3, #52]	@ 0x34
{
    memset(oscillatorBuffer, 0, sizeof(oscillatorBuffer));
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3311      	adds	r3, #17
 8000dc6:	2211      	movs	r2, #17
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f008 fc6c 	bl	80096a8 <memset>
    oscillatorMsgIdx = 0;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    sampleInterval = 1000;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000dde:	849a      	strh	r2, [r3, #36]	@ 0x24
    isOscillatorMsgReady = false;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2200      	movs	r2, #0
 8000de4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

    // ---- Load persistent logging flag ----
    uint32_t flag = *(uint32_t*)FLASH_LOG_STATUS_ADDR;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <_ZN14OscillatorTaskC1Ev+0xa8>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	60fb      	str	r3, [r7, #12]
    if (flag == 0xAAAAAAAA)
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f1b3 3faa 	cmp.w	r3, #2863311530	@ 0xaaaaaaaa
 8000df4:	d103      	bne.n	8000dfe <_ZN14OscillatorTaskC1Ev+0x76>
        loggingStatus = true;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2201      	movs	r2, #1
 8000dfa:	741a      	strb	r2, [r3, #16]
 8000dfc:	e002      	b.n	8000e04 <_ZN14OscillatorTaskC1Ev+0x7c>
    else
        loggingStatus = false;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	741a      	strb	r2, [r3, #16]

    flashAddress = 0x08010000;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	4a07      	ldr	r2, [pc, #28]	@ (8000e24 <_ZN14OscillatorTaskC1Ev+0x9c>)
 8000e08:	629a      	str	r2, [r3, #40]	@ 0x28
    flashEnd = 0x0803FFFF;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a06      	ldr	r2, [pc, #24]	@ (8000e28 <_ZN14OscillatorTaskC1Ev+0xa0>)
 8000e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4618      	mov	r0, r3
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	0800a750 	.word	0x0800a750
 8000e20:	0800a760 	.word	0x0800a760
 8000e24:	08010000 	.word	0x08010000
 8000e28:	0803ffff 	.word	0x0803ffff
 8000e2c:	2000010c 	.word	0x2000010c
 8000e30:	0800f800 	.word	0x0800f800

08000e34 <_ZL17SaveLoggingStatusb>:

static void SaveLoggingStatus(bool enabled)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08a      	sub	sp, #40	@ 0x28
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
    HAL_FLASH_Unlock();
 8000e3e:	f001 f97d 	bl	800213c <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase{};
 8000e42:	f107 0310 	add.w	r3, r7, #16
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]
    uint32_t pageError;

    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8000e50:	2300      	movs	r3, #0
 8000e52:	613b      	str	r3, [r7, #16]
    erase.Banks     = FLASH_BANK_1;
 8000e54:	2301      	movs	r3, #1
 8000e56:	617b      	str	r3, [r7, #20]
    erase.Page      = (FLASH_LOG_STATUS_ADDR - 0x08000000) / FLASH_PAGE_SIZE;
 8000e58:	231f      	movs	r3, #31
 8000e5a:	61bb      	str	r3, [r7, #24]
    erase.NbPages   = 1;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	61fb      	str	r3, [r7, #28]

    HAL_FLASHEx_Erase(&erase, &pageError);
 8000e60:	f107 020c 	add.w	r2, r7, #12
 8000e64:	f107 0310 	add.w	r3, r7, #16
 8000e68:	4611      	mov	r1, r2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f001 fa4a 	bl	8002304 <HAL_FLASHEx_Erase>

    uint64_t word = enabled ? 0xAAAAAAAA : 0x00000000;
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d004      	beq.n	8000e80 <_ZL17SaveLoggingStatusb+0x4c>
 8000e76:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8000e7a:	f04f 0300 	mov.w	r3, #0
 8000e7e:	e003      	b.n	8000e88 <_ZL17SaveLoggingStatusb+0x54>
 8000e80:	f04f 0200 	mov.w	r2, #0
 8000e84:	f04f 0300 	mov.w	r3, #0
 8000e88:	e9c7 2308 	strd	r2, r3, [r7, #32]
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_LOG_STATUS_ADDR, word);
 8000e8c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000e90:	4904      	ldr	r1, [pc, #16]	@ (8000ea4 <_ZL17SaveLoggingStatusb+0x70>)
 8000e92:	2000      	movs	r0, #0
 8000e94:	f001 f8e6 	bl	8002064 <HAL_FLASH_Program>

    HAL_FLASH_Lock();
 8000e98:	f001 f972 	bl	8002180 <HAL_FLASH_Lock>
}
 8000e9c:	bf00      	nop
 8000e9e:	3728      	adds	r7, #40	@ 0x28
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	0800f800 	.word	0x0800f800

08000ea8 <_ZN14OscillatorTask8InitTaskEv>:

void OscillatorTask::InitTask()
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af02      	add	r7, sp, #8
 8000eae:	6078      	str	r0, [r7, #4]
    SOAR_ASSERT(rtTaskHandle == nullptr, "Cannot initialize Oscillator task twice");
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d005      	beq.n	8000ec4 <_ZN14OscillatorTask8InitTaskEv+0x1c>
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <_ZN14OscillatorTask8InitTaskEv+0x50>)
 8000eba:	2290      	movs	r2, #144	@ 0x90
 8000ebc:	490f      	ldr	r1, [pc, #60]	@ (8000efc <_ZN14OscillatorTask8InitTaskEv+0x54>)
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f007 ffce 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>

    BaseType_t rtValue = xTaskCreate(
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3304      	adds	r3, #4
 8000ec8:	9301      	str	r3, [sp, #4]
 8000eca:	2302      	movs	r3, #2
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ed4:	490a      	ldr	r1, [pc, #40]	@ (8000f00 <_ZN14OscillatorTask8InitTaskEv+0x58>)
 8000ed6:	480b      	ldr	r0, [pc, #44]	@ (8000f04 <_ZN14OscillatorTask8InitTaskEv+0x5c>)
 8000ed8:	f005 fd1e 	bl	8006918 <xTaskCreate>
 8000edc:	60f8      	str	r0, [r7, #12]
        (TaskFunction_t)OscillatorTask::RunTask, "OscillatorTask",
        TASK_OSCILLATOR_STACK_DEPTH_WORDS, this,
        TASK_OSCILLATOR_PRIORITY, &rtTaskHandle);

    SOAR_ASSERT(rtValue == pdPASS, "OscillatorTask::InitTask - xTaskCreate() failed");
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d005      	beq.n	8000ef0 <_ZN14OscillatorTask8InitTaskEv+0x48>
 8000ee4:	4b08      	ldr	r3, [pc, #32]	@ (8000f08 <_ZN14OscillatorTask8InitTaskEv+0x60>)
 8000ee6:	2297      	movs	r2, #151	@ 0x97
 8000ee8:	4904      	ldr	r1, [pc, #16]	@ (8000efc <_ZN14OscillatorTask8InitTaskEv+0x54>)
 8000eea:	2000      	movs	r0, #0
 8000eec:	f007 ffb8 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>
}
 8000ef0:	bf00      	nop
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	0800a33c 	.word	0x0800a33c
 8000efc:	0800a364 	.word	0x0800a364
 8000f00:	0800a384 	.word	0x0800a384
 8000f04:	08000be9 	.word	0x08000be9
 8000f08:	0800a394 	.word	0x0800a394

08000f0c <_ZN14OscillatorTask17HandleUARTMessageEPKc>:

void OscillatorTask::HandleUARTMessage(const char* msg)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
    SOAR_PRINT("UART MSG: %s\n", msg);
 8000f16:	6839      	ldr	r1, [r7, #0]
 8000f18:	4823      	ldr	r0, [pc, #140]	@ (8000fa8 <_ZN14OscillatorTask17HandleUARTMessageEPKc+0x9c>)
 8000f1a:	f007 ff3f 	bl	8008d9c <_Z10cube_printPKcz>

    if (strcmp(msg, "start") == 0) {
 8000f1e:	4923      	ldr	r1, [pc, #140]	@ (8000fac <_ZN14OscillatorTask17HandleUARTMessageEPKc+0xa0>)
 8000f20:	6838      	ldr	r0, [r7, #0]
 8000f22:	f7ff f955 	bl	80001d0 <strcmp>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d109      	bne.n	8000f40 <_ZN14OscillatorTask17HandleUARTMessageEPKc+0x34>
        SOAR_PRINT("Starting system logging\n");
 8000f2c:	4820      	ldr	r0, [pc, #128]	@ (8000fb0 <_ZN14OscillatorTask17HandleUARTMessageEPKc+0xa4>)
 8000f2e:	f007 ff35 	bl	8008d9c <_Z10cube_printPKcz>
        loggingStatus = true;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2201      	movs	r2, #1
 8000f36:	741a      	strb	r2, [r3, #16]
        SaveLoggingStatus(true);
 8000f38:	2001      	movs	r0, #1
 8000f3a:	f7ff ff7b 	bl	8000e34 <_ZL17SaveLoggingStatusb>
 8000f3e:	e026      	b.n	8000f8e <_ZN14OscillatorTask17HandleUARTMessageEPKc+0x82>
    }
    else if (strcmp(msg, "stop") == 0) {
 8000f40:	491c      	ldr	r1, [pc, #112]	@ (8000fb4 <_ZN14OscillatorTask17HandleUARTMessageEPKc+0xa8>)
 8000f42:	6838      	ldr	r0, [r7, #0]
 8000f44:	f7ff f944 	bl	80001d0 <strcmp>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d10f      	bne.n	8000f6e <_ZN14OscillatorTask17HandleUARTMessageEPKc+0x62>
        SOAR_PRINT("Stopping system logging\n");
 8000f4e:	481a      	ldr	r0, [pc, #104]	@ (8000fb8 <_ZN14OscillatorTask17HandleUARTMessageEPKc+0xac>)
 8000f50:	f007 ff24 	bl	8008d9c <_Z10cube_printPKcz>
        loggingStatus = false;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	741a      	strb	r2, [r3, #16]
        SaveLoggingStatus(false);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f7ff ff6a 	bl	8000e34 <_ZL17SaveLoggingStatusb>
        OscillatorLogger::Inst().DumpFlash();
 8000f60:	f7ff fa28 	bl	80003b4 <_ZN16OscillatorLogger4InstEv>
 8000f64:	4603      	mov	r3, r0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fc08 	bl	800077c <_ZN16OscillatorLogger9DumpFlashEv>
 8000f6c:	e00f      	b.n	8000f8e <_ZN14OscillatorTask17HandleUARTMessageEPKc+0x82>
    }
    else if (strcmp(msg, "clear") == 0) {
 8000f6e:	4913      	ldr	r1, [pc, #76]	@ (8000fbc <_ZN14OscillatorTask17HandleUARTMessageEPKc+0xb0>)
 8000f70:	6838      	ldr	r0, [r7, #0]
 8000f72:	f7ff f92d 	bl	80001d0 <strcmp>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d108      	bne.n	8000f8e <_ZN14OscillatorTask17HandleUARTMessageEPKc+0x82>
        SOAR_PRINT("Clearing flash entries\n");
 8000f7c:	4810      	ldr	r0, [pc, #64]	@ (8000fc0 <_ZN14OscillatorTask17HandleUARTMessageEPKc+0xb4>)
 8000f7e:	f007 ff0d 	bl	8008d9c <_Z10cube_printPKcz>
        OscillatorLogger::Inst().ResetSession();
 8000f82:	f7ff fa17 	bl	80003b4 <_ZN16OscillatorLogger4InstEv>
 8000f86:	4603      	mov	r3, r0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fbaf 	bl	80006ec <_ZN16OscillatorLogger12ResetSessionEv>
    }

    oscillatorMsgIdx = 0;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    isOscillatorMsgReady = false;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	0800a3c4 	.word	0x0800a3c4
 8000fac:	0800a3d4 	.word	0x0800a3d4
 8000fb0:	0800a3dc 	.word	0x0800a3dc
 8000fb4:	0800a3f8 	.word	0x0800a3f8
 8000fb8:	0800a400 	.word	0x0800a400
 8000fbc:	0800a41c 	.word	0x0800a41c
 8000fc0:	0800a424 	.word	0x0800a424

08000fc4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4a07      	ldr	r2, [pc, #28]	@ (8000ff0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000fd4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	4a06      	ldr	r2, [pc, #24]	@ (8000ff4 <vApplicationGetIdleTaskMemory+0x30>)
 8000fda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	22c0      	movs	r2, #192	@ 0xc0
 8000fe0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000fe2:	bf00      	nop
 8000fe4:	3714      	adds	r7, #20
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20000118 	.word	0x20000118
 8000ff4:	200001b8 	.word	0x200001b8

08000ff8 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4a07      	ldr	r2, [pc, #28]	@ (8001024 <vApplicationGetTimerTaskMemory+0x2c>)
 8001008:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	4a06      	ldr	r2, [pc, #24]	@ (8001028 <vApplicationGetTimerTaskMemory+0x30>)
 800100e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001016:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001018:	bf00      	nop
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	200004b8 	.word	0x200004b8
 8001028:	20000558 	.word	0x20000558

0800102c <platform_write>:
extern I2C_HandleTypeDef hi2c2;

#define LIS3DH_I2C_ADDR  (0x18 << 1)

int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af04      	add	r7, sp, #16
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	607a      	str	r2, [r7, #4]
 8001036:	461a      	mov	r2, r3
 8001038:	460b      	mov	r3, r1
 800103a:	72fb      	strb	r3, [r7, #11]
 800103c:	4613      	mov	r3, r2
 800103e:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(&hi2c2, LIS3DH_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000);
 8001040:	7afb      	ldrb	r3, [r7, #11]
 8001042:	b29a      	uxth	r2, r3
 8001044:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001048:	9302      	str	r3, [sp, #8]
 800104a:	893b      	ldrh	r3, [r7, #8]
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2301      	movs	r3, #1
 8001054:	2130      	movs	r1, #48	@ 0x30
 8001056:	4804      	ldr	r0, [pc, #16]	@ (8001068 <platform_write+0x3c>)
 8001058:	f001 fc90 	bl	800297c <HAL_I2C_Mem_Write>
  return 0;
 800105c:	2300      	movs	r3, #0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000b94 	.word	0x20000b94

0800106c <platform_read>:

int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af04      	add	r7, sp, #16
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	461a      	mov	r2, r3
 8001078:	460b      	mov	r3, r1
 800107a:	72fb      	strb	r3, [r7, #11]
 800107c:	4613      	mov	r3, r2
 800107e:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(&hi2c2, LIS3DH_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8001080:	7afb      	ldrb	r3, [r7, #11]
 8001082:	b29a      	uxth	r2, r3
 8001084:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001088:	9302      	str	r3, [sp, #8]
 800108a:	893b      	ldrh	r3, [r7, #8]
 800108c:	9301      	str	r3, [sp, #4]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	2301      	movs	r3, #1
 8001094:	2130      	movs	r1, #48	@ 0x30
 8001096:	4804      	ldr	r0, [pc, #16]	@ (80010a8 <platform_read+0x3c>)
 8001098:	f001 fd84 	bl	8002ba4 <HAL_I2C_Mem_Read>
  return 0;
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000b94 	.word	0x20000b94

080010ac <lis3dh_init>:
stmdev_ctx_t dev_ctx;
uint8_t whoamI = 0;
lis3dh_reg_t reg;

void lis3dh_init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  dev_ctx.write_reg = platform_write;
 80010b0:	4b12      	ldr	r3, [pc, #72]	@ (80010fc <lis3dh_init+0x50>)
 80010b2:	4a13      	ldr	r2, [pc, #76]	@ (8001100 <lis3dh_init+0x54>)
 80010b4:	601a      	str	r2, [r3, #0]
  dev_ctx.read_reg  = platform_read;
 80010b6:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <lis3dh_init+0x50>)
 80010b8:	4a12      	ldr	r2, [pc, #72]	@ (8001104 <lis3dh_init+0x58>)
 80010ba:	605a      	str	r2, [r3, #4]
  dev_ctx.handle    = &hi2c2;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <lis3dh_init+0x50>)
 80010be:	4a12      	ldr	r2, [pc, #72]	@ (8001108 <lis3dh_init+0x5c>)
 80010c0:	60da      	str	r2, [r3, #12]

  // Check device ID
  lis3dh_device_id_get(&dev_ctx, &whoamI);
 80010c2:	4912      	ldr	r1, [pc, #72]	@ (800110c <lis3dh_init+0x60>)
 80010c4:	480d      	ldr	r0, [pc, #52]	@ (80010fc <lis3dh_init+0x50>)
 80010c6:	f000 fd93 	bl	8001bf0 <lis3dh_device_id_get>
  if (whoamI != LIS3DH_ID)
 80010ca:	4b10      	ldr	r3, [pc, #64]	@ (800110c <lis3dh_init+0x60>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b33      	cmp	r3, #51	@ 0x33
 80010d0:	d001      	beq.n	80010d6 <lis3dh_init+0x2a>
  {
    // handle error (sensor not detected)
    Error_Handler();
 80010d2:	f000 fad7 	bl	8001684 <Error_Handler>
  // lis3dh_reset_set(&dev_ctx, PROPERTY_ENABLE);
  // HAL_Delay(10);

  // configure clean defaults manually:
  // Enable X, Y, Z axes and set data rate
  lis3dh_data_rate_set(&dev_ctx, LIS3DH_ODR_10Hz);
 80010d6:	2102      	movs	r1, #2
 80010d8:	4808      	ldr	r0, [pc, #32]	@ (80010fc <lis3dh_init+0x50>)
 80010da:	f000 fd17 	bl	8001b0c <lis3dh_data_rate_set>
  lis3dh_full_scale_set(&dev_ctx, LIS3DH_2g);
 80010de:	2100      	movs	r1, #0
 80010e0:	4806      	ldr	r0, [pc, #24]	@ (80010fc <lis3dh_init+0x50>)
 80010e2:	f000 fd39 	bl	8001b58 <lis3dh_full_scale_set>
  lis3dh_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 80010e6:	2101      	movs	r1, #1
 80010e8:	4804      	ldr	r0, [pc, #16]	@ (80010fc <lis3dh_init+0x50>)
 80010ea:	f000 fd5b 	bl	8001ba4 <lis3dh_block_data_update_set>
  lis3dh_operating_mode_set(&dev_ctx, LIS3DH_HR_12bit);
 80010ee:	2100      	movs	r1, #0
 80010f0:	4802      	ldr	r0, [pc, #8]	@ (80010fc <lis3dh_init+0x50>)
 80010f2:	f000 fcb6 	bl	8001a62 <lis3dh_operating_mode_set>
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000b58 	.word	0x20000b58
 8001100:	0800102d 	.word	0x0800102d
 8001104:	0800106d 	.word	0x0800106d
 8001108:	20000b94 	.word	0x20000b94
 800110c:	20000b6c 	.word	0x20000b6c

08001110 <_Z15lis3dh_read_xyzPsS_S_>:
    data = 0x57; // 0b01010111  100 Hz, all axes enabled
    HAL_I2C_Mem_Write(&hi2c2, LIS3DH_ADDR, 0x20, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
}


bool lis3dh_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	@ 0x28
 8001114:	af04      	add	r7, sp, #16
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
    uint8_t raw[6];

    // auto-increment: read X, Y, Z registers in one go
    if(HAL_I2C_Mem_Read(&hi2c2, LIS3DH_ADDR, LIS3DH_OUT_X_L | 0x80,
 800111c:	2364      	movs	r3, #100	@ 0x64
 800111e:	9302      	str	r3, [sp, #8]
 8001120:	2306      	movs	r3, #6
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	f107 0310 	add.w	r3, r7, #16
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	2301      	movs	r3, #1
 800112c:	22a8      	movs	r2, #168	@ 0xa8
 800112e:	2130      	movs	r1, #48	@ 0x30
 8001130:	4816      	ldr	r0, [pc, #88]	@ (800118c <_Z15lis3dh_read_xyzPsS_S_+0x7c>)
 8001132:	f001 fd37 	bl	8002ba4 <HAL_I2C_Mem_Read>
 8001136:	4603      	mov	r3, r0
                        I2C_MEMADD_SIZE_8BIT, raw, 6, 100) != HAL_OK) {
 8001138:	2b00      	cmp	r3, #0
 800113a:	bf14      	ite	ne
 800113c:	2301      	movne	r3, #1
 800113e:	2300      	moveq	r3, #0
 8001140:	b2db      	uxtb	r3, r3
    if(HAL_I2C_Mem_Read(&hi2c2, LIS3DH_ADDR, LIS3DH_OUT_X_L | 0x80,
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <_Z15lis3dh_read_xyzPsS_S_+0x3a>
        return false;
 8001146:	2300      	movs	r3, #0
 8001148:	e01b      	b.n	8001182 <_Z15lis3dh_read_xyzPsS_S_+0x72>
    }

    *x = (int16_t)(raw[1] << 8 | raw[0]);
 800114a:	7c7b      	ldrb	r3, [r7, #17]
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	b21a      	sxth	r2, r3
 8001150:	7c3b      	ldrb	r3, [r7, #16]
 8001152:	b21b      	sxth	r3, r3
 8001154:	4313      	orrs	r3, r2
 8001156:	b21a      	sxth	r2, r3
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)(raw[3] << 8 | raw[2]);
 800115c:	7cfb      	ldrb	r3, [r7, #19]
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	b21a      	sxth	r2, r3
 8001162:	7cbb      	ldrb	r3, [r7, #18]
 8001164:	b21b      	sxth	r3, r3
 8001166:	4313      	orrs	r3, r2
 8001168:	b21a      	sxth	r2, r3
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)(raw[5] << 8 | raw[4]);
 800116e:	7d7b      	ldrb	r3, [r7, #21]
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	b21a      	sxth	r2, r3
 8001174:	7d3b      	ldrb	r3, [r7, #20]
 8001176:	b21b      	sxth	r3, r3
 8001178:	4313      	orrs	r3, r2
 800117a:	b21a      	sxth	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	801a      	strh	r2, [r3, #0]
    return true;
 8001180:	2301      	movs	r3, #1
}
 8001182:	4618      	mov	r0, r3
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000b94 	.word	0x20000b94

08001190 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001194:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	0a1b      	lsrs	r3, r3, #8
 800119a:	f003 0307 	and.w	r3, r3, #7
}
 800119e:	4618      	mov	r0, r3
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	db0b      	blt.n	80011d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	f003 021f 	and.w	r2, r3, #31
 80011c4:	4907      	ldr	r1, [pc, #28]	@ (80011e4 <__NVIC_EnableIRQ+0x38>)
 80011c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ca:	095b      	lsrs	r3, r3, #5
 80011cc:	2001      	movs	r0, #1
 80011ce:	fa00 f202 	lsl.w	r2, r0, r2
 80011d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	e000e100 	.word	0xe000e100

080011e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	6039      	str	r1, [r7, #0]
 80011f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	db0a      	blt.n	8001212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	490c      	ldr	r1, [pc, #48]	@ (8001234 <__NVIC_SetPriority+0x4c>)
 8001202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001206:	0112      	lsls	r2, r2, #4
 8001208:	b2d2      	uxtb	r2, r2
 800120a:	440b      	add	r3, r1
 800120c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001210:	e00a      	b.n	8001228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4908      	ldr	r1, [pc, #32]	@ (8001238 <__NVIC_SetPriority+0x50>)
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	f003 030f 	and.w	r3, r3, #15
 800121e:	3b04      	subs	r3, #4
 8001220:	0112      	lsls	r2, r2, #4
 8001222:	b2d2      	uxtb	r2, r2
 8001224:	440b      	add	r3, r1
 8001226:	761a      	strb	r2, [r3, #24]
}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	e000e100 	.word	0xe000e100
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800123c:	b480      	push	{r7}
 800123e:	b089      	sub	sp, #36	@ 0x24
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	f1c3 0307 	rsb	r3, r3, #7
 8001256:	2b04      	cmp	r3, #4
 8001258:	bf28      	it	cs
 800125a:	2304      	movcs	r3, #4
 800125c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	3304      	adds	r3, #4
 8001262:	2b06      	cmp	r3, #6
 8001264:	d902      	bls.n	800126c <NVIC_EncodePriority+0x30>
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	3b03      	subs	r3, #3
 800126a:	e000      	b.n	800126e <NVIC_EncodePriority+0x32>
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001270:	f04f 32ff 	mov.w	r2, #4294967295
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	43da      	mvns	r2, r3
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	401a      	ands	r2, r3
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001284:	f04f 31ff 	mov.w	r1, #4294967295
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	fa01 f303 	lsl.w	r3, r1, r3
 800128e:	43d9      	mvns	r1, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001294:	4313      	orrs	r3, r2
         );
}
 8001296:	4618      	mov	r0, r3
 8001298:	3724      	adds	r7, #36	@ 0x24
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80012a2:	b480      	push	{r7}
 80012a4:	b083      	sub	sp, #12
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f043 0201 	orr.w	r2, r3, #1
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	601a      	str	r2, [r3, #0]
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b083      	sub	sp, #12
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	609a      	str	r2, [r3, #8]
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
	...

080012f0 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80012f8:	4b08      	ldr	r3, [pc, #32]	@ (800131c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80012fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80012fc:	4907      	ldr	r1, [pc, #28]	@ (800131c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4313      	orrs	r3, r2
 8001302:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001304:	4b05      	ldr	r3, [pc, #20]	@ (800131c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001306:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4013      	ands	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800130e:	68fb      	ldr	r3, [r7, #12]
}
 8001310:	bf00      	nop
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	40021000 	.word	0x40021000

08001320 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001328:	4b08      	ldr	r3, [pc, #32]	@ (800134c <LL_APB2_GRP1_EnableClock+0x2c>)
 800132a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800132c:	4907      	ldr	r1, [pc, #28]	@ (800134c <LL_APB2_GRP1_EnableClock+0x2c>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4313      	orrs	r3, r2
 8001332:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001334:	4b05      	ldr	r3, [pc, #20]	@ (800134c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001336:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4013      	ands	r3, r2
 800133c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800133e:	68fb      	ldr	r3, [r7, #12]
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	40021000 	.word	0x40021000

08001350 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001354:	f000 fc5d 	bl	8001c12 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001358:	f000 f80f 	bl	800137a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800135c:	f000 f950 	bl	8001600 <MX_GPIO_Init>
  MX_CRC_Init();
 8001360:	f000 f850 	bl	8001404 <MX_CRC_Init>
  MX_USART1_UART_Init();
 8001364:	f000 f8d2 	bl	800150c <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001368:	f000 f86e 	bl	8001448 <MX_I2C2_Init>
  MX_IWDG_Init();
 800136c:	f000 f8ac 	bl	80014c8 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  run_interface();
 8001370:	f7fe ff96 	bl	80002a0 <run_interface>
 8001374:	2300      	movs	r3, #0

    /* USER CODE BEGIN 3 */
  }
#endif
  /* USER CODE END 3 */
}
 8001376:	4618      	mov	r0, r3
 8001378:	bd80      	pop	{r7, pc}

0800137a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b096      	sub	sp, #88	@ 0x58
 800137e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	2244      	movs	r2, #68	@ 0x44
 8001386:	2100      	movs	r1, #0
 8001388:	4618      	mov	r0, r3
 800138a:	f008 f98d 	bl	80096a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800138e:	463b      	mov	r3, r7
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
 800139a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800139c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013a0:	f002 f8e2 	bl	8003568 <HAL_PWREx_ControlVoltageScaling>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013aa:	f000 f96b 	bl	8001684 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80013ae:	2309      	movs	r3, #9
 80013b0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013b6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80013b8:	2301      	movs	r3, #1
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013bc:	2300      	movs	r3, #0
 80013be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	4618      	mov	r0, r3
 80013c6:	f002 f925 	bl	8003614 <HAL_RCC_OscConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80013d0:	f000 f958 	bl	8001684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d4:	230f      	movs	r3, #15
 80013d6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80013d8:	2302      	movs	r3, #2
 80013da:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013e8:	463b      	mov	r3, r7
 80013ea:	2100      	movs	r1, #0
 80013ec:	4618      	mov	r0, r3
 80013ee:	f002 fd25 	bl	8003e3c <HAL_RCC_ClockConfig>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013f8:	f000 f944 	bl	8001684 <Error_Handler>
  }
}
 80013fc:	bf00      	nop
 80013fe:	3758      	adds	r7, #88	@ 0x58
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001408:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <MX_CRC_Init+0x3c>)
 800140a:	4a0e      	ldr	r2, [pc, #56]	@ (8001444 <MX_CRC_Init+0x40>)
 800140c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800140e:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <MX_CRC_Init+0x3c>)
 8001410:	2200      	movs	r2, #0
 8001412:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001414:	4b0a      	ldr	r3, [pc, #40]	@ (8001440 <MX_CRC_Init+0x3c>)
 8001416:	2200      	movs	r2, #0
 8001418:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800141a:	4b09      	ldr	r3, [pc, #36]	@ (8001440 <MX_CRC_Init+0x3c>)
 800141c:	2200      	movs	r2, #0
 800141e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001420:	4b07      	ldr	r3, [pc, #28]	@ (8001440 <MX_CRC_Init+0x3c>)
 8001422:	2200      	movs	r2, #0
 8001424:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001426:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <MX_CRC_Init+0x3c>)
 8001428:	2201      	movs	r2, #1
 800142a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800142c:	4804      	ldr	r0, [pc, #16]	@ (8001440 <MX_CRC_Init+0x3c>)
 800142e:	f000 fd27 	bl	8001e80 <HAL_CRC_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001438:	f000 f924 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000b70 	.word	0x20000b70
 8001444:	40023000 	.word	0x40023000

08001448 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800144c:	4b1b      	ldr	r3, [pc, #108]	@ (80014bc <MX_I2C2_Init+0x74>)
 800144e:	4a1c      	ldr	r2, [pc, #112]	@ (80014c0 <MX_I2C2_Init+0x78>)
 8001450:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00302833;
 8001452:	4b1a      	ldr	r3, [pc, #104]	@ (80014bc <MX_I2C2_Init+0x74>)
 8001454:	4a1b      	ldr	r2, [pc, #108]	@ (80014c4 <MX_I2C2_Init+0x7c>)
 8001456:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001458:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <MX_I2C2_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800145e:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <MX_I2C2_Init+0x74>)
 8001460:	2201      	movs	r2, #1
 8001462:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001464:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <MX_I2C2_Init+0x74>)
 8001466:	2200      	movs	r2, #0
 8001468:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <MX_I2C2_Init+0x74>)
 800146c:	2200      	movs	r2, #0
 800146e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <MX_I2C2_Init+0x74>)
 8001472:	2200      	movs	r2, #0
 8001474:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001476:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <MX_I2C2_Init+0x74>)
 8001478:	2200      	movs	r2, #0
 800147a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800147c:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <MX_I2C2_Init+0x74>)
 800147e:	2200      	movs	r2, #0
 8001480:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001482:	480e      	ldr	r0, [pc, #56]	@ (80014bc <MX_I2C2_Init+0x74>)
 8001484:	f001 f9de 	bl	8002844 <HAL_I2C_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800148e:	f000 f8f9 	bl	8001684 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001492:	2100      	movs	r1, #0
 8001494:	4809      	ldr	r0, [pc, #36]	@ (80014bc <MX_I2C2_Init+0x74>)
 8001496:	f001 ff61 	bl	800335c <HAL_I2CEx_ConfigAnalogFilter>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80014a0:	f000 f8f0 	bl	8001684 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80014a4:	2100      	movs	r1, #0
 80014a6:	4805      	ldr	r0, [pc, #20]	@ (80014bc <MX_I2C2_Init+0x74>)
 80014a8:	f001 ffa3 	bl	80033f2 <HAL_I2CEx_ConfigDigitalFilter>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80014b2:	f000 f8e7 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000b94 	.word	0x20000b94
 80014c0:	40005800 	.word	0x40005800
 80014c4:	00302833 	.word	0x00302833

080014c8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80014cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001504 <MX_IWDG_Init+0x3c>)
 80014ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001508 <MX_IWDG_Init+0x40>)
 80014d0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 80014d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001504 <MX_IWDG_Init+0x3c>)
 80014d4:	2202      	movs	r2, #2
 80014d6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <MX_IWDG_Init+0x3c>)
 80014da:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80014de:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80014e0:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <MX_IWDG_Init+0x3c>)
 80014e2:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80014e6:	609a      	str	r2, [r3, #8]
  HAL_IWDG_Refresh(&hiwdg);
 80014e8:	4806      	ldr	r0, [pc, #24]	@ (8001504 <MX_IWDG_Init+0x3c>)
 80014ea:	f002 f81f 	bl	800352c <HAL_IWDG_Refresh>
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80014ee:	4805      	ldr	r0, [pc, #20]	@ (8001504 <MX_IWDG_Init+0x3c>)
 80014f0:	f001 ffcb 	bl	800348a <HAL_IWDG_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_IWDG_Init+0x36>
  {
    Error_Handler();
 80014fa:	f000 f8c3 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000be8 	.word	0x20000be8
 8001508:	40003000 	.word	0x40003000

0800150c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b0a4      	sub	sp, #144	@ 0x90
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001512:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]
 8001522:	615a      	str	r2, [r3, #20]
 8001524:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001526:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]
 8001536:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001538:	463b      	mov	r3, r7
 800153a:	225c      	movs	r2, #92	@ 0x5c
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f008 f8b2 	bl	80096a8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001544:	2301      	movs	r3, #1
 8001546:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800154c:	463b      	mov	r3, r7
 800154e:	4618      	mov	r0, r3
 8001550:	f002 feb4 	bl	80042bc <HAL_RCCEx_PeriphCLKConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800155a:	f000 f893 	bl	8001684 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 800155e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001562:	f7ff fedd 	bl	8001320 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001566:	2001      	movs	r0, #1
 8001568:	f7ff fec2 	bl	80012f0 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 800156c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001570:	65fb      	str	r3, [r7, #92]	@ 0x5c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001572:	2302      	movs	r3, #2
 8001574:	663b      	str	r3, [r7, #96]	@ 0x60
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001576:	2303      	movs	r3, #3
 8001578:	667b      	str	r3, [r7, #100]	@ 0x64
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800157a:	2300      	movs	r3, #0
 800157c:	66bb      	str	r3, [r7, #104]	@ 0x68
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800157e:	2300      	movs	r3, #0
 8001580:	66fb      	str	r3, [r7, #108]	@ 0x6c
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001582:	2307      	movs	r3, #7
 8001584:	673b      	str	r3, [r7, #112]	@ 0x70
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001586:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800158a:	4619      	mov	r1, r3
 800158c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001590:	f003 fd5d 	bl	800504e <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8001594:	f7ff fdfc 	bl	8001190 <__NVIC_GetPriorityGrouping>
 8001598:	4603      	mov	r3, r0
 800159a:	2200      	movs	r2, #0
 800159c:	2105      	movs	r1, #5
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fe4c 	bl	800123c <NVIC_EncodePriority>
 80015a4:	4603      	mov	r3, r0
 80015a6:	4619      	mov	r1, r3
 80015a8:	2025      	movs	r0, #37	@ 0x25
 80015aa:	f7ff fe1d 	bl	80011e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 80015ae:	2025      	movs	r0, #37	@ 0x25
 80015b0:	f7ff fdfc 	bl	80011ac <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80015b4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80015b8:	677b      	str	r3, [r7, #116]	@ 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80015ba:	2300      	movs	r3, #0
 80015bc:	67bb      	str	r3, [r7, #120]	@ 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80015be:	2300      	movs	r3, #0
 80015c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80015c8:	230c      	movs	r3, #12
 80015ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80015ce:	2300      	movs	r3, #0
 80015d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  LL_USART_Init(USART1, &USART_InitStruct);
 80015da:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80015de:	4619      	mov	r1, r3
 80015e0:	4806      	ldr	r0, [pc, #24]	@ (80015fc <MX_USART1_UART_Init+0xf0>)
 80015e2:	f004 f929 	bl	8005838 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 80015e6:	4805      	ldr	r0, [pc, #20]	@ (80015fc <MX_USART1_UART_Init+0xf0>)
 80015e8:	f7ff fe6b 	bl	80012c2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 80015ec:	4803      	ldr	r0, [pc, #12]	@ (80015fc <MX_USART1_UART_Init+0xf0>)
 80015ee:	f7ff fe58 	bl	80012a2 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015f2:	bf00      	nop
 80015f4:	3790      	adds	r7, #144	@ 0x90
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40013800 	.word	0x40013800

08001600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001606:	4b15      	ldr	r3, [pc, #84]	@ (800165c <MX_GPIO_Init+0x5c>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	4a14      	ldr	r2, [pc, #80]	@ (800165c <MX_GPIO_Init+0x5c>)
 800160c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001610:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001612:	4b12      	ldr	r3, [pc, #72]	@ (800165c <MX_GPIO_Init+0x5c>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800161e:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <MX_GPIO_Init+0x5c>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001622:	4a0e      	ldr	r2, [pc, #56]	@ (800165c <MX_GPIO_Init+0x5c>)
 8001624:	f043 0302 	orr.w	r3, r3, #2
 8001628:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800162a:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <MX_GPIO_Init+0x5c>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001636:	4b09      	ldr	r3, [pc, #36]	@ (800165c <MX_GPIO_Init+0x5c>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163a:	4a08      	ldr	r2, [pc, #32]	@ (800165c <MX_GPIO_Init+0x5c>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001642:	4b06      	ldr	r3, [pc, #24]	@ (800165c <MX_GPIO_Init+0x5c>)
 8001644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	40021000 	.word	0x40021000

08001660 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a04      	ldr	r2, [pc, #16]	@ (8001680 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d101      	bne.n	8001676 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001672:	f000 fae7 	bl	8001c44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40012c00 	.word	0x40012c00

08001684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001688:	b672      	cpsid	i
}
 800168a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <Error_Handler+0x8>

08001690 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001696:	4b11      	ldr	r3, [pc, #68]	@ (80016dc <HAL_MspInit+0x4c>)
 8001698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800169a:	4a10      	ldr	r2, [pc, #64]	@ (80016dc <HAL_MspInit+0x4c>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80016a2:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <HAL_MspInit+0x4c>)
 80016a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ae:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <HAL_MspInit+0x4c>)
 80016b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <HAL_MspInit+0x4c>)
 80016b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ba:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <HAL_MspInit+0x4c>)
 80016bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	210f      	movs	r1, #15
 80016ca:	f06f 0001 	mvn.w	r0, #1
 80016ce:	f000 fba8 	bl	8001e22 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40021000 	.word	0x40021000

080016e0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <HAL_CRC_MspInit+0x38>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d10b      	bne.n	800170a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80016f2:	4b0a      	ldr	r3, [pc, #40]	@ (800171c <HAL_CRC_MspInit+0x3c>)
 80016f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016f6:	4a09      	ldr	r2, [pc, #36]	@ (800171c <HAL_CRC_MspInit+0x3c>)
 80016f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80016fe:	4b07      	ldr	r3, [pc, #28]	@ (800171c <HAL_CRC_MspInit+0x3c>)
 8001700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001702:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 800170a:	bf00      	nop
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	40023000 	.word	0x40023000
 800171c:	40021000 	.word	0x40021000

08001720 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b0a0      	sub	sp, #128	@ 0x80
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	225c      	movs	r2, #92	@ 0x5c
 800173e:	2100      	movs	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f007 ffb1 	bl	80096a8 <memset>
  if(hi2c->Instance==I2C2)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a1f      	ldr	r2, [pc, #124]	@ (80017c8 <HAL_I2C_MspInit+0xa8>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d136      	bne.n	80017be <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001750:	2380      	movs	r3, #128	@ 0x80
 8001752:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001754:	2300      	movs	r3, #0
 8001756:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	4618      	mov	r0, r3
 800175e:	f002 fdad 	bl	80042bc <HAL_RCCEx_PeriphCLKConfig>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001768:	f7ff ff8c 	bl	8001684 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800176c:	4b17      	ldr	r3, [pc, #92]	@ (80017cc <HAL_I2C_MspInit+0xac>)
 800176e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001770:	4a16      	ldr	r2, [pc, #88]	@ (80017cc <HAL_I2C_MspInit+0xac>)
 8001772:	f043 0302 	orr.w	r3, r3, #2
 8001776:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001778:	4b14      	ldr	r3, [pc, #80]	@ (80017cc <HAL_I2C_MspInit+0xac>)
 800177a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB11     ------> I2C2_SDA
    PB13     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001784:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001788:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800178a:	2312      	movs	r3, #18
 800178c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800178e:	2301      	movs	r3, #1
 8001790:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001792:	2303      	movs	r3, #3
 8001794:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001796:	2304      	movs	r3, #4
 8001798:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800179e:	4619      	mov	r1, r3
 80017a0:	480b      	ldr	r0, [pc, #44]	@ (80017d0 <HAL_I2C_MspInit+0xb0>)
 80017a2:	f000 fed5 	bl	8002550 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <HAL_I2C_MspInit+0xac>)
 80017a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017aa:	4a08      	ldr	r2, [pc, #32]	@ (80017cc <HAL_I2C_MspInit+0xac>)
 80017ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80017b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80017b2:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <HAL_I2C_MspInit+0xac>)
 80017b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80017be:	bf00      	nop
 80017c0:	3780      	adds	r7, #128	@ 0x80
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40005800 	.word	0x40005800
 80017cc:	40021000 	.word	0x40021000
 80017d0:	48000400 	.word	0x48000400

080017d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08c      	sub	sp, #48	@ 0x30
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80017e2:	4b2e      	ldr	r3, [pc, #184]	@ (800189c <HAL_InitTick+0xc8>)
 80017e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e6:	4a2d      	ldr	r2, [pc, #180]	@ (800189c <HAL_InitTick+0xc8>)
 80017e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ee:	4b2b      	ldr	r3, [pc, #172]	@ (800189c <HAL_InitTick+0xc8>)
 80017f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017fa:	f107 020c 	add.w	r2, r7, #12
 80017fe:	f107 0310 	add.w	r3, r7, #16
 8001802:	4611      	mov	r1, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f002 fcc7 	bl	8004198 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800180a:	f002 fcaf 	bl	800416c <HAL_RCC_GetPCLK2Freq>
 800180e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001812:	4a23      	ldr	r2, [pc, #140]	@ (80018a0 <HAL_InitTick+0xcc>)
 8001814:	fba2 2303 	umull	r2, r3, r2, r3
 8001818:	0c9b      	lsrs	r3, r3, #18
 800181a:	3b01      	subs	r3, #1
 800181c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800181e:	4b21      	ldr	r3, [pc, #132]	@ (80018a4 <HAL_InitTick+0xd0>)
 8001820:	4a21      	ldr	r2, [pc, #132]	@ (80018a8 <HAL_InitTick+0xd4>)
 8001822:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001824:	4b1f      	ldr	r3, [pc, #124]	@ (80018a4 <HAL_InitTick+0xd0>)
 8001826:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800182a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800182c:	4a1d      	ldr	r2, [pc, #116]	@ (80018a4 <HAL_InitTick+0xd0>)
 800182e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001830:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001832:	4b1c      	ldr	r3, [pc, #112]	@ (80018a4 <HAL_InitTick+0xd0>)
 8001834:	2200      	movs	r2, #0
 8001836:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001838:	4b1a      	ldr	r3, [pc, #104]	@ (80018a4 <HAL_InitTick+0xd0>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183e:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <HAL_InitTick+0xd0>)
 8001840:	2200      	movs	r2, #0
 8001842:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001844:	4817      	ldr	r0, [pc, #92]	@ (80018a4 <HAL_InitTick+0xd0>)
 8001846:	f003 f843 	bl	80048d0 <HAL_TIM_Base_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001850:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001854:	2b00      	cmp	r3, #0
 8001856:	d11b      	bne.n	8001890 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001858:	4812      	ldr	r0, [pc, #72]	@ (80018a4 <HAL_InitTick+0xd0>)
 800185a:	f003 f89b 	bl	8004994 <HAL_TIM_Base_Start_IT>
 800185e:	4603      	mov	r3, r0
 8001860:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001864:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001868:	2b00      	cmp	r3, #0
 800186a:	d111      	bne.n	8001890 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800186c:	2019      	movs	r0, #25
 800186e:	f000 faf4 	bl	8001e5a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2b0f      	cmp	r3, #15
 8001876:	d808      	bhi.n	800188a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001878:	2200      	movs	r2, #0
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	2019      	movs	r0, #25
 800187e:	f000 fad0 	bl	8001e22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001882:	4a0a      	ldr	r2, [pc, #40]	@ (80018ac <HAL_InitTick+0xd8>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	e002      	b.n	8001890 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001890:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001894:	4618      	mov	r0, r3
 8001896:	3730      	adds	r7, #48	@ 0x30
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40021000 	.word	0x40021000
 80018a0:	431bde83 	.word	0x431bde83
 80018a4:	20000bf8 	.word	0x20000bf8
 80018a8:	40012c00 	.word	0x40012c00
 80018ac:	20000004 	.word	0x20000004

080018b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018b4:	bf00      	nop
 80018b6:	e7fd      	b.n	80018b4 <NMI_Handler+0x4>

080018b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018bc:	bf00      	nop
 80018be:	e7fd      	b.n	80018bc <HardFault_Handler+0x4>

080018c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c4:	bf00      	nop
 80018c6:	e7fd      	b.n	80018c4 <MemManage_Handler+0x4>

080018c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <BusFault_Handler+0x4>

080018d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <UsageFault_Handler+0x4>

080018d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018ec:	4802      	ldr	r0, [pc, #8]	@ (80018f8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80018ee:	f003 f8a5 	bl	8004a3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000bf8 	.word	0x20000bf8

080018fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
cpp_USART1_IRQHandler();
 8001900:	f7fe fcd4 	bl	80002ac <cpp_USART1_IRQHandler>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}

08001908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001910:	4a14      	ldr	r2, [pc, #80]	@ (8001964 <_sbrk+0x5c>)
 8001912:	4b15      	ldr	r3, [pc, #84]	@ (8001968 <_sbrk+0x60>)
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800191c:	4b13      	ldr	r3, [pc, #76]	@ (800196c <_sbrk+0x64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d102      	bne.n	800192a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001924:	4b11      	ldr	r3, [pc, #68]	@ (800196c <_sbrk+0x64>)
 8001926:	4a12      	ldr	r2, [pc, #72]	@ (8001970 <_sbrk+0x68>)
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <_sbrk+0x64>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	429a      	cmp	r2, r3
 8001936:	d207      	bcs.n	8001948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001938:	f007 ff14 	bl	8009764 <__errno>
 800193c:	4603      	mov	r3, r0
 800193e:	220c      	movs	r2, #12
 8001940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	e009      	b.n	800195c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001948:	4b08      	ldr	r3, [pc, #32]	@ (800196c <_sbrk+0x64>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800194e:	4b07      	ldr	r3, [pc, #28]	@ (800196c <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	4a05      	ldr	r2, [pc, #20]	@ (800196c <_sbrk+0x64>)
 8001958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800195a:	68fb      	ldr	r3, [r7, #12]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	2000c000 	.word	0x2000c000
 8001968:	00000400 	.word	0x00000400
 800196c:	20000c44 	.word	0x20000c44
 8001970:	2000ac70 	.word	0x2000ac70

08001974 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001978:	4b06      	ldr	r3, [pc, #24]	@ (8001994 <SystemInit+0x20>)
 800197a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800197e:	4a05      	ldr	r2, [pc, #20]	@ (8001994 <SystemInit+0x20>)
 8001980:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001984:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001998:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800199c:	f7ff ffea 	bl	8001974 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019a0:	480c      	ldr	r0, [pc, #48]	@ (80019d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80019a2:	490d      	ldr	r1, [pc, #52]	@ (80019d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019a4:	4a0d      	ldr	r2, [pc, #52]	@ (80019dc <LoopForever+0xe>)
  movs r3, #0
 80019a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a8:	e002      	b.n	80019b0 <LoopCopyDataInit>

080019aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ae:	3304      	adds	r3, #4

080019b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b4:	d3f9      	bcc.n	80019aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019b6:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019b8:	4c0a      	ldr	r4, [pc, #40]	@ (80019e4 <LoopForever+0x16>)
  movs r3, #0
 80019ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019bc:	e001      	b.n	80019c2 <LoopFillZerobss>

080019be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c0:	3204      	adds	r2, #4

080019c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c4:	d3fb      	bcc.n	80019be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019c6:	f007 fed3 	bl	8009770 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019ca:	f7ff fcc1 	bl	8001350 <main>

080019ce <LoopForever>:

LoopForever:
    b LoopForever
 80019ce:	e7fe      	b.n	80019ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019d0:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80019d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80019dc:	0800a820 	.word	0x0800a820
  ldr r2, =_sbss
 80019e0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80019e4:	2000ac6c 	.word	0x2000ac6c

080019e8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019e8:	e7fe      	b.n	80019e8 <ADC1_IRQHandler>

080019ea <lis3dh_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak lis3dh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 80019ea:	b590      	push	{r4, r7, lr}
 80019ec:	b087      	sub	sp, #28
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	461a      	mov	r2, r3
 80019f6:	460b      	mov	r3, r1
 80019f8:	72fb      	strb	r3, [r7, #11]
 80019fa:	4613      	mov	r3, r2
 80019fc:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d102      	bne.n	8001a0a <lis3dh_read_reg+0x20>
  {
    return -1;
 8001a04:	f04f 33ff 	mov.w	r3, #4294967295
 8001a08:	e009      	b.n	8001a1e <lis3dh_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	685c      	ldr	r4, [r3, #4]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	68d8      	ldr	r0, [r3, #12]
 8001a12:	893b      	ldrh	r3, [r7, #8]
 8001a14:	7af9      	ldrb	r1, [r7, #11]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	47a0      	blx	r4
 8001a1a:	6178      	str	r0, [r7, #20]

  return ret;
 8001a1c:	697b      	ldr	r3, [r7, #20]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	371c      	adds	r7, #28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd90      	pop	{r4, r7, pc}

08001a26 <lis3dh_write_reg>:
  *
  */
int32_t __weak lis3dh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8001a26:	b590      	push	{r4, r7, lr}
 8001a28:	b087      	sub	sp, #28
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	60f8      	str	r0, [r7, #12]
 8001a2e:	607a      	str	r2, [r7, #4]
 8001a30:	461a      	mov	r2, r3
 8001a32:	460b      	mov	r3, r1
 8001a34:	72fb      	strb	r3, [r7, #11]
 8001a36:	4613      	mov	r3, r2
 8001a38:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d102      	bne.n	8001a46 <lis3dh_write_reg+0x20>
  {
    return -1;
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
 8001a44:	e009      	b.n	8001a5a <lis3dh_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681c      	ldr	r4, [r3, #0]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	68d8      	ldr	r0, [r3, #12]
 8001a4e:	893b      	ldrh	r3, [r7, #8]
 8001a50:	7af9      	ldrb	r1, [r7, #11]
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	47a0      	blx	r4
 8001a56:	6178      	str	r0, [r7, #20]

  return ret;
 8001a58:	697b      	ldr	r3, [r7, #20]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	371c      	adds	r7, #28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd90      	pop	{r4, r7, pc}

08001a62 <lis3dh_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_operating_mode_set(const stmdev_ctx_t *ctx,
                                  lis3dh_op_md_t val)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b086      	sub	sp, #24
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	70fb      	strb	r3, [r7, #3]
  lis3dh_ctrl_reg1_t ctrl_reg1;
  lis3dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG1,
 8001a6e:	f107 0210 	add.w	r2, r7, #16
 8001a72:	2301      	movs	r3, #1
 8001a74:	2120      	movs	r1, #32
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7ff ffb7 	bl	80019ea <lis3dh_read_reg>
 8001a7c:	6178      	str	r0, [r7, #20]
                        (uint8_t *)&ctrl_reg1, 1);
  ret += lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4,
 8001a7e:	f107 020c 	add.w	r2, r7, #12
 8001a82:	2301      	movs	r3, #1
 8001a84:	2123      	movs	r1, #35	@ 0x23
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f7ff ffaf 	bl	80019ea <lis3dh_read_reg>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	4413      	add	r3, r2
 8001a92:	617b      	str	r3, [r7, #20]
                        (uint8_t *)&ctrl_reg4, 1);

  if (ret == 0)
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d128      	bne.n	8001aec <lis3dh_operating_mode_set+0x8a>
  {
    if (val == LIS3DH_HR_12bit)
 8001a9a:	78fb      	ldrb	r3, [r7, #3]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d107      	bne.n	8001ab0 <lis3dh_operating_mode_set+0x4e>
    {
      ctrl_reg1.lpen = 0;
 8001aa0:	7c3b      	ldrb	r3, [r7, #16]
 8001aa2:	f36f 03c3 	bfc	r3, #3, #1
 8001aa6:	743b      	strb	r3, [r7, #16]
      ctrl_reg4.hr   = 1;
 8001aa8:	7b3b      	ldrb	r3, [r7, #12]
 8001aaa:	f043 0308 	orr.w	r3, r3, #8
 8001aae:	733b      	strb	r3, [r7, #12]
    }

    if (val == LIS3DH_NM_10bit)
 8001ab0:	78fb      	ldrb	r3, [r7, #3]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d107      	bne.n	8001ac6 <lis3dh_operating_mode_set+0x64>
    {
      ctrl_reg1.lpen = 0;
 8001ab6:	7c3b      	ldrb	r3, [r7, #16]
 8001ab8:	f36f 03c3 	bfc	r3, #3, #1
 8001abc:	743b      	strb	r3, [r7, #16]
      ctrl_reg4.hr   = 0;
 8001abe:	7b3b      	ldrb	r3, [r7, #12]
 8001ac0:	f36f 03c3 	bfc	r3, #3, #1
 8001ac4:	733b      	strb	r3, [r7, #12]
    }

    if (val == LIS3DH_LP_8bit)
 8001ac6:	78fb      	ldrb	r3, [r7, #3]
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d107      	bne.n	8001adc <lis3dh_operating_mode_set+0x7a>
    {
      ctrl_reg1.lpen = 1;
 8001acc:	7c3b      	ldrb	r3, [r7, #16]
 8001ace:	f043 0308 	orr.w	r3, r3, #8
 8001ad2:	743b      	strb	r3, [r7, #16]
      ctrl_reg4.hr   = 0;
 8001ad4:	7b3b      	ldrb	r3, [r7, #12]
 8001ad6:	f36f 03c3 	bfc	r3, #3, #1
 8001ada:	733b      	strb	r3, [r7, #12]
    }

    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001adc:	f107 0210 	add.w	r2, r7, #16
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	2120      	movs	r1, #32
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff ff9e 	bl	8001a26 <lis3dh_write_reg>
 8001aea:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d107      	bne.n	8001b02 <lis3dh_operating_mode_set+0xa0>
  {
    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001af2:	f107 020c 	add.w	r2, r7, #12
 8001af6:	2301      	movs	r3, #1
 8001af8:	2123      	movs	r1, #35	@ 0x23
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff ff93 	bl	8001a26 <lis3dh_write_reg>
 8001b00:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8001b02:	697b      	ldr	r3, [r7, #20]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3718      	adds	r7, #24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <lis3dh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_data_rate_set(const stmdev_ctx_t *ctx, lis3dh_odr_t val)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	70fb      	strb	r3, [r7, #3]
  lis3dh_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001b18:	f107 0208 	add.w	r2, r7, #8
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	2120      	movs	r1, #32
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f7ff ff62 	bl	80019ea <lis3dh_read_reg>
 8001b26:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10f      	bne.n	8001b4e <lis3dh_data_rate_set+0x42>
  {
    ctrl_reg1.odr = (uint8_t)val;
 8001b2e:	78fb      	ldrb	r3, [r7, #3]
 8001b30:	f003 030f 	and.w	r3, r3, #15
 8001b34:	b2da      	uxtb	r2, r3
 8001b36:	7a3b      	ldrb	r3, [r7, #8]
 8001b38:	f362 1307 	bfi	r3, r2, #4, #4
 8001b3c:	723b      	strb	r3, [r7, #8]
    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001b3e:	f107 0208 	add.w	r2, r7, #8
 8001b42:	2301      	movs	r3, #1
 8001b44:	2120      	movs	r1, #32
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff ff6d 	bl	8001a26 <lis3dh_write_reg>
 8001b4c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <lis3dh_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_full_scale_set(const stmdev_ctx_t *ctx, lis3dh_fs_t val)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	460b      	mov	r3, r1
 8001b62:	70fb      	strb	r3, [r7, #3]
  lis3dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001b64:	f107 0208 	add.w	r2, r7, #8
 8001b68:	2301      	movs	r3, #1
 8001b6a:	2123      	movs	r1, #35	@ 0x23
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7ff ff3c 	bl	80019ea <lis3dh_read_reg>
 8001b72:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d10f      	bne.n	8001b9a <lis3dh_full_scale_set+0x42>
  {
    ctrl_reg4.fs = (uint8_t)val;
 8001b7a:	78fb      	ldrb	r3, [r7, #3]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	7a3b      	ldrb	r3, [r7, #8]
 8001b84:	f362 1305 	bfi	r3, r2, #4, #2
 8001b88:	723b      	strb	r3, [r7, #8]
    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001b8a:	f107 0208 	add.w	r2, r7, #8
 8001b8e:	2301      	movs	r3, #1
 8001b90:	2123      	movs	r1, #35	@ 0x23
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff ff47 	bl	8001a26 <lis3dh_write_reg>
 8001b98:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <lis3dh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	70fb      	strb	r3, [r7, #3]
  lis3dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001bb0:	f107 0208 	add.w	r2, r7, #8
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	2123      	movs	r1, #35	@ 0x23
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ff16 	bl	80019ea <lis3dh_read_reg>
 8001bbe:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10f      	bne.n	8001be6 <lis3dh_block_data_update_set+0x42>
  {
    ctrl_reg4.bdu = val;
 8001bc6:	78fb      	ldrb	r3, [r7, #3]
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	7a3b      	ldrb	r3, [r7, #8]
 8001bd0:	f362 13c7 	bfi	r3, r2, #7, #1
 8001bd4:	723b      	strb	r3, [r7, #8]
    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001bd6:	f107 0208 	add.w	r2, r7, #8
 8001bda:	2301      	movs	r3, #1
 8001bdc:	2123      	movs	r1, #35	@ 0x23
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff ff21 	bl	8001a26 <lis3dh_write_reg>
 8001be4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001be6:	68fb      	ldr	r3, [r7, #12]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3710      	adds	r7, #16
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <lis3dh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_WHO_AM_I, buff, 1);
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	210f      	movs	r1, #15
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff fef2 	bl	80019ea <lis3dh_read_reg>
 8001c06:	60f8      	str	r0, [r7, #12]

  return ret;
 8001c08:	68fb      	ldr	r3, [r7, #12]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f000 f8f5 	bl	8001e0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c22:	200f      	movs	r0, #15
 8001c24:	f7ff fdd6 	bl	80017d4 <HAL_InitTick>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d002      	beq.n	8001c34 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	71fb      	strb	r3, [r7, #7]
 8001c32:	e001      	b.n	8001c38 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c34:	f7ff fd2c 	bl	8001690 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c38:	79fb      	ldrb	r3, [r7, #7]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_IncTick+0x20>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4413      	add	r3, r2
 8001c54:	4a04      	ldr	r2, [pc, #16]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c56:	6013      	str	r3, [r2, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	20000008 	.word	0x20000008
 8001c68:	20000c48 	.word	0x20000c48

08001c6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c70:	4b03      	ldr	r3, [pc, #12]	@ (8001c80 <HAL_GetTick+0x14>)
 8001c72:	681b      	ldr	r3, [r3, #0]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	20000c48 	.word	0x20000c48

08001c84 <__NVIC_SetPriorityGrouping>:
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb6:	4a04      	ldr	r2, [pc, #16]	@ (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	60d3      	str	r3, [r2, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <__NVIC_GetPriorityGrouping>:
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cd0:	4b04      	ldr	r3, [pc, #16]	@ (8001ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	f003 0307 	and.w	r3, r3, #7
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <__NVIC_EnableIRQ>:
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	db0b      	blt.n	8001d12 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	f003 021f 	and.w	r2, r3, #31
 8001d00:	4907      	ldr	r1, [pc, #28]	@ (8001d20 <__NVIC_EnableIRQ+0x38>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	095b      	lsrs	r3, r3, #5
 8001d08:	2001      	movs	r0, #1
 8001d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000e100 	.word	0xe000e100

08001d24 <__NVIC_SetPriority>:
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	6039      	str	r1, [r7, #0]
 8001d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	db0a      	blt.n	8001d4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	490c      	ldr	r1, [pc, #48]	@ (8001d70 <__NVIC_SetPriority+0x4c>)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	0112      	lsls	r2, r2, #4
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	440b      	add	r3, r1
 8001d48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001d4c:	e00a      	b.n	8001d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	4908      	ldr	r1, [pc, #32]	@ (8001d74 <__NVIC_SetPriority+0x50>)
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	f003 030f 	and.w	r3, r3, #15
 8001d5a:	3b04      	subs	r3, #4
 8001d5c:	0112      	lsls	r2, r2, #4
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	440b      	add	r3, r1
 8001d62:	761a      	strb	r2, [r3, #24]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	e000e100 	.word	0xe000e100
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <NVIC_EncodePriority>:
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b089      	sub	sp, #36	@ 0x24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f1c3 0307 	rsb	r3, r3, #7
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	bf28      	it	cs
 8001d96:	2304      	movcs	r3, #4
 8001d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	3304      	adds	r3, #4
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d902      	bls.n	8001da8 <NVIC_EncodePriority+0x30>
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	3b03      	subs	r3, #3
 8001da6:	e000      	b.n	8001daa <NVIC_EncodePriority+0x32>
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dac:	f04f 32ff 	mov.w	r2, #4294967295
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43da      	mvns	r2, r3
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	401a      	ands	r2, r3
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dca:	43d9      	mvns	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd0:	4313      	orrs	r3, r2
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3724      	adds	r7, #36	@ 0x24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
	...

08001de0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001de4:	f3bf 8f4f 	dsb	sy
}
 8001de8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001dea:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <__NVIC_SystemReset+0x24>)
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001df2:	4904      	ldr	r1, [pc, #16]	@ (8001e04 <__NVIC_SystemReset+0x24>)
 8001df4:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <__NVIC_SystemReset+0x28>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001dfa:	f3bf 8f4f 	dsb	sy
}
 8001dfe:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <__NVIC_SystemReset+0x20>
 8001e04:	e000ed00 	.word	0xe000ed00
 8001e08:	05fa0004 	.word	0x05fa0004

08001e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f7ff ff35 	bl	8001c84 <__NVIC_SetPriorityGrouping>
}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	4603      	mov	r3, r0
 8001e2a:	60b9      	str	r1, [r7, #8]
 8001e2c:	607a      	str	r2, [r7, #4]
 8001e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e34:	f7ff ff4a 	bl	8001ccc <__NVIC_GetPriorityGrouping>
 8001e38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	68b9      	ldr	r1, [r7, #8]
 8001e3e:	6978      	ldr	r0, [r7, #20]
 8001e40:	f7ff ff9a 	bl	8001d78 <NVIC_EncodePriority>
 8001e44:	4602      	mov	r2, r0
 8001e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff69 	bl	8001d24 <__NVIC_SetPriority>
}
 8001e52:	bf00      	nop
 8001e54:	3718      	adds	r7, #24
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b082      	sub	sp, #8
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	4603      	mov	r3, r0
 8001e62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff ff3d 	bl	8001ce8 <__NVIC_EnableIRQ>
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001e7a:	f7ff ffb1 	bl	8001de0 <__NVIC_SystemReset>
	...

08001e80 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d101      	bne.n	8001e92 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e054      	b.n	8001f3c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	7f5b      	ldrb	r3, [r3, #29]
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d105      	bne.n	8001ea8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7ff fc1c 	bl	80016e0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	791b      	ldrb	r3, [r3, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d10c      	bne.n	8001ed0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a22      	ldr	r2, [pc, #136]	@ (8001f44 <HAL_CRC_Init+0xc4>)
 8001ebc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 0218 	bic.w	r2, r2, #24
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	e00c      	b.n	8001eea <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6899      	ldr	r1, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	461a      	mov	r2, r3
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f834 	bl	8001f48 <HAL_CRCEx_Polynomial_Set>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e028      	b.n	8001f3c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	795b      	ldrb	r3, [r3, #5]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d105      	bne.n	8001efe <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8001efa:	611a      	str	r2, [r3, #16]
 8001efc:	e004      	b.n	8001f08 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6912      	ldr	r2, [r2, #16]
 8001f06:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	695a      	ldr	r2, [r3, #20]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	699a      	ldr	r2, [r3, #24]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	430a      	orrs	r2, r1
 8001f32:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	04c11db7 	.word	0x04c11db7

08001f48 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b087      	sub	sp, #28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f54:	2300      	movs	r3, #0
 8001f56:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001f58:	231f      	movs	r3, #31
 8001f5a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d102      	bne.n	8001f6c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	75fb      	strb	r3, [r7, #23]
 8001f6a:	e063      	b.n	8002034 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001f6c:	bf00      	nop
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1e5a      	subs	r2, r3, #1
 8001f72:	613a      	str	r2, [r7, #16]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d009      	beq.n	8001f8c <HAL_CRCEx_Polynomial_Set+0x44>
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	f003 031f 	and.w	r3, r3, #31
 8001f7e:	68ba      	ldr	r2, [r7, #8]
 8001f80:	fa22 f303 	lsr.w	r3, r2, r3
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0f0      	beq.n	8001f6e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b18      	cmp	r3, #24
 8001f90:	d846      	bhi.n	8002020 <HAL_CRCEx_Polynomial_Set+0xd8>
 8001f92:	a201      	add	r2, pc, #4	@ (adr r2, 8001f98 <HAL_CRCEx_Polynomial_Set+0x50>)
 8001f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f98:	08002027 	.word	0x08002027
 8001f9c:	08002021 	.word	0x08002021
 8001fa0:	08002021 	.word	0x08002021
 8001fa4:	08002021 	.word	0x08002021
 8001fa8:	08002021 	.word	0x08002021
 8001fac:	08002021 	.word	0x08002021
 8001fb0:	08002021 	.word	0x08002021
 8001fb4:	08002021 	.word	0x08002021
 8001fb8:	08002015 	.word	0x08002015
 8001fbc:	08002021 	.word	0x08002021
 8001fc0:	08002021 	.word	0x08002021
 8001fc4:	08002021 	.word	0x08002021
 8001fc8:	08002021 	.word	0x08002021
 8001fcc:	08002021 	.word	0x08002021
 8001fd0:	08002021 	.word	0x08002021
 8001fd4:	08002021 	.word	0x08002021
 8001fd8:	08002009 	.word	0x08002009
 8001fdc:	08002021 	.word	0x08002021
 8001fe0:	08002021 	.word	0x08002021
 8001fe4:	08002021 	.word	0x08002021
 8001fe8:	08002021 	.word	0x08002021
 8001fec:	08002021 	.word	0x08002021
 8001ff0:	08002021 	.word	0x08002021
 8001ff4:	08002021 	.word	0x08002021
 8001ff8:	08001ffd 	.word	0x08001ffd
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	2b06      	cmp	r3, #6
 8002000:	d913      	bls.n	800202a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002006:	e010      	b.n	800202a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	2b07      	cmp	r3, #7
 800200c:	d90f      	bls.n	800202e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002012:	e00c      	b.n	800202e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	2b0f      	cmp	r3, #15
 8002018:	d90b      	bls.n	8002032 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800201e:	e008      	b.n	8002032 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	75fb      	strb	r3, [r7, #23]
        break;
 8002024:	e006      	b.n	8002034 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002026:	bf00      	nop
 8002028:	e004      	b.n	8002034 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800202a:	bf00      	nop
 800202c:	e002      	b.n	8002034 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800202e:	bf00      	nop
 8002030:	e000      	b.n	8002034 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002032:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002034:	7dfb      	ldrb	r3, [r7, #23]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10d      	bne.n	8002056 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f023 0118 	bic.w	r1, r3, #24
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	430a      	orrs	r2, r1
 8002054:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002056:	7dfb      	ldrb	r3, [r7, #23]
}
 8002058:	4618      	mov	r0, r3
 800205a:	371c      	adds	r7, #28
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002076:	4b2f      	ldr	r3, [pc, #188]	@ (8002134 <HAL_FLASH_Program+0xd0>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d101      	bne.n	8002082 <HAL_FLASH_Program+0x1e>
 800207e:	2302      	movs	r3, #2
 8002080:	e053      	b.n	800212a <HAL_FLASH_Program+0xc6>
 8002082:	4b2c      	ldr	r3, [pc, #176]	@ (8002134 <HAL_FLASH_Program+0xd0>)
 8002084:	2201      	movs	r2, #1
 8002086:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002088:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800208c:	f000 f888 	bl	80021a0 <FLASH_WaitForLastOperation>
 8002090:	4603      	mov	r3, r0
 8002092:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002094:	7dfb      	ldrb	r3, [r7, #23]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d143      	bne.n	8002122 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800209a:	4b26      	ldr	r3, [pc, #152]	@ (8002134 <HAL_FLASH_Program+0xd0>)
 800209c:	2200      	movs	r2, #0
 800209e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80020a0:	4b25      	ldr	r3, [pc, #148]	@ (8002138 <HAL_FLASH_Program+0xd4>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d009      	beq.n	80020c0 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80020ac:	4b22      	ldr	r3, [pc, #136]	@ (8002138 <HAL_FLASH_Program+0xd4>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a21      	ldr	r2, [pc, #132]	@ (8002138 <HAL_FLASH_Program+0xd4>)
 80020b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80020b6:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80020b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002134 <HAL_FLASH_Program+0xd0>)
 80020ba:	2202      	movs	r2, #2
 80020bc:	771a      	strb	r2, [r3, #28]
 80020be:	e002      	b.n	80020c6 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80020c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002134 <HAL_FLASH_Program+0xd0>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d107      	bne.n	80020dc <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80020cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020d0:	68b8      	ldr	r0, [r7, #8]
 80020d2:	f000 f8bb 	bl	800224c <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80020d6:	2301      	movs	r3, #1
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	e010      	b.n	80020fe <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d002      	beq.n	80020e8 <HAL_FLASH_Program+0x84>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d10a      	bne.n	80020fe <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	4619      	mov	r1, r3
 80020ec:	68b8      	ldr	r0, [r7, #8]
 80020ee:	f000 f8d3 	bl	8002298 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d102      	bne.n	80020fe <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 80020f8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80020fc:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020fe:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002102:	f000 f84d 	bl	80021a0 <FLASH_WaitForLastOperation>
 8002106:	4603      	mov	r3, r0
 8002108:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d006      	beq.n	800211e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8002110:	4b09      	ldr	r3, [pc, #36]	@ (8002138 <HAL_FLASH_Program+0xd4>)
 8002112:	695a      	ldr	r2, [r3, #20]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	43db      	mvns	r3, r3
 8002118:	4907      	ldr	r1, [pc, #28]	@ (8002138 <HAL_FLASH_Program+0xd4>)
 800211a:	4013      	ands	r3, r2
 800211c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800211e:	f000 f9cd 	bl	80024bc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002122:	4b04      	ldr	r3, [pc, #16]	@ (8002134 <HAL_FLASH_Program+0xd0>)
 8002124:	2200      	movs	r2, #0
 8002126:	701a      	strb	r2, [r3, #0]

  return status;
 8002128:	7dfb      	ldrb	r3, [r7, #23]
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	2000000c 	.word	0x2000000c
 8002138:	40022000 	.word	0x40022000

0800213c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002142:	2300      	movs	r3, #0
 8002144:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002146:	4b0b      	ldr	r3, [pc, #44]	@ (8002174 <HAL_FLASH_Unlock+0x38>)
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	2b00      	cmp	r3, #0
 800214c:	da0b      	bge.n	8002166 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800214e:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <HAL_FLASH_Unlock+0x38>)
 8002150:	4a09      	ldr	r2, [pc, #36]	@ (8002178 <HAL_FLASH_Unlock+0x3c>)
 8002152:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002154:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <HAL_FLASH_Unlock+0x38>)
 8002156:	4a09      	ldr	r2, [pc, #36]	@ (800217c <HAL_FLASH_Unlock+0x40>)
 8002158:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800215a:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <HAL_FLASH_Unlock+0x38>)
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	2b00      	cmp	r3, #0
 8002160:	da01      	bge.n	8002166 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002166:	79fb      	ldrb	r3, [r7, #7]
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	40022000 	.word	0x40022000
 8002178:	45670123 	.word	0x45670123
 800217c:	cdef89ab 	.word	0xcdef89ab

08002180 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002184:	4b05      	ldr	r3, [pc, #20]	@ (800219c <HAL_FLASH_Lock+0x1c>)
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	4a04      	ldr	r2, [pc, #16]	@ (800219c <HAL_FLASH_Lock+0x1c>)
 800218a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800218e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	40022000 	.word	0x40022000

080021a0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80021a8:	f7ff fd60 	bl	8001c6c <HAL_GetTick>
 80021ac:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80021ae:	e00d      	b.n	80021cc <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b6:	d009      	beq.n	80021cc <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 80021b8:	f7ff fd58 	bl	8001c6c <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d801      	bhi.n	80021cc <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e035      	b.n	8002238 <FLASH_WaitForLastOperation+0x98>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80021cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002240 <FLASH_WaitForLastOperation+0xa0>)
 80021ce:	691b      	ldr	r3, [r3, #16]
 80021d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1eb      	bne.n	80021b0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80021d8:	4b19      	ldr	r3, [pc, #100]	@ (8002240 <FLASH_WaitForLastOperation+0xa0>)
 80021da:	691a      	ldr	r2, [r3, #16]
 80021dc:	4b19      	ldr	r3, [pc, #100]	@ (8002244 <FLASH_WaitForLastOperation+0xa4>)
 80021de:	4013      	ands	r3, r2
 80021e0:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d01d      	beq.n	8002224 <FLASH_WaitForLastOperation+0x84>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80021e8:	4b17      	ldr	r3, [pc, #92]	@ (8002248 <FLASH_WaitForLastOperation+0xa8>)
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	4a15      	ldr	r2, [pc, #84]	@ (8002248 <FLASH_WaitForLastOperation+0xa8>)
 80021f2:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021fa:	d307      	bcc.n	800220c <FLASH_WaitForLastOperation+0x6c>
 80021fc:	4b10      	ldr	r3, [pc, #64]	@ (8002240 <FLASH_WaitForLastOperation+0xa0>)
 80021fe:	699a      	ldr	r2, [r3, #24]
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8002206:	490e      	ldr	r1, [pc, #56]	@ (8002240 <FLASH_WaitForLastOperation+0xa0>)
 8002208:	4313      	orrs	r3, r2
 800220a:	618b      	str	r3, [r1, #24]
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d004      	beq.n	8002220 <FLASH_WaitForLastOperation+0x80>
 8002216:	4a0a      	ldr	r2, [pc, #40]	@ (8002240 <FLASH_WaitForLastOperation+0xa0>)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800221e:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e009      	b.n	8002238 <FLASH_WaitForLastOperation+0x98>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002224:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <FLASH_WaitForLastOperation+0xa0>)
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b00      	cmp	r3, #0
 800222e:	d002      	beq.n	8002236 <FLASH_WaitForLastOperation+0x96>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002230:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <FLASH_WaitForLastOperation+0xa0>)
 8002232:	2201      	movs	r2, #1
 8002234:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40022000 	.word	0x40022000
 8002244:	0002c3fa 	.word	0x0002c3fa
 8002248:	2000000c 	.word	0x2000000c

0800224c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002258:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <FLASH_Program_DoubleWord+0x48>)
 800225a:	695b      	ldr	r3, [r3, #20]
 800225c:	4a0d      	ldr	r2, [pc, #52]	@ (8002294 <FLASH_Program_DoubleWord+0x48>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800226a:	f3bf 8f6f 	isb	sy
}
 800226e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8002270:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002274:	f04f 0200 	mov.w	r2, #0
 8002278:	f04f 0300 	mov.w	r3, #0
 800227c:	000a      	movs	r2, r1
 800227e:	2300      	movs	r3, #0
 8002280:	68f9      	ldr	r1, [r7, #12]
 8002282:	3104      	adds	r1, #4
 8002284:	4613      	mov	r3, r2
 8002286:	600b      	str	r3, [r1, #0]
}
 8002288:	bf00      	nop
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	40022000 	.word	0x40022000

08002298 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002298:	b480      	push	{r7}
 800229a:	b089      	sub	sp, #36	@ 0x24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80022a2:	2340      	movs	r3, #64	@ 0x40
 80022a4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80022ae:	4b14      	ldr	r3, [pc, #80]	@ (8002300 <FLASH_Program_Fast+0x68>)
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	4a13      	ldr	r2, [pc, #76]	@ (8002300 <FLASH_Program_Fast+0x68>)
 80022b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022b8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022ba:	f3ef 8310 	mrs	r3, PRIMASK
 80022be:	60fb      	str	r3, [r7, #12]
  return(result);
 80022c0:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80022c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80022c4:	b672      	cpsid	i
}
 80022c6:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	3304      	adds	r3, #4
 80022d4:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	3304      	adds	r3, #4
 80022da:	617b      	str	r3, [r7, #20]
    row_index--;
 80022dc:	7ffb      	ldrb	r3, [r7, #31]
 80022de:	3b01      	subs	r3, #1
 80022e0:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 80022e2:	7ffb      	ldrb	r3, [r7, #31]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1ef      	bne.n	80022c8 <FLASH_Program_Fast+0x30>
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f383 8810 	msr	PRIMASK, r3
}
 80022f2:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80022f4:	bf00      	nop
 80022f6:	3724      	adds	r7, #36	@ 0x24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	40022000 	.word	0x40022000

08002304 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800230e:	4b48      	ldr	r3, [pc, #288]	@ (8002430 <HAL_FLASHEx_Erase+0x12c>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_FLASHEx_Erase+0x16>
 8002316:	2302      	movs	r3, #2
 8002318:	e085      	b.n	8002426 <HAL_FLASHEx_Erase+0x122>
 800231a:	4b45      	ldr	r3, [pc, #276]	@ (8002430 <HAL_FLASHEx_Erase+0x12c>)
 800231c:	2201      	movs	r2, #1
 800231e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002320:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002324:	f7ff ff3c 	bl	80021a0 <FLASH_WaitForLastOperation>
 8002328:	4603      	mov	r3, r0
 800232a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d175      	bne.n	800241e <HAL_FLASHEx_Erase+0x11a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002332:	4b3f      	ldr	r3, [pc, #252]	@ (8002430 <HAL_FLASHEx_Erase+0x12c>)
 8002334:	2200      	movs	r2, #0
 8002336:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002338:	4b3e      	ldr	r3, [pc, #248]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002340:	2b00      	cmp	r3, #0
 8002342:	d013      	beq.n	800236c <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002344:	4b3b      	ldr	r3, [pc, #236]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800234c:	2b00      	cmp	r3, #0
 800234e:	d009      	beq.n	8002364 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002350:	4b38      	ldr	r3, [pc, #224]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a37      	ldr	r2, [pc, #220]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 8002356:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800235a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800235c:	4b34      	ldr	r3, [pc, #208]	@ (8002430 <HAL_FLASHEx_Erase+0x12c>)
 800235e:	2203      	movs	r2, #3
 8002360:	771a      	strb	r2, [r3, #28]
 8002362:	e016      	b.n	8002392 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002364:	4b32      	ldr	r3, [pc, #200]	@ (8002430 <HAL_FLASHEx_Erase+0x12c>)
 8002366:	2201      	movs	r2, #1
 8002368:	771a      	strb	r2, [r3, #28]
 800236a:	e012      	b.n	8002392 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800236c:	4b31      	ldr	r3, [pc, #196]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002374:	2b00      	cmp	r3, #0
 8002376:	d009      	beq.n	800238c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002378:	4b2e      	ldr	r3, [pc, #184]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a2d      	ldr	r2, [pc, #180]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 800237e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002382:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002384:	4b2a      	ldr	r3, [pc, #168]	@ (8002430 <HAL_FLASHEx_Erase+0x12c>)
 8002386:	2202      	movs	r2, #2
 8002388:	771a      	strb	r2, [r3, #28]
 800238a:	e002      	b.n	8002392 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800238c:	4b28      	ldr	r3, [pc, #160]	@ (8002430 <HAL_FLASHEx_Erase+0x12c>)
 800238e:	2200      	movs	r2, #0
 8002390:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d111      	bne.n	80023be <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 f84a 	bl	8002438 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80023a4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80023a8:	f7ff fefa 	bl	80021a0 <FLASH_WaitForLastOperation>
 80023ac:	4603      	mov	r3, r0
 80023ae:	73fb      	strb	r3, [r7, #15]
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80023b0:	4b20      	ldr	r3, [pc, #128]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 80023b6:	f023 0304 	bic.w	r3, r3, #4
 80023ba:	6153      	str	r3, [r2, #20]
 80023bc:	e02d      	b.n	800241a <HAL_FLASHEx_Erase+0x116>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	f04f 32ff 	mov.w	r2, #4294967295
 80023c4:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	e01d      	b.n	800240a <HAL_FLASHEx_Erase+0x106>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	4619      	mov	r1, r3
 80023d4:	68b8      	ldr	r0, [r7, #8]
 80023d6:	f000 f84d 	bl	8002474 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80023da:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80023de:	f7ff fedf 	bl	80021a0 <FLASH_WaitForLastOperation>
 80023e2:	4603      	mov	r3, r0
 80023e4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80023e6:	4b13      	ldr	r3, [pc, #76]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	4a12      	ldr	r2, [pc, #72]	@ (8002434 <HAL_FLASHEx_Erase+0x130>)
 80023ec:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 80023f0:	f023 0302 	bic.w	r3, r3, #2
 80023f4:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d003      	beq.n	8002404 <HAL_FLASHEx_Erase+0x100>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	601a      	str	r2, [r3, #0]
          break;
 8002402:	e00a      	b.n	800241a <HAL_FLASHEx_Erase+0x116>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	3301      	adds	r3, #1
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	4413      	add	r3, r2
 8002414:	68ba      	ldr	r2, [r7, #8]
 8002416:	429a      	cmp	r2, r3
 8002418:	d3d9      	bcc.n	80023ce <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800241a:	f000 f84f 	bl	80024bc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800241e:	4b04      	ldr	r3, [pc, #16]	@ (8002430 <HAL_FLASHEx_Erase+0x12c>)
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]

  return status;
 8002424:	7bfb      	ldrb	r3, [r7, #15]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	2000000c 	.word	0x2000000c
 8002434:	40022000 	.word	0x40022000

08002438 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	2b00      	cmp	r3, #0
 8002448:	d005      	beq.n	8002456 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800244a:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <FLASH_MassErase+0x38>)
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	4a08      	ldr	r2, [pc, #32]	@ (8002470 <FLASH_MassErase+0x38>)
 8002450:	f043 0304 	orr.w	r3, r3, #4
 8002454:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002456:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <FLASH_MassErase+0x38>)
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	4a05      	ldr	r2, [pc, #20]	@ (8002470 <FLASH_MassErase+0x38>)
 800245c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002460:	6153      	str	r3, [r2, #20]
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40022000 	.word	0x40022000

08002474 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800247e:	4b0e      	ldr	r3, [pc, #56]	@ (80024b8 <FLASH_PageErase+0x44>)
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 800248e:	490a      	ldr	r1, [pc, #40]	@ (80024b8 <FLASH_PageErase+0x44>)
 8002490:	4313      	orrs	r3, r2
 8002492:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002494:	4b08      	ldr	r3, [pc, #32]	@ (80024b8 <FLASH_PageErase+0x44>)
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	4a07      	ldr	r2, [pc, #28]	@ (80024b8 <FLASH_PageErase+0x44>)
 800249a:	f043 0302 	orr.w	r3, r3, #2
 800249e:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80024a0:	4b05      	ldr	r3, [pc, #20]	@ (80024b8 <FLASH_PageErase+0x44>)
 80024a2:	695b      	ldr	r3, [r3, #20]
 80024a4:	4a04      	ldr	r2, [pc, #16]	@ (80024b8 <FLASH_PageErase+0x44>)
 80024a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024aa:	6153      	str	r3, [r2, #20]
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	40022000 	.word	0x40022000

080024bc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80024c2:	4b21      	ldr	r3, [pc, #132]	@ (8002548 <FLASH_FlushCaches+0x8c>)
 80024c4:	7f1b      	ldrb	r3, [r3, #28]
 80024c6:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80024c8:	79fb      	ldrb	r3, [r7, #7]
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d002      	beq.n	80024d4 <FLASH_FlushCaches+0x18>
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	d117      	bne.n	8002504 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80024d4:	4b1d      	ldr	r3, [pc, #116]	@ (800254c <FLASH_FlushCaches+0x90>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a1c      	ldr	r2, [pc, #112]	@ (800254c <FLASH_FlushCaches+0x90>)
 80024da:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80024de:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80024e0:	4b1a      	ldr	r3, [pc, #104]	@ (800254c <FLASH_FlushCaches+0x90>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a19      	ldr	r2, [pc, #100]	@ (800254c <FLASH_FlushCaches+0x90>)
 80024e6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024ea:	6013      	str	r3, [r2, #0]
 80024ec:	4b17      	ldr	r3, [pc, #92]	@ (800254c <FLASH_FlushCaches+0x90>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a16      	ldr	r2, [pc, #88]	@ (800254c <FLASH_FlushCaches+0x90>)
 80024f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80024f6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024f8:	4b14      	ldr	r3, [pc, #80]	@ (800254c <FLASH_FlushCaches+0x90>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a13      	ldr	r2, [pc, #76]	@ (800254c <FLASH_FlushCaches+0x90>)
 80024fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002502:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	2b02      	cmp	r3, #2
 8002508:	d002      	beq.n	8002510 <FLASH_FlushCaches+0x54>
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	2b03      	cmp	r3, #3
 800250e:	d111      	bne.n	8002534 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002510:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <FLASH_FlushCaches+0x90>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a0d      	ldr	r2, [pc, #52]	@ (800254c <FLASH_FlushCaches+0x90>)
 8002516:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800251a:	6013      	str	r3, [r2, #0]
 800251c:	4b0b      	ldr	r3, [pc, #44]	@ (800254c <FLASH_FlushCaches+0x90>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <FLASH_FlushCaches+0x90>)
 8002522:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002526:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002528:	4b08      	ldr	r3, [pc, #32]	@ (800254c <FLASH_FlushCaches+0x90>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a07      	ldr	r2, [pc, #28]	@ (800254c <FLASH_FlushCaches+0x90>)
 800252e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002532:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002534:	4b04      	ldr	r3, [pc, #16]	@ (8002548 <FLASH_FlushCaches+0x8c>)
 8002536:	2200      	movs	r2, #0
 8002538:	771a      	strb	r2, [r3, #28]
}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	2000000c 	.word	0x2000000c
 800254c:	40022000 	.word	0x40022000

08002550 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002550:	b480      	push	{r7}
 8002552:	b087      	sub	sp, #28
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800255e:	e154      	b.n	800280a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	2101      	movs	r1, #1
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	fa01 f303 	lsl.w	r3, r1, r3
 800256c:	4013      	ands	r3, r2
 800256e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2b00      	cmp	r3, #0
 8002574:	f000 8146 	beq.w	8002804 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f003 0303 	and.w	r3, r3, #3
 8002580:	2b01      	cmp	r3, #1
 8002582:	d005      	beq.n	8002590 <HAL_GPIO_Init+0x40>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f003 0303 	and.w	r3, r3, #3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d130      	bne.n	80025f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	2203      	movs	r2, #3
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	4013      	ands	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	68da      	ldr	r2, [r3, #12]
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025c6:	2201      	movs	r2, #1
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	43db      	mvns	r3, r3
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	4013      	ands	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	091b      	lsrs	r3, r3, #4
 80025dc:	f003 0201 	and.w	r2, r3, #1
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f003 0303 	and.w	r3, r3, #3
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d017      	beq.n	800262e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	2203      	movs	r2, #3
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43db      	mvns	r3, r3
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4013      	ands	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	4313      	orrs	r3, r2
 8002626:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d123      	bne.n	8002682 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	08da      	lsrs	r2, r3, #3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	3208      	adds	r2, #8
 8002642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002646:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	220f      	movs	r2, #15
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43db      	mvns	r3, r3
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4013      	ands	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	691a      	ldr	r2, [r3, #16]
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	08da      	lsrs	r2, r3, #3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	3208      	adds	r2, #8
 800267c:	6939      	ldr	r1, [r7, #16]
 800267e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	2203      	movs	r2, #3
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	43db      	mvns	r3, r3
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	4013      	ands	r3, r2
 8002698:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f003 0203 	and.w	r2, r3, #3
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	f000 80a0 	beq.w	8002804 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026c4:	4b58      	ldr	r3, [pc, #352]	@ (8002828 <HAL_GPIO_Init+0x2d8>)
 80026c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026c8:	4a57      	ldr	r2, [pc, #348]	@ (8002828 <HAL_GPIO_Init+0x2d8>)
 80026ca:	f043 0301 	orr.w	r3, r3, #1
 80026ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80026d0:	4b55      	ldr	r3, [pc, #340]	@ (8002828 <HAL_GPIO_Init+0x2d8>)
 80026d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	60bb      	str	r3, [r7, #8]
 80026da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80026dc:	4a53      	ldr	r2, [pc, #332]	@ (800282c <HAL_GPIO_Init+0x2dc>)
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	089b      	lsrs	r3, r3, #2
 80026e2:	3302      	adds	r3, #2
 80026e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	f003 0303 	and.w	r3, r3, #3
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	220f      	movs	r2, #15
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	4013      	ands	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002706:	d019      	beq.n	800273c <HAL_GPIO_Init+0x1ec>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a49      	ldr	r2, [pc, #292]	@ (8002830 <HAL_GPIO_Init+0x2e0>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d013      	beq.n	8002738 <HAL_GPIO_Init+0x1e8>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a48      	ldr	r2, [pc, #288]	@ (8002834 <HAL_GPIO_Init+0x2e4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d00d      	beq.n	8002734 <HAL_GPIO_Init+0x1e4>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a47      	ldr	r2, [pc, #284]	@ (8002838 <HAL_GPIO_Init+0x2e8>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d007      	beq.n	8002730 <HAL_GPIO_Init+0x1e0>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a46      	ldr	r2, [pc, #280]	@ (800283c <HAL_GPIO_Init+0x2ec>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d101      	bne.n	800272c <HAL_GPIO_Init+0x1dc>
 8002728:	2304      	movs	r3, #4
 800272a:	e008      	b.n	800273e <HAL_GPIO_Init+0x1ee>
 800272c:	2307      	movs	r3, #7
 800272e:	e006      	b.n	800273e <HAL_GPIO_Init+0x1ee>
 8002730:	2303      	movs	r3, #3
 8002732:	e004      	b.n	800273e <HAL_GPIO_Init+0x1ee>
 8002734:	2302      	movs	r3, #2
 8002736:	e002      	b.n	800273e <HAL_GPIO_Init+0x1ee>
 8002738:	2301      	movs	r3, #1
 800273a:	e000      	b.n	800273e <HAL_GPIO_Init+0x1ee>
 800273c:	2300      	movs	r3, #0
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	f002 0203 	and.w	r2, r2, #3
 8002744:	0092      	lsls	r2, r2, #2
 8002746:	4093      	lsls	r3, r2
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4313      	orrs	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800274e:	4937      	ldr	r1, [pc, #220]	@ (800282c <HAL_GPIO_Init+0x2dc>)
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	089b      	lsrs	r3, r3, #2
 8002754:	3302      	adds	r3, #2
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800275c:	4b38      	ldr	r3, [pc, #224]	@ (8002840 <HAL_GPIO_Init+0x2f0>)
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	43db      	mvns	r3, r3
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	4013      	ands	r3, r2
 800276a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4313      	orrs	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002780:	4a2f      	ldr	r2, [pc, #188]	@ (8002840 <HAL_GPIO_Init+0x2f0>)
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002786:	4b2e      	ldr	r3, [pc, #184]	@ (8002840 <HAL_GPIO_Init+0x2f0>)
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	43db      	mvns	r3, r3
 8002790:	693a      	ldr	r2, [r7, #16]
 8002792:	4013      	ands	r3, r2
 8002794:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027aa:	4a25      	ldr	r2, [pc, #148]	@ (8002840 <HAL_GPIO_Init+0x2f0>)
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80027b0:	4b23      	ldr	r3, [pc, #140]	@ (8002840 <HAL_GPIO_Init+0x2f0>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	43db      	mvns	r3, r3
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	4013      	ands	r3, r2
 80027be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d003      	beq.n	80027d4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002840 <HAL_GPIO_Init+0x2f0>)
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80027da:	4b19      	ldr	r3, [pc, #100]	@ (8002840 <HAL_GPIO_Init+0x2f0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	43db      	mvns	r3, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4013      	ands	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027fe:	4a10      	ldr	r2, [pc, #64]	@ (8002840 <HAL_GPIO_Init+0x2f0>)
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	3301      	adds	r3, #1
 8002808:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	fa22 f303 	lsr.w	r3, r2, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	f47f aea3 	bne.w	8002560 <HAL_GPIO_Init+0x10>
  }
}
 800281a:	bf00      	nop
 800281c:	bf00      	nop
 800281e:	371c      	adds	r7, #28
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	40021000 	.word	0x40021000
 800282c:	40010000 	.word	0x40010000
 8002830:	48000400 	.word	0x48000400
 8002834:	48000800 	.word	0x48000800
 8002838:	48000c00 	.word	0x48000c00
 800283c:	48001000 	.word	0x48001000
 8002840:	40010400 	.word	0x40010400

08002844 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e08d      	b.n	8002972 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d106      	bne.n	8002870 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7fe ff58 	bl	8001720 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2224      	movs	r2, #36	@ 0x24
 8002874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0201 	bic.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002894:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80028a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d107      	bne.n	80028be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	e006      	b.n	80028cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689a      	ldr	r2, [r3, #8]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80028ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d108      	bne.n	80028e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028e2:	605a      	str	r2, [r3, #4]
 80028e4:	e007      	b.n	80028f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002904:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002908:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68da      	ldr	r2, [r3, #12]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002918:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691a      	ldr	r2, [r3, #16]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69d9      	ldr	r1, [r3, #28]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a1a      	ldr	r2, [r3, #32]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2220      	movs	r2, #32
 800295e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b088      	sub	sp, #32
 8002980:	af02      	add	r7, sp, #8
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	4608      	mov	r0, r1
 8002986:	4611      	mov	r1, r2
 8002988:	461a      	mov	r2, r3
 800298a:	4603      	mov	r3, r0
 800298c:	817b      	strh	r3, [r7, #10]
 800298e:	460b      	mov	r3, r1
 8002990:	813b      	strh	r3, [r7, #8]
 8002992:	4613      	mov	r3, r2
 8002994:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b20      	cmp	r3, #32
 80029a0:	f040 80f9 	bne.w	8002b96 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a4:	6a3b      	ldr	r3, [r7, #32]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d002      	beq.n	80029b0 <HAL_I2C_Mem_Write+0x34>
 80029aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d105      	bne.n	80029bc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029b6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e0ed      	b.n	8002b98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d101      	bne.n	80029ca <HAL_I2C_Mem_Write+0x4e>
 80029c6:	2302      	movs	r3, #2
 80029c8:	e0e6      	b.n	8002b98 <HAL_I2C_Mem_Write+0x21c>
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029d2:	f7ff f94b 	bl	8001c6c <HAL_GetTick>
 80029d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	2319      	movs	r3, #25
 80029de:	2201      	movs	r2, #1
 80029e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f000 fac3 	bl	8002f70 <I2C_WaitOnFlagUntilTimeout>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e0d1      	b.n	8002b98 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2221      	movs	r2, #33	@ 0x21
 80029f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2240      	movs	r2, #64	@ 0x40
 8002a00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2200      	movs	r2, #0
 8002a08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6a3a      	ldr	r2, [r7, #32]
 8002a0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a1c:	88f8      	ldrh	r0, [r7, #6]
 8002a1e:	893a      	ldrh	r2, [r7, #8]
 8002a20:	8979      	ldrh	r1, [r7, #10]
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f9d3 	bl	8002dd8 <I2C_RequestMemoryWrite>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d005      	beq.n	8002a44 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0a9      	b.n	8002b98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	2bff      	cmp	r3, #255	@ 0xff
 8002a4c:	d90e      	bls.n	8002a6c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	22ff      	movs	r2, #255	@ 0xff
 8002a52:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	8979      	ldrh	r1, [r7, #10]
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	9300      	str	r3, [sp, #0]
 8002a60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f000 fc47 	bl	80032f8 <I2C_TransferConfig>
 8002a6a:	e00f      	b.n	8002a8c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	8979      	ldrh	r1, [r7, #10]
 8002a7e:	2300      	movs	r3, #0
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	f000 fc36 	bl	80032f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a8c:	697a      	ldr	r2, [r7, #20]
 8002a8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f000 fac6 	bl	8003022 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e07b      	b.n	8002b98 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa4:	781a      	ldrb	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab0:	1c5a      	adds	r2, r3, #1
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	b29a      	uxth	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d034      	beq.n	8002b44 <HAL_I2C_Mem_Write+0x1c8>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d130      	bne.n	8002b44 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	9300      	str	r3, [sp, #0]
 8002ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae8:	2200      	movs	r2, #0
 8002aea:	2180      	movs	r1, #128	@ 0x80
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f000 fa3f 	bl	8002f70 <I2C_WaitOnFlagUntilTimeout>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e04d      	b.n	8002b98 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	2bff      	cmp	r3, #255	@ 0xff
 8002b04:	d90e      	bls.n	8002b24 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	22ff      	movs	r2, #255	@ 0xff
 8002b0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	8979      	ldrh	r1, [r7, #10]
 8002b14:	2300      	movs	r3, #0
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 fbeb 	bl	80032f8 <I2C_TransferConfig>
 8002b22:	e00f      	b.n	8002b44 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	8979      	ldrh	r1, [r7, #10]
 8002b36:	2300      	movs	r3, #0
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	f000 fbda 	bl	80032f8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d19e      	bne.n	8002a8c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 faac 	bl	80030b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e01a      	b.n	8002b98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2220      	movs	r2, #32
 8002b68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6859      	ldr	r1, [r3, #4]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba0 <HAL_I2C_Mem_Write+0x224>)
 8002b76:	400b      	ands	r3, r1
 8002b78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2220      	movs	r2, #32
 8002b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b92:	2300      	movs	r3, #0
 8002b94:	e000      	b.n	8002b98 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002b96:	2302      	movs	r3, #2
  }
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3718      	adds	r7, #24
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	fe00e800 	.word	0xfe00e800

08002ba4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b088      	sub	sp, #32
 8002ba8:	af02      	add	r7, sp, #8
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	4608      	mov	r0, r1
 8002bae:	4611      	mov	r1, r2
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	817b      	strh	r3, [r7, #10]
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	813b      	strh	r3, [r7, #8]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b20      	cmp	r3, #32
 8002bc8:	f040 80fd 	bne.w	8002dc6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d002      	beq.n	8002bd8 <HAL_I2C_Mem_Read+0x34>
 8002bd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d105      	bne.n	8002be4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bde:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e0f1      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d101      	bne.n	8002bf2 <HAL_I2C_Mem_Read+0x4e>
 8002bee:	2302      	movs	r3, #2
 8002bf0:	e0ea      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x224>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002bfa:	f7ff f837 	bl	8001c6c <HAL_GetTick>
 8002bfe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	2319      	movs	r3, #25
 8002c06:	2201      	movs	r2, #1
 8002c08:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c0c:	68f8      	ldr	r0, [r7, #12]
 8002c0e:	f000 f9af 	bl	8002f70 <I2C_WaitOnFlagUntilTimeout>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e0d5      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2222      	movs	r2, #34	@ 0x22
 8002c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2240      	movs	r2, #64	@ 0x40
 8002c28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6a3a      	ldr	r2, [r7, #32]
 8002c36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c44:	88f8      	ldrh	r0, [r7, #6]
 8002c46:	893a      	ldrh	r2, [r7, #8]
 8002c48:	8979      	ldrh	r1, [r7, #10]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	9301      	str	r3, [sp, #4]
 8002c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	4603      	mov	r3, r0
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 f913 	bl	8002e80 <I2C_RequestMemoryRead>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d005      	beq.n	8002c6c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e0ad      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2bff      	cmp	r3, #255	@ 0xff
 8002c74:	d90e      	bls.n	8002c94 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	8979      	ldrh	r1, [r7, #10]
 8002c84:	4b52      	ldr	r3, [pc, #328]	@ (8002dd0 <HAL_I2C_Mem_Read+0x22c>)
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 fb33 	bl	80032f8 <I2C_TransferConfig>
 8002c92:	e00f      	b.n	8002cb4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	8979      	ldrh	r1, [r7, #10]
 8002ca6:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd0 <HAL_I2C_Mem_Read+0x22c>)
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 fb22 	bl	80032f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cba:	2200      	movs	r2, #0
 8002cbc:	2104      	movs	r1, #4
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 f956 	bl	8002f70 <I2C_WaitOnFlagUntilTimeout>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e07c      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd8:	b2d2      	uxtb	r2, r2
 8002cda:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce0:	1c5a      	adds	r2, r3, #1
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d034      	beq.n	8002d74 <HAL_I2C_Mem_Read+0x1d0>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d130      	bne.n	8002d74 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d18:	2200      	movs	r2, #0
 8002d1a:	2180      	movs	r1, #128	@ 0x80
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f000 f927 	bl	8002f70 <I2C_WaitOnFlagUntilTimeout>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e04d      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	2bff      	cmp	r3, #255	@ 0xff
 8002d34:	d90e      	bls.n	8002d54 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d40:	b2da      	uxtb	r2, r3
 8002d42:	8979      	ldrh	r1, [r7, #10]
 8002d44:	2300      	movs	r3, #0
 8002d46:	9300      	str	r3, [sp, #0]
 8002d48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f000 fad3 	bl	80032f8 <I2C_TransferConfig>
 8002d52:	e00f      	b.n	8002d74 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d62:	b2da      	uxtb	r2, r3
 8002d64:	8979      	ldrh	r1, [r7, #10]
 8002d66:	2300      	movs	r3, #0
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f000 fac2 	bl	80032f8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d19a      	bne.n	8002cb4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 f994 	bl	80030b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e01a      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2220      	movs	r2, #32
 8002d98:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6859      	ldr	r1, [r3, #4]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd4 <HAL_I2C_Mem_Read+0x230>)
 8002da6:	400b      	ands	r3, r1
 8002da8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2220      	movs	r2, #32
 8002dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	e000      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002dc6:	2302      	movs	r3, #2
  }
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	80002400 	.word	0x80002400
 8002dd4:	fe00e800 	.word	0xfe00e800

08002dd8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b086      	sub	sp, #24
 8002ddc:	af02      	add	r7, sp, #8
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	4608      	mov	r0, r1
 8002de2:	4611      	mov	r1, r2
 8002de4:	461a      	mov	r2, r3
 8002de6:	4603      	mov	r3, r0
 8002de8:	817b      	strh	r3, [r7, #10]
 8002dea:	460b      	mov	r3, r1
 8002dec:	813b      	strh	r3, [r7, #8]
 8002dee:	4613      	mov	r3, r2
 8002df0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002df2:	88fb      	ldrh	r3, [r7, #6]
 8002df4:	b2da      	uxtb	r2, r3
 8002df6:	8979      	ldrh	r1, [r7, #10]
 8002df8:	4b20      	ldr	r3, [pc, #128]	@ (8002e7c <I2C_RequestMemoryWrite+0xa4>)
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 fa79 	bl	80032f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e06:	69fa      	ldr	r2, [r7, #28]
 8002e08:	69b9      	ldr	r1, [r7, #24]
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 f909 	bl	8003022 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e02c      	b.n	8002e74 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e1a:	88fb      	ldrh	r3, [r7, #6]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d105      	bne.n	8002e2c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e20:	893b      	ldrh	r3, [r7, #8]
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e2a:	e015      	b.n	8002e58 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e2c:	893b      	ldrh	r3, [r7, #8]
 8002e2e:	0a1b      	lsrs	r3, r3, #8
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e3a:	69fa      	ldr	r2, [r7, #28]
 8002e3c:	69b9      	ldr	r1, [r7, #24]
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f8ef 	bl	8003022 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e012      	b.n	8002e74 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e4e:	893b      	ldrh	r3, [r7, #8]
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	2180      	movs	r1, #128	@ 0x80
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f000 f884 	bl	8002f70 <I2C_WaitOnFlagUntilTimeout>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	80002000 	.word	0x80002000

08002e80 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af02      	add	r7, sp, #8
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	4608      	mov	r0, r1
 8002e8a:	4611      	mov	r1, r2
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	4603      	mov	r3, r0
 8002e90:	817b      	strh	r3, [r7, #10]
 8002e92:	460b      	mov	r3, r1
 8002e94:	813b      	strh	r3, [r7, #8]
 8002e96:	4613      	mov	r3, r2
 8002e98:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002e9a:	88fb      	ldrh	r3, [r7, #6]
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	8979      	ldrh	r1, [r7, #10]
 8002ea0:	4b20      	ldr	r3, [pc, #128]	@ (8002f24 <I2C_RequestMemoryRead+0xa4>)
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f000 fa26 	bl	80032f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eac:	69fa      	ldr	r2, [r7, #28]
 8002eae:	69b9      	ldr	r1, [r7, #24]
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	f000 f8b6 	bl	8003022 <I2C_WaitOnTXISFlagUntilTimeout>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e02c      	b.n	8002f1a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ec0:	88fb      	ldrh	r3, [r7, #6]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d105      	bne.n	8002ed2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ec6:	893b      	ldrh	r3, [r7, #8]
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ed0:	e015      	b.n	8002efe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ed2:	893b      	ldrh	r3, [r7, #8]
 8002ed4:	0a1b      	lsrs	r3, r3, #8
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ee0:	69fa      	ldr	r2, [r7, #28]
 8002ee2:	69b9      	ldr	r1, [r7, #24]
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 f89c 	bl	8003022 <I2C_WaitOnTXISFlagUntilTimeout>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e012      	b.n	8002f1a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ef4:	893b      	ldrh	r3, [r7, #8]
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	2200      	movs	r2, #0
 8002f06:	2140      	movs	r1, #64	@ 0x40
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f000 f831 	bl	8002f70 <I2C_WaitOnFlagUntilTimeout>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e000      	b.n	8002f1a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	80002000 	.word	0x80002000

08002f28 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d103      	bne.n	8002f46 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2200      	movs	r2, #0
 8002f44:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d007      	beq.n	8002f64 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	699a      	ldr	r2, [r3, #24]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	619a      	str	r2, [r3, #24]
  }
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	603b      	str	r3, [r7, #0]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f80:	e03b      	b.n	8002ffa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	6839      	ldr	r1, [r7, #0]
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f000 f8d6 	bl	8003138 <I2C_IsErrorOccurred>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e041      	b.n	800301a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f9c:	d02d      	beq.n	8002ffa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f9e:	f7fe fe65 	bl	8001c6c <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d302      	bcc.n	8002fb4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d122      	bne.n	8002ffa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	699a      	ldr	r2, [r3, #24]
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	bf0c      	ite	eq
 8002fc4:	2301      	moveq	r3, #1
 8002fc6:	2300      	movne	r3, #0
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	461a      	mov	r2, r3
 8002fcc:	79fb      	ldrb	r3, [r7, #7]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d113      	bne.n	8002ffa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd6:	f043 0220 	orr.w	r2, r3, #32
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e00f      	b.n	800301a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	699a      	ldr	r2, [r3, #24]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4013      	ands	r3, r2
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	429a      	cmp	r2, r3
 8003008:	bf0c      	ite	eq
 800300a:	2301      	moveq	r3, #1
 800300c:	2300      	movne	r3, #0
 800300e:	b2db      	uxtb	r3, r3
 8003010:	461a      	mov	r2, r3
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	429a      	cmp	r2, r3
 8003016:	d0b4      	beq.n	8002f82 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b084      	sub	sp, #16
 8003026:	af00      	add	r7, sp, #0
 8003028:	60f8      	str	r0, [r7, #12]
 800302a:	60b9      	str	r1, [r7, #8]
 800302c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800302e:	e033      	b.n	8003098 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	68b9      	ldr	r1, [r7, #8]
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 f87f 	bl	8003138 <I2C_IsErrorOccurred>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e031      	b.n	80030a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800304a:	d025      	beq.n	8003098 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800304c:	f7fe fe0e 	bl	8001c6c <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	429a      	cmp	r2, r3
 800305a:	d302      	bcc.n	8003062 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d11a      	bne.n	8003098 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b02      	cmp	r3, #2
 800306e:	d013      	beq.n	8003098 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003074:	f043 0220 	orr.w	r2, r3, #32
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2220      	movs	r2, #32
 8003080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e007      	b.n	80030a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d1c4      	bne.n	8003030 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030bc:	e02f      	b.n	800311e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68b9      	ldr	r1, [r7, #8]
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 f838 	bl	8003138 <I2C_IsErrorOccurred>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e02d      	b.n	800312e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d2:	f7fe fdcb 	bl	8001c6c <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d302      	bcc.n	80030e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d11a      	bne.n	800311e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b20      	cmp	r3, #32
 80030f4:	d013      	beq.n	800311e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fa:	f043 0220 	orr.w	r2, r3, #32
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2220      	movs	r2, #32
 8003106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e007      	b.n	800312e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	f003 0320 	and.w	r3, r3, #32
 8003128:	2b20      	cmp	r3, #32
 800312a:	d1c8      	bne.n	80030be <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
	...

08003138 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b08a      	sub	sp, #40	@ 0x28
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003144:	2300      	movs	r3, #0
 8003146:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003152:	2300      	movs	r3, #0
 8003154:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	f003 0310 	and.w	r3, r3, #16
 8003160:	2b00      	cmp	r3, #0
 8003162:	d068      	beq.n	8003236 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2210      	movs	r2, #16
 800316a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800316c:	e049      	b.n	8003202 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003174:	d045      	beq.n	8003202 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003176:	f7fe fd79 	bl	8001c6c <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	429a      	cmp	r2, r3
 8003184:	d302      	bcc.n	800318c <I2C_IsErrorOccurred+0x54>
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d13a      	bne.n	8003202 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003196:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800319e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031ae:	d121      	bne.n	80031f4 <I2C_IsErrorOccurred+0xbc>
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031b6:	d01d      	beq.n	80031f4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80031b8:	7cfb      	ldrb	r3, [r7, #19]
 80031ba:	2b20      	cmp	r3, #32
 80031bc:	d01a      	beq.n	80031f4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031cc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80031ce:	f7fe fd4d 	bl	8001c6c <HAL_GetTick>
 80031d2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031d4:	e00e      	b.n	80031f4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80031d6:	f7fe fd49 	bl	8001c6c <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b19      	cmp	r3, #25
 80031e2:	d907      	bls.n	80031f4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	f043 0320 	orr.w	r3, r3, #32
 80031ea:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80031f2:	e006      	b.n	8003202 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	f003 0320 	and.w	r3, r3, #32
 80031fe:	2b20      	cmp	r3, #32
 8003200:	d1e9      	bne.n	80031d6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b20      	cmp	r3, #32
 800320e:	d003      	beq.n	8003218 <I2C_IsErrorOccurred+0xe0>
 8003210:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003214:	2b00      	cmp	r3, #0
 8003216:	d0aa      	beq.n	800316e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003218:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800321c:	2b00      	cmp	r3, #0
 800321e:	d103      	bne.n	8003228 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2220      	movs	r2, #32
 8003226:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	f043 0304 	orr.w	r3, r3, #4
 800322e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00b      	beq.n	8003260 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003258:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00b      	beq.n	8003282 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800326a:	6a3b      	ldr	r3, [r7, #32]
 800326c:	f043 0308 	orr.w	r3, r3, #8
 8003270:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800327a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00b      	beq.n	80032a4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	f043 0302 	orr.w	r3, r3, #2
 8003292:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800329c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80032a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d01c      	beq.n	80032e6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f7ff fe3b 	bl	8002f28 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6859      	ldr	r1, [r3, #4]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	4b0d      	ldr	r3, [pc, #52]	@ (80032f4 <I2C_IsErrorOccurred+0x1bc>)
 80032be:	400b      	ands	r3, r1
 80032c0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032c6:	6a3b      	ldr	r3, [r7, #32]
 80032c8:	431a      	orrs	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80032e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3728      	adds	r7, #40	@ 0x28
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	fe00e800 	.word	0xfe00e800

080032f8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b087      	sub	sp, #28
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	607b      	str	r3, [r7, #4]
 8003302:	460b      	mov	r3, r1
 8003304:	817b      	strh	r3, [r7, #10]
 8003306:	4613      	mov	r3, r2
 8003308:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800330a:	897b      	ldrh	r3, [r7, #10]
 800330c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003310:	7a7b      	ldrb	r3, [r7, #9]
 8003312:	041b      	lsls	r3, r3, #16
 8003314:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003318:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800331e:	6a3b      	ldr	r3, [r7, #32]
 8003320:	4313      	orrs	r3, r2
 8003322:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003326:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	0d5b      	lsrs	r3, r3, #21
 8003332:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003336:	4b08      	ldr	r3, [pc, #32]	@ (8003358 <I2C_TransferConfig+0x60>)
 8003338:	430b      	orrs	r3, r1
 800333a:	43db      	mvns	r3, r3
 800333c:	ea02 0103 	and.w	r1, r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	430a      	orrs	r2, r1
 8003348:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800334a:	bf00      	nop
 800334c:	371c      	adds	r7, #28
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	03ff63ff 	.word	0x03ff63ff

0800335c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b20      	cmp	r3, #32
 8003370:	d138      	bne.n	80033e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800337c:	2302      	movs	r3, #2
 800337e:	e032      	b.n	80033e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2224      	movs	r2, #36	@ 0x24
 800338c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f022 0201 	bic.w	r2, r2, #1
 800339e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80033ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6819      	ldr	r1, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0201 	orr.w	r2, r2, #1
 80033ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	e000      	b.n	80033e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80033e4:	2302      	movs	r3, #2
  }
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b085      	sub	sp, #20
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
 80033fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b20      	cmp	r3, #32
 8003406:	d139      	bne.n	800347c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800340e:	2b01      	cmp	r3, #1
 8003410:	d101      	bne.n	8003416 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003412:	2302      	movs	r3, #2
 8003414:	e033      	b.n	800347e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2224      	movs	r2, #36	@ 0x24
 8003422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0201 	bic.w	r2, r2, #1
 8003434:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003444:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	021b      	lsls	r3, r3, #8
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4313      	orrs	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f042 0201 	orr.w	r2, r2, #1
 8003466:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	e000      	b.n	800347e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800347c:	2302      	movs	r3, #2
  }
}
 800347e:	4618      	mov	r0, r3
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b084      	sub	sp, #16
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e043      	b.n	8003524 <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80034a4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f245 5255 	movw	r2, #21845	@ 0x5555
 80034ae:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6852      	ldr	r2, [r2, #4]
 80034b8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6892      	ldr	r2, [r2, #8]
 80034c2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80034c4:	f7fe fbd2 	bl	8001c6c <HAL_GetTick>
 80034c8:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80034ca:	e011      	b.n	80034f0 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80034cc:	f7fe fbce 	bl	8001c6c <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	f641 0201 	movw	r2, #6145	@ 0x1801
 80034da:	4293      	cmp	r3, r2
 80034dc:	d908      	bls.n	80034f0 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e019      	b.n	8003524 <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1e6      	bne.n	80034cc <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	429a      	cmp	r2, r3
 800350a:	d005      	beq.n	8003518 <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	68d2      	ldr	r2, [r2, #12]
 8003514:	611a      	str	r2, [r3, #16]
 8003516:	e004      	b.n	8003522 <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003520:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3710      	adds	r7, #16
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800353c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003550:	4b04      	ldr	r3, [pc, #16]	@ (8003564 <HAL_PWREx_GetVoltageRange+0x18>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003558:	4618      	mov	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40007000 	.word	0x40007000

08003568 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003576:	d130      	bne.n	80035da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003578:	4b23      	ldr	r3, [pc, #140]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003584:	d038      	beq.n	80035f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003586:	4b20      	ldr	r3, [pc, #128]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800358e:	4a1e      	ldr	r2, [pc, #120]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003590:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003594:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003596:	4b1d      	ldr	r3, [pc, #116]	@ (800360c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2232      	movs	r2, #50	@ 0x32
 800359c:	fb02 f303 	mul.w	r3, r2, r3
 80035a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003610 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80035a2:	fba2 2303 	umull	r2, r3, r2, r3
 80035a6:	0c9b      	lsrs	r3, r3, #18
 80035a8:	3301      	adds	r3, #1
 80035aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035ac:	e002      	b.n	80035b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	3b01      	subs	r3, #1
 80035b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035b4:	4b14      	ldr	r3, [pc, #80]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c0:	d102      	bne.n	80035c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1f2      	bne.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d4:	d110      	bne.n	80035f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e00f      	b.n	80035fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80035da:	4b0b      	ldr	r3, [pc, #44]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e6:	d007      	beq.n	80035f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035e8:	4b07      	ldr	r3, [pc, #28]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035f0:	4a05      	ldr	r2, [pc, #20]	@ (8003608 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40007000 	.word	0x40007000
 800360c:	20000000 	.word	0x20000000
 8003610:	431bde83 	.word	0x431bde83

08003614 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b088      	sub	sp, #32
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d102      	bne.n	8003628 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	f000 bc02 	b.w	8003e2c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003628:	4b96      	ldr	r3, [pc, #600]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f003 030c 	and.w	r3, r3, #12
 8003630:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003632:	4b94      	ldr	r3, [pc, #592]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f003 0303 	and.w	r3, r3, #3
 800363a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0310 	and.w	r3, r3, #16
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 80e4 	beq.w	8003812 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d007      	beq.n	8003660 <HAL_RCC_OscConfig+0x4c>
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	2b0c      	cmp	r3, #12
 8003654:	f040 808b 	bne.w	800376e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	2b01      	cmp	r3, #1
 800365c:	f040 8087 	bne.w	800376e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003660:	4b88      	ldr	r3, [pc, #544]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <HAL_RCC_OscConfig+0x64>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e3d9      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a1a      	ldr	r2, [r3, #32]
 800367c:	4b81      	ldr	r3, [pc, #516]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0308 	and.w	r3, r3, #8
 8003684:	2b00      	cmp	r3, #0
 8003686:	d004      	beq.n	8003692 <HAL_RCC_OscConfig+0x7e>
 8003688:	4b7e      	ldr	r3, [pc, #504]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003690:	e005      	b.n	800369e <HAL_RCC_OscConfig+0x8a>
 8003692:	4b7c      	ldr	r3, [pc, #496]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003694:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003698:	091b      	lsrs	r3, r3, #4
 800369a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800369e:	4293      	cmp	r3, r2
 80036a0:	d223      	bcs.n	80036ea <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 fda8 	bl	80041fc <RCC_SetFlashLatencyFromMSIRange>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e3ba      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036b6:	4b73      	ldr	r3, [pc, #460]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a72      	ldr	r2, [pc, #456]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036bc:	f043 0308 	orr.w	r3, r3, #8
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	4b70      	ldr	r3, [pc, #448]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	496d      	ldr	r1, [pc, #436]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036d4:	4b6b      	ldr	r3, [pc, #428]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	021b      	lsls	r3, r3, #8
 80036e2:	4968      	ldr	r1, [pc, #416]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	604b      	str	r3, [r1, #4]
 80036e8:	e025      	b.n	8003736 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036ea:	4b66      	ldr	r3, [pc, #408]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a65      	ldr	r2, [pc, #404]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036f0:	f043 0308 	orr.w	r3, r3, #8
 80036f4:	6013      	str	r3, [r2, #0]
 80036f6:	4b63      	ldr	r3, [pc, #396]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	4960      	ldr	r1, [pc, #384]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003704:	4313      	orrs	r3, r2
 8003706:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003708:	4b5e      	ldr	r3, [pc, #376]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	69db      	ldr	r3, [r3, #28]
 8003714:	021b      	lsls	r3, r3, #8
 8003716:	495b      	ldr	r1, [pc, #364]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003718:	4313      	orrs	r3, r2
 800371a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d109      	bne.n	8003736 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	4618      	mov	r0, r3
 8003728:	f000 fd68 	bl	80041fc <RCC_SetFlashLatencyFromMSIRange>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e37a      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003736:	f000 fc81 	bl	800403c <HAL_RCC_GetSysClockFreq>
 800373a:	4602      	mov	r2, r0
 800373c:	4b51      	ldr	r3, [pc, #324]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	091b      	lsrs	r3, r3, #4
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	4950      	ldr	r1, [pc, #320]	@ (8003888 <HAL_RCC_OscConfig+0x274>)
 8003748:	5ccb      	ldrb	r3, [r1, r3]
 800374a:	f003 031f 	and.w	r3, r3, #31
 800374e:	fa22 f303 	lsr.w	r3, r2, r3
 8003752:	4a4e      	ldr	r2, [pc, #312]	@ (800388c <HAL_RCC_OscConfig+0x278>)
 8003754:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003756:	4b4e      	ldr	r3, [pc, #312]	@ (8003890 <HAL_RCC_OscConfig+0x27c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4618      	mov	r0, r3
 800375c:	f7fe f83a 	bl	80017d4 <HAL_InitTick>
 8003760:	4603      	mov	r3, r0
 8003762:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003764:	7bfb      	ldrb	r3, [r7, #15]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d052      	beq.n	8003810 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	e35e      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d032      	beq.n	80037dc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003776:	4b43      	ldr	r3, [pc, #268]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a42      	ldr	r2, [pc, #264]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800377c:	f043 0301 	orr.w	r3, r3, #1
 8003780:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003782:	f7fe fa73 	bl	8001c6c <HAL_GetTick>
 8003786:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003788:	e008      	b.n	800379c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800378a:	f7fe fa6f 	bl	8001c6c <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d901      	bls.n	800379c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e347      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800379c:	4b39      	ldr	r3, [pc, #228]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d0f0      	beq.n	800378a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037a8:	4b36      	ldr	r3, [pc, #216]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a35      	ldr	r2, [pc, #212]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037ae:	f043 0308 	orr.w	r3, r3, #8
 80037b2:	6013      	str	r3, [r2, #0]
 80037b4:	4b33      	ldr	r3, [pc, #204]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	4930      	ldr	r1, [pc, #192]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037c6:	4b2f      	ldr	r3, [pc, #188]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	021b      	lsls	r3, r3, #8
 80037d4:	492b      	ldr	r1, [pc, #172]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	604b      	str	r3, [r1, #4]
 80037da:	e01a      	b.n	8003812 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80037dc:	4b29      	ldr	r3, [pc, #164]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a28      	ldr	r2, [pc, #160]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 80037e2:	f023 0301 	bic.w	r3, r3, #1
 80037e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037e8:	f7fe fa40 	bl	8001c6c <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037f0:	f7fe fa3c 	bl	8001c6c <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e314      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003802:	4b20      	ldr	r3, [pc, #128]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1f0      	bne.n	80037f0 <HAL_RCC_OscConfig+0x1dc>
 800380e:	e000      	b.n	8003812 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003810:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d073      	beq.n	8003906 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	2b08      	cmp	r3, #8
 8003822:	d005      	beq.n	8003830 <HAL_RCC_OscConfig+0x21c>
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	2b0c      	cmp	r3, #12
 8003828:	d10e      	bne.n	8003848 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2b03      	cmp	r3, #3
 800382e:	d10b      	bne.n	8003848 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003830:	4b14      	ldr	r3, [pc, #80]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d063      	beq.n	8003904 <HAL_RCC_OscConfig+0x2f0>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d15f      	bne.n	8003904 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e2f1      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003850:	d106      	bne.n	8003860 <HAL_RCC_OscConfig+0x24c>
 8003852:	4b0c      	ldr	r3, [pc, #48]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a0b      	ldr	r2, [pc, #44]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800385c:	6013      	str	r3, [r2, #0]
 800385e:	e025      	b.n	80038ac <HAL_RCC_OscConfig+0x298>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003868:	d114      	bne.n	8003894 <HAL_RCC_OscConfig+0x280>
 800386a:	4b06      	ldr	r3, [pc, #24]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a05      	ldr	r2, [pc, #20]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003874:	6013      	str	r3, [r2, #0]
 8003876:	4b03      	ldr	r3, [pc, #12]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a02      	ldr	r2, [pc, #8]	@ (8003884 <HAL_RCC_OscConfig+0x270>)
 800387c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003880:	6013      	str	r3, [r2, #0]
 8003882:	e013      	b.n	80038ac <HAL_RCC_OscConfig+0x298>
 8003884:	40021000 	.word	0x40021000
 8003888:	0800a770 	.word	0x0800a770
 800388c:	20000000 	.word	0x20000000
 8003890:	20000004 	.word	0x20000004
 8003894:	4ba0      	ldr	r3, [pc, #640]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a9f      	ldr	r2, [pc, #636]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800389a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800389e:	6013      	str	r3, [r2, #0]
 80038a0:	4b9d      	ldr	r3, [pc, #628]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a9c      	ldr	r2, [pc, #624]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80038a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d013      	beq.n	80038dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b4:	f7fe f9da 	bl	8001c6c <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038bc:	f7fe f9d6 	bl	8001c6c <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b64      	cmp	r3, #100	@ 0x64
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e2ae      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ce:	4b92      	ldr	r3, [pc, #584]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d0f0      	beq.n	80038bc <HAL_RCC_OscConfig+0x2a8>
 80038da:	e014      	b.n	8003906 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038dc:	f7fe f9c6 	bl	8001c6c <HAL_GetTick>
 80038e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e4:	f7fe f9c2 	bl	8001c6c <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b64      	cmp	r3, #100	@ 0x64
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e29a      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038f6:	4b88      	ldr	r3, [pc, #544]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f0      	bne.n	80038e4 <HAL_RCC_OscConfig+0x2d0>
 8003902:	e000      	b.n	8003906 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d060      	beq.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	2b04      	cmp	r3, #4
 8003916:	d005      	beq.n	8003924 <HAL_RCC_OscConfig+0x310>
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	2b0c      	cmp	r3, #12
 800391c:	d119      	bne.n	8003952 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	2b02      	cmp	r3, #2
 8003922:	d116      	bne.n	8003952 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003924:	4b7c      	ldr	r3, [pc, #496]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_RCC_OscConfig+0x328>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d101      	bne.n	800393c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e277      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393c:	4b76      	ldr	r3, [pc, #472]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	061b      	lsls	r3, r3, #24
 800394a:	4973      	ldr	r1, [pc, #460]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800394c:	4313      	orrs	r3, r2
 800394e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003950:	e040      	b.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d023      	beq.n	80039a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800395a:	4b6f      	ldr	r3, [pc, #444]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a6e      	ldr	r2, [pc, #440]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003966:	f7fe f981 	bl	8001c6c <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800396e:	f7fe f97d 	bl	8001c6c <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e255      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003980:	4b65      	ldr	r3, [pc, #404]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003988:	2b00      	cmp	r3, #0
 800398a:	d0f0      	beq.n	800396e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800398c:	4b62      	ldr	r3, [pc, #392]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	061b      	lsls	r3, r3, #24
 800399a:	495f      	ldr	r1, [pc, #380]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 800399c:	4313      	orrs	r3, r2
 800399e:	604b      	str	r3, [r1, #4]
 80039a0:	e018      	b.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a5c      	ldr	r2, [pc, #368]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ae:	f7fe f95d 	bl	8001c6c <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b6:	f7fe f959 	bl	8001c6c <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e231      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039c8:	4b53      	ldr	r3, [pc, #332]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1f0      	bne.n	80039b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d03c      	beq.n	8003a5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d01c      	beq.n	8003a22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039ee:	4a4a      	ldr	r2, [pc, #296]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 80039f0:	f043 0301 	orr.w	r3, r3, #1
 80039f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f8:	f7fe f938 	bl	8001c6c <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a00:	f7fe f934 	bl	8001c6c <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e20c      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a12:	4b41      	ldr	r3, [pc, #260]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0ef      	beq.n	8003a00 <HAL_RCC_OscConfig+0x3ec>
 8003a20:	e01b      	b.n	8003a5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a22:	4b3d      	ldr	r3, [pc, #244]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a28:	4a3b      	ldr	r2, [pc, #236]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a2a:	f023 0301 	bic.w	r3, r3, #1
 8003a2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a32:	f7fe f91b 	bl	8001c6c <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a3a:	f7fe f917 	bl	8001c6c <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e1ef      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a4c:	4b32      	ldr	r3, [pc, #200]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1ef      	bne.n	8003a3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	f000 80a6 	beq.w	8003bb4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10d      	bne.n	8003a94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a78:	4b27      	ldr	r3, [pc, #156]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7c:	4a26      	ldr	r2, [pc, #152]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a84:	4b24      	ldr	r3, [pc, #144]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a90:	2301      	movs	r3, #1
 8003a92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a94:	4b21      	ldr	r3, [pc, #132]	@ (8003b1c <HAL_RCC_OscConfig+0x508>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d118      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b1c <HAL_RCC_OscConfig+0x508>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b1c <HAL_RCC_OscConfig+0x508>)
 8003aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aac:	f7fe f8de 	bl	8001c6c <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab4:	f7fe f8da 	bl	8001c6c <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e1b2      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ac6:	4b15      	ldr	r3, [pc, #84]	@ (8003b1c <HAL_RCC_OscConfig+0x508>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d108      	bne.n	8003aec <HAL_RCC_OscConfig+0x4d8>
 8003ada:	4b0f      	ldr	r3, [pc, #60]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003ae2:	f043 0301 	orr.w	r3, r3, #1
 8003ae6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003aea:	e029      	b.n	8003b40 <HAL_RCC_OscConfig+0x52c>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b05      	cmp	r3, #5
 8003af2:	d115      	bne.n	8003b20 <HAL_RCC_OscConfig+0x50c>
 8003af4:	4b08      	ldr	r3, [pc, #32]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afa:	4a07      	ldr	r2, [pc, #28]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003afc:	f043 0304 	orr.w	r3, r3, #4
 8003b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b04:	4b04      	ldr	r3, [pc, #16]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0a:	4a03      	ldr	r2, [pc, #12]	@ (8003b18 <HAL_RCC_OscConfig+0x504>)
 8003b0c:	f043 0301 	orr.w	r3, r3, #1
 8003b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b14:	e014      	b.n	8003b40 <HAL_RCC_OscConfig+0x52c>
 8003b16:	bf00      	nop
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	40007000 	.word	0x40007000
 8003b20:	4b9a      	ldr	r3, [pc, #616]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b26:	4a99      	ldr	r2, [pc, #612]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003b28:	f023 0301 	bic.w	r3, r3, #1
 8003b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b30:	4b96      	ldr	r3, [pc, #600]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b36:	4a95      	ldr	r2, [pc, #596]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003b38:	f023 0304 	bic.w	r3, r3, #4
 8003b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d016      	beq.n	8003b76 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b48:	f7fe f890 	bl	8001c6c <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b4e:	e00a      	b.n	8003b66 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b50:	f7fe f88c 	bl	8001c6c <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e162      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b66:	4b89      	ldr	r3, [pc, #548]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0ed      	beq.n	8003b50 <HAL_RCC_OscConfig+0x53c>
 8003b74:	e015      	b.n	8003ba2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b76:	f7fe f879 	bl	8001c6c <HAL_GetTick>
 8003b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b7c:	e00a      	b.n	8003b94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b7e:	f7fe f875 	bl	8001c6c <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d901      	bls.n	8003b94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e14b      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b94:	4b7d      	ldr	r3, [pc, #500]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1ed      	bne.n	8003b7e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ba2:	7ffb      	ldrb	r3, [r7, #31]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d105      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ba8:	4b78      	ldr	r3, [pc, #480]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bac:	4a77      	ldr	r2, [pc, #476]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bb2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0320 	and.w	r3, r3, #32
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d03c      	beq.n	8003c3a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01c      	beq.n	8003c02 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003bc8:	4b70      	ldr	r3, [pc, #448]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003bca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bce:	4a6f      	ldr	r2, [pc, #444]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003bd0:	f043 0301 	orr.w	r3, r3, #1
 8003bd4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd8:	f7fe f848 	bl	8001c6c <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003be0:	f7fe f844 	bl	8001c6c <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e11c      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bf2:	4b66      	ldr	r3, [pc, #408]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003bf4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0ef      	beq.n	8003be0 <HAL_RCC_OscConfig+0x5cc>
 8003c00:	e01b      	b.n	8003c3a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c02:	4b62      	ldr	r3, [pc, #392]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003c04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c08:	4a60      	ldr	r2, [pc, #384]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003c0a:	f023 0301 	bic.w	r3, r3, #1
 8003c0e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c12:	f7fe f82b 	bl	8001c6c <HAL_GetTick>
 8003c16:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c18:	e008      	b.n	8003c2c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c1a:	f7fe f827 	bl	8001c6c <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d901      	bls.n	8003c2c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e0ff      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c2c:	4b57      	ldr	r3, [pc, #348]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003c2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1ef      	bne.n	8003c1a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	f000 80f3 	beq.w	8003e2a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	f040 80c9 	bne.w	8003de0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c4e:	4b4f      	ldr	r3, [pc, #316]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	f003 0203 	and.w	r2, r3, #3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d12c      	bne.n	8003cbc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d123      	bne.n	8003cbc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c7e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d11b      	bne.n	8003cbc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c8e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d113      	bne.n	8003cbc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c9e:	085b      	lsrs	r3, r3, #1
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d109      	bne.n	8003cbc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb2:	085b      	lsrs	r3, r3, #1
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d06b      	beq.n	8003d94 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	2b0c      	cmp	r3, #12
 8003cc0:	d062      	beq.n	8003d88 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003cc2:	4b32      	ldr	r3, [pc, #200]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e0ac      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003cd2:	4b2e      	ldr	r3, [pc, #184]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a2d      	ldr	r2, [pc, #180]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003cd8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cdc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cde:	f7fd ffc5 	bl	8001c6c <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce4:	e008      	b.n	8003cf8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce6:	f7fd ffc1 	bl	8001c6c <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e099      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf8:	4b24      	ldr	r3, [pc, #144]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1f0      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d04:	4b21      	ldr	r3, [pc, #132]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003d06:	68da      	ldr	r2, [r3, #12]
 8003d08:	4b21      	ldr	r3, [pc, #132]	@ (8003d90 <HAL_RCC_OscConfig+0x77c>)
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d14:	3a01      	subs	r2, #1
 8003d16:	0112      	lsls	r2, r2, #4
 8003d18:	4311      	orrs	r1, r2
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d1e:	0212      	lsls	r2, r2, #8
 8003d20:	4311      	orrs	r1, r2
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d26:	0852      	lsrs	r2, r2, #1
 8003d28:	3a01      	subs	r2, #1
 8003d2a:	0552      	lsls	r2, r2, #21
 8003d2c:	4311      	orrs	r1, r2
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003d32:	0852      	lsrs	r2, r2, #1
 8003d34:	3a01      	subs	r2, #1
 8003d36:	0652      	lsls	r2, r2, #25
 8003d38:	4311      	orrs	r1, r2
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d3e:	06d2      	lsls	r2, r2, #27
 8003d40:	430a      	orrs	r2, r1
 8003d42:	4912      	ldr	r1, [pc, #72]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d48:	4b10      	ldr	r3, [pc, #64]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a0f      	ldr	r2, [pc, #60]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003d4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d54:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	4a0c      	ldr	r2, [pc, #48]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003d5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d60:	f7fd ff84 	bl	8001c6c <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d68:	f7fd ff80 	bl	8001c6c <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e058      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d7a:	4b04      	ldr	r3, [pc, #16]	@ (8003d8c <HAL_RCC_OscConfig+0x778>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0f0      	beq.n	8003d68 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d86:	e050      	b.n	8003e2a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e04f      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d94:	4b27      	ldr	r3, [pc, #156]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d144      	bne.n	8003e2a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003da0:	4b24      	ldr	r3, [pc, #144]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a23      	ldr	r2, [pc, #140]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003da6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003daa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003dac:	4b21      	ldr	r3, [pc, #132]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	4a20      	ldr	r2, [pc, #128]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003db2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003db6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003db8:	f7fd ff58 	bl	8001c6c <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc0:	f7fd ff54 	bl	8001c6c <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e02c      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dd2:	4b18      	ldr	r3, [pc, #96]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0f0      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x7ac>
 8003dde:	e024      	b.n	8003e2a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	2b0c      	cmp	r3, #12
 8003de4:	d01f      	beq.n	8003e26 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de6:	4b13      	ldr	r3, [pc, #76]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a12      	ldr	r2, [pc, #72]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003dec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003df0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df2:	f7fd ff3b 	bl	8001c6c <HAL_GetTick>
 8003df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df8:	e008      	b.n	8003e0c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfa:	f7fd ff37 	bl	8001c6c <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d901      	bls.n	8003e0c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e00f      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e0c:	4b09      	ldr	r3, [pc, #36]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1f0      	bne.n	8003dfa <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003e18:	4b06      	ldr	r3, [pc, #24]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003e1a:	68da      	ldr	r2, [r3, #12]
 8003e1c:	4905      	ldr	r1, [pc, #20]	@ (8003e34 <HAL_RCC_OscConfig+0x820>)
 8003e1e:	4b06      	ldr	r3, [pc, #24]	@ (8003e38 <HAL_RCC_OscConfig+0x824>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	60cb      	str	r3, [r1, #12]
 8003e24:	e001      	b.n	8003e2a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e000      	b.n	8003e2c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3720      	adds	r7, #32
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	40021000 	.word	0x40021000
 8003e38:	feeefffc 	.word	0xfeeefffc

08003e3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0e7      	b.n	8004020 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e50:	4b75      	ldr	r3, [pc, #468]	@ (8004028 <HAL_RCC_ClockConfig+0x1ec>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d910      	bls.n	8003e80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e5e:	4b72      	ldr	r3, [pc, #456]	@ (8004028 <HAL_RCC_ClockConfig+0x1ec>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f023 0207 	bic.w	r2, r3, #7
 8003e66:	4970      	ldr	r1, [pc, #448]	@ (8004028 <HAL_RCC_ClockConfig+0x1ec>)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e6e:	4b6e      	ldr	r3, [pc, #440]	@ (8004028 <HAL_RCC_ClockConfig+0x1ec>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0307 	and.w	r3, r3, #7
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d001      	beq.n	8003e80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e0cf      	b.n	8004020 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d010      	beq.n	8003eae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	4b66      	ldr	r3, [pc, #408]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d908      	bls.n	8003eae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e9c:	4b63      	ldr	r3, [pc, #396]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	4960      	ldr	r1, [pc, #384]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d04c      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	2b03      	cmp	r3, #3
 8003ec0:	d107      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ec2:	4b5a      	ldr	r3, [pc, #360]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d121      	bne.n	8003f12 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e0a6      	b.n	8004020 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d107      	bne.n	8003eea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eda:	4b54      	ldr	r3, [pc, #336]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d115      	bne.n	8003f12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e09a      	b.n	8004020 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d107      	bne.n	8003f02 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d109      	bne.n	8003f12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e08e      	b.n	8004020 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f02:	4b4a      	ldr	r3, [pc, #296]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e086      	b.n	8004020 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f12:	4b46      	ldr	r3, [pc, #280]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f023 0203 	bic.w	r2, r3, #3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	4943      	ldr	r1, [pc, #268]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f24:	f7fd fea2 	bl	8001c6c <HAL_GetTick>
 8003f28:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f2a:	e00a      	b.n	8003f42 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f2c:	f7fd fe9e 	bl	8001c6c <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e06e      	b.n	8004020 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f42:	4b3a      	ldr	r3, [pc, #232]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f003 020c 	and.w	r2, r3, #12
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d1eb      	bne.n	8003f2c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d010      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689a      	ldr	r2, [r3, #8]
 8003f64:	4b31      	ldr	r3, [pc, #196]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d208      	bcs.n	8003f82 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f70:	4b2e      	ldr	r3, [pc, #184]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	492b      	ldr	r1, [pc, #172]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f82:	4b29      	ldr	r3, [pc, #164]	@ (8004028 <HAL_RCC_ClockConfig+0x1ec>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d210      	bcs.n	8003fb2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f90:	4b25      	ldr	r3, [pc, #148]	@ (8004028 <HAL_RCC_ClockConfig+0x1ec>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f023 0207 	bic.w	r2, r3, #7
 8003f98:	4923      	ldr	r1, [pc, #140]	@ (8004028 <HAL_RCC_ClockConfig+0x1ec>)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa0:	4b21      	ldr	r3, [pc, #132]	@ (8004028 <HAL_RCC_ClockConfig+0x1ec>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d001      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e036      	b.n	8004020 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0304 	and.w	r3, r3, #4
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d008      	beq.n	8003fd0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	4918      	ldr	r1, [pc, #96]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0308 	and.w	r3, r3, #8
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d009      	beq.n	8003ff0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fdc:	4b13      	ldr	r3, [pc, #76]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	00db      	lsls	r3, r3, #3
 8003fea:	4910      	ldr	r1, [pc, #64]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ff0:	f000 f824 	bl	800403c <HAL_RCC_GetSysClockFreq>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800402c <HAL_RCC_ClockConfig+0x1f0>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	091b      	lsrs	r3, r3, #4
 8003ffc:	f003 030f 	and.w	r3, r3, #15
 8004000:	490b      	ldr	r1, [pc, #44]	@ (8004030 <HAL_RCC_ClockConfig+0x1f4>)
 8004002:	5ccb      	ldrb	r3, [r1, r3]
 8004004:	f003 031f 	and.w	r3, r3, #31
 8004008:	fa22 f303 	lsr.w	r3, r2, r3
 800400c:	4a09      	ldr	r2, [pc, #36]	@ (8004034 <HAL_RCC_ClockConfig+0x1f8>)
 800400e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004010:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <HAL_RCC_ClockConfig+0x1fc>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4618      	mov	r0, r3
 8004016:	f7fd fbdd 	bl	80017d4 <HAL_InitTick>
 800401a:	4603      	mov	r3, r0
 800401c:	72fb      	strb	r3, [r7, #11]

  return status;
 800401e:	7afb      	ldrb	r3, [r7, #11]
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	40022000 	.word	0x40022000
 800402c:	40021000 	.word	0x40021000
 8004030:	0800a770 	.word	0x0800a770
 8004034:	20000000 	.word	0x20000000
 8004038:	20000004 	.word	0x20000004

0800403c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800403c:	b480      	push	{r7}
 800403e:	b089      	sub	sp, #36	@ 0x24
 8004040:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004042:	2300      	movs	r3, #0
 8004044:	61fb      	str	r3, [r7, #28]
 8004046:	2300      	movs	r3, #0
 8004048:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800404a:	4b3e      	ldr	r3, [pc, #248]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f003 030c 	and.w	r3, r3, #12
 8004052:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004054:	4b3b      	ldr	r3, [pc, #236]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	f003 0303 	and.w	r3, r3, #3
 800405c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d005      	beq.n	8004070 <HAL_RCC_GetSysClockFreq+0x34>
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	2b0c      	cmp	r3, #12
 8004068:	d121      	bne.n	80040ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d11e      	bne.n	80040ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004070:	4b34      	ldr	r3, [pc, #208]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0308 	and.w	r3, r3, #8
 8004078:	2b00      	cmp	r3, #0
 800407a:	d107      	bne.n	800408c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800407c:	4b31      	ldr	r3, [pc, #196]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 800407e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004082:	0a1b      	lsrs	r3, r3, #8
 8004084:	f003 030f 	and.w	r3, r3, #15
 8004088:	61fb      	str	r3, [r7, #28]
 800408a:	e005      	b.n	8004098 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800408c:	4b2d      	ldr	r3, [pc, #180]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	091b      	lsrs	r3, r3, #4
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004098:	4a2b      	ldr	r2, [pc, #172]	@ (8004148 <HAL_RCC_GetSysClockFreq+0x10c>)
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d10d      	bne.n	80040c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040ac:	e00a      	b.n	80040c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	2b04      	cmp	r3, #4
 80040b2:	d102      	bne.n	80040ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040b4:	4b25      	ldr	r3, [pc, #148]	@ (800414c <HAL_RCC_GetSysClockFreq+0x110>)
 80040b6:	61bb      	str	r3, [r7, #24]
 80040b8:	e004      	b.n	80040c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d101      	bne.n	80040c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040c0:	4b23      	ldr	r3, [pc, #140]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x114>)
 80040c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	2b0c      	cmp	r3, #12
 80040c8:	d134      	bne.n	8004134 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f003 0303 	and.w	r3, r3, #3
 80040d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d003      	beq.n	80040e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	2b03      	cmp	r3, #3
 80040de:	d003      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0xac>
 80040e0:	e005      	b.n	80040ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040e2:	4b1a      	ldr	r3, [pc, #104]	@ (800414c <HAL_RCC_GetSysClockFreq+0x110>)
 80040e4:	617b      	str	r3, [r7, #20]
      break;
 80040e6:	e005      	b.n	80040f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040e8:	4b19      	ldr	r3, [pc, #100]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x114>)
 80040ea:	617b      	str	r3, [r7, #20]
      break;
 80040ec:	e002      	b.n	80040f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	617b      	str	r3, [r7, #20]
      break;
 80040f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040f4:	4b13      	ldr	r3, [pc, #76]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	091b      	lsrs	r3, r3, #4
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	3301      	adds	r3, #1
 8004100:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004102:	4b10      	ldr	r3, [pc, #64]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	0a1b      	lsrs	r3, r3, #8
 8004108:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	fb03 f202 	mul.w	r2, r3, r2
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	fbb2 f3f3 	udiv	r3, r2, r3
 8004118:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800411a:	4b0a      	ldr	r3, [pc, #40]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x108>)
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	0e5b      	lsrs	r3, r3, #25
 8004120:	f003 0303 	and.w	r3, r3, #3
 8004124:	3301      	adds	r3, #1
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004132:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004134:	69bb      	ldr	r3, [r7, #24]
}
 8004136:	4618      	mov	r0, r3
 8004138:	3724      	adds	r7, #36	@ 0x24
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	40021000 	.word	0x40021000
 8004148:	0800a788 	.word	0x0800a788
 800414c:	00f42400 	.word	0x00f42400
 8004150:	00989680 	.word	0x00989680

08004154 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004154:	b480      	push	{r7}
 8004156:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004158:	4b03      	ldr	r3, [pc, #12]	@ (8004168 <HAL_RCC_GetHCLKFreq+0x14>)
 800415a:	681b      	ldr	r3, [r3, #0]
}
 800415c:	4618      	mov	r0, r3
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	20000000 	.word	0x20000000

0800416c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004170:	f7ff fff0 	bl	8004154 <HAL_RCC_GetHCLKFreq>
 8004174:	4602      	mov	r2, r0
 8004176:	4b06      	ldr	r3, [pc, #24]	@ (8004190 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	0adb      	lsrs	r3, r3, #11
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	4904      	ldr	r1, [pc, #16]	@ (8004194 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004182:	5ccb      	ldrb	r3, [r1, r3]
 8004184:	f003 031f 	and.w	r3, r3, #31
 8004188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800418c:	4618      	mov	r0, r3
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000
 8004194:	0800a780 	.word	0x0800a780

08004198 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	220f      	movs	r2, #15
 80041a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80041a8:	4b12      	ldr	r3, [pc, #72]	@ (80041f4 <HAL_RCC_GetClockConfig+0x5c>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 0203 	and.w	r2, r3, #3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80041b4:	4b0f      	ldr	r3, [pc, #60]	@ (80041f4 <HAL_RCC_GetClockConfig+0x5c>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80041c0:	4b0c      	ldr	r3, [pc, #48]	@ (80041f4 <HAL_RCC_GetClockConfig+0x5c>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80041cc:	4b09      	ldr	r3, [pc, #36]	@ (80041f4 <HAL_RCC_GetClockConfig+0x5c>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	08db      	lsrs	r3, r3, #3
 80041d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80041da:	4b07      	ldr	r3, [pc, #28]	@ (80041f8 <HAL_RCC_GetClockConfig+0x60>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0207 	and.w	r2, r3, #7
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	601a      	str	r2, [r3, #0]
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40021000 	.word	0x40021000
 80041f8:	40022000 	.word	0x40022000

080041fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004204:	2300      	movs	r3, #0
 8004206:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004208:	4b2a      	ldr	r3, [pc, #168]	@ (80042b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800420a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800420c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d003      	beq.n	800421c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004214:	f7ff f99a 	bl	800354c <HAL_PWREx_GetVoltageRange>
 8004218:	6178      	str	r0, [r7, #20]
 800421a:	e014      	b.n	8004246 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800421c:	4b25      	ldr	r3, [pc, #148]	@ (80042b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800421e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004220:	4a24      	ldr	r2, [pc, #144]	@ (80042b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004226:	6593      	str	r3, [r2, #88]	@ 0x58
 8004228:	4b22      	ldr	r3, [pc, #136]	@ (80042b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800422a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004230:	60fb      	str	r3, [r7, #12]
 8004232:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004234:	f7ff f98a 	bl	800354c <HAL_PWREx_GetVoltageRange>
 8004238:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800423a:	4b1e      	ldr	r3, [pc, #120]	@ (80042b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800423c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423e:	4a1d      	ldr	r2, [pc, #116]	@ (80042b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004240:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004244:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800424c:	d10b      	bne.n	8004266 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b80      	cmp	r3, #128	@ 0x80
 8004252:	d919      	bls.n	8004288 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2ba0      	cmp	r3, #160	@ 0xa0
 8004258:	d902      	bls.n	8004260 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800425a:	2302      	movs	r3, #2
 800425c:	613b      	str	r3, [r7, #16]
 800425e:	e013      	b.n	8004288 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004260:	2301      	movs	r3, #1
 8004262:	613b      	str	r3, [r7, #16]
 8004264:	e010      	b.n	8004288 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b80      	cmp	r3, #128	@ 0x80
 800426a:	d902      	bls.n	8004272 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800426c:	2303      	movs	r3, #3
 800426e:	613b      	str	r3, [r7, #16]
 8004270:	e00a      	b.n	8004288 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b80      	cmp	r3, #128	@ 0x80
 8004276:	d102      	bne.n	800427e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004278:	2302      	movs	r3, #2
 800427a:	613b      	str	r3, [r7, #16]
 800427c:	e004      	b.n	8004288 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2b70      	cmp	r3, #112	@ 0x70
 8004282:	d101      	bne.n	8004288 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004284:	2301      	movs	r3, #1
 8004286:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004288:	4b0b      	ldr	r3, [pc, #44]	@ (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f023 0207 	bic.w	r2, r3, #7
 8004290:	4909      	ldr	r1, [pc, #36]	@ (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	4313      	orrs	r3, r2
 8004296:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004298:	4b07      	ldr	r3, [pc, #28]	@ (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d001      	beq.n	80042aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e000      	b.n	80042ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3718      	adds	r7, #24
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40021000 	.word	0x40021000
 80042b8:	40022000 	.word	0x40022000

080042bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b086      	sub	sp, #24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042c4:	2300      	movs	r3, #0
 80042c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042c8:	2300      	movs	r3, #0
 80042ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d031      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042dc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042e0:	d01a      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80042e2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042e6:	d814      	bhi.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d009      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80042ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042f0:	d10f      	bne.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80042f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	4a5c      	ldr	r2, [pc, #368]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042fc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042fe:	e00c      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3304      	adds	r3, #4
 8004304:	2100      	movs	r1, #0
 8004306:	4618      	mov	r0, r3
 8004308:	f000 f9f0 	bl	80046ec <RCCEx_PLLSAI1_Config>
 800430c:	4603      	mov	r3, r0
 800430e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004310:	e003      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	74fb      	strb	r3, [r7, #19]
      break;
 8004316:	e000      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004318:	bf00      	nop
    }

    if(ret == HAL_OK)
 800431a:	7cfb      	ldrb	r3, [r7, #19]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10b      	bne.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004320:	4b51      	ldr	r3, [pc, #324]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004326:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432e:	494e      	ldr	r1, [pc, #312]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004336:	e001      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004338:	7cfb      	ldrb	r3, [r7, #19]
 800433a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 809e 	beq.w	8004486 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800434a:	2300      	movs	r3, #0
 800434c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800434e:	4b46      	ldr	r3, [pc, #280]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800435a:	2301      	movs	r3, #1
 800435c:	e000      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800435e:	2300      	movs	r3, #0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00d      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004364:	4b40      	ldr	r3, [pc, #256]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004368:	4a3f      	ldr	r2, [pc, #252]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800436a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800436e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004370:	4b3d      	ldr	r3, [pc, #244]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004378:	60bb      	str	r3, [r7, #8]
 800437a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800437c:	2301      	movs	r3, #1
 800437e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004380:	4b3a      	ldr	r3, [pc, #232]	@ (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a39      	ldr	r2, [pc, #228]	@ (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004386:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800438a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800438c:	f7fd fc6e 	bl	8001c6c <HAL_GetTick>
 8004390:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004392:	e009      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004394:	f7fd fc6a 	bl	8001c6c <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d902      	bls.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	74fb      	strb	r3, [r7, #19]
        break;
 80043a6:	e005      	b.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80043a8:	4b30      	ldr	r3, [pc, #192]	@ (800446c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d0ef      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80043b4:	7cfb      	ldrb	r3, [r7, #19]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d15a      	bne.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043ba:	4b2b      	ldr	r3, [pc, #172]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043c4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01e      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d0:	697a      	ldr	r2, [r7, #20]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d019      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043d6:	4b24      	ldr	r3, [pc, #144]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043e0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043e2:	4b21      	ldr	r3, [pc, #132]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e8:	4a1f      	ldr	r2, [pc, #124]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004402:	4a19      	ldr	r2, [pc, #100]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	2b00      	cmp	r3, #0
 8004412:	d016      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004414:	f7fd fc2a 	bl	8001c6c <HAL_GetTick>
 8004418:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800441a:	e00b      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800441c:	f7fd fc26 	bl	8001c6c <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800442a:	4293      	cmp	r3, r2
 800442c:	d902      	bls.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	74fb      	strb	r3, [r7, #19]
            break;
 8004432:	e006      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004434:	4b0c      	ldr	r3, [pc, #48]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d0ec      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004442:	7cfb      	ldrb	r3, [r7, #19]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10b      	bne.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004448:	4b07      	ldr	r3, [pc, #28]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800444a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800444e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004456:	4904      	ldr	r1, [pc, #16]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800445e:	e009      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004460:	7cfb      	ldrb	r3, [r7, #19]
 8004462:	74bb      	strb	r3, [r7, #18]
 8004464:	e006      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004466:	bf00      	nop
 8004468:	40021000 	.word	0x40021000
 800446c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004470:	7cfb      	ldrb	r3, [r7, #19]
 8004472:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004474:	7c7b      	ldrb	r3, [r7, #17]
 8004476:	2b01      	cmp	r3, #1
 8004478:	d105      	bne.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800447a:	4b9b      	ldr	r3, [pc, #620]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800447c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447e:	4a9a      	ldr	r2, [pc, #616]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004480:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004484:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004492:	4b95      	ldr	r3, [pc, #596]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004498:	f023 0203 	bic.w	r2, r3, #3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	4991      	ldr	r1, [pc, #580]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044b4:	4b8c      	ldr	r3, [pc, #560]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ba:	f023 020c 	bic.w	r2, r3, #12
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c2:	4989      	ldr	r1, [pc, #548]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0304 	and.w	r3, r3, #4
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044d6:	4b84      	ldr	r3, [pc, #528]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80044d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e4:	4980      	ldr	r1, [pc, #512]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0320 	and.w	r3, r3, #32
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00a      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044f8:	4b7b      	ldr	r3, [pc, #492]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80044fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004506:	4978      	ldr	r1, [pc, #480]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00a      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800451a:	4b73      	ldr	r3, [pc, #460]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800451c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004520:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004528:	496f      	ldr	r1, [pc, #444]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800452a:	4313      	orrs	r3, r2
 800452c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00a      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800453c:	4b6a      	ldr	r3, [pc, #424]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800453e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004542:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	4967      	ldr	r1, [pc, #412]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800454c:	4313      	orrs	r3, r2
 800454e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00a      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800455e:	4b62      	ldr	r3, [pc, #392]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004564:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456c:	495e      	ldr	r1, [pc, #376]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800456e:	4313      	orrs	r3, r2
 8004570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00a      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004580:	4b59      	ldr	r3, [pc, #356]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004586:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800458e:	4956      	ldr	r1, [pc, #344]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004590:	4313      	orrs	r3, r2
 8004592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00a      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045a2:	4b51      	ldr	r3, [pc, #324]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80045a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b0:	494d      	ldr	r1, [pc, #308]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d028      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80045c4:	4b48      	ldr	r3, [pc, #288]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80045c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d2:	4945      	ldr	r1, [pc, #276]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045e2:	d106      	bne.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e4:	4b40      	ldr	r3, [pc, #256]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	4a3f      	ldr	r2, [pc, #252]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80045ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045ee:	60d3      	str	r3, [r2, #12]
 80045f0:	e011      	b.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045fa:	d10c      	bne.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	3304      	adds	r3, #4
 8004600:	2101      	movs	r1, #1
 8004602:	4618      	mov	r0, r3
 8004604:	f000 f872 	bl	80046ec <RCCEx_PLLSAI1_Config>
 8004608:	4603      	mov	r3, r0
 800460a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800460c:	7cfb      	ldrb	r3, [r7, #19]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 8004612:	7cfb      	ldrb	r3, [r7, #19]
 8004614:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d028      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004622:	4b31      	ldr	r3, [pc, #196]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004628:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004630:	492d      	ldr	r1, [pc, #180]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800463c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004640:	d106      	bne.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004642:	4b29      	ldr	r3, [pc, #164]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	4a28      	ldr	r2, [pc, #160]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004648:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800464c:	60d3      	str	r3, [r2, #12]
 800464e:	e011      	b.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004654:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004658:	d10c      	bne.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3304      	adds	r3, #4
 800465e:	2101      	movs	r1, #1
 8004660:	4618      	mov	r0, r3
 8004662:	f000 f843 	bl	80046ec <RCCEx_PLLSAI1_Config>
 8004666:	4603      	mov	r3, r0
 8004668:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800466a:	7cfb      	ldrb	r3, [r7, #19]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004670:	7cfb      	ldrb	r3, [r7, #19]
 8004672:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d01c      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004680:	4b19      	ldr	r3, [pc, #100]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004686:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800468e:	4916      	ldr	r1, [pc, #88]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004690:	4313      	orrs	r3, r2
 8004692:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800469a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800469e:	d10c      	bne.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	3304      	adds	r3, #4
 80046a4:	2102      	movs	r1, #2
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 f820 	bl	80046ec <RCCEx_PLLSAI1_Config>
 80046ac:	4603      	mov	r3, r0
 80046ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046b0:	7cfb      	ldrb	r3, [r7, #19]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d001      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 80046b6:	7cfb      	ldrb	r3, [r7, #19]
 80046b8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80046c6:	4b08      	ldr	r3, [pc, #32]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80046c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046cc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d4:	4904      	ldr	r1, [pc, #16]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80046dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40021000 	.word	0x40021000

080046ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046f6:	2300      	movs	r3, #0
 80046f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046fa:	4b74      	ldr	r3, [pc, #464]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	f003 0303 	and.w	r3, r3, #3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d018      	beq.n	8004738 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004706:	4b71      	ldr	r3, [pc, #452]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	f003 0203 	and.w	r2, r3, #3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	429a      	cmp	r2, r3
 8004714:	d10d      	bne.n	8004732 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
       ||
 800471a:	2b00      	cmp	r3, #0
 800471c:	d009      	beq.n	8004732 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800471e:	4b6b      	ldr	r3, [pc, #428]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	091b      	lsrs	r3, r3, #4
 8004724:	f003 0307 	and.w	r3, r3, #7
 8004728:	1c5a      	adds	r2, r3, #1
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
       ||
 800472e:	429a      	cmp	r2, r3
 8004730:	d047      	beq.n	80047c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	73fb      	strb	r3, [r7, #15]
 8004736:	e044      	b.n	80047c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2b03      	cmp	r3, #3
 800473e:	d018      	beq.n	8004772 <RCCEx_PLLSAI1_Config+0x86>
 8004740:	2b03      	cmp	r3, #3
 8004742:	d825      	bhi.n	8004790 <RCCEx_PLLSAI1_Config+0xa4>
 8004744:	2b01      	cmp	r3, #1
 8004746:	d002      	beq.n	800474e <RCCEx_PLLSAI1_Config+0x62>
 8004748:	2b02      	cmp	r3, #2
 800474a:	d009      	beq.n	8004760 <RCCEx_PLLSAI1_Config+0x74>
 800474c:	e020      	b.n	8004790 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800474e:	4b5f      	ldr	r3, [pc, #380]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d11d      	bne.n	8004796 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800475e:	e01a      	b.n	8004796 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004760:	4b5a      	ldr	r3, [pc, #360]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004768:	2b00      	cmp	r3, #0
 800476a:	d116      	bne.n	800479a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004770:	e013      	b.n	800479a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004772:	4b56      	ldr	r3, [pc, #344]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10f      	bne.n	800479e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800477e:	4b53      	ldr	r3, [pc, #332]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d109      	bne.n	800479e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800478e:	e006      	b.n	800479e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	73fb      	strb	r3, [r7, #15]
      break;
 8004794:	e004      	b.n	80047a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004796:	bf00      	nop
 8004798:	e002      	b.n	80047a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800479a:	bf00      	nop
 800479c:	e000      	b.n	80047a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800479e:	bf00      	nop
    }

    if(status == HAL_OK)
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10d      	bne.n	80047c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80047a6:	4b49      	ldr	r3, [pc, #292]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6819      	ldr	r1, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	3b01      	subs	r3, #1
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	430b      	orrs	r3, r1
 80047bc:	4943      	ldr	r1, [pc, #268]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80047c2:	7bfb      	ldrb	r3, [r7, #15]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d17c      	bne.n	80048c2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80047c8:	4b40      	ldr	r3, [pc, #256]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a3f      	ldr	r2, [pc, #252]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80047ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80047d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047d4:	f7fd fa4a 	bl	8001c6c <HAL_GetTick>
 80047d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80047da:	e009      	b.n	80047f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047dc:	f7fd fa46 	bl	8001c6c <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d902      	bls.n	80047f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	73fb      	strb	r3, [r7, #15]
        break;
 80047ee:	e005      	b.n	80047fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80047f0:	4b36      	ldr	r3, [pc, #216]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1ef      	bne.n	80047dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d15f      	bne.n	80048c2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d110      	bne.n	800482a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004808:	4b30      	ldr	r3, [pc, #192]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004810:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6892      	ldr	r2, [r2, #8]
 8004818:	0211      	lsls	r1, r2, #8
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	68d2      	ldr	r2, [r2, #12]
 800481e:	06d2      	lsls	r2, r2, #27
 8004820:	430a      	orrs	r2, r1
 8004822:	492a      	ldr	r1, [pc, #168]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004824:	4313      	orrs	r3, r2
 8004826:	610b      	str	r3, [r1, #16]
 8004828:	e027      	b.n	800487a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d112      	bne.n	8004856 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004830:	4b26      	ldr	r3, [pc, #152]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004838:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6892      	ldr	r2, [r2, #8]
 8004840:	0211      	lsls	r1, r2, #8
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6912      	ldr	r2, [r2, #16]
 8004846:	0852      	lsrs	r2, r2, #1
 8004848:	3a01      	subs	r2, #1
 800484a:	0552      	lsls	r2, r2, #21
 800484c:	430a      	orrs	r2, r1
 800484e:	491f      	ldr	r1, [pc, #124]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004850:	4313      	orrs	r3, r2
 8004852:	610b      	str	r3, [r1, #16]
 8004854:	e011      	b.n	800487a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004856:	4b1d      	ldr	r3, [pc, #116]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800485e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	6892      	ldr	r2, [r2, #8]
 8004866:	0211      	lsls	r1, r2, #8
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6952      	ldr	r2, [r2, #20]
 800486c:	0852      	lsrs	r2, r2, #1
 800486e:	3a01      	subs	r2, #1
 8004870:	0652      	lsls	r2, r2, #25
 8004872:	430a      	orrs	r2, r1
 8004874:	4915      	ldr	r1, [pc, #84]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004876:	4313      	orrs	r3, r2
 8004878:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800487a:	4b14      	ldr	r3, [pc, #80]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a13      	ldr	r2, [pc, #76]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8004880:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004884:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004886:	f7fd f9f1 	bl	8001c6c <HAL_GetTick>
 800488a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800488c:	e009      	b.n	80048a2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800488e:	f7fd f9ed 	bl	8001c6c <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	2b02      	cmp	r3, #2
 800489a:	d902      	bls.n	80048a2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	73fb      	strb	r3, [r7, #15]
          break;
 80048a0:	e005      	b.n	80048ae <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80048a2:	4b0a      	ldr	r3, [pc, #40]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d0ef      	beq.n	800488e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80048ae:	7bfb      	ldrb	r3, [r7, #15]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d106      	bne.n	80048c2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80048b4:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b6:	691a      	ldr	r2, [r3, #16]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	4903      	ldr	r1, [pc, #12]	@ (80048cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80048be:	4313      	orrs	r3, r2
 80048c0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80048c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40021000 	.word	0x40021000

080048d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d101      	bne.n	80048e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e049      	b.n	8004976 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d106      	bne.n	80048fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f841 	bl	800497e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2202      	movs	r2, #2
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	3304      	adds	r3, #4
 800490c:	4619      	mov	r1, r3
 800490e:	4610      	mov	r0, r2
 8004910:	f000 f9c4 	bl	8004c9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
	...

08004994 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d001      	beq.n	80049ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e03b      	b.n	8004a24 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68da      	ldr	r2, [r3, #12]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a19      	ldr	r2, [pc, #100]	@ (8004a30 <HAL_TIM_Base_Start_IT+0x9c>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d009      	beq.n	80049e2 <HAL_TIM_Base_Start_IT+0x4e>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049d6:	d004      	beq.n	80049e2 <HAL_TIM_Base_Start_IT+0x4e>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a15      	ldr	r2, [pc, #84]	@ (8004a34 <HAL_TIM_Base_Start_IT+0xa0>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d115      	bne.n	8004a0e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689a      	ldr	r2, [r3, #8]
 80049e8:	4b13      	ldr	r3, [pc, #76]	@ (8004a38 <HAL_TIM_Base_Start_IT+0xa4>)
 80049ea:	4013      	ands	r3, r2
 80049ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2b06      	cmp	r3, #6
 80049f2:	d015      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x8c>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049fa:	d011      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f042 0201 	orr.w	r2, r2, #1
 8004a0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a0c:	e008      	b.n	8004a20 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f042 0201 	orr.w	r2, r2, #1
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	e000      	b.n	8004a22 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a20:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3714      	adds	r7, #20
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr
 8004a30:	40012c00 	.word	0x40012c00
 8004a34:	40014000 	.word	0x40014000
 8004a38:	00010007 	.word	0x00010007

08004a3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d020      	beq.n	8004aa0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d01b      	beq.n	8004aa0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f06f 0202 	mvn.w	r2, #2
 8004a70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	f003 0303 	and.w	r3, r3, #3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f8e9 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
 8004a8c:	e005      	b.n	8004a9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f8db 	bl	8004c4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f8ec 	bl	8004c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d020      	beq.n	8004aec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f003 0304 	and.w	r3, r3, #4
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d01b      	beq.n	8004aec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f06f 0204 	mvn.w	r2, #4
 8004abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2202      	movs	r2, #2
 8004ac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 f8c3 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
 8004ad8:	e005      	b.n	8004ae6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f8b5 	bl	8004c4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 f8c6 	bl	8004c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d020      	beq.n	8004b38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f003 0308 	and.w	r3, r3, #8
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d01b      	beq.n	8004b38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f06f 0208 	mvn.w	r2, #8
 8004b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2204      	movs	r2, #4
 8004b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	69db      	ldr	r3, [r3, #28]
 8004b16:	f003 0303 	and.w	r3, r3, #3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f89d 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
 8004b24:	e005      	b.n	8004b32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f88f 	bl	8004c4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 f8a0 	bl	8004c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f003 0310 	and.w	r3, r3, #16
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d020      	beq.n	8004b84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d01b      	beq.n	8004b84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0210 	mvn.w	r2, #16
 8004b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2208      	movs	r2, #8
 8004b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f877 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
 8004b70:	e005      	b.n	8004b7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f869 	bl	8004c4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f87a 	bl	8004c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00c      	beq.n	8004ba8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d007      	beq.n	8004ba8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f06f 0201 	mvn.w	r2, #1
 8004ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fc fd5c 	bl	8001660 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d104      	bne.n	8004bbc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00c      	beq.n	8004bd6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d007      	beq.n	8004bd6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004bce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f8dd 	bl	8004d90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00c      	beq.n	8004bfa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d007      	beq.n	8004bfa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004bf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 f8d5 	bl	8004da4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d00c      	beq.n	8004c1e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d007      	beq.n	8004c1e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f834 	bl	8004c86 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00c      	beq.n	8004c42 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f003 0320 	and.w	r3, r3, #32
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d007      	beq.n	8004c42 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f06f 0220 	mvn.w	r2, #32
 8004c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 f89d 	bl	8004d7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c42:	bf00      	nop
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b083      	sub	sp, #12
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b083      	sub	sp, #12
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c66:	bf00      	nop
 8004c68:	370c      	adds	r7, #12
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr

08004c72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c72:	b480      	push	{r7}
 8004c74:	b083      	sub	sp, #12
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c7a:	bf00      	nop
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr

08004c86 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c86:	b480      	push	{r7}
 8004c88:	b083      	sub	sp, #12
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c8e:	bf00      	nop
 8004c90:	370c      	adds	r7, #12
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
	...

08004c9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a30      	ldr	r2, [pc, #192]	@ (8004d70 <TIM_Base_SetConfig+0xd4>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d003      	beq.n	8004cbc <TIM_Base_SetConfig+0x20>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cba:	d108      	bne.n	8004cce <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	68fa      	ldr	r2, [r7, #12]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a27      	ldr	r2, [pc, #156]	@ (8004d70 <TIM_Base_SetConfig+0xd4>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d00b      	beq.n	8004cee <TIM_Base_SetConfig+0x52>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cdc:	d007      	beq.n	8004cee <TIM_Base_SetConfig+0x52>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a24      	ldr	r2, [pc, #144]	@ (8004d74 <TIM_Base_SetConfig+0xd8>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d003      	beq.n	8004cee <TIM_Base_SetConfig+0x52>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a23      	ldr	r2, [pc, #140]	@ (8004d78 <TIM_Base_SetConfig+0xdc>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d108      	bne.n	8004d00 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689a      	ldr	r2, [r3, #8]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a12      	ldr	r2, [pc, #72]	@ (8004d70 <TIM_Base_SetConfig+0xd4>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d007      	beq.n	8004d3c <TIM_Base_SetConfig+0xa0>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a11      	ldr	r2, [pc, #68]	@ (8004d74 <TIM_Base_SetConfig+0xd8>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d003      	beq.n	8004d3c <TIM_Base_SetConfig+0xa0>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a10      	ldr	r2, [pc, #64]	@ (8004d78 <TIM_Base_SetConfig+0xdc>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d103      	bne.n	8004d44 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	691a      	ldr	r2, [r3, #16]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d105      	bne.n	8004d62 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	f023 0201 	bic.w	r2, r3, #1
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	611a      	str	r2, [r3, #16]
  }
}
 8004d62:	bf00      	nop
 8004d64:	3714      	adds	r7, #20
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	40012c00 	.word	0x40012c00
 8004d74:	40014000 	.word	0x40014000
 8004d78:	40014400 	.word	0x40014400

08004d7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d84:	bf00      	nop
 8004d86:	370c      	adds	r7, #12
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d98:	bf00      	nop
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b08b      	sub	sp, #44	@ 0x2c
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	fa93 f3a3 	rbit	r3, r3
 8004dd2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8004dde:	2320      	movs	r3, #32
 8004de0:	e003      	b.n	8004dea <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	fab3 f383 	clz	r3, r3
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	2103      	movs	r1, #3
 8004dee:	fa01 f303 	lsl.w	r3, r1, r3
 8004df2:	43db      	mvns	r3, r3
 8004df4:	401a      	ands	r2, r3
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	fa93 f3a3 	rbit	r3, r3
 8004e00:	61fb      	str	r3, [r7, #28]
  return result;
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8004e0c:	2320      	movs	r3, #32
 8004e0e:	e003      	b.n	8004e18 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8004e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e12:	fab3 f383 	clz	r3, r3
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	6879      	ldr	r1, [r7, #4]
 8004e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e20:	431a      	orrs	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	601a      	str	r2, [r3, #0]
}
 8004e26:	bf00      	nop
 8004e28:	372c      	adds	r7, #44	@ 0x2c
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b085      	sub	sp, #20
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	60f8      	str	r0, [r7, #12]
 8004e3a:	60b9      	str	r1, [r7, #8]
 8004e3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	43db      	mvns	r3, r3
 8004e46:	401a      	ands	r2, r3
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	fb01 f303 	mul.w	r3, r1, r3
 8004e50:	431a      	orrs	r2, r3
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	605a      	str	r2, [r3, #4]
}
 8004e56:	bf00      	nop
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b08b      	sub	sp, #44	@ 0x2c
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	fa93 f3a3 	rbit	r3, r3
 8004e7c:	613b      	str	r3, [r7, #16]
  return result;
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8004e88:	2320      	movs	r3, #32
 8004e8a:	e003      	b.n	8004e94 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	fab3 f383 	clz	r3, r3
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	005b      	lsls	r3, r3, #1
 8004e96:	2103      	movs	r1, #3
 8004e98:	fa01 f303 	lsl.w	r3, r1, r3
 8004e9c:	43db      	mvns	r3, r3
 8004e9e:	401a      	ands	r2, r3
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea4:	6a3b      	ldr	r3, [r7, #32]
 8004ea6:	fa93 f3a3 	rbit	r3, r3
 8004eaa:	61fb      	str	r3, [r7, #28]
  return result;
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8004eb6:	2320      	movs	r3, #32
 8004eb8:	e003      	b.n	8004ec2 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8004eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebc:	fab3 f383 	clz	r3, r3
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	005b      	lsls	r3, r3, #1
 8004ec4:	6879      	ldr	r1, [r7, #4]
 8004ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8004ed0:	bf00      	nop
 8004ed2:	372c      	adds	r7, #44	@ 0x2c
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b08b      	sub	sp, #44	@ 0x2c
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	68da      	ldr	r2, [r3, #12]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	fa93 f3a3 	rbit	r3, r3
 8004ef6:	613b      	str	r3, [r7, #16]
  return result;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8004f02:	2320      	movs	r3, #32
 8004f04:	e003      	b.n	8004f0e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	fab3 f383 	clz	r3, r3
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	005b      	lsls	r3, r3, #1
 8004f10:	2103      	movs	r1, #3
 8004f12:	fa01 f303 	lsl.w	r3, r1, r3
 8004f16:	43db      	mvns	r3, r3
 8004f18:	401a      	ands	r2, r3
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f1e:	6a3b      	ldr	r3, [r7, #32]
 8004f20:	fa93 f3a3 	rbit	r3, r3
 8004f24:	61fb      	str	r3, [r7, #28]
  return result;
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d101      	bne.n	8004f34 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8004f30:	2320      	movs	r3, #32
 8004f32:	e003      	b.n	8004f3c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8004f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f36:	fab3 f383 	clz	r3, r3
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	6879      	ldr	r1, [r7, #4]
 8004f40:	fa01 f303 	lsl.w	r3, r1, r3
 8004f44:	431a      	orrs	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	60da      	str	r2, [r3, #12]
}
 8004f4a:	bf00      	nop
 8004f4c:	372c      	adds	r7, #44	@ 0x2c
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr

08004f56 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8004f56:	b480      	push	{r7}
 8004f58:	b08b      	sub	sp, #44	@ 0x2c
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	60f8      	str	r0, [r7, #12]
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a1a      	ldr	r2, [r3, #32]
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	fa93 f3a3 	rbit	r3, r3
 8004f70:	613b      	str	r3, [r7, #16]
  return result;
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d101      	bne.n	8004f80 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8004f7c:	2320      	movs	r3, #32
 8004f7e:	e003      	b.n	8004f88 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	fab3 f383 	clz	r3, r3
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	210f      	movs	r1, #15
 8004f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f90:	43db      	mvns	r3, r3
 8004f92:	401a      	ands	r2, r3
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f98:	6a3b      	ldr	r3, [r7, #32]
 8004f9a:	fa93 f3a3 	rbit	r3, r3
 8004f9e:	61fb      	str	r3, [r7, #28]
  return result;
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8004faa:	2320      	movs	r3, #32
 8004fac:	e003      	b.n	8004fb6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	fab3 f383 	clz	r3, r3
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	6879      	ldr	r1, [r7, #4]
 8004fba:	fa01 f303 	lsl.w	r3, r1, r3
 8004fbe:	431a      	orrs	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8004fc4:	bf00      	nop
 8004fc6:	372c      	adds	r7, #44	@ 0x2c
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b08b      	sub	sp, #44	@ 0x2c
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	0a1b      	lsrs	r3, r3, #8
 8004fe4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	fa93 f3a3 	rbit	r3, r3
 8004fec:	613b      	str	r3, [r7, #16]
  return result;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8004ff8:	2320      	movs	r3, #32
 8004ffa:	e003      	b.n	8005004 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	fab3 f383 	clz	r3, r3
 8005002:	b2db      	uxtb	r3, r3
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	210f      	movs	r1, #15
 8005008:	fa01 f303 	lsl.w	r3, r1, r3
 800500c:	43db      	mvns	r3, r3
 800500e:	401a      	ands	r2, r3
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	0a1b      	lsrs	r3, r3, #8
 8005014:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005016:	6a3b      	ldr	r3, [r7, #32]
 8005018:	fa93 f3a3 	rbit	r3, r3
 800501c:	61fb      	str	r3, [r7, #28]
  return result;
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005024:	2b00      	cmp	r3, #0
 8005026:	d101      	bne.n	800502c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8005028:	2320      	movs	r3, #32
 800502a:	e003      	b.n	8005034 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800502c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502e:	fab3 f383 	clz	r3, r3
 8005032:	b2db      	uxtb	r3, r3
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	6879      	ldr	r1, [r7, #4]
 8005038:	fa01 f303 	lsl.w	r3, r1, r3
 800503c:	431a      	orrs	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8005042:	bf00      	nop
 8005044:	372c      	adds	r7, #44	@ 0x2c
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b088      	sub	sp, #32
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
 8005056:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	fa93 f3a3 	rbit	r3, r3
 8005064:	60fb      	str	r3, [r7, #12]
  return result;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d101      	bne.n	8005074 <LL_GPIO_Init+0x26>
    return 32U;
 8005070:	2320      	movs	r3, #32
 8005072:	e003      	b.n	800507c <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	fab3 f383 	clz	r3, r3
 800507a:	b2db      	uxtb	r3, r3
 800507c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800507e:	e048      	b.n	8005112 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	2101      	movs	r1, #1
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	fa01 f303 	lsl.w	r3, r1, r3
 800508c:	4013      	ands	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d03a      	beq.n	800510c <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d003      	beq.n	80050a6 <LL_GPIO_Init+0x58>
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d10e      	bne.n	80050c4 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	461a      	mov	r2, r3
 80050ac:	69b9      	ldr	r1, [r7, #24]
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff fed7 	bl	8004e62 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	6819      	ldr	r1, [r3, #0]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	461a      	mov	r2, r3
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f7ff feb7 	bl	8004e32 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	691b      	ldr	r3, [r3, #16]
 80050c8:	461a      	mov	r2, r3
 80050ca:	69b9      	ldr	r1, [r7, #24]
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f7ff ff05 	bl	8004edc <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d111      	bne.n	80050fe <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	2bff      	cmp	r3, #255	@ 0xff
 80050de:	d807      	bhi.n	80050f0 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	461a      	mov	r2, r3
 80050e6:	69b9      	ldr	r1, [r7, #24]
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f7ff ff34 	bl	8004f56 <LL_GPIO_SetAFPin_0_7>
 80050ee:	e006      	b.n	80050fe <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	461a      	mov	r2, r3
 80050f6:	69b9      	ldr	r1, [r7, #24]
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f7ff ff69 	bl	8004fd0 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	461a      	mov	r2, r3
 8005104:	69b9      	ldr	r1, [r7, #24]
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7ff fe56 	bl	8004db8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	3301      	adds	r3, #1
 8005110:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	fa22 f303 	lsr.w	r3, r2, r3
 800511c:	2b00      	cmp	r3, #0
 800511e:	d1af      	bne.n	8005080 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3720      	adds	r7, #32
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
	...

0800512c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800512c:	b480      	push	{r7}
 800512e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8005130:	4b07      	ldr	r3, [pc, #28]	@ (8005150 <LL_RCC_HSI_IsReady+0x24>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005138:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800513c:	d101      	bne.n	8005142 <LL_RCC_HSI_IsReady+0x16>
 800513e:	2301      	movs	r3, #1
 8005140:	e000      	b.n	8005144 <LL_RCC_HSI_IsReady+0x18>
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	40021000 	.word	0x40021000

08005154 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8005154:	b480      	push	{r7}
 8005156:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8005158:	4b07      	ldr	r3, [pc, #28]	@ (8005178 <LL_RCC_LSE_IsReady+0x24>)
 800515a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b02      	cmp	r3, #2
 8005164:	d101      	bne.n	800516a <LL_RCC_LSE_IsReady+0x16>
 8005166:	2301      	movs	r3, #1
 8005168:	e000      	b.n	800516c <LL_RCC_LSE_IsReady+0x18>
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop
 8005178:	40021000 	.word	0x40021000

0800517c <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800517c:	b480      	push	{r7}
 800517e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8005180:	4b06      	ldr	r3, [pc, #24]	@ (800519c <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0308 	and.w	r3, r3, #8
 8005188:	2b08      	cmp	r3, #8
 800518a:	d101      	bne.n	8005190 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 800518c:	2301      	movs	r3, #1
 800518e:	e000      	b.n	8005192 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr
 800519c:	40021000 	.word	0x40021000

080051a0 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80051a0:	b480      	push	{r7}
 80051a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80051a4:	4b04      	ldr	r3, [pc, #16]	@ (80051b8 <LL_RCC_MSI_GetRange+0x18>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	40021000 	.word	0x40021000

080051bc <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80051c0:	4b04      	ldr	r3, [pc, #16]	@ (80051d4 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 80051c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051c6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr
 80051d4:	40021000 	.word	0x40021000

080051d8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80051d8:	b480      	push	{r7}
 80051da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80051dc:	4b04      	ldr	r3, [pc, #16]	@ (80051f0 <LL_RCC_GetSysClkSource+0x18>)
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f003 030c 	and.w	r3, r3, #12
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	40021000 	.word	0x40021000

080051f4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80051f4:	b480      	push	{r7}
 80051f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80051f8:	4b04      	ldr	r3, [pc, #16]	@ (800520c <LL_RCC_GetAHBPrescaler+0x18>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005200:	4618      	mov	r0, r3
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	40021000 	.word	0x40021000

08005210 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005214:	4b04      	ldr	r3, [pc, #16]	@ (8005228 <LL_RCC_GetAPB1Prescaler+0x18>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800521c:	4618      	mov	r0, r3
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	40021000 	.word	0x40021000

0800522c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800522c:	b480      	push	{r7}
 800522e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005230:	4b04      	ldr	r3, [pc, #16]	@ (8005244 <LL_RCC_GetAPB2Prescaler+0x18>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8005238:	4618      	mov	r0, r3
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	40021000 	.word	0x40021000

08005248 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8005250:	4b06      	ldr	r3, [pc, #24]	@ (800526c <LL_RCC_GetUSARTClockSource+0x24>)
 8005252:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	401a      	ands	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	041b      	lsls	r3, r3, #16
 800525e:	4313      	orrs	r3, r2
}
 8005260:	4618      	mov	r0, r3
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	40021000 	.word	0x40021000

08005270 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005270:	b480      	push	{r7}
 8005272:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005274:	4b04      	ldr	r3, [pc, #16]	@ (8005288 <LL_RCC_PLL_GetMainSource+0x18>)
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f003 0303 	and.w	r3, r3, #3
}
 800527c:	4618      	mov	r0, r3
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	40021000 	.word	0x40021000

0800528c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86 or 127 depending on devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800528c:	b480      	push	{r7}
 800528e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005290:	4b04      	ldr	r3, [pc, #16]	@ (80052a4 <LL_RCC_PLL_GetN+0x18>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	0a1b      	lsrs	r3, r3, #8
 8005296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800529a:	4618      	mov	r0, r3
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr
 80052a4:	40021000 	.word	0x40021000

080052a8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80052a8:	b480      	push	{r7}
 80052aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80052ac:	4b04      	ldr	r3, [pc, #16]	@ (80052c0 <LL_RCC_PLL_GetR+0x18>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	40021000 	.word	0x40021000

080052c4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80052c8:	4b04      	ldr	r3, [pc, #16]	@ (80052dc <LL_RCC_PLL_GetDivider+0x18>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	40021000 	.word	0x40021000

080052e0 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80052e8:	2300      	movs	r3, #0
 80052ea:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b03      	cmp	r3, #3
 80052f0:	d137      	bne.n	8005362 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f7ff ffa8 	bl	8005248 <LL_RCC_GetUSARTClockSource>
 80052f8:	4603      	mov	r3, r0
 80052fa:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80052fe:	2b03      	cmp	r3, #3
 8005300:	f200 80b3 	bhi.w	800546a <LL_RCC_GetUSARTClockFreq+0x18a>
 8005304:	a201      	add	r2, pc, #4	@ (adr r2, 800530c <LL_RCC_GetUSARTClockFreq+0x2c>)
 8005306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800530a:	bf00      	nop
 800530c:	0800534b 	.word	0x0800534b
 8005310:	0800531d 	.word	0x0800531d
 8005314:	08005325 	.word	0x08005325
 8005318:	08005337 	.word	0x08005337
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800531c:	f000 f8c2 	bl	80054a4 <RCC_GetSystemClockFreq>
 8005320:	60f8      	str	r0, [r7, #12]
        break;
 8005322:	e0b3      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8005324:	f7ff ff02 	bl	800512c <LL_RCC_HSI_IsReady>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 809f 	beq.w	800546e <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 8005330:	4b59      	ldr	r3, [pc, #356]	@ (8005498 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8005332:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005334:	e09b      	b.n	800546e <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8005336:	f7ff ff0d 	bl	8005154 <LL_RCC_LSE_IsReady>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 8098 	beq.w	8005472 <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 8005342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005346:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005348:	e093      	b.n	8005472 <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800534a:	f000 f8ab 	bl	80054a4 <RCC_GetSystemClockFreq>
 800534e:	4603      	mov	r3, r0
 8005350:	4618      	mov	r0, r3
 8005352:	f000 f937 	bl	80055c4 <RCC_GetHCLKClockFreq>
 8005356:	4603      	mov	r3, r0
 8005358:	4618      	mov	r0, r3
 800535a:	f000 f95d 	bl	8005618 <RCC_GetPCLK2ClockFreq>
 800535e:	60f8      	str	r0, [r7, #12]
        break;
 8005360:	e094      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b0c      	cmp	r3, #12
 8005366:	d146      	bne.n	80053f6 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7ff ff6d 	bl	8005248 <LL_RCC_GetUSARTClockSource>
 800536e:	4603      	mov	r3, r0
 8005370:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8005374:	2b0c      	cmp	r3, #12
 8005376:	d87e      	bhi.n	8005476 <LL_RCC_GetUSARTClockFreq+0x196>
 8005378:	a201      	add	r2, pc, #4	@ (adr r2, 8005380 <LL_RCC_GetUSARTClockFreq+0xa0>)
 800537a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800537e:	bf00      	nop
 8005380:	080053df 	.word	0x080053df
 8005384:	08005477 	.word	0x08005477
 8005388:	08005477 	.word	0x08005477
 800538c:	08005477 	.word	0x08005477
 8005390:	080053b5 	.word	0x080053b5
 8005394:	08005477 	.word	0x08005477
 8005398:	08005477 	.word	0x08005477
 800539c:	08005477 	.word	0x08005477
 80053a0:	080053bd 	.word	0x080053bd
 80053a4:	08005477 	.word	0x08005477
 80053a8:	08005477 	.word	0x08005477
 80053ac:	08005477 	.word	0x08005477
 80053b0:	080053cd 	.word	0x080053cd
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80053b4:	f000 f876 	bl	80054a4 <RCC_GetSystemClockFreq>
 80053b8:	60f8      	str	r0, [r7, #12]
        break;
 80053ba:	e067      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80053bc:	f7ff feb6 	bl	800512c <LL_RCC_HSI_IsReady>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d059      	beq.n	800547a <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 80053c6:	4b34      	ldr	r3, [pc, #208]	@ (8005498 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80053c8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80053ca:	e056      	b.n	800547a <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80053cc:	f7ff fec2 	bl	8005154 <LL_RCC_LSE_IsReady>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d053      	beq.n	800547e <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 80053d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053da:	60fb      	str	r3, [r7, #12]
        }
        break;
 80053dc:	e04f      	b.n	800547e <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80053de:	f000 f861 	bl	80054a4 <RCC_GetSystemClockFreq>
 80053e2:	4603      	mov	r3, r0
 80053e4:	4618      	mov	r0, r3
 80053e6:	f000 f8ed 	bl	80055c4 <RCC_GetHCLKClockFreq>
 80053ea:	4603      	mov	r3, r0
 80053ec:	4618      	mov	r0, r3
 80053ee:	f000 f8ff 	bl	80055f0 <RCC_GetPCLK1ClockFreq>
 80053f2:	60f8      	str	r0, [r7, #12]
        break;
 80053f4:	e04a      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b30      	cmp	r3, #48	@ 0x30
 80053fa:	d147      	bne.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f7ff ff23 	bl	8005248 <LL_RCC_GetUSARTClockSource>
 8005402:	4603      	mov	r3, r0
 8005404:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8005408:	d01a      	beq.n	8005440 <LL_RCC_GetUSARTClockFreq+0x160>
 800540a:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 800540e:	d838      	bhi.n	8005482 <LL_RCC_GetUSARTClockFreq+0x1a2>
 8005410:	4a22      	ldr	r2, [pc, #136]	@ (800549c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d00c      	beq.n	8005430 <LL_RCC_GetUSARTClockFreq+0x150>
 8005416:	4a21      	ldr	r2, [pc, #132]	@ (800549c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d832      	bhi.n	8005482 <LL_RCC_GetUSARTClockFreq+0x1a2>
 800541c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005420:	d017      	beq.n	8005452 <LL_RCC_GetUSARTClockFreq+0x172>
 8005422:	4a1f      	ldr	r2, [pc, #124]	@ (80054a0 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d12c      	bne.n	8005482 <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8005428:	f000 f83c 	bl	80054a4 <RCC_GetSystemClockFreq>
 800542c:	60f8      	str	r0, [r7, #12]
          break;
 800542e:	e02d      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8005430:	f7ff fe7c 	bl	800512c <LL_RCC_HSI_IsReady>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d025      	beq.n	8005486 <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 800543a:	4b17      	ldr	r3, [pc, #92]	@ (8005498 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800543c:	60fb      	str	r3, [r7, #12]
          }
          break;
 800543e:	e022      	b.n	8005486 <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8005440:	f7ff fe88 	bl	8005154 <LL_RCC_LSE_IsReady>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d01f      	beq.n	800548a <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 800544a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800544e:	60fb      	str	r3, [r7, #12]
          }
          break;
 8005450:	e01b      	b.n	800548a <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005452:	f000 f827 	bl	80054a4 <RCC_GetSystemClockFreq>
 8005456:	4603      	mov	r3, r0
 8005458:	4618      	mov	r0, r3
 800545a:	f000 f8b3 	bl	80055c4 <RCC_GetHCLKClockFreq>
 800545e:	4603      	mov	r3, r0
 8005460:	4618      	mov	r0, r3
 8005462:	f000 f8c5 	bl	80055f0 <RCC_GetPCLK1ClockFreq>
 8005466:	60f8      	str	r0, [r7, #12]
          break;
 8005468:	e010      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800546a:	bf00      	nop
 800546c:	e00e      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800546e:	bf00      	nop
 8005470:	e00c      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8005472:	bf00      	nop
 8005474:	e00a      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8005476:	bf00      	nop
 8005478:	e008      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800547a:	bf00      	nop
 800547c:	e006      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 800547e:	bf00      	nop
 8005480:	e004      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 8005482:	bf00      	nop
 8005484:	e002      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8005486:	bf00      	nop
 8005488:	e000      	b.n	800548c <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 800548a:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 800548c:	68fb      	ldr	r3, [r7, #12]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	00f42400 	.word	0x00f42400
 800549c:	00300020 	.word	0x00300020
 80054a0:	00300010 	.word	0x00300010

080054a4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b082      	sub	sp, #8
 80054a8:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80054aa:	f7ff fe95 	bl	80051d8 <LL_RCC_GetSysClkSource>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b0c      	cmp	r3, #12
 80054b2:	d851      	bhi.n	8005558 <RCC_GetSystemClockFreq+0xb4>
 80054b4:	a201      	add	r2, pc, #4	@ (adr r2, 80054bc <RCC_GetSystemClockFreq+0x18>)
 80054b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ba:	bf00      	nop
 80054bc:	080054f1 	.word	0x080054f1
 80054c0:	08005559 	.word	0x08005559
 80054c4:	08005559 	.word	0x08005559
 80054c8:	08005559 	.word	0x08005559
 80054cc:	08005545 	.word	0x08005545
 80054d0:	08005559 	.word	0x08005559
 80054d4:	08005559 	.word	0x08005559
 80054d8:	08005559 	.word	0x08005559
 80054dc:	0800554b 	.word	0x0800554b
 80054e0:	08005559 	.word	0x08005559
 80054e4:	08005559 	.word	0x08005559
 80054e8:	08005559 	.word	0x08005559
 80054ec:	08005551 	.word	0x08005551
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80054f0:	f7ff fe44 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d111      	bne.n	800551e <RCC_GetSystemClockFreq+0x7a>
 80054fa:	f7ff fe3f 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d004      	beq.n	800550e <RCC_GetSystemClockFreq+0x6a>
 8005504:	f7ff fe4c 	bl	80051a0 <LL_RCC_MSI_GetRange>
 8005508:	4603      	mov	r3, r0
 800550a:	0a1b      	lsrs	r3, r3, #8
 800550c:	e003      	b.n	8005516 <RCC_GetSystemClockFreq+0x72>
 800550e:	f7ff fe55 	bl	80051bc <LL_RCC_MSI_GetRangeAfterStandby>
 8005512:	4603      	mov	r3, r0
 8005514:	0a1b      	lsrs	r3, r3, #8
 8005516:	4a28      	ldr	r2, [pc, #160]	@ (80055b8 <RCC_GetSystemClockFreq+0x114>)
 8005518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800551c:	e010      	b.n	8005540 <RCC_GetSystemClockFreq+0x9c>
 800551e:	f7ff fe2d 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d004      	beq.n	8005532 <RCC_GetSystemClockFreq+0x8e>
 8005528:	f7ff fe3a 	bl	80051a0 <LL_RCC_MSI_GetRange>
 800552c:	4603      	mov	r3, r0
 800552e:	091b      	lsrs	r3, r3, #4
 8005530:	e003      	b.n	800553a <RCC_GetSystemClockFreq+0x96>
 8005532:	f7ff fe43 	bl	80051bc <LL_RCC_MSI_GetRangeAfterStandby>
 8005536:	4603      	mov	r3, r0
 8005538:	091b      	lsrs	r3, r3, #4
 800553a:	4a1f      	ldr	r2, [pc, #124]	@ (80055b8 <RCC_GetSystemClockFreq+0x114>)
 800553c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005540:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8005542:	e033      	b.n	80055ac <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005544:	4b1d      	ldr	r3, [pc, #116]	@ (80055bc <RCC_GetSystemClockFreq+0x118>)
 8005546:	607b      	str	r3, [r7, #4]
      break;
 8005548:	e030      	b.n	80055ac <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800554a:	4b1d      	ldr	r3, [pc, #116]	@ (80055c0 <RCC_GetSystemClockFreq+0x11c>)
 800554c:	607b      	str	r3, [r7, #4]
      break;
 800554e:	e02d      	b.n	80055ac <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8005550:	f000 f876 	bl	8005640 <RCC_PLL_GetFreqDomain_SYS>
 8005554:	6078      	str	r0, [r7, #4]
      break;
 8005556:	e029      	b.n	80055ac <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005558:	f7ff fe10 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d111      	bne.n	8005586 <RCC_GetSystemClockFreq+0xe2>
 8005562:	f7ff fe0b 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d004      	beq.n	8005576 <RCC_GetSystemClockFreq+0xd2>
 800556c:	f7ff fe18 	bl	80051a0 <LL_RCC_MSI_GetRange>
 8005570:	4603      	mov	r3, r0
 8005572:	0a1b      	lsrs	r3, r3, #8
 8005574:	e003      	b.n	800557e <RCC_GetSystemClockFreq+0xda>
 8005576:	f7ff fe21 	bl	80051bc <LL_RCC_MSI_GetRangeAfterStandby>
 800557a:	4603      	mov	r3, r0
 800557c:	0a1b      	lsrs	r3, r3, #8
 800557e:	4a0e      	ldr	r2, [pc, #56]	@ (80055b8 <RCC_GetSystemClockFreq+0x114>)
 8005580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005584:	e010      	b.n	80055a8 <RCC_GetSystemClockFreq+0x104>
 8005586:	f7ff fdf9 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d004      	beq.n	800559a <RCC_GetSystemClockFreq+0xf6>
 8005590:	f7ff fe06 	bl	80051a0 <LL_RCC_MSI_GetRange>
 8005594:	4603      	mov	r3, r0
 8005596:	091b      	lsrs	r3, r3, #4
 8005598:	e003      	b.n	80055a2 <RCC_GetSystemClockFreq+0xfe>
 800559a:	f7ff fe0f 	bl	80051bc <LL_RCC_MSI_GetRangeAfterStandby>
 800559e:	4603      	mov	r3, r0
 80055a0:	091b      	lsrs	r3, r3, #4
 80055a2:	4a05      	ldr	r2, [pc, #20]	@ (80055b8 <RCC_GetSystemClockFreq+0x114>)
 80055a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055a8:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80055aa:	bf00      	nop
  }

  return frequency;
 80055ac:	687b      	ldr	r3, [r7, #4]
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3708      	adds	r7, #8
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	0800a788 	.word	0x0800a788
 80055bc:	00f42400 	.word	0x00f42400
 80055c0:	00989680 	.word	0x00989680

080055c4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80055cc:	f7ff fe12 	bl	80051f4 <LL_RCC_GetAHBPrescaler>
 80055d0:	4603      	mov	r3, r0
 80055d2:	091b      	lsrs	r3, r3, #4
 80055d4:	f003 030f 	and.w	r3, r3, #15
 80055d8:	4a04      	ldr	r2, [pc, #16]	@ (80055ec <RCC_GetHCLKClockFreq+0x28>)
 80055da:	5cd3      	ldrb	r3, [r2, r3]
 80055dc:	461a      	mov	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	40d3      	lsrs	r3, r2
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	0800a770 	.word	0x0800a770

080055f0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80055f8:	f7ff fe0a 	bl	8005210 <LL_RCC_GetAPB1Prescaler>
 80055fc:	4603      	mov	r3, r0
 80055fe:	0a1b      	lsrs	r3, r3, #8
 8005600:	4a04      	ldr	r2, [pc, #16]	@ (8005614 <RCC_GetPCLK1ClockFreq+0x24>)
 8005602:	5cd3      	ldrb	r3, [r2, r3]
 8005604:	461a      	mov	r2, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	40d3      	lsrs	r3, r2
}
 800560a:	4618      	mov	r0, r3
 800560c:	3708      	adds	r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	0800a780 	.word	0x0800a780

08005618 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8005620:	f7ff fe04 	bl	800522c <LL_RCC_GetAPB2Prescaler>
 8005624:	4603      	mov	r3, r0
 8005626:	0adb      	lsrs	r3, r3, #11
 8005628:	4a04      	ldr	r2, [pc, #16]	@ (800563c <RCC_GetPCLK2ClockFreq+0x24>)
 800562a:	5cd3      	ldrb	r3, [r2, r3]
 800562c:	461a      	mov	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	40d3      	lsrs	r3, r2
}
 8005632:	4618      	mov	r0, r3
 8005634:	3708      	adds	r7, #8
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	0800a780 	.word	0x0800a780

08005640 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8005640:	b590      	push	{r4, r7, lr}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8005646:	f7ff fe13 	bl	8005270 <LL_RCC_PLL_GetMainSource>
 800564a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	2b03      	cmp	r3, #3
 8005650:	d036      	beq.n	80056c0 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	2b03      	cmp	r3, #3
 8005656:	d836      	bhi.n	80056c6 <RCC_PLL_GetFreqDomain_SYS+0x86>
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	2b01      	cmp	r3, #1
 800565c:	d003      	beq.n	8005666 <RCC_PLL_GetFreqDomain_SYS+0x26>
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	2b02      	cmp	r3, #2
 8005662:	d02a      	beq.n	80056ba <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8005664:	e02f      	b.n	80056c6 <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005666:	f7ff fd89 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d111      	bne.n	8005694 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8005670:	f7ff fd84 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d004      	beq.n	8005684 <RCC_PLL_GetFreqDomain_SYS+0x44>
 800567a:	f7ff fd91 	bl	80051a0 <LL_RCC_MSI_GetRange>
 800567e:	4603      	mov	r3, r0
 8005680:	0a1b      	lsrs	r3, r3, #8
 8005682:	e003      	b.n	800568c <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8005684:	f7ff fd9a 	bl	80051bc <LL_RCC_MSI_GetRangeAfterStandby>
 8005688:	4603      	mov	r3, r0
 800568a:	0a1b      	lsrs	r3, r3, #8
 800568c:	4a2f      	ldr	r2, [pc, #188]	@ (800574c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800568e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005692:	e010      	b.n	80056b6 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8005694:	f7ff fd72 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d004      	beq.n	80056a8 <RCC_PLL_GetFreqDomain_SYS+0x68>
 800569e:	f7ff fd7f 	bl	80051a0 <LL_RCC_MSI_GetRange>
 80056a2:	4603      	mov	r3, r0
 80056a4:	091b      	lsrs	r3, r3, #4
 80056a6:	e003      	b.n	80056b0 <RCC_PLL_GetFreqDomain_SYS+0x70>
 80056a8:	f7ff fd88 	bl	80051bc <LL_RCC_MSI_GetRangeAfterStandby>
 80056ac:	4603      	mov	r3, r0
 80056ae:	091b      	lsrs	r3, r3, #4
 80056b0:	4a26      	ldr	r2, [pc, #152]	@ (800574c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80056b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056b6:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80056b8:	e02f      	b.n	800571a <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80056ba:	4b25      	ldr	r3, [pc, #148]	@ (8005750 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 80056bc:	607b      	str	r3, [r7, #4]
      break;
 80056be:	e02c      	b.n	800571a <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80056c0:	4b24      	ldr	r3, [pc, #144]	@ (8005754 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 80056c2:	607b      	str	r3, [r7, #4]
      break;
 80056c4:	e029      	b.n	800571a <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80056c6:	f7ff fd59 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d111      	bne.n	80056f4 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 80056d0:	f7ff fd54 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d004      	beq.n	80056e4 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 80056da:	f7ff fd61 	bl	80051a0 <LL_RCC_MSI_GetRange>
 80056de:	4603      	mov	r3, r0
 80056e0:	0a1b      	lsrs	r3, r3, #8
 80056e2:	e003      	b.n	80056ec <RCC_PLL_GetFreqDomain_SYS+0xac>
 80056e4:	f7ff fd6a 	bl	80051bc <LL_RCC_MSI_GetRangeAfterStandby>
 80056e8:	4603      	mov	r3, r0
 80056ea:	0a1b      	lsrs	r3, r3, #8
 80056ec:	4a17      	ldr	r2, [pc, #92]	@ (800574c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80056ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056f2:	e010      	b.n	8005716 <RCC_PLL_GetFreqDomain_SYS+0xd6>
 80056f4:	f7ff fd42 	bl	800517c <LL_RCC_MSI_IsEnabledRangeSelect>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d004      	beq.n	8005708 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 80056fe:	f7ff fd4f 	bl	80051a0 <LL_RCC_MSI_GetRange>
 8005702:	4603      	mov	r3, r0
 8005704:	091b      	lsrs	r3, r3, #4
 8005706:	e003      	b.n	8005710 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8005708:	f7ff fd58 	bl	80051bc <LL_RCC_MSI_GetRangeAfterStandby>
 800570c:	4603      	mov	r3, r0
 800570e:	091b      	lsrs	r3, r3, #4
 8005710:	4a0e      	ldr	r2, [pc, #56]	@ (800574c <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8005712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005716:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8005718:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800571a:	f7ff fdd3 	bl	80052c4 <LL_RCC_PLL_GetDivider>
 800571e:	4603      	mov	r3, r0
 8005720:	091b      	lsrs	r3, r3, #4
 8005722:	3301      	adds	r3, #1
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	fbb2 f4f3 	udiv	r4, r2, r3
 800572a:	f7ff fdaf 	bl	800528c <LL_RCC_PLL_GetN>
 800572e:	4603      	mov	r3, r0
 8005730:	fb03 f404 	mul.w	r4, r3, r4
 8005734:	f7ff fdb8 	bl	80052a8 <LL_RCC_PLL_GetR>
 8005738:	4603      	mov	r3, r0
 800573a:	0e5b      	lsrs	r3, r3, #25
 800573c:	3301      	adds	r3, #1
 800573e:	005b      	lsls	r3, r3, #1
 8005740:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8005744:	4618      	mov	r0, r3
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	bd90      	pop	{r4, r7, pc}
 800574c:	0800a788 	.word	0x0800a788
 8005750:	00f42400 	.word	0x00f42400
 8005754:	00989680 	.word	0x00989680

08005758 <LL_USART_IsEnabled>:
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0301 	and.w	r3, r3, #1
 8005768:	2b01      	cmp	r3, #1
 800576a:	d101      	bne.n	8005770 <LL_USART_IsEnabled+0x18>
 800576c:	2301      	movs	r3, #1
 800576e:	e000      	b.n	8005772 <LL_USART_IsEnabled+0x1a>
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <LL_USART_SetStopBitsLength>:
{
 800577e:	b480      	push	{r7}
 8005780:	b083      	sub	sp, #12
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
 8005786:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	431a      	orrs	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	605a      	str	r2, [r3, #4]
}
 8005798:	bf00      	nop
 800579a:	370c      	adds	r7, #12
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <LL_USART_SetHWFlowCtrl>:
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	431a      	orrs	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	609a      	str	r2, [r3, #8]
}
 80057be:	bf00      	nop
 80057c0:	370c      	adds	r7, #12
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <LL_USART_SetBaudRate>:
{
 80057ca:	b480      	push	{r7}
 80057cc:	b087      	sub	sp, #28
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	60f8      	str	r0, [r7, #12]
 80057d2:	60b9      	str	r1, [r7, #8]
 80057d4:	607a      	str	r2, [r7, #4]
 80057d6:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057de:	d11a      	bne.n	8005816 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	005a      	lsls	r2, r3, #1
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	085b      	lsrs	r3, r3, #1
 80057e8:	441a      	add	r2, r3
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80057fa:	4013      	ands	r3, r2
 80057fc:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	085b      	lsrs	r3, r3, #1
 8005802:	b29b      	uxth	r3, r3
 8005804:	f003 0307 	and.w	r3, r3, #7
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	60da      	str	r2, [r3, #12]
}
 8005814:	e00a      	b.n	800582c <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	085a      	lsrs	r2, r3, #1
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	441a      	add	r2, r3
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	fbb2 f3f3 	udiv	r3, r2, r3
 8005824:	b29b      	uxth	r3, r3
 8005826:	461a      	mov	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	60da      	str	r2, [r3, #12]
}
 800582c:	bf00      	nop
 800582e:	371c      	adds	r7, #28
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005846:	2300      	movs	r3, #0
 8005848:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7ff ff84 	bl	8005758 <LL_USART_IsEnabled>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d148      	bne.n	80058e8 <LL_USART_Init+0xb0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	4b26      	ldr	r3, [pc, #152]	@ (80058f4 <LL_USART_Init+0xbc>)
 800585c:	4013      	ands	r3, r2
 800585e:	683a      	ldr	r2, [r7, #0]
 8005860:	6851      	ldr	r1, [r2, #4]
 8005862:	683a      	ldr	r2, [r7, #0]
 8005864:	68d2      	ldr	r2, [r2, #12]
 8005866:	4311      	orrs	r1, r2
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	6912      	ldr	r2, [r2, #16]
 800586c:	4311      	orrs	r1, r2
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	6992      	ldr	r2, [r2, #24]
 8005872:	430a      	orrs	r2, r1
 8005874:	431a      	orrs	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	4619      	mov	r1, r3
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7ff ff7c 	bl	800577e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	4619      	mov	r1, r3
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7ff ff89 	bl	80057a4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a18      	ldr	r2, [pc, #96]	@ (80058f8 <LL_USART_Init+0xc0>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d104      	bne.n	80058a4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800589a:	2003      	movs	r0, #3
 800589c:	f7ff fd20 	bl	80052e0 <LL_RCC_GetUSARTClockFreq>
 80058a0:	60b8      	str	r0, [r7, #8]
 80058a2:	e010      	b.n	80058c6 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a15      	ldr	r2, [pc, #84]	@ (80058fc <LL_USART_Init+0xc4>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d104      	bne.n	80058b6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80058ac:	200c      	movs	r0, #12
 80058ae:	f7ff fd17 	bl	80052e0 <LL_RCC_GetUSARTClockFreq>
 80058b2:	60b8      	str	r0, [r7, #8]
 80058b4:	e007      	b.n	80058c6 <LL_USART_Init+0x8e>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a11      	ldr	r2, [pc, #68]	@ (8005900 <LL_USART_Init+0xc8>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d103      	bne.n	80058c6 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80058be:	2030      	movs	r0, #48	@ 0x30
 80058c0:	f7ff fd0e 	bl	80052e0 <LL_RCC_GetUSARTClockFreq>
 80058c4:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00d      	beq.n	80058e8 <LL_USART_Init+0xb0>
        && (USART_InitStruct->BaudRate != 0U))
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d009      	beq.n	80058e8 <LL_USART_Init+0xb0>
    {
      status = SUCCESS;
 80058d4:	2300      	movs	r3, #0
 80058d6:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
#if defined(USART_PRESC_PRESCALER)
                           USART_InitStruct->PrescalerValue,
#endif /* USART_PRESC_PRESCALER */
                           USART_InitStruct->OverSampling,
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80058e0:	68b9      	ldr	r1, [r7, #8]
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f7ff ff71 	bl	80057ca <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3710      	adds	r7, #16
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	efff69f3 	.word	0xefff69f3
 80058f8:	40013800 	.word	0x40013800
 80058fc:	40004400 	.word	0x40004400
 8005900:	40004800 	.word	0x40004800

08005904 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005908:	f001 f98c 	bl	8006c24 <vTaskStartScheduler>
  
  return osOK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	bd80      	pop	{r7, pc}

08005912 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b084      	sub	sp, #16
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <osDelay+0x16>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	e000      	b.n	800592a <osDelay+0x18>
 8005928:	2301      	movs	r3, #1
 800592a:	4618      	mov	r0, r3
 800592c:	f001 f944 	bl	8006bb8 <vTaskDelay>
  
  return osOK;
 8005930:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005932:	4618      	mov	r0, r3
 8005934:	3710      	adds	r7, #16
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}

0800593a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800593a:	b480      	push	{r7}
 800593c:	b083      	sub	sp, #12
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f103 0208 	add.w	r2, r3, #8
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f04f 32ff 	mov.w	r2, #4294967295
 8005952:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f103 0208 	add.w	r2, r3, #8
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f103 0208 	add.w	r2, r3, #8
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800596e:	bf00      	nop
 8005970:	370c      	adds	r7, #12
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr

0800597a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800597a:	b480      	push	{r7}
 800597c:	b083      	sub	sp, #12
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005994:	b480      	push	{r7}
 8005996:	b085      	sub	sp, #20
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	689a      	ldr	r2, [r3, #8]
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	683a      	ldr	r2, [r7, #0]
 80059b8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	683a      	ldr	r2, [r7, #0]
 80059be:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	1c5a      	adds	r2, r3, #1
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	601a      	str	r2, [r3, #0]
}
 80059d0:	bf00      	nop
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f2:	d103      	bne.n	80059fc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	60fb      	str	r3, [r7, #12]
 80059fa:	e00c      	b.n	8005a16 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	3308      	adds	r3, #8
 8005a00:	60fb      	str	r3, [r7, #12]
 8005a02:	e002      	b.n	8005a0a <vListInsert+0x2e>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68ba      	ldr	r2, [r7, #8]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d2f6      	bcs.n	8005a04 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	683a      	ldr	r2, [r7, #0]
 8005a30:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	1c5a      	adds	r2, r3, #1
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	601a      	str	r2, [r3, #0]
}
 8005a42:	bf00      	nop
 8005a44:	3714      	adds	r7, #20
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr

08005a4e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a4e:	b480      	push	{r7}
 8005a50:	b085      	sub	sp, #20
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	6892      	ldr	r2, [r2, #8]
 8005a64:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	6852      	ldr	r2, [r2, #4]
 8005a6e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d103      	bne.n	8005a82 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	689a      	ldr	r2, [r3, #8]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	1e5a      	subs	r2, r3, #1
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3714      	adds	r7, #20
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
	...

08005aa4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d10b      	bne.n	8005ad0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abc:	f383 8811 	msr	BASEPRI, r3
 8005ac0:	f3bf 8f6f 	isb	sy
 8005ac4:	f3bf 8f4f 	dsb	sy
 8005ac8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005aca:	bf00      	nop
 8005acc:	bf00      	nop
 8005ace:	e7fd      	b.n	8005acc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ad0:	f002 fba2 	bl	8008218 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005adc:	68f9      	ldr	r1, [r7, #12]
 8005ade:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ae0:	fb01 f303 	mul.w	r3, r1, r3
 8005ae4:	441a      	add	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b00:	3b01      	subs	r3, #1
 8005b02:	68f9      	ldr	r1, [r7, #12]
 8005b04:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b06:	fb01 f303 	mul.w	r3, r1, r3
 8005b0a:	441a      	add	r2, r3
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	22ff      	movs	r2, #255	@ 0xff
 8005b14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	22ff      	movs	r2, #255	@ 0xff
 8005b1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d114      	bne.n	8005b50 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d01a      	beq.n	8005b64 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	3310      	adds	r3, #16
 8005b32:	4618      	mov	r0, r3
 8005b34:	f001 fb12 	bl	800715c <xTaskRemoveFromEventList>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d012      	beq.n	8005b64 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b74 <xQueueGenericReset+0xd0>)
 8005b40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b44:	601a      	str	r2, [r3, #0]
 8005b46:	f3bf 8f4f 	dsb	sy
 8005b4a:	f3bf 8f6f 	isb	sy
 8005b4e:	e009      	b.n	8005b64 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	3310      	adds	r3, #16
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff fef0 	bl	800593a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	3324      	adds	r3, #36	@ 0x24
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7ff feeb 	bl	800593a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b64:	f002 fb8a 	bl	800827c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b68:	2301      	movs	r3, #1
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	e000ed04 	.word	0xe000ed04

08005b78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b08e      	sub	sp, #56	@ 0x38
 8005b7c:	af02      	add	r7, sp, #8
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
 8005b84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10b      	bne.n	8005ba4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b9e:	bf00      	nop
 8005ba0:	bf00      	nop
 8005ba2:	e7fd      	b.n	8005ba0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10b      	bne.n	8005bc2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bae:	f383 8811 	msr	BASEPRI, r3
 8005bb2:	f3bf 8f6f 	isb	sy
 8005bb6:	f3bf 8f4f 	dsb	sy
 8005bba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005bbc:	bf00      	nop
 8005bbe:	bf00      	nop
 8005bc0:	e7fd      	b.n	8005bbe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <xQueueGenericCreateStatic+0x56>
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <xQueueGenericCreateStatic+0x5a>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e000      	b.n	8005bd4 <xQueueGenericCreateStatic+0x5c>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d10b      	bne.n	8005bf0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bdc:	f383 8811 	msr	BASEPRI, r3
 8005be0:	f3bf 8f6f 	isb	sy
 8005be4:	f3bf 8f4f 	dsb	sy
 8005be8:	623b      	str	r3, [r7, #32]
}
 8005bea:	bf00      	nop
 8005bec:	bf00      	nop
 8005bee:	e7fd      	b.n	8005bec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d102      	bne.n	8005bfc <xQueueGenericCreateStatic+0x84>
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <xQueueGenericCreateStatic+0x88>
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e000      	b.n	8005c02 <xQueueGenericCreateStatic+0x8a>
 8005c00:	2300      	movs	r3, #0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d10b      	bne.n	8005c1e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	61fb      	str	r3, [r7, #28]
}
 8005c18:	bf00      	nop
 8005c1a:	bf00      	nop
 8005c1c:	e7fd      	b.n	8005c1a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c1e:	2348      	movs	r3, #72	@ 0x48
 8005c20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	2b48      	cmp	r3, #72	@ 0x48
 8005c26:	d00b      	beq.n	8005c40 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	61bb      	str	r3, [r7, #24]
}
 8005c3a:	bf00      	nop
 8005c3c:	bf00      	nop
 8005c3e:	e7fd      	b.n	8005c3c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005c40:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00d      	beq.n	8005c68 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c54:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c5a:	9300      	str	r3, [sp, #0]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	68b9      	ldr	r1, [r7, #8]
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 f840 	bl	8005ce8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3730      	adds	r7, #48	@ 0x30
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}

08005c72 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b08a      	sub	sp, #40	@ 0x28
 8005c76:	af02      	add	r7, sp, #8
 8005c78:	60f8      	str	r0, [r7, #12]
 8005c7a:	60b9      	str	r1, [r7, #8]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10b      	bne.n	8005c9e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c8a:	f383 8811 	msr	BASEPRI, r3
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	f3bf 8f4f 	dsb	sy
 8005c96:	613b      	str	r3, [r7, #16]
}
 8005c98:	bf00      	nop
 8005c9a:	bf00      	nop
 8005c9c:	e7fd      	b.n	8005c9a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	fb02 f303 	mul.w	r3, r2, r3
 8005ca6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	3348      	adds	r3, #72	@ 0x48
 8005cac:	4618      	mov	r0, r3
 8005cae:	f002 fbd5 	bl	800845c <pvPortMalloc>
 8005cb2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d011      	beq.n	8005cde <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	3348      	adds	r3, #72	@ 0x48
 8005cc2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ccc:	79fa      	ldrb	r2, [r7, #7]
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	68b9      	ldr	r1, [r7, #8]
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 f805 	bl	8005ce8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005cde:	69bb      	ldr	r3, [r7, #24]
	}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3720      	adds	r7, #32
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
 8005cf4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d103      	bne.n	8005d04 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	69ba      	ldr	r2, [r7, #24]
 8005d00:	601a      	str	r2, [r3, #0]
 8005d02:	e002      	b.n	8005d0a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d16:	2101      	movs	r1, #1
 8005d18:	69b8      	ldr	r0, [r7, #24]
 8005d1a:	f7ff fec3 	bl	8005aa4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005d1e:	bf00      	nop
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b082      	sub	sp, #8
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00e      	beq.n	8005d52 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005d46:	2300      	movs	r3, #0
 8005d48:	2200      	movs	r2, #0
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 f81d 	bl	8005d8c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005d52:	bf00      	nop
 8005d54:	3708      	adds	r7, #8
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005d5a:	b580      	push	{r7, lr}
 8005d5c:	b086      	sub	sp, #24
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	4603      	mov	r3, r0
 8005d62:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005d64:	2301      	movs	r3, #1
 8005d66:	617b      	str	r3, [r7, #20]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005d6c:	79fb      	ldrb	r3, [r7, #7]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	6939      	ldr	r1, [r7, #16]
 8005d72:	6978      	ldr	r0, [r7, #20]
 8005d74:	f7ff ff7d 	bl	8005c72 <xQueueGenericCreate>
 8005d78:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f7ff ffd3 	bl	8005d26 <prvInitialiseMutex>

		return xNewQueue;
 8005d80:	68fb      	ldr	r3, [r7, #12]
	}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3718      	adds	r7, #24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
	...

08005d8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b08e      	sub	sp, #56	@ 0x38
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
 8005d98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10b      	bne.n	8005dc0 <xQueueGenericSend+0x34>
	__asm volatile
 8005da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dac:	f383 8811 	msr	BASEPRI, r3
 8005db0:	f3bf 8f6f 	isb	sy
 8005db4:	f3bf 8f4f 	dsb	sy
 8005db8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005dba:	bf00      	nop
 8005dbc:	bf00      	nop
 8005dbe:	e7fd      	b.n	8005dbc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d103      	bne.n	8005dce <xQueueGenericSend+0x42>
 8005dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <xQueueGenericSend+0x46>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e000      	b.n	8005dd4 <xQueueGenericSend+0x48>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10b      	bne.n	8005df0 <xQueueGenericSend+0x64>
	__asm volatile
 8005dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ddc:	f383 8811 	msr	BASEPRI, r3
 8005de0:	f3bf 8f6f 	isb	sy
 8005de4:	f3bf 8f4f 	dsb	sy
 8005de8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005dea:	bf00      	nop
 8005dec:	bf00      	nop
 8005dee:	e7fd      	b.n	8005dec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d103      	bne.n	8005dfe <xQueueGenericSend+0x72>
 8005df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d101      	bne.n	8005e02 <xQueueGenericSend+0x76>
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e000      	b.n	8005e04 <xQueueGenericSend+0x78>
 8005e02:	2300      	movs	r3, #0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10b      	bne.n	8005e20 <xQueueGenericSend+0x94>
	__asm volatile
 8005e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e0c:	f383 8811 	msr	BASEPRI, r3
 8005e10:	f3bf 8f6f 	isb	sy
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	623b      	str	r3, [r7, #32]
}
 8005e1a:	bf00      	nop
 8005e1c:	bf00      	nop
 8005e1e:	e7fd      	b.n	8005e1c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e20:	f001 fb62 	bl	80074e8 <xTaskGetSchedulerState>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d102      	bne.n	8005e30 <xQueueGenericSend+0xa4>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d101      	bne.n	8005e34 <xQueueGenericSend+0xa8>
 8005e30:	2301      	movs	r3, #1
 8005e32:	e000      	b.n	8005e36 <xQueueGenericSend+0xaa>
 8005e34:	2300      	movs	r3, #0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10b      	bne.n	8005e52 <xQueueGenericSend+0xc6>
	__asm volatile
 8005e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3e:	f383 8811 	msr	BASEPRI, r3
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	61fb      	str	r3, [r7, #28]
}
 8005e4c:	bf00      	nop
 8005e4e:	bf00      	nop
 8005e50:	e7fd      	b.n	8005e4e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e52:	f002 f9e1 	bl	8008218 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d302      	bcc.n	8005e68 <xQueueGenericSend+0xdc>
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d129      	bne.n	8005ebc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	68b9      	ldr	r1, [r7, #8]
 8005e6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e6e:	f000 fb5b 	bl	8006528 <prvCopyDataToQueue>
 8005e72:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d010      	beq.n	8005e9e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7e:	3324      	adds	r3, #36	@ 0x24
 8005e80:	4618      	mov	r0, r3
 8005e82:	f001 f96b 	bl	800715c <xTaskRemoveFromEventList>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d013      	beq.n	8005eb4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005e8c:	4b3f      	ldr	r3, [pc, #252]	@ (8005f8c <xQueueGenericSend+0x200>)
 8005e8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e92:	601a      	str	r2, [r3, #0]
 8005e94:	f3bf 8f4f 	dsb	sy
 8005e98:	f3bf 8f6f 	isb	sy
 8005e9c:	e00a      	b.n	8005eb4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d007      	beq.n	8005eb4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ea4:	4b39      	ldr	r3, [pc, #228]	@ (8005f8c <xQueueGenericSend+0x200>)
 8005ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eaa:	601a      	str	r2, [r3, #0]
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005eb4:	f002 f9e2 	bl	800827c <vPortExitCritical>
				return pdPASS;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e063      	b.n	8005f84 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d103      	bne.n	8005eca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ec2:	f002 f9db 	bl	800827c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	e05c      	b.n	8005f84 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d106      	bne.n	8005ede <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005ed0:	f107 0314 	add.w	r3, r7, #20
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f001 f9a5 	bl	8007224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005eda:	2301      	movs	r3, #1
 8005edc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005ede:	f002 f9cd 	bl	800827c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ee2:	f000 ff0f 	bl	8006d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ee6:	f002 f997 	bl	8008218 <vPortEnterCritical>
 8005eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ef0:	b25b      	sxtb	r3, r3
 8005ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef6:	d103      	bne.n	8005f00 <xQueueGenericSend+0x174>
 8005ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f06:	b25b      	sxtb	r3, r3
 8005f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f0c:	d103      	bne.n	8005f16 <xQueueGenericSend+0x18a>
 8005f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f16:	f002 f9b1 	bl	800827c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f1a:	1d3a      	adds	r2, r7, #4
 8005f1c:	f107 0314 	add.w	r3, r7, #20
 8005f20:	4611      	mov	r1, r2
 8005f22:	4618      	mov	r0, r3
 8005f24:	f001 f994 	bl	8007250 <xTaskCheckForTimeOut>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d124      	bne.n	8005f78 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005f2e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f30:	f000 fbf2 	bl	8006718 <prvIsQueueFull>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d018      	beq.n	8005f6c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3c:	3310      	adds	r3, #16
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	4611      	mov	r1, r2
 8005f42:	4618      	mov	r0, r3
 8005f44:	f001 f8b8 	bl	80070b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005f48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f4a:	f000 fb7d 	bl	8006648 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005f4e:	f000 fee7 	bl	8006d20 <xTaskResumeAll>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f47f af7c 	bne.w	8005e52 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005f8c <xQueueGenericSend+0x200>)
 8005f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f60:	601a      	str	r2, [r3, #0]
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	e772      	b.n	8005e52 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005f6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f6e:	f000 fb6b 	bl	8006648 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f72:	f000 fed5 	bl	8006d20 <xTaskResumeAll>
 8005f76:	e76c      	b.n	8005e52 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005f78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f7a:	f000 fb65 	bl	8006648 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f7e:	f000 fecf 	bl	8006d20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005f82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3738      	adds	r7, #56	@ 0x38
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}
 8005f8c:	e000ed04 	.word	0xe000ed04

08005f90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b090      	sub	sp, #64	@ 0x40
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
 8005f9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d10b      	bne.n	8005fc0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fac:	f383 8811 	msr	BASEPRI, r3
 8005fb0:	f3bf 8f6f 	isb	sy
 8005fb4:	f3bf 8f4f 	dsb	sy
 8005fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005fba:	bf00      	nop
 8005fbc:	bf00      	nop
 8005fbe:	e7fd      	b.n	8005fbc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d103      	bne.n	8005fce <xQueueGenericSendFromISR+0x3e>
 8005fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d101      	bne.n	8005fd2 <xQueueGenericSendFromISR+0x42>
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e000      	b.n	8005fd4 <xQueueGenericSendFromISR+0x44>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10b      	bne.n	8005ff0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fdc:	f383 8811 	msr	BASEPRI, r3
 8005fe0:	f3bf 8f6f 	isb	sy
 8005fe4:	f3bf 8f4f 	dsb	sy
 8005fe8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005fea:	bf00      	nop
 8005fec:	bf00      	nop
 8005fee:	e7fd      	b.n	8005fec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d103      	bne.n	8005ffe <xQueueGenericSendFromISR+0x6e>
 8005ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d101      	bne.n	8006002 <xQueueGenericSendFromISR+0x72>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e000      	b.n	8006004 <xQueueGenericSendFromISR+0x74>
 8006002:	2300      	movs	r3, #0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d10b      	bne.n	8006020 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600c:	f383 8811 	msr	BASEPRI, r3
 8006010:	f3bf 8f6f 	isb	sy
 8006014:	f3bf 8f4f 	dsb	sy
 8006018:	623b      	str	r3, [r7, #32]
}
 800601a:	bf00      	nop
 800601c:	bf00      	nop
 800601e:	e7fd      	b.n	800601c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006020:	f002 f9da 	bl	80083d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006024:	f3ef 8211 	mrs	r2, BASEPRI
 8006028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602c:	f383 8811 	msr	BASEPRI, r3
 8006030:	f3bf 8f6f 	isb	sy
 8006034:	f3bf 8f4f 	dsb	sy
 8006038:	61fa      	str	r2, [r7, #28]
 800603a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800603c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800603e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006042:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006048:	429a      	cmp	r2, r3
 800604a:	d302      	bcc.n	8006052 <xQueueGenericSendFromISR+0xc2>
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	2b02      	cmp	r3, #2
 8006050:	d12f      	bne.n	80060b2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006054:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006058:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800605c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800605e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006060:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	68b9      	ldr	r1, [r7, #8]
 8006066:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006068:	f000 fa5e 	bl	8006528 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800606c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006074:	d112      	bne.n	800609c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607a:	2b00      	cmp	r3, #0
 800607c:	d016      	beq.n	80060ac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800607e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006080:	3324      	adds	r3, #36	@ 0x24
 8006082:	4618      	mov	r0, r3
 8006084:	f001 f86a 	bl	800715c <xTaskRemoveFromEventList>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00e      	beq.n	80060ac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00b      	beq.n	80060ac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	601a      	str	r2, [r3, #0]
 800609a:	e007      	b.n	80060ac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800609c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80060a0:	3301      	adds	r3, #1
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	b25a      	sxtb	r2, r3
 80060a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80060ac:	2301      	movs	r3, #1
 80060ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80060b0:	e001      	b.n	80060b6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80060b2:	2300      	movs	r3, #0
 80060b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80060c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80060c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3740      	adds	r7, #64	@ 0x40
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b08c      	sub	sp, #48	@ 0x30
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80060d8:	2300      	movs	r3, #0
 80060da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80060e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10b      	bne.n	80060fe <xQueueReceive+0x32>
	__asm volatile
 80060e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ea:	f383 8811 	msr	BASEPRI, r3
 80060ee:	f3bf 8f6f 	isb	sy
 80060f2:	f3bf 8f4f 	dsb	sy
 80060f6:	623b      	str	r3, [r7, #32]
}
 80060f8:	bf00      	nop
 80060fa:	bf00      	nop
 80060fc:	e7fd      	b.n	80060fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d103      	bne.n	800610c <xQueueReceive+0x40>
 8006104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006108:	2b00      	cmp	r3, #0
 800610a:	d101      	bne.n	8006110 <xQueueReceive+0x44>
 800610c:	2301      	movs	r3, #1
 800610e:	e000      	b.n	8006112 <xQueueReceive+0x46>
 8006110:	2300      	movs	r3, #0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10b      	bne.n	800612e <xQueueReceive+0x62>
	__asm volatile
 8006116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611a:	f383 8811 	msr	BASEPRI, r3
 800611e:	f3bf 8f6f 	isb	sy
 8006122:	f3bf 8f4f 	dsb	sy
 8006126:	61fb      	str	r3, [r7, #28]
}
 8006128:	bf00      	nop
 800612a:	bf00      	nop
 800612c:	e7fd      	b.n	800612a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800612e:	f001 f9db 	bl	80074e8 <xTaskGetSchedulerState>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d102      	bne.n	800613e <xQueueReceive+0x72>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <xQueueReceive+0x76>
 800613e:	2301      	movs	r3, #1
 8006140:	e000      	b.n	8006144 <xQueueReceive+0x78>
 8006142:	2300      	movs	r3, #0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10b      	bne.n	8006160 <xQueueReceive+0x94>
	__asm volatile
 8006148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614c:	f383 8811 	msr	BASEPRI, r3
 8006150:	f3bf 8f6f 	isb	sy
 8006154:	f3bf 8f4f 	dsb	sy
 8006158:	61bb      	str	r3, [r7, #24]
}
 800615a:	bf00      	nop
 800615c:	bf00      	nop
 800615e:	e7fd      	b.n	800615c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006160:	f002 f85a 	bl	8008218 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006168:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800616a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616c:	2b00      	cmp	r3, #0
 800616e:	d01f      	beq.n	80061b0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006170:	68b9      	ldr	r1, [r7, #8]
 8006172:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006174:	f000 fa42 	bl	80065fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617a:	1e5a      	subs	r2, r3, #1
 800617c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00f      	beq.n	80061a8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618a:	3310      	adds	r3, #16
 800618c:	4618      	mov	r0, r3
 800618e:	f000 ffe5 	bl	800715c <xTaskRemoveFromEventList>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d007      	beq.n	80061a8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006198:	4b3c      	ldr	r3, [pc, #240]	@ (800628c <xQueueReceive+0x1c0>)
 800619a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800619e:	601a      	str	r2, [r3, #0]
 80061a0:	f3bf 8f4f 	dsb	sy
 80061a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80061a8:	f002 f868 	bl	800827c <vPortExitCritical>
				return pdPASS;
 80061ac:	2301      	movs	r3, #1
 80061ae:	e069      	b.n	8006284 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d103      	bne.n	80061be <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80061b6:	f002 f861 	bl	800827c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80061ba:	2300      	movs	r3, #0
 80061bc:	e062      	b.n	8006284 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d106      	bne.n	80061d2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061c4:	f107 0310 	add.w	r3, r7, #16
 80061c8:	4618      	mov	r0, r3
 80061ca:	f001 f82b 	bl	8007224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061ce:	2301      	movs	r3, #1
 80061d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061d2:	f002 f853 	bl	800827c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061d6:	f000 fd95 	bl	8006d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061da:	f002 f81d 	bl	8008218 <vPortEnterCritical>
 80061de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061e4:	b25b      	sxtb	r3, r3
 80061e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ea:	d103      	bne.n	80061f4 <xQueueReceive+0x128>
 80061ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061fa:	b25b      	sxtb	r3, r3
 80061fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006200:	d103      	bne.n	800620a <xQueueReceive+0x13e>
 8006202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800620a:	f002 f837 	bl	800827c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800620e:	1d3a      	adds	r2, r7, #4
 8006210:	f107 0310 	add.w	r3, r7, #16
 8006214:	4611      	mov	r1, r2
 8006216:	4618      	mov	r0, r3
 8006218:	f001 f81a 	bl	8007250 <xTaskCheckForTimeOut>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d123      	bne.n	800626a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006222:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006224:	f000 fa62 	bl	80066ec <prvIsQueueEmpty>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d017      	beq.n	800625e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800622e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006230:	3324      	adds	r3, #36	@ 0x24
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	4611      	mov	r1, r2
 8006236:	4618      	mov	r0, r3
 8006238:	f000 ff3e 	bl	80070b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800623c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800623e:	f000 fa03 	bl	8006648 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006242:	f000 fd6d 	bl	8006d20 <xTaskResumeAll>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d189      	bne.n	8006160 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800624c:	4b0f      	ldr	r3, [pc, #60]	@ (800628c <xQueueReceive+0x1c0>)
 800624e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006252:	601a      	str	r2, [r3, #0]
 8006254:	f3bf 8f4f 	dsb	sy
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	e780      	b.n	8006160 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800625e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006260:	f000 f9f2 	bl	8006648 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006264:	f000 fd5c 	bl	8006d20 <xTaskResumeAll>
 8006268:	e77a      	b.n	8006160 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800626a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800626c:	f000 f9ec 	bl	8006648 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006270:	f000 fd56 	bl	8006d20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006274:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006276:	f000 fa39 	bl	80066ec <prvIsQueueEmpty>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	f43f af6f 	beq.w	8006160 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006282:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006284:	4618      	mov	r0, r3
 8006286:	3730      	adds	r7, #48	@ 0x30
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}
 800628c:	e000ed04 	.word	0xe000ed04

08006290 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b08e      	sub	sp, #56	@ 0x38
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800629a:	2300      	movs	r3, #0
 800629c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80062a2:	2300      	movs	r3, #0
 80062a4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80062a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d10b      	bne.n	80062c4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80062ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b0:	f383 8811 	msr	BASEPRI, r3
 80062b4:	f3bf 8f6f 	isb	sy
 80062b8:	f3bf 8f4f 	dsb	sy
 80062bc:	623b      	str	r3, [r7, #32]
}
 80062be:	bf00      	nop
 80062c0:	bf00      	nop
 80062c2:	e7fd      	b.n	80062c0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80062c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00b      	beq.n	80062e4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80062cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d0:	f383 8811 	msr	BASEPRI, r3
 80062d4:	f3bf 8f6f 	isb	sy
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	61fb      	str	r3, [r7, #28]
}
 80062de:	bf00      	nop
 80062e0:	bf00      	nop
 80062e2:	e7fd      	b.n	80062e0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062e4:	f001 f900 	bl	80074e8 <xTaskGetSchedulerState>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d102      	bne.n	80062f4 <xQueueSemaphoreTake+0x64>
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <xQueueSemaphoreTake+0x68>
 80062f4:	2301      	movs	r3, #1
 80062f6:	e000      	b.n	80062fa <xQueueSemaphoreTake+0x6a>
 80062f8:	2300      	movs	r3, #0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10b      	bne.n	8006316 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80062fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006302:	f383 8811 	msr	BASEPRI, r3
 8006306:	f3bf 8f6f 	isb	sy
 800630a:	f3bf 8f4f 	dsb	sy
 800630e:	61bb      	str	r3, [r7, #24]
}
 8006310:	bf00      	nop
 8006312:	bf00      	nop
 8006314:	e7fd      	b.n	8006312 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006316:	f001 ff7f 	bl	8008218 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800631a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800631c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006322:	2b00      	cmp	r3, #0
 8006324:	d024      	beq.n	8006370 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006328:	1e5a      	subs	r2, r3, #1
 800632a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800632c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800632e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d104      	bne.n	8006340 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006336:	f001 fa83 	bl	8007840 <pvTaskIncrementMutexHeldCount>
 800633a:	4602      	mov	r2, r0
 800633c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00f      	beq.n	8006368 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800634a:	3310      	adds	r3, #16
 800634c:	4618      	mov	r0, r3
 800634e:	f000 ff05 	bl	800715c <xTaskRemoveFromEventList>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006358:	4b54      	ldr	r3, [pc, #336]	@ (80064ac <xQueueSemaphoreTake+0x21c>)
 800635a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800635e:	601a      	str	r2, [r3, #0]
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006368:	f001 ff88 	bl	800827c <vPortExitCritical>
				return pdPASS;
 800636c:	2301      	movs	r3, #1
 800636e:	e098      	b.n	80064a2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d112      	bne.n	800639c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00b      	beq.n	8006394 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800637c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006380:	f383 8811 	msr	BASEPRI, r3
 8006384:	f3bf 8f6f 	isb	sy
 8006388:	f3bf 8f4f 	dsb	sy
 800638c:	617b      	str	r3, [r7, #20]
}
 800638e:	bf00      	nop
 8006390:	bf00      	nop
 8006392:	e7fd      	b.n	8006390 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006394:	f001 ff72 	bl	800827c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006398:	2300      	movs	r3, #0
 800639a:	e082      	b.n	80064a2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800639c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d106      	bne.n	80063b0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063a2:	f107 030c 	add.w	r3, r7, #12
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 ff3c 	bl	8007224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063ac:	2301      	movs	r3, #1
 80063ae:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063b0:	f001 ff64 	bl	800827c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063b4:	f000 fca6 	bl	8006d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063b8:	f001 ff2e 	bl	8008218 <vPortEnterCritical>
 80063bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063c2:	b25b      	sxtb	r3, r3
 80063c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c8:	d103      	bne.n	80063d2 <xQueueSemaphoreTake+0x142>
 80063ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063d8:	b25b      	sxtb	r3, r3
 80063da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063de:	d103      	bne.n	80063e8 <xQueueSemaphoreTake+0x158>
 80063e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063e8:	f001 ff48 	bl	800827c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063ec:	463a      	mov	r2, r7
 80063ee:	f107 030c 	add.w	r3, r7, #12
 80063f2:	4611      	mov	r1, r2
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 ff2b 	bl	8007250 <xTaskCheckForTimeOut>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d132      	bne.n	8006466 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006400:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006402:	f000 f973 	bl	80066ec <prvIsQueueEmpty>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d026      	beq.n	800645a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800640c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d109      	bne.n	8006428 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006414:	f001 ff00 	bl	8008218 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	4618      	mov	r0, r3
 800641e:	f001 f881 	bl	8007524 <xTaskPriorityInherit>
 8006422:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006424:	f001 ff2a 	bl	800827c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800642a:	3324      	adds	r3, #36	@ 0x24
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	4611      	mov	r1, r2
 8006430:	4618      	mov	r0, r3
 8006432:	f000 fe41 	bl	80070b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006436:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006438:	f000 f906 	bl	8006648 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800643c:	f000 fc70 	bl	8006d20 <xTaskResumeAll>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	f47f af67 	bne.w	8006316 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006448:	4b18      	ldr	r3, [pc, #96]	@ (80064ac <xQueueSemaphoreTake+0x21c>)
 800644a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800644e:	601a      	str	r2, [r3, #0]
 8006450:	f3bf 8f4f 	dsb	sy
 8006454:	f3bf 8f6f 	isb	sy
 8006458:	e75d      	b.n	8006316 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800645a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800645c:	f000 f8f4 	bl	8006648 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006460:	f000 fc5e 	bl	8006d20 <xTaskResumeAll>
 8006464:	e757      	b.n	8006316 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006466:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006468:	f000 f8ee 	bl	8006648 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800646c:	f000 fc58 	bl	8006d20 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006470:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006472:	f000 f93b 	bl	80066ec <prvIsQueueEmpty>
 8006476:	4603      	mov	r3, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	f43f af4c 	beq.w	8006316 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800647e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006480:	2b00      	cmp	r3, #0
 8006482:	d00d      	beq.n	80064a0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006484:	f001 fec8 	bl	8008218 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006488:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800648a:	f000 f835 	bl	80064f8 <prvGetDisinheritPriorityAfterTimeout>
 800648e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006496:	4618      	mov	r0, r3
 8006498:	f001 f942 	bl	8007720 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800649c:	f001 feee 	bl	800827c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3738      	adds	r7, #56	@ 0x38
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	e000ed04 	.word	0xe000ed04

080064b0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10b      	bne.n	80064da <vQueueDelete+0x2a>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	60bb      	str	r3, [r7, #8]
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
 80064d8:	e7fd      	b.n	80064d6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80064da:	68f8      	ldr	r0, [r7, #12]
 80064dc:	f000 f95e 	bl	800679c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d102      	bne.n	80064f0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	f002 f884 	bl	80085f8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80064f0:	bf00      	nop
 80064f2:	3710      	adds	r7, #16
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80064f8:	b480      	push	{r7}
 80064fa:	b085      	sub	sp, #20
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006504:	2b00      	cmp	r3, #0
 8006506:	d006      	beq.n	8006516 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f1c3 0307 	rsb	r3, r3, #7
 8006512:	60fb      	str	r3, [r7, #12]
 8006514:	e001      	b.n	800651a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006516:	2300      	movs	r3, #0
 8006518:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800651a:	68fb      	ldr	r3, [r7, #12]
	}
 800651c:	4618      	mov	r0, r3
 800651e:	3714      	adds	r7, #20
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006534:	2300      	movs	r3, #0
 8006536:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800653c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10d      	bne.n	8006562 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d14d      	bne.n	80065ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	4618      	mov	r0, r3
 8006554:	f001 f85c 	bl	8007610 <xTaskPriorityDisinherit>
 8006558:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	609a      	str	r2, [r3, #8]
 8006560:	e043      	b.n	80065ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d119      	bne.n	800659c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6858      	ldr	r0, [r3, #4]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006570:	461a      	mov	r2, r3
 8006572:	68b9      	ldr	r1, [r7, #8]
 8006574:	f003 f922 	bl	80097bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	685a      	ldr	r2, [r3, #4]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006580:	441a      	add	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	685a      	ldr	r2, [r3, #4]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	429a      	cmp	r2, r3
 8006590:	d32b      	bcc.n	80065ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	605a      	str	r2, [r3, #4]
 800659a:	e026      	b.n	80065ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	68d8      	ldr	r0, [r3, #12]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a4:	461a      	mov	r2, r3
 80065a6:	68b9      	ldr	r1, [r7, #8]
 80065a8:	f003 f908 	bl	80097bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	68da      	ldr	r2, [r3, #12]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b4:	425b      	negs	r3, r3
 80065b6:	441a      	add	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	68da      	ldr	r2, [r3, #12]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d207      	bcs.n	80065d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	689a      	ldr	r2, [r3, #8]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d0:	425b      	negs	r3, r3
 80065d2:	441a      	add	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d105      	bne.n	80065ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d002      	beq.n	80065ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	3b01      	subs	r3, #1
 80065e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	1c5a      	adds	r2, r3, #1
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80065f2:	697b      	ldr	r3, [r7, #20]
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3718      	adds	r7, #24
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660a:	2b00      	cmp	r3, #0
 800660c:	d018      	beq.n	8006640 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006616:	441a      	add	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	68da      	ldr	r2, [r3, #12]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	429a      	cmp	r2, r3
 8006626:	d303      	bcc.n	8006630 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	68d9      	ldr	r1, [r3, #12]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006638:	461a      	mov	r2, r3
 800663a:	6838      	ldr	r0, [r7, #0]
 800663c:	f003 f8be 	bl	80097bc <memcpy>
	}
}
 8006640:	bf00      	nop
 8006642:	3708      	adds	r7, #8
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006650:	f001 fde2 	bl	8008218 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800665a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800665c:	e011      	b.n	8006682 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006662:	2b00      	cmp	r3, #0
 8006664:	d012      	beq.n	800668c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	3324      	adds	r3, #36	@ 0x24
 800666a:	4618      	mov	r0, r3
 800666c:	f000 fd76 	bl	800715c <xTaskRemoveFromEventList>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d001      	beq.n	800667a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006676:	f000 fe4f 	bl	8007318 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800667a:	7bfb      	ldrb	r3, [r7, #15]
 800667c:	3b01      	subs	r3, #1
 800667e:	b2db      	uxtb	r3, r3
 8006680:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006686:	2b00      	cmp	r3, #0
 8006688:	dce9      	bgt.n	800665e <prvUnlockQueue+0x16>
 800668a:	e000      	b.n	800668e <prvUnlockQueue+0x46>
					break;
 800668c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	22ff      	movs	r2, #255	@ 0xff
 8006692:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006696:	f001 fdf1 	bl	800827c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800669a:	f001 fdbd 	bl	8008218 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066a6:	e011      	b.n	80066cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d012      	beq.n	80066d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	3310      	adds	r3, #16
 80066b4:	4618      	mov	r0, r3
 80066b6:	f000 fd51 	bl	800715c <xTaskRemoveFromEventList>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d001      	beq.n	80066c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80066c0:	f000 fe2a 	bl	8007318 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80066c4:	7bbb      	ldrb	r3, [r7, #14]
 80066c6:	3b01      	subs	r3, #1
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	dce9      	bgt.n	80066a8 <prvUnlockQueue+0x60>
 80066d4:	e000      	b.n	80066d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80066d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	22ff      	movs	r2, #255	@ 0xff
 80066dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80066e0:	f001 fdcc 	bl	800827c <vPortExitCritical>
}
 80066e4:	bf00      	nop
 80066e6:	3710      	adds	r7, #16
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066f4:	f001 fd90 	bl	8008218 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d102      	bne.n	8006706 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006700:	2301      	movs	r3, #1
 8006702:	60fb      	str	r3, [r7, #12]
 8006704:	e001      	b.n	800670a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006706:	2300      	movs	r3, #0
 8006708:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800670a:	f001 fdb7 	bl	800827c <vPortExitCritical>

	return xReturn;
 800670e:	68fb      	ldr	r3, [r7, #12]
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006720:	f001 fd7a 	bl	8008218 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800672c:	429a      	cmp	r2, r3
 800672e:	d102      	bne.n	8006736 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006730:	2301      	movs	r3, #1
 8006732:	60fb      	str	r3, [r7, #12]
 8006734:	e001      	b.n	800673a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006736:	2300      	movs	r3, #0
 8006738:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800673a:	f001 fd9f 	bl	800827c <vPortExitCritical>

	return xReturn;
 800673e:	68fb      	ldr	r3, [r7, #12]
}
 8006740:	4618      	mov	r0, r3
 8006742:	3710      	adds	r7, #16
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006748:	b480      	push	{r7}
 800674a:	b085      	sub	sp, #20
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006752:	2300      	movs	r3, #0
 8006754:	60fb      	str	r3, [r7, #12]
 8006756:	e014      	b.n	8006782 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006758:	4a0f      	ldr	r2, [pc, #60]	@ (8006798 <vQueueAddToRegistry+0x50>)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10b      	bne.n	800677c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006764:	490c      	ldr	r1, [pc, #48]	@ (8006798 <vQueueAddToRegistry+0x50>)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800676e:	4a0a      	ldr	r2, [pc, #40]	@ (8006798 <vQueueAddToRegistry+0x50>)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	00db      	lsls	r3, r3, #3
 8006774:	4413      	add	r3, r2
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800677a:	e006      	b.n	800678a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	3301      	adds	r3, #1
 8006780:	60fb      	str	r3, [r7, #12]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2b07      	cmp	r3, #7
 8006786:	d9e7      	bls.n	8006758 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006788:	bf00      	nop
 800678a:	bf00      	nop
 800678c:	3714      	adds	r7, #20
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	20000c4c 	.word	0x20000c4c

0800679c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067a4:	2300      	movs	r3, #0
 80067a6:	60fb      	str	r3, [r7, #12]
 80067a8:	e016      	b.n	80067d8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80067aa:	4a10      	ldr	r2, [pc, #64]	@ (80067ec <vQueueUnregisterQueue+0x50>)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	4413      	add	r3, r2
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d10b      	bne.n	80067d2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80067ba:	4a0c      	ldr	r2, [pc, #48]	@ (80067ec <vQueueUnregisterQueue+0x50>)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2100      	movs	r1, #0
 80067c0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80067c4:	4a09      	ldr	r2, [pc, #36]	@ (80067ec <vQueueUnregisterQueue+0x50>)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	00db      	lsls	r3, r3, #3
 80067ca:	4413      	add	r3, r2
 80067cc:	2200      	movs	r2, #0
 80067ce:	605a      	str	r2, [r3, #4]
				break;
 80067d0:	e006      	b.n	80067e0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	3301      	adds	r3, #1
 80067d6:	60fb      	str	r3, [r7, #12]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2b07      	cmp	r3, #7
 80067dc:	d9e5      	bls.n	80067aa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80067de:	bf00      	nop
 80067e0:	bf00      	nop
 80067e2:	3714      	adds	r7, #20
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	20000c4c 	.word	0x20000c4c

080067f0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006800:	f001 fd0a 	bl	8008218 <vPortEnterCritical>
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800680a:	b25b      	sxtb	r3, r3
 800680c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006810:	d103      	bne.n	800681a <vQueueWaitForMessageRestricted+0x2a>
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006820:	b25b      	sxtb	r3, r3
 8006822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006826:	d103      	bne.n	8006830 <vQueueWaitForMessageRestricted+0x40>
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006830:	f001 fd24 	bl	800827c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006838:	2b00      	cmp	r3, #0
 800683a:	d106      	bne.n	800684a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	3324      	adds	r3, #36	@ 0x24
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	68b9      	ldr	r1, [r7, #8]
 8006844:	4618      	mov	r0, r3
 8006846:	f000 fc5d 	bl	8007104 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800684a:	6978      	ldr	r0, [r7, #20]
 800684c:	f7ff fefc 	bl	8006648 <prvUnlockQueue>
	}
 8006850:	bf00      	nop
 8006852:	3718      	adds	r7, #24
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006858:	b580      	push	{r7, lr}
 800685a:	b08e      	sub	sp, #56	@ 0x38
 800685c:	af04      	add	r7, sp, #16
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
 8006864:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10b      	bne.n	8006884 <xTaskCreateStatic+0x2c>
	__asm volatile
 800686c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006870:	f383 8811 	msr	BASEPRI, r3
 8006874:	f3bf 8f6f 	isb	sy
 8006878:	f3bf 8f4f 	dsb	sy
 800687c:	623b      	str	r3, [r7, #32]
}
 800687e:	bf00      	nop
 8006880:	bf00      	nop
 8006882:	e7fd      	b.n	8006880 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006886:	2b00      	cmp	r3, #0
 8006888:	d10b      	bne.n	80068a2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800688a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688e:	f383 8811 	msr	BASEPRI, r3
 8006892:	f3bf 8f6f 	isb	sy
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	61fb      	str	r3, [r7, #28]
}
 800689c:	bf00      	nop
 800689e:	bf00      	nop
 80068a0:	e7fd      	b.n	800689e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80068a2:	23a0      	movs	r3, #160	@ 0xa0
 80068a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	2ba0      	cmp	r3, #160	@ 0xa0
 80068aa:	d00b      	beq.n	80068c4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80068ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b0:	f383 8811 	msr	BASEPRI, r3
 80068b4:	f3bf 8f6f 	isb	sy
 80068b8:	f3bf 8f4f 	dsb	sy
 80068bc:	61bb      	str	r3, [r7, #24]
}
 80068be:	bf00      	nop
 80068c0:	bf00      	nop
 80068c2:	e7fd      	b.n	80068c0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80068c4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80068c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d01e      	beq.n	800690a <xTaskCreateStatic+0xb2>
 80068cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d01b      	beq.n	800690a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068da:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80068dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80068e4:	2300      	movs	r3, #0
 80068e6:	9303      	str	r3, [sp, #12]
 80068e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ea:	9302      	str	r3, [sp, #8]
 80068ec:	f107 0314 	add.w	r3, r7, #20
 80068f0:	9301      	str	r3, [sp, #4]
 80068f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	68b9      	ldr	r1, [r7, #8]
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f000 f851 	bl	80069a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006902:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006904:	f000 f8ee 	bl	8006ae4 <prvAddNewTaskToReadyList>
 8006908:	e001      	b.n	800690e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800690a:	2300      	movs	r3, #0
 800690c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800690e:	697b      	ldr	r3, [r7, #20]
	}
 8006910:	4618      	mov	r0, r3
 8006912:	3728      	adds	r7, #40	@ 0x28
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006918:	b580      	push	{r7, lr}
 800691a:	b08c      	sub	sp, #48	@ 0x30
 800691c:	af04      	add	r7, sp, #16
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	603b      	str	r3, [r7, #0]
 8006924:	4613      	mov	r3, r2
 8006926:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006928:	88fb      	ldrh	r3, [r7, #6]
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	4618      	mov	r0, r3
 800692e:	f001 fd95 	bl	800845c <pvPortMalloc>
 8006932:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00e      	beq.n	8006958 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800693a:	20a0      	movs	r0, #160	@ 0xa0
 800693c:	f001 fd8e 	bl	800845c <pvPortMalloc>
 8006940:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d003      	beq.n	8006950 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	631a      	str	r2, [r3, #48]	@ 0x30
 800694e:	e005      	b.n	800695c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006950:	6978      	ldr	r0, [r7, #20]
 8006952:	f001 fe51 	bl	80085f8 <vPortFree>
 8006956:	e001      	b.n	800695c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006958:	2300      	movs	r3, #0
 800695a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d017      	beq.n	8006992 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800696a:	88fa      	ldrh	r2, [r7, #6]
 800696c:	2300      	movs	r3, #0
 800696e:	9303      	str	r3, [sp, #12]
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	9302      	str	r3, [sp, #8]
 8006974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006976:	9301      	str	r3, [sp, #4]
 8006978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	68b9      	ldr	r1, [r7, #8]
 8006980:	68f8      	ldr	r0, [r7, #12]
 8006982:	f000 f80f 	bl	80069a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006986:	69f8      	ldr	r0, [r7, #28]
 8006988:	f000 f8ac 	bl	8006ae4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800698c:	2301      	movs	r3, #1
 800698e:	61bb      	str	r3, [r7, #24]
 8006990:	e002      	b.n	8006998 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006992:	f04f 33ff 	mov.w	r3, #4294967295
 8006996:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006998:	69bb      	ldr	r3, [r7, #24]
	}
 800699a:	4618      	mov	r0, r3
 800699c:	3720      	adds	r7, #32
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
	...

080069a4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b088      	sub	sp, #32
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]
 80069b0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80069b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80069bc:	3b01      	subs	r3, #1
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	4413      	add	r3, r2
 80069c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	f023 0307 	bic.w	r3, r3, #7
 80069ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	f003 0307 	and.w	r3, r3, #7
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00b      	beq.n	80069ee <prvInitialiseNewTask+0x4a>
	__asm volatile
 80069d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069da:	f383 8811 	msr	BASEPRI, r3
 80069de:	f3bf 8f6f 	isb	sy
 80069e2:	f3bf 8f4f 	dsb	sy
 80069e6:	617b      	str	r3, [r7, #20]
}
 80069e8:	bf00      	nop
 80069ea:	bf00      	nop
 80069ec:	e7fd      	b.n	80069ea <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d01f      	beq.n	8006a34 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069f4:	2300      	movs	r3, #0
 80069f6:	61fb      	str	r3, [r7, #28]
 80069f8:	e012      	b.n	8006a20 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069fa:	68ba      	ldr	r2, [r7, #8]
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	4413      	add	r3, r2
 8006a00:	7819      	ldrb	r1, [r3, #0]
 8006a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	4413      	add	r3, r2
 8006a08:	3334      	adds	r3, #52	@ 0x34
 8006a0a:	460a      	mov	r2, r1
 8006a0c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a0e:	68ba      	ldr	r2, [r7, #8]
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	4413      	add	r3, r2
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d006      	beq.n	8006a28 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	61fb      	str	r3, [r7, #28]
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	2b0f      	cmp	r3, #15
 8006a24:	d9e9      	bls.n	80069fa <prvInitialiseNewTask+0x56>
 8006a26:	e000      	b.n	8006a2a <prvInitialiseNewTask+0x86>
			{
				break;
 8006a28:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a32:	e003      	b.n	8006a3c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3e:	2b06      	cmp	r3, #6
 8006a40:	d901      	bls.n	8006a46 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a42:	2306      	movs	r3, #6
 8006a44:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a50:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a54:	2200      	movs	r2, #0
 8006a56:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5a:	3304      	adds	r3, #4
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f7fe ff8c 	bl	800597a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a64:	3318      	adds	r3, #24
 8006a66:	4618      	mov	r0, r3
 8006a68:	f7fe ff87 	bl	800597a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a70:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a74:	f1c3 0207 	rsb	r2, r3, #7
 8006a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a80:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a94:	334c      	adds	r3, #76	@ 0x4c
 8006a96:	224c      	movs	r2, #76	@ 0x4c
 8006a98:	2100      	movs	r1, #0
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f002 fe04 	bl	80096a8 <memset>
 8006aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa2:	4a0d      	ldr	r2, [pc, #52]	@ (8006ad8 <prvInitialiseNewTask+0x134>)
 8006aa4:	651a      	str	r2, [r3, #80]	@ 0x50
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8006adc <prvInitialiseNewTask+0x138>)
 8006aaa:	655a      	str	r2, [r3, #84]	@ 0x54
 8006aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aae:	4a0c      	ldr	r2, [pc, #48]	@ (8006ae0 <prvInitialiseNewTask+0x13c>)
 8006ab0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ab2:	683a      	ldr	r2, [r7, #0]
 8006ab4:	68f9      	ldr	r1, [r7, #12]
 8006ab6:	69b8      	ldr	r0, [r7, #24]
 8006ab8:	f001 fa7a 	bl	8007fb0 <pxPortInitialiseStack>
 8006abc:	4602      	mov	r2, r0
 8006abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d002      	beq.n	8006ace <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006acc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ace:	bf00      	nop
 8006ad0:	3720      	adds	r7, #32
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	2000ab24 	.word	0x2000ab24
 8006adc:	2000ab8c 	.word	0x2000ab8c
 8006ae0:	2000abf4 	.word	0x2000abf4

08006ae4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b082      	sub	sp, #8
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006aec:	f001 fb94 	bl	8008218 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006af0:	4b2a      	ldr	r3, [pc, #168]	@ (8006b9c <prvAddNewTaskToReadyList+0xb8>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	3301      	adds	r3, #1
 8006af6:	4a29      	ldr	r2, [pc, #164]	@ (8006b9c <prvAddNewTaskToReadyList+0xb8>)
 8006af8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006afa:	4b29      	ldr	r3, [pc, #164]	@ (8006ba0 <prvAddNewTaskToReadyList+0xbc>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d109      	bne.n	8006b16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006b02:	4a27      	ldr	r2, [pc, #156]	@ (8006ba0 <prvAddNewTaskToReadyList+0xbc>)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006b08:	4b24      	ldr	r3, [pc, #144]	@ (8006b9c <prvAddNewTaskToReadyList+0xb8>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d110      	bne.n	8006b32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006b10:	f000 fc26 	bl	8007360 <prvInitialiseTaskLists>
 8006b14:	e00d      	b.n	8006b32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006b16:	4b23      	ldr	r3, [pc, #140]	@ (8006ba4 <prvAddNewTaskToReadyList+0xc0>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d109      	bne.n	8006b32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006b1e:	4b20      	ldr	r3, [pc, #128]	@ (8006ba0 <prvAddNewTaskToReadyList+0xbc>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d802      	bhi.n	8006b32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ba0 <prvAddNewTaskToReadyList+0xbc>)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b32:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba8 <prvAddNewTaskToReadyList+0xc4>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	3301      	adds	r3, #1
 8006b38:	4a1b      	ldr	r2, [pc, #108]	@ (8006ba8 <prvAddNewTaskToReadyList+0xc4>)
 8006b3a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b40:	2201      	movs	r2, #1
 8006b42:	409a      	lsls	r2, r3
 8006b44:	4b19      	ldr	r3, [pc, #100]	@ (8006bac <prvAddNewTaskToReadyList+0xc8>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	4a18      	ldr	r2, [pc, #96]	@ (8006bac <prvAddNewTaskToReadyList+0xc8>)
 8006b4c:	6013      	str	r3, [r2, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b52:	4613      	mov	r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	4a15      	ldr	r2, [pc, #84]	@ (8006bb0 <prvAddNewTaskToReadyList+0xcc>)
 8006b5c:	441a      	add	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	3304      	adds	r3, #4
 8006b62:	4619      	mov	r1, r3
 8006b64:	4610      	mov	r0, r2
 8006b66:	f7fe ff15 	bl	8005994 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b6a:	f001 fb87 	bl	800827c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba4 <prvAddNewTaskToReadyList+0xc0>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00e      	beq.n	8006b94 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b76:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba0 <prvAddNewTaskToReadyList+0xbc>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d207      	bcs.n	8006b94 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b84:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb4 <prvAddNewTaskToReadyList+0xd0>)
 8006b86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	f3bf 8f4f 	dsb	sy
 8006b90:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b94:	bf00      	nop
 8006b96:	3708      	adds	r7, #8
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	20000d8c 	.word	0x20000d8c
 8006ba0:	20000c8c 	.word	0x20000c8c
 8006ba4:	20000d98 	.word	0x20000d98
 8006ba8:	20000da8 	.word	0x20000da8
 8006bac:	20000d94 	.word	0x20000d94
 8006bb0:	20000c90 	.word	0x20000c90
 8006bb4:	e000ed04 	.word	0xe000ed04

08006bb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d018      	beq.n	8006bfc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006bca:	4b14      	ldr	r3, [pc, #80]	@ (8006c1c <vTaskDelay+0x64>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00b      	beq.n	8006bea <vTaskDelay+0x32>
	__asm volatile
 8006bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd6:	f383 8811 	msr	BASEPRI, r3
 8006bda:	f3bf 8f6f 	isb	sy
 8006bde:	f3bf 8f4f 	dsb	sy
 8006be2:	60bb      	str	r3, [r7, #8]
}
 8006be4:	bf00      	nop
 8006be6:	bf00      	nop
 8006be8:	e7fd      	b.n	8006be6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006bea:	f000 f88b 	bl	8006d04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006bee:	2100      	movs	r1, #0
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 fe39 	bl	8007868 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006bf6:	f000 f893 	bl	8006d20 <xTaskResumeAll>
 8006bfa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d107      	bne.n	8006c12 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006c02:	4b07      	ldr	r3, [pc, #28]	@ (8006c20 <vTaskDelay+0x68>)
 8006c04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c08:	601a      	str	r2, [r3, #0]
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c12:	bf00      	nop
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	20000db4 	.word	0x20000db4
 8006c20:	e000ed04 	.word	0xe000ed04

08006c24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b08a      	sub	sp, #40	@ 0x28
 8006c28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c32:	463a      	mov	r2, r7
 8006c34:	1d39      	adds	r1, r7, #4
 8006c36:	f107 0308 	add.w	r3, r7, #8
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7fa f9c2 	bl	8000fc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c40:	6839      	ldr	r1, [r7, #0]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	68ba      	ldr	r2, [r7, #8]
 8006c46:	9202      	str	r2, [sp, #8]
 8006c48:	9301      	str	r3, [sp, #4]
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	9300      	str	r3, [sp, #0]
 8006c4e:	2300      	movs	r3, #0
 8006c50:	460a      	mov	r2, r1
 8006c52:	4924      	ldr	r1, [pc, #144]	@ (8006ce4 <vTaskStartScheduler+0xc0>)
 8006c54:	4824      	ldr	r0, [pc, #144]	@ (8006ce8 <vTaskStartScheduler+0xc4>)
 8006c56:	f7ff fdff 	bl	8006858 <xTaskCreateStatic>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	4a23      	ldr	r2, [pc, #140]	@ (8006cec <vTaskStartScheduler+0xc8>)
 8006c5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006c60:	4b22      	ldr	r3, [pc, #136]	@ (8006cec <vTaskStartScheduler+0xc8>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	617b      	str	r3, [r7, #20]
 8006c6c:	e001      	b.n	8006c72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d102      	bne.n	8006c7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006c78:	f000 fe5c 	bl	8007934 <xTimerCreateTimerTask>
 8006c7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d11b      	bne.n	8006cbc <vTaskStartScheduler+0x98>
	__asm volatile
 8006c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c88:	f383 8811 	msr	BASEPRI, r3
 8006c8c:	f3bf 8f6f 	isb	sy
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	613b      	str	r3, [r7, #16]
}
 8006c96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006c98:	4b15      	ldr	r3, [pc, #84]	@ (8006cf0 <vTaskStartScheduler+0xcc>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	334c      	adds	r3, #76	@ 0x4c
 8006c9e:	4a15      	ldr	r2, [pc, #84]	@ (8006cf4 <vTaskStartScheduler+0xd0>)
 8006ca0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ca2:	4b15      	ldr	r3, [pc, #84]	@ (8006cf8 <vTaskStartScheduler+0xd4>)
 8006ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ca8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006caa:	4b14      	ldr	r3, [pc, #80]	@ (8006cfc <vTaskStartScheduler+0xd8>)
 8006cac:	2201      	movs	r2, #1
 8006cae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006cb0:	4b13      	ldr	r3, [pc, #76]	@ (8006d00 <vTaskStartScheduler+0xdc>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006cb6:	f001 fa0b 	bl	80080d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006cba:	e00f      	b.n	8006cdc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc2:	d10b      	bne.n	8006cdc <vTaskStartScheduler+0xb8>
	__asm volatile
 8006cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc8:	f383 8811 	msr	BASEPRI, r3
 8006ccc:	f3bf 8f6f 	isb	sy
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	60fb      	str	r3, [r7, #12]
}
 8006cd6:	bf00      	nop
 8006cd8:	bf00      	nop
 8006cda:	e7fd      	b.n	8006cd8 <vTaskStartScheduler+0xb4>
}
 8006cdc:	bf00      	nop
 8006cde:	3718      	adds	r7, #24
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	0800a43c 	.word	0x0800a43c
 8006ce8:	08007331 	.word	0x08007331
 8006cec:	20000db0 	.word	0x20000db0
 8006cf0:	20000c8c 	.word	0x20000c8c
 8006cf4:	20000030 	.word	0x20000030
 8006cf8:	20000dac 	.word	0x20000dac
 8006cfc:	20000d98 	.word	0x20000d98
 8006d00:	20000d90 	.word	0x20000d90

08006d04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d04:	b480      	push	{r7}
 8006d06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006d08:	4b04      	ldr	r3, [pc, #16]	@ (8006d1c <vTaskSuspendAll+0x18>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	4a03      	ldr	r2, [pc, #12]	@ (8006d1c <vTaskSuspendAll+0x18>)
 8006d10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006d12:	bf00      	nop
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr
 8006d1c:	20000db4 	.word	0x20000db4

08006d20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d26:	2300      	movs	r3, #0
 8006d28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d2e:	4b42      	ldr	r3, [pc, #264]	@ (8006e38 <xTaskResumeAll+0x118>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d10b      	bne.n	8006d4e <xTaskResumeAll+0x2e>
	__asm volatile
 8006d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d3a:	f383 8811 	msr	BASEPRI, r3
 8006d3e:	f3bf 8f6f 	isb	sy
 8006d42:	f3bf 8f4f 	dsb	sy
 8006d46:	603b      	str	r3, [r7, #0]
}
 8006d48:	bf00      	nop
 8006d4a:	bf00      	nop
 8006d4c:	e7fd      	b.n	8006d4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d4e:	f001 fa63 	bl	8008218 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d52:	4b39      	ldr	r3, [pc, #228]	@ (8006e38 <xTaskResumeAll+0x118>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	3b01      	subs	r3, #1
 8006d58:	4a37      	ldr	r2, [pc, #220]	@ (8006e38 <xTaskResumeAll+0x118>)
 8006d5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d5c:	4b36      	ldr	r3, [pc, #216]	@ (8006e38 <xTaskResumeAll+0x118>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d161      	bne.n	8006e28 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006d64:	4b35      	ldr	r3, [pc, #212]	@ (8006e3c <xTaskResumeAll+0x11c>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d05d      	beq.n	8006e28 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d6c:	e02e      	b.n	8006dcc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d6e:	4b34      	ldr	r3, [pc, #208]	@ (8006e40 <xTaskResumeAll+0x120>)
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	3318      	adds	r3, #24
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7fe fe67 	bl	8005a4e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	3304      	adds	r3, #4
 8006d84:	4618      	mov	r0, r3
 8006d86:	f7fe fe62 	bl	8005a4e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d8e:	2201      	movs	r2, #1
 8006d90:	409a      	lsls	r2, r3
 8006d92:	4b2c      	ldr	r3, [pc, #176]	@ (8006e44 <xTaskResumeAll+0x124>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	4a2a      	ldr	r2, [pc, #168]	@ (8006e44 <xTaskResumeAll+0x124>)
 8006d9a:	6013      	str	r3, [r2, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006da0:	4613      	mov	r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	4413      	add	r3, r2
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	4a27      	ldr	r2, [pc, #156]	@ (8006e48 <xTaskResumeAll+0x128>)
 8006daa:	441a      	add	r2, r3
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	3304      	adds	r3, #4
 8006db0:	4619      	mov	r1, r3
 8006db2:	4610      	mov	r0, r2
 8006db4:	f7fe fdee 	bl	8005994 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dbc:	4b23      	ldr	r3, [pc, #140]	@ (8006e4c <xTaskResumeAll+0x12c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d302      	bcc.n	8006dcc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006dc6:	4b22      	ldr	r3, [pc, #136]	@ (8006e50 <xTaskResumeAll+0x130>)
 8006dc8:	2201      	movs	r2, #1
 8006dca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8006e40 <xTaskResumeAll+0x120>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1cc      	bne.n	8006d6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d001      	beq.n	8006dde <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006dda:	f000 fb65 	bl	80074a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006dde:	4b1d      	ldr	r3, [pc, #116]	@ (8006e54 <xTaskResumeAll+0x134>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d010      	beq.n	8006e0c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006dea:	f000 f847 	bl	8006e7c <xTaskIncrementTick>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d002      	beq.n	8006dfa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006df4:	4b16      	ldr	r3, [pc, #88]	@ (8006e50 <xTaskResumeAll+0x130>)
 8006df6:	2201      	movs	r2, #1
 8006df8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1f1      	bne.n	8006dea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006e06:	4b13      	ldr	r3, [pc, #76]	@ (8006e54 <xTaskResumeAll+0x134>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e0c:	4b10      	ldr	r3, [pc, #64]	@ (8006e50 <xTaskResumeAll+0x130>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d009      	beq.n	8006e28 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e14:	2301      	movs	r3, #1
 8006e16:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e18:	4b0f      	ldr	r3, [pc, #60]	@ (8006e58 <xTaskResumeAll+0x138>)
 8006e1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e1e:	601a      	str	r2, [r3, #0]
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e28:	f001 fa28 	bl	800827c <vPortExitCritical>

	return xAlreadyYielded;
 8006e2c:	68bb      	ldr	r3, [r7, #8]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3710      	adds	r7, #16
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	20000db4 	.word	0x20000db4
 8006e3c:	20000d8c 	.word	0x20000d8c
 8006e40:	20000d4c 	.word	0x20000d4c
 8006e44:	20000d94 	.word	0x20000d94
 8006e48:	20000c90 	.word	0x20000c90
 8006e4c:	20000c8c 	.word	0x20000c8c
 8006e50:	20000da0 	.word	0x20000da0
 8006e54:	20000d9c 	.word	0x20000d9c
 8006e58:	e000ed04 	.word	0xe000ed04

08006e5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006e62:	4b05      	ldr	r3, [pc, #20]	@ (8006e78 <xTaskGetTickCount+0x1c>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006e68:	687b      	ldr	r3, [r7, #4]
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	370c      	adds	r7, #12
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr
 8006e76:	bf00      	nop
 8006e78:	20000d90 	.word	0x20000d90

08006e7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b086      	sub	sp, #24
 8006e80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006e82:	2300      	movs	r3, #0
 8006e84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e86:	4b4f      	ldr	r3, [pc, #316]	@ (8006fc4 <xTaskIncrementTick+0x148>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	f040 808f 	bne.w	8006fae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006e90:	4b4d      	ldr	r3, [pc, #308]	@ (8006fc8 <xTaskIncrementTick+0x14c>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	3301      	adds	r3, #1
 8006e96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006e98:	4a4b      	ldr	r2, [pc, #300]	@ (8006fc8 <xTaskIncrementTick+0x14c>)
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d121      	bne.n	8006ee8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ea4:	4b49      	ldr	r3, [pc, #292]	@ (8006fcc <xTaskIncrementTick+0x150>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00b      	beq.n	8006ec6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb2:	f383 8811 	msr	BASEPRI, r3
 8006eb6:	f3bf 8f6f 	isb	sy
 8006eba:	f3bf 8f4f 	dsb	sy
 8006ebe:	603b      	str	r3, [r7, #0]
}
 8006ec0:	bf00      	nop
 8006ec2:	bf00      	nop
 8006ec4:	e7fd      	b.n	8006ec2 <xTaskIncrementTick+0x46>
 8006ec6:	4b41      	ldr	r3, [pc, #260]	@ (8006fcc <xTaskIncrementTick+0x150>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	60fb      	str	r3, [r7, #12]
 8006ecc:	4b40      	ldr	r3, [pc, #256]	@ (8006fd0 <xTaskIncrementTick+0x154>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a3e      	ldr	r2, [pc, #248]	@ (8006fcc <xTaskIncrementTick+0x150>)
 8006ed2:	6013      	str	r3, [r2, #0]
 8006ed4:	4a3e      	ldr	r2, [pc, #248]	@ (8006fd0 <xTaskIncrementTick+0x154>)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	6013      	str	r3, [r2, #0]
 8006eda:	4b3e      	ldr	r3, [pc, #248]	@ (8006fd4 <xTaskIncrementTick+0x158>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	3301      	adds	r3, #1
 8006ee0:	4a3c      	ldr	r2, [pc, #240]	@ (8006fd4 <xTaskIncrementTick+0x158>)
 8006ee2:	6013      	str	r3, [r2, #0]
 8006ee4:	f000 fae0 	bl	80074a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006ee8:	4b3b      	ldr	r3, [pc, #236]	@ (8006fd8 <xTaskIncrementTick+0x15c>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	693a      	ldr	r2, [r7, #16]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d348      	bcc.n	8006f84 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ef2:	4b36      	ldr	r3, [pc, #216]	@ (8006fcc <xTaskIncrementTick+0x150>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d104      	bne.n	8006f06 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006efc:	4b36      	ldr	r3, [pc, #216]	@ (8006fd8 <xTaskIncrementTick+0x15c>)
 8006efe:	f04f 32ff 	mov.w	r2, #4294967295
 8006f02:	601a      	str	r2, [r3, #0]
					break;
 8006f04:	e03e      	b.n	8006f84 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f06:	4b31      	ldr	r3, [pc, #196]	@ (8006fcc <xTaskIncrementTick+0x150>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f16:	693a      	ldr	r2, [r7, #16]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d203      	bcs.n	8006f26 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f1e:	4a2e      	ldr	r2, [pc, #184]	@ (8006fd8 <xTaskIncrementTick+0x15c>)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006f24:	e02e      	b.n	8006f84 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	3304      	adds	r3, #4
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7fe fd8f 	bl	8005a4e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d004      	beq.n	8006f42 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	3318      	adds	r3, #24
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7fe fd86 	bl	8005a4e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f46:	2201      	movs	r2, #1
 8006f48:	409a      	lsls	r2, r3
 8006f4a:	4b24      	ldr	r3, [pc, #144]	@ (8006fdc <xTaskIncrementTick+0x160>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	4a22      	ldr	r2, [pc, #136]	@ (8006fdc <xTaskIncrementTick+0x160>)
 8006f52:	6013      	str	r3, [r2, #0]
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f58:	4613      	mov	r3, r2
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	4413      	add	r3, r2
 8006f5e:	009b      	lsls	r3, r3, #2
 8006f60:	4a1f      	ldr	r2, [pc, #124]	@ (8006fe0 <xTaskIncrementTick+0x164>)
 8006f62:	441a      	add	r2, r3
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	3304      	adds	r3, #4
 8006f68:	4619      	mov	r1, r3
 8006f6a:	4610      	mov	r0, r2
 8006f6c:	f7fe fd12 	bl	8005994 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f74:	4b1b      	ldr	r3, [pc, #108]	@ (8006fe4 <xTaskIncrementTick+0x168>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	d3b9      	bcc.n	8006ef2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f82:	e7b6      	b.n	8006ef2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006f84:	4b17      	ldr	r3, [pc, #92]	@ (8006fe4 <xTaskIncrementTick+0x168>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f8a:	4915      	ldr	r1, [pc, #84]	@ (8006fe0 <xTaskIncrementTick+0x164>)
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	440b      	add	r3, r1
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d901      	bls.n	8006fa0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006fa0:	4b11      	ldr	r3, [pc, #68]	@ (8006fe8 <xTaskIncrementTick+0x16c>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d007      	beq.n	8006fb8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	617b      	str	r3, [r7, #20]
 8006fac:	e004      	b.n	8006fb8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006fae:	4b0f      	ldr	r3, [pc, #60]	@ (8006fec <xTaskIncrementTick+0x170>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8006fec <xTaskIncrementTick+0x170>)
 8006fb6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006fb8:	697b      	ldr	r3, [r7, #20]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3718      	adds	r7, #24
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	20000db4 	.word	0x20000db4
 8006fc8:	20000d90 	.word	0x20000d90
 8006fcc:	20000d44 	.word	0x20000d44
 8006fd0:	20000d48 	.word	0x20000d48
 8006fd4:	20000da4 	.word	0x20000da4
 8006fd8:	20000dac 	.word	0x20000dac
 8006fdc:	20000d94 	.word	0x20000d94
 8006fe0:	20000c90 	.word	0x20000c90
 8006fe4:	20000c8c 	.word	0x20000c8c
 8006fe8:	20000da0 	.word	0x20000da0
 8006fec:	20000d9c 	.word	0x20000d9c

08006ff0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b087      	sub	sp, #28
 8006ff4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006ff6:	4b2a      	ldr	r3, [pc, #168]	@ (80070a0 <vTaskSwitchContext+0xb0>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d003      	beq.n	8007006 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006ffe:	4b29      	ldr	r3, [pc, #164]	@ (80070a4 <vTaskSwitchContext+0xb4>)
 8007000:	2201      	movs	r2, #1
 8007002:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007004:	e045      	b.n	8007092 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007006:	4b27      	ldr	r3, [pc, #156]	@ (80070a4 <vTaskSwitchContext+0xb4>)
 8007008:	2200      	movs	r2, #0
 800700a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800700c:	4b26      	ldr	r3, [pc, #152]	@ (80070a8 <vTaskSwitchContext+0xb8>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	fab3 f383 	clz	r3, r3
 8007018:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800701a:	7afb      	ldrb	r3, [r7, #11]
 800701c:	f1c3 031f 	rsb	r3, r3, #31
 8007020:	617b      	str	r3, [r7, #20]
 8007022:	4922      	ldr	r1, [pc, #136]	@ (80070ac <vTaskSwitchContext+0xbc>)
 8007024:	697a      	ldr	r2, [r7, #20]
 8007026:	4613      	mov	r3, r2
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4413      	add	r3, r2
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	440b      	add	r3, r1
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d10b      	bne.n	800704e <vTaskSwitchContext+0x5e>
	__asm volatile
 8007036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	607b      	str	r3, [r7, #4]
}
 8007048:	bf00      	nop
 800704a:	bf00      	nop
 800704c:	e7fd      	b.n	800704a <vTaskSwitchContext+0x5a>
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	4613      	mov	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	4413      	add	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	4a14      	ldr	r2, [pc, #80]	@ (80070ac <vTaskSwitchContext+0xbc>)
 800705a:	4413      	add	r3, r2
 800705c:	613b      	str	r3, [r7, #16]
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	605a      	str	r2, [r3, #4]
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	3308      	adds	r3, #8
 8007070:	429a      	cmp	r2, r3
 8007072:	d104      	bne.n	800707e <vTaskSwitchContext+0x8e>
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	605a      	str	r2, [r3, #4]
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	4a0a      	ldr	r2, [pc, #40]	@ (80070b0 <vTaskSwitchContext+0xc0>)
 8007086:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007088:	4b09      	ldr	r3, [pc, #36]	@ (80070b0 <vTaskSwitchContext+0xc0>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	334c      	adds	r3, #76	@ 0x4c
 800708e:	4a09      	ldr	r2, [pc, #36]	@ (80070b4 <vTaskSwitchContext+0xc4>)
 8007090:	6013      	str	r3, [r2, #0]
}
 8007092:	bf00      	nop
 8007094:	371c      	adds	r7, #28
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	20000db4 	.word	0x20000db4
 80070a4:	20000da0 	.word	0x20000da0
 80070a8:	20000d94 	.word	0x20000d94
 80070ac:	20000c90 	.word	0x20000c90
 80070b0:	20000c8c 	.word	0x20000c8c
 80070b4:	20000030 	.word	0x20000030

080070b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d10b      	bne.n	80070e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80070c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070cc:	f383 8811 	msr	BASEPRI, r3
 80070d0:	f3bf 8f6f 	isb	sy
 80070d4:	f3bf 8f4f 	dsb	sy
 80070d8:	60fb      	str	r3, [r7, #12]
}
 80070da:	bf00      	nop
 80070dc:	bf00      	nop
 80070de:	e7fd      	b.n	80070dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80070e0:	4b07      	ldr	r3, [pc, #28]	@ (8007100 <vTaskPlaceOnEventList+0x48>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	3318      	adds	r3, #24
 80070e6:	4619      	mov	r1, r3
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f7fe fc77 	bl	80059dc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80070ee:	2101      	movs	r1, #1
 80070f0:	6838      	ldr	r0, [r7, #0]
 80070f2:	f000 fbb9 	bl	8007868 <prvAddCurrentTaskToDelayedList>
}
 80070f6:	bf00      	nop
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	20000c8c 	.word	0x20000c8c

08007104 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af00      	add	r7, sp, #0
 800710a:	60f8      	str	r0, [r7, #12]
 800710c:	60b9      	str	r1, [r7, #8]
 800710e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10b      	bne.n	800712e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711a:	f383 8811 	msr	BASEPRI, r3
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f3bf 8f4f 	dsb	sy
 8007126:	617b      	str	r3, [r7, #20]
}
 8007128:	bf00      	nop
 800712a:	bf00      	nop
 800712c:	e7fd      	b.n	800712a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800712e:	4b0a      	ldr	r3, [pc, #40]	@ (8007158 <vTaskPlaceOnEventListRestricted+0x54>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3318      	adds	r3, #24
 8007134:	4619      	mov	r1, r3
 8007136:	68f8      	ldr	r0, [r7, #12]
 8007138:	f7fe fc2c 	bl	8005994 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d002      	beq.n	8007148 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007142:	f04f 33ff 	mov.w	r3, #4294967295
 8007146:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007148:	6879      	ldr	r1, [r7, #4]
 800714a:	68b8      	ldr	r0, [r7, #8]
 800714c:	f000 fb8c 	bl	8007868 <prvAddCurrentTaskToDelayedList>
	}
 8007150:	bf00      	nop
 8007152:	3718      	adds	r7, #24
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	20000c8c 	.word	0x20000c8c

0800715c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10b      	bne.n	800718a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007176:	f383 8811 	msr	BASEPRI, r3
 800717a:	f3bf 8f6f 	isb	sy
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	60fb      	str	r3, [r7, #12]
}
 8007184:	bf00      	nop
 8007186:	bf00      	nop
 8007188:	e7fd      	b.n	8007186 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	3318      	adds	r3, #24
 800718e:	4618      	mov	r0, r3
 8007190:	f7fe fc5d 	bl	8005a4e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007194:	4b1d      	ldr	r3, [pc, #116]	@ (800720c <xTaskRemoveFromEventList+0xb0>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d11c      	bne.n	80071d6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	3304      	adds	r3, #4
 80071a0:	4618      	mov	r0, r3
 80071a2:	f7fe fc54 	bl	8005a4e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071aa:	2201      	movs	r2, #1
 80071ac:	409a      	lsls	r2, r3
 80071ae:	4b18      	ldr	r3, [pc, #96]	@ (8007210 <xTaskRemoveFromEventList+0xb4>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	4a16      	ldr	r2, [pc, #88]	@ (8007210 <xTaskRemoveFromEventList+0xb4>)
 80071b6:	6013      	str	r3, [r2, #0]
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071bc:	4613      	mov	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	4a13      	ldr	r2, [pc, #76]	@ (8007214 <xTaskRemoveFromEventList+0xb8>)
 80071c6:	441a      	add	r2, r3
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	3304      	adds	r3, #4
 80071cc:	4619      	mov	r1, r3
 80071ce:	4610      	mov	r0, r2
 80071d0:	f7fe fbe0 	bl	8005994 <vListInsertEnd>
 80071d4:	e005      	b.n	80071e2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	3318      	adds	r3, #24
 80071da:	4619      	mov	r1, r3
 80071dc:	480e      	ldr	r0, [pc, #56]	@ (8007218 <xTaskRemoveFromEventList+0xbc>)
 80071de:	f7fe fbd9 	bl	8005994 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071e6:	4b0d      	ldr	r3, [pc, #52]	@ (800721c <xTaskRemoveFromEventList+0xc0>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d905      	bls.n	80071fc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80071f0:	2301      	movs	r3, #1
 80071f2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80071f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007220 <xTaskRemoveFromEventList+0xc4>)
 80071f6:	2201      	movs	r2, #1
 80071f8:	601a      	str	r2, [r3, #0]
 80071fa:	e001      	b.n	8007200 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80071fc:	2300      	movs	r3, #0
 80071fe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007200:	697b      	ldr	r3, [r7, #20]
}
 8007202:	4618      	mov	r0, r3
 8007204:	3718      	adds	r7, #24
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	20000db4 	.word	0x20000db4
 8007210:	20000d94 	.word	0x20000d94
 8007214:	20000c90 	.word	0x20000c90
 8007218:	20000d4c 	.word	0x20000d4c
 800721c:	20000c8c 	.word	0x20000c8c
 8007220:	20000da0 	.word	0x20000da0

08007224 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800722c:	4b06      	ldr	r3, [pc, #24]	@ (8007248 <vTaskInternalSetTimeOutState+0x24>)
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007234:	4b05      	ldr	r3, [pc, #20]	@ (800724c <vTaskInternalSetTimeOutState+0x28>)
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	605a      	str	r2, [r3, #4]
}
 800723c:	bf00      	nop
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr
 8007248:	20000da4 	.word	0x20000da4
 800724c:	20000d90 	.word	0x20000d90

08007250 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b088      	sub	sp, #32
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d10b      	bne.n	8007278 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007264:	f383 8811 	msr	BASEPRI, r3
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	613b      	str	r3, [r7, #16]
}
 8007272:	bf00      	nop
 8007274:	bf00      	nop
 8007276:	e7fd      	b.n	8007274 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10b      	bne.n	8007296 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800727e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007282:	f383 8811 	msr	BASEPRI, r3
 8007286:	f3bf 8f6f 	isb	sy
 800728a:	f3bf 8f4f 	dsb	sy
 800728e:	60fb      	str	r3, [r7, #12]
}
 8007290:	bf00      	nop
 8007292:	bf00      	nop
 8007294:	e7fd      	b.n	8007292 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007296:	f000 ffbf 	bl	8008218 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800729a:	4b1d      	ldr	r3, [pc, #116]	@ (8007310 <xTaskCheckForTimeOut+0xc0>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	69ba      	ldr	r2, [r7, #24]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b2:	d102      	bne.n	80072ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80072b4:	2300      	movs	r3, #0
 80072b6:	61fb      	str	r3, [r7, #28]
 80072b8:	e023      	b.n	8007302 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	4b15      	ldr	r3, [pc, #84]	@ (8007314 <xTaskCheckForTimeOut+0xc4>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d007      	beq.n	80072d6 <xTaskCheckForTimeOut+0x86>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	69ba      	ldr	r2, [r7, #24]
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d302      	bcc.n	80072d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80072d0:	2301      	movs	r3, #1
 80072d2:	61fb      	str	r3, [r7, #28]
 80072d4:	e015      	b.n	8007302 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	697a      	ldr	r2, [r7, #20]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d20b      	bcs.n	80072f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	1ad2      	subs	r2, r2, r3
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f7ff ff99 	bl	8007224 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80072f2:	2300      	movs	r3, #0
 80072f4:	61fb      	str	r3, [r7, #28]
 80072f6:	e004      	b.n	8007302 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	2200      	movs	r2, #0
 80072fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80072fe:	2301      	movs	r3, #1
 8007300:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007302:	f000 ffbb 	bl	800827c <vPortExitCritical>

	return xReturn;
 8007306:	69fb      	ldr	r3, [r7, #28]
}
 8007308:	4618      	mov	r0, r3
 800730a:	3720      	adds	r7, #32
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	20000d90 	.word	0x20000d90
 8007314:	20000da4 	.word	0x20000da4

08007318 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007318:	b480      	push	{r7}
 800731a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800731c:	4b03      	ldr	r3, [pc, #12]	@ (800732c <vTaskMissedYield+0x14>)
 800731e:	2201      	movs	r2, #1
 8007320:	601a      	str	r2, [r3, #0]
}
 8007322:	bf00      	nop
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr
 800732c:	20000da0 	.word	0x20000da0

08007330 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007338:	f000 f852 	bl	80073e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800733c:	4b06      	ldr	r3, [pc, #24]	@ (8007358 <prvIdleTask+0x28>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2b01      	cmp	r3, #1
 8007342:	d9f9      	bls.n	8007338 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007344:	4b05      	ldr	r3, [pc, #20]	@ (800735c <prvIdleTask+0x2c>)
 8007346:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800734a:	601a      	str	r2, [r3, #0]
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007354:	e7f0      	b.n	8007338 <prvIdleTask+0x8>
 8007356:	bf00      	nop
 8007358:	20000c90 	.word	0x20000c90
 800735c:	e000ed04 	.word	0xe000ed04

08007360 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b082      	sub	sp, #8
 8007364:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007366:	2300      	movs	r3, #0
 8007368:	607b      	str	r3, [r7, #4]
 800736a:	e00c      	b.n	8007386 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	4613      	mov	r3, r2
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	4413      	add	r3, r2
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	4a12      	ldr	r2, [pc, #72]	@ (80073c0 <prvInitialiseTaskLists+0x60>)
 8007378:	4413      	add	r3, r2
 800737a:	4618      	mov	r0, r3
 800737c:	f7fe fadd 	bl	800593a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	3301      	adds	r3, #1
 8007384:	607b      	str	r3, [r7, #4]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2b06      	cmp	r3, #6
 800738a:	d9ef      	bls.n	800736c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800738c:	480d      	ldr	r0, [pc, #52]	@ (80073c4 <prvInitialiseTaskLists+0x64>)
 800738e:	f7fe fad4 	bl	800593a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007392:	480d      	ldr	r0, [pc, #52]	@ (80073c8 <prvInitialiseTaskLists+0x68>)
 8007394:	f7fe fad1 	bl	800593a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007398:	480c      	ldr	r0, [pc, #48]	@ (80073cc <prvInitialiseTaskLists+0x6c>)
 800739a:	f7fe face 	bl	800593a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800739e:	480c      	ldr	r0, [pc, #48]	@ (80073d0 <prvInitialiseTaskLists+0x70>)
 80073a0:	f7fe facb 	bl	800593a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80073a4:	480b      	ldr	r0, [pc, #44]	@ (80073d4 <prvInitialiseTaskLists+0x74>)
 80073a6:	f7fe fac8 	bl	800593a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80073aa:	4b0b      	ldr	r3, [pc, #44]	@ (80073d8 <prvInitialiseTaskLists+0x78>)
 80073ac:	4a05      	ldr	r2, [pc, #20]	@ (80073c4 <prvInitialiseTaskLists+0x64>)
 80073ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80073b0:	4b0a      	ldr	r3, [pc, #40]	@ (80073dc <prvInitialiseTaskLists+0x7c>)
 80073b2:	4a05      	ldr	r2, [pc, #20]	@ (80073c8 <prvInitialiseTaskLists+0x68>)
 80073b4:	601a      	str	r2, [r3, #0]
}
 80073b6:	bf00      	nop
 80073b8:	3708      	adds	r7, #8
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	20000c90 	.word	0x20000c90
 80073c4:	20000d1c 	.word	0x20000d1c
 80073c8:	20000d30 	.word	0x20000d30
 80073cc:	20000d4c 	.word	0x20000d4c
 80073d0:	20000d60 	.word	0x20000d60
 80073d4:	20000d78 	.word	0x20000d78
 80073d8:	20000d44 	.word	0x20000d44
 80073dc:	20000d48 	.word	0x20000d48

080073e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073e6:	e019      	b.n	800741c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80073e8:	f000 ff16 	bl	8008218 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073ec:	4b10      	ldr	r3, [pc, #64]	@ (8007430 <prvCheckTasksWaitingTermination+0x50>)
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	3304      	adds	r3, #4
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7fe fb28 	bl	8005a4e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80073fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007434 <prvCheckTasksWaitingTermination+0x54>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3b01      	subs	r3, #1
 8007404:	4a0b      	ldr	r2, [pc, #44]	@ (8007434 <prvCheckTasksWaitingTermination+0x54>)
 8007406:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007408:	4b0b      	ldr	r3, [pc, #44]	@ (8007438 <prvCheckTasksWaitingTermination+0x58>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	3b01      	subs	r3, #1
 800740e:	4a0a      	ldr	r2, [pc, #40]	@ (8007438 <prvCheckTasksWaitingTermination+0x58>)
 8007410:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007412:	f000 ff33 	bl	800827c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f810 	bl	800743c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800741c:	4b06      	ldr	r3, [pc, #24]	@ (8007438 <prvCheckTasksWaitingTermination+0x58>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d1e1      	bne.n	80073e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007424:	bf00      	nop
 8007426:	bf00      	nop
 8007428:	3708      	adds	r7, #8
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	20000d60 	.word	0x20000d60
 8007434:	20000d8c 	.word	0x20000d8c
 8007438:	20000d74 	.word	0x20000d74

0800743c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	334c      	adds	r3, #76	@ 0x4c
 8007448:	4618      	mov	r0, r3
 800744a:	f002 f935 	bl	80096b8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007454:	2b00      	cmp	r3, #0
 8007456:	d108      	bne.n	800746a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800745c:	4618      	mov	r0, r3
 800745e:	f001 f8cb 	bl	80085f8 <vPortFree>
				vPortFree( pxTCB );
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f001 f8c8 	bl	80085f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007468:	e019      	b.n	800749e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007470:	2b01      	cmp	r3, #1
 8007472:	d103      	bne.n	800747c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f001 f8bf 	bl	80085f8 <vPortFree>
	}
 800747a:	e010      	b.n	800749e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007482:	2b02      	cmp	r3, #2
 8007484:	d00b      	beq.n	800749e <prvDeleteTCB+0x62>
	__asm volatile
 8007486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800748a:	f383 8811 	msr	BASEPRI, r3
 800748e:	f3bf 8f6f 	isb	sy
 8007492:	f3bf 8f4f 	dsb	sy
 8007496:	60fb      	str	r3, [r7, #12]
}
 8007498:	bf00      	nop
 800749a:	bf00      	nop
 800749c:	e7fd      	b.n	800749a <prvDeleteTCB+0x5e>
	}
 800749e:	bf00      	nop
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
	...

080074a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074ae:	4b0c      	ldr	r3, [pc, #48]	@ (80074e0 <prvResetNextTaskUnblockTime+0x38>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d104      	bne.n	80074c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80074b8:	4b0a      	ldr	r3, [pc, #40]	@ (80074e4 <prvResetNextTaskUnblockTime+0x3c>)
 80074ba:	f04f 32ff 	mov.w	r2, #4294967295
 80074be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80074c0:	e008      	b.n	80074d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074c2:	4b07      	ldr	r3, [pc, #28]	@ (80074e0 <prvResetNextTaskUnblockTime+0x38>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	4a04      	ldr	r2, [pc, #16]	@ (80074e4 <prvResetNextTaskUnblockTime+0x3c>)
 80074d2:	6013      	str	r3, [r2, #0]
}
 80074d4:	bf00      	nop
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	20000d44 	.word	0x20000d44
 80074e4:	20000dac 	.word	0x20000dac

080074e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80074ee:	4b0b      	ldr	r3, [pc, #44]	@ (800751c <xTaskGetSchedulerState+0x34>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d102      	bne.n	80074fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80074f6:	2301      	movs	r3, #1
 80074f8:	607b      	str	r3, [r7, #4]
 80074fa:	e008      	b.n	800750e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074fc:	4b08      	ldr	r3, [pc, #32]	@ (8007520 <xTaskGetSchedulerState+0x38>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d102      	bne.n	800750a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007504:	2302      	movs	r3, #2
 8007506:	607b      	str	r3, [r7, #4]
 8007508:	e001      	b.n	800750e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800750a:	2300      	movs	r3, #0
 800750c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800750e:	687b      	ldr	r3, [r7, #4]
	}
 8007510:	4618      	mov	r0, r3
 8007512:	370c      	adds	r7, #12
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr
 800751c:	20000d98 	.word	0x20000d98
 8007520:	20000db4 	.word	0x20000db4

08007524 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007524:	b580      	push	{r7, lr}
 8007526:	b084      	sub	sp, #16
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007530:	2300      	movs	r3, #0
 8007532:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d05e      	beq.n	80075f8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800753e:	4b31      	ldr	r3, [pc, #196]	@ (8007604 <xTaskPriorityInherit+0xe0>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007544:	429a      	cmp	r2, r3
 8007546:	d24e      	bcs.n	80075e6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	2b00      	cmp	r3, #0
 800754e:	db06      	blt.n	800755e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007550:	4b2c      	ldr	r3, [pc, #176]	@ (8007604 <xTaskPriorityInherit+0xe0>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007556:	f1c3 0207 	rsb	r2, r3, #7
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	6959      	ldr	r1, [r3, #20]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007566:	4613      	mov	r3, r2
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	4413      	add	r3, r2
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	4a26      	ldr	r2, [pc, #152]	@ (8007608 <xTaskPriorityInherit+0xe4>)
 8007570:	4413      	add	r3, r2
 8007572:	4299      	cmp	r1, r3
 8007574:	d12f      	bne.n	80075d6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	3304      	adds	r3, #4
 800757a:	4618      	mov	r0, r3
 800757c:	f7fe fa67 	bl	8005a4e <uxListRemove>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d10a      	bne.n	800759c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758a:	2201      	movs	r2, #1
 800758c:	fa02 f303 	lsl.w	r3, r2, r3
 8007590:	43da      	mvns	r2, r3
 8007592:	4b1e      	ldr	r3, [pc, #120]	@ (800760c <xTaskPriorityInherit+0xe8>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4013      	ands	r3, r2
 8007598:	4a1c      	ldr	r2, [pc, #112]	@ (800760c <xTaskPriorityInherit+0xe8>)
 800759a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800759c:	4b19      	ldr	r3, [pc, #100]	@ (8007604 <xTaskPriorityInherit+0xe0>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075aa:	2201      	movs	r2, #1
 80075ac:	409a      	lsls	r2, r3
 80075ae:	4b17      	ldr	r3, [pc, #92]	@ (800760c <xTaskPriorityInherit+0xe8>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	4a15      	ldr	r2, [pc, #84]	@ (800760c <xTaskPriorityInherit+0xe8>)
 80075b6:	6013      	str	r3, [r2, #0]
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075bc:	4613      	mov	r3, r2
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	4a10      	ldr	r2, [pc, #64]	@ (8007608 <xTaskPriorityInherit+0xe4>)
 80075c6:	441a      	add	r2, r3
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	3304      	adds	r3, #4
 80075cc:	4619      	mov	r1, r3
 80075ce:	4610      	mov	r0, r2
 80075d0:	f7fe f9e0 	bl	8005994 <vListInsertEnd>
 80075d4:	e004      	b.n	80075e0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80075d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007604 <xTaskPriorityInherit+0xe0>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80075e0:	2301      	movs	r3, #1
 80075e2:	60fb      	str	r3, [r7, #12]
 80075e4:	e008      	b.n	80075f8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075ea:	4b06      	ldr	r3, [pc, #24]	@ (8007604 <xTaskPriorityInherit+0xe0>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d201      	bcs.n	80075f8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80075f4:	2301      	movs	r3, #1
 80075f6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80075f8:	68fb      	ldr	r3, [r7, #12]
	}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	20000c8c 	.word	0x20000c8c
 8007608:	20000c90 	.word	0x20000c90
 800760c:	20000d94 	.word	0x20000d94

08007610 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800761c:	2300      	movs	r3, #0
 800761e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d070      	beq.n	8007708 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007626:	4b3b      	ldr	r3, [pc, #236]	@ (8007714 <xTaskPriorityDisinherit+0x104>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	693a      	ldr	r2, [r7, #16]
 800762c:	429a      	cmp	r2, r3
 800762e:	d00b      	beq.n	8007648 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	60fb      	str	r3, [r7, #12]
}
 8007642:	bf00      	nop
 8007644:	bf00      	nop
 8007646:	e7fd      	b.n	8007644 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800764c:	2b00      	cmp	r3, #0
 800764e:	d10b      	bne.n	8007668 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007654:	f383 8811 	msr	BASEPRI, r3
 8007658:	f3bf 8f6f 	isb	sy
 800765c:	f3bf 8f4f 	dsb	sy
 8007660:	60bb      	str	r3, [r7, #8]
}
 8007662:	bf00      	nop
 8007664:	bf00      	nop
 8007666:	e7fd      	b.n	8007664 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800766c:	1e5a      	subs	r2, r3, #1
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800767a:	429a      	cmp	r2, r3
 800767c:	d044      	beq.n	8007708 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007682:	2b00      	cmp	r3, #0
 8007684:	d140      	bne.n	8007708 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	3304      	adds	r3, #4
 800768a:	4618      	mov	r0, r3
 800768c:	f7fe f9df 	bl	8005a4e <uxListRemove>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d115      	bne.n	80076c2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800769a:	491f      	ldr	r1, [pc, #124]	@ (8007718 <xTaskPriorityDisinherit+0x108>)
 800769c:	4613      	mov	r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	4413      	add	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	440b      	add	r3, r1
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10a      	bne.n	80076c2 <xTaskPriorityDisinherit+0xb2>
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b0:	2201      	movs	r2, #1
 80076b2:	fa02 f303 	lsl.w	r3, r2, r3
 80076b6:	43da      	mvns	r2, r3
 80076b8:	4b18      	ldr	r3, [pc, #96]	@ (800771c <xTaskPriorityDisinherit+0x10c>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4013      	ands	r3, r2
 80076be:	4a17      	ldr	r2, [pc, #92]	@ (800771c <xTaskPriorityDisinherit+0x10c>)
 80076c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ce:	f1c3 0207 	rsb	r2, r3, #7
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076da:	2201      	movs	r2, #1
 80076dc:	409a      	lsls	r2, r3
 80076de:	4b0f      	ldr	r3, [pc, #60]	@ (800771c <xTaskPriorityDisinherit+0x10c>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	4a0d      	ldr	r2, [pc, #52]	@ (800771c <xTaskPriorityDisinherit+0x10c>)
 80076e6:	6013      	str	r3, [r2, #0]
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ec:	4613      	mov	r3, r2
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	4413      	add	r3, r2
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	4a08      	ldr	r2, [pc, #32]	@ (8007718 <xTaskPriorityDisinherit+0x108>)
 80076f6:	441a      	add	r2, r3
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	3304      	adds	r3, #4
 80076fc:	4619      	mov	r1, r3
 80076fe:	4610      	mov	r0, r2
 8007700:	f7fe f948 	bl	8005994 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007704:	2301      	movs	r3, #1
 8007706:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007708:	697b      	ldr	r3, [r7, #20]
	}
 800770a:	4618      	mov	r0, r3
 800770c:	3718      	adds	r7, #24
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	20000c8c 	.word	0x20000c8c
 8007718:	20000c90 	.word	0x20000c90
 800771c:	20000d94 	.word	0x20000d94

08007720 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007720:	b580      	push	{r7, lr}
 8007722:	b088      	sub	sp, #32
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800772e:	2301      	movs	r3, #1
 8007730:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d079      	beq.n	800782c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10b      	bne.n	8007758 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007744:	f383 8811 	msr	BASEPRI, r3
 8007748:	f3bf 8f6f 	isb	sy
 800774c:	f3bf 8f4f 	dsb	sy
 8007750:	60fb      	str	r3, [r7, #12]
}
 8007752:	bf00      	nop
 8007754:	bf00      	nop
 8007756:	e7fd      	b.n	8007754 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007758:	69bb      	ldr	r3, [r7, #24]
 800775a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800775c:	683a      	ldr	r2, [r7, #0]
 800775e:	429a      	cmp	r2, r3
 8007760:	d902      	bls.n	8007768 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	61fb      	str	r3, [r7, #28]
 8007766:	e002      	b.n	800776e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007768:	69bb      	ldr	r3, [r7, #24]
 800776a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800776c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007772:	69fa      	ldr	r2, [r7, #28]
 8007774:	429a      	cmp	r2, r3
 8007776:	d059      	beq.n	800782c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800777c:	697a      	ldr	r2, [r7, #20]
 800777e:	429a      	cmp	r2, r3
 8007780:	d154      	bne.n	800782c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007782:	4b2c      	ldr	r3, [pc, #176]	@ (8007834 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	69ba      	ldr	r2, [r7, #24]
 8007788:	429a      	cmp	r2, r3
 800778a:	d10b      	bne.n	80077a4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800778c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007790:	f383 8811 	msr	BASEPRI, r3
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	f3bf 8f4f 	dsb	sy
 800779c:	60bb      	str	r3, [r7, #8]
}
 800779e:	bf00      	nop
 80077a0:	bf00      	nop
 80077a2:	e7fd      	b.n	80077a0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	69fa      	ldr	r2, [r7, #28]
 80077ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	699b      	ldr	r3, [r3, #24]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	db04      	blt.n	80077c2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	f1c3 0207 	rsb	r2, r3, #7
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80077c2:	69bb      	ldr	r3, [r7, #24]
 80077c4:	6959      	ldr	r1, [r3, #20]
 80077c6:	693a      	ldr	r2, [r7, #16]
 80077c8:	4613      	mov	r3, r2
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	4413      	add	r3, r2
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	4a19      	ldr	r2, [pc, #100]	@ (8007838 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80077d2:	4413      	add	r3, r2
 80077d4:	4299      	cmp	r1, r3
 80077d6:	d129      	bne.n	800782c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	3304      	adds	r3, #4
 80077dc:	4618      	mov	r0, r3
 80077de:	f7fe f936 	bl	8005a4e <uxListRemove>
 80077e2:	4603      	mov	r3, r0
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10a      	bne.n	80077fe <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ec:	2201      	movs	r2, #1
 80077ee:	fa02 f303 	lsl.w	r3, r2, r3
 80077f2:	43da      	mvns	r2, r3
 80077f4:	4b11      	ldr	r3, [pc, #68]	@ (800783c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4013      	ands	r3, r2
 80077fa:	4a10      	ldr	r2, [pc, #64]	@ (800783c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80077fc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007802:	2201      	movs	r2, #1
 8007804:	409a      	lsls	r2, r3
 8007806:	4b0d      	ldr	r3, [pc, #52]	@ (800783c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4313      	orrs	r3, r2
 800780c:	4a0b      	ldr	r2, [pc, #44]	@ (800783c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800780e:	6013      	str	r3, [r2, #0]
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007814:	4613      	mov	r3, r2
 8007816:	009b      	lsls	r3, r3, #2
 8007818:	4413      	add	r3, r2
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	4a06      	ldr	r2, [pc, #24]	@ (8007838 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800781e:	441a      	add	r2, r3
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	3304      	adds	r3, #4
 8007824:	4619      	mov	r1, r3
 8007826:	4610      	mov	r0, r2
 8007828:	f7fe f8b4 	bl	8005994 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800782c:	bf00      	nop
 800782e:	3720      	adds	r7, #32
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}
 8007834:	20000c8c 	.word	0x20000c8c
 8007838:	20000c90 	.word	0x20000c90
 800783c:	20000d94 	.word	0x20000d94

08007840 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007840:	b480      	push	{r7}
 8007842:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007844:	4b07      	ldr	r3, [pc, #28]	@ (8007864 <pvTaskIncrementMutexHeldCount+0x24>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d004      	beq.n	8007856 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800784c:	4b05      	ldr	r3, [pc, #20]	@ (8007864 <pvTaskIncrementMutexHeldCount+0x24>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007852:	3201      	adds	r2, #1
 8007854:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8007856:	4b03      	ldr	r3, [pc, #12]	@ (8007864 <pvTaskIncrementMutexHeldCount+0x24>)
 8007858:	681b      	ldr	r3, [r3, #0]
	}
 800785a:	4618      	mov	r0, r3
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr
 8007864:	20000c8c 	.word	0x20000c8c

08007868 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007872:	4b29      	ldr	r3, [pc, #164]	@ (8007918 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007878:	4b28      	ldr	r3, [pc, #160]	@ (800791c <prvAddCurrentTaskToDelayedList+0xb4>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3304      	adds	r3, #4
 800787e:	4618      	mov	r0, r3
 8007880:	f7fe f8e5 	bl	8005a4e <uxListRemove>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d10b      	bne.n	80078a2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800788a:	4b24      	ldr	r3, [pc, #144]	@ (800791c <prvAddCurrentTaskToDelayedList+0xb4>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007890:	2201      	movs	r2, #1
 8007892:	fa02 f303 	lsl.w	r3, r2, r3
 8007896:	43da      	mvns	r2, r3
 8007898:	4b21      	ldr	r3, [pc, #132]	@ (8007920 <prvAddCurrentTaskToDelayedList+0xb8>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4013      	ands	r3, r2
 800789e:	4a20      	ldr	r2, [pc, #128]	@ (8007920 <prvAddCurrentTaskToDelayedList+0xb8>)
 80078a0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a8:	d10a      	bne.n	80078c0 <prvAddCurrentTaskToDelayedList+0x58>
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d007      	beq.n	80078c0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078b0:	4b1a      	ldr	r3, [pc, #104]	@ (800791c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	3304      	adds	r3, #4
 80078b6:	4619      	mov	r1, r3
 80078b8:	481a      	ldr	r0, [pc, #104]	@ (8007924 <prvAddCurrentTaskToDelayedList+0xbc>)
 80078ba:	f7fe f86b 	bl	8005994 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80078be:	e026      	b.n	800790e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4413      	add	r3, r2
 80078c6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80078c8:	4b14      	ldr	r3, [pc, #80]	@ (800791c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	68ba      	ldr	r2, [r7, #8]
 80078ce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80078d0:	68ba      	ldr	r2, [r7, #8]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d209      	bcs.n	80078ec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078d8:	4b13      	ldr	r3, [pc, #76]	@ (8007928 <prvAddCurrentTaskToDelayedList+0xc0>)
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	4b0f      	ldr	r3, [pc, #60]	@ (800791c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	3304      	adds	r3, #4
 80078e2:	4619      	mov	r1, r3
 80078e4:	4610      	mov	r0, r2
 80078e6:	f7fe f879 	bl	80059dc <vListInsert>
}
 80078ea:	e010      	b.n	800790e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078ec:	4b0f      	ldr	r3, [pc, #60]	@ (800792c <prvAddCurrentTaskToDelayedList+0xc4>)
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	4b0a      	ldr	r3, [pc, #40]	@ (800791c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	3304      	adds	r3, #4
 80078f6:	4619      	mov	r1, r3
 80078f8:	4610      	mov	r0, r2
 80078fa:	f7fe f86f 	bl	80059dc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80078fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007930 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68ba      	ldr	r2, [r7, #8]
 8007904:	429a      	cmp	r2, r3
 8007906:	d202      	bcs.n	800790e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007908:	4a09      	ldr	r2, [pc, #36]	@ (8007930 <prvAddCurrentTaskToDelayedList+0xc8>)
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	6013      	str	r3, [r2, #0]
}
 800790e:	bf00      	nop
 8007910:	3710      	adds	r7, #16
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	20000d90 	.word	0x20000d90
 800791c:	20000c8c 	.word	0x20000c8c
 8007920:	20000d94 	.word	0x20000d94
 8007924:	20000d78 	.word	0x20000d78
 8007928:	20000d48 	.word	0x20000d48
 800792c:	20000d44 	.word	0x20000d44
 8007930:	20000dac 	.word	0x20000dac

08007934 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b08a      	sub	sp, #40	@ 0x28
 8007938:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800793a:	2300      	movs	r3, #0
 800793c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800793e:	f000 faf7 	bl	8007f30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007942:	4b1d      	ldr	r3, [pc, #116]	@ (80079b8 <xTimerCreateTimerTask+0x84>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d021      	beq.n	800798e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800794a:	2300      	movs	r3, #0
 800794c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800794e:	2300      	movs	r3, #0
 8007950:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007952:	1d3a      	adds	r2, r7, #4
 8007954:	f107 0108 	add.w	r1, r7, #8
 8007958:	f107 030c 	add.w	r3, r7, #12
 800795c:	4618      	mov	r0, r3
 800795e:	f7f9 fb4b 	bl	8000ff8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007962:	6879      	ldr	r1, [r7, #4]
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	9202      	str	r2, [sp, #8]
 800796a:	9301      	str	r3, [sp, #4]
 800796c:	2302      	movs	r3, #2
 800796e:	9300      	str	r3, [sp, #0]
 8007970:	2300      	movs	r3, #0
 8007972:	460a      	mov	r2, r1
 8007974:	4911      	ldr	r1, [pc, #68]	@ (80079bc <xTimerCreateTimerTask+0x88>)
 8007976:	4812      	ldr	r0, [pc, #72]	@ (80079c0 <xTimerCreateTimerTask+0x8c>)
 8007978:	f7fe ff6e 	bl	8006858 <xTaskCreateStatic>
 800797c:	4603      	mov	r3, r0
 800797e:	4a11      	ldr	r2, [pc, #68]	@ (80079c4 <xTimerCreateTimerTask+0x90>)
 8007980:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007982:	4b10      	ldr	r3, [pc, #64]	@ (80079c4 <xTimerCreateTimerTask+0x90>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d001      	beq.n	800798e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800798a:	2301      	movs	r3, #1
 800798c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d10b      	bne.n	80079ac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007998:	f383 8811 	msr	BASEPRI, r3
 800799c:	f3bf 8f6f 	isb	sy
 80079a0:	f3bf 8f4f 	dsb	sy
 80079a4:	613b      	str	r3, [r7, #16]
}
 80079a6:	bf00      	nop
 80079a8:	bf00      	nop
 80079aa:	e7fd      	b.n	80079a8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80079ac:	697b      	ldr	r3, [r7, #20]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3718      	adds	r7, #24
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop
 80079b8:	20000de8 	.word	0x20000de8
 80079bc:	0800a444 	.word	0x0800a444
 80079c0:	08007b01 	.word	0x08007b01
 80079c4:	20000dec 	.word	0x20000dec

080079c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b08a      	sub	sp, #40	@ 0x28
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	607a      	str	r2, [r7, #4]
 80079d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80079d6:	2300      	movs	r3, #0
 80079d8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d10b      	bne.n	80079f8 <xTimerGenericCommand+0x30>
	__asm volatile
 80079e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e4:	f383 8811 	msr	BASEPRI, r3
 80079e8:	f3bf 8f6f 	isb	sy
 80079ec:	f3bf 8f4f 	dsb	sy
 80079f0:	623b      	str	r3, [r7, #32]
}
 80079f2:	bf00      	nop
 80079f4:	bf00      	nop
 80079f6:	e7fd      	b.n	80079f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80079f8:	4b19      	ldr	r3, [pc, #100]	@ (8007a60 <xTimerGenericCommand+0x98>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d02a      	beq.n	8007a56 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	2b05      	cmp	r3, #5
 8007a10:	dc18      	bgt.n	8007a44 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007a12:	f7ff fd69 	bl	80074e8 <xTaskGetSchedulerState>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d109      	bne.n	8007a30 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007a1c:	4b10      	ldr	r3, [pc, #64]	@ (8007a60 <xTimerGenericCommand+0x98>)
 8007a1e:	6818      	ldr	r0, [r3, #0]
 8007a20:	f107 0114 	add.w	r1, r7, #20
 8007a24:	2300      	movs	r3, #0
 8007a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a28:	f7fe f9b0 	bl	8005d8c <xQueueGenericSend>
 8007a2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8007a2e:	e012      	b.n	8007a56 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007a30:	4b0b      	ldr	r3, [pc, #44]	@ (8007a60 <xTimerGenericCommand+0x98>)
 8007a32:	6818      	ldr	r0, [r3, #0]
 8007a34:	f107 0114 	add.w	r1, r7, #20
 8007a38:	2300      	movs	r3, #0
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f7fe f9a6 	bl	8005d8c <xQueueGenericSend>
 8007a40:	6278      	str	r0, [r7, #36]	@ 0x24
 8007a42:	e008      	b.n	8007a56 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007a44:	4b06      	ldr	r3, [pc, #24]	@ (8007a60 <xTimerGenericCommand+0x98>)
 8007a46:	6818      	ldr	r0, [r3, #0]
 8007a48:	f107 0114 	add.w	r1, r7, #20
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	683a      	ldr	r2, [r7, #0]
 8007a50:	f7fe fa9e 	bl	8005f90 <xQueueGenericSendFromISR>
 8007a54:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3728      	adds	r7, #40	@ 0x28
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	20000de8 	.word	0x20000de8

08007a64 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b088      	sub	sp, #32
 8007a68:	af02      	add	r7, sp, #8
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a6e:	4b23      	ldr	r3, [pc, #140]	@ (8007afc <prvProcessExpiredTimer+0x98>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	3304      	adds	r3, #4
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f7fd ffe6 	bl	8005a4e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007a88:	f003 0304 	and.w	r3, r3, #4
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d023      	beq.n	8007ad8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	699a      	ldr	r2, [r3, #24]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	18d1      	adds	r1, r2, r3
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	6978      	ldr	r0, [r7, #20]
 8007a9e:	f000 f8d5 	bl	8007c4c <prvInsertTimerInActiveList>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d020      	beq.n	8007aea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	9300      	str	r3, [sp, #0]
 8007aac:	2300      	movs	r3, #0
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	2100      	movs	r1, #0
 8007ab2:	6978      	ldr	r0, [r7, #20]
 8007ab4:	f7ff ff88 	bl	80079c8 <xTimerGenericCommand>
 8007ab8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d114      	bne.n	8007aea <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac4:	f383 8811 	msr	BASEPRI, r3
 8007ac8:	f3bf 8f6f 	isb	sy
 8007acc:	f3bf 8f4f 	dsb	sy
 8007ad0:	60fb      	str	r3, [r7, #12]
}
 8007ad2:	bf00      	nop
 8007ad4:	bf00      	nop
 8007ad6:	e7fd      	b.n	8007ad4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007ade:	f023 0301 	bic.w	r3, r3, #1
 8007ae2:	b2da      	uxtb	r2, r3
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	6a1b      	ldr	r3, [r3, #32]
 8007aee:	6978      	ldr	r0, [r7, #20]
 8007af0:	4798      	blx	r3
}
 8007af2:	bf00      	nop
 8007af4:	3718      	adds	r7, #24
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	20000de0 	.word	0x20000de0

08007b00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b08:	f107 0308 	add.w	r3, r7, #8
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f000 f859 	bl	8007bc4 <prvGetNextExpireTime>
 8007b12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	4619      	mov	r1, r3
 8007b18:	68f8      	ldr	r0, [r7, #12]
 8007b1a:	f000 f805 	bl	8007b28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007b1e:	f000 f8d7 	bl	8007cd0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b22:	bf00      	nop
 8007b24:	e7f0      	b.n	8007b08 <prvTimerTask+0x8>
	...

08007b28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007b32:	f7ff f8e7 	bl	8006d04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b36:	f107 0308 	add.w	r3, r7, #8
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f000 f866 	bl	8007c0c <prvSampleTimeNow>
 8007b40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d130      	bne.n	8007baa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10a      	bne.n	8007b64 <prvProcessTimerOrBlockTask+0x3c>
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d806      	bhi.n	8007b64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007b56:	f7ff f8e3 	bl	8006d20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007b5a:	68f9      	ldr	r1, [r7, #12]
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f7ff ff81 	bl	8007a64 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007b62:	e024      	b.n	8007bae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d008      	beq.n	8007b7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b6a:	4b13      	ldr	r3, [pc, #76]	@ (8007bb8 <prvProcessTimerOrBlockTask+0x90>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d101      	bne.n	8007b78 <prvProcessTimerOrBlockTask+0x50>
 8007b74:	2301      	movs	r3, #1
 8007b76:	e000      	b.n	8007b7a <prvProcessTimerOrBlockTask+0x52>
 8007b78:	2300      	movs	r3, #0
 8007b7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8007bbc <prvProcessTimerOrBlockTask+0x94>)
 8007b7e:	6818      	ldr	r0, [r3, #0]
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	1ad3      	subs	r3, r2, r3
 8007b86:	683a      	ldr	r2, [r7, #0]
 8007b88:	4619      	mov	r1, r3
 8007b8a:	f7fe fe31 	bl	80067f0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007b8e:	f7ff f8c7 	bl	8006d20 <xTaskResumeAll>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d10a      	bne.n	8007bae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007b98:	4b09      	ldr	r3, [pc, #36]	@ (8007bc0 <prvProcessTimerOrBlockTask+0x98>)
 8007b9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b9e:	601a      	str	r2, [r3, #0]
 8007ba0:	f3bf 8f4f 	dsb	sy
 8007ba4:	f3bf 8f6f 	isb	sy
}
 8007ba8:	e001      	b.n	8007bae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007baa:	f7ff f8b9 	bl	8006d20 <xTaskResumeAll>
}
 8007bae:	bf00      	nop
 8007bb0:	3710      	adds	r7, #16
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	20000de4 	.word	0x20000de4
 8007bbc:	20000de8 	.word	0x20000de8
 8007bc0:	e000ed04 	.word	0xe000ed04

08007bc4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8007c08 <prvGetNextExpireTime+0x44>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d101      	bne.n	8007bda <prvGetNextExpireTime+0x16>
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	e000      	b.n	8007bdc <prvGetNextExpireTime+0x18>
 8007bda:	2200      	movs	r2, #0
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d105      	bne.n	8007bf4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007be8:	4b07      	ldr	r3, [pc, #28]	@ (8007c08 <prvGetNextExpireTime+0x44>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	60fb      	str	r3, [r7, #12]
 8007bf2:	e001      	b.n	8007bf8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3714      	adds	r7, #20
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr
 8007c06:	bf00      	nop
 8007c08:	20000de0 	.word	0x20000de0

08007c0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007c14:	f7ff f922 	bl	8006e5c <xTaskGetTickCount>
 8007c18:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c48 <prvSampleTimeNow+0x3c>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d205      	bcs.n	8007c30 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007c24:	f000 f91e 	bl	8007e64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	601a      	str	r2, [r3, #0]
 8007c2e:	e002      	b.n	8007c36 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007c36:	4a04      	ldr	r2, [pc, #16]	@ (8007c48 <prvSampleTimeNow+0x3c>)
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	20000df0 	.word	0x20000df0

08007c4c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	607a      	str	r2, [r7, #4]
 8007c58:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	68ba      	ldr	r2, [r7, #8]
 8007c62:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007c6a:	68ba      	ldr	r2, [r7, #8]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d812      	bhi.n	8007c98 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	1ad2      	subs	r2, r2, r3
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d302      	bcc.n	8007c86 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007c80:	2301      	movs	r3, #1
 8007c82:	617b      	str	r3, [r7, #20]
 8007c84:	e01b      	b.n	8007cbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007c86:	4b10      	ldr	r3, [pc, #64]	@ (8007cc8 <prvInsertTimerInActiveList+0x7c>)
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	3304      	adds	r3, #4
 8007c8e:	4619      	mov	r1, r3
 8007c90:	4610      	mov	r0, r2
 8007c92:	f7fd fea3 	bl	80059dc <vListInsert>
 8007c96:	e012      	b.n	8007cbe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d206      	bcs.n	8007cae <prvInsertTimerInActiveList+0x62>
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d302      	bcc.n	8007cae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	617b      	str	r3, [r7, #20]
 8007cac:	e007      	b.n	8007cbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cae:	4b07      	ldr	r3, [pc, #28]	@ (8007ccc <prvInsertTimerInActiveList+0x80>)
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	3304      	adds	r3, #4
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	4610      	mov	r0, r2
 8007cba:	f7fd fe8f 	bl	80059dc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007cbe:	697b      	ldr	r3, [r7, #20]
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3718      	adds	r7, #24
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	20000de4 	.word	0x20000de4
 8007ccc:	20000de0 	.word	0x20000de0

08007cd0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b08c      	sub	sp, #48	@ 0x30
 8007cd4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cd6:	e0b2      	b.n	8007e3e <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	f2c0 80af 	blt.w	8007e3e <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce6:	695b      	ldr	r3, [r3, #20]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d004      	beq.n	8007cf6 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cee:	3304      	adds	r3, #4
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f7fd feac 	bl	8005a4e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007cf6:	1d3b      	adds	r3, r7, #4
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f7ff ff87 	bl	8007c0c <prvSampleTimeNow>
 8007cfe:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	2b09      	cmp	r3, #9
 8007d04:	f200 8098 	bhi.w	8007e38 <prvProcessReceivedCommands+0x168>
 8007d08:	a201      	add	r2, pc, #4	@ (adr r2, 8007d10 <prvProcessReceivedCommands+0x40>)
 8007d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d0e:	bf00      	nop
 8007d10:	08007d39 	.word	0x08007d39
 8007d14:	08007d39 	.word	0x08007d39
 8007d18:	08007d39 	.word	0x08007d39
 8007d1c:	08007daf 	.word	0x08007daf
 8007d20:	08007dc3 	.word	0x08007dc3
 8007d24:	08007e0f 	.word	0x08007e0f
 8007d28:	08007d39 	.word	0x08007d39
 8007d2c:	08007d39 	.word	0x08007d39
 8007d30:	08007daf 	.word	0x08007daf
 8007d34:	08007dc3 	.word	0x08007dc3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007d3e:	f043 0301 	orr.w	r3, r3, #1
 8007d42:	b2da      	uxtb	r2, r3
 8007d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4e:	699b      	ldr	r3, [r3, #24]
 8007d50:	18d1      	adds	r1, r2, r3
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	6a3a      	ldr	r2, [r7, #32]
 8007d56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007d58:	f7ff ff78 	bl	8007c4c <prvInsertTimerInActiveList>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d06c      	beq.n	8007e3c <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007d68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007d70:	f003 0304 	and.w	r3, r3, #4
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d061      	beq.n	8007e3c <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d7c:	699b      	ldr	r3, [r3, #24]
 8007d7e:	441a      	add	r2, r3
 8007d80:	2300      	movs	r3, #0
 8007d82:	9300      	str	r3, [sp, #0]
 8007d84:	2300      	movs	r3, #0
 8007d86:	2100      	movs	r1, #0
 8007d88:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007d8a:	f7ff fe1d 	bl	80079c8 <xTimerGenericCommand>
 8007d8e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d152      	bne.n	8007e3c <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8007d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d9a:	f383 8811 	msr	BASEPRI, r3
 8007d9e:	f3bf 8f6f 	isb	sy
 8007da2:	f3bf 8f4f 	dsb	sy
 8007da6:	61bb      	str	r3, [r7, #24]
}
 8007da8:	bf00      	nop
 8007daa:	bf00      	nop
 8007dac:	e7fd      	b.n	8007daa <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007db4:	f023 0301 	bic.w	r3, r3, #1
 8007db8:	b2da      	uxtb	r2, r3
 8007dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8007dc0:	e03d      	b.n	8007e3e <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007dc8:	f043 0301 	orr.w	r3, r3, #1
 8007dcc:	b2da      	uxtb	r2, r3
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007dd4:	68fa      	ldr	r2, [r7, #12]
 8007dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ddc:	699b      	ldr	r3, [r3, #24]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10b      	bne.n	8007dfa <prvProcessReceivedCommands+0x12a>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	617b      	str	r3, [r7, #20]
}
 8007df4:	bf00      	nop
 8007df6:	bf00      	nop
 8007df8:	e7fd      	b.n	8007df6 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfc:	699a      	ldr	r2, [r3, #24]
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	18d1      	adds	r1, r2, r3
 8007e02:	6a3b      	ldr	r3, [r7, #32]
 8007e04:	6a3a      	ldr	r2, [r7, #32]
 8007e06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007e08:	f7ff ff20 	bl	8007c4c <prvInsertTimerInActiveList>
					break;
 8007e0c:	e017      	b.n	8007e3e <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007e14:	f003 0302 	and.w	r3, r3, #2
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d103      	bne.n	8007e24 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8007e1c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007e1e:	f000 fbeb 	bl	80085f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007e22:	e00c      	b.n	8007e3e <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007e2a:	f023 0301 	bic.w	r3, r3, #1
 8007e2e:	b2da      	uxtb	r2, r3
 8007e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8007e36:	e002      	b.n	8007e3e <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 8007e38:	bf00      	nop
 8007e3a:	e000      	b.n	8007e3e <prvProcessReceivedCommands+0x16e>
					break;
 8007e3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e3e:	4b08      	ldr	r3, [pc, #32]	@ (8007e60 <prvProcessReceivedCommands+0x190>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f107 0108 	add.w	r1, r7, #8
 8007e46:	2200      	movs	r2, #0
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f7fe f93f 	bl	80060cc <xQueueReceive>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f47f af41 	bne.w	8007cd8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007e56:	bf00      	nop
 8007e58:	bf00      	nop
 8007e5a:	3728      	adds	r7, #40	@ 0x28
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	20000de8 	.word	0x20000de8

08007e64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b088      	sub	sp, #32
 8007e68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007e6a:	e049      	b.n	8007f00 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e6c:	4b2e      	ldr	r3, [pc, #184]	@ (8007f28 <prvSwitchTimerLists+0xc4>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e76:	4b2c      	ldr	r3, [pc, #176]	@ (8007f28 <prvSwitchTimerLists+0xc4>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3304      	adds	r3, #4
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7fd fde2 	bl	8005a4e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	68f8      	ldr	r0, [r7, #12]
 8007e90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007e98:	f003 0304 	and.w	r3, r3, #4
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d02f      	beq.n	8007f00 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	699b      	ldr	r3, [r3, #24]
 8007ea4:	693a      	ldr	r2, [r7, #16]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007eaa:	68ba      	ldr	r2, [r7, #8]
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d90e      	bls.n	8007ed0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	68ba      	ldr	r2, [r7, #8]
 8007eb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	68fa      	ldr	r2, [r7, #12]
 8007ebc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8007f28 <prvSwitchTimerLists+0xc4>)
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3304      	adds	r3, #4
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	4610      	mov	r0, r2
 8007eca:	f7fd fd87 	bl	80059dc <vListInsert>
 8007ece:	e017      	b.n	8007f00 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	9300      	str	r3, [sp, #0]
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	2100      	movs	r1, #0
 8007eda:	68f8      	ldr	r0, [r7, #12]
 8007edc:	f7ff fd74 	bl	80079c8 <xTimerGenericCommand>
 8007ee0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d10b      	bne.n	8007f00 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eec:	f383 8811 	msr	BASEPRI, r3
 8007ef0:	f3bf 8f6f 	isb	sy
 8007ef4:	f3bf 8f4f 	dsb	sy
 8007ef8:	603b      	str	r3, [r7, #0]
}
 8007efa:	bf00      	nop
 8007efc:	bf00      	nop
 8007efe:	e7fd      	b.n	8007efc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007f00:	4b09      	ldr	r3, [pc, #36]	@ (8007f28 <prvSwitchTimerLists+0xc4>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1b0      	bne.n	8007e6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007f0a:	4b07      	ldr	r3, [pc, #28]	@ (8007f28 <prvSwitchTimerLists+0xc4>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007f10:	4b06      	ldr	r3, [pc, #24]	@ (8007f2c <prvSwitchTimerLists+0xc8>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a04      	ldr	r2, [pc, #16]	@ (8007f28 <prvSwitchTimerLists+0xc4>)
 8007f16:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007f18:	4a04      	ldr	r2, [pc, #16]	@ (8007f2c <prvSwitchTimerLists+0xc8>)
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	6013      	str	r3, [r2, #0]
}
 8007f1e:	bf00      	nop
 8007f20:	3718      	adds	r7, #24
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	20000de0 	.word	0x20000de0
 8007f2c:	20000de4 	.word	0x20000de4

08007f30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b082      	sub	sp, #8
 8007f34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007f36:	f000 f96f 	bl	8008218 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007f3a:	4b15      	ldr	r3, [pc, #84]	@ (8007f90 <prvCheckForValidListAndQueue+0x60>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d120      	bne.n	8007f84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007f42:	4814      	ldr	r0, [pc, #80]	@ (8007f94 <prvCheckForValidListAndQueue+0x64>)
 8007f44:	f7fd fcf9 	bl	800593a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007f48:	4813      	ldr	r0, [pc, #76]	@ (8007f98 <prvCheckForValidListAndQueue+0x68>)
 8007f4a:	f7fd fcf6 	bl	800593a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007f4e:	4b13      	ldr	r3, [pc, #76]	@ (8007f9c <prvCheckForValidListAndQueue+0x6c>)
 8007f50:	4a10      	ldr	r2, [pc, #64]	@ (8007f94 <prvCheckForValidListAndQueue+0x64>)
 8007f52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007f54:	4b12      	ldr	r3, [pc, #72]	@ (8007fa0 <prvCheckForValidListAndQueue+0x70>)
 8007f56:	4a10      	ldr	r2, [pc, #64]	@ (8007f98 <prvCheckForValidListAndQueue+0x68>)
 8007f58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	4b11      	ldr	r3, [pc, #68]	@ (8007fa4 <prvCheckForValidListAndQueue+0x74>)
 8007f60:	4a11      	ldr	r2, [pc, #68]	@ (8007fa8 <prvCheckForValidListAndQueue+0x78>)
 8007f62:	210c      	movs	r1, #12
 8007f64:	200a      	movs	r0, #10
 8007f66:	f7fd fe07 	bl	8005b78 <xQueueGenericCreateStatic>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	4a08      	ldr	r2, [pc, #32]	@ (8007f90 <prvCheckForValidListAndQueue+0x60>)
 8007f6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007f70:	4b07      	ldr	r3, [pc, #28]	@ (8007f90 <prvCheckForValidListAndQueue+0x60>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d005      	beq.n	8007f84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007f78:	4b05      	ldr	r3, [pc, #20]	@ (8007f90 <prvCheckForValidListAndQueue+0x60>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	490b      	ldr	r1, [pc, #44]	@ (8007fac <prvCheckForValidListAndQueue+0x7c>)
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7fe fbe2 	bl	8006748 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f84:	f000 f97a 	bl	800827c <vPortExitCritical>
}
 8007f88:	bf00      	nop
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	20000de8 	.word	0x20000de8
 8007f94:	20000db8 	.word	0x20000db8
 8007f98:	20000dcc 	.word	0x20000dcc
 8007f9c:	20000de0 	.word	0x20000de0
 8007fa0:	20000de4 	.word	0x20000de4
 8007fa4:	20000e6c 	.word	0x20000e6c
 8007fa8:	20000df4 	.word	0x20000df4
 8007fac:	0800a44c 	.word	0x0800a44c

08007fb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	3b04      	subs	r3, #4
 8007fc0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007fc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	3b04      	subs	r3, #4
 8007fce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	f023 0201 	bic.w	r2, r3, #1
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	3b04      	subs	r3, #4
 8007fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007fe0:	4a0c      	ldr	r2, [pc, #48]	@ (8008014 <pxPortInitialiseStack+0x64>)
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	3b14      	subs	r3, #20
 8007fea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	3b04      	subs	r3, #4
 8007ff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f06f 0202 	mvn.w	r2, #2
 8007ffe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	3b20      	subs	r3, #32
 8008004:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008006:	68fb      	ldr	r3, [r7, #12]
}
 8008008:	4618      	mov	r0, r3
 800800a:	3714      	adds	r7, #20
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr
 8008014:	08008019 	.word	0x08008019

08008018 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800801e:	2300      	movs	r3, #0
 8008020:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008022:	4b13      	ldr	r3, [pc, #76]	@ (8008070 <prvTaskExitError+0x58>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800802a:	d00b      	beq.n	8008044 <prvTaskExitError+0x2c>
	__asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	60fb      	str	r3, [r7, #12]
}
 800803e:	bf00      	nop
 8008040:	bf00      	nop
 8008042:	e7fd      	b.n	8008040 <prvTaskExitError+0x28>
	__asm volatile
 8008044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008048:	f383 8811 	msr	BASEPRI, r3
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	60bb      	str	r3, [r7, #8]
}
 8008056:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008058:	bf00      	nop
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d0fc      	beq.n	800805a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008060:	bf00      	nop
 8008062:	bf00      	nop
 8008064:	3714      	adds	r7, #20
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	2000002c 	.word	0x2000002c
	...

08008080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008080:	4b07      	ldr	r3, [pc, #28]	@ (80080a0 <pxCurrentTCBConst2>)
 8008082:	6819      	ldr	r1, [r3, #0]
 8008084:	6808      	ldr	r0, [r1, #0]
 8008086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800808a:	f380 8809 	msr	PSP, r0
 800808e:	f3bf 8f6f 	isb	sy
 8008092:	f04f 0000 	mov.w	r0, #0
 8008096:	f380 8811 	msr	BASEPRI, r0
 800809a:	4770      	bx	lr
 800809c:	f3af 8000 	nop.w

080080a0 <pxCurrentTCBConst2>:
 80080a0:	20000c8c 	.word	0x20000c8c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80080a4:	bf00      	nop
 80080a6:	bf00      	nop

080080a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80080a8:	4808      	ldr	r0, [pc, #32]	@ (80080cc <prvPortStartFirstTask+0x24>)
 80080aa:	6800      	ldr	r0, [r0, #0]
 80080ac:	6800      	ldr	r0, [r0, #0]
 80080ae:	f380 8808 	msr	MSP, r0
 80080b2:	f04f 0000 	mov.w	r0, #0
 80080b6:	f380 8814 	msr	CONTROL, r0
 80080ba:	b662      	cpsie	i
 80080bc:	b661      	cpsie	f
 80080be:	f3bf 8f4f 	dsb	sy
 80080c2:	f3bf 8f6f 	isb	sy
 80080c6:	df00      	svc	0
 80080c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80080ca:	bf00      	nop
 80080cc:	e000ed08 	.word	0xe000ed08

080080d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b086      	sub	sp, #24
 80080d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80080d6:	4b47      	ldr	r3, [pc, #284]	@ (80081f4 <xPortStartScheduler+0x124>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a47      	ldr	r2, [pc, #284]	@ (80081f8 <xPortStartScheduler+0x128>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d10b      	bne.n	80080f8 <xPortStartScheduler+0x28>
	__asm volatile
 80080e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080e4:	f383 8811 	msr	BASEPRI, r3
 80080e8:	f3bf 8f6f 	isb	sy
 80080ec:	f3bf 8f4f 	dsb	sy
 80080f0:	613b      	str	r3, [r7, #16]
}
 80080f2:	bf00      	nop
 80080f4:	bf00      	nop
 80080f6:	e7fd      	b.n	80080f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80080f8:	4b3e      	ldr	r3, [pc, #248]	@ (80081f4 <xPortStartScheduler+0x124>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a3f      	ldr	r2, [pc, #252]	@ (80081fc <xPortStartScheduler+0x12c>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d10b      	bne.n	800811a <xPortStartScheduler+0x4a>
	__asm volatile
 8008102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008106:	f383 8811 	msr	BASEPRI, r3
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	f3bf 8f4f 	dsb	sy
 8008112:	60fb      	str	r3, [r7, #12]
}
 8008114:	bf00      	nop
 8008116:	bf00      	nop
 8008118:	e7fd      	b.n	8008116 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800811a:	4b39      	ldr	r3, [pc, #228]	@ (8008200 <xPortStartScheduler+0x130>)
 800811c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	781b      	ldrb	r3, [r3, #0]
 8008122:	b2db      	uxtb	r3, r3
 8008124:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	22ff      	movs	r2, #255	@ 0xff
 800812a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	781b      	ldrb	r3, [r3, #0]
 8008130:	b2db      	uxtb	r3, r3
 8008132:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008134:	78fb      	ldrb	r3, [r7, #3]
 8008136:	b2db      	uxtb	r3, r3
 8008138:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800813c:	b2da      	uxtb	r2, r3
 800813e:	4b31      	ldr	r3, [pc, #196]	@ (8008204 <xPortStartScheduler+0x134>)
 8008140:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008142:	4b31      	ldr	r3, [pc, #196]	@ (8008208 <xPortStartScheduler+0x138>)
 8008144:	2207      	movs	r2, #7
 8008146:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008148:	e009      	b.n	800815e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800814a:	4b2f      	ldr	r3, [pc, #188]	@ (8008208 <xPortStartScheduler+0x138>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	3b01      	subs	r3, #1
 8008150:	4a2d      	ldr	r2, [pc, #180]	@ (8008208 <xPortStartScheduler+0x138>)
 8008152:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008154:	78fb      	ldrb	r3, [r7, #3]
 8008156:	b2db      	uxtb	r3, r3
 8008158:	005b      	lsls	r3, r3, #1
 800815a:	b2db      	uxtb	r3, r3
 800815c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800815e:	78fb      	ldrb	r3, [r7, #3]
 8008160:	b2db      	uxtb	r3, r3
 8008162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008166:	2b80      	cmp	r3, #128	@ 0x80
 8008168:	d0ef      	beq.n	800814a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800816a:	4b27      	ldr	r3, [pc, #156]	@ (8008208 <xPortStartScheduler+0x138>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f1c3 0307 	rsb	r3, r3, #7
 8008172:	2b04      	cmp	r3, #4
 8008174:	d00b      	beq.n	800818e <xPortStartScheduler+0xbe>
	__asm volatile
 8008176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817a:	f383 8811 	msr	BASEPRI, r3
 800817e:	f3bf 8f6f 	isb	sy
 8008182:	f3bf 8f4f 	dsb	sy
 8008186:	60bb      	str	r3, [r7, #8]
}
 8008188:	bf00      	nop
 800818a:	bf00      	nop
 800818c:	e7fd      	b.n	800818a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800818e:	4b1e      	ldr	r3, [pc, #120]	@ (8008208 <xPortStartScheduler+0x138>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	021b      	lsls	r3, r3, #8
 8008194:	4a1c      	ldr	r2, [pc, #112]	@ (8008208 <xPortStartScheduler+0x138>)
 8008196:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008198:	4b1b      	ldr	r3, [pc, #108]	@ (8008208 <xPortStartScheduler+0x138>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80081a0:	4a19      	ldr	r2, [pc, #100]	@ (8008208 <xPortStartScheduler+0x138>)
 80081a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	b2da      	uxtb	r2, r3
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80081ac:	4b17      	ldr	r3, [pc, #92]	@ (800820c <xPortStartScheduler+0x13c>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a16      	ldr	r2, [pc, #88]	@ (800820c <xPortStartScheduler+0x13c>)
 80081b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80081b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80081b8:	4b14      	ldr	r3, [pc, #80]	@ (800820c <xPortStartScheduler+0x13c>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a13      	ldr	r2, [pc, #76]	@ (800820c <xPortStartScheduler+0x13c>)
 80081be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80081c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80081c4:	f000 f8da 	bl	800837c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081c8:	4b11      	ldr	r3, [pc, #68]	@ (8008210 <xPortStartScheduler+0x140>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80081ce:	f000 f8f9 	bl	80083c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80081d2:	4b10      	ldr	r3, [pc, #64]	@ (8008214 <xPortStartScheduler+0x144>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a0f      	ldr	r2, [pc, #60]	@ (8008214 <xPortStartScheduler+0x144>)
 80081d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80081dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80081de:	f7ff ff63 	bl	80080a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80081e2:	f7fe ff05 	bl	8006ff0 <vTaskSwitchContext>
	prvTaskExitError();
 80081e6:	f7ff ff17 	bl	8008018 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3718      	adds	r7, #24
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}
 80081f4:	e000ed00 	.word	0xe000ed00
 80081f8:	410fc271 	.word	0x410fc271
 80081fc:	410fc270 	.word	0x410fc270
 8008200:	e000e400 	.word	0xe000e400
 8008204:	20000eb4 	.word	0x20000eb4
 8008208:	20000eb8 	.word	0x20000eb8
 800820c:	e000ed20 	.word	0xe000ed20
 8008210:	2000002c 	.word	0x2000002c
 8008214:	e000ef34 	.word	0xe000ef34

08008218 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008218:	b480      	push	{r7}
 800821a:	b083      	sub	sp, #12
 800821c:	af00      	add	r7, sp, #0
	__asm volatile
 800821e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008222:	f383 8811 	msr	BASEPRI, r3
 8008226:	f3bf 8f6f 	isb	sy
 800822a:	f3bf 8f4f 	dsb	sy
 800822e:	607b      	str	r3, [r7, #4]
}
 8008230:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008232:	4b10      	ldr	r3, [pc, #64]	@ (8008274 <vPortEnterCritical+0x5c>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3301      	adds	r3, #1
 8008238:	4a0e      	ldr	r2, [pc, #56]	@ (8008274 <vPortEnterCritical+0x5c>)
 800823a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800823c:	4b0d      	ldr	r3, [pc, #52]	@ (8008274 <vPortEnterCritical+0x5c>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b01      	cmp	r3, #1
 8008242:	d110      	bne.n	8008266 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008244:	4b0c      	ldr	r3, [pc, #48]	@ (8008278 <vPortEnterCritical+0x60>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	b2db      	uxtb	r3, r3
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00b      	beq.n	8008266 <vPortEnterCritical+0x4e>
	__asm volatile
 800824e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008252:	f383 8811 	msr	BASEPRI, r3
 8008256:	f3bf 8f6f 	isb	sy
 800825a:	f3bf 8f4f 	dsb	sy
 800825e:	603b      	str	r3, [r7, #0]
}
 8008260:	bf00      	nop
 8008262:	bf00      	nop
 8008264:	e7fd      	b.n	8008262 <vPortEnterCritical+0x4a>
	}
}
 8008266:	bf00      	nop
 8008268:	370c      	adds	r7, #12
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	2000002c 	.word	0x2000002c
 8008278:	e000ed04 	.word	0xe000ed04

0800827c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008282:	4b12      	ldr	r3, [pc, #72]	@ (80082cc <vPortExitCritical+0x50>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d10b      	bne.n	80082a2 <vPortExitCritical+0x26>
	__asm volatile
 800828a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800828e:	f383 8811 	msr	BASEPRI, r3
 8008292:	f3bf 8f6f 	isb	sy
 8008296:	f3bf 8f4f 	dsb	sy
 800829a:	607b      	str	r3, [r7, #4]
}
 800829c:	bf00      	nop
 800829e:	bf00      	nop
 80082a0:	e7fd      	b.n	800829e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80082a2:	4b0a      	ldr	r3, [pc, #40]	@ (80082cc <vPortExitCritical+0x50>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	3b01      	subs	r3, #1
 80082a8:	4a08      	ldr	r2, [pc, #32]	@ (80082cc <vPortExitCritical+0x50>)
 80082aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082ac:	4b07      	ldr	r3, [pc, #28]	@ (80082cc <vPortExitCritical+0x50>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d105      	bne.n	80082c0 <vPortExitCritical+0x44>
 80082b4:	2300      	movs	r3, #0
 80082b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	f383 8811 	msr	BASEPRI, r3
}
 80082be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr
 80082cc:	2000002c 	.word	0x2000002c

080082d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80082d0:	f3ef 8009 	mrs	r0, PSP
 80082d4:	f3bf 8f6f 	isb	sy
 80082d8:	4b15      	ldr	r3, [pc, #84]	@ (8008330 <pxCurrentTCBConst>)
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	f01e 0f10 	tst.w	lr, #16
 80082e0:	bf08      	it	eq
 80082e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80082e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ea:	6010      	str	r0, [r2, #0]
 80082ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80082f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80082f4:	f380 8811 	msr	BASEPRI, r0
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	f3bf 8f6f 	isb	sy
 8008300:	f7fe fe76 	bl	8006ff0 <vTaskSwitchContext>
 8008304:	f04f 0000 	mov.w	r0, #0
 8008308:	f380 8811 	msr	BASEPRI, r0
 800830c:	bc09      	pop	{r0, r3}
 800830e:	6819      	ldr	r1, [r3, #0]
 8008310:	6808      	ldr	r0, [r1, #0]
 8008312:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008316:	f01e 0f10 	tst.w	lr, #16
 800831a:	bf08      	it	eq
 800831c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008320:	f380 8809 	msr	PSP, r0
 8008324:	f3bf 8f6f 	isb	sy
 8008328:	4770      	bx	lr
 800832a:	bf00      	nop
 800832c:	f3af 8000 	nop.w

08008330 <pxCurrentTCBConst>:
 8008330:	20000c8c 	.word	0x20000c8c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008334:	bf00      	nop
 8008336:	bf00      	nop

08008338 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
	__asm volatile
 800833e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	607b      	str	r3, [r7, #4]
}
 8008350:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008352:	f7fe fd93 	bl	8006e7c <xTaskIncrementTick>
 8008356:	4603      	mov	r3, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	d003      	beq.n	8008364 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800835c:	4b06      	ldr	r3, [pc, #24]	@ (8008378 <SysTick_Handler+0x40>)
 800835e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008362:	601a      	str	r2, [r3, #0]
 8008364:	2300      	movs	r3, #0
 8008366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	f383 8811 	msr	BASEPRI, r3
}
 800836e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008370:	bf00      	nop
 8008372:	3708      	adds	r7, #8
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}
 8008378:	e000ed04 	.word	0xe000ed04

0800837c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800837c:	b480      	push	{r7}
 800837e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008380:	4b0b      	ldr	r3, [pc, #44]	@ (80083b0 <vPortSetupTimerInterrupt+0x34>)
 8008382:	2200      	movs	r2, #0
 8008384:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008386:	4b0b      	ldr	r3, [pc, #44]	@ (80083b4 <vPortSetupTimerInterrupt+0x38>)
 8008388:	2200      	movs	r2, #0
 800838a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800838c:	4b0a      	ldr	r3, [pc, #40]	@ (80083b8 <vPortSetupTimerInterrupt+0x3c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a0a      	ldr	r2, [pc, #40]	@ (80083bc <vPortSetupTimerInterrupt+0x40>)
 8008392:	fba2 2303 	umull	r2, r3, r2, r3
 8008396:	099b      	lsrs	r3, r3, #6
 8008398:	4a09      	ldr	r2, [pc, #36]	@ (80083c0 <vPortSetupTimerInterrupt+0x44>)
 800839a:	3b01      	subs	r3, #1
 800839c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800839e:	4b04      	ldr	r3, [pc, #16]	@ (80083b0 <vPortSetupTimerInterrupt+0x34>)
 80083a0:	2207      	movs	r2, #7
 80083a2:	601a      	str	r2, [r3, #0]
}
 80083a4:	bf00      	nop
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	e000e010 	.word	0xe000e010
 80083b4:	e000e018 	.word	0xe000e018
 80083b8:	20000000 	.word	0x20000000
 80083bc:	10624dd3 	.word	0x10624dd3
 80083c0:	e000e014 	.word	0xe000e014

080083c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80083c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80083d4 <vPortEnableVFP+0x10>
 80083c8:	6801      	ldr	r1, [r0, #0]
 80083ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80083ce:	6001      	str	r1, [r0, #0]
 80083d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80083d2:	bf00      	nop
 80083d4:	e000ed88 	.word	0xe000ed88

080083d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80083de:	f3ef 8305 	mrs	r3, IPSR
 80083e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2b0f      	cmp	r3, #15
 80083e8:	d915      	bls.n	8008416 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80083ea:	4a18      	ldr	r2, [pc, #96]	@ (800844c <vPortValidateInterruptPriority+0x74>)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	4413      	add	r3, r2
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80083f4:	4b16      	ldr	r3, [pc, #88]	@ (8008450 <vPortValidateInterruptPriority+0x78>)
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	7afa      	ldrb	r2, [r7, #11]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d20b      	bcs.n	8008416 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008402:	f383 8811 	msr	BASEPRI, r3
 8008406:	f3bf 8f6f 	isb	sy
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	607b      	str	r3, [r7, #4]
}
 8008410:	bf00      	nop
 8008412:	bf00      	nop
 8008414:	e7fd      	b.n	8008412 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008416:	4b0f      	ldr	r3, [pc, #60]	@ (8008454 <vPortValidateInterruptPriority+0x7c>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800841e:	4b0e      	ldr	r3, [pc, #56]	@ (8008458 <vPortValidateInterruptPriority+0x80>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	d90b      	bls.n	800843e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800842a:	f383 8811 	msr	BASEPRI, r3
 800842e:	f3bf 8f6f 	isb	sy
 8008432:	f3bf 8f4f 	dsb	sy
 8008436:	603b      	str	r3, [r7, #0]
}
 8008438:	bf00      	nop
 800843a:	bf00      	nop
 800843c:	e7fd      	b.n	800843a <vPortValidateInterruptPriority+0x62>
	}
 800843e:	bf00      	nop
 8008440:	3714      	adds	r7, #20
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	e000e3f0 	.word	0xe000e3f0
 8008450:	20000eb4 	.word	0x20000eb4
 8008454:	e000ed0c 	.word	0xe000ed0c
 8008458:	20000eb8 	.word	0x20000eb8

0800845c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b08a      	sub	sp, #40	@ 0x28
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008464:	2300      	movs	r3, #0
 8008466:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008468:	f7fe fc4c 	bl	8006d04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800846c:	4b5c      	ldr	r3, [pc, #368]	@ (80085e0 <pvPortMalloc+0x184>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d101      	bne.n	8008478 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008474:	f000 f93c 	bl	80086f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008478:	4b5a      	ldr	r3, [pc, #360]	@ (80085e4 <pvPortMalloc+0x188>)
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4013      	ands	r3, r2
 8008480:	2b00      	cmp	r3, #0
 8008482:	f040 8095 	bne.w	80085b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d01e      	beq.n	80084ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800848c:	2208      	movs	r2, #8
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	4413      	add	r3, r2
 8008492:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f003 0307 	and.w	r3, r3, #7
 800849a:	2b00      	cmp	r3, #0
 800849c:	d015      	beq.n	80084ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f023 0307 	bic.w	r3, r3, #7
 80084a4:	3308      	adds	r3, #8
 80084a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f003 0307 	and.w	r3, r3, #7
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d00b      	beq.n	80084ca <pvPortMalloc+0x6e>
	__asm volatile
 80084b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b6:	f383 8811 	msr	BASEPRI, r3
 80084ba:	f3bf 8f6f 	isb	sy
 80084be:	f3bf 8f4f 	dsb	sy
 80084c2:	617b      	str	r3, [r7, #20]
}
 80084c4:	bf00      	nop
 80084c6:	bf00      	nop
 80084c8:	e7fd      	b.n	80084c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d06f      	beq.n	80085b0 <pvPortMalloc+0x154>
 80084d0:	4b45      	ldr	r3, [pc, #276]	@ (80085e8 <pvPortMalloc+0x18c>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d86a      	bhi.n	80085b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80084da:	4b44      	ldr	r3, [pc, #272]	@ (80085ec <pvPortMalloc+0x190>)
 80084dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80084de:	4b43      	ldr	r3, [pc, #268]	@ (80085ec <pvPortMalloc+0x190>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80084e4:	e004      	b.n	80084f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80084e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80084ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80084f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d903      	bls.n	8008502 <pvPortMalloc+0xa6>
 80084fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1f1      	bne.n	80084e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008502:	4b37      	ldr	r3, [pc, #220]	@ (80085e0 <pvPortMalloc+0x184>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008508:	429a      	cmp	r2, r3
 800850a:	d051      	beq.n	80085b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800850c:	6a3b      	ldr	r3, [r7, #32]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	2208      	movs	r2, #8
 8008512:	4413      	add	r3, r2
 8008514:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008518:	681a      	ldr	r2, [r3, #0]
 800851a:	6a3b      	ldr	r3, [r7, #32]
 800851c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800851e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008520:	685a      	ldr	r2, [r3, #4]
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	1ad2      	subs	r2, r2, r3
 8008526:	2308      	movs	r3, #8
 8008528:	005b      	lsls	r3, r3, #1
 800852a:	429a      	cmp	r2, r3
 800852c:	d920      	bls.n	8008570 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800852e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4413      	add	r3, r2
 8008534:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	f003 0307 	and.w	r3, r3, #7
 800853c:	2b00      	cmp	r3, #0
 800853e:	d00b      	beq.n	8008558 <pvPortMalloc+0xfc>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	613b      	str	r3, [r7, #16]
}
 8008552:	bf00      	nop
 8008554:	bf00      	nop
 8008556:	e7fd      	b.n	8008554 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800855a:	685a      	ldr	r2, [r3, #4]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	1ad2      	subs	r2, r2, r3
 8008560:	69bb      	ldr	r3, [r7, #24]
 8008562:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800856a:	69b8      	ldr	r0, [r7, #24]
 800856c:	f000 f922 	bl	80087b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008570:	4b1d      	ldr	r3, [pc, #116]	@ (80085e8 <pvPortMalloc+0x18c>)
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	4a1b      	ldr	r2, [pc, #108]	@ (80085e8 <pvPortMalloc+0x18c>)
 800857c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800857e:	4b1a      	ldr	r3, [pc, #104]	@ (80085e8 <pvPortMalloc+0x18c>)
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	4b1b      	ldr	r3, [pc, #108]	@ (80085f0 <pvPortMalloc+0x194>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	429a      	cmp	r2, r3
 8008588:	d203      	bcs.n	8008592 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800858a:	4b17      	ldr	r3, [pc, #92]	@ (80085e8 <pvPortMalloc+0x18c>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a18      	ldr	r2, [pc, #96]	@ (80085f0 <pvPortMalloc+0x194>)
 8008590:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008594:	685a      	ldr	r2, [r3, #4]
 8008596:	4b13      	ldr	r3, [pc, #76]	@ (80085e4 <pvPortMalloc+0x188>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	431a      	orrs	r2, r3
 800859c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800859e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80085a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a2:	2200      	movs	r2, #0
 80085a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80085a6:	4b13      	ldr	r3, [pc, #76]	@ (80085f4 <pvPortMalloc+0x198>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	3301      	adds	r3, #1
 80085ac:	4a11      	ldr	r2, [pc, #68]	@ (80085f4 <pvPortMalloc+0x198>)
 80085ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80085b0:	f7fe fbb6 	bl	8006d20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	f003 0307 	and.w	r3, r3, #7
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00b      	beq.n	80085d6 <pvPortMalloc+0x17a>
	__asm volatile
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
 80085ce:	60fb      	str	r3, [r7, #12]
}
 80085d0:	bf00      	nop
 80085d2:	bf00      	nop
 80085d4:	e7fd      	b.n	80085d2 <pvPortMalloc+0x176>
	return pvReturn;
 80085d6:	69fb      	ldr	r3, [r7, #28]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3728      	adds	r7, #40	@ 0x28
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}
 80085e0:	2000ab04 	.word	0x2000ab04
 80085e4:	2000ab18 	.word	0x2000ab18
 80085e8:	2000ab08 	.word	0x2000ab08
 80085ec:	2000aafc 	.word	0x2000aafc
 80085f0:	2000ab0c 	.word	0x2000ab0c
 80085f4:	2000ab10 	.word	0x2000ab10

080085f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b086      	sub	sp, #24
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d04f      	beq.n	80086aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800860a:	2308      	movs	r3, #8
 800860c:	425b      	negs	r3, r3
 800860e:	697a      	ldr	r2, [r7, #20]
 8008610:	4413      	add	r3, r2
 8008612:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	685a      	ldr	r2, [r3, #4]
 800861c:	4b25      	ldr	r3, [pc, #148]	@ (80086b4 <vPortFree+0xbc>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4013      	ands	r3, r2
 8008622:	2b00      	cmp	r3, #0
 8008624:	d10b      	bne.n	800863e <vPortFree+0x46>
	__asm volatile
 8008626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862a:	f383 8811 	msr	BASEPRI, r3
 800862e:	f3bf 8f6f 	isb	sy
 8008632:	f3bf 8f4f 	dsb	sy
 8008636:	60fb      	str	r3, [r7, #12]
}
 8008638:	bf00      	nop
 800863a:	bf00      	nop
 800863c:	e7fd      	b.n	800863a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d00b      	beq.n	800865e <vPortFree+0x66>
	__asm volatile
 8008646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800864a:	f383 8811 	msr	BASEPRI, r3
 800864e:	f3bf 8f6f 	isb	sy
 8008652:	f3bf 8f4f 	dsb	sy
 8008656:	60bb      	str	r3, [r7, #8]
}
 8008658:	bf00      	nop
 800865a:	bf00      	nop
 800865c:	e7fd      	b.n	800865a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	685a      	ldr	r2, [r3, #4]
 8008662:	4b14      	ldr	r3, [pc, #80]	@ (80086b4 <vPortFree+0xbc>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4013      	ands	r3, r2
 8008668:	2b00      	cmp	r3, #0
 800866a:	d01e      	beq.n	80086aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d11a      	bne.n	80086aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	685a      	ldr	r2, [r3, #4]
 8008678:	4b0e      	ldr	r3, [pc, #56]	@ (80086b4 <vPortFree+0xbc>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	43db      	mvns	r3, r3
 800867e:	401a      	ands	r2, r3
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008684:	f7fe fb3e 	bl	8006d04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	685a      	ldr	r2, [r3, #4]
 800868c:	4b0a      	ldr	r3, [pc, #40]	@ (80086b8 <vPortFree+0xc0>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4413      	add	r3, r2
 8008692:	4a09      	ldr	r2, [pc, #36]	@ (80086b8 <vPortFree+0xc0>)
 8008694:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008696:	6938      	ldr	r0, [r7, #16]
 8008698:	f000 f88c 	bl	80087b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800869c:	4b07      	ldr	r3, [pc, #28]	@ (80086bc <vPortFree+0xc4>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	3301      	adds	r3, #1
 80086a2:	4a06      	ldr	r2, [pc, #24]	@ (80086bc <vPortFree+0xc4>)
 80086a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80086a6:	f7fe fb3b 	bl	8006d20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80086aa:	bf00      	nop
 80086ac:	3718      	adds	r7, #24
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop
 80086b4:	2000ab18 	.word	0x2000ab18
 80086b8:	2000ab08 	.word	0x2000ab08
 80086bc:	2000ab14 	.word	0x2000ab14

080086c0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80086c0:	b480      	push	{r7}
 80086c2:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 80086c4:	4b03      	ldr	r3, [pc, #12]	@ (80086d4 <xPortGetFreeHeapSize+0x14>)
 80086c6:	681b      	ldr	r3, [r3, #0]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	2000ab08 	.word	0x2000ab08

080086d8 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 80086dc:	4b03      	ldr	r3, [pc, #12]	@ (80086ec <xPortGetMinimumEverFreeHeapSize+0x14>)
 80086de:	681b      	ldr	r3, [r3, #0]
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop
 80086ec:	2000ab0c 	.word	0x2000ab0c

080086f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80086f6:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80086fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80086fc:	4b27      	ldr	r3, [pc, #156]	@ (800879c <prvHeapInit+0xac>)
 80086fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f003 0307 	and.w	r3, r3, #7
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00c      	beq.n	8008724 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	3307      	adds	r3, #7
 800870e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f023 0307 	bic.w	r3, r3, #7
 8008716:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008718:	68ba      	ldr	r2, [r7, #8]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	1ad3      	subs	r3, r2, r3
 800871e:	4a1f      	ldr	r2, [pc, #124]	@ (800879c <prvHeapInit+0xac>)
 8008720:	4413      	add	r3, r2
 8008722:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008728:	4a1d      	ldr	r2, [pc, #116]	@ (80087a0 <prvHeapInit+0xb0>)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800872e:	4b1c      	ldr	r3, [pc, #112]	@ (80087a0 <prvHeapInit+0xb0>)
 8008730:	2200      	movs	r2, #0
 8008732:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	68ba      	ldr	r2, [r7, #8]
 8008738:	4413      	add	r3, r2
 800873a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800873c:	2208      	movs	r2, #8
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	1a9b      	subs	r3, r3, r2
 8008742:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f023 0307 	bic.w	r3, r3, #7
 800874a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	4a15      	ldr	r2, [pc, #84]	@ (80087a4 <prvHeapInit+0xb4>)
 8008750:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008752:	4b14      	ldr	r3, [pc, #80]	@ (80087a4 <prvHeapInit+0xb4>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	2200      	movs	r2, #0
 8008758:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800875a:	4b12      	ldr	r3, [pc, #72]	@ (80087a4 <prvHeapInit+0xb4>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2200      	movs	r2, #0
 8008760:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	68fa      	ldr	r2, [r7, #12]
 800876a:	1ad2      	subs	r2, r2, r3
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008770:	4b0c      	ldr	r3, [pc, #48]	@ (80087a4 <prvHeapInit+0xb4>)
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	4a0a      	ldr	r2, [pc, #40]	@ (80087a8 <prvHeapInit+0xb8>)
 800877e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	4a09      	ldr	r2, [pc, #36]	@ (80087ac <prvHeapInit+0xbc>)
 8008786:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008788:	4b09      	ldr	r3, [pc, #36]	@ (80087b0 <prvHeapInit+0xc0>)
 800878a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800878e:	601a      	str	r2, [r3, #0]
}
 8008790:	bf00      	nop
 8008792:	3714      	adds	r7, #20
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr
 800879c:	20000ebc 	.word	0x20000ebc
 80087a0:	2000aafc 	.word	0x2000aafc
 80087a4:	2000ab04 	.word	0x2000ab04
 80087a8:	2000ab0c 	.word	0x2000ab0c
 80087ac:	2000ab08 	.word	0x2000ab08
 80087b0:	2000ab18 	.word	0x2000ab18

080087b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80087b4:	b480      	push	{r7}
 80087b6:	b085      	sub	sp, #20
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087bc:	4b28      	ldr	r3, [pc, #160]	@ (8008860 <prvInsertBlockIntoFreeList+0xac>)
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	e002      	b.n	80087c8 <prvInsertBlockIntoFreeList+0x14>
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	60fb      	str	r3, [r7, #12]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d8f7      	bhi.n	80087c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	4413      	add	r3, r2
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d108      	bne.n	80087f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	441a      	add	r2, r3
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	441a      	add	r2, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	429a      	cmp	r2, r3
 8008808:	d118      	bne.n	800883c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	4b15      	ldr	r3, [pc, #84]	@ (8008864 <prvInsertBlockIntoFreeList+0xb0>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	429a      	cmp	r2, r3
 8008814:	d00d      	beq.n	8008832 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	685a      	ldr	r2, [r3, #4]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	441a      	add	r2, r3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	601a      	str	r2, [r3, #0]
 8008830:	e008      	b.n	8008844 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008832:	4b0c      	ldr	r3, [pc, #48]	@ (8008864 <prvInsertBlockIntoFreeList+0xb0>)
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	e003      	b.n	8008844 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	429a      	cmp	r2, r3
 800884a:	d002      	beq.n	8008852 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008852:	bf00      	nop
 8008854:	3714      	adds	r7, #20
 8008856:	46bd      	mov	sp, r7
 8008858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885c:	4770      	bx	lr
 800885e:	bf00      	nop
 8008860:	2000aafc 	.word	0x2000aafc
 8008864:	2000ab04 	.word	0x2000ab04

08008868 <_ZSt23__is_constant_evaluatedv>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 8008868:	b480      	push	{r7}
 800886a:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
#elif __cplusplus >= 201103L && __has_builtin(__builtin_is_constant_evaluated)
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
 800886c:	2300      	movs	r3, #0
#else
    return false;
#endif
  }
 800886e:	4618      	mov	r0, r3
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <_ZStanSt12memory_orderSt23__memory_order_modifier>:
    return memory_order(int(__m) | int(__mod));
  }

  constexpr memory_order
  operator&(memory_order __m, __memory_order_modifier __mod)
  {
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
    return memory_order(int(__m) & int(__mod));
 8008882:	683a      	ldr	r2, [r7, #0]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4013      	ands	r3, r2
  }
 8008888:	4618      	mov	r0, r3
 800888a:	370c      	adds	r7, #12
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <_Z11cube_mallocm>:
/**
 * @brief Malloc inline function, wraps malloc for multi-platform support, asserts successful allocation
 * @param size Size of data to malloc in bytes
 * @return Returns the pointer to the allocated data
*/
inline uint8_t* cube_malloc(uint32_t size) {
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
#ifdef COMPUTER_ENVIRONMENT
    uint8_t* ret = (uint8_t*)malloc(size);
#else
    uint8_t* ret = (uint8_t*)pvPortMalloc(size);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f7ff fddd 	bl	800845c <pvPortMalloc>
 80088a2:	60f8      	str	r0, [r7, #12]
#endif
    SOAR_ASSERT(ret, "cube_malloc failed");
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d105      	bne.n	80088b6 <_Z11cube_mallocm+0x22>
 80088aa:	4b05      	ldr	r3, [pc, #20]	@ (80088c0 <_Z11cube_mallocm+0x2c>)
 80088ac:	2247      	movs	r2, #71	@ 0x47
 80088ae:	4905      	ldr	r1, [pc, #20]	@ (80088c4 <_Z11cube_mallocm+0x30>)
 80088b0:	2000      	movs	r0, #0
 80088b2:	f000 fad5 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>
    return ret;
 80088b6:	68fb      	ldr	r3, [r7, #12]
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3710      	adds	r7, #16
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}
 80088c0:	0800a454 	.word	0x0800a454
 80088c4:	0800a468 	.word	0x0800a468

080088c8 <_Z9cube_freePv>:

/**
 * @brief Free inline function, wraps free for multi-platform support
 * @param ptr Pointer to the data to free
 */
inline void cube_free(void* ptr) {
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b082      	sub	sp, #8
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
#ifdef COMPUTER_ENVIRONMENT
    free(ptr);
#else
    vPortFree(ptr);
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f7ff fe91 	bl	80085f8 <vPortFree>
#endif
}
 80088d6:	bf00      	nop
 80088d8:	3708      	adds	r7, #8
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <_ZN7CommandC1Ev>:
/* Function Implementation ------------------------------------------------------------------*/

/**
 * @brief Default constructor for Command
*/
Command::Command(void)
 80088de:	b480      	push	{r7}
 80088e0:	b083      	sub	sp, #12
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
{
    command = COMMAND_NONE;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	701a      	strb	r2, [r3, #0]
    taskCommand = 0;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	805a      	strh	r2, [r3, #2]
    data = nullptr;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	605a      	str	r2, [r3, #4]
    dataSize = 0;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	811a      	strh	r2, [r3, #8]
    bShouldFreeData = false;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2200      	movs	r2, #0
 8008902:	729a      	strb	r2, [r3, #10]
}
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	4618      	mov	r0, r3
 8008908:	370c      	adds	r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr

08008912 <_ZN7CommandC1E15GLOBAL_COMMANDSt>:
/**
 * @brief Constructor with GLOBAL_COMMANDS and taskCommand params
 * @param command GLOBAL_COMMANDS param to initiate command with
 * @param taskCommand taskCommand param to initiate command with
*/
Command::Command(GLOBAL_COMMANDS command, uint16_t taskCommand)
 8008912:	b480      	push	{r7}
 8008914:	b083      	sub	sp, #12
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
 800891a:	460b      	mov	r3, r1
 800891c:	70fb      	strb	r3, [r7, #3]
 800891e:	4613      	mov	r3, r2
 8008920:	803b      	strh	r3, [r7, #0]
{
    this->command = command;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	78fa      	ldrb	r2, [r7, #3]
 8008926:	701a      	strb	r2, [r3, #0]
    this->taskCommand = taskCommand;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	883a      	ldrh	r2, [r7, #0]
 800892c:	805a      	strh	r2, [r3, #2]
    data = nullptr;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	605a      	str	r2, [r3, #4]
    dataSize = 0;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	811a      	strh	r2, [r3, #8]
    bShouldFreeData = false;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2200      	movs	r2, #0
 800893e:	729a      	strb	r2, [r3, #10]
}
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	4618      	mov	r0, r3
 8008944:	370c      	adds	r7, #12
 8008946:	46bd      	mov	sp, r7
 8008948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894c:	4770      	bx	lr
	...

08008950 <_ZN7Command12AllocateDataEt>:
 * @brief Dynamically allocates memory for the command with the given data size
 * @param dataSize Size of array to allocate
 * @return Pointer to data on success, nullptr on failure (mem already allocated)
*/
uint8_t* Command::AllocateData(uint16_t dataSize)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b082      	sub	sp, #8
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	460b      	mov	r3, r1
 800895a:	807b      	strh	r3, [r7, #2]
    // If we don't have anything allocated, allocate and return success
    if (this->data == nullptr && !bShouldFreeData) {
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d126      	bne.n	80089b2 <_ZN7Command12AllocateDataEt+0x62>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	7a9b      	ldrb	r3, [r3, #10]
 8008968:	f083 0301 	eor.w	r3, r3, #1
 800896c:	b2db      	uxtb	r3, r3
 800896e:	2b00      	cmp	r3, #0
 8008970:	d01f      	beq.n	80089b2 <_ZN7Command12AllocateDataEt+0x62>
        this->data = cube_malloc(dataSize);
 8008972:	887b      	ldrh	r3, [r7, #2]
 8008974:	4618      	mov	r0, r3
 8008976:	f7ff ff8d 	bl	8008894 <_Z11cube_mallocm>
 800897a:	4602      	mov	r2, r0
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	605a      	str	r2, [r3, #4]
        this->bShouldFreeData = true;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2201      	movs	r2, #1
 8008984:	729a      	strb	r2, [r3, #10]
        this->dataSize = dataSize;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	887a      	ldrh	r2, [r7, #2]
 800898a:	811a      	strh	r2, [r3, #8]
        statAllocationCounter += 1;
 800898c:	2101      	movs	r1, #1
 800898e:	480b      	ldr	r0, [pc, #44]	@ (80089bc <_ZN7Command12AllocateDataEt+0x6c>)
 8008990:	f000 f872 	bl	8008a78 <_ZNSt13__atomic_baseItEpLEt>

        //TODO: May want to print out whenever we have an imbalance in statAllocationCounter by more than ~5 or so.
        SOAR_ASSERT(statAllocationCounter < MAX_NUMBER_OF_COMMAND_ALLOCATIONS);
 8008994:	4809      	ldr	r0, [pc, #36]	@ (80089bc <_ZN7Command12AllocateDataEt+0x6c>)
 8008996:	f000 f889 	bl	8008aac <_ZNKSt13__atomic_baseItEcvtEv>
 800899a:	4603      	mov	r3, r0
 800899c:	2b63      	cmp	r3, #99	@ 0x63
 800899e:	d905      	bls.n	80089ac <_ZN7Command12AllocateDataEt+0x5c>
 80089a0:	2300      	movs	r3, #0
 80089a2:	2267      	movs	r2, #103	@ 0x67
 80089a4:	4906      	ldr	r1, [pc, #24]	@ (80089c0 <_ZN7Command12AllocateDataEt+0x70>)
 80089a6:	2000      	movs	r0, #0
 80089a8:	f000 fa5a 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>
        return this->data;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	e000      	b.n	80089b4 <_ZN7Command12AllocateDataEt+0x64>
    }
    return nullptr;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3708      	adds	r7, #8
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}
 80089bc:	2000ab1c 	.word	0x2000ab1c
 80089c0:	0800a4d0 	.word	0x0800a4d0

080089c4 <_ZN7Command17CopyDataToCommandEPht>:

/**
 * @brief Copies data from the source array into memory owned by Command and sets the internal data pointer to the new array
 */
bool Command::CopyDataToCommand(uint8_t* dataSrc, uint16_t size)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	4613      	mov	r3, r2
 80089d0:	80fb      	strh	r3, [r7, #6]
    // If we successfully allocate, copy the data and return success
    if(this->AllocateData(size)
 80089d2:	88fb      	ldrh	r3, [r7, #6]
 80089d4:	4619      	mov	r1, r3
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f7ff ffba 	bl	8008950 <_ZN7Command12AllocateDataEt>
 80089dc:	4603      	mov	r3, r0
        && this->data != nullptr) {
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d005      	beq.n	80089ee <_ZN7Command17CopyDataToCommandEPht+0x2a>
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <_ZN7Command17CopyDataToCommandEPht+0x2a>
 80089ea:	2301      	movs	r3, #1
 80089ec:	e000      	b.n	80089f0 <_ZN7Command17CopyDataToCommandEPht+0x2c>
 80089ee:	2300      	movs	r3, #0
    if(this->AllocateData(size)
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d008      	beq.n	8008a06 <_ZN7Command17CopyDataToCommandEPht+0x42>
        memcpy(this->data, dataSrc, size);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	88fa      	ldrh	r2, [r7, #6]
 80089fa:	68b9      	ldr	r1, [r7, #8]
 80089fc:	4618      	mov	r0, r3
 80089fe:	f000 fedd 	bl	80097bc <memcpy>
        return true;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e000      	b.n	8008a08 <_ZN7Command17CopyDataToCommandEPht+0x44>
    }

    return false;
 8008a06:	2300      	movs	r3, #0
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3710      	adds	r7, #16
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <_ZN7Command5ResetEv>:

/**
 * @brief Resets command, equivalent of a destructor that must be called, counts allocations and deallocations, asserts an error if the allocation count is too high
*/
void Command::Reset()
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
    if(bShouldFreeData && data != nullptr) {
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	7a9b      	ldrb	r3, [r3, #10]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d012      	beq.n	8008a46 <_ZN7Command5ResetEv+0x36>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d00e      	beq.n	8008a46 <_ZN7Command5ResetEv+0x36>
        cube_free(data);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f7ff ff4b 	bl	80088c8 <_Z9cube_freePv>
        statAllocationCounter -= 1;
 8008a32:	2101      	movs	r1, #1
 8008a34:	4806      	ldr	r0, [pc, #24]	@ (8008a50 <_ZN7Command5ResetEv+0x40>)
 8008a36:	f000 f86b 	bl	8008b10 <_ZNSt13__atomic_baseItEmIEt>
		data = nullptr;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	605a      	str	r2, [r3, #4]
        bShouldFreeData = false;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	729a      	strb	r2, [r3, #10]
    }
}
 8008a46:	bf00      	nop
 8008a48:	3708      	adds	r7, #8
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	2000ab1c 	.word	0x2000ab1c

08008a54 <_ZNK7Command11GetDataSizeEv>:
/**
 * @brief Getter for Data size
 * @return data size if data is allocated, otherwise returns 0 
*/
uint16_t Command::GetDataSize() const
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
    if (data == nullptr)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d101      	bne.n	8008a68 <_ZNK7Command11GetDataSizeEv+0x14>
        return 0;
 8008a64:	2300      	movs	r3, #0
 8008a66:	e001      	b.n	8008a6c <_ZNK7Command11GetDataSizeEv+0x18>
    return dataSize;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	891b      	ldrh	r3, [r3, #8]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <_ZNSt13__atomic_baseItEpLEt>:
      __int_type
      operator--() volatile noexcept
      { return __atomic_sub_fetch(&_M_i, 1, int(memory_order_seq_cst)); }

      __int_type
      operator+=(__int_type __i) noexcept
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	460b      	mov	r3, r1
 8008a82:	807b      	strh	r3, [r7, #2]
      { return __atomic_add_fetch(&_M_i, __i, int(memory_order_seq_cst)); }
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	887a      	ldrh	r2, [r7, #2]
 8008a88:	f3bf 8f5b 	dmb	ish
 8008a8c:	e8d3 1f5f 	ldrexh	r1, [r3]
 8008a90:	4411      	add	r1, r2
 8008a92:	e8c3 1f50 	strexh	r0, r1, [r3]
 8008a96:	2800      	cmp	r0, #0
 8008a98:	d1f8      	bne.n	8008a8c <_ZNSt13__atomic_baseItEpLEt+0x14>
 8008a9a:	f3bf 8f5b 	dmb	ish
 8008a9e:	b28b      	uxth	r3, r1
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	370c      	adds	r7, #12
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <_ZNKSt13__atomic_baseItEcvtEv>:
      operator __int_type() const noexcept
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b086      	sub	sp, #24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	617b      	str	r3, [r7, #20]
 8008ab8:	2305      	movs	r3, #5
 8008aba:	613b      	str	r3, [r7, #16]

      _GLIBCXX_ALWAYS_INLINE __int_type
      load(memory_order __m = memory_order_seq_cst) const noexcept
      {
	memory_order __b __attribute__ ((__unused__))
	  = __m & __memory_order_mask;
 8008abc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8008ac0:	6938      	ldr	r0, [r7, #16]
 8008ac2:	f7ff fed9 	bl	8008878 <_ZStanSt12memory_orderSt23__memory_order_modifier>
 8008ac6:	60f8      	str	r0, [r7, #12]
	__glibcxx_assert(__b != memory_order_release);
 8008ac8:	f7ff fece 	bl	8008868 <_ZSt23__is_constant_evaluatedv>
 8008acc:	4603      	mov	r3, r0
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d004      	beq.n	8008adc <_ZNKSt13__atomic_baseItEcvtEv+0x30>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2b03      	cmp	r3, #3
 8008ad6:	d101      	bne.n	8008adc <_ZNKSt13__atomic_baseItEcvtEv+0x30>
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e000      	b.n	8008ade <_ZNKSt13__atomic_baseItEcvtEv+0x32>
 8008adc:	2300      	movs	r3, #0
 8008ade:	2b00      	cmp	r3, #0
	__glibcxx_assert(__b != memory_order_acq_rel);
 8008ae0:	f7ff fec2 	bl	8008868 <_ZSt23__is_constant_evaluatedv>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d004      	beq.n	8008af4 <_ZNKSt13__atomic_baseItEcvtEv+0x48>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2b04      	cmp	r3, #4
 8008aee:	d101      	bne.n	8008af4 <_ZNKSt13__atomic_baseItEcvtEv+0x48>
 8008af0:	2301      	movs	r3, #1
 8008af2:	e000      	b.n	8008af6 <_ZNKSt13__atomic_baseItEcvtEv+0x4a>
 8008af4:	2300      	movs	r3, #0
 8008af6:	2b00      	cmp	r3, #0

	return __atomic_load_n(&_M_i, int(__m));
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	f3bf 8f5b 	dmb	ish
 8008afe:	881b      	ldrh	r3, [r3, #0]
 8008b00:	f3bf 8f5b 	dmb	ish
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	bf00      	nop
      { return load(); }
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3718      	adds	r7, #24
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}

08008b10 <_ZNSt13__atomic_baseItEmIEt>:
      operator-=(__int_type __i) noexcept
 8008b10:	b480      	push	{r7}
 8008b12:	b083      	sub	sp, #12
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	460b      	mov	r3, r1
 8008b1a:	807b      	strh	r3, [r7, #2]
      { return __atomic_sub_fetch(&_M_i, __i, int(memory_order_seq_cst)); }
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	887a      	ldrh	r2, [r7, #2]
 8008b20:	f3bf 8f5b 	dmb	ish
 8008b24:	e8d3 1f5f 	ldrexh	r1, [r3]
 8008b28:	eba1 0102 	sub.w	r1, r1, r2
 8008b2c:	e8c3 1f50 	strexh	r0, r1, [r3]
 8008b30:	2800      	cmp	r0, #0
 8008b32:	d1f7      	bne.n	8008b24 <_ZNSt13__atomic_baseItEmIEt+0x14>
 8008b34:	f3bf 8f5b 	dmb	ish
 8008b38:	b28b      	uxth	r3, r1
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	370c      	adds	r7, #12
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr
	...

08008b48 <_ZN5MutexC1Ev>:
#include "semphr.h"

/**
 * @brief Constructor for the Mutex class.
 */
Mutex::Mutex()
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b082      	sub	sp, #8
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
{
    rtSemaphoreHandle = xSemaphoreCreateMutex();
 8008b50:	2001      	movs	r0, #1
 8008b52:	f7fd f902 	bl	8005d5a <xQueueCreateMutex>
 8008b56:	4602      	mov	r2, r0
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	601a      	str	r2, [r3, #0]

    SOAR_ASSERT(rtSemaphoreHandle != NULL, "Semaphore creation failed.");
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d105      	bne.n	8008b70 <_ZN5MutexC1Ev+0x28>
 8008b64:	4b05      	ldr	r3, [pc, #20]	@ (8008b7c <_ZN5MutexC1Ev+0x34>)
 8008b66:	2215      	movs	r2, #21
 8008b68:	4905      	ldr	r1, [pc, #20]	@ (8008b80 <_ZN5MutexC1Ev+0x38>)
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	f000 f978 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>
}
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4618      	mov	r0, r3
 8008b74:	3708      	adds	r7, #8
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	0800a4ec 	.word	0x0800a4ec
 8008b80:	0800a508 	.word	0x0800a508

08008b84 <_ZN5MutexD1Ev>:


/**
 * @brief Destructor for the Mutex class.
 */
Mutex::~Mutex()
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b082      	sub	sp, #8
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
{
    vSemaphoreDelete(rtSemaphoreHandle);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7fd fc8d 	bl	80064b0 <vQueueDelete>
}
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3708      	adds	r7, #8
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}

08008ba0 <_ZN5Mutex4LockEm>:
 * @brief This function is used to lock the Mutex.
 * @param timeout_ms The time to wait for the Mutex before it fails. If timeout_ms is not provided, the function will wait indefinitely.
 * @return True on success, false on failure.
*/
bool Mutex::Lock(uint32_t timeout_ms)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b082      	sub	sp, #8
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
    return xSemaphoreTake(rtSemaphoreHandle, MS_TO_TICKS(timeout_ms)) == pdTRUE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	6839      	ldr	r1, [r7, #0]
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f7fd fb6d 	bl	8006290 <xQueueSemaphoreTake>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	bf0c      	ite	eq
 8008bbc:	2301      	moveq	r3, #1
 8008bbe:	2300      	movne	r3, #0
 8008bc0:	b2db      	uxtb	r3, r3
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3708      	adds	r7, #8
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <_ZN5Mutex6UnlockEv>:
/**
 * @brief This function will attempt to unlock the mutex
 * @return True on success (mutex unlocked) false in failure (mutex was not unlocked)
*/
bool Mutex::Unlock()
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b082      	sub	sp, #8
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
    return xSemaphoreGive(rtSemaphoreHandle) == pdTRUE;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6818      	ldr	r0, [r3, #0]
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	2200      	movs	r2, #0
 8008bda:	2100      	movs	r1, #0
 8008bdc:	f7fd f8d6 	bl	8005d8c <xQueueGenericSend>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	bf0c      	ite	eq
 8008be6:	2301      	moveq	r3, #1
 8008be8:	2300      	movne	r3, #0
 8008bea:	b2db      	uxtb	r3, r3
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3708      	adds	r7, #8
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <_ZN5QueueC1Et>:

/**
 * @brief Constructor with depth for the Queue class
 * @param depth Queue depth
*/
Queue::Queue(uint16_t depth)
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	460b      	mov	r3, r1
 8008bfe:	807b      	strh	r3, [r7, #2]
{
    //Initialize RTOS Queue handle with given depth
    rtQueueHandle = xQueueCreate(depth, sizeof(Command));
 8008c00:	887b      	ldrh	r3, [r7, #2]
 8008c02:	2200      	movs	r2, #0
 8008c04:	210c      	movs	r1, #12
 8008c06:	4618      	mov	r0, r3
 8008c08:	f7fd f833 	bl	8005c72 <xQueueGenericCreate>
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	601a      	str	r2, [r3, #0]
    queueDepth = depth;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	887a      	ldrh	r2, [r7, #2]
 8008c16:	809a      	strh	r2, [r3, #4]
}
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3708      	adds	r7, #8
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}

08008c22 <_ZN5Queue11SendFromISRER7Command>:
 * @brief Sends a command object to the queue, safe to call from ISR
 * @param command Command object reference to send
 * @return true on success, false on failure (queue full)
*/
bool Queue::SendFromISR(Command& command)
{
 8008c22:	b580      	push	{r7, lr}
 8008c24:	b082      	sub	sp, #8
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
 8008c2a:	6039      	str	r1, [r7, #0]
    //Note: There NULL param here could be used to wake a task right after after exiting the ISR
    if (xQueueSendFromISR(rtQueueHandle, &command, NULL) == pdPASS)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6818      	ldr	r0, [r3, #0]
 8008c30:	2300      	movs	r3, #0
 8008c32:	2200      	movs	r2, #0
 8008c34:	6839      	ldr	r1, [r7, #0]
 8008c36:	f7fd f9ab 	bl	8005f90 <xQueueGenericSendFromISR>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	bf0c      	ite	eq
 8008c40:	2301      	moveq	r3, #1
 8008c42:	2300      	movne	r3, #0
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d001      	beq.n	8008c4e <_ZN5Queue11SendFromISRER7Command+0x2c>
        return true;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e003      	b.n	8008c56 <_ZN5Queue11SendFromISRER7Command+0x34>

    command.Reset();
 8008c4e:	6838      	ldr	r0, [r7, #0]
 8008c50:	f7ff fede 	bl	8008a10 <_ZN7Command5ResetEv>

    return false;
 8008c54:	2300      	movs	r3, #0
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3708      	adds	r7, #8
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
	...

08008c60 <_ZN5Queue4SendER7Commandb>:
 * 
 * //TODO: It may be possible to have this automatically set the command to not free data externally 
 * as we've "passed" control of the data over, which might let us use a destructor to free the data  
*/
bool Queue::Send(Command& command, bool reportFull)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	60b9      	str	r1, [r7, #8]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	71fb      	strb	r3, [r7, #7]
    if (xQueueSend(rtQueueHandle, &command, DEFAULT_QUEUE_SEND_WAIT_TICKS) == pdPASS)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6818      	ldr	r0, [r3, #0]
 8008c72:	2300      	movs	r3, #0
 8008c74:	220f      	movs	r2, #15
 8008c76:	68b9      	ldr	r1, [r7, #8]
 8008c78:	f7fd f888 	bl	8005d8c <xQueueGenericSend>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	bf0c      	ite	eq
 8008c82:	2301      	moveq	r3, #1
 8008c84:	2300      	movne	r3, #0
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d001      	beq.n	8008c90 <_ZN5Queue4SendER7Commandb+0x30>
        return true;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e009      	b.n	8008ca4 <_ZN5Queue4SendER7Commandb+0x44>

    if (reportFull) SOAR_PRINT("Could not send data to queue!\n");
 8008c90:	79fb      	ldrb	r3, [r7, #7]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d002      	beq.n	8008c9c <_ZN5Queue4SendER7Commandb+0x3c>
 8008c96:	4805      	ldr	r0, [pc, #20]	@ (8008cac <_ZN5Queue4SendER7Commandb+0x4c>)
 8008c98:	f000 f880 	bl	8008d9c <_Z10cube_printPKcz>

    command.Reset();
 8008c9c:	68b8      	ldr	r0, [r7, #8]
 8008c9e:	f7ff feb7 	bl	8008a10 <_ZN7Command5ResetEv>

    return false;
 8008ca2:	2300      	movs	r3, #0
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}
 8008cac:	0800a54c 	.word	0x0800a54c

08008cb0 <_ZN5Queue7ReceiveER7Commandm>:
 * @param timeout_ms Time to block for
 * @param cm Command object to copy received data into
 * @return TRUE if we received a command, FALSE otherwise
*/
bool Queue::Receive(Command& cm, uint32_t timeout_ms)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	60f8      	str	r0, [r7, #12]
 8008cb8:	60b9      	str	r1, [r7, #8]
 8008cba:	607a      	str	r2, [r7, #4]
    if(xQueueReceive(rtQueueHandle, &cm, MS_TO_TICKS(timeout_ms)) == pdTRUE) {
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	68b9      	ldr	r1, [r7, #8]
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7fd fa01 	bl	80060cc <xQueueReceive>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	bf0c      	ite	eq
 8008cd0:	2301      	moveq	r3, #1
 8008cd2:	2300      	movne	r3, #0
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d001      	beq.n	8008cde <_ZN5Queue7ReceiveER7Commandm+0x2e>
        return true;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e000      	b.n	8008ce0 <_ZN5Queue7ReceiveER7Commandm+0x30>
    }
    return false;
 8008cde:	2300      	movs	r3, #0
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3710      	adds	r7, #16
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}

08008ce8 <_ZN5Queue11ReceiveWaitER7Command>:
 * @brief Polls queue with specific timeout, blocks forever
 * @param cm Command object to copy received data into
 * @return TRUE if we received a command, FALSE otherwise (should rarely return false)
*/
bool Queue::ReceiveWait(Command& cm)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b082      	sub	sp, #8
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	6039      	str	r1, [r7, #0]
    if (xQueueReceive(rtQueueHandle, &cm, HAL_MAX_DELAY) == pdTRUE) {
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8008cfa:	6839      	ldr	r1, [r7, #0]
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7fd f9e5 	bl	80060cc <xQueueReceive>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	bf0c      	ite	eq
 8008d08:	2301      	moveq	r3, #1
 8008d0a:	2300      	movne	r3, #0
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d001      	beq.n	8008d16 <_ZN5Queue11ReceiveWaitER7Command+0x2e>
        return true;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e000      	b.n	8008d18 <_ZN5Queue11ReceiveWaitER7Command+0x30>
    }
    return false;
 8008d16:	2300      	movs	r3, #0
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3708      	adds	r7, #8
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <_Znwj>:

/* Other ------------------------------------------------------------------*/
// Override the new and delete operator to ensure heap4 is used for dynamic memory allocation
inline void* operator new(size_t size) { return cube_malloc(size); }
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f7ff fdb3 	bl	8008894 <_Z11cube_mallocm>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	4618      	mov	r0, r3
 8008d32:	3708      	adds	r7, #8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <_ZN4TaskC1Et>:

/**
 * @brief Constructor with queue depth
 * @param depth Optionally 0, uses the given depth for the event queue
*/
Task::Task(uint16_t depth)
 8008d38:	b590      	push	{r4, r7, lr}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	460b      	mov	r3, r1
 8008d42:	807b      	strh	r3, [r7, #2]
 8008d44:	4a0e      	ldr	r2, [pc, #56]	@ (8008d80 <_ZN4TaskC1Et+0x48>)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	601a      	str	r2, [r3, #0]
{
    if (depth == 0)
 8008d4a:	887b      	ldrh	r3, [r7, #2]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d103      	bne.n	8008d58 <_ZN4TaskC1Et+0x20>
        qEvtQueue = nullptr;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2200      	movs	r2, #0
 8008d54:	609a      	str	r2, [r3, #8]
 8008d56:	e00b      	b.n	8008d70 <_ZN4TaskC1Et+0x38>
    else
        qEvtQueue = new Queue(depth);
 8008d58:	2008      	movs	r0, #8
 8008d5a:	f7ff ffe1 	bl	8008d20 <_Znwj>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	461c      	mov	r4, r3
 8008d62:	887b      	ldrh	r3, [r7, #2]
 8008d64:	4619      	mov	r1, r3
 8008d66:	4620      	mov	r0, r4
 8008d68:	f7ff ff44 	bl	8008bf4 <_ZN5QueueC1Et>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	609c      	str	r4, [r3, #8]
    rtTaskHandle = nullptr;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	605a      	str	r2, [r3, #4]
}
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	4618      	mov	r0, r3
 8008d7a:	370c      	adds	r7, #12
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd90      	pop	{r4, r7, pc}
 8008d80:	0800a7c0 	.word	0x0800a7c0

08008d84 <_ZNK4Task13GetEventQueueEv>:
    Task(void);
    Task(uint16_t depth);

    virtual void InitTask() = 0;

    Queue* GetEventQueue() const { return qEvtQueue; }
 8008d84:	b480      	push	{r7}
 8008d86:	b083      	sub	sp, #12
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	4618      	mov	r0, r3
 8008d92:	370c      	adds	r7, #12
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <_Z10cube_printPKcz>:
* @brief Variadic print function, sends a command packet to the queue
* @param str String to print with printf style formatting
* @param ... Additional arguments to print if assertion fails, in same format as printf
*/
void cube_print(const char* str, ...)
{
 8008d9c:	b40f      	push	{r0, r1, r2, r3}
 8008d9e:	b580      	push	{r7, lr}
 8008da0:	b0b6      	sub	sp, #216	@ 0xd8
 8008da2:	af00      	add	r7, sp, #0
#ifndef DISABLE_DEBUG
    //Try to take the VA list mutex
    if (Global::vaListMutex.Lock(DEBUG_TAKE_MAX_TIME_MS)) {
 8008da4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8008da8:	482a      	ldr	r0, [pc, #168]	@ (8008e54 <_Z10cube_printPKcz+0xb8>)
 8008daa:	f7ff fef9 	bl	8008ba0 <_ZN5Mutex4LockEm>
 8008dae:	4603      	mov	r3, r0
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d041      	beq.n	8008e38 <_Z10cube_printPKcz+0x9c>
        // If we have a message, and can use VA list, extract the string into a new buffer, and null terminate it
        uint8_t str_buffer[DEBUG_PRINT_MAX_SIZE] = {};
 8008db4:	2300      	movs	r3, #0
 8008db6:	607b      	str	r3, [r7, #4]
 8008db8:	f107 0308 	add.w	r3, r7, #8
 8008dbc:	22bc      	movs	r2, #188	@ 0xbc
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f000 fc71 	bl	80096a8 <memset>
        va_list argument_list;
        va_start(argument_list, str);
 8008dc6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8008dca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
        int16_t buflen = vsnprintf(reinterpret_cast<char*>(str_buffer), sizeof(str_buffer) - 1, str, argument_list);
 8008dce:	1d38      	adds	r0, r7, #4
 8008dd0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008dd4:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008dd8:	21bf      	movs	r1, #191	@ 0xbf
 8008dda:	f000 fc57 	bl	800968c <vsniprintf>
 8008dde:	4603      	mov	r3, r0
 8008de0:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
        va_end(argument_list);
        if (buflen > 0) {
 8008de4:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	@ 0xd6
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	dd06      	ble.n	8008dfa <_Z10cube_printPKcz+0x5e>
            str_buffer[buflen] = '\0';
 8008dec:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	@ 0xd6
 8008df0:	33d8      	adds	r3, #216	@ 0xd8
 8008df2:	443b      	add	r3, r7
 8008df4:	2200      	movs	r2, #0
 8008df6:	f803 2cd4 	strb.w	r2, [r3, #-212]
        }

        // Release the VA List Mutex
        Global::vaListMutex.Unlock();
 8008dfa:	4816      	ldr	r0, [pc, #88]	@ (8008e54 <_Z10cube_printPKcz+0xb8>)
 8008dfc:	f7ff fee5 	bl	8008bca <_ZN5Mutex6UnlockEv>

        //Generate a command
        Command cmd(DATA_COMMAND, (uint16_t)CUBE_TASK_COMMAND_SEND_DEBUG); // Set the UART channel to send data on
 8008e00:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8008e04:	2201      	movs	r2, #1
 8008e06:	2102      	movs	r1, #2
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7ff fd82 	bl	8008912 <_ZN7CommandC1E15GLOBAL_COMMANDSt>

        //Copy data into the command
        cmd.CopyDataToCommand(str_buffer, buflen);
 8008e0e:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	@ 0xd6
 8008e12:	1d39      	adds	r1, r7, #4
 8008e14:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7ff fdd3 	bl	80089c4 <_ZN7Command17CopyDataToCommandEPht>

        //Send this packet off to the UART Task
        CubeTask::Inst().GetEventQueue()->Send(cmd, false);
 8008e1e:	f7f7 fa65 	bl	80002ec <_ZN8CubeTask4InstEv>
 8008e22:	4603      	mov	r3, r0
 8008e24:	4618      	mov	r0, r3
 8008e26:	f7ff ffad 	bl	8008d84 <_ZNK4Task13GetEventQueueEv>
 8008e2a:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8008e2e:	2200      	movs	r2, #0
 8008e30:	4619      	mov	r1, r3
 8008e32:	f7ff ff15 	bl	8008c60 <_ZN5Queue4SendER7Commandb>
    {
        // Print out that we could not acquire the VA list mutex
        SOAR_ASSERT(false, "Could not acquire VA_LIST mutex");
    }
#endif
}
 8008e36:	e005      	b.n	8008e44 <_Z10cube_printPKcz+0xa8>
        SOAR_ASSERT(false, "Could not acquire VA_LIST mutex");
 8008e38:	4b07      	ldr	r3, [pc, #28]	@ (8008e58 <_Z10cube_printPKcz+0xbc>)
 8008e3a:	2238      	movs	r2, #56	@ 0x38
 8008e3c:	4907      	ldr	r1, [pc, #28]	@ (8008e5c <_Z10cube_printPKcz+0xc0>)
 8008e3e:	2000      	movs	r0, #0
 8008e40:	f000 f80e 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>
}
 8008e44:	bf00      	nop
 8008e46:	37d8      	adds	r7, #216	@ 0xd8
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e4e:	b004      	add	sp, #16
 8008e50:	4770      	bx	lr
 8008e52:	bf00      	nop
 8008e54:	2000ab20 	.word	0x2000ab20
 8008e58:	0800a56c 	.word	0x0800a56c
 8008e5c:	0800a58c 	.word	0x0800a58c

08008e60 <_Z17cube_assert_debugbPKctS0_z>:
 * @param file File that the assertion is in (__FILE__)
 * @param line Line number that the assertion is on (__LINE__)
 * @param str Optional message to print if assertion fails. Must be less than 192 characters AFTER formatting
 * @param ... Additional arguments to print if assertion fails, in same format as printf
 */
void cube_assert_debug(bool condition, const char* file, const uint16_t line, const char* str, ...) {
 8008e60:	b408      	push	{r3}
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b0d9      	sub	sp, #356	@ 0x164
 8008e66:	af02      	add	r7, sp, #8
 8008e68:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8008e6c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8008e70:	6019      	str	r1, [r3, #0]
 8008e72:	4611      	mov	r1, r2
 8008e74:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8008e78:	f2a3 1351 	subw	r3, r3, #337	@ 0x151
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	701a      	strb	r2, [r3, #0]
 8008e80:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8008e84:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8008e88:	460a      	mov	r2, r1
 8008e8a:	801a      	strh	r2, [r3, #0]
    // If assertion succeeds, do nothing
    if (condition) {
 8008e8c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8008e90:	f2a3 1351 	subw	r3, r3, #337	@ 0x151
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f040 8091 	bne.w	8008fbe <_Z17cube_assert_debugbPKctS0_z+0x15e>
        return;
    }

#ifndef DISABLE_DEBUG

    bool printMessage = false;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157

    // NOTE: Be careful! If va_list funcs while RTOS is active ALL calls to any vsnprint functions MUST have a mutex lock/unlock
    // NOTE: https://nadler.com/embedded/newlibAndFreeRTOS.html

    // We have an assert fail, we try to take control of the Debug semaphore, and then suspend all other parts of the system
    if (Global::vaListMutex.Lock(ASSERT_TAKE_MAX_TIME_MS)) {
 8008ea2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8008ea6:	484a      	ldr	r0, [pc, #296]	@ (8008fd0 <_Z17cube_assert_debugbPKctS0_z+0x170>)
 8008ea8:	f7ff fe7a 	bl	8008ba0 <_ZN5Mutex4LockEm>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d002      	beq.n	8008eb8 <_Z17cube_assert_debugbPKctS0_z+0x58>
        // We have the mutex, we can now safely print the message
        printMessage = true;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
    }

    vTaskSuspendAll();
 8008eb8:	f7fd ff24 	bl	8006d04 <vTaskSuspendAll>

    //If we have the vaListMutex, we can safely use vsnprintf
    if (printMessage) {
 8008ebc:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d072      	beq.n	8008faa <_Z17cube_assert_debugbPKctS0_z+0x14a>
        // Print out the assertion header through the supported interface, we don't have a UART task running, so we directly use HAL
        uint8_t header_buf[ASSERT_BUFFER_MAX_SIZE] = {};
 8008ec4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8008ec8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8008ecc:	2200      	movs	r2, #0
 8008ece:	601a      	str	r2, [r3, #0]
 8008ed0:	3304      	adds	r3, #4
 8008ed2:	229c      	movs	r2, #156	@ 0x9c
 8008ed4:	2100      	movs	r1, #0
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f000 fbe6 	bl	80096a8 <memset>
        int16_t res = snprintf(reinterpret_cast<char*>(header_buf), ASSERT_BUFFER_MAX_SIZE - 1, "\r\n\n-- ASSERTION FAILED --\r\nFile [%s] @ Line # [%d]\r\n", file, line);
 8008edc:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8008ee0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8008ee4:	881a      	ldrh	r2, [r3, #0]
 8008ee6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8008eea:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8008eee:	f107 000c 	add.w	r0, r7, #12
 8008ef2:	9200      	str	r2, [sp, #0]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a37      	ldr	r2, [pc, #220]	@ (8008fd4 <_Z17cube_assert_debugbPKctS0_z+0x174>)
 8008ef8:	219f      	movs	r1, #159	@ 0x9f
 8008efa:	f000 fb67 	bl	80095cc <sniprintf>
 8008efe:	4603      	mov	r3, r0
 8008f00:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
        if (res < 0) {
 8008f04:	f9b7 3154 	ldrsh.w	r3, [r7, #340]	@ 0x154
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	da0a      	bge.n	8008f22 <_Z17cube_assert_debugbPKctS0_z+0xc2>
            // If we failed to generate the header, just format the line number
            snprintf(reinterpret_cast<char*>(header_buf), ASSERT_BUFFER_MAX_SIZE - 1, "\r\n\n-- ASSERTION FAILED --\r\nFile [PATH_TOO_LONG] @ Line # [%d]\r\n", line);
 8008f0c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8008f10:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8008f14:	881b      	ldrh	r3, [r3, #0]
 8008f16:	f107 000c 	add.w	r0, r7, #12
 8008f1a:	4a2f      	ldr	r2, [pc, #188]	@ (8008fd8 <_Z17cube_assert_debugbPKctS0_z+0x178>)
 8008f1c:	219f      	movs	r1, #159	@ 0x9f
 8008f1e:	f000 fb55 	bl	80095cc <sniprintf>
        }

        // Output the header to the debug port
        DEFAULT_DEBUG_UART_DRIVER->Transmit(header_buf, strlen(reinterpret_cast<char*>(header_buf)));
 8008f22:	f107 030c 	add.w	r3, r7, #12
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7f7 f95c 	bl	80001e4 <strlen>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	f107 030c 	add.w	r3, r7, #12
 8008f34:	4619      	mov	r1, r3
 8008f36:	4829      	ldr	r0, [pc, #164]	@ (8008fdc <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 8008f38:	f000 fa04 	bl	8009344 <_ZN10UARTDriver8TransmitEPht>

        // If we have a message, and can use VA list, extract the string into a new buffer, and null terminate it
        if (printMessage && str != nullptr) {
 8008f3c:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d037      	beq.n	8008fb4 <_Z17cube_assert_debugbPKctS0_z+0x154>
 8008f44:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d033      	beq.n	8008fb4 <_Z17cube_assert_debugbPKctS0_z+0x154>
            uint8_t str_buffer[ASSERT_BUFFER_MAX_SIZE] = {};
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f52:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8008f56:	229c      	movs	r2, #156	@ 0x9c
 8008f58:	2100      	movs	r1, #0
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f000 fba4 	bl	80096a8 <memset>
            va_list argument_list;
            va_start(argument_list, str);
 8008f60:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8008f64:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
            int16_t buflen = vsnprintf(reinterpret_cast<char*>(str_buffer), sizeof(str_buffer) - 1, str, argument_list);
 8008f68:	f107 00ac 	add.w	r0, r7, #172	@ 0xac
 8008f6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008f70:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8008f74:	219f      	movs	r1, #159	@ 0x9f
 8008f76:	f000 fb89 	bl	800968c <vsniprintf>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
            va_end(argument_list);
            if (buflen > 0) {
 8008f80:	f9b7 3152 	ldrsh.w	r3, [r7, #338]	@ 0x152
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	dd15      	ble.n	8008fb4 <_Z17cube_assert_debugbPKctS0_z+0x154>
                str_buffer[buflen] = '\0';
 8008f88:	f9b7 3152 	ldrsh.w	r3, [r7, #338]	@ 0x152
 8008f8c:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008f90:	443b      	add	r3, r7
 8008f92:	2200      	movs	r2, #0
 8008f94:	f803 2cac 	strb.w	r2, [r3, #-172]
                DEFAULT_DEBUG_UART_DRIVER->Transmit(str_buffer, buflen);
 8008f98:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 8008f9c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	480e      	ldr	r0, [pc, #56]	@ (8008fdc <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 8008fa4:	f000 f9ce 	bl	8009344 <_ZN10UARTDriver8TransmitEPht>
 8008fa8:	e004      	b.n	8008fb4 <_Z17cube_assert_debugbPKctS0_z+0x154>
            }
        }
    }
    else {
        DEFAULT_DEBUG_UART_DRIVER->Transmit((uint8_t*)"-- ASSERTION FAILED --\r\nCould not acquire vaListMutex\r\n", 55);
 8008faa:	2237      	movs	r2, #55	@ 0x37
 8008fac:	490c      	ldr	r1, [pc, #48]	@ (8008fe0 <_Z17cube_assert_debugbPKctS0_z+0x180>)
 8008fae:	480b      	ldr	r0, [pc, #44]	@ (8008fdc <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 8008fb0:	f000 f9c8 	bl	8009344 <_ZN10UARTDriver8TransmitEPht>
    }

#endif

    HAL_NVIC_SystemReset();
 8008fb4:	f7f8 ff5f 	bl	8001e76 <HAL_NVIC_SystemReset>

    // We should not reach this code, but if we do, we should resume the scheduler
    xTaskResumeAll();
 8008fb8:	f7fd feb2 	bl	8006d20 <xTaskResumeAll>
 8008fbc:	e000      	b.n	8008fc0 <_Z17cube_assert_debugbPKctS0_z+0x160>
        return;
 8008fbe:	bf00      	nop
}
 8008fc0:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008fca:	b001      	add	sp, #4
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop
 8008fd0:	2000ab20 	.word	0x2000ab20
 8008fd4:	0800a5a8 	.word	0x0800a5a8
 8008fd8:	0800a5e0 	.word	0x0800a5e0
 8008fdc:	2000010c 	.word	0x2000010c
 8008fe0:	0800a620 	.word	0x0800a620

08008fe4 <_Z41__static_initialization_and_destruction_0ii>:
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	d107      	bne.n	8009004 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d102      	bne.n	8009004 <_Z41__static_initialization_and_destruction_0ii+0x20>
Mutex Global::vaListMutex;
 8008ffe:	4809      	ldr	r0, [pc, #36]	@ (8009024 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8009000:	f7ff fda2 	bl	8008b48 <_ZN5MutexC1Ev>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d107      	bne.n	800901a <_Z41__static_initialization_and_destruction_0ii+0x36>
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009010:	4293      	cmp	r3, r2
 8009012:	d102      	bne.n	800901a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8009014:	4803      	ldr	r0, [pc, #12]	@ (8009024 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8009016:	f7ff fdb5 	bl	8008b84 <_ZN5MutexD1Ev>
}
 800901a:	bf00      	nop
 800901c:	3708      	adds	r7, #8
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	2000ab20 	.word	0x2000ab20

08009028 <_GLOBAL__sub_I__ZN6Global11vaListMutexE>:
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
 800902c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009030:	2001      	movs	r0, #1
 8009032:	f7ff ffd7 	bl	8008fe4 <_Z41__static_initialization_and_destruction_0ii>
 8009036:	bd80      	pop	{r7, pc}

08009038 <_GLOBAL__sub_D__ZN6Global11vaListMutexE>:
 8009038:	b580      	push	{r7, lr}
 800903a:	af00      	add	r7, sp, #0
 800903c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009040:	2000      	movs	r0, #0
 8009042:	f7ff ffcf 	bl	8008fe4 <_Z41__static_initialization_and_destruction_0ii>
 8009046:	bd80      	pop	{r7, pc}

08009048 <_ZNK7Command14GetDataPointerEv>:
    uint8_t* GetDataPointer() const { return data; }
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	4618      	mov	r0, r3
 8009056:	370c      	adds	r7, #12
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr

08009060 <_ZN8CubeTask7RunTaskEPv>:
    }

    void InitTask();

protected:
    static void RunTask(void* pvParams) { CubeTask::Inst().Run(pvParams); } // Static Task Interface, passes control to the instance Run();
 8009060:	b580      	push	{r7, lr}
 8009062:	b082      	sub	sp, #8
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
 8009068:	f7f7 f940 	bl	80002ec <_ZN8CubeTask4InstEv>
 800906c:	4603      	mov	r3, r0
 800906e:	6879      	ldr	r1, [r7, #4]
 8009070:	4618      	mov	r0, r3
 8009072:	f000 f837 	bl	80090e4 <_ZN8CubeTask3RunEPv>
 8009076:	bf00      	nop
 8009078:	3708      	adds	r7, #8
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}
	...

08009080 <_ZN8CubeTask8InitTaskEv>:

/**
 * @brief Initializes Cube task with the RTOS scheduler
*/
void CubeTask::InitTask()
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b086      	sub	sp, #24
 8009084:	af02      	add	r7, sp, #8
 8009086:	6078      	str	r0, [r7, #4]
    // Make sure the task is not already initialized
    SOAR_ASSERT(rtTaskHandle == nullptr, "Cannot initialize UART task twice");
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d005      	beq.n	800909c <_ZN8CubeTask8InitTaskEv+0x1c>
 8009090:	4b0f      	ldr	r3, [pc, #60]	@ (80090d0 <_ZN8CubeTask8InitTaskEv+0x50>)
 8009092:	2211      	movs	r2, #17
 8009094:	490f      	ldr	r1, [pc, #60]	@ (80090d4 <_ZN8CubeTask8InitTaskEv+0x54>)
 8009096:	2000      	movs	r0, #0
 8009098:	f7ff fee2 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>

    // Start the task
    BaseType_t rtValue =
        xTaskCreate((TaskFunction_t)CubeTask::RunTask,
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	3304      	adds	r3, #4
 80090a0:	9301      	str	r3, [sp, #4]
 80090a2:	2302      	movs	r3, #2
 80090a4:	9300      	str	r3, [sp, #0]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80090ac:	490a      	ldr	r1, [pc, #40]	@ (80090d8 <_ZN8CubeTask8InitTaskEv+0x58>)
 80090ae:	480b      	ldr	r0, [pc, #44]	@ (80090dc <_ZN8CubeTask8InitTaskEv+0x5c>)
 80090b0:	f7fd fc32 	bl	8006918 <xTaskCreate>
 80090b4:	60f8      	str	r0, [r7, #12]
            (void*)this,
            (UBaseType_t)UART_TASK_RTOS_PRIORITY,
            (TaskHandle_t*)&rtTaskHandle);

    //Ensure creation succeded
    SOAR_ASSERT(rtValue == pdPASS, "CUBETask::InitTask() - xTaskCreate() failed");
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d005      	beq.n	80090c8 <_ZN8CubeTask8InitTaskEv+0x48>
 80090bc:	4b08      	ldr	r3, [pc, #32]	@ (80090e0 <_ZN8CubeTask8InitTaskEv+0x60>)
 80090be:	221d      	movs	r2, #29
 80090c0:	4904      	ldr	r1, [pc, #16]	@ (80090d4 <_ZN8CubeTask8InitTaskEv+0x54>)
 80090c2:	2000      	movs	r0, #0
 80090c4:	f7ff fecc 	bl	8008e60 <_Z17cube_assert_debugbPKctS0_z>
}
 80090c8:	bf00      	nop
 80090ca:	3710      	adds	r7, #16
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}
 80090d0:	0800a658 	.word	0x0800a658
 80090d4:	0800a67c 	.word	0x0800a67c
 80090d8:	0800a694 	.word	0x0800a694
 80090dc:	08009061 	.word	0x08009061
 80090e0:	0800a6a0 	.word	0x0800a6a0

080090e4 <_ZN8CubeTask3RunEPv>:
/**
 * @brief Instance Run loop for the Cube Task, runs on scheduler start as long as the task is initialized.
 * @param pvParams RTOS Passed void parameters, contains a pointer to the object instance, should not be used
*/
void CubeTask::Run(void * pvParams)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b086      	sub	sp, #24
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
    //UART Task loop
    while(1) {
        Command cm;
 80090ee:	f107 030c 	add.w	r3, r7, #12
 80090f2:	4618      	mov	r0, r3
 80090f4:	f7ff fbf3 	bl	80088de <_ZN7CommandC1Ev>

        //Wait forever for a command
        qEvtQueue->ReceiveWait(cm);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	f107 020c 	add.w	r2, r7, #12
 8009100:	4611      	mov	r1, r2
 8009102:	4618      	mov	r0, r3
 8009104:	f7ff fdf0 	bl	8008ce8 <_ZN5Queue11ReceiveWaitER7Command>

        //Process the command
        HandleCommand(cm);
 8009108:	f107 030c 	add.w	r3, r7, #12
 800910c:	4619      	mov	r1, r3
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f000 f802 	bl	8009118 <_ZN8CubeTask13HandleCommandER7Command>
    }
 8009114:	bf00      	nop
 8009116:	e7ea      	b.n	80090ee <_ZN8CubeTask3RunEPv+0xa>

08009118 <_ZN8CubeTask13HandleCommandER7Command>:
 * @brief HandleCommand handles any command passed to the Cube task primary event queue. Responsible for
 *           handling all commands, even if unsupported. (Unexpected commands must still be reset)
 * @param cm Reference to the command object to handle
*/
void CubeTask::HandleCommand(Command& cm)
{
 8009118:	b590      	push	{r4, r7, lr}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
    //Switch for the GLOBAL_COMMAND
    switch (cm.GetCommand()) {
 8009122:	6838      	ldr	r0, [r7, #0]
 8009124:	f7f7 fa4c 	bl	80005c0 <_ZNK7Command10GetCommandEv>
 8009128:	4603      	mov	r3, r0
 800912a:	2b02      	cmp	r3, #2
 800912c:	d11d      	bne.n	800916a <_ZN8CubeTask13HandleCommandER7Command+0x52>
    case DATA_COMMAND: {
        //Switch for task specific command within DATA_COMMAND
        switch (cm.GetTaskCommand()) {
 800912e:	6838      	ldr	r0, [r7, #0]
 8009130:	f7f7 fd4e 	bl	8000bd0 <_ZNK7Command14GetTaskCommandEv>
 8009134:	4603      	mov	r3, r0
 8009136:	2b01      	cmp	r3, #1
 8009138:	d10d      	bne.n	8009156 <_ZN8CubeTask13HandleCommandER7Command+0x3e>
        case CUBE_TASK_COMMAND_SEND_DEBUG:
#ifndef DISABLE_DEBUG
                DEFAULT_DEBUG_UART_DRIVER->Transmit(cm.GetDataPointer(), cm.GetDataSize());
 800913a:	6838      	ldr	r0, [r7, #0]
 800913c:	f7ff ff84 	bl	8009048 <_ZNK7Command14GetDataPointerEv>
 8009140:	4604      	mov	r4, r0
 8009142:	6838      	ldr	r0, [r7, #0]
 8009144:	f7ff fc86 	bl	8008a54 <_ZNK7Command11GetDataSizeEv>
 8009148:	4603      	mov	r3, r0
 800914a:	461a      	mov	r2, r3
 800914c:	4621      	mov	r1, r4
 800914e:	480f      	ldr	r0, [pc, #60]	@ (800918c <_ZN8CubeTask13HandleCommandER7Command+0x74>)
 8009150:	f000 f8f8 	bl	8009344 <_ZN10UARTDriver8TransmitEPht>
#endif
            break;
 8009154:	e008      	b.n	8009168 <_ZN8CubeTask13HandleCommandER7Command+0x50>
        default:
            SOAR_PRINT("CUBETask - Received Unsupported DATA_COMMAND {%d}\n", cm.GetTaskCommand());
 8009156:	6838      	ldr	r0, [r7, #0]
 8009158:	f7f7 fd3a 	bl	8000bd0 <_ZNK7Command14GetTaskCommandEv>
 800915c:	4603      	mov	r3, r0
 800915e:	4619      	mov	r1, r3
 8009160:	480b      	ldr	r0, [pc, #44]	@ (8009190 <_ZN8CubeTask13HandleCommandER7Command+0x78>)
 8009162:	f7ff fe1b 	bl	8008d9c <_Z10cube_printPKcz>
            break;
 8009166:	bf00      	nop
        }
        break;
 8009168:	e008      	b.n	800917c <_ZN8CubeTask13HandleCommandER7Command+0x64>
    }
    default:
        SOAR_PRINT("CUBETask - Received Unsupported Command {%d}\n", cm.GetCommand());
 800916a:	6838      	ldr	r0, [r7, #0]
 800916c:	f7f7 fa28 	bl	80005c0 <_ZNK7Command10GetCommandEv>
 8009170:	4603      	mov	r3, r0
 8009172:	4619      	mov	r1, r3
 8009174:	4807      	ldr	r0, [pc, #28]	@ (8009194 <_ZN8CubeTask13HandleCommandER7Command+0x7c>)
 8009176:	f7ff fe11 	bl	8008d9c <_Z10cube_printPKcz>
        break;
 800917a:	bf00      	nop
    }

    //No matter what we happens, we must reset allocated data
    cm.Reset();
 800917c:	6838      	ldr	r0, [r7, #0]
 800917e:	f7ff fc47 	bl	8008a10 <_ZN7Command5ResetEv>
}
 8009182:	bf00      	nop
 8009184:	370c      	adds	r7, #12
 8009186:	46bd      	mov	sp, r7
 8009188:	bd90      	pop	{r4, r7, pc}
 800918a:	bf00      	nop
 800918c:	2000010c 	.word	0x2000010c
 8009190:	0800a6cc 	.word	0x0800a6cc
 8009194:	0800a700 	.word	0x0800a700

08009198 <LL_USART_IsActiveFlag_PE>:
  * @rmtoll ISR          PE            LL_USART_IsActiveFlag_PE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(const USART_TypeDef *USARTx)
{
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	69db      	ldr	r3, [r3, #28]
 80091a4:	f003 0301 	and.w	r3, r3, #1
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d101      	bne.n	80091b0 <LL_USART_IsActiveFlag_PE+0x18>
 80091ac:	2301      	movs	r3, #1
 80091ae:	e000      	b.n	80091b2 <LL_USART_IsActiveFlag_PE+0x1a>
 80091b0:	2300      	movs	r3, #0
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	370c      	adds	r7, #12
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr

080091be <LL_USART_IsActiveFlag_FE>:
  * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
{
 80091be:	b480      	push	{r7}
 80091c0:	b083      	sub	sp, #12
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	69db      	ldr	r3, [r3, #28]
 80091ca:	f003 0302 	and.w	r3, r3, #2
 80091ce:	2b02      	cmp	r3, #2
 80091d0:	d101      	bne.n	80091d6 <LL_USART_IsActiveFlag_FE+0x18>
 80091d2:	2301      	movs	r3, #1
 80091d4:	e000      	b.n	80091d8 <LL_USART_IsActiveFlag_FE+0x1a>
 80091d6:	2300      	movs	r3, #0
}
 80091d8:	4618      	mov	r0, r3
 80091da:	370c      	adds	r7, #12
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <LL_USART_IsActiveFlag_NE>:
  * @rmtoll ISR          NE            LL_USART_IsActiveFlag_NE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	69db      	ldr	r3, [r3, #28]
 80091f0:	f003 0304 	and.w	r3, r3, #4
 80091f4:	2b04      	cmp	r3, #4
 80091f6:	d101      	bne.n	80091fc <LL_USART_IsActiveFlag_NE+0x18>
 80091f8:	2301      	movs	r3, #1
 80091fa:	e000      	b.n	80091fe <LL_USART_IsActiveFlag_NE+0x1a>
 80091fc:	2300      	movs	r3, #0
}
 80091fe:	4618      	mov	r0, r3
 8009200:	370c      	adds	r7, #12
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr

0800920a <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 800920a:	b480      	push	{r7}
 800920c:	b083      	sub	sp, #12
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	69db      	ldr	r3, [r3, #28]
 8009216:	f003 0308 	and.w	r3, r3, #8
 800921a:	2b08      	cmp	r3, #8
 800921c:	d101      	bne.n	8009222 <LL_USART_IsActiveFlag_ORE+0x18>
 800921e:	2301      	movs	r3, #1
 8009220:	e000      	b.n	8009224 <LL_USART_IsActiveFlag_ORE+0x1a>
 8009222:	2300      	movs	r3, #0
}
 8009224:	4618      	mov	r0, r3
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	69db      	ldr	r3, [r3, #28]
 800923c:	f003 0320 	and.w	r3, r3, #32
 8009240:	2b20      	cmp	r3, #32
 8009242:	d101      	bne.n	8009248 <LL_USART_IsActiveFlag_RXNE+0x18>
 8009244:	2301      	movs	r3, #1
 8009246:	e000      	b.n	800924a <LL_USART_IsActiveFlag_RXNE+0x1a>
 8009248:	2300      	movs	r3, #0
}
 800924a:	4618      	mov	r0, r3
 800924c:	370c      	adds	r7, #12
 800924e:	46bd      	mov	sp, r7
 8009250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009254:	4770      	bx	lr

08009256 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8009256:	b480      	push	{r7}
 8009258:	b083      	sub	sp, #12
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	69db      	ldr	r3, [r3, #28]
 8009262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009266:	2b40      	cmp	r3, #64	@ 0x40
 8009268:	d101      	bne.n	800926e <LL_USART_IsActiveFlag_TC+0x18>
 800926a:	2301      	movs	r3, #1
 800926c:	e000      	b.n	8009270 <LL_USART_IsActiveFlag_TC+0x1a>
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	370c      	adds	r7, #12
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	69db      	ldr	r3, [r3, #28]
 8009288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800928c:	2b80      	cmp	r3, #128	@ 0x80
 800928e:	d101      	bne.n	8009294 <LL_USART_IsActiveFlag_TXE+0x18>
 8009290:	2301      	movs	r3, #1
 8009292:	e000      	b.n	8009296 <LL_USART_IsActiveFlag_TXE+0x1a>
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	370c      	adds	r7, #12
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr

080092a2 <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 80092a2:	b480      	push	{r7}
 80092a4:	b083      	sub	sp, #12
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2208      	movs	r2, #8
 80092ae:	621a      	str	r2, [r3, #32]
}
 80092b0:	bf00      	nop
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80092bc:	b480      	push	{r7}
 80092be:	b089      	sub	sp, #36	@ 0x24
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	e853 3f00 	ldrex	r3, [r3]
 80092ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	f043 0320 	orr.w	r3, r3, #32
 80092d6:	61fb      	str	r3, [r7, #28]
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	69fa      	ldr	r2, [r7, #28]
 80092dc:	61ba      	str	r2, [r7, #24]
 80092de:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e0:	6979      	ldr	r1, [r7, #20]
 80092e2:	69ba      	ldr	r2, [r7, #24]
 80092e4:	e841 2300 	strex	r3, r2, [r1]
 80092e8:	613b      	str	r3, [r7, #16]
   return(result);
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	bf14      	ite	ne
 80092f0:	2301      	movne	r3, #1
 80092f2:	2300      	moveq	r3, #0
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d1e4      	bne.n	80092c4 <LL_USART_EnableIT_RXNE+0x8>
}
 80092fa:	bf00      	nop
 80092fc:	bf00      	nop
 80092fe:	3724      	adds	r7, #36	@ 0x24
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8009308:	b480      	push	{r7}
 800930a:	b083      	sub	sp, #12
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009314:	b29b      	uxth	r3, r3
 8009316:	b2db      	uxtb	r3, r3
}
 8009318:	4618      	mov	r0, r3
 800931a:	370c      	adds	r7, #12
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr

08009324 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8009324:	b480      	push	{r7}
 8009326:	b083      	sub	sp, #12
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8009330:	78fb      	ldrb	r3, [r7, #3]
 8009332:	b29a      	uxth	r2, r3
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <_ZN10UARTDriver8TransmitEPht>:
 * @param data The data to transmit
 * @param len The length of the data to transmit
 * @return True if the transmission was successful, false otherwise
 */
bool UARTDriver::Transmit(uint8_t* data, uint16_t len)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b086      	sub	sp, #24
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	4613      	mov	r3, r2
 8009350:	80fb      	strh	r3, [r7, #6]
    // Loop through and transmit each byte via. polling
    for (uint16_t i = 0; i < len; i++) {
 8009352:	2300      	movs	r3, #0
 8009354:	82fb      	strh	r3, [r7, #22]
 8009356:	e019      	b.n	800938c <_ZN10UARTDriver8TransmitEPht+0x48>
        LL_USART_TransmitData8(kUart_, data[i]);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6818      	ldr	r0, [r3, #0]
 800935c:	8afb      	ldrh	r3, [r7, #22]
 800935e:	68ba      	ldr	r2, [r7, #8]
 8009360:	4413      	add	r3, r2
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	4619      	mov	r1, r3
 8009366:	f7ff ffdd 	bl	8009324 <LL_USART_TransmitData8>

        // Wait until the TX Register Empty Flag is set
        while (!LL_USART_IsActiveFlag_TXE(kUart_)) {}
 800936a:	bf00      	nop
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4618      	mov	r0, r3
 8009372:	f7ff ff83 	bl	800927c <LL_USART_IsActiveFlag_TXE>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	bf0c      	ite	eq
 800937c:	2301      	moveq	r3, #1
 800937e:	2300      	movne	r3, #0
 8009380:	b2db      	uxtb	r3, r3
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1f2      	bne.n	800936c <_ZN10UARTDriver8TransmitEPht+0x28>
    for (uint16_t i = 0; i < len; i++) {
 8009386:	8afb      	ldrh	r3, [r7, #22]
 8009388:	3301      	adds	r3, #1
 800938a:	82fb      	strh	r3, [r7, #22]
 800938c:	8afa      	ldrh	r2, [r7, #22]
 800938e:	88fb      	ldrh	r3, [r7, #6]
 8009390:	429a      	cmp	r2, r3
 8009392:	d3e1      	bcc.n	8009358 <_ZN10UARTDriver8TransmitEPht+0x14>
    }

    // Wait until the transfer complete flag is set
    while (!LL_USART_IsActiveFlag_TC(kUart_)) {}
 8009394:	bf00      	nop
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4618      	mov	r0, r3
 800939c:	f7ff ff5b 	bl	8009256 <LL_USART_IsActiveFlag_TC>
 80093a0:	4603      	mov	r3, r0
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	bf0c      	ite	eq
 80093a6:	2301      	moveq	r3, #1
 80093a8:	2300      	movne	r3, #0
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d1f2      	bne.n	8009396 <_ZN10UARTDriver8TransmitEPht+0x52>

    return true;
 80093b0:	2301      	movs	r3, #1
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3718      	adds	r7, #24
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}

080093ba <_ZN10UARTDriver9ReceiveITEPhP16UARTReceiverBase>:
* @brief Receives 1 byte of data via interrupt
* @param receiver
* @return TRUE if interrupt was successfully enabled, FALSE otherwise
*/
bool UARTDriver::ReceiveIT(uint8_t* charBuf, UARTReceiverBase* receiver)
{
 80093ba:	b580      	push	{r7, lr}
 80093bc:	b084      	sub	sp, #16
 80093be:	af00      	add	r7, sp, #0
 80093c0:	60f8      	str	r0, [r7, #12]
 80093c2:	60b9      	str	r1, [r7, #8]
 80093c4:	607a      	str	r2, [r7, #4]
    // Check flags
    HandleAndClearRxError();
 80093c6:	68f8      	ldr	r0, [r7, #12]
 80093c8:	f000 f822 	bl	8009410 <_ZN10UARTDriver21HandleAndClearRxErrorEv>
    if (LL_USART_IsActiveFlag_RXNE(kUart_)) {
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4618      	mov	r0, r3
 80093d2:	f7ff ff2d 	bl	8009230 <LL_USART_IsActiveFlag_RXNE>
 80093d6:	4603      	mov	r3, r0
 80093d8:	2b00      	cmp	r3, #0
 80093da:	bf14      	ite	ne
 80093dc:	2301      	movne	r3, #1
 80093de:	2300      	moveq	r3, #0
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d004      	beq.n	80093f0 <_ZN10UARTDriver9ReceiveITEPhP16UARTReceiverBase+0x36>
        // Read the data and ignore it
        LL_USART_ReceiveData8(kUart_);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	4618      	mov	r0, r3
 80093ec:	f7ff ff8c 	bl	8009308 <LL_USART_ReceiveData8>
    }

    // Set the buffer and receiver
    rxCharBuf_ = charBuf;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	68ba      	ldr	r2, [r7, #8]
 80093f4:	605a      	str	r2, [r3, #4]
    rxReceiver_ = receiver;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	609a      	str	r2, [r3, #8]

    // Enable the receive interrupt
    LL_USART_EnableIT_RXNE(kUart_);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4618      	mov	r0, r3
 8009402:	f7ff ff5b 	bl	80092bc <LL_USART_EnableIT_RXNE>

    return true;
 8009406:	2301      	movs	r3, #1
}
 8009408:	4618      	mov	r0, r3
 800940a:	3710      	adds	r7, #16
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <_ZN10UARTDriver21HandleAndClearRxErrorEv>:
/**
 * @brief Clears any error flags that may have been set
 * @return true if flags had to be cleared, false otherwise
 */
bool UARTDriver::HandleAndClearRxError()
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b084      	sub	sp, #16
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
    bool shouldClearFlags = false;
 8009418:	2300      	movs	r3, #0
 800941a:	73fb      	strb	r3, [r7, #15]
    if (LL_USART_IsActiveFlag_ORE(kUart_)) {
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4618      	mov	r0, r3
 8009422:	f7ff fef2 	bl	800920a <LL_USART_IsActiveFlag_ORE>
 8009426:	4603      	mov	r3, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	bf14      	ite	ne
 800942c:	2301      	movne	r3, #1
 800942e:	2300      	moveq	r3, #0
 8009430:	b2db      	uxtb	r3, r3
 8009432:	2b00      	cmp	r3, #0
 8009434:	d001      	beq.n	800943a <_ZN10UARTDriver21HandleAndClearRxErrorEv+0x2a>
        shouldClearFlags = true;
 8009436:	2301      	movs	r3, #1
 8009438:	73fb      	strb	r3, [r7, #15]
    }
    if (LL_USART_IsActiveFlag_NE(kUart_)) {
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4618      	mov	r0, r3
 8009440:	f7ff fed0 	bl	80091e4 <LL_USART_IsActiveFlag_NE>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	bf14      	ite	ne
 800944a:	2301      	movne	r3, #1
 800944c:	2300      	moveq	r3, #0
 800944e:	b2db      	uxtb	r3, r3
 8009450:	2b00      	cmp	r3, #0
 8009452:	d001      	beq.n	8009458 <_ZN10UARTDriver21HandleAndClearRxErrorEv+0x48>
        shouldClearFlags = true;
 8009454:	2301      	movs	r3, #1
 8009456:	73fb      	strb	r3, [r7, #15]
    }
    if(LL_USART_IsActiveFlag_FE(kUart_)) {
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4618      	mov	r0, r3
 800945e:	f7ff feae 	bl	80091be <LL_USART_IsActiveFlag_FE>
 8009462:	4603      	mov	r3, r0
 8009464:	2b00      	cmp	r3, #0
 8009466:	bf14      	ite	ne
 8009468:	2301      	movne	r3, #1
 800946a:	2300      	moveq	r3, #0
 800946c:	b2db      	uxtb	r3, r3
 800946e:	2b00      	cmp	r3, #0
 8009470:	d001      	beq.n	8009476 <_ZN10UARTDriver21HandleAndClearRxErrorEv+0x66>
        shouldClearFlags = true;
 8009472:	2301      	movs	r3, #1
 8009474:	73fb      	strb	r3, [r7, #15]
    }
    if(LL_USART_IsActiveFlag_PE(kUart_)) {
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4618      	mov	r0, r3
 800947c:	f7ff fe8c 	bl	8009198 <LL_USART_IsActiveFlag_PE>
 8009480:	4603      	mov	r3, r0
 8009482:	2b00      	cmp	r3, #0
 8009484:	bf14      	ite	ne
 8009486:	2301      	movne	r3, #1
 8009488:	2300      	moveq	r3, #0
 800948a:	b2db      	uxtb	r3, r3
 800948c:	2b00      	cmp	r3, #0
 800948e:	d001      	beq.n	8009494 <_ZN10UARTDriver21HandleAndClearRxErrorEv+0x84>
        shouldClearFlags = true;
 8009490:	2301      	movs	r3, #1
 8009492:	73fb      	strb	r3, [r7, #15]
    }

    // Clearing the ORE here also clears PE, NE, FE, IDLE
    if(shouldClearFlags)
 8009494:	7bfb      	ldrb	r3, [r7, #15]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d004      	beq.n	80094a4 <_ZN10UARTDriver21HandleAndClearRxErrorEv+0x94>
        LL_USART_ClearFlag_ORE(kUart_);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4618      	mov	r0, r3
 80094a0:	f7ff feff 	bl	80092a2 <LL_USART_ClearFlag_ORE>

    return !shouldClearFlags;
 80094a4:	7bfb      	ldrb	r3, [r7, #15]
 80094a6:	f083 0301 	eor.w	r3, r3, #1
 80094aa:	b2db      	uxtb	r3, r3
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <_ZN10UARTDriver11GetRxErrorsEv>:
/**
 * @brief Checks UART Rx error flags, if any are set returns true
 * @return true if any error flags are set, false otherwise
 */
bool UARTDriver::GetRxErrors()
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
    bool hasErrors = false;
 80094bc:	2300      	movs	r3, #0
 80094be:	73fb      	strb	r3, [r7, #15]

    if (LL_USART_IsActiveFlag_ORE(kUart_)) {
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7ff fea0 	bl	800920a <LL_USART_IsActiveFlag_ORE>
 80094ca:	4603      	mov	r3, r0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	bf14      	ite	ne
 80094d0:	2301      	movne	r3, #1
 80094d2:	2300      	moveq	r3, #0
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d002      	beq.n	80094e0 <_ZN10UARTDriver11GetRxErrorsEv+0x2c>
        hasErrors = true;
 80094da:	2301      	movs	r3, #1
 80094dc:	73fb      	strb	r3, [r7, #15]
 80094de:	e02e      	b.n	800953e <_ZN10UARTDriver11GetRxErrorsEv+0x8a>
    }
    else if (LL_USART_IsActiveFlag_NE(kUart_)) {
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4618      	mov	r0, r3
 80094e6:	f7ff fe7d 	bl	80091e4 <LL_USART_IsActiveFlag_NE>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	bf14      	ite	ne
 80094f0:	2301      	movne	r3, #1
 80094f2:	2300      	moveq	r3, #0
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d002      	beq.n	8009500 <_ZN10UARTDriver11GetRxErrorsEv+0x4c>
        hasErrors = true;
 80094fa:	2301      	movs	r3, #1
 80094fc:	73fb      	strb	r3, [r7, #15]
 80094fe:	e01e      	b.n	800953e <_ZN10UARTDriver11GetRxErrorsEv+0x8a>
    }
    else if(LL_USART_IsActiveFlag_FE(kUart_)) {
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4618      	mov	r0, r3
 8009506:	f7ff fe5a 	bl	80091be <LL_USART_IsActiveFlag_FE>
 800950a:	4603      	mov	r3, r0
 800950c:	2b00      	cmp	r3, #0
 800950e:	bf14      	ite	ne
 8009510:	2301      	movne	r3, #1
 8009512:	2300      	moveq	r3, #0
 8009514:	b2db      	uxtb	r3, r3
 8009516:	2b00      	cmp	r3, #0
 8009518:	d002      	beq.n	8009520 <_ZN10UARTDriver11GetRxErrorsEv+0x6c>
        hasErrors = true;
 800951a:	2301      	movs	r3, #1
 800951c:	73fb      	strb	r3, [r7, #15]
 800951e:	e00e      	b.n	800953e <_ZN10UARTDriver11GetRxErrorsEv+0x8a>
    }
    else if(LL_USART_IsActiveFlag_PE(kUart_)) {
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4618      	mov	r0, r3
 8009526:	f7ff fe37 	bl	8009198 <LL_USART_IsActiveFlag_PE>
 800952a:	4603      	mov	r3, r0
 800952c:	2b00      	cmp	r3, #0
 800952e:	bf14      	ite	ne
 8009530:	2301      	movne	r3, #1
 8009532:	2300      	moveq	r3, #0
 8009534:	b2db      	uxtb	r3, r3
 8009536:	2b00      	cmp	r3, #0
 8009538:	d001      	beq.n	800953e <_ZN10UARTDriver11GetRxErrorsEv+0x8a>
        hasErrors = true;
 800953a:	2301      	movs	r3, #1
 800953c:	73fb      	strb	r3, [r7, #15]
    }

    return hasErrors;
 800953e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009540:	4618      	mov	r0, r3
 8009542:	3710      	adds	r7, #16
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <_ZN10UARTDriver14HandleIRQ_UARTEv>:
/**
 * @brief Handles an interrupt for the UART
 * @attention MUST be called inside USARTx_IRQHandler
 */
void UARTDriver::HandleIRQ_UART()
{
 8009548:	b5b0      	push	{r4, r5, r7, lr}
 800954a:	b082      	sub	sp, #8
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
    // Call the callback if RXNE is set
    if (LL_USART_IsActiveFlag_RXNE(kUart_)) {
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4618      	mov	r0, r3
 8009556:	f7ff fe6b 	bl	8009230 <LL_USART_IsActiveFlag_RXNE>
 800955a:	4603      	mov	r3, r0
 800955c:	2b00      	cmp	r3, #0
 800955e:	bf14      	ite	ne
 8009560:	2301      	movne	r3, #1
 8009562:	2300      	moveq	r3, #0
 8009564:	b2db      	uxtb	r3, r3
 8009566:	2b00      	cmp	r3, #0
 8009568:	d01d      	beq.n	80095a6 <_ZN10UARTDriver14HandleIRQ_UARTEv+0x5e>
        // Read the data from the data register
        if (rxCharBuf_ != nullptr) {
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d008      	beq.n	8009584 <_ZN10UARTDriver14HandleIRQ_UARTEv+0x3c>
            *rxCharBuf_ = LL_USART_ReceiveData8(kUart_);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	685c      	ldr	r4, [r3, #4]
 800957a:	4610      	mov	r0, r2
 800957c:	f7ff fec4 	bl	8009308 <LL_USART_ReceiveData8>
 8009580:	4603      	mov	r3, r0
 8009582:	7023      	strb	r3, [r4, #0]
        }

        // Call the receiver interrupt
        if(rxReceiver_ != nullptr) {
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d00c      	beq.n	80095a6 <_ZN10UARTDriver14HandleIRQ_UARTEv+0x5e>
            rxReceiver_->InterruptRxData(GetRxErrors());
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	681c      	ldr	r4, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	689d      	ldr	r5, [r3, #8]
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f7ff ff8b 	bl	80094b4 <_ZN10UARTDriver11GetRxErrorsEv>
 800959e:	4603      	mov	r3, r0
 80095a0:	4619      	mov	r1, r3
 80095a2:	4628      	mov	r0, r5
 80095a4:	47a0      	blx	r4
        }
    }
}
 80095a6:	bf00      	nop
 80095a8:	3708      	adds	r7, #8
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bdb0      	pop	{r4, r5, r7, pc}

080095ae <__cxa_guard_acquire>:
 80095ae:	6802      	ldr	r2, [r0, #0]
 80095b0:	07d2      	lsls	r2, r2, #31
 80095b2:	4603      	mov	r3, r0
 80095b4:	d405      	bmi.n	80095c2 <__cxa_guard_acquire+0x14>
 80095b6:	7842      	ldrb	r2, [r0, #1]
 80095b8:	b102      	cbz	r2, 80095bc <__cxa_guard_acquire+0xe>
 80095ba:	deff      	udf	#255	@ 0xff
 80095bc:	2001      	movs	r0, #1
 80095be:	7058      	strb	r0, [r3, #1]
 80095c0:	4770      	bx	lr
 80095c2:	2000      	movs	r0, #0
 80095c4:	4770      	bx	lr

080095c6 <__cxa_guard_release>:
 80095c6:	2301      	movs	r3, #1
 80095c8:	6003      	str	r3, [r0, #0]
 80095ca:	4770      	bx	lr

080095cc <sniprintf>:
 80095cc:	b40c      	push	{r2, r3}
 80095ce:	b530      	push	{r4, r5, lr}
 80095d0:	4b17      	ldr	r3, [pc, #92]	@ (8009630 <sniprintf+0x64>)
 80095d2:	1e0c      	subs	r4, r1, #0
 80095d4:	681d      	ldr	r5, [r3, #0]
 80095d6:	b09d      	sub	sp, #116	@ 0x74
 80095d8:	da08      	bge.n	80095ec <sniprintf+0x20>
 80095da:	238b      	movs	r3, #139	@ 0x8b
 80095dc:	602b      	str	r3, [r5, #0]
 80095de:	f04f 30ff 	mov.w	r0, #4294967295
 80095e2:	b01d      	add	sp, #116	@ 0x74
 80095e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095e8:	b002      	add	sp, #8
 80095ea:	4770      	bx	lr
 80095ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80095f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80095f4:	bf14      	ite	ne
 80095f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80095fa:	4623      	moveq	r3, r4
 80095fc:	9304      	str	r3, [sp, #16]
 80095fe:	9307      	str	r3, [sp, #28]
 8009600:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009604:	9002      	str	r0, [sp, #8]
 8009606:	9006      	str	r0, [sp, #24]
 8009608:	f8ad 3016 	strh.w	r3, [sp, #22]
 800960c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800960e:	ab21      	add	r3, sp, #132	@ 0x84
 8009610:	a902      	add	r1, sp, #8
 8009612:	4628      	mov	r0, r5
 8009614:	9301      	str	r3, [sp, #4]
 8009616:	f000 fa33 	bl	8009a80 <_svfiprintf_r>
 800961a:	1c43      	adds	r3, r0, #1
 800961c:	bfbc      	itt	lt
 800961e:	238b      	movlt	r3, #139	@ 0x8b
 8009620:	602b      	strlt	r3, [r5, #0]
 8009622:	2c00      	cmp	r4, #0
 8009624:	d0dd      	beq.n	80095e2 <sniprintf+0x16>
 8009626:	9b02      	ldr	r3, [sp, #8]
 8009628:	2200      	movs	r2, #0
 800962a:	701a      	strb	r2, [r3, #0]
 800962c:	e7d9      	b.n	80095e2 <sniprintf+0x16>
 800962e:	bf00      	nop
 8009630:	20000030 	.word	0x20000030

08009634 <_vsniprintf_r>:
 8009634:	b530      	push	{r4, r5, lr}
 8009636:	4614      	mov	r4, r2
 8009638:	2c00      	cmp	r4, #0
 800963a:	b09b      	sub	sp, #108	@ 0x6c
 800963c:	4605      	mov	r5, r0
 800963e:	461a      	mov	r2, r3
 8009640:	da05      	bge.n	800964e <_vsniprintf_r+0x1a>
 8009642:	238b      	movs	r3, #139	@ 0x8b
 8009644:	6003      	str	r3, [r0, #0]
 8009646:	f04f 30ff 	mov.w	r0, #4294967295
 800964a:	b01b      	add	sp, #108	@ 0x6c
 800964c:	bd30      	pop	{r4, r5, pc}
 800964e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009652:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009656:	bf14      	ite	ne
 8009658:	f104 33ff 	addne.w	r3, r4, #4294967295
 800965c:	4623      	moveq	r3, r4
 800965e:	9302      	str	r3, [sp, #8]
 8009660:	9305      	str	r3, [sp, #20]
 8009662:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009666:	9100      	str	r1, [sp, #0]
 8009668:	9104      	str	r1, [sp, #16]
 800966a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800966e:	4669      	mov	r1, sp
 8009670:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009672:	f000 fa05 	bl	8009a80 <_svfiprintf_r>
 8009676:	1c43      	adds	r3, r0, #1
 8009678:	bfbc      	itt	lt
 800967a:	238b      	movlt	r3, #139	@ 0x8b
 800967c:	602b      	strlt	r3, [r5, #0]
 800967e:	2c00      	cmp	r4, #0
 8009680:	d0e3      	beq.n	800964a <_vsniprintf_r+0x16>
 8009682:	9b00      	ldr	r3, [sp, #0]
 8009684:	2200      	movs	r2, #0
 8009686:	701a      	strb	r2, [r3, #0]
 8009688:	e7df      	b.n	800964a <_vsniprintf_r+0x16>
	...

0800968c <vsniprintf>:
 800968c:	b507      	push	{r0, r1, r2, lr}
 800968e:	9300      	str	r3, [sp, #0]
 8009690:	4613      	mov	r3, r2
 8009692:	460a      	mov	r2, r1
 8009694:	4601      	mov	r1, r0
 8009696:	4803      	ldr	r0, [pc, #12]	@ (80096a4 <vsniprintf+0x18>)
 8009698:	6800      	ldr	r0, [r0, #0]
 800969a:	f7ff ffcb 	bl	8009634 <_vsniprintf_r>
 800969e:	b003      	add	sp, #12
 80096a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80096a4:	20000030 	.word	0x20000030

080096a8 <memset>:
 80096a8:	4402      	add	r2, r0
 80096aa:	4603      	mov	r3, r0
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d100      	bne.n	80096b2 <memset+0xa>
 80096b0:	4770      	bx	lr
 80096b2:	f803 1b01 	strb.w	r1, [r3], #1
 80096b6:	e7f9      	b.n	80096ac <memset+0x4>

080096b8 <_reclaim_reent>:
 80096b8:	4b29      	ldr	r3, [pc, #164]	@ (8009760 <_reclaim_reent+0xa8>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4283      	cmp	r3, r0
 80096be:	b570      	push	{r4, r5, r6, lr}
 80096c0:	4604      	mov	r4, r0
 80096c2:	d04b      	beq.n	800975c <_reclaim_reent+0xa4>
 80096c4:	69c3      	ldr	r3, [r0, #28]
 80096c6:	b1ab      	cbz	r3, 80096f4 <_reclaim_reent+0x3c>
 80096c8:	68db      	ldr	r3, [r3, #12]
 80096ca:	b16b      	cbz	r3, 80096e8 <_reclaim_reent+0x30>
 80096cc:	2500      	movs	r5, #0
 80096ce:	69e3      	ldr	r3, [r4, #28]
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	5959      	ldr	r1, [r3, r5]
 80096d4:	2900      	cmp	r1, #0
 80096d6:	d13b      	bne.n	8009750 <_reclaim_reent+0x98>
 80096d8:	3504      	adds	r5, #4
 80096da:	2d80      	cmp	r5, #128	@ 0x80
 80096dc:	d1f7      	bne.n	80096ce <_reclaim_reent+0x16>
 80096de:	69e3      	ldr	r3, [r4, #28]
 80096e0:	4620      	mov	r0, r4
 80096e2:	68d9      	ldr	r1, [r3, #12]
 80096e4:	f000 f878 	bl	80097d8 <_free_r>
 80096e8:	69e3      	ldr	r3, [r4, #28]
 80096ea:	6819      	ldr	r1, [r3, #0]
 80096ec:	b111      	cbz	r1, 80096f4 <_reclaim_reent+0x3c>
 80096ee:	4620      	mov	r0, r4
 80096f0:	f000 f872 	bl	80097d8 <_free_r>
 80096f4:	6961      	ldr	r1, [r4, #20]
 80096f6:	b111      	cbz	r1, 80096fe <_reclaim_reent+0x46>
 80096f8:	4620      	mov	r0, r4
 80096fa:	f000 f86d 	bl	80097d8 <_free_r>
 80096fe:	69e1      	ldr	r1, [r4, #28]
 8009700:	b111      	cbz	r1, 8009708 <_reclaim_reent+0x50>
 8009702:	4620      	mov	r0, r4
 8009704:	f000 f868 	bl	80097d8 <_free_r>
 8009708:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800970a:	b111      	cbz	r1, 8009712 <_reclaim_reent+0x5a>
 800970c:	4620      	mov	r0, r4
 800970e:	f000 f863 	bl	80097d8 <_free_r>
 8009712:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009714:	b111      	cbz	r1, 800971c <_reclaim_reent+0x64>
 8009716:	4620      	mov	r0, r4
 8009718:	f000 f85e 	bl	80097d8 <_free_r>
 800971c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800971e:	b111      	cbz	r1, 8009726 <_reclaim_reent+0x6e>
 8009720:	4620      	mov	r0, r4
 8009722:	f000 f859 	bl	80097d8 <_free_r>
 8009726:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009728:	b111      	cbz	r1, 8009730 <_reclaim_reent+0x78>
 800972a:	4620      	mov	r0, r4
 800972c:	f000 f854 	bl	80097d8 <_free_r>
 8009730:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009732:	b111      	cbz	r1, 800973a <_reclaim_reent+0x82>
 8009734:	4620      	mov	r0, r4
 8009736:	f000 f84f 	bl	80097d8 <_free_r>
 800973a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800973c:	b111      	cbz	r1, 8009744 <_reclaim_reent+0x8c>
 800973e:	4620      	mov	r0, r4
 8009740:	f000 f84a 	bl	80097d8 <_free_r>
 8009744:	6a23      	ldr	r3, [r4, #32]
 8009746:	b14b      	cbz	r3, 800975c <_reclaim_reent+0xa4>
 8009748:	4620      	mov	r0, r4
 800974a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800974e:	4718      	bx	r3
 8009750:	680e      	ldr	r6, [r1, #0]
 8009752:	4620      	mov	r0, r4
 8009754:	f000 f840 	bl	80097d8 <_free_r>
 8009758:	4631      	mov	r1, r6
 800975a:	e7bb      	b.n	80096d4 <_reclaim_reent+0x1c>
 800975c:	bd70      	pop	{r4, r5, r6, pc}
 800975e:	bf00      	nop
 8009760:	20000030 	.word	0x20000030

08009764 <__errno>:
 8009764:	4b01      	ldr	r3, [pc, #4]	@ (800976c <__errno+0x8>)
 8009766:	6818      	ldr	r0, [r3, #0]
 8009768:	4770      	bx	lr
 800976a:	bf00      	nop
 800976c:	20000030 	.word	0x20000030

08009770 <__libc_init_array>:
 8009770:	b570      	push	{r4, r5, r6, lr}
 8009772:	4d0d      	ldr	r5, [pc, #52]	@ (80097a8 <__libc_init_array+0x38>)
 8009774:	4c0d      	ldr	r4, [pc, #52]	@ (80097ac <__libc_init_array+0x3c>)
 8009776:	1b64      	subs	r4, r4, r5
 8009778:	10a4      	asrs	r4, r4, #2
 800977a:	2600      	movs	r6, #0
 800977c:	42a6      	cmp	r6, r4
 800977e:	d109      	bne.n	8009794 <__libc_init_array+0x24>
 8009780:	4d0b      	ldr	r5, [pc, #44]	@ (80097b0 <__libc_init_array+0x40>)
 8009782:	4c0c      	ldr	r4, [pc, #48]	@ (80097b4 <__libc_init_array+0x44>)
 8009784:	f000 fc66 	bl	800a054 <_init>
 8009788:	1b64      	subs	r4, r4, r5
 800978a:	10a4      	asrs	r4, r4, #2
 800978c:	2600      	movs	r6, #0
 800978e:	42a6      	cmp	r6, r4
 8009790:	d105      	bne.n	800979e <__libc_init_array+0x2e>
 8009792:	bd70      	pop	{r4, r5, r6, pc}
 8009794:	f855 3b04 	ldr.w	r3, [r5], #4
 8009798:	4798      	blx	r3
 800979a:	3601      	adds	r6, #1
 800979c:	e7ee      	b.n	800977c <__libc_init_array+0xc>
 800979e:	f855 3b04 	ldr.w	r3, [r5], #4
 80097a2:	4798      	blx	r3
 80097a4:	3601      	adds	r6, #1
 80097a6:	e7f2      	b.n	800978e <__libc_init_array+0x1e>
 80097a8:	0800a80c 	.word	0x0800a80c
 80097ac:	0800a80c 	.word	0x0800a80c
 80097b0:	0800a80c 	.word	0x0800a80c
 80097b4:	0800a818 	.word	0x0800a818

080097b8 <__retarget_lock_acquire_recursive>:
 80097b8:	4770      	bx	lr

080097ba <__retarget_lock_release_recursive>:
 80097ba:	4770      	bx	lr

080097bc <memcpy>:
 80097bc:	440a      	add	r2, r1
 80097be:	4291      	cmp	r1, r2
 80097c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80097c4:	d100      	bne.n	80097c8 <memcpy+0xc>
 80097c6:	4770      	bx	lr
 80097c8:	b510      	push	{r4, lr}
 80097ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097d2:	4291      	cmp	r1, r2
 80097d4:	d1f9      	bne.n	80097ca <memcpy+0xe>
 80097d6:	bd10      	pop	{r4, pc}

080097d8 <_free_r>:
 80097d8:	b538      	push	{r3, r4, r5, lr}
 80097da:	4605      	mov	r5, r0
 80097dc:	2900      	cmp	r1, #0
 80097de:	d041      	beq.n	8009864 <_free_r+0x8c>
 80097e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097e4:	1f0c      	subs	r4, r1, #4
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	bfb8      	it	lt
 80097ea:	18e4      	addlt	r4, r4, r3
 80097ec:	f000 f8e0 	bl	80099b0 <__malloc_lock>
 80097f0:	4a1d      	ldr	r2, [pc, #116]	@ (8009868 <_free_r+0x90>)
 80097f2:	6813      	ldr	r3, [r2, #0]
 80097f4:	b933      	cbnz	r3, 8009804 <_free_r+0x2c>
 80097f6:	6063      	str	r3, [r4, #4]
 80097f8:	6014      	str	r4, [r2, #0]
 80097fa:	4628      	mov	r0, r5
 80097fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009800:	f000 b8dc 	b.w	80099bc <__malloc_unlock>
 8009804:	42a3      	cmp	r3, r4
 8009806:	d908      	bls.n	800981a <_free_r+0x42>
 8009808:	6820      	ldr	r0, [r4, #0]
 800980a:	1821      	adds	r1, r4, r0
 800980c:	428b      	cmp	r3, r1
 800980e:	bf01      	itttt	eq
 8009810:	6819      	ldreq	r1, [r3, #0]
 8009812:	685b      	ldreq	r3, [r3, #4]
 8009814:	1809      	addeq	r1, r1, r0
 8009816:	6021      	streq	r1, [r4, #0]
 8009818:	e7ed      	b.n	80097f6 <_free_r+0x1e>
 800981a:	461a      	mov	r2, r3
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	b10b      	cbz	r3, 8009824 <_free_r+0x4c>
 8009820:	42a3      	cmp	r3, r4
 8009822:	d9fa      	bls.n	800981a <_free_r+0x42>
 8009824:	6811      	ldr	r1, [r2, #0]
 8009826:	1850      	adds	r0, r2, r1
 8009828:	42a0      	cmp	r0, r4
 800982a:	d10b      	bne.n	8009844 <_free_r+0x6c>
 800982c:	6820      	ldr	r0, [r4, #0]
 800982e:	4401      	add	r1, r0
 8009830:	1850      	adds	r0, r2, r1
 8009832:	4283      	cmp	r3, r0
 8009834:	6011      	str	r1, [r2, #0]
 8009836:	d1e0      	bne.n	80097fa <_free_r+0x22>
 8009838:	6818      	ldr	r0, [r3, #0]
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	6053      	str	r3, [r2, #4]
 800983e:	4408      	add	r0, r1
 8009840:	6010      	str	r0, [r2, #0]
 8009842:	e7da      	b.n	80097fa <_free_r+0x22>
 8009844:	d902      	bls.n	800984c <_free_r+0x74>
 8009846:	230c      	movs	r3, #12
 8009848:	602b      	str	r3, [r5, #0]
 800984a:	e7d6      	b.n	80097fa <_free_r+0x22>
 800984c:	6820      	ldr	r0, [r4, #0]
 800984e:	1821      	adds	r1, r4, r0
 8009850:	428b      	cmp	r3, r1
 8009852:	bf04      	itt	eq
 8009854:	6819      	ldreq	r1, [r3, #0]
 8009856:	685b      	ldreq	r3, [r3, #4]
 8009858:	6063      	str	r3, [r4, #4]
 800985a:	bf04      	itt	eq
 800985c:	1809      	addeq	r1, r1, r0
 800985e:	6021      	streq	r1, [r4, #0]
 8009860:	6054      	str	r4, [r2, #4]
 8009862:	e7ca      	b.n	80097fa <_free_r+0x22>
 8009864:	bd38      	pop	{r3, r4, r5, pc}
 8009866:	bf00      	nop
 8009868:	2000ac68 	.word	0x2000ac68

0800986c <sbrk_aligned>:
 800986c:	b570      	push	{r4, r5, r6, lr}
 800986e:	4e0f      	ldr	r6, [pc, #60]	@ (80098ac <sbrk_aligned+0x40>)
 8009870:	460c      	mov	r4, r1
 8009872:	6831      	ldr	r1, [r6, #0]
 8009874:	4605      	mov	r5, r0
 8009876:	b911      	cbnz	r1, 800987e <sbrk_aligned+0x12>
 8009878:	f000 fba6 	bl	8009fc8 <_sbrk_r>
 800987c:	6030      	str	r0, [r6, #0]
 800987e:	4621      	mov	r1, r4
 8009880:	4628      	mov	r0, r5
 8009882:	f000 fba1 	bl	8009fc8 <_sbrk_r>
 8009886:	1c43      	adds	r3, r0, #1
 8009888:	d103      	bne.n	8009892 <sbrk_aligned+0x26>
 800988a:	f04f 34ff 	mov.w	r4, #4294967295
 800988e:	4620      	mov	r0, r4
 8009890:	bd70      	pop	{r4, r5, r6, pc}
 8009892:	1cc4      	adds	r4, r0, #3
 8009894:	f024 0403 	bic.w	r4, r4, #3
 8009898:	42a0      	cmp	r0, r4
 800989a:	d0f8      	beq.n	800988e <sbrk_aligned+0x22>
 800989c:	1a21      	subs	r1, r4, r0
 800989e:	4628      	mov	r0, r5
 80098a0:	f000 fb92 	bl	8009fc8 <_sbrk_r>
 80098a4:	3001      	adds	r0, #1
 80098a6:	d1f2      	bne.n	800988e <sbrk_aligned+0x22>
 80098a8:	e7ef      	b.n	800988a <sbrk_aligned+0x1e>
 80098aa:	bf00      	nop
 80098ac:	2000ac64 	.word	0x2000ac64

080098b0 <_malloc_r>:
 80098b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098b4:	1ccd      	adds	r5, r1, #3
 80098b6:	f025 0503 	bic.w	r5, r5, #3
 80098ba:	3508      	adds	r5, #8
 80098bc:	2d0c      	cmp	r5, #12
 80098be:	bf38      	it	cc
 80098c0:	250c      	movcc	r5, #12
 80098c2:	2d00      	cmp	r5, #0
 80098c4:	4606      	mov	r6, r0
 80098c6:	db01      	blt.n	80098cc <_malloc_r+0x1c>
 80098c8:	42a9      	cmp	r1, r5
 80098ca:	d904      	bls.n	80098d6 <_malloc_r+0x26>
 80098cc:	230c      	movs	r3, #12
 80098ce:	6033      	str	r3, [r6, #0]
 80098d0:	2000      	movs	r0, #0
 80098d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80099ac <_malloc_r+0xfc>
 80098da:	f000 f869 	bl	80099b0 <__malloc_lock>
 80098de:	f8d8 3000 	ldr.w	r3, [r8]
 80098e2:	461c      	mov	r4, r3
 80098e4:	bb44      	cbnz	r4, 8009938 <_malloc_r+0x88>
 80098e6:	4629      	mov	r1, r5
 80098e8:	4630      	mov	r0, r6
 80098ea:	f7ff ffbf 	bl	800986c <sbrk_aligned>
 80098ee:	1c43      	adds	r3, r0, #1
 80098f0:	4604      	mov	r4, r0
 80098f2:	d158      	bne.n	80099a6 <_malloc_r+0xf6>
 80098f4:	f8d8 4000 	ldr.w	r4, [r8]
 80098f8:	4627      	mov	r7, r4
 80098fa:	2f00      	cmp	r7, #0
 80098fc:	d143      	bne.n	8009986 <_malloc_r+0xd6>
 80098fe:	2c00      	cmp	r4, #0
 8009900:	d04b      	beq.n	800999a <_malloc_r+0xea>
 8009902:	6823      	ldr	r3, [r4, #0]
 8009904:	4639      	mov	r1, r7
 8009906:	4630      	mov	r0, r6
 8009908:	eb04 0903 	add.w	r9, r4, r3
 800990c:	f000 fb5c 	bl	8009fc8 <_sbrk_r>
 8009910:	4581      	cmp	r9, r0
 8009912:	d142      	bne.n	800999a <_malloc_r+0xea>
 8009914:	6821      	ldr	r1, [r4, #0]
 8009916:	1a6d      	subs	r5, r5, r1
 8009918:	4629      	mov	r1, r5
 800991a:	4630      	mov	r0, r6
 800991c:	f7ff ffa6 	bl	800986c <sbrk_aligned>
 8009920:	3001      	adds	r0, #1
 8009922:	d03a      	beq.n	800999a <_malloc_r+0xea>
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	442b      	add	r3, r5
 8009928:	6023      	str	r3, [r4, #0]
 800992a:	f8d8 3000 	ldr.w	r3, [r8]
 800992e:	685a      	ldr	r2, [r3, #4]
 8009930:	bb62      	cbnz	r2, 800998c <_malloc_r+0xdc>
 8009932:	f8c8 7000 	str.w	r7, [r8]
 8009936:	e00f      	b.n	8009958 <_malloc_r+0xa8>
 8009938:	6822      	ldr	r2, [r4, #0]
 800993a:	1b52      	subs	r2, r2, r5
 800993c:	d420      	bmi.n	8009980 <_malloc_r+0xd0>
 800993e:	2a0b      	cmp	r2, #11
 8009940:	d917      	bls.n	8009972 <_malloc_r+0xc2>
 8009942:	1961      	adds	r1, r4, r5
 8009944:	42a3      	cmp	r3, r4
 8009946:	6025      	str	r5, [r4, #0]
 8009948:	bf18      	it	ne
 800994a:	6059      	strne	r1, [r3, #4]
 800994c:	6863      	ldr	r3, [r4, #4]
 800994e:	bf08      	it	eq
 8009950:	f8c8 1000 	streq.w	r1, [r8]
 8009954:	5162      	str	r2, [r4, r5]
 8009956:	604b      	str	r3, [r1, #4]
 8009958:	4630      	mov	r0, r6
 800995a:	f000 f82f 	bl	80099bc <__malloc_unlock>
 800995e:	f104 000b 	add.w	r0, r4, #11
 8009962:	1d23      	adds	r3, r4, #4
 8009964:	f020 0007 	bic.w	r0, r0, #7
 8009968:	1ac2      	subs	r2, r0, r3
 800996a:	bf1c      	itt	ne
 800996c:	1a1b      	subne	r3, r3, r0
 800996e:	50a3      	strne	r3, [r4, r2]
 8009970:	e7af      	b.n	80098d2 <_malloc_r+0x22>
 8009972:	6862      	ldr	r2, [r4, #4]
 8009974:	42a3      	cmp	r3, r4
 8009976:	bf0c      	ite	eq
 8009978:	f8c8 2000 	streq.w	r2, [r8]
 800997c:	605a      	strne	r2, [r3, #4]
 800997e:	e7eb      	b.n	8009958 <_malloc_r+0xa8>
 8009980:	4623      	mov	r3, r4
 8009982:	6864      	ldr	r4, [r4, #4]
 8009984:	e7ae      	b.n	80098e4 <_malloc_r+0x34>
 8009986:	463c      	mov	r4, r7
 8009988:	687f      	ldr	r7, [r7, #4]
 800998a:	e7b6      	b.n	80098fa <_malloc_r+0x4a>
 800998c:	461a      	mov	r2, r3
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	42a3      	cmp	r3, r4
 8009992:	d1fb      	bne.n	800998c <_malloc_r+0xdc>
 8009994:	2300      	movs	r3, #0
 8009996:	6053      	str	r3, [r2, #4]
 8009998:	e7de      	b.n	8009958 <_malloc_r+0xa8>
 800999a:	230c      	movs	r3, #12
 800999c:	6033      	str	r3, [r6, #0]
 800999e:	4630      	mov	r0, r6
 80099a0:	f000 f80c 	bl	80099bc <__malloc_unlock>
 80099a4:	e794      	b.n	80098d0 <_malloc_r+0x20>
 80099a6:	6005      	str	r5, [r0, #0]
 80099a8:	e7d6      	b.n	8009958 <_malloc_r+0xa8>
 80099aa:	bf00      	nop
 80099ac:	2000ac68 	.word	0x2000ac68

080099b0 <__malloc_lock>:
 80099b0:	4801      	ldr	r0, [pc, #4]	@ (80099b8 <__malloc_lock+0x8>)
 80099b2:	f7ff bf01 	b.w	80097b8 <__retarget_lock_acquire_recursive>
 80099b6:	bf00      	nop
 80099b8:	2000ac60 	.word	0x2000ac60

080099bc <__malloc_unlock>:
 80099bc:	4801      	ldr	r0, [pc, #4]	@ (80099c4 <__malloc_unlock+0x8>)
 80099be:	f7ff befc 	b.w	80097ba <__retarget_lock_release_recursive>
 80099c2:	bf00      	nop
 80099c4:	2000ac60 	.word	0x2000ac60

080099c8 <__ssputs_r>:
 80099c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099cc:	688e      	ldr	r6, [r1, #8]
 80099ce:	461f      	mov	r7, r3
 80099d0:	42be      	cmp	r6, r7
 80099d2:	680b      	ldr	r3, [r1, #0]
 80099d4:	4682      	mov	sl, r0
 80099d6:	460c      	mov	r4, r1
 80099d8:	4690      	mov	r8, r2
 80099da:	d82d      	bhi.n	8009a38 <__ssputs_r+0x70>
 80099dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80099e4:	d026      	beq.n	8009a34 <__ssputs_r+0x6c>
 80099e6:	6965      	ldr	r5, [r4, #20]
 80099e8:	6909      	ldr	r1, [r1, #16]
 80099ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099ee:	eba3 0901 	sub.w	r9, r3, r1
 80099f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099f6:	1c7b      	adds	r3, r7, #1
 80099f8:	444b      	add	r3, r9
 80099fa:	106d      	asrs	r5, r5, #1
 80099fc:	429d      	cmp	r5, r3
 80099fe:	bf38      	it	cc
 8009a00:	461d      	movcc	r5, r3
 8009a02:	0553      	lsls	r3, r2, #21
 8009a04:	d527      	bpl.n	8009a56 <__ssputs_r+0x8e>
 8009a06:	4629      	mov	r1, r5
 8009a08:	f7ff ff52 	bl	80098b0 <_malloc_r>
 8009a0c:	4606      	mov	r6, r0
 8009a0e:	b360      	cbz	r0, 8009a6a <__ssputs_r+0xa2>
 8009a10:	6921      	ldr	r1, [r4, #16]
 8009a12:	464a      	mov	r2, r9
 8009a14:	f7ff fed2 	bl	80097bc <memcpy>
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a22:	81a3      	strh	r3, [r4, #12]
 8009a24:	6126      	str	r6, [r4, #16]
 8009a26:	6165      	str	r5, [r4, #20]
 8009a28:	444e      	add	r6, r9
 8009a2a:	eba5 0509 	sub.w	r5, r5, r9
 8009a2e:	6026      	str	r6, [r4, #0]
 8009a30:	60a5      	str	r5, [r4, #8]
 8009a32:	463e      	mov	r6, r7
 8009a34:	42be      	cmp	r6, r7
 8009a36:	d900      	bls.n	8009a3a <__ssputs_r+0x72>
 8009a38:	463e      	mov	r6, r7
 8009a3a:	6820      	ldr	r0, [r4, #0]
 8009a3c:	4632      	mov	r2, r6
 8009a3e:	4641      	mov	r1, r8
 8009a40:	f000 faa8 	bl	8009f94 <memmove>
 8009a44:	68a3      	ldr	r3, [r4, #8]
 8009a46:	1b9b      	subs	r3, r3, r6
 8009a48:	60a3      	str	r3, [r4, #8]
 8009a4a:	6823      	ldr	r3, [r4, #0]
 8009a4c:	4433      	add	r3, r6
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	2000      	movs	r0, #0
 8009a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a56:	462a      	mov	r2, r5
 8009a58:	f000 fac6 	bl	8009fe8 <_realloc_r>
 8009a5c:	4606      	mov	r6, r0
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	d1e0      	bne.n	8009a24 <__ssputs_r+0x5c>
 8009a62:	6921      	ldr	r1, [r4, #16]
 8009a64:	4650      	mov	r0, sl
 8009a66:	f7ff feb7 	bl	80097d8 <_free_r>
 8009a6a:	230c      	movs	r3, #12
 8009a6c:	f8ca 3000 	str.w	r3, [sl]
 8009a70:	89a3      	ldrh	r3, [r4, #12]
 8009a72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a76:	81a3      	strh	r3, [r4, #12]
 8009a78:	f04f 30ff 	mov.w	r0, #4294967295
 8009a7c:	e7e9      	b.n	8009a52 <__ssputs_r+0x8a>
	...

08009a80 <_svfiprintf_r>:
 8009a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a84:	4698      	mov	r8, r3
 8009a86:	898b      	ldrh	r3, [r1, #12]
 8009a88:	061b      	lsls	r3, r3, #24
 8009a8a:	b09d      	sub	sp, #116	@ 0x74
 8009a8c:	4607      	mov	r7, r0
 8009a8e:	460d      	mov	r5, r1
 8009a90:	4614      	mov	r4, r2
 8009a92:	d510      	bpl.n	8009ab6 <_svfiprintf_r+0x36>
 8009a94:	690b      	ldr	r3, [r1, #16]
 8009a96:	b973      	cbnz	r3, 8009ab6 <_svfiprintf_r+0x36>
 8009a98:	2140      	movs	r1, #64	@ 0x40
 8009a9a:	f7ff ff09 	bl	80098b0 <_malloc_r>
 8009a9e:	6028      	str	r0, [r5, #0]
 8009aa0:	6128      	str	r0, [r5, #16]
 8009aa2:	b930      	cbnz	r0, 8009ab2 <_svfiprintf_r+0x32>
 8009aa4:	230c      	movs	r3, #12
 8009aa6:	603b      	str	r3, [r7, #0]
 8009aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8009aac:	b01d      	add	sp, #116	@ 0x74
 8009aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab2:	2340      	movs	r3, #64	@ 0x40
 8009ab4:	616b      	str	r3, [r5, #20]
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aba:	2320      	movs	r3, #32
 8009abc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ac0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ac4:	2330      	movs	r3, #48	@ 0x30
 8009ac6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c64 <_svfiprintf_r+0x1e4>
 8009aca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ace:	f04f 0901 	mov.w	r9, #1
 8009ad2:	4623      	mov	r3, r4
 8009ad4:	469a      	mov	sl, r3
 8009ad6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ada:	b10a      	cbz	r2, 8009ae0 <_svfiprintf_r+0x60>
 8009adc:	2a25      	cmp	r2, #37	@ 0x25
 8009ade:	d1f9      	bne.n	8009ad4 <_svfiprintf_r+0x54>
 8009ae0:	ebba 0b04 	subs.w	fp, sl, r4
 8009ae4:	d00b      	beq.n	8009afe <_svfiprintf_r+0x7e>
 8009ae6:	465b      	mov	r3, fp
 8009ae8:	4622      	mov	r2, r4
 8009aea:	4629      	mov	r1, r5
 8009aec:	4638      	mov	r0, r7
 8009aee:	f7ff ff6b 	bl	80099c8 <__ssputs_r>
 8009af2:	3001      	adds	r0, #1
 8009af4:	f000 80a7 	beq.w	8009c46 <_svfiprintf_r+0x1c6>
 8009af8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009afa:	445a      	add	r2, fp
 8009afc:	9209      	str	r2, [sp, #36]	@ 0x24
 8009afe:	f89a 3000 	ldrb.w	r3, [sl]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	f000 809f 	beq.w	8009c46 <_svfiprintf_r+0x1c6>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009b0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b12:	f10a 0a01 	add.w	sl, sl, #1
 8009b16:	9304      	str	r3, [sp, #16]
 8009b18:	9307      	str	r3, [sp, #28]
 8009b1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b20:	4654      	mov	r4, sl
 8009b22:	2205      	movs	r2, #5
 8009b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b28:	484e      	ldr	r0, [pc, #312]	@ (8009c64 <_svfiprintf_r+0x1e4>)
 8009b2a:	f7f6 fb69 	bl	8000200 <memchr>
 8009b2e:	9a04      	ldr	r2, [sp, #16]
 8009b30:	b9d8      	cbnz	r0, 8009b6a <_svfiprintf_r+0xea>
 8009b32:	06d0      	lsls	r0, r2, #27
 8009b34:	bf44      	itt	mi
 8009b36:	2320      	movmi	r3, #32
 8009b38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b3c:	0711      	lsls	r1, r2, #28
 8009b3e:	bf44      	itt	mi
 8009b40:	232b      	movmi	r3, #43	@ 0x2b
 8009b42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b46:	f89a 3000 	ldrb.w	r3, [sl]
 8009b4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b4c:	d015      	beq.n	8009b7a <_svfiprintf_r+0xfa>
 8009b4e:	9a07      	ldr	r2, [sp, #28]
 8009b50:	4654      	mov	r4, sl
 8009b52:	2000      	movs	r0, #0
 8009b54:	f04f 0c0a 	mov.w	ip, #10
 8009b58:	4621      	mov	r1, r4
 8009b5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b5e:	3b30      	subs	r3, #48	@ 0x30
 8009b60:	2b09      	cmp	r3, #9
 8009b62:	d94b      	bls.n	8009bfc <_svfiprintf_r+0x17c>
 8009b64:	b1b0      	cbz	r0, 8009b94 <_svfiprintf_r+0x114>
 8009b66:	9207      	str	r2, [sp, #28]
 8009b68:	e014      	b.n	8009b94 <_svfiprintf_r+0x114>
 8009b6a:	eba0 0308 	sub.w	r3, r0, r8
 8009b6e:	fa09 f303 	lsl.w	r3, r9, r3
 8009b72:	4313      	orrs	r3, r2
 8009b74:	9304      	str	r3, [sp, #16]
 8009b76:	46a2      	mov	sl, r4
 8009b78:	e7d2      	b.n	8009b20 <_svfiprintf_r+0xa0>
 8009b7a:	9b03      	ldr	r3, [sp, #12]
 8009b7c:	1d19      	adds	r1, r3, #4
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	9103      	str	r1, [sp, #12]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	bfbb      	ittet	lt
 8009b86:	425b      	neglt	r3, r3
 8009b88:	f042 0202 	orrlt.w	r2, r2, #2
 8009b8c:	9307      	strge	r3, [sp, #28]
 8009b8e:	9307      	strlt	r3, [sp, #28]
 8009b90:	bfb8      	it	lt
 8009b92:	9204      	strlt	r2, [sp, #16]
 8009b94:	7823      	ldrb	r3, [r4, #0]
 8009b96:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b98:	d10a      	bne.n	8009bb0 <_svfiprintf_r+0x130>
 8009b9a:	7863      	ldrb	r3, [r4, #1]
 8009b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b9e:	d132      	bne.n	8009c06 <_svfiprintf_r+0x186>
 8009ba0:	9b03      	ldr	r3, [sp, #12]
 8009ba2:	1d1a      	adds	r2, r3, #4
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	9203      	str	r2, [sp, #12]
 8009ba8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bac:	3402      	adds	r4, #2
 8009bae:	9305      	str	r3, [sp, #20]
 8009bb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c74 <_svfiprintf_r+0x1f4>
 8009bb4:	7821      	ldrb	r1, [r4, #0]
 8009bb6:	2203      	movs	r2, #3
 8009bb8:	4650      	mov	r0, sl
 8009bba:	f7f6 fb21 	bl	8000200 <memchr>
 8009bbe:	b138      	cbz	r0, 8009bd0 <_svfiprintf_r+0x150>
 8009bc0:	9b04      	ldr	r3, [sp, #16]
 8009bc2:	eba0 000a 	sub.w	r0, r0, sl
 8009bc6:	2240      	movs	r2, #64	@ 0x40
 8009bc8:	4082      	lsls	r2, r0
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	3401      	adds	r4, #1
 8009bce:	9304      	str	r3, [sp, #16]
 8009bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bd4:	4824      	ldr	r0, [pc, #144]	@ (8009c68 <_svfiprintf_r+0x1e8>)
 8009bd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bda:	2206      	movs	r2, #6
 8009bdc:	f7f6 fb10 	bl	8000200 <memchr>
 8009be0:	2800      	cmp	r0, #0
 8009be2:	d036      	beq.n	8009c52 <_svfiprintf_r+0x1d2>
 8009be4:	4b21      	ldr	r3, [pc, #132]	@ (8009c6c <_svfiprintf_r+0x1ec>)
 8009be6:	bb1b      	cbnz	r3, 8009c30 <_svfiprintf_r+0x1b0>
 8009be8:	9b03      	ldr	r3, [sp, #12]
 8009bea:	3307      	adds	r3, #7
 8009bec:	f023 0307 	bic.w	r3, r3, #7
 8009bf0:	3308      	adds	r3, #8
 8009bf2:	9303      	str	r3, [sp, #12]
 8009bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf6:	4433      	add	r3, r6
 8009bf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bfa:	e76a      	b.n	8009ad2 <_svfiprintf_r+0x52>
 8009bfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c00:	460c      	mov	r4, r1
 8009c02:	2001      	movs	r0, #1
 8009c04:	e7a8      	b.n	8009b58 <_svfiprintf_r+0xd8>
 8009c06:	2300      	movs	r3, #0
 8009c08:	3401      	adds	r4, #1
 8009c0a:	9305      	str	r3, [sp, #20]
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	f04f 0c0a 	mov.w	ip, #10
 8009c12:	4620      	mov	r0, r4
 8009c14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c18:	3a30      	subs	r2, #48	@ 0x30
 8009c1a:	2a09      	cmp	r2, #9
 8009c1c:	d903      	bls.n	8009c26 <_svfiprintf_r+0x1a6>
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d0c6      	beq.n	8009bb0 <_svfiprintf_r+0x130>
 8009c22:	9105      	str	r1, [sp, #20]
 8009c24:	e7c4      	b.n	8009bb0 <_svfiprintf_r+0x130>
 8009c26:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	e7f0      	b.n	8009c12 <_svfiprintf_r+0x192>
 8009c30:	ab03      	add	r3, sp, #12
 8009c32:	9300      	str	r3, [sp, #0]
 8009c34:	462a      	mov	r2, r5
 8009c36:	4b0e      	ldr	r3, [pc, #56]	@ (8009c70 <_svfiprintf_r+0x1f0>)
 8009c38:	a904      	add	r1, sp, #16
 8009c3a:	4638      	mov	r0, r7
 8009c3c:	f3af 8000 	nop.w
 8009c40:	1c42      	adds	r2, r0, #1
 8009c42:	4606      	mov	r6, r0
 8009c44:	d1d6      	bne.n	8009bf4 <_svfiprintf_r+0x174>
 8009c46:	89ab      	ldrh	r3, [r5, #12]
 8009c48:	065b      	lsls	r3, r3, #25
 8009c4a:	f53f af2d 	bmi.w	8009aa8 <_svfiprintf_r+0x28>
 8009c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c50:	e72c      	b.n	8009aac <_svfiprintf_r+0x2c>
 8009c52:	ab03      	add	r3, sp, #12
 8009c54:	9300      	str	r3, [sp, #0]
 8009c56:	462a      	mov	r2, r5
 8009c58:	4b05      	ldr	r3, [pc, #20]	@ (8009c70 <_svfiprintf_r+0x1f0>)
 8009c5a:	a904      	add	r1, sp, #16
 8009c5c:	4638      	mov	r0, r7
 8009c5e:	f000 f879 	bl	8009d54 <_printf_i>
 8009c62:	e7ed      	b.n	8009c40 <_svfiprintf_r+0x1c0>
 8009c64:	0800a7d0 	.word	0x0800a7d0
 8009c68:	0800a7da 	.word	0x0800a7da
 8009c6c:	00000000 	.word	0x00000000
 8009c70:	080099c9 	.word	0x080099c9
 8009c74:	0800a7d6 	.word	0x0800a7d6

08009c78 <_printf_common>:
 8009c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c7c:	4616      	mov	r6, r2
 8009c7e:	4698      	mov	r8, r3
 8009c80:	688a      	ldr	r2, [r1, #8]
 8009c82:	690b      	ldr	r3, [r1, #16]
 8009c84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	bfb8      	it	lt
 8009c8c:	4613      	movlt	r3, r2
 8009c8e:	6033      	str	r3, [r6, #0]
 8009c90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009c94:	4607      	mov	r7, r0
 8009c96:	460c      	mov	r4, r1
 8009c98:	b10a      	cbz	r2, 8009c9e <_printf_common+0x26>
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	6033      	str	r3, [r6, #0]
 8009c9e:	6823      	ldr	r3, [r4, #0]
 8009ca0:	0699      	lsls	r1, r3, #26
 8009ca2:	bf42      	ittt	mi
 8009ca4:	6833      	ldrmi	r3, [r6, #0]
 8009ca6:	3302      	addmi	r3, #2
 8009ca8:	6033      	strmi	r3, [r6, #0]
 8009caa:	6825      	ldr	r5, [r4, #0]
 8009cac:	f015 0506 	ands.w	r5, r5, #6
 8009cb0:	d106      	bne.n	8009cc0 <_printf_common+0x48>
 8009cb2:	f104 0a19 	add.w	sl, r4, #25
 8009cb6:	68e3      	ldr	r3, [r4, #12]
 8009cb8:	6832      	ldr	r2, [r6, #0]
 8009cba:	1a9b      	subs	r3, r3, r2
 8009cbc:	42ab      	cmp	r3, r5
 8009cbe:	dc26      	bgt.n	8009d0e <_printf_common+0x96>
 8009cc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009cc4:	6822      	ldr	r2, [r4, #0]
 8009cc6:	3b00      	subs	r3, #0
 8009cc8:	bf18      	it	ne
 8009cca:	2301      	movne	r3, #1
 8009ccc:	0692      	lsls	r2, r2, #26
 8009cce:	d42b      	bmi.n	8009d28 <_printf_common+0xb0>
 8009cd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009cd4:	4641      	mov	r1, r8
 8009cd6:	4638      	mov	r0, r7
 8009cd8:	47c8      	blx	r9
 8009cda:	3001      	adds	r0, #1
 8009cdc:	d01e      	beq.n	8009d1c <_printf_common+0xa4>
 8009cde:	6823      	ldr	r3, [r4, #0]
 8009ce0:	6922      	ldr	r2, [r4, #16]
 8009ce2:	f003 0306 	and.w	r3, r3, #6
 8009ce6:	2b04      	cmp	r3, #4
 8009ce8:	bf02      	ittt	eq
 8009cea:	68e5      	ldreq	r5, [r4, #12]
 8009cec:	6833      	ldreq	r3, [r6, #0]
 8009cee:	1aed      	subeq	r5, r5, r3
 8009cf0:	68a3      	ldr	r3, [r4, #8]
 8009cf2:	bf0c      	ite	eq
 8009cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cf8:	2500      	movne	r5, #0
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	bfc4      	itt	gt
 8009cfe:	1a9b      	subgt	r3, r3, r2
 8009d00:	18ed      	addgt	r5, r5, r3
 8009d02:	2600      	movs	r6, #0
 8009d04:	341a      	adds	r4, #26
 8009d06:	42b5      	cmp	r5, r6
 8009d08:	d11a      	bne.n	8009d40 <_printf_common+0xc8>
 8009d0a:	2000      	movs	r0, #0
 8009d0c:	e008      	b.n	8009d20 <_printf_common+0xa8>
 8009d0e:	2301      	movs	r3, #1
 8009d10:	4652      	mov	r2, sl
 8009d12:	4641      	mov	r1, r8
 8009d14:	4638      	mov	r0, r7
 8009d16:	47c8      	blx	r9
 8009d18:	3001      	adds	r0, #1
 8009d1a:	d103      	bne.n	8009d24 <_printf_common+0xac>
 8009d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d24:	3501      	adds	r5, #1
 8009d26:	e7c6      	b.n	8009cb6 <_printf_common+0x3e>
 8009d28:	18e1      	adds	r1, r4, r3
 8009d2a:	1c5a      	adds	r2, r3, #1
 8009d2c:	2030      	movs	r0, #48	@ 0x30
 8009d2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009d32:	4422      	add	r2, r4
 8009d34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009d38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009d3c:	3302      	adds	r3, #2
 8009d3e:	e7c7      	b.n	8009cd0 <_printf_common+0x58>
 8009d40:	2301      	movs	r3, #1
 8009d42:	4622      	mov	r2, r4
 8009d44:	4641      	mov	r1, r8
 8009d46:	4638      	mov	r0, r7
 8009d48:	47c8      	blx	r9
 8009d4a:	3001      	adds	r0, #1
 8009d4c:	d0e6      	beq.n	8009d1c <_printf_common+0xa4>
 8009d4e:	3601      	adds	r6, #1
 8009d50:	e7d9      	b.n	8009d06 <_printf_common+0x8e>
	...

08009d54 <_printf_i>:
 8009d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d58:	7e0f      	ldrb	r7, [r1, #24]
 8009d5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d5c:	2f78      	cmp	r7, #120	@ 0x78
 8009d5e:	4691      	mov	r9, r2
 8009d60:	4680      	mov	r8, r0
 8009d62:	460c      	mov	r4, r1
 8009d64:	469a      	mov	sl, r3
 8009d66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d6a:	d807      	bhi.n	8009d7c <_printf_i+0x28>
 8009d6c:	2f62      	cmp	r7, #98	@ 0x62
 8009d6e:	d80a      	bhi.n	8009d86 <_printf_i+0x32>
 8009d70:	2f00      	cmp	r7, #0
 8009d72:	f000 80d2 	beq.w	8009f1a <_printf_i+0x1c6>
 8009d76:	2f58      	cmp	r7, #88	@ 0x58
 8009d78:	f000 80b9 	beq.w	8009eee <_printf_i+0x19a>
 8009d7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009d84:	e03a      	b.n	8009dfc <_printf_i+0xa8>
 8009d86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009d8a:	2b15      	cmp	r3, #21
 8009d8c:	d8f6      	bhi.n	8009d7c <_printf_i+0x28>
 8009d8e:	a101      	add	r1, pc, #4	@ (adr r1, 8009d94 <_printf_i+0x40>)
 8009d90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d94:	08009ded 	.word	0x08009ded
 8009d98:	08009e01 	.word	0x08009e01
 8009d9c:	08009d7d 	.word	0x08009d7d
 8009da0:	08009d7d 	.word	0x08009d7d
 8009da4:	08009d7d 	.word	0x08009d7d
 8009da8:	08009d7d 	.word	0x08009d7d
 8009dac:	08009e01 	.word	0x08009e01
 8009db0:	08009d7d 	.word	0x08009d7d
 8009db4:	08009d7d 	.word	0x08009d7d
 8009db8:	08009d7d 	.word	0x08009d7d
 8009dbc:	08009d7d 	.word	0x08009d7d
 8009dc0:	08009f01 	.word	0x08009f01
 8009dc4:	08009e2b 	.word	0x08009e2b
 8009dc8:	08009ebb 	.word	0x08009ebb
 8009dcc:	08009d7d 	.word	0x08009d7d
 8009dd0:	08009d7d 	.word	0x08009d7d
 8009dd4:	08009f23 	.word	0x08009f23
 8009dd8:	08009d7d 	.word	0x08009d7d
 8009ddc:	08009e2b 	.word	0x08009e2b
 8009de0:	08009d7d 	.word	0x08009d7d
 8009de4:	08009d7d 	.word	0x08009d7d
 8009de8:	08009ec3 	.word	0x08009ec3
 8009dec:	6833      	ldr	r3, [r6, #0]
 8009dee:	1d1a      	adds	r2, r3, #4
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	6032      	str	r2, [r6, #0]
 8009df4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009df8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e09d      	b.n	8009f3c <_printf_i+0x1e8>
 8009e00:	6833      	ldr	r3, [r6, #0]
 8009e02:	6820      	ldr	r0, [r4, #0]
 8009e04:	1d19      	adds	r1, r3, #4
 8009e06:	6031      	str	r1, [r6, #0]
 8009e08:	0606      	lsls	r6, r0, #24
 8009e0a:	d501      	bpl.n	8009e10 <_printf_i+0xbc>
 8009e0c:	681d      	ldr	r5, [r3, #0]
 8009e0e:	e003      	b.n	8009e18 <_printf_i+0xc4>
 8009e10:	0645      	lsls	r5, r0, #25
 8009e12:	d5fb      	bpl.n	8009e0c <_printf_i+0xb8>
 8009e14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009e18:	2d00      	cmp	r5, #0
 8009e1a:	da03      	bge.n	8009e24 <_printf_i+0xd0>
 8009e1c:	232d      	movs	r3, #45	@ 0x2d
 8009e1e:	426d      	negs	r5, r5
 8009e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e24:	4859      	ldr	r0, [pc, #356]	@ (8009f8c <_printf_i+0x238>)
 8009e26:	230a      	movs	r3, #10
 8009e28:	e011      	b.n	8009e4e <_printf_i+0xfa>
 8009e2a:	6821      	ldr	r1, [r4, #0]
 8009e2c:	6833      	ldr	r3, [r6, #0]
 8009e2e:	0608      	lsls	r0, r1, #24
 8009e30:	f853 5b04 	ldr.w	r5, [r3], #4
 8009e34:	d402      	bmi.n	8009e3c <_printf_i+0xe8>
 8009e36:	0649      	lsls	r1, r1, #25
 8009e38:	bf48      	it	mi
 8009e3a:	b2ad      	uxthmi	r5, r5
 8009e3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009e3e:	4853      	ldr	r0, [pc, #332]	@ (8009f8c <_printf_i+0x238>)
 8009e40:	6033      	str	r3, [r6, #0]
 8009e42:	bf14      	ite	ne
 8009e44:	230a      	movne	r3, #10
 8009e46:	2308      	moveq	r3, #8
 8009e48:	2100      	movs	r1, #0
 8009e4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009e4e:	6866      	ldr	r6, [r4, #4]
 8009e50:	60a6      	str	r6, [r4, #8]
 8009e52:	2e00      	cmp	r6, #0
 8009e54:	bfa2      	ittt	ge
 8009e56:	6821      	ldrge	r1, [r4, #0]
 8009e58:	f021 0104 	bicge.w	r1, r1, #4
 8009e5c:	6021      	strge	r1, [r4, #0]
 8009e5e:	b90d      	cbnz	r5, 8009e64 <_printf_i+0x110>
 8009e60:	2e00      	cmp	r6, #0
 8009e62:	d04b      	beq.n	8009efc <_printf_i+0x1a8>
 8009e64:	4616      	mov	r6, r2
 8009e66:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e6a:	fb03 5711 	mls	r7, r3, r1, r5
 8009e6e:	5dc7      	ldrb	r7, [r0, r7]
 8009e70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e74:	462f      	mov	r7, r5
 8009e76:	42bb      	cmp	r3, r7
 8009e78:	460d      	mov	r5, r1
 8009e7a:	d9f4      	bls.n	8009e66 <_printf_i+0x112>
 8009e7c:	2b08      	cmp	r3, #8
 8009e7e:	d10b      	bne.n	8009e98 <_printf_i+0x144>
 8009e80:	6823      	ldr	r3, [r4, #0]
 8009e82:	07df      	lsls	r7, r3, #31
 8009e84:	d508      	bpl.n	8009e98 <_printf_i+0x144>
 8009e86:	6923      	ldr	r3, [r4, #16]
 8009e88:	6861      	ldr	r1, [r4, #4]
 8009e8a:	4299      	cmp	r1, r3
 8009e8c:	bfde      	ittt	le
 8009e8e:	2330      	movle	r3, #48	@ 0x30
 8009e90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009e94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009e98:	1b92      	subs	r2, r2, r6
 8009e9a:	6122      	str	r2, [r4, #16]
 8009e9c:	f8cd a000 	str.w	sl, [sp]
 8009ea0:	464b      	mov	r3, r9
 8009ea2:	aa03      	add	r2, sp, #12
 8009ea4:	4621      	mov	r1, r4
 8009ea6:	4640      	mov	r0, r8
 8009ea8:	f7ff fee6 	bl	8009c78 <_printf_common>
 8009eac:	3001      	adds	r0, #1
 8009eae:	d14a      	bne.n	8009f46 <_printf_i+0x1f2>
 8009eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb4:	b004      	add	sp, #16
 8009eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eba:	6823      	ldr	r3, [r4, #0]
 8009ebc:	f043 0320 	orr.w	r3, r3, #32
 8009ec0:	6023      	str	r3, [r4, #0]
 8009ec2:	4833      	ldr	r0, [pc, #204]	@ (8009f90 <_printf_i+0x23c>)
 8009ec4:	2778      	movs	r7, #120	@ 0x78
 8009ec6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009eca:	6823      	ldr	r3, [r4, #0]
 8009ecc:	6831      	ldr	r1, [r6, #0]
 8009ece:	061f      	lsls	r7, r3, #24
 8009ed0:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ed4:	d402      	bmi.n	8009edc <_printf_i+0x188>
 8009ed6:	065f      	lsls	r7, r3, #25
 8009ed8:	bf48      	it	mi
 8009eda:	b2ad      	uxthmi	r5, r5
 8009edc:	6031      	str	r1, [r6, #0]
 8009ede:	07d9      	lsls	r1, r3, #31
 8009ee0:	bf44      	itt	mi
 8009ee2:	f043 0320 	orrmi.w	r3, r3, #32
 8009ee6:	6023      	strmi	r3, [r4, #0]
 8009ee8:	b11d      	cbz	r5, 8009ef2 <_printf_i+0x19e>
 8009eea:	2310      	movs	r3, #16
 8009eec:	e7ac      	b.n	8009e48 <_printf_i+0xf4>
 8009eee:	4827      	ldr	r0, [pc, #156]	@ (8009f8c <_printf_i+0x238>)
 8009ef0:	e7e9      	b.n	8009ec6 <_printf_i+0x172>
 8009ef2:	6823      	ldr	r3, [r4, #0]
 8009ef4:	f023 0320 	bic.w	r3, r3, #32
 8009ef8:	6023      	str	r3, [r4, #0]
 8009efa:	e7f6      	b.n	8009eea <_printf_i+0x196>
 8009efc:	4616      	mov	r6, r2
 8009efe:	e7bd      	b.n	8009e7c <_printf_i+0x128>
 8009f00:	6833      	ldr	r3, [r6, #0]
 8009f02:	6825      	ldr	r5, [r4, #0]
 8009f04:	6961      	ldr	r1, [r4, #20]
 8009f06:	1d18      	adds	r0, r3, #4
 8009f08:	6030      	str	r0, [r6, #0]
 8009f0a:	062e      	lsls	r6, r5, #24
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	d501      	bpl.n	8009f14 <_printf_i+0x1c0>
 8009f10:	6019      	str	r1, [r3, #0]
 8009f12:	e002      	b.n	8009f1a <_printf_i+0x1c6>
 8009f14:	0668      	lsls	r0, r5, #25
 8009f16:	d5fb      	bpl.n	8009f10 <_printf_i+0x1bc>
 8009f18:	8019      	strh	r1, [r3, #0]
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	6123      	str	r3, [r4, #16]
 8009f1e:	4616      	mov	r6, r2
 8009f20:	e7bc      	b.n	8009e9c <_printf_i+0x148>
 8009f22:	6833      	ldr	r3, [r6, #0]
 8009f24:	1d1a      	adds	r2, r3, #4
 8009f26:	6032      	str	r2, [r6, #0]
 8009f28:	681e      	ldr	r6, [r3, #0]
 8009f2a:	6862      	ldr	r2, [r4, #4]
 8009f2c:	2100      	movs	r1, #0
 8009f2e:	4630      	mov	r0, r6
 8009f30:	f7f6 f966 	bl	8000200 <memchr>
 8009f34:	b108      	cbz	r0, 8009f3a <_printf_i+0x1e6>
 8009f36:	1b80      	subs	r0, r0, r6
 8009f38:	6060      	str	r0, [r4, #4]
 8009f3a:	6863      	ldr	r3, [r4, #4]
 8009f3c:	6123      	str	r3, [r4, #16]
 8009f3e:	2300      	movs	r3, #0
 8009f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f44:	e7aa      	b.n	8009e9c <_printf_i+0x148>
 8009f46:	6923      	ldr	r3, [r4, #16]
 8009f48:	4632      	mov	r2, r6
 8009f4a:	4649      	mov	r1, r9
 8009f4c:	4640      	mov	r0, r8
 8009f4e:	47d0      	blx	sl
 8009f50:	3001      	adds	r0, #1
 8009f52:	d0ad      	beq.n	8009eb0 <_printf_i+0x15c>
 8009f54:	6823      	ldr	r3, [r4, #0]
 8009f56:	079b      	lsls	r3, r3, #30
 8009f58:	d413      	bmi.n	8009f82 <_printf_i+0x22e>
 8009f5a:	68e0      	ldr	r0, [r4, #12]
 8009f5c:	9b03      	ldr	r3, [sp, #12]
 8009f5e:	4298      	cmp	r0, r3
 8009f60:	bfb8      	it	lt
 8009f62:	4618      	movlt	r0, r3
 8009f64:	e7a6      	b.n	8009eb4 <_printf_i+0x160>
 8009f66:	2301      	movs	r3, #1
 8009f68:	4632      	mov	r2, r6
 8009f6a:	4649      	mov	r1, r9
 8009f6c:	4640      	mov	r0, r8
 8009f6e:	47d0      	blx	sl
 8009f70:	3001      	adds	r0, #1
 8009f72:	d09d      	beq.n	8009eb0 <_printf_i+0x15c>
 8009f74:	3501      	adds	r5, #1
 8009f76:	68e3      	ldr	r3, [r4, #12]
 8009f78:	9903      	ldr	r1, [sp, #12]
 8009f7a:	1a5b      	subs	r3, r3, r1
 8009f7c:	42ab      	cmp	r3, r5
 8009f7e:	dcf2      	bgt.n	8009f66 <_printf_i+0x212>
 8009f80:	e7eb      	b.n	8009f5a <_printf_i+0x206>
 8009f82:	2500      	movs	r5, #0
 8009f84:	f104 0619 	add.w	r6, r4, #25
 8009f88:	e7f5      	b.n	8009f76 <_printf_i+0x222>
 8009f8a:	bf00      	nop
 8009f8c:	0800a7e1 	.word	0x0800a7e1
 8009f90:	0800a7f2 	.word	0x0800a7f2

08009f94 <memmove>:
 8009f94:	4288      	cmp	r0, r1
 8009f96:	b510      	push	{r4, lr}
 8009f98:	eb01 0402 	add.w	r4, r1, r2
 8009f9c:	d902      	bls.n	8009fa4 <memmove+0x10>
 8009f9e:	4284      	cmp	r4, r0
 8009fa0:	4623      	mov	r3, r4
 8009fa2:	d807      	bhi.n	8009fb4 <memmove+0x20>
 8009fa4:	1e43      	subs	r3, r0, #1
 8009fa6:	42a1      	cmp	r1, r4
 8009fa8:	d008      	beq.n	8009fbc <memmove+0x28>
 8009faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009fae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009fb2:	e7f8      	b.n	8009fa6 <memmove+0x12>
 8009fb4:	4402      	add	r2, r0
 8009fb6:	4601      	mov	r1, r0
 8009fb8:	428a      	cmp	r2, r1
 8009fba:	d100      	bne.n	8009fbe <memmove+0x2a>
 8009fbc:	bd10      	pop	{r4, pc}
 8009fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009fc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009fc6:	e7f7      	b.n	8009fb8 <memmove+0x24>

08009fc8 <_sbrk_r>:
 8009fc8:	b538      	push	{r3, r4, r5, lr}
 8009fca:	4d06      	ldr	r5, [pc, #24]	@ (8009fe4 <_sbrk_r+0x1c>)
 8009fcc:	2300      	movs	r3, #0
 8009fce:	4604      	mov	r4, r0
 8009fd0:	4608      	mov	r0, r1
 8009fd2:	602b      	str	r3, [r5, #0]
 8009fd4:	f7f7 fc98 	bl	8001908 <_sbrk>
 8009fd8:	1c43      	adds	r3, r0, #1
 8009fda:	d102      	bne.n	8009fe2 <_sbrk_r+0x1a>
 8009fdc:	682b      	ldr	r3, [r5, #0]
 8009fde:	b103      	cbz	r3, 8009fe2 <_sbrk_r+0x1a>
 8009fe0:	6023      	str	r3, [r4, #0]
 8009fe2:	bd38      	pop	{r3, r4, r5, pc}
 8009fe4:	2000ac5c 	.word	0x2000ac5c

08009fe8 <_realloc_r>:
 8009fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fec:	4680      	mov	r8, r0
 8009fee:	4615      	mov	r5, r2
 8009ff0:	460c      	mov	r4, r1
 8009ff2:	b921      	cbnz	r1, 8009ffe <_realloc_r+0x16>
 8009ff4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ff8:	4611      	mov	r1, r2
 8009ffa:	f7ff bc59 	b.w	80098b0 <_malloc_r>
 8009ffe:	b92a      	cbnz	r2, 800a00c <_realloc_r+0x24>
 800a000:	f7ff fbea 	bl	80097d8 <_free_r>
 800a004:	2400      	movs	r4, #0
 800a006:	4620      	mov	r0, r4
 800a008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a00c:	f000 f81a 	bl	800a044 <_malloc_usable_size_r>
 800a010:	4285      	cmp	r5, r0
 800a012:	4606      	mov	r6, r0
 800a014:	d802      	bhi.n	800a01c <_realloc_r+0x34>
 800a016:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a01a:	d8f4      	bhi.n	800a006 <_realloc_r+0x1e>
 800a01c:	4629      	mov	r1, r5
 800a01e:	4640      	mov	r0, r8
 800a020:	f7ff fc46 	bl	80098b0 <_malloc_r>
 800a024:	4607      	mov	r7, r0
 800a026:	2800      	cmp	r0, #0
 800a028:	d0ec      	beq.n	800a004 <_realloc_r+0x1c>
 800a02a:	42b5      	cmp	r5, r6
 800a02c:	462a      	mov	r2, r5
 800a02e:	4621      	mov	r1, r4
 800a030:	bf28      	it	cs
 800a032:	4632      	movcs	r2, r6
 800a034:	f7ff fbc2 	bl	80097bc <memcpy>
 800a038:	4621      	mov	r1, r4
 800a03a:	4640      	mov	r0, r8
 800a03c:	f7ff fbcc 	bl	80097d8 <_free_r>
 800a040:	463c      	mov	r4, r7
 800a042:	e7e0      	b.n	800a006 <_realloc_r+0x1e>

0800a044 <_malloc_usable_size_r>:
 800a044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a048:	1f18      	subs	r0, r3, #4
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	bfbc      	itt	lt
 800a04e:	580b      	ldrlt	r3, [r1, r0]
 800a050:	18c0      	addlt	r0, r0, r3
 800a052:	4770      	bx	lr

0800a054 <_init>:
 800a054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a056:	bf00      	nop
 800a058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a05a:	bc08      	pop	{r3}
 800a05c:	469e      	mov	lr, r3
 800a05e:	4770      	bx	lr

0800a060 <_fini>:
 800a060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a062:	bf00      	nop
 800a064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a066:	bc08      	pop	{r3}
 800a068:	469e      	mov	lr, r3
 800a06a:	4770      	bx	lr
