[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of THS4541IRGTR production of TEXAS INSTRUMENTS from the text:C2\n100 nFRf1\n402 /c0d\nRload\n500 /c0dRg1\n191 /c0dC1\n100 nF\nRg2\n221 /c0dRt\n60.2 /c0dOutput \nMeasurement \nPointTHS4541 Wideband,\nFully-Differential Amplifier 50-/c0d/c03Input Match,\n Gain of 2 V/V from Rt,            \nSingle-Ended Source to \nDifferential Output\nVocm\nRf2\n402 /c0d50-/c0d/c03\nSource\n+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\nFrequency (MHz)Distortion (dBc)\n0.1 1 10 50-140-130-120-110-100-90-80-70-60-50\nD013HD2\nHD3\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nTHS4541 Negative RailInput, Rail-to-Rail Output, Precision, 850-MHz\nFullyDifferential Amplifier\n1Features 3Description\nThe THS4541 isalow-power, voltage-feedback, fully\n1•Fully Differential Amplifier (FDA) Architecture\ndifferential amplifier (FDA) with aninput common-•Bandwidth: 500MHz (G=2V/V)mode range below thenegative rail, and rail-to-rail\n•Gain Bandwidth Product: 850MHz output. Designed for low-power data acquisition\nsystems where high density iscritical inahigh- •Slew Rate: 1500 V/µs\nperformance analog-to-digital converter (ADC) or•HD 2:–95dBc at10MHz (2VPP,RL=500Ω)digital-to-analog converter (DAC) interface design.•HD 3:–90dBc at10MHz (2VPP,RL=500Ω)\nThe THS4541 features the negative-rail input•Input Voltage Noise: 2.2nV/Hz(f>100kHz)required when interfacing adc-coupled, ground-\n•Low offset drift: ±0.5µV/°C(typ) centered, source signal. This negative-rail input, with\nrail-to-rail output, allows foreasy interface between •Negative Rail Input (NRI)\nsingle-ended, ground-referenced, bipolar signal•Rail-to-Rail Output (RRO)sources and awide variety of successive•Robust Operation forRload≥50Ωapproximation register (SAR), delta-sigma (ΔΣ),or\n•Output Common-Mode Control pipeline ADCs using only asingle +2.7-V to+5.4-V\npower supply. •Power Supply:\n–Single-Supply Voltage Range: 2.7Vto5.4V The THS4541 ischaracterized foroperation over the\nwide temperature range of–40°Cto125°Cavailable–Split-Supply Voltage Range: ±1.35 Vto±2.7Vin16-pin VQFN and10-pin WQFN packages.–Quiescent Current: 10.1 mA(5-V Supply)\n•Power-Down Capability: 2µA(typ) Device Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\n2ApplicationsVQFN (16) 3.00 mm×3.00 mm\nTHS4541•Low-Power, High-Performance ADC Driver WQFN (10) 2.00 mm×2.00 mm\n–SAR,ΔΣ,andPipeline (1)Forallavailable packages, seethepackage option addendum\nattheendofthedata sheet.•Low Power, High Performance\n(DC orACCoupled)\n–Single-Ended toDifferential Amplifier\n–Differential toDifferential Amplifier\n•Differential Active Filters\n•Differential Transimpedance forDAC Outputs\n•DC- orAC-Coupled Interface totheADC3xxx\nFamily ofLow-Power, High-Performance ADCs\n•Pin-Compatible toADA4932-1 (VQFN-16)\nSimplified Schematic Single toDifferential Gain of2,2-V PPOutput\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nTable ofContents\n8.6 Factors Influencing Harmonic Distortion ................. 31 1Features .................................................................. 1\n8.7 Driving Capacitive Loads ........................................ 32 2Applications ........................................................... 1\n8.8 Thermal Analysis ..................................................... 323Description ............................................................. 1\n9Detailed Description ............................................ 334Revision History ..................................................... 2\n9.1 Overview ................................................................. 335Device Family Comparison ................................... 3\n9.2 Functional Block Diagram ....................................... 346PinConfiguration andFunctions ......................... 39.3 Feature Description ................................................. 357Specifications ......................................................... 49.4 Device Functional Modes ........................................ 367.1 Absolute Maximum Ratings ...................................... 410Application And Implementation ....................... 447.2 Handling Ratings ....................................................... 410.1 Application Information .......................................... 447.3 Recommended Operating Conditions ....................... 410.2 Typical Applications .............................................. 447.4 Thermal Information .................................................. 4\n11Power-Supply Recommendations ..................... 497.5 Electrical Characteristics: Vs+ –Vs–=5V............. 5\n12Layout ................................................................... 497.6 Electrical Characteristics: Vs+ –Vs–=3V............. 8\n12.1 Layout Guidelines ................................................. 497.7 Typical Characteristics: 5-VSingle Supply ............. 11\n12.2 Layout Example .................................................... 507.8 Typical Characteristics: 3-VSingle Supply ............. 14\n13Device andDocumentation Support ................. 51 7.9 Typical Characteristics: 3-Vto5-VSupply Range ..17\n13.1 Device Support ...................................................... 518Parameter Measurement Information ................ 21\n13.2 Trademarks ........................................................... 518.1 Example Characterization Circuits .......................... 21\n13.3 Electrostatic Discharge Caution ............................ 518.2 Frequency-Response Shape Factors ..................... 23\n13.4 Glossary ................................................................ 518.3 I/OHeadroom Considerations ................................ 26\n14Mechanical, Packaging, andOrderable 8.4 Output DCError andDrift Calculations andtheEffect\nInformation ........................................................... 51 ofResistor Imbalances ............................................ 28\n8.5 Noise Analysis ......................................................... 30\n4Revision History\nChanges from Original (August 2014) toRevision A Page\n•Added clarifying texttonote 1inPinFunctions table. ........................................................................................................... 3\n•Changed "Vcm"to"Vicm "infirstparagraph ........................................................................................................................ 29\n•Changed 0.9Vto0.91 Vinsecond paragraph ofOverview section ................................................................................... 33\n•Changed 0.9Vto0.91 Vinfirstparagraph ofAC-Coupled Signal Path Considerations forSingle-Ended Input to\nDifferential Output Conversion section ................................................................................................................................. 36\n•Changed "single "to"signal "infirstparagraph ofApplication Information section ............................................................. 44\n•Changed "usually "to"always "infourth sentence ofDetailed Design Procedure section ................................................... 44\n•Added "(inHz)"tosecond paragraph ofthispage ............................................................................................................... 45\n•Added "ΔΣ"tosecond paragraph ofDetailed Design Procedure section ........................................................................... 47\n2 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\n13 15 14 16\n8 6 7 5FB–\nFB+IN+\nIN–PD\nOUT–\nOUT+\nVocmVs–\nVs+Vs– Vs– Vs–\nVs+ Vs+ Vs+1\n32\n4 9101112\n10\n1\n32\n4 6789\nIN–PDOUT– OUT+\nVocm\nVs–Vs+\nIN+NC NC\n5\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n5Device Family Comparison\nINPUT NOISE\nDEVICE BW(MHz) IQ(mA) THD (dBc) 2VPPAT100kHz (nV/√Hz) RAIL-TO-RAIL\nTHS4531A 36 0.25 –104 10 Out\nTHS4521 145 0.95 –102 4.6 Out\nTHS4520 620 14.2 –107 2.0 Out\n6PinConfiguration andFunctions\nRGT Package RUN Package\nVQFN-16 WQFN-10\n(Top View) (Top View)\nPinFunctions\nPIN\nNO.\nNAME\nRGT(1)RUN I/O DESCRIPTION\nFB+ 4 — O Noninverted (positive) output feedback\nFB– 1 — O Inverted (negative) output feedback\nIN+ 2 4 I Noninverting (positive) amplifier input\nIN– 3 6 I Inverting (negative) amplifier input\nNC — 2,8 — Nointernal connection\nOUT+ 10 9 O Noninverted (positive) amplifier output\nOUT – 11 1 O Inverted (negative) amplifier output\nPD 12 3 I Power down. PD=logic low=power offmode; PD=logic high =normal operation.\nVocm 9 7 I Common-mode voltage input\nVs+ 5,6,7,8 10 I Positive power-supply input\n13,14,15,Vs– 5 I Negative power-supply input16\n(1) Solder theexposed thermal pad(RGT package) toaheat-spreading power orground plane. This padiselectrically isolated from the\ndie,butmust beconnected toapower orground plane andnotfloated.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: THS4541\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage, Vs+ –Vs– 5.5 V\nVoltage Input/output voltage range (Vs–)–0.5 (Vs+) +0.5 V\nDifferential input voltage ±1 V\nContinuous input current ±20 mA\nCurrent Continuous output current ±80 mA\nContinuous power dissipation See Thermal Information table andThermal Analysis section\nMaximum junction temperature 150 °C\nTemperature\nOperating free-air temperature range –40 125 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n7.2 Handling Ratings\nMIN MAX UNIT\nTstg Storage temperature range –65 150 °C\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)–2000 2000\nElectrostaticV(ESD) Charged device model (CDM), perJEDEC specification JESD22-C101, allpins(2)–500 500 Vdischarge\nMachine model(2)–150 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVs+ Single-supply voltage 2.7 5 5.4 V\nTA Ambient temperature –40 25 125 °C\n7.4 Thermal Information\nTHS4541\nTHERMAL METRIC(1)RGT (VQFN) RUN (WQFN) UNIT\n16PINS 10PINS\nRθJA Junction-to-ambient thermal resistance 52 146\nRθJC(top) Junction-to-case (top) thermal resistance 69 75\nRθJB Junction-to-board thermal resistance 25 39\n°C/W\nψJT Junction-to-top characterization parameter 2.7 14\nψJB Junction-to-board characterization parameter 25 105\nRθJC(bot) Junction-to-case (bottom) thermal resistance 9.3 47\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n7.5 Electrical Characteristics: Vs+–Vs–=5V\nAtTA≈25°C,Vocm =open (defaults midsupply), VOUT=2VPP,Rf=402Ω,Rload =499Ω,50-Ωinput match, G=2V/V,\nsingle-ended input, differential output, andPD=+Vs, unless otherwise noted. See Figure 61foranac-coupled gain ofa\n2-V/V testcircuit, andFigure 63foradc-coupled gain ofa2-V/V testcircuit.\nTEST\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT LEVEL(1)\nACPERFORMANCE\nVout =100mV PP,G=1 620 MHz C\nVout =100mV PP,G=2(see Figure 61) 500 MHz C\nSmall-signal bandwidth\nVout =100mV PP,G=5 210 MHz C\nVout =100mV PP,G=10 125 MHz C\nGain-bandwidth product Vout =100mV PP,G=20 850 MHz C\nLarge-signal bandwidth Vout =2VPP,G=2(see Figure 61) 340 MHz C\nBandwidth for0.1-dB flatness Vout =2VPP,G=2(see Figure 61) 100 MHz C\nSlew rate(2)Vout =2-V PP,FPBW (see Figure 61) 1500 V/µs C\nVout =2-Vstep, G=2input≤0.3nstrRise/fall time 1.4 ns C(see Figure 63)\nTo1%, Vout =2-Vstep, tr=2ns,G=24 ns C(seeFigure 63)\nSettling time\nTo0.1%,Vout =2-Vstep, tr=2ns,G=28 ns C(see Figure 63)\nVout =2-Vstep G=2,input≤0.3nstrOvershoot andundershoot 10% C(see Figure 63)\nVout =2VPP,G=2,HD2 (see Figure 61) –140 dBc C\n100-kHz harmonic distortion\nVout =2VPP,G=2,HD3 (see Figure 61) –140 dBc C\nVout =2VPP,G=2,HD2 (see Figure 61) –95 dBc C\n10-MHz harmonic distortion\nVout =2VPP,G=2,HD3 (see Figure 61) –90 dBc C\nf=10MHz, 100-kHz tone spacing,\n2nd-order intermodulation distortion –90 dBc C Vout envelope =2VPP(1VPPpertone)\n(see Figure 61)\nf=10MHz, 100-kHz tone spacing,\n3rd-order intermodulation distortion –85 dBc C Vout envelope =2VPP(1VPPpertone)\n(see Figure 61)\nInput voltage noise f>100kHz 2.2 nV/√Hz C\nInput current noise f>1MHz 1.9 pA/√Hz C\nOverdrive recovery time 2Xoutput overdrive, either polarity 20 ns C\nClosed-loop output impedance f=10MHz (differential) 0.1 Ω C\n(1) Test levels (allvalues setbycharacterization andsimulation): (A)100% tested atTA≈25°C;over temperature limits bycharacterization\nandsimulation. (B)Nottested inproduction; limits setbycharacterization andsimulation. (C)Typical value only forinformation.\n(2) This slew rate istheaverage oftherising andfalling time estimated from thelarge-signal bandwidth as:(VP/√2)·2π·f–3dB.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: THS4541\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nElectrical Characteristics: Vs+–Vs–=5V(continued)\nAtTA≈25°C,Vocm =open (defaults midsupply), VOUT=2VPP,Rf=402Ω,Rload =499Ω,50-Ωinput match, G=2V/V,\nsingle-ended input, differential output, andPD=+Vs, unless otherwise noted. See Figure 61foranac-coupled gain ofa\n2-V/V testcircuit, andFigure 63foradc-coupled gain ofa2-V/V testcircuit.\nTEST\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT LEVEL(1)\nDCPERFORMANCE\nAOL Open-loop voltage gain 100 119 dB A\nTA=25°C –450 ±100 450 µV A\nTA=0°Cto70°C –600 ±100 600 µV B\nInput-referred offset voltage\nTA=–40°Cto85°C –700 ±100 700 µV B\nTA=–40°Cto125°C –850 ±100 850 µV B\nInput offset voltage drift(3)TA=–40°Cto125°C –2.4 ±0.5 2.4 µV/°C B\nTA=25°C 4.3 10 13 µA A\nTA=0°Cto70°C 4.3 11 13.5 µA BInput bias current\n(positive outofnode) TA=–40°Cto85°C 4.3 12 14 µA B\nTA=–40°Cto125°C 4.3 12 14.5 µA B\nInput bias current drift(3)TA=–40°Cto125°C 6 15 nA/°C B\nTA=25°C –500 ±150 500 nA A\nTA=0°Cto70°C –550 ±150 550 nA B\nInput offset current\nTA=–40°Cto85°C –580 ±150 580 nA B\nTA=–40°Cto125°C –620 ±150 620 nA B\nInput offset current drift(3)TA=–40°Cto125°C –1.3 ±0.3 1.3 nA/°C B\nINPUT\n<3-dB degradation inTA=25°C Vs––0.2 Vs––0.1 V A\nCommon-mode input low CMRR from\nTA=–40°Cto125°C Vs––0.1 Vs– V B midsupply\n<3-dB degradation inTA=+25°C Vs+ –1.3 Vs+ –1.2 V A\nCommon-mode input high CMRR from\nTA=–40°Cto125°C Vs+ –1.3 V B midsupply\nCommon-mode rejection ratio Input pins at(Vs+ –Vs–)/2 85 100 dB A\nInput impedance differential mode Input pins at(Vs+ –Vs–)/2 110||0.85 kΩ||pF C\nOUTPUT\nVs–+TA=25°C Vs–+0.2 V A0.25\nOutput voltage low\nVs–+TA=–40°Cto125°C Vs–+0.2 V B0.25\nVs+ –TA=25°C Vs+ –0.2 V A0.25\nOutput voltage high\nVs+ –TA=–40°Cto125°C Vs+ –0.2 V B0.25\nTA=25°C ±75 ±100 mA A\nOutput current drive\nTA=–40°Cto125°C ±75 mA B\n(3) Input offset voltage drift, input bias current drift, input offset current drift, andVocm driftareaverage values calculated bytaking data at\ntheatthemaximum-range ambient-temperature endpoints, computing thedifference, anddividing bythetemperature range. Maximum\ndriftsetbydistribution ofalarge sampling ofdevices. Drift isnotspecified bytestorQAsample test.\n6 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nElectrical Characteristics: Vs+–Vs–=5V(continued)\nAtTA≈25°C,Vocm =open (defaults midsupply), VOUT=2VPP,Rf=402Ω,Rload =499Ω,50-Ωinput match, G=2V/V,\nsingle-ended input, differential output, andPD=+Vs, unless otherwise noted. See Figure 61foranac-coupled gain ofa\n2-V/V testcircuit, andFigure 63foradc-coupled gain ofa2-V/V testcircuit.\nTEST\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT LEVEL(1)\nPOWER SUPPLY\nSpecified operating voltage 2.7 5.0 5.4 V B\nTA=+25°C,Vs+ =5.0V 9.7 10.1 10.5 mA A\nQuiescent operating current\nTA=–40°Cto125°C 9.4 10.1 11 mA B\n±PSRR Power-supply rejection ratio Either supply pintodifferential Vout 85 100 dB A\nPOWER DOWN\nEnable voltage threshold Vs–+1.7 V A\nDisable voltage threshold Vs–+0.7 V A\nDisable pinbias current PD=Vs–→Vs+ 20 50 nA B\nPD=Vs–+0.7V 6 30 µA A\nPower-down quiescent current\nPD=Vs– 2 8 µA A\nTime from PD=lowtoVout =90% offinalTurn-on time delay 100 ns Cvalue\nTime from PD=lowtoVout =10% offinalTurn-off time delay 60 ns Cvalue\nOUTPUT COMMON-MODE VOLTAGE CONTROL(4)\nSmall-signal bandwidth Vocm =100mV PP 150 MHz C\nSlew rate(5)Vocm =2-Vstep 400 V/µs C\nGain 0.975 0.982 0.995 V/V A\nInput bias current Considered positive outofnode –0.7 0.1 0.7 µA A\nInput impedance Vocm input driven to(Vs+ –Vs–)/2 47||1.2 kΩ||pF C\nDefault voltage offset fromVocm pinopen –40 ±8 40 mV A(Vs+ –Vs–)/2\nTA=25°C –5 ±2 5 mV A\nTA=0°Cto70°C –6 ±2 5.8 mV BVocm input driven toCMVos Common-mode offset voltage(Vs+ –Vs–)/2 TA=–40°Cto85°C –6.2 ±2 6.2 mV B\nTA=–40°Cto125°C –7.0 ±2 7.08 mV B\nCommon-mode offset voltageVocm input driven to(Vs+ –Vs–)/2 –20 ±4 +20 µV/°C Bdrift(6)\nTA=25°C 0.88 V A\nTA=0°Cto70°C 0.91 V BCommon-mode loop supply <±12-mV shift from\nheadroom tonegative supply midsupply CMVos TA=–40°Cto85°C 0.94 V B\nTA=–40°Cto125°C 0.94 V B\nTA=25°C 1.1 V A\nTA=0°Cto70°C 1.15 V B Common-mode loop supply <±12-mV shift from\nheadroom topositive supply midsupply CMVos TA=–40°Cto85°C 1.2 V B\nTA=–40°Cto125°C 1.2 V B\n(4) Specifications arefrom theinput Vocm pintothedifferential output average voltage.\n(5) This slew rate istheaverage oftherising andfalling time estimated from thelarge-signal bandwidth as:(VP/√2)·2π·f–3dB.\n(6) Input offset voltage drift, input bias current drift, input offset current drift, andVocm driftareaverage values calculated bytaking data at\ntheatthemaximum-range ambient-temperature endpoints, computing thedifference, anddividing bythetemperature range. Maximum\ndriftsetbydistribution ofalarge sampling ofdevices. Drift isnotspecified bytestorQAsample test.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: THS4541\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n7.6 Electrical Characteristics: Vs+–Vs–=3V\nAtTA≈25°C,Vocm =open (defaults midsupply), VOUT=2VPP,Rf=402Ω,Rload =499Ω,50-Ωinput match, G=2V/V,\nsingle-ended input, differential output, andPD=+Vs, unless otherwise noted. See Figure 61foranac-coupled gain ofa\n2-V/V testcircuit, andFigure 63foradc-coupled gain ofa2-V/V testcircuit.\nTEST\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT LEVEL(1)\nACPERFORMANCE\nVout =100mV PP,G=1 600 MHz C\nVout =100mV PP,G=2(see Figure 61) 500 MHz C\nSmall-signal bandwidth\nVout =100mV PP,G=5 200 MHz C\nVout =100mV PP,G=10 120 MHz C\nGain-bandwidth product Vout =100mV PP,G=20 850 MHz C\nLarge-signal bandwidth Vout =2VPP,G=2(see Figure 61) 300 MHz C\nBandwidth for0.1-dB flatness Vout =2VPP,G=2(see Figure 61) 90 MHz C\nSlew rate(2)Vout =2-Vstep, FPBW (see Figure 61) 1300 V/µs C\nVout =2-Vstep, G=2,input≤0.3nstrRise/fall time 1.8 ns C(see Figure 63)\nTo1%, Vout =2-Vstep, tr=2ns,G=25 ns C(see Figure 63)\nSettling time\nTo0.1%, Vout =2-Vstep, tr=2ns,G=28 ns C(see Figure 63)\nVout =2-Vstep G=2,input≤0.3nstrOvershoot andundershoot 10% C(see Figure 63)\nVout =2VPP,G=2,HD2 (see Figure 61) –140 dBc C\n100-kHz harmonic distortion\nVout =2VPP,G=2,HD3 (see Figure 61) –140 dBc C\nVout =2VPP,G=2,HD2 (see Figure 61) –92 dBc C\n10-MHz harmonic distortion\nVout =2VPP,G=2,HD3 (see Figure 61) –89 dBc C\nf=10MHz, 100-kHz tone spacing,\n2nd-order intermodulation distortion –89 dBc C Vout envelope =2VPP(1VPPpertone)\n(see Figure 61)\nf=10MHz, 100-kHz tone spacing,\n3rd-order intermodulation distortion –87 dBc C Vout envelope =2VPP(1VPPpertone)\n(see Figure 61)\nInput voltage noise f>100kHz 2.2 nV/√Hz C\nInput current noise f>1MHz 1.9 pA/√Hz C\nOverdrive recovery time 2Xoutput overdrive, either polarity 20 ns C\nClosed-loop output impedance f=10MHz (differential) 0.1 Ω C\n(1) Test levels (allvalues setbycharacterization andsimulation): (A)100% tested atTA≈25°C;over temperature limits bycharacterization\nandsimulation. (B)Nottested inproduction; limits setbycharacterization andsimulation. (C)Typical value only forinformation.\n(2) This slew rate istheaverage oftherising andfalling time estimated from thelarge-signal bandwidth as:(VP/√2)·2π·f–3dB.\n8 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nElectrical Characteristics: Vs+–Vs–=3V(continued)\nAtTA≈25°C,Vocm =open (defaults midsupply), VOUT=2VPP,Rf=402Ω,Rload =499Ω,50-Ωinput match, G=2V/V,\nsingle-ended input, differential output, andPD=+Vs, unless otherwise noted. See Figure 61foranac-coupled gain ofa\n2-V/V testcircuit, andFigure 63foradc-coupled gain ofa2-V/V testcircuit.\nTEST\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT LEVEL(1)\nDCPERFORMANCE\nAOL Open-loop voltage gain 100 119 dB A\nTA=25°C –450 ±100 400 µV A\nTA=0°Cto70°C –600 ±100 600 µV B\nInput-referred offset voltage\nTA=–40°Cto85°C –700 ±100 700 µV B\nTA=–40°Cto125°C –850 ±100 850 µV B\nInput offset voltage drift(3)TA=–40°Cto125°C –2.4 ±0.5 2.4 µV/°C B\nTA=25°C 4.1 9 12 µA A\nTA=0°Cto70°C 4.1 9 12.5 µA BInput bias current\n(positive outofnode) TA=–40°Cto85°C 4.1 9 13 µA B\nTA=–40°Cto125°C 4.1 9 13.5 µA B\nInput bias current drift(3)TA=–40°Cto125°C –5 15 nA/°C B\nTA=25°C –500 ±150 500 nA A\nTA=0°Cto70°C –550 ±150 550 nA B\nInput offset current\nTA=–40°Cto85°C –580 ±150 580 nA B\nTA=–40°Cto125°C –620 ±150 620 nA B\nInput offset current drift(3)TA=–40°Cto125°C –1.3 ±0.3 1.3 nA/°C B\nINPUT\n<3-dB degradation inTA=25°C Vs––0.2 Vs––0.1 V A\nCommon-mode input low CMRR from\nTA=–40°Cto125°C Vs––0.1 Vs– V B midsupply\n<3-dB degradation inTA=+25°C Vs+ –1.3 Vs+ –1.2 V A\nCommon-mode input high CMRR from\nTA=–40°Cto125°C Vs+ –1.3 V B midsupply\nCommon-mode rejection ratio Input pins at(Vs+ –Vs–)/2 85 100 dB A\nInput impedance differential mode Input pins at(Vs+ –Vs–)/2 110||0.85 kΩ||pF C\nOUTPUT\nVs–+TA=25°C Vs–+0.2 V A0.25\nOutput voltage low\nVs–+TA=–40°Cto125°C Vs–+0.2 V B0.25\nVs+ –TA=25°C Vs+ –0.2 V A0.25\nOutput voltage high\nVs+ –TA=–40°Cto125°C Vs+ –0.2 V B0.25\nTA=25°C ±55 ±60 mA A\nOutput current drive\nTA=–40°Cto125°C ±55 mA B\n(3) Input offset voltage drift, input bias current drift, input offset current drift, andVocm driftareaverage values calculated bytaking data at\ntheatthemaximum-range ambient-temperature endpoints, computing thedifference, anddividing bythetemperature range. Maximum\ndriftsetbydistribution ofalarge sampling ofdevices. Drift isnotspecified bytestorQAsample test.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: THS4541\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nElectrical Characteristics: Vs+–Vs–=3V(continued)\nAtTA≈25°C,Vocm =open (defaults midsupply), VOUT=2VPP,Rf=402Ω,Rload =499Ω,50-Ωinput match, G=2V/V,\nsingle-ended input, differential output, andPD=+Vs, unless otherwise noted. See Figure 61foranac-coupled gain ofa\n2-V/V testcircuit, andFigure 63foradc-coupled gain ofa2-V/V testcircuit.\nTEST\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT LEVEL(1)\nPOWER SUPPLY\nSpecified operating voltage 2.7 3.0 5.4 V B\nTA=+25°C,Vs+ =3.0V 9.3 9.7 10.1 mA A\nQuiescent operating current\nTA=–40°Cto125°C 9.0 9.7 10.6 mA B\n±PSRR Power-supply rejection ratio Either supply pintodifferential Vout 85 100 dB A\nPOWER DOWN\nEnable voltage threshold Vs–+1.7 V A\nDisable voltage threshold Vs–+0.7 V A\nDisable pinbias current PD=Vs–→Vs+ 20 50 nA B\nPD=Vs–+0.7V 2 30 µA A\nPower-down quiescent current\nPD=Vs– 1.0 8.0 µA A\nTime from PD=lowtoVout =90% offinalTurn-on time delay 100 ns Cvalue\nTime from PD=lowtoVout =10% offinalTurn-off time delay 60 ns Cvalue\nOUTPUT COMMON-MODE VOLTAGE CONTROL(4)\nSmall-signal bandwidth Vocm =100mV PP 140 MHz C\nSlew rate(5)Vocm =1-Vstep 350 V/µs C\nGain 0.975 0.987 0.990 V/V A\nInput bias current Considered positive outofnode –0.7 0.1 0.7 µA A\nInput impedance Vocm input driven to(Vs+ –Vs–)/2 47||1.2 kΩ||pF C\nDefault voltage offset fromVocm pinopen –40 ±10 40 mV A(Vs+ –Vs–)/2\nTA=25°C –5 ±2 5 mV A\nTA=0°Cto70°C –5.8 ±2 5.8 mV BVocm input driven toCMVos Common-mode offset voltage(Vs+ –Vs–)/2 TA=–40°Cto85°C –6.2 ±2 6.2 mV B\nTA=–40°Cto125°C –7.0 ±2 7.0 mV B\nCommon-mode offset voltageVocm input driven to(Vs+ –Vs–)/2 –20 ±4 20 µV/°C Bdrift(6)\nTA=25°C 0.88 V A\nTA=0°Cto70°C 0.91 V BCommon-mode loop supply <±12-mV shift from\nheadroom tonegative supply midsupply CMVos TA=–40°Cto85°C 0.94 V B\nTA=–40°Cto125°C 0.94 V B\nTA=25°C 1.1 V A\nTA=0°Cto70°C 1.15 V B Common-mode loop supply <±12-mV shift from\nheadroom topositive supply midsupply CMVos TA=–40°Cto85°C 1.2 V B\nTA=–40°Cto125°C 1.2 V B\n(4) Specifications arefrom input Vocm pintodifferential output average voltage.\n(5) This slew rate istheaverage oftherising andfalling time estimated from thelarge-signal bandwidth as:(VP/√2)·2π·f–3dB.\n(6) Input offset voltage drift, input bias current drift, input offset current drift, andVocm driftareaverage values calculated bytaking data at\ntheatthemaximum-range ambient-temperature endpoints, computing thedifference, anddividing bythetemperature range. Maximum\ndriftsetbydistribution ofalarge sampling ofdevices. Drift isnotspecified bytestorQAsample test.\n10 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nFrequency (MHz)Normalized Gain (dB)\n10 100 10003456789\nD005Cload=10 pF, Ro = 24.9 /c3a\nCload=22 pF, Ro = 16 /c3a\nCload=51 pF, Ro = 9.1 /c3a\nCload=100 pF, Ro = 5.4 /c3a\nCload (pF)Ro (/c3a)\n1 10 1000510152025303540\nD006Av=2\nAv=4\nAv=10\nFrequency (MHz)Gain (dB)\n10 100 10003456789\nD003Vocm=1.0 V\nVocm=1.5 V\nVocm=2.0 V\nVocm=2.5 V\nVocm=3.0 V\nVocm=3.5 V\nFrequency (MHz)Gain (dB)\n10 100 10003456789\nD004RL=50 /c3a\nRL=100 /c3a\nRL=200 /c3a\nRL=500 /c3a\nRL=1000 /c3a\nFrequency (MHz)Normalized Gain (dB)\n1 10 100 1000-9-6-30369\nD001G=0.1\nG=1\nG=2\nG=5\nG=10\nFrequency (MHz)Gain (dB)\n10 100 1000-12-9-6-30369\nD002Vo=100 mVpp\nVo=500 mVpp\nVo=1 Vpp\nVo=2 Vpp\nVo=5 Vpp\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n7.7 Typical Characteristics: 5-VSingle Supply\nAtVs+ =5V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,andTA\n≈25°C(unless otherwise noted).\nRf=402Ω,seeFigure 61andTable 6forresistor values See Figure 61\nFigure 1.Small-Signal Frequency Response vsGain Figure 2.Frequency Response vsVopp\nVout =100mVPP,seeFigure 61with Vocm adjusted Vout =100mVPP,seeFigure 61with RLadjusted\nFigure 3.Small-Signal Frequency Response vsVocm Figure 4.Small-Signal Frequency Response vsRload (RL)\n100mVPPatload, Av=2(see Figure 71),twoseries Roadded at Roistwoseries output resistors toadifferential Cload inparallel\noutput before Cload with 500Ω,seeFigure 71andTable 6\nFigure 5.Small-Signal Frequency Response vsCload Figure 6.Recommended RovsCload\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: THS4541\nTime /c27 from 50% of Input Edge (ns)Error to Final Value (%)\n0 5 10 15 20-0.2-0.15-0.1-0.0500.050.10.150.2\nD0110.5 V step\n2 V step\nTime (ns)Input and Differential Output Voltage (V)\n0 20 40 60 80 100-15-10-5051015\nD012Output\nInput\nTime (ns)Differential Output Voltage (V)\n6810121416182022242628 30-2.5-2-1.5-1-0.500.511.522.5\nD0094 Vpp\n2 Vpp\n0.5 Vpp\nTime (ns)Differential Output Voltage (V)\n810121416182022 2400.050.10.150.20.250.30.350.40.450.5\nD010Ro=0 /c3a\nRo=7.5 /c3a\nTime (ns)Differential Output (V)\n6810121416182022242628 30-2.5-2-1.5-1-0.500.511.522.5\nD0074 Vpp\n2 Vpp\n0.5 Vpp\nTime (ns)Differential Output Voltage (V)\n8101214161820222400.10.20.30.40.5\nD008Ro=17 /c3a\nRo=0 /c3a\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Characteristics: 5-VSingle Supply (continued)\nAtVs+ =5V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,andTA\n≈25°C(unless otherwise noted).\n50-MHz input, 0.3-ns input edge rate, single-ended todifferential Av=2,500-mV PPoutput into22-pF Cload, seeFigure 71\noutput, dccoupled, seeFigure 63\nFigure 7.Small- andLarge-Signal Step ResponseFigure 8.Step Response intoCapacitive Load\nG=5V/V, 50-MHz input, 0.3-ns input edge rate, single-ended G=5V/V, 500-mV PPoutput into22-pF Cload, seeFigure 71and\ninput todifferential output, seeFigure 63 Table 6\nFigure 9.Small- andLarge-Signal Step Response Figure 10.Step Response intoCapacitive Load\nSimulated with 2-ns input transition time, seeFigure 63 Single-ended todifferential gain of2(see Figure 63),2Xinput\noverdrive\nFigure 12.Overdrive Recovery PerformanceFigure 11.Small- andLarge-Signal Step Settling Time\n12 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nVocm Control Voltage (V)Distortion (dBc)\n0.5 11.5 22.5 33.5 4-100-95-90-85-80\nD017HD2\nHD3\nGain (V/V)Distortion (dBc)\n1 10-100-95-90-85-80-75-70\nD018HD2\nHD3\nCenter of Two Input Test Frequencies (MHz)Spurious Level (dBc)\n0.1 1 10 50-140-130-120-110-100-90-80-70-60\nD015Avg IMD3\nAvg IMD2\nDifferential Load Resistance ( /c3a)Distortion (dBc)\n10 100 1000-100-95-90-85-80-75-70\nD016HD2\nHD3\nFrequency (MHz)Distortion (dBc)\n0.1 1 10 50-140-130-120-110-100-90-80-70-60-50\nD013HD2\nHD3\nDifferential Output Voltage (Vpp)Distortion (dBc)\n0.1 1 10-120-115-110-105-100-95-90-85-80-75-70\nD014HD2\nHD3\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nTypical Characteristics: 5-VSingle Supply (continued)\nAtVs+ =5V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,andTA\n≈25°C(unless otherwise noted).\n2-V PPoutput, seeFigure 61 10MHz, seeFigure 61\nFigure 13.Harmonic Distortion Over Frequency Figure 14.Harmonic Distortion vsOutput Swing\n1VPPeach tone, seeFigure 61 f=10MHz, seeFigure 61with Rload adjusted\nFigure 15.IMD2 andIM3Over Frequency Figure 16.Harmonic Distortion vsRload\nf=10MHz, 2-V PPoutput, seeFigure 63with Vocm adjusted 10MHz, 2-V PPoutput, seeFigure 61andTable 6forgain setting\nFigure 17.Harmonic Distortion vsVocm Figure 18.Harmonic Distortion vsGain\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: THS4541\nFrequency (MHz)Normalized Gain (dB)\n10 100 10003456789\nD023Cload=10 pF, Ro=27 /c3a\nCload=22 pF, Ro=18 /c3a\nCload=51 pF, Ro=10 /c3a\nCload=100 pF, Ro=5.4 /c3a\nDifferential Cload (pF)Ro (/c3a)\n1 10 1000510152025303540\nD024Av=2\nAv=4\nAv=10\nFrequency (MHz)Gain (dB)\n10 100 10003456789\nD021Vocm=1.0 V\nVocm=1.5 V\nVocm=1.8 V\nFrequency (MHz)Gain (dB)\n10 100 10003456789\nD022RL=50 /c3a\nRL=100 /c3a\nRL=200 /c3a\nRL=500 /c3a\nRL=1000 /c3a\nFrequency (MHz)Normalized Gain (dB)\n1 10 100 1000-12-9-6-30369\nD019G=0.1\nG=1\nG=2\nG=5\nG=10\nFrequency (MHz)Gain (dB)\n10 100 1000-12-9-6-30369\nD020Vo=100 mVpp\nVo=500 mVpp\nVo=1 Vpp\nVo=2 Vpp\nVo=5 Vpp\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n7.8 Typical Characteristics: 3-VSingle Supply\nAtVs+ =3V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,andTA\n≈25°C(unless otherwise noted).\nRf=402Ω,Vout =100mVPP,seeFigure 61andTable 6for See Figure 61with VCC=3VandVocm =1.5V\nresistor values\nFigure 19.Small-Signal Frequency Response vsGainFigure 20.Frequency Response vsVopp\nVout =100mVPP,seeFigure 61with Vocm adjusted Vout =100mVPP,seeFigure 61with theRload adjusted\nFigure 21.Small-Signal Frequency response vsVocm Figure 22.Small-Signal Frequency Response vsRload (RL)\n100mVPPatload, Av=2(see Figure 71),twoseries Roadded at Two Roatoutput todifferential Cload inparallel with 500Ω,see\noutput before Cload Figure 71andTable 6\nFigure 23.Small-Signal Frequency Response vsCload Figure 24.Recommended RovsCload\n14 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTime /c27 from 50% of Input Edge (ns)Error to Final Value (%)\n0 5 10 15 20-0.2-0.15-0.1-0.0500.050.10.150.2\nD0290.5 V step\n2 V step\nTime (ns)Input and Differential Output Voltage (V)\n0 20 40 60 80 100-6-4-20246\nD030Output\nInput\nTime (ns)Differential Output Voltage (V)\n6810121416182022242628 30-2.5-2-1.5-1-0.500.511.522.5\nD0274 Vpp\n2 Vpp\n0.5 Vpp\nTime (ns)Differential Output Voltage (V)\n810121416182022 2400.050.10.150.20.250.30.350.40.450.5\nD028Ro=7.5 /c3a\nRo=0 /c3a\nTime (ns)Differential Output Voltage (V)\n6810121416182022242628 30-3-2.5-2-1.5-1-0.500.511.522.53\nD0254 Vpp\n2 Vpp\n0.5 Vpp\nTime (ns)Differential Output Voltage (V)\n8101214161820222400.10.20.30.40.5\nD026Ro=13.7 /c3a\nRo=0 /c3a\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nTypical Characteristics: 3-VSingle Supply (continued)\nAtVs+ =3V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,andTA\n≈25°C(unless otherwise noted).\n50-MHz input, 0.3-ns input edge rate, single-ended input to 500-mV PPoutput into22-pF Cload, seeFigure 71with Vs+ =3V\ndifferential output, dccoupled, seeFigure 63 andVocm =1.5V\nFigure 25.Small- andLarge-Signal Step Response Figure 26.Step Response intoCapacitive Load\nG=5V/V, 50-MHz input, 0.3-ns input edge rate, single-ended G=5V/V, 500-mVpp output into22-pF Cload, seeFigure 71and\ninput todifferential output, seeFigure 61 Table 6\nFigure 27.Small- andLarge-Signal Step Response Figure 28.Step Response intoCapacitive Load\nSimulated with 2-ns input transition time, seeFigure 63 Single-ended todifferential gain of2(see Figure 63),>2Xinput\noverdrive\nFigure 30.Overdrive Recovery PerformanceFigure 29.Small- andLarge-Signal Step Settling Time\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: THS4541\nVocm Control Voltage (V)Distortion (dBc)\n0.5 1 1.5 2 2.5-100-95-90-85-80\nD035HD2\nHD3\nGain (V/V)Distortion (dBc)\n1 10-105-100-95-90-85-80-75-70\nD036HD2\nHD3\nCenter of Two Input Test Frequencies (MHz)Spurious Level (dBc)\n0.1 1 10 50-140-130-120-110-100-90-80-70-60\nD033Avg IMD3\nAvg IMD2\nDifferential Load Resistance ( /c3a)Distortion (dBc)\n10 100 1000-100-95-90-85-80-75-70\nD034HD2\nHD3\nFrequency (kHz)Distortion (dBc)\n0.1 1 10 50-140-130-120-110-100-90-80-70-60-50\nD031HD2\nHD3\nDifferential Output Voltage (Vpp)Distortion (dBc)\n0.1 1 10-120-115-110-105-100-95-90-85-80-75-70\nD032HD2\nHD3\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Characteristics: 3-VSingle Supply (continued)\nAtVs+ =3V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,andTA\n≈25°C(unless otherwise noted).\n2-V PPoutput, seeFigure 61with Vs+ =3.0V,Vocm =1.5V f=10MHz, seeFigure 61with Vs+ =3.0V,Vocm =1.5V\nFigure 31.Harmonic Distortion Over Frequency Figure 32.Harmonic Distortion vsOutput Swing\n1VPPeach tone, seeFigure 61with Vs+ =3.0V,Vocm =1.5V f=10MHz, seeFigure 61with Vs+ =3.0V,Vocm =1.5V\nFigure 33.IMD2 andIM3Over Frequency Figure 34.Harmonic Distortion vsRload\nf=10MHz, 2-V PPoutput, seeFigure 63with Vocm adjusted f=10MHz, 2-V PPoutput, seeFigure 61andTable 6forgain\nsetting\nFigure 36.Harmonic Distortion vsGainFigure 35.Harmonic Distortion vsVocm\n16 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nFrequency (Hz)CMRR (dB)\n5060708090100110\n1k 10k 100k 1M 10M 100M\nD041\nFrequency (Hz)PSRR (dB)\n4045505560657075808590\n10k 100k 1M 10M 100M\nD042+3 V +Vs\n+5 V +Vs\n+3 V -Vs\n+5 V -Vs\nFrequency (Hz)Input Spot Voltage (nV/ /c97Hz) and \nCurrent (pA/ /c97Hz) Noise\n11050\n1k 10k 100k 1M 10M\nD039+5 V En\n+5 V In\n+3 V En\n+3 V In\nFrequency (Hz)Output Balance Error (dB)\n-80-75-70-65-60-55-50\n1k 10k 100k 1M 10M 100M\nD040+3 V supply\n+5 V supply\nFrequency (Hz)Open Loop Gain (dB)\nOpen Loop Phase (deg)\n-20 -25010 -20040 -15070 -100100 -50130 0\n100 1k 10k 100k 1M 10M 100M 1G\nD037Aol Gain\nAol Phase\nFrequency (Hz)Differential Output Impedance ( /c3a)\n0.00010.0010.010.1110\n1k 10k 100k 1M 10M 100M\nD038Gain=2, +3 V\nGain=2, +5 V\nGain=5, +3 V\nGain=5, +5 V\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n7.9 Typical Characteristics: 3-Vto5-VSupply Range\nAtVs+ =3Vand5V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,\nandTA≈25°C(unless otherwise noted).\nSingle-ended input todifferential output, simulated differential\noutput impedance, (closed-loop) gain of2and5,seeFigure 61\nFigure 38.Closed-Loop Output ImpedanceFigure 37.Main Amplifier Differential Open-Loop Gain and\nPhase vsFrequency\nSingle-ended input todifferential output, gain of2(see Figure 61),\nsimulated with 1%resistor, worst-case mismatch\nFigure 40.Output Balance Error Over FrequencyFigure 39.Input Spot Noise Over Frequency\nCommon-mode intodifferential out,gain of2simulation Single-ended todifferential, gain of2(see Figure 61)PSRR\nsimulated todifferential output\nFigure 42.PSRR Over FrequencyFigure 41.CMRR Over Frequency\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: THS4541\nVocm (V)Negative Supply PSRR (dB)\n0.85 1.35 1.85 2.35 2.85 3.35 3.85707580859095100\nD047+3 V supply\n+5 V supply\nVocm (V)Positive Supply PSRR (dB)\n0.85 1.35 1.85 2.35 2.85 3.35 3.85707580859095100\nD048+3 V supply\n+5 V supply\nFrequency (Hz)Output Spot Common Mode Noise (nV/ /c97Hz)\n1101001000\n100 1k 10k 100k 1M 10M\nD045+5 V Vocm driven\n+5 V Vocm floating\n+3 V Vocm driven\n+3 V Vocm floating\nVocm Input Voltage (V)Output CM Voltage Offset (mV)\n0.81.21.622.42.83.23.6 4-10-8-6-4-20246810\nD046+5 V supply\n+3 V supply\nFrequency (MHz)Gain (dB)\n1 10 100 1000-4-3.5-3-2.5-2-1.5-1-0.500.51\nD043+5 V, 100 mVpp\n+5 V, 1 Vpp\n+3 V, 100 mVpp\n+3 V, 1 Vpp\nTime (ns)Output Common Mode Voltage (V)\n253545556575859511.251.51.7522.252.52.753\n3 V Small Signal3 V Large Signal5 V Small Signal5 V Large Signal\nD044\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Characteristics: 3-Vto5-VSupply Range (continued)\nAtVs+ =3Vand5V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,\nandTA≈25°C(unless otherwise noted).\nFigure 43.Common-Mode, Small- andLarge-Signal Figure 44.Common-Mode, Small- andLarge-Step Response\nResponse (Vocm pindriven) (Vocm pindriven)\nVocm input either driven tomidsupply bylowimpedance source, Average Vocm output offset of37units,\norallowed tofloat anddefault tomidsupply Standard deviation <2.5mV, seeFigure 63\nFigure 45.Output Common-Mode Noise Figure 46.Vocm Offset vsVocm Setting\nSingle-ended todifferential gain of2(see Figure 61),PSRR for Single-ended todifferential gain of2(see Figure 61),PSRR for\nnegative supply todifferential output (1-kHz simulation) positive supply todifferential output (1-kHz simulation)\nFigure 47.–PSRR vsVocm Approaching Vs– Figure 48.+PSRR vsVocm Approaching Vs+\n18 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nOffset Drift (µV/ /c71C)# of Units in Each 0.2 µV/ /c71C Bin\n02468101214\n-2.4-2.2\n-2\n-1.8-1.6-1.4-1.2\n-1\n-0.8-0.6-0.4-0.2\n0\n0.20.40.60.8\n1\n1.21.41.61.8\n2\n2.22.4D053+5 V supply\n+3 V supply\nOffset Current Drift (nA/°C)# of Units in Each 0.1 nA/°C Bin\n024681012\n-1.3-1.2-1.1\n-1\n-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.1\n0\n0.10.20.30.40.50.60.70.80.9\n1\n1.11.21.3D054+5 V supply\n+3 V supply\nAmbient Temperature (°C)Delta from 25°C Vio (µV)\n-50-25 0255075100125-100-75-50-250255075100\nD051\nAmbient Temperature (°C)Ios /c27 from 25°C (nA)\n-50-25 0255075100125-250-200-150-100-50050100150200250\nD052\nInput Offset Voltage ( /c50V)# of Units in 50 /c50V Bins\n0100200300400500600\n-450-400-350-300-250-200-150-100\n-50\n0\n50\n100150200250300350400450D049+5 V supply\n+3 V supply\nInput Offset Current (nA)# of Units in 50 nA Bins\n0100200300400500600700800900\n-500-450-400-350-300-250-200-150-100\n-50\n0\n50\n100150200250300350400450500D050+5 V supply\n+3 V supply\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nTypical Characteristics: 3-Vto5-VSupply Range (continued)\nAtVs+ =3Vand5V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,\nandTA≈25°C(unless otherwise noted).\n3lots, total of2962 units trimmed at5-Vsupply 3lots, total of2962 units\nFigure 49.Input Offset Voltage Figure 50.Input Offset Current\n5-Vand3-Vdelta from 25°CVIO,25units 5-Vand3-Vover temperature IOS,25units\nFigure 51.Input Offset Voltage Over Temperature Figure 52.Input Offset Current Over Temperature\n–40°Cto125°Cendpoint drift, 3lots, total of68units –40°Cto125°Cendpoint drift, 3lots, total of68units\nFigure 53.Input Offset Voltage Drift Figure 54.Input Offset Current Drift\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: THS4541\nTime (µs)Disable and Differential Output Voltage (V)\n0.040.060.08 0.10.120.140.16 0.18-2-1012345\nD059PD 3 V\nPD 5 V\n5-V Supply3-V Supply\nTime (µs)Disable and Differential Output Voltage (V)\n0.28 0.3 0.32 0.34 0.36-2-1012345\nD060PD 3 V\nOut 3 V\nOut 5 V\nPD 5 V\nVocm Offset Voltage (mV)# of Units in 0.5 mV Bins\n0100200300400500600\n-5\n-4.5\n-4\n-3.5\n-3\n-2.5\n-2\n-1.5\n-1\n-0.5\n0\n0.5\n1\n1.5\n2\n2.5\n3\n3.5\n4\n4.5\n5\nD0585 V data\n3 V data\nVocm Offset Voltage (mV)# of Units in 5 mV Bins\n0200400600800100012001400\n-40-35-30-25-20-15-10\n-5\n05\n10152025303540D0575 V data\n3 V data\nDisable Pin Voltage (PD ) VoltsSupply Current (mA)\n0 1 2 3 4 577.588.599.51010.511\nD0565 V supply\n3 V supply\nDifferential Load ( /c3a)Differential Vopp (V)\n10 100 1000012345678910\nD0555 V supply\n3 V supply\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Characteristics: 3-Vto5-VSupply Range (continued)\nAtVs+ =3Vand5V,Vs–=GND, Vocm isopen, 50-Ωsingle-ended input todifferential output, gain =2V/V, Rload =500Ω,\nandTA≈25°C(unless otherwise noted).\nMaximum differential output swing, Vocm atmidsupply\nFigure 55.Maximum Vopp vsRload Figure 56.Supply Current vsPDVoltage\nVocm input floating, 3lots, total of2962 units\nInput driven midsupply, 3lots, total of2962 units\nFigure 58.Common-Mode Output Offset from Driven VocmFigure 57.Common-Mode Output Offset from Vs+/2\nDefault Value\n10MHz, 1-Vpp input single todifferential gain of2,seeFigure 63 10MHz, 1-V PPinput single todifferential gain of2,seeFigure 63\nFigure 59.PDTurn OnWaveform Figure 60.PDTurn OffWaveform\n20 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nC2\n100 nFRf1\n402 /c0d\nRload\n500 /c0dRg1\n191 /c0dC1\n100 nF\nRg2\n221 /c0dRt\n60.2 /c0dOutput \nMeasurement \nPointTHS4541 Wideband,\nFully-Differential Amplifier 50-/c0d/c03Input Match,\n Gain of 2 V/V from Rt,            \nSingle-Ended Source to \nDifferential Output\nVocm\nRf2\n402 /c0d50-/c0d/c03\nSource\n+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n8Parameter Measurement Information\n8.1 Example Characterization Circuits\nThe THS4541 offers theadvantages ofafully differential amplifier (FDA) design, with thetrimmed input offset\nvoltage ofaprecision opamp. The FDA isanextremely flexible device thatprovides apurely differential output\nsignal centered onasettable output common-mode level. The primary options revolve around thechoices of\nsingle-ended ordifferential inputs, ac-coupled ordc-coupled signal paths, gain targets, and resistor-value\nselections. The characterizations shown inFigure 1toFigure 36focus onsingle-ended-to-differential designs as\nthemore challenging application requirement. Differential sources can certainly besupported and areoften\nsimpler toboth implement andanalyze.\nBecause most labequipment issingle-ended, thecharacterization circuits typically operate with asingle-ended,\nmatched, 50-Ωinput termination toadifferential output attheFDA output pins. That output isthen translated\nback tosingle-ended through avariety ofbaluns (ortransformers) depending onthetestand frequency range.\nDC-coupled, step-response testing uses two50-Ωscope inputs with trace math. The starting point foranysingle-\nended-to-differential, ac-coupled characterization plotisshown inFigure 61.\nFigure 61.AC-Coupled, Single-Ended Source toaDifferential Gain ofa2-V/V Test Circuit\nMost characterization plots fixtheRf(Rf1=Rf2)value at402Ω,asshown inFigure 61.This element value is\ncompletely flexible inapplication, butthe402Ωprovides agood compromise fortheparasitic issues linked to\nthisvalue, specifically:\n•Added output loading. The FDA appears likeaninverting opamp design with both feedback resistors asan\nadded load across theoutputs (approximate total differential load inFigure 61is500Ω||804Ω=308Ω).\n•Noise contributions because oftheresistor values. The resistors contribute both a4kTR term and provide\ngain fortheinput current noise (see theNoise Analysis section).\n•Parasitic feedback pole attheinput summing nodes. This pole created bythefeedback Rvalue and the\n0.85-pF differential input capacitance (aswell asany board layout parasitic) introduces azero inthenoise\ngain, decreasing thephase margin inmost situations. This effect must bemanaged forbest frequency\nresponse flatness orstep response overshoot. The 402-Ωvalue selected does degrade thephase margin\nslightly over alower value, butdoes notdecrease theloading significantly from thenominal 500-Ωvalue\nacross theoutput pins.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: THS4541\nRf1\n402 /c0d\nR1\n500 /c0dRg1\n68.1 /c0d\nRg2\n100 /c0dRt\n80.6 /c0dOutput \nMeasurement \nPointTHS4541 Wideband,\nFully-Differential Amplifier\nRf2\n402 /c0d50-/c0d/c03Input Match,\n Gain of 5 V/V from Rt, \nSingle-Ended Source to \nDifferential Step-Response Test\n50-/c0d\nSource\n+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\nRo1\n237 /c0d \nC9\n100 nFRo2\n237 /c0d R9\n56.2 /c0dC10\n100 nF\n 50-/c0d/c03LoadETC1-1-13\nN1\nN2500-/c0d/c03\nDifferential \nLoadTHS4541\nOutput\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nExample Characterization Circuits (continued)\nThe frequency domain characterization curves start with theselections ofFigure 61.Then, various elements are\nmodified toshow their impact over arange ofdesign targets, specifically:\n•Gain setting ischanged byadjusting Rtandthe2–Rgelements (holding a50-Ωinput match).\n•Output loading, including both resistive andcapacitive load testing.\n•Power-supply settings. Most often, asingle +5-V test uses a±2.5-V supply, and a+3-V test uses ±1.5-V\nsupplies.\n•The disable control pinistiedtoVs+ foranyactive channel test.\nBecause most network and spectrum analyzers areasingle-ended input, theoutput network ontheTHS4541\ncharacterization tests typically show thedesired load connected through abalun toasingle-ended, 50-Ωload,\nwhile presenting a50-Ωsource from thebalun output back into thebalun. Forinstance, Figure 62shows a\nwideband MA/Com balun used forFigure 61.This network shows a500-Ωdifferential load totheTHS4541, but\nanac-coupled, 50-Ωsource tothenetwork analyzer. Distortion testing typically uses alower-frequency, dc-\nisolated balun (such astheTT1-6T) thatisrotated 90°from thewider band interface ofFigure 62.\nFigure 62.Example 500-ΩLoad toaSingle-Ended, Doubly-Terminated, AC-Coupled, 50-ΩInterface\nThis approach allows ahigher differential load, butwith awideband 50-Ωoutput match atthecost of\nconsiderable signal-path insertion loss. This loss isacceptable forcharacterization, and isnormalized outto\nshow thecharacterization curves.\nFortime-domain ordc-coupled testing, thecircuit ofFigure 63isused asastarting point, where thegain ofa\n5-V/V setting used inFigure 9andFigure 27areillustrated.\nFigure 63.DC-Coupled, Single-Ended-to-Differential, Basic Test Circuit SetforaGain of5V/V\n22 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nRo1\n221 /c0d \nRo2\n221 /c0d Rm1\n64.9 /c0d \nTHS4541\nOutput\nRm1\n64.9 /c0d50-/c0d\nScope\n50-/c0d\nScope\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nExample Characterization Circuits (continued)\nInthiscase, theinput isdc-coupled, showing a50-Ωinput match tothesource, gain of5V/Vtoadifferential\noutput, again driving anominal 500-Ωload. Using asingle supply, theVocm control input caneither befloated\n(defaulting tomidsupply) orbedriven within theallowed range fortheVocm loop (see theheadroom limits on\nVocm intheElectrical Characteristics tables). Tousethiscircuit forstep-response measurements, load each of\nthetwo outputs with a250-Ωnetwork, translating toa50-Ωsource impedance driving into two 50-Ωscope\ninputs. Then, difference thescope inputs togenerate thestep responses ofFigure 9and Figure 27.Figure 64\nshows theoutput interface circuit. This grounded interface pulls adcload current from theoutput Vocm voltage\nforsingle-supply operation. Running thistestwith balanced bipolar power supplies eliminates thisdcload current\nandgives similar waveform results.\nFigure 64.Example 500-ΩLoad toDifferential, Doubly-Terminated, DC-Coupled 50-ΩScope Interface\n8.2 Frequency-Response Shape Factors\nFigure 1illustrates thesmall-signal response shape versus gain using afixed 402-Ωfeedback resistor inthe\ncircuit ofFigure 61.Being avoltage-feedback based FDA, theTHS4541 shows aresponse shape that varies\nwith gain setting, largely determined bytheloop-gain crossover frequency and phase margin atthecrossover.\nThis loop-gain crossover frequency iswhere theopen-loop response andthenoise gain intersect (where theloop\ngain drops to1).The noise gain istheinverse ofthevoltage divider from theoutputs back tothedifferential\ninputs; useabalanced divider ratio oneach feedback path. Ingeneral, thenoise gain (NG) does notequal the\nsignal gain fordesigns providing aninput match from asource impedance. NGisgiven by1+Rf/(total\nimpedance from theinverting summing junction toground). Using theresistor values computed inthegain sweep\nofTable 6,and repeating that sweep showing theNGgives Table 1,where only theexact Rsolutions are\nshown.\nTable 1.Resistor Values andNoise Gain forSwept Gain with Rf=402Ω(1)\nSIGNAL GAIN Rt,EXACT (Ω) Rg1, EXACT (Ω) Rg2, EXACT (Ω) NOISE GAIN\n1 55.2 399 425 1.94\n2 60.1 191 218 2.85\n3 65.6 124 153 3.63\n4 72.0 89.7 119 4.37\n5 79.7 67.8 98.3 5.09\n6 89.1 54.2 86.5 5.65\n7 101 43.2 76.6 6.25\n8 117 35.2 70.1 6.74\n9 138 29.0 65.8 7.11\n10 170 23.6 62.5 7.44\n11 220 18.7 59.3 7.78\n12 313 14.6 57.7 7.97\n13 545 10.8 56.6 8.11\n14 2209 7.26 56.1 8.16\n(1) Rf=402Ω,Rs=50Ω,andAvMAX=14.32 V/V.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: THS4541\nFrequency (Hz)Gain (dB)\n0510152025303540\n10M 100M 1G\nD062Aol Gain\nGain = 0.1\nGain = 1\nGain = 2\n/c0b /c0c\n/c87Rf1RgsRf Cf CinCinNG 11 CfsRf Cf/c0e\n/c0e/c0e /ca7 /cb7 /c20 /c0e /ca8 /cb8 /ca9 /cb9 /c0e\nRf\n402 /c0d\nFDA \nOutput \nPin+\n/cb1Cf\n200 fF\nRg\n221 /c0d VoutCin\n1.7 pFVin\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nNGiscritically important forbandwidth andalloutput error terms (such asdcoffset andnoise). Forlower-speed\ndevices, normally only thedcnoise gain isconsidered. However, fortheTHS4541, with loop gain crossover at\ngreater than 300MHz, thefeedback network produces aparasitic pole tothedifferential summing junctions that\ncauses thenoise gain toincrease with frequency. This pole causes alower crossover frequency than might be\nexpected with added phase shift around theloop. Consider thefeedback network (single-ended) ofFigure 65,\nshowing aparasitic 0.2pFonthefeedback 402-Ωresistor. The 0.85-pF differential input capacitance ofthe\nTHS4541 isconverted tosingle-ended asa1.7-pF parasitic forthissingle-sided analysis circuit (the Rgshown is\nRg2 inFigure 61).\nFigure 65.Feedback Network fortheGain of2Configuration Using 402ΩandMatching toa50-ΩSource\nThe response shape from Vout toVininFigure 65has apole and then azero. Todescribe NG, invert the\nLaplace transform ofVin and Vout from Figure 65toprovide thefrequency-dependent NG response of\nEquation 1,where azero comes infirstandthen apole.\n(1)\nThe zero location iskey. Using thegain of2values ofFigure 65,theestimated zero intheNGis588 MHz.\nLimiting theparasitic capacitance atthesumming junctions, either differentially orsignal-ended, toaground or\npower plane iscritical inboard layouts.\nUsing thisfeedback model, and theopen-loop gain and phase data fortheTHS4541, allows theAoland NG\ncurves over frequency tobedrawn, asshown inFigure 66,where thepeaking inthenoise gain pulls the\nintersection point back infrequency.\nFigure 66.AolandNoise Gain Plots fortheLower Gains ofFigure 61\n24 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nFrequency (Hz)Phase (deg)\n-180-170-160-150-140-130-120-110-100-90\n10M 100M 1G\nD063Aol Phase\nGain = 0.1\nGain = 1\nGain = 2\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nToassess closed-loop bandwidth andpeaking, thenoise-gain phase must besubtracted from theTHS4541 Aol\nphase toobtain thetotal phase around theloop, asshown inFigure 67.\nFigure 67.Loop-Gain Phase fortheThree Lower Gains ofFigure 1\nFrom Figure 66and Figure 67,using Table 2,tabulate theloop-gain crossover frequency and phase margin at\nthese crossovers toexplain theresponse shapes ofFigure 1.\nTable 2.Estimated Crossover Frequency andPhase Margin forGains of0.1,1,and2inFigure 1\nGAIN DCNG(V/V) 0-dB LG(MHz) PHASE MARGIN (°)\n0.1 1.1 457 18\n1 1.94 380 41\n2 2.85 302 59\nFrom these crossover (or0-dB loop gain) frequencies, agood approximation fortheresulting f–3dBistomultiply\nthecrossover frequencies by1.6when thephase margin isless than 65°.Ideally, a65°phase margin atloop-\ngain crossover provides aflatButterworth closed-loop response. The 59°phase margin forthegain of2setting\nexplains thenearly flatresponse forthiscondition with 1.6×302 MHz =483 MHz, estimated with f–3dBclosely\nmatching themeasured 500-MHz SSBW.\nThe very lowphase margin intheattenuator setting at0.1V/Vexplains thehighly peaked response inFigure 1.\nThis peaking can beeasily compensated, asshown intheDesigning Attenuators section, using feedback\ncapacitors andadifferential capacitor across theinputs.\nConsidering thenoise gain zero aspart oftheloop-gain analysis shows theimportance ofusing relatively-low,\nfeedback-resistor values andminimizing layout parasitic capacitance ontheinput pins oftheTHS4541 toreduce\ntheeffects ofthisfeedback pole. The TINA model does agood jobofpredicting these issues (the model includes\nthe0.85-pF differential internal capacitance); add anyestimated external parasitic capacitance onthesumming\njunctions insimulation topredict theresponse shape more accurately.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: THS4541\nmaxVoppVo Vocm4/c20 /c0e \nminVoppVo Vocm4/c20 /c10 \nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n8.3 I/OHeadroom Considerations\nThe starting point formost designs isusually toassign anoutput common-mode voltage. Forac-coupled signal\npaths, this voltage isoften thedefault midsupply voltage, inorder toretain themost available output swing\naround thecentered Vocm. Fordc-coupled designs, setthisvoltage with consideration fortherequired minimum\nheadroom tothesupplies shown inthespecifications fortheVocm control. From thetarget output Vocm, the\nnext step istoverify thatthedesired output differential VPPstays within thesupplies. Foranydesired differential\nVopp, check thattheabsolute maximum output pinswings with Equation 2andEquation 3,andconfirm they are\nwithin thesupply rails forthisrail-to-rail (RR) output device.\n(2)\n(3)\nForinstance, driving theADC3223 with its0.95 Vcm control using asingle 3.3-V supply, themaximum output\nswing issetbythenegative-going signal from 0.95 Vcm to+0.2 Vabove ground. This 0.75-V, single-sided swing\nbecomes anavailable 4×0.75 V=3VPPdifferential around thenominal 0.95 Vcm output common mode. Onthe\nhigh side, themaximum output is0.95 +0.75 =1.7V.This result iswell within theallowed maximum of3.3V–\n0.2V=3.1V.This 3VPPisalso well beyond themaximum required 2-V PPfull-scale differential input forthis\nADC. However, having thisextra swing range isuseful ifaninterstage filter totheADC adds insertion loss.\nWith theoutput headrooms confirmed, theinput junctions must also stay within their operating range. The input\nrange extends tothenegative supply voltage (over thefulltemperature range); therefore, input range limitations\nusually appear only approaching thepositive supply, where amaximum 1.3-V headroom isrequired over thefull\ntemperature range.\nThe input pins operate atvoltages setbytheexternal circuit design, therequired output Vocm, and theinput\nsignal characteristics. Fordifferential-to-differential designs where theinput Vicm voltage does notmove with the\ninput signal, there aretwoconfigurations toconsider:\n•AC-coupled, differential-input designs have aVicm equal totheoutput Vocm. The input Vicm requires\napproximately a1.3-V headroom tothepositive supply; therefore, themaximum Vocm tothat value reduces\nfrom theVocm positive headroom requirement of1.2Vtothe1.3Vrequired ontheinput pins. The lower limit\nontheoutput Vocm isapproximately 0.95 Vtothenegative supply over thefulltemperature range, andwell\nwithin the0-Vminimum headroom ontheinput Vicm.\n•DC-coupled, differential-input designs, check thevoltage divider from thesource Vcm totheTHS4541 Vocm\nsetting toconfirm theresulting voltage divider solves toaninput Vicm within theallowed range. Ifthesource\nVcm canvary over some voltage range, thisresult must bevalidated over thatrange.\nForsingle-ended input todifferential output designs, there isadcVicm voltage setbytheexternal configuration\nwith asmall-signal related swing around that. The twoconditions toconsider are:\n•AC-coupled, single-ended input todifferential designs place anaverage input Vicm equal totheoutput Vocm\nvoltage with anac-coupled swing around thatVocm following theinput voltage.\n•DC-coupled, single-ended input todifferential designs getanominal input Vicm setbythesource-signal\ncommon mode andtheoutput Vocm setting with asmall, signal-related swing around thedcVicm level setby\nthevoltage divider.\n26 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nRf1\n402 /c0dRg1\n191 /c0d\nRg2\n221 /c0dTHS4541\nRf2\n402 /c0dRth\n27.3 /c0d\n+\n/cb1VsC1\n100 nF\nC2\n100 nF+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD+\n/cb1Vcc\nVs1\n5 V+\n/cb1Vocm\nVcm\n2.5 V\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nI/OHeadroom Considerations (continued)\nOne method ofderiving thevoltage range forVicm foranysingle-ended input todifferential output design isto\ndetermine thevoltage swing onthenonsignal-input side oftheFDA outputs and simply take itsdivider back to\ntheinput pintoground orthedcreference used onthatside. Anexample analysis isshown inFigure 68,where\nthecircuit ofFigure 61issimplified toshow justaThevenized source impedance.\nFigure 68.Input Swing Analysis Circuit from Figure 61with Thevenized Source\nForthisac-coupled input analysis, thenominal dcinput Vicm issimply theoutput Vocm (2.5 Vinthisexample\ndesign). Then, considering thelower side ofthefeedback networks, anydesired maximum output differential VPP\ngenerates aknown acVPPatthejunction ofRg2 andRf2. Forinstance, ifthedesign intends amaximum 4-V PP\ndifferential output, each FDA output pinis±1Varound theVocm (=2.5V),and then back totheVicm, which\nproduces a±1V×221 /(221 +402) =±0.355 Varound thedcsetting ofVocm. This simple approach to\nassessing theinput Vicm range forasingle-ended todifferential design canbeapplied toanydesign using an\nFDA byreducing theinput side circuits toadivider toeither thesignal source andground orvoltage reference on\nthenonsignal input side.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: THS4541\n/c87( ) ( ) 2Vod G 4\nVocm 1 G 1/c20/c0e/c10T\nT\n/c0b /c0c /c0b /c0cVocm G1 G2 Vicm G1 G2VodG1 G212/c10 /c10 /c10/c20/c0e/c0e\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n8.4 Output DCError andDrift Calculations andtheEffect ofResistor Imbalances\nThe THS4541 offers atrimmed input offset voltage and extremely lowoffset drift over thefull–40°Cto125°C\noperating range. This offset voltage combines with several other error contribution terms toproduce aninitial\n25°Cdifferential offset error band, and then adrift over temperature. Foreach error term, again must be\nassigned tothatterm. Forthisanalysis, only dc-coupled signal paths areconsidered. One new source ofoutput\nerror (versus typical opamp analysis) arises from theeffect thatmismatched resistor values andratios canhave\nonthetwosides oftheFDA. Any common-mode voltage ordrift creates adifferential output error through the\nslight mismatches arising from theexternal feedback andgain-setting resistor tolerances, andtheapproximation\n(orsnap) tostandard value.\nThe error terms (25°Canddrift), along with thegain totheoutput differential voltage, include:\n•Input offset voltage —thisvoltage hasagain equal tothenoise gain or1+Rf/Rg,where Rgisthetotal dc\nimpedance from theinput pins back tothesource, oradcreference (typically ground).\n•Input offset current —thiscurrent hasagain tothedifferential output through theaverage feedback resistor\nvalue.\nThe remaining terms arise from anassumed range onboth theabsolute feedback resistor mismatch and the\nmismatch inthedivider ratio oneach side oftheFDA. The firstofthese resistor mismatch terms istheinput bias\ncurrent creating adifferential output offset because ofRfmismatch. Forsimplicity, theupper Rfand Rgvalues\narecalled Rf1and Rg1 with aratio ofRf1/Rg1≡G1.The lower elements aredefined asRf2and Rg2 with a\nratio ofRf2 /Rg2≡G2. Tocompute worst-case contributions, amaximum variation inthedesign resistor\ntolerance isused intheabsolute and ratio mismatches. Forinstance, ±1%tolerance resistors areassumed,\ngiving aworst-case G1thatis2%higher than nominal andaG2thatis2%lower than nominal, with aworst-case\nRfvalue mismatch of2%aswell. Formatched impedance designs with Rtand Rg1 onasingle-ended to\ndifferential stage, thestandard value snap imposes afixed mismatch intheinitial feedback ratios with theresistor\ntolerance adding amismatch tothisinitial ratio mismatch. Define theselected external resistor tolerance as±T\n(sofor1%tolerance resistors, T=0.01).\n•Total gain forbias current error is±2×T×Rfnom\nAnything that generates anoutput common-mode level orshift over temperature also generates anoutput\ndifferential error term ifthetwofeedback ratios, G1and G2,arenotequal. Anerror trying toproduce ashift in\ntheoutput common-mode isoverridden bythecommon-mode control loop, where anyfeedback ratio mismatch\ncreates abalanced, differential error around theVocm output.\nThe terms that create adifferential error from acommon-mode term and feedback ratio mismatch include the\ndesired Vocm voltage, any source common-mode voltage, any drift onthereference bias totheVocm control\npin,andanyinternal offset anddriftintheVocm control path.\nConsidering just the output common-mode control and the source common-mode voltage (Vicm), their\nconversion tooutput differential offsets isdone byusing Equation 4:\n(4)\nNeglecting anyG1andG2mismatch because ofstandard values snap, theconversion gain forthese twoterms\ncanberecast interms ofthenominal Rf/Rg≡G,andtolerance T,asshown inEquation 5.AsGincreases, this\nconversion gain approaches 4T,asaworst-case gain forthese terms tooutput differential offset.\n(5)\n28 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nRf1\n402 /c0d\n+/cb1VccRg1\n191 /c0d\nRg2\n221 /c0dTHS4541 Wideband,\nFully-Differential Amplifier\n+\n/cb1\nRf2\n402 /c0d50-/c0d/c03Input-Matched,\nGain of 2 V/V from Rt,\nSingle-Ended to Differential,\nDC-Coupled, Single Supply\nVocmR1\n500 /c0d\nVcc+\n/cb1+\n/cb1VM1VsRs\n50 /c0d\nRt\n60.2 /c0d \nFDA\nPD+\n/cb1+\n/cb1Vcc Vocm\nVcc\n5 VVocm \n2.5 V\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nOutput DCError andDrift Calculations andtheEffect ofResistor Imbalances (continued)\nThis conversion gain todifferential output error isapplied totwoerror terms: Vocm, assuming theinput control\npinisdriven andnotfloating, andthesource Vicm voltage. The source common-mode voltage isassumed tobe\n0Vinthis example. Ifnot, apply this gain tothesource common-mode value orrange intheintended\napplication.\nAsafullexample ofusing these terms toestimate theworst-case output 25°Cerror band, and then theworst-\ncase drift(byadding alltheerror terms together independently), usethegain of2V/Vconfiguration ofFigure 63\nwith Rf=402Ω,andassume ±1%tolerance ontheresistors with thestandard values used inFigure 69.\nFigure 69.DC-Coupled Gain of2with Rf=402ΩandaSingle-Ended toDifferential Matched Input 50-Ω\nImpedance\nThe standard value snap onthesignal-input side actually produces added Gmismatch along with theresistor\ntolerances. ForFigure 69,G2=402 /221 =1.819; and G1=402 /218.3 =1.837 nominally, with a±2%\ntolerance around thisinitial mismatch forG2andG1,if1%resistors areused.\nUsing themaximum 25°Cerror terms, andanominal 2.5-V input totheVocm control pin,gives Table 3with the\nerror terms, thegains totheoutput differential error (Vod), andthen thesummed output error band at25°C.\nTable 3.Worst-Case Output Vod Error Band\nERROR TERM 25°CMAXIMUM VALUE GAIN TOVod OUTPUT ERROR\nInput Vio ±0.45 mV 2.85 V/V ±1.2825 mV\nInput Ios ±0.5µA 402Ω ±0.201 mV\nInput Ibcm, Rfmismatch 13µA ±8.04Ω ±0.105 mV\nVocm input, Gmismatch 2.5V ±0.0322 ±80.5 mV\nTotal ±82.09 mV\nThe 0.03222 conversion gain fortheGratio mismatch istheworst case, starting from theinitially higher G1value\nbecause ofstandard value snap, andusing a±1%tolerance ontheRfandRgelements ofthatratio. The actual\nVocm conversion gain range isnotsymmetric, butisshown thatway here. The initial 25°Cworst-case error band\nisdominated bytheVocm conversion toVod through thefeedback resistor ratio mismatch. Improve thisGmatch\nandtolerances toreduce thisterm.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: THS4541\n/c0b /c0c /c0b /c0c /c0b /c0c2 2 \nno ni ne e NG 2 i Rf 2 4k RfNG/c20 /c0e /c0e T\n+\n/cb1In+2\nIn/cb12eno2\nrRf Rg\nrrRf Rg\nrenRg2enRf2\nenRg2enRf2eni2\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nNormally, theexpected driftintheoutput Vod isofmore interest than aninitial error band. Table 4shows these\nterms andthesummed results, adding alltheterms independently toobtain aworst-case drift.\nTable 4.Worst-Case Output Vod Drift Band\nERROR TERM DRIFT MAXIMUM VALUE GAIN TOVod OUTPUT ERROR\nInput Vio ±2.4µV/°C 2.85 V/V ±6.84 µV/°C\nInput Ios ±1.3nA/°C 402Ω ±0.522 µV/°C\nInput Ibcm, Rfmismatch 15nA/°C ±8.04Ω ±0.121 µV/°C\nVocm input, Gmismatch ±12µV/°C ±0.0322 ±0.386 µV/°C\nTotal ±7.86 µV/°C\nInthiscalculation, theinput offset voltage driftdominates theoutput differential offset drift. Forthelastterm, the\ndrift fortheVocm path isjustfortheinternal offset drift ofthecommon-mode path. Make sure toalso consider\ntheadded external driftonthesource oftheVocm input.\nThe absolute accuracy and drift fortheTHS4541 areexceptionally good. Mismatched resistor feedback ratios\ncombined with ahigh driftintheVocm control input canactually dominate theoutput Vod drift. Where theoutput\ndifferential precision ismore important than theinput matching accuracy, consider matching thenetworks onthe\ntwoinput sides toachieve improved nominal G1toG2match. The gains fortheinput bias current error terms are\nrelatively lowinthisexample design using 402-Ωfeedback values. Higher Rfvalues give these terms more gain.\nAless conservative estimate ofoutput drift considers theterms tobeuncorrelated and RMS halfofeach terms\nworst-case span shown inTable 4.Performing thiscalculation forthisexample estimates aless conservative\noutput offset driftof±3.42 µV/°C;essentially, halftheworst-case span oftheinput offset driftterm. Follow these\nsteps toestimate theoutput differential offset anddriftforanyexternal configuration.\n8.5 Noise Analysis\nThe first step intheoutput noise analysis istoreduce theapplication circuit toitssimplest form with equal\nfeedback andgain setting elements toground, asshown inFigure 70,with theFDA andresistor noise terms to\nbeconsidered.\nFigure 70.FDA Noise-Analysis Circuit\nThe noise powers areshown foreach term. When theRfand Rgterms arematched oneach side, thetotal\ndifferential output noise istheRSS ofthese separate terms. Using NG≡1+Rf/Rg,thetotal output noise is\ngiven byEquation 6.Each resistor noise term isa4kTRpower.\n(6)\n30 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nNoise Analysis (continued)\nThe firstterm issimply thedifferential input spot noise times thenoise gain. The second term istheinput current\nnoise terms times thefeedback resistor (and because there aretwoterms, thepower istwotimes one ofthe\nterms). The lastterm istheoutput noise resulting from both theRfand Rgresistors, again times two, forthe\noutput noise power ofeach side added together. Using theexact values fora50-Ω,matched, single-ended to\ndifferential gain, sweep with afixed Rf=402Ω(see Table 6)andtheintrinsic noise eni=2.2nVandIn=1.9pA\nfortheTHS4541, gives anoutput spot noise from Equation 6.Then, dividing bythesignal gain (Av) gives the\ninput-referred, spot-noise voltage (ei)shown inTable 5.\nTable 5.Swept Gain Output andInput-Referred, Spot-Noise Calculations(1)\nAv Rt,EXACT (Ω) Rg1, EXACT (Ω)Rg2, EXACT (Ω) NOISE GAIN eno(nV/√Hz) ei(nV/√Hz)\n1 55.2 399 425 1.94 6.64 6.64\n2 60.1 191 218 2.85 8.71 4.36\n3 65.6 124 153 3.63 10.7 3.56\n4 72.0 89.7 119 4.37 12.1 3.03\n5 79.7 67.8 98.3 5.09 13.7 2.74\n6 89.1 54.2 86.5 5.65 15.4 2.56\n7 101 43.2 76.6 6.25 16.7 2.39\n8 117 35.2 70.1 6.74 17.3 2.16\n9 138 29.0 65.8 7.11 18.6 2.06\n10 170 23.6 62.5 7.44 18.9 1.89\n11 220 18.7 59.3 7.78 19.6 1.78\n12 313 14.6 57.7 7.97 20.0 1.66\n13 545 10.8 56.6 8.11 20.3 1.56\n14 2209 7.26 56.1 8.16 21.1 1.50\n(1) Rf=402Ω.\nNotice thattheinput-referred eiisless than 2.2nV/√HzforjusttheTHS4541 above again of7V/V. This result is\nbecause NGisless than Avwhen thesource impedance isincluded intheNGcalculation.\n8.6 Factors Influencing Harmonic Distortion\nAsshown intheswept frequency harmonic distortion plots, theTHS4541 provides extremely lowdistortion at\nlower frequencies. Ingeneral, FDA output harmonic distortion mainly relates totheopen-loop linearity inthe\noutput stage corrected bytheloop gain atthefundamental frequency. Asthetotal load impedance decreases\n(including theeffect ofthefeedback resistor elements inparallel forloading purposes), theoutput-stage, open-\nloop linearity degrades, increasing theharmonic distortion, asillustrated inFigure 16and Figure 34.Asthe\noutput voltage swings increase, very fine-scale, open-loop, output-stage nonlinearities increase, also degrading\ntheharmonic distortion, asillustrated inFigure 14and Figure 32.Conversely, decreasing thetarget output\nvoltage swings drops thedistortion terms rapidly. Forharmonic-distortion testing, 2VPPisused asanominal\nswing because thisvalue represents atypical ADC, full-scale, differential input range.\nIncreasing thegain acts todecrease theloop gain, resulting intheincreasing harmonic distortion terms, as\nillustrated inFigure 18and Figure 36.One advantage tothecapacitive compensation fortheattenuator design\n(described intheDesigning Attenuators typical application example) isthat thenoise gain isshaped upwith\nfrequency toachieve acrossover atanacceptable phase margin athigher frequencies. This compensation holds\ntheloop gain high atfrequencies lower than thenoise-gain zero, improving distortion inthese lower bands.\nAnything thatmoves theoutput pinvoltage swings close toclipping intothesupplies rapidly degrades harmonic\ndistortion. Output clipping canoccur from either absolute differential swing, ortheswing canbemoved closer to\nthesupplies with thecommon-mode control. This effect isillustrated inFigure 17andFigure 35.\nThe THS4541 does anexceptional jobofconverting from single-ended inputs todifferential outputs with very low\nharmonic distortions. External resistors of1% tolerance are used incharacterization with good results.\nImbalancing thefeedback divider ratios does notdegrade distortion directly. Imbalanced feedback ratios convert\ncommon-mode inputs todifferential mode attheoutputs with thegain described intheOutput DCError andDrift\nCalculations andtheEffect ofResistor Imbalances section.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: THS4541\nRf1\n402 /c0d\nRload\n500 /c0dRg1\n191 /c0d\nRg2\n191 /c0dRt\n60.2 /c0dOutput \nMeasurement \nPointTHS4541 Wideband,\nFully-Differential Amplifier 50-/c0d/c03Input Match,\nGain of 2 V/V from Rt, \nSingle-Ended Source to \nDifferential Output\nVocm\nRf2\n402 /c0d+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPDRo1\n17 /c0d\nRo2\n17 /c0dCload\n22 pF50-/c0d/c03\nSource\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n8.7 Driving Capacitive Loads\nAvery common requirement isdriving thecapacitive load ofanADC orsome other next stage device. Directly\ndriving acapacitive load with aclosed-loop amplifier such astheTHS4541 canlead toanunstable response, as\nshown inthestep response plots intoacapacitive load (see Figure 8andFigure 26).One typical remedy forthis\ninstability istoadd twosmall series resistors (Ro inFigure 71)attheoutputs oftheTHS4541. Figure 6and\nFigure 24provide parametric plots ofrecommended Rovalues versus differential capacitive load values and\ngain.\nFigure 71.Including Rowhen Driving Capacitive Loads\nOperating athigher gains requires lower Rovalues toachieve a±0.5-dB flatresponse forthesame capacitive\nload. Some direct parasitic loading isacceptable with noseries Rothatincreases with gain setting, asillustrated\ninFigure 6and Figure 24where theRovalue is0Ω.Even when these plots suggest noseries Roisrequired,\ngood practice istoinclude aplace fortheRoelements intheboard layout (0-Ωload initially) forlater adjustment,\nincase theresponse appears unacceptable. The TINA simulation model does agood jobofpredicting thiseffect\nandshowing theimpact fordifferent choices ofcapacitive load isolating resistors (Ro).\n8.8 Thermal Analysis\nThe relatively lowinternal quiescent power dissipation fortheTHS4541, combined with theexcellent thermal\nimpedance ofthe16-pin VQFN package (RGT), limits thepossibility ofexcessively-high, internal-junction\ntemperatures. Because the10-pin WQFN (RUN) package has amuch higher junction-to-ambient thermal\nimpedance (θJA=146°C/W), amore detailed analysis may bewarranted.\nToestimate theinternal junction temperature (TJ),anestimate ofthemaximum internal power dissipation (PD)is\nfirst required. There aretwopieces totheinternal power dissipation: quiescent current power and thepower\nused intheoutput stage todeliver load current. Tosimplify thelatter, theworst-case, output-stage power is\ndriving adcdifferential voltage across aload using halfthetotal supply voltage. Asanexample:\n1.Assume aworst-case, 5%high 5-V supply. This 5.25-V supply with amaximum ICCof11mAgives a\nquiescent power term =58mW.\n2.Assume a100-Ωdifferential load with astatic 2.5-V differential voltage established across it.This 25mAof\ndcload current generates amaximum output stage power of(5.25 V–2.5V)×25mA=69mW.\n3.From thistotal worst-case internal PD=127 mW, multiply times the146°C/W thermal impedance forthe\nvery-small, 10-pin WQFN package togeta19°Crisefrom ambient.\nEven forthisextreme condition andthemaximum rated ambient temperature of125°C,thejunction temperature\nisamaximum 144°C(less than than therated absolute maximum of150°C).Follow this same calculation\nsequence fortheexact application andpackage selected topredict themaximum TJ.\n32 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n9Detailed Description\n9.1 Overview\nThe THS4541 isavoltage-feedback (VFA) based, fully-differential amplifier (FDA) offering greater than 500-MHz,\nsmall-signal bandwidth atagain of2V/V with trimmed supply current and input offset voltage. The core\ndifferential amplifier isaslightly decompensated voltage-feedback design with ahigh slew-rate, precision input\nstage. This design gives the500-MHz gain of2-V/V small-signal bandwidth shown inthecharacterization curves,\nwith a1500-V/ µsslew rate, yielding approximately a340-MHz, 2-V PP,large-signal bandwidth inthesame circuit\nconfiguration.\nThe outputs offer near rail-to-rail output swing (0.2-V headroom toeither supply), while thedevice inputs are\nnegative railinputs with approximately 1.2Vofheadroom required tothepositive supply. This negative railinput\ndirectly supports abipolar input around ground inadc-coupled, single-supply design (see Figure 63).Similar to\nallFDA devices, theoutput average voltage (common-mode) iscontrolled byaseparate common-mode loop.\nThe target forthis output average issetbytheVocm input pinthat can beeither floated todefault near\nmidsupply ordriven toadesired output common-mode voltage. The Vocm range extends from avery low0.91 V\nabove thenegative supply to1.1Vbelow thepositive supply, supporting awide range ofmodern analog-to-\ndigital converter (ADC) input common-mode requirements using asingle 2.7-V to5.4-V supply range forthe\nTHS4541.\nApower-down pin(PD) isincluded. PullthePDpinvoltage tothenegative supply toturn thedevice off,putting\ntheTHS4541 intoavery-low quiescent current state. Fornormal operation, thePDpinmust beasserted high.\nWhen thedevice isdisabled, remember thatthesignal path isstillpresent through thepassive external resistors.\nInput signals applied toadisabled THS4541 stillappear attheoutputs atsome level through thispassive resistor\npath asthey would foranydisabled FDA device.\n9.1.1 Terminology andApplication Assumptions\nLike allwidely-used devices, numerous common terms have developed that areunique tothistype ofdevice.\nThese terms include:\n•Fully differential amplifier (FDA) —Inthisdocument, thisterm isrestricted todevices offering what appears\nsimilar toadifferential inverting opamp design element that requires aninput resistor (not high-impedance\ninput) and includes asecond internal control-loop setting theoutput average voltage (Vocm) toadefault or\nsetpoint. This second loop interacts with thedifferential loop insome configurations.\n•The desired output signal atthetwo output pins isadifferential signal swinging symmetrically around a\ncommon-mode voltage where thatistheaverage voltage forthetwooutputs.\n•Single-ended todifferential —always usetheoutputs differentially inanFDA; however, thesource signal can\nbeeither asingle-ended source ordifferential, with avariety ofimplementation details foreither. When the\nFDA operation issingle-ended todifferential, only one ofthetwoinput resistors receives thesource signal\nwith theother input resistor connected toadcreference (often ground) orthrough acapacitor toground.\nTosimplify, several features intheapplication oftheTHS4541 arenotexplicitly stated, butarenecessary for\ncorrect operation. These requirements include:\n•Good power-supply decoupling isrequired. Minimize thedistance (<0.1") from thepower-supply pins tohigh-\nfrequency, 0.1-μFdecoupling capacitors. Often alarger capacitor (2.2 µFistypical) isused along with ahigh-\nfrequency, 0.1-µFsupply decoupling capacitor atthedevice supply pins (share thiscapacitor forthefour\nsupply pins intheRGT package). Forsingle-supply operation, only thepositive supply hasthese capacitors.\nWhen asplit supply isused, usethese capacitors foreach supply toground. Ifnecessary, place thelarger\ncapacitors somewhat farther from thedevice andshare these capacitors among several devices inthesame\narea ofthePCB. Foreach THS4541, attach aseparate 0.1-µFcapacitor toanearby ground plane. With\ncascaded ormultiple parallel channels, including ferrite beads from thelarger capacitor isoften useful tothe\nlocal high-frequency decoupling capacitor.\n•Minimize thedistance (<0.1") from thepower-supply pins tohigh-frequency, 0.1-μFdecoupling capacitors. At\nthedevice pins, theground and power plane layout should notbeinclose proximity tothesignal I/Opins.\nAvoid narrow power and ground traces tominimize inductance between thepins and thedecoupling\ncapacitors. The power-supply connections (on pins 4and 7)should always bedecoupled with these\ncapacitors. Anoptional supply decoupling capacitor across thetwo power supplies (forbipolar operation)\nimproves 2nd-harmonic distortion performance. Larger (2.2μFto6.8μF)decoupling capacitors, effective at\nlower frequency, should also beused onthemain supply pins. These canbeplaced somewhat farther from\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: THS4541\nVs+\nIN/cb1\n+/cb1\nHigh-Aol\nDifferential I/O\nAmplifier\nIN+FB+\n100 k/c0d 2.5 k/c0d\n \n2.5 k/c0dOUT+\nOUT/cb1+\n/cb1\nFB/cb1\n+/cb1\nVcm\nError\nAmplifier\nVocmVs+\n100 k/c0d PDCMOS \nBuffer\nVs/cb1(RGT Package)\n(RGT Package)\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nOverview (continued)\nthedevice andmay beshared among several devices inthesame area ofthePCB.\n•Although notalways stated, make sure totiethepower disable pintothepositive supply when only an\nenabled channel isdesired.\n•Virtually allaccharacterization equipment expects a50-Ωtermination from the50-Ωsource, and a50-Ω\nsingle-ended source impedance from thedevice outputs tothe50-Ωsensing termination. This termination is\nachieved inallcharacterizations (often with some insertion loss), butisnotnecessary formost applications.\nMatching impedance ismost often required when transmitting over longer distances. Tight layouts from a\nsource, through theTHS4541, andontoanADC input donotrequire doubly-terminated lines orfilter designs;\ntheexception isifthesource requires adefined termination impedance forcorrect operation (forexample, a\nSAW filter source).\n•The amplifier signal path isflexible forsingle orsplit-supply operation. Most applications areintended tobe\nsingle supply, butanysplit-supply design canbeused, aslong asthetotal supply across theTH4541 isless\nthan 5.5Vand therequired input, output, and common-mode pinheadrooms toeach supply areobserved.\nLeft open, theVocm pindefaults tonear midsupply foranycombination ofsplit orsingle supplies used. The\ndisable pinisnegative-rail referenced. Using anegative supply requires thedisable pintobepulled down to\nwithin 0.7Vofthenegative supply todisable theamplifier.\n•External element values arenormally assumed tobeaccurate andmatched. InanFDA, match thefeedback\nresistor values andalso match the(dcandac)impedance from thesumming junctions tothesource onone\nside andthereference orground ontheother side. Unbalancing these values introduces nonidealities inthe\nsignal path. Forthesignal path, imbalanced resistor ratios onthetwo sides create acommon-mode to\ndifferential conversion. Also, mismatched Rfvalues andfeedback ratios create some added differential output\nerror terms from anycommon-mode dc,acsignal, ornoise terms. Snapping tostandard 1%resistor values is\natypical approach and generally leads tosome nominal feedback ratio mismatch. Mismatched resistors or\nratios donotinthemselves degrade harmonic distortion. Ifthere ismeaningful CMnoise ordistortion coming\nin,those errors areconverted toadifferential error through element orratio mismatch.\n9.2 Functional Block Diagram\n34 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n9.3 Feature Description\n9.3.1 Differential I/O\nThe THS4541 combines acore differential I/O, high-gain block with anoutput common-mode sense that is\ncompared toareference voltage andthen fedback intothemain amplifier block tocontrol theaverage output to\nthat reference. The differential I/Oblock isaclassic, high open-loop gain stage with adominant pole at\napproximately 900 Hz.This voltage feedback structure projects asingle-pole, unity-gain Aolat850 MHz (gain\nbandwidth product). The high-speed differential outputs include aninternal averaging resistor network tosense\ntheoutput common-mode voltage. This voltage iscompared byaseparate Vcm error amplifier tothevoltage on\ntheVocm pin. Iffloated, thisreference isathalf thetotal supply voltage across thedevice using two100-kΩ\nresistors. This Vcm error amplifier transmits acorrection signal intothemain amplifier toforce theoutput average\nvoltage tomeet thetarget voltage ontheVocm pin. The bandwidth ofthiserror amplifier isapproximately the\nsame bandwidth asthemain differential I/Oamplifier.\nThe differential outputs arecollector outputs toobtain therail-to-rail output swing. These outputs arerelatively\nhigh-impedance, open-loop sources; however, closing theloop provides avery lowoutput impedance forload\ndriving. Nooutput current limit orthermal shutdown features areprovided inthis lower-power device. The\ndifferential inputs arePNP inputs toprovide anegative-rail input range.\nTooperate theTHS4541 fortheRGT package, connect external resistors from theFB–pintotheIN+pins, and\ntheFB+ pintotheIN–pins. FortheRUN package, connect theOUT –pintotheIN+pinthrough anRf,andthe\nOUT+ pintotheIN–pinthrough thesame value ofRf.Bring intheinputs through additional resistors totheIN+\nand IN–pins. The differential I/Oopamp operates similarly toaninverting opamp structure where thesource\nmust drive theinput resistor andthegain istheratio ofthefeedback totheinput resistor.\n9.3.2 Power-Down Control Pin(PD)\nThe THS4541 includes apower-down control pin, PD. This pinmust beasserted high forcorrect amplifier\noperation. The PDpincannot befloated because there isnointernal pullup orpulldown resistor onthispinto\nreduce disabled power consumption. Asserting this pinlow (within 0.7Vofthenegative supply) puts the\nTHS4541 intoavery lowquiescent state (approximately 2µA).Switches inthedefault Vocm resistor string open\ntoeliminate thefixed bias current (25µA)across thesupply inthis200-kΩvoltage divider tomidsupply.\n9.3.2.1 Operating thePower Shutdown Feature\nAssert thisCMOS input pintothedesired voltage foroperation. Forapplications that require thedevice toonly\nbepowered onwhen thesupplies arepresent, tiethePDpintothepositive supply voltage.\nWhen thePDpinissomewhat below thepositive supply pin, slightly more quiescent current isdrawn; see\nFigure 56.Fortheminimum-on power, assert thispintothepositive supply.\nThe disable operation isreferenced from thenegative supply; normally, ground. Forsplit-supply operation, with\nthenegative supply below ground, adisable control voltage below ground isrequired toturn theTHS4541 off\nwhen thenegative supply exceeds –0.7V.\nForsingle-supply operation, aminimum of1.7Vabove thenegative supply (ground, inthiscase) isrequired to\nassure operation. This minimum logic-high level allows fordirect operation from 1.8-V supply logic.\n9.3.3 Input Overdrive Operation\nThe THS4541 input stage architecture isintrinsically robust toinput overdrives with theseries input resistor\nrequired byallapplications. High input overdrives cause theoutputs tolimit intotheir maximum swings with the\nremaining input current through theRgresistors absorbed byinternal, back-to-back protection diodes across the\ntwoinputs. These diodes arenormally offinapplication, andonly turn ontoabsorb thecurrents thatalarge input\noverdrive might produce through thesource impedance and ortheseries Rgelements required byalldesigns.\nFigure 12and Figure 30illustrate theexceptional output limiting and short recovery time foraninput overdrive\nthatisattempting todrive theoutputs totwotimes theavailable swing.\nThe internal input diodes can safely absorb upto±15mAinanoverdrive condition. Fordesigns that require\nmore current tobeabsorbed, consider adding anexternal protection diode such astheBAV99 device used inthe\nexample ADC interface design ofFigure 80.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: THS4541\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n9.4 Device Functional Modes\nThis wideband FDA requires external resistors forcorrect signal-path operation. When configured forthedesired\ninput impedance and gain setting with these external resistors, theamplifier can beeither onwith thePDpin\nasserted toavoltage greater than Vs–+1.7V,orturned offbyasserting PDlow. Disabling theamplifier shuts\noffthequiescent current and stops correct amplifier operation. The signal path isstillpresent forthesource\nsignal through theexternal resistors.\nThe Vocm control pinsets theoutput average voltage. Leftopen, Vocm defaults toaninternal midsupply value.\nDriving thishigh-impedance input with avoltage reference within itsvalid range sets atarget fortheinternal Vcm\nerror amplifier.\n9.4.1 Operation from Single-Ended Sources toDifferential Outputs\nOne ofthemost useful features supported bytheFDA device isaneasy conversion from asingle-ended input to\nadifferential output centered onauser-controlled, common-mode level. While theoutput side isrelatively\nstraightforward, thedevice input pins move inacommon-mode sense with theinput signal. This common-mode\nvoltage attheinput pins moving with theinput signal acts toincrease theapparent input impedance tobegreater\nthan theRgvalue. This input active impedance issue applies toboth ac-and dc-coupled designs, and requires\nsomewhat more complex solutions fortheresistors toaccount forthis active impedance, asshown inthe\nfollowing subsections.\n9.4.1.1 AC-Coupled Signal Path Considerations forSingle-Ended Input toDifferential Output Conversion\nWhen thesignal path canbeaccoupled, thedcbiasing fortheTHS4541 becomes arelatively simple task. Inall\ndesigns, start bydefining theoutput common-mode voltage. The ac-coupling issue can beseparated forthe\ninput andoutput sides ofanFDA design. The input canbeaccoupled andtheoutput dccoupled, ortheoutput\ncan beaccoupled and theinput dccoupled, orthey can both beaccoupled. One situation where theoutput\nmight bedccoupled (foranac-coupled input), iswhen driving directly into anADC where theVocm control\nvoltage uses theADC common-mode reference todirectly bias theFDA output common-mode totherequired\nADC input common-mode. Inanycase, thedesign starts bysetting thedesired Vocm. When anac-coupled path\nfollows theoutput pins, thebest linearity isachieved byoperating Vocm atmidsupply. The Vocm voltage must be\nwithin thelinear range forthecommon-mode loop, asspecified intheheadroom specifications (approximately\n0.91 Vgreater than thenegative supply and 1.1Vless than thepositive supply). Iftheoutput path isalso ac\ncoupled, simply letting theVocm control pinfloat isusually preferred inorder togetamidsupply default Vocm\nbias with minimal elements. Tolimit noise, place a0.1-µFdecoupling capacitor ontheVocm pintoground.\nAfter Vocm isdefined, check thetarget output voltage swing toensure that theVocm plus thepositive or\nnegative output swing oneach side does notclipinto thesupplies. Ifthedesired output differential swing is\ndefined asVopp, divide by4toobtain the±Vpswing around Vocm ateach ofthetwooutput pins (each pin\noperates 180°outofphase with theother). Check thatVocm ±Vpdoes notexceed theabsolute supply rails for\nthisrail-to-rail output (RRO) device.\nGoing tothedevice input pins side, because both thesource andbalancing resistor onthenonsignal input side\naredcblocked (see Figure 61),nocommon-mode current flows from theoutput common-mode voltage, thus\nsetting theinput common-mode equal totheoutput common-mode voltage.\nThis input headroom also sets alimit forhigher Vocm voltages. Because theinput Vicm istheoutput Vocm for\nac-coupled sources, the1.2-V minimum headroom fortheinput pins tothepositive supply overrides the1.1-V\nheadroom limit fortheoutput Vocm. Also, theinput signal moves thisinput Vicm around thedcbias point, as\ndescribed intheResistor Design Equations fortheSingle-Ended toDifferential Configuration oftheFDA section.\n9.4.1.2 DC-Coupled Input Signal Path Considerations forSingle-Ended toDifferential Conversion\nThe output considerations remain thesame asfortheac-coupled design. Again, theinput can bedccoupled\nwhile theoutput isaccoupled. Adc-coupled input with anac-coupled output might have some advantages to\nmove theinput Vicm down ifthesource isground referenced. When thesource isdccoupled intotheTHS4541\n(see Figure 63),both sides oftheinput circuit must bedccoupled toretain differential balance. Normally, the\nnonsignal input side hasanRgelement biased towhatever thesource midrange isexpected tobe.Providing this\nmidscale reference gives abalanced differential swing around Vocm attheoutputs. Often, Rg2 issimply\n36 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nmax/c0b /c0c/c87\n( ) 2Rf4Rf RsAv 2 1 1Rf Rs2Rs/caa /cba \n/cab /cbb \n/cab /cbb /c20 /c10 /c0e /c0e\n/cab /cbb /c10/cab /cbb /cac /cbc \n/c0b /c0c /c0b /c0c ( ) ( )2\n2\n2Rs2Rs 2Rf Av2RfRs Av 2Rt Rt 02Rf 2 Av RsAv 4 Av 2Rf 2 Av RsAv 4 Av/ca7 /cb7 /c0e/ca8 /cb8 /ca9 /cb9 /c10 /c10 /c20/c0e /c10 /c0e /c0e /c10 /c0e\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nDevice Functional Modes (continued)\ngrounded fordc-coupled, bipolar-input applications. This configuration gives abalanced differential output ifthe\nsource isswinging around ground. Ifthesource swings from ground tosome positive voltage, grounding Rg2\ngives aunipolar output differential swing from both outputs atVocm (when theinput isatground) toonepolarity\nofswing. Biasing Rg2 toanexpected midpoint fortheinput signal creates adifferential output swing around\nVocm.\nOne significant consideration foradc-coupled input isthatVocm sets upacommon-mode bias current from the\noutput back through Rfand Rgtothesource onboth sides ofthefeedback. Without input balancing networks,\nthesource must sink orsource thisdccurrent. After theinput signal range andbiasing ontheother Rgelement\nisset,check thatthevoltage divider from Vocm toVinthrough RfandRg(and possibly Rs)establishes aninput\nVicm atthedevice input pins thatisinrange. Iftheaverage source isatground, thenegative railinput stage for\ntheTHS4541 isinrange forapplications using asingle positive supply and apositive output Vocm setting\nbecause thisdccurrent liftstheaverage FDA input summing junctions upoffofground toapositive voltage (the\naverage oftheV+andV–input pinvoltages ontheFDA).\n9.4.1.3 Resistor Design Equations fortheSingle-Ended toDifferential Configuration oftheFDA\nThe design equations forsetting theresistors around anFDA toconvert from asingle-ended input signal to\ndifferential output can beapproached from several directions. Here, several critical assumptions aremade to\nsimplify theresults:\n•The feedback resistors areselected firstandsetequal onthetwosides.\n•The dcand acimpedances from thesumming junctions back tothesignal source and ground (orabias\nvoltage onthenonsignal input side) aresetequal toretain feedback divider balance oneach side oftheFDA\nBoth ofthese assumptions aretypical and aimed todelivering thebest dynamic range through theFDA signal\npath.\nAfter thefeedback resistor values arechosen, theaimistosolve fortheRt(atermination resistor toground on\nthesignal input side), Rg1 (the input gain resistor forthesignal path), andRg2 (the matching gain resistor onthe\nnonsignal input side); seeFigure 61and Figure 63.The same resistor solutions canbeapplied toeither ac-or\ndc-coupled paths. Adding blocking capacitors intheinput-signal chain isasimple option. Adding these blocking\ncapacitors after theRtelement (asshown inFigure 61)hastheadvantage ofremoving anydccurrents inthe\nfeedback path from theoutput Vocm toground.\nEarlier approaches tothesolutions forRtandRg1 (when theinput must bematched toasource impedance, Rs)\nfollow aniterative approach. This complexity arises from theactive input impedance attheRg1 input. When the\nFDA isused toconvert asingle-ended signal todifferential, thecommon-mode input voltage attheFDA inputs\nmust move with theinput signal togenerate theinverted output signal asacurrent intheRg2 element. Amore\nrecent solution isshown asEquation 7,where aquadratic inRtcanbesolved foranexact required value. This\nquadratic emerges from thesimultaneous solution foramatched input impedance and target gain. The only\ninputs required are:\n1.The selected Rfvalue.\n2.The target voltage gain (Av) from theinput ofRttothedifferential output voltage.\n3.The desired input impedance atthejunction ofRtandRg1 tomatch Rs.\nSolving thisquadratic forRtstarts thesolution sequence, asshown inEquation 7.\n(7)\nBeing aquadratic, there arelimits totherange ofsolutions. Specifically, after Rfand Rsarechosen, there is\nphysically amaximum gain beyond which Equation 7starts tosolve fornegative Rtvalues (ifinput matching isa\nrequirement). With Rfselected, useEquation 8toverify thatthemaximum gain isgreater than thedesired gain.\n(8)\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: THS4541\nRf2AvRg2Rs1Rt/c20\n/c0e\nRf2 RsAvRg1Rs1Rt/c10\n/c20\n/c0e\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nDevice Functional Modes (continued)\nIftheachievable Avmaxisless than desired, increase theRfvalue. After Rtisderived from Equation 7,theRg1\nelement isgiven byEquation 9:\n(9)\nThen, thesimplest approach istouse asingle Rg2 =Rt||Rs+Rg1 onthenonsignal input side. Often, this\napproach isshown astheseparate Rg1 and Rselements. Using these separate elements provides abetter\ndivider match onthetwofeedback paths, butasingle Rg2 isoften acceptable. Adirect solution forRg2 isgiven\nasEquation 10:\n(10)\nThis design proceeds from atarget input impedance matched toRs,signal gain Avfrom thematched input tothe\ndifferential output voltage, and aselected Rfvalue. The nominal Rfvalue chosen forthe THS4541\ncharacterization is402Ω.Asdiscussed previously, going lower improves noise and phase margin, butreduces\nthetotal output load impedance possibly degrading harmonic distortion. Going higher increases theoutput noise,\nandmight reduce theloop-phase margin because ofthefeedback pole totheinput capacitance, butreduces the\ntotal loading ontheoutputs. Using Equation 8toEquation 10tosweep thetarget gain from 1toAvmax<14.3 V/V\ngives Table 6,which shows exact values forRt,Rg1, and Rg2, where a50-Ωsource must bematched while\nsetting thetwofeedback resistors to402Ω.One possible solution for1%standard values isshown, and the\nresulting actual input impedance andgain with %errors tothetargets arealso shown inTable 6.\nTable 6.Required Resistors foraSingle-Ended toDifferential FDA Design Stepping Gain from\n1V/Vto14V/V(1)\nRg1, Rg2,\nRt,EXACT EXACT EXACT ACTUAL %ERR TO ACTUAL %ERR TO\nAv (Ω) Rt1% (Ω) Rg1 1% (Ω) Rg2 1% ZIN Rs GAIN Av\n1 55.2 54.9 395 392 421 422 49.731 –0.54% 1.006 0.62%\n2 60.1 60.4 193 191 220 221 50.171 0.34% 2.014 0.72%\n3 65.6 64.9 123 124 151 150 49.572 –0.86% 2.983 –0.57%\n4 72.0 71.5 88.9 88.7 118 118 49.704 –0.59% 4.005 0.14%\n5 79.7 80.6 68.4 68.1 99.2 100 50.451 0.90% 5.014 0.28%\n6 89.1 88.7 53.7 53.6 85.7 86.6 49.909 –0.18% 6.008 0.14%\n7 101 102 43.5 43.2 77.1 76.8 50.179 0.36% 7.029 0.42%\n8 117 118 35.5 35.7 70.6 69.8 50.246 0.49% 7.974 –0.32%\n9 138 137 28.8 28.7 65.4 64.9 49.605 –0.79% 9.016 0.18%\n10 170 169 23.5 23.7 62.0 61.9 50.009 0.02% 9.961 –0.39%\n11 220 221 18.8 18.7 59.6 59.0 49.815 –0.37% 11.024 0.22%\n12 313 316 14.7 14.7 57.9 57.6 50.051 0.10% 11.995 –0.04%\n13 545 549 10.9 11.0 56.7 56.2 49.926 –0.15% 12.967 –0.25%\n14 2209 2210 7.26 7.32 56.2 56.2 50.079 0.16% 13.986 –0.10%\n(1) Rf=402Ω,Rs=50Ω,andAvMAX=14.32 V/V.\n38 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nRf1\n480 /c0d\nR1\n500 /c0dRg1\n120 /c0d\nRg2\n120 /c0dOutput \nMeasurement \nPointTHS4541 Wideband,\nFully-Differential Amplifier\nRf2\n480 /c0d200-/c0d/c03Input Impedance,\nGain of 4 V/V Design\n+\n/cb1Vs\n+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\n/c0b /c0c2Rg ZA2 1 /c44\n/c44/c0e/c20/c0e\nRf1RgZA 2RgRf2Rg/c0e\n/c20\n/c0e\nRg1 Rf1 1 Rg2 Rg1ZA Rg1Rf2Rg2/ca7 /cb7/ca7 /cb7/c0e /c0e /ca8 /cb8/ca8 /cb8/ca9 /cb9/ca9 /cb9/c20\n/c0e\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nThese equations and design flow apply toany FDA. Using thefeedback resistor value asastarting point is\nparticularly useful forcurrent-feedback-based FDAs such astheLMH6554 ,where thevalue ofthese feedback\nresistors determines thefrequency response flatness. Similar tables can bebuilt using theequations provided\nhere forother source impedances, Rfvalues, andgain ranges.\nNote theextremely lowRg1 values atthehigher gains. Forinstance, atagain of14V/V, that 7.32-Ωstandard\nvalue istransformed bytheaction ofthecommon-mode loop moving theinput common-mode voltage toappear\nlikea50-Ωinput match. This active input impedance provides animproved input-referred noise athigher gains;\nseetheNoise Analysis section. The TINA model correctly shows thisactively-set input impedance inthesingle-\nended todifferential configuration, andisagood tooltovalidate thegains, input impedances, response shapes,\nandnoise issues.\n9.4.1.4 Input Impedance fortheSingle-Ended toDifferential FDA Configuration\nThe designs sofarhave included asource impedance, Rs,that must bematched byRtand Rg1. The total\nimpedance atthejunction ofRtand Rg1 forthecircuit ofFigure 63istheparallel combination ofRttoground,\nand theZA(active impedance) presented byRg1. The expression forZA,assuming Rg2 issettoobtain the\ndifferential divider balance, isgiven byEquation 11:\n(11)\nFordesigns thatdonotneed impedance matching, butinstead come from thelowimpedance output ofanother\namplifier forinstance, Rg1 =Rg2 isthesingle-to-differential design used without anRttoground. Setting Rg1 =\nRg2 =RginEquation 11gives theinput impedance ofasimple input FDA driving from alow-impedance, single-\nended source toadifferential output asshown inEquation 12:\n(12)\nInthiscase, setting atarget gain asRf/Rg≡α,and then setting thedesired input impedance, allows theRg\nelement toberesolved first, andthen therequired Rftogetthegain. Forexample, targeting aninput impedance\nof200Ωwith again of4V/V, Equation 13gives thephysical Rgelement. Multiplying thisrequired Rgvalue bya\ngain of4gives theRfvalue andthedesign ofFigure 72.\n(13)\nFigure 72.200-ΩInput Impedance, Single-Ended toDifferential DC-Coupled Design with Gain of4V/V\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: THS4541\nRf1\n402 /c0d\nR1\n500 /c0dRg1\n100 /c0d\nRg2\n100 /c0dOutput \nMeasurement \nPointTHS4541 Wideband,\nFully-Differential Amplifier\nRf2\n402 /c0dC1\n100 nF\nC2\n100 nFDownconverter\nDifferential\nOutputRm\n200 /c0d+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nAfter being designed, thiscircuit canalso beaccoupled byadding blocking caps inseries with thetwo120-ΩRg\nresistors. This active input impedance hastheadvantage ofincreasing theapparent load totheprior stage using\nlower resistors values, leading tolower output noise foragiven gain target.\n9.4.2 Differential-Input toDifferential-Output Operation\nInmany ways, thismethod isamuch simpler way tooperate theFDA from adesign equations perspective.\nAgain, assuming thetwosides ofthecircuit arebalanced with equal Rfand Rgelements, thedifferential input\nimpedance isnow justthesum ofthetwoRgelements toadifferential inverting summing junction. Inthese\ndesigns, theinput common-mode voltage atthesumming junctions does notmove with thesignal, butmust be\ndcbiased intheallowable range fortheinput pins with consideration given tothevoltage headroom required\nfrom each supply. Slightly different considerations apply toac-ordc-coupled, differential-in todifferential-out\ndesigns, asdescribed inthefollowing sections.\n9.4.2.1 AC-Coupled, Differential-Input toDifferential-Output Design Issues\nThere aretwotypical ways tousetheTHS4541 with anac-coupled differential source. Inthefirstmethod, the\nsource isdifferential and canbecoupled inthrough twoblocking capacitors. The second method uses either a\nsingle-ended oradifferential source and couples inthrough atransformer (orbalun). Figure 73shows atypical\nblocking capacitor approach toadifferential input. Anoptional input differential termination resistor (Rm) is\nincluded inthisdesign. This Rmelement allows theinput Rgresistors tobescaled upwhile stilldelivering lower\ndifferential input impedance tothesource. Inthisexample, theRgelements sum toshow a200-Ωdifferential\nimpedance, while theRmelement combines inparallel togive anet100-Ω,ac-coupled, differential impedance to\nthesource. Again, thedesign proceeds ideally byselecting theRfelement values, then theRgtosetthe\ndifferential gain, then anRm element (ifneeded) toachieve atarget input impedance. Alternatively, theRm\nelement can beeliminated, theRgelements settothedesired input impedance, and Rfsettothegetthe\ndifferential gain (=Rf/Rg).\nFigure 73.Example Down-Converting Mixer Delivering anAC-Coupled Differential Signal totheTHS4541\nThe dcbiasing here isvery simple. The output Vocm issetbytheinput control voltage and, because there isno\ndccurrent path fortheoutput common-mode voltage, that dcbias also sets theinput pins common-mode\noperating points.\n40 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\n/c0b /c0c/c87 /c87 /c87\n( ) /c87\n( ) 2 2\nn ni\n2 2\n2 2 2n i Rs e1 1 1\nn 2 2 1 8 4NF 10 Log 1k Rs/c45 /c44 /c45 /c45\n/c45 /c44/c45 /c44/c45/ca7 /cb7/ca7 /cb7 /ca7 /cb7 /ca8 /cb8 /c0e /c0e /ca8 /cb8 /ca8 /cb8 /ca8 /cb8 /c0e /ca9 /cb9 /ca9 /cb9 /c20 /c0e /c0e /c0e /c0e /ca8 /cb8\n/ca8 /cb8\n/ca8 /cb8/ca9 /cb9T\nRf1\n402 /c0d\nR1\n500 /c0dRg1\n100 /c0d\nRg2\n100 /c0dOutput \nMeasurement \nPointTHS4541 Wideband,\nFully-Differential Amplifier\nRf2\n402 /c0dPulse\nCX2047LNL\n1:2 Turns Ratio\nBalun\nN1 N2 VG1M1\n90.4 /c1dHC1\n100 nFRs\n50 /c0d\n+\n/cb1+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nTransformer input coupling allows either asingle-ended ordifferential source tobecoupled intotheTHS4541;\npossibly also improving theinput-referred noise figure. These designs assume asource impedance thatmust be\nmatched inthebalun interface. The simplest approach isshown inFigure 74,where anexample 1:2turns ratio\nstep-up transformer isused from a50-Ωsource.\nFigure 74.Input Balun Interface Delivers aDifferential Input totheTHS4541\nInthisexample, this1:2turns ratio step-up transformer provides asource andload match from the50-Ωsource\nifthesecondary isterminated in200Ω(turns-ratio squared istheimpedance ratio across abalun). The twoRg\nelements provide that termination asthey sum tothedifferential virtual ground attheFDA summing junctions.\nThe input blocking cap(C1) isoptional andincluded only toeliminate dcshorts toground from thesource. This\nsolution often improves theinput-referred noise figure more sothan justtheFDA using thispassive (zero power\ndissipation) input balun. Defining afewratios allows anoise figure expression tobewritten asEquation 14:\nwhere\n•n≡turns ratio (the ohms ratio isthen n2)\n•α≡differential gain intheFDA =Rf/Rg\n•β≡transformer insertion loss inV/V(from adBinsertion loss, convert tolinear attenuation =β)\n•kT=4e-21J at290K(17°C) (14)\nOne way touseEquation 14istofixtheinput balun selection, andthen sweep theFDA gain bystepping upthe\nRfvalue. The lowest-noise method uses justthetwoRgelements fortermination matching (noRmelement,\nsuch asinFigure 74)and sweep theRfvalues uptoassess theresulting input-referred noise figure. While this\nmethod canbeused with allFDAs andawide range ofinput baluns, relatively low-frequency input baluns arean\nappropriate choice here because theTHS4541 holds exceptional SFDR forless than 40-MHz applications. Two\nrepresentative selections, with their typical measured spans andresulting model elements, areshown inTable 7.\nForthese twoselections, thecritical inputs forthenoise figures aretheturns ratio andtheinsertion loss (the 0.2\ndBfortheCX2014LNL becomes aβ=0.977 intheNFexpression).\nTable 7.Example Input Step-Up Baluns andAssociated Parameters\n–1-dB –3-dB\nFREQUENCY FREQUENCY\n(MHz) NO.OFDECADES (MHz) MODEL ELEMENTS\nPART INSERTION –1-dB –3-dB TURNS\nNUMBER Rs(Ω) MIN MAX LOSS (dB) MFR POINTS POINTS MIN MAX RATIO L1(µH) L2(µH) k M(µH)\nADT2-1T 50 0.1 463 0.3 MiniCircuits 3.67 4.22 0.05 825 1.41 79.57747 158.50797 0.99988 112.19064\nCX2047LNL 50 0.083 270 0.2 Pulse Eng 3.51 3.93 0.044 372 2 90.42894 361.71578 0.99976 180.81512\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: THS4541\nTotal Gain (dB)Noise Figure (dB)\n10121416182022 247891011121314\nD061ADT2-1T\nCX2047LNL\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nUsing thetypical input referred noise terms fortheTHS4541 (eni=2.2nVandin=1.9pA)andsweeping thetotal\ngain from theinput ofthebalun tothedifferential output over a10-dB to24-dB span, gives theinput noise figure\nshown inFigure 75.\nFigure 75.Noise Figure versus Total Gain with theTwo Input Baluns ofTable 7\nThe 50-Ωreferred noise figure estimates show adecreasing input-referred noise foreither balun asthegain\nincreases through 24dB.The only elements changing inthese sweeps arethefeedback-resistor values, inorder\ntoachieve thetotal target gain after thestep upfrom theinput balun. The example ofFigure 74isagain of\n7.86 V/V, ora17.9-dB gain where a9.0-dB input noise figure ispredicted from Figure 75.Another advantage for\nthismethod isthat theeffective noise gain (NG) isreduced bythesource impedance appearing aspart ofthe\ntotal Rgelement inthedesign. The example ofFigure 74operates with aNG=1+402/(100 +100) =3V/V,\ngiving greater than 300-MHz SSBW intheTHS4541 portion ofthedesign. Combining that with the372 MHz in\nthebalun itself gives greater than 200MHz inthis18-dB gain stage; oranequivalent greater than 1.6-GHz gain\nbandwidth product inalow-power, high dynamic range interface.\nAdded features andconsiderations forthebalun input ofFigure 74include:\n•Many ofthese baluns offer asecondary centertap. Leave thecentertap unconnected forthebest HD2\nsuppression anddcbiasing (donotinclude acapacitor from thiscentertap toground).\n•With afloating secondary centertap, theinput pins common-mode voltage again equals theoutput Vocm\nsetting because there isnodcpath fortheoutput common-mode voltage tocreate acommon-mode current\n(ICM).\n42 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nRf1\n499 /c0d\nRg1\n250 /c0d\nRg2\n250 /c0dTHS4541 Wideband,\nFully-Differential Amplifier\nRf2\n499 /c0dR1\n22 /c0d\nR4\n22 /c0dC2\n7.5 pFC3\n30 pFLow-Power\nADC3224\n12-Bit, Dual,\n125-MSPS\nADC\nADC Vcm\n0.95-V Output100-MHz,\nSingle-RC \nPoleThird-Order\n50-MHz, 0.2-dB Ripple, \nChebychev, DC-Coupled \nLow-Pass Filter\nC1\n7.5 pFL1\n920 nH\nL2\n920 nHR2\n250 /c0d\nR3\n250 /c0d+\n/cb1+\n/cb1VG1\nVG2\n+\n/cb1VS2\n1.2 VQuadrature Downconverter\nDC Bias and\nOutput Impedance\n+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n9.4.2.2 DC-Coupled, Differential-Input toDifferential-Output Design Issues\nOperating theTHS4541 with adc-coupled differential input source isvery simple andonly requires thattheinput\npins stay inrange ofthedccommon-mode operating voltage. One example isadc-to-50-MHz quadrature down-\nconverter output. These outputs typically sitonadclevel with some internal source impedance totheexternal\nloads. The example ofFigure 76shows adesign using theTHS4541 with asimple, passive RLC filter tothe\ninputs (the Rgelements actasthedifferential termination forthefilter design). From theoriginal source behind\ntheinternal 250-Ωoutputs, thiscircuit isagain of1totheTHS4541 output pins. The dccommon-mode operating\nvoltage level shifts from the1.2-V internal, tothemixer, toanoutput attheADC Vcm voltage of0.95 V.Inthis\ncase, asimple average ofthetwodcvoltages inthegain of1stage gives a1.08-V input pincommon-mode\nresult thatiswell within range.\nFigure 76.Example DC-Coupled, Differential I/ODesign from aQuadrature Mixer toanADC\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: THS4541\nRf1\n402 /c0d\nRg1\n4.02 k/c0d\nRg2\n4.02 k/c0dTHS4541 Wideband,\nFully-Differential Amplifier\nRf2\n402 /c0dGain of 0.1 V/V from Rg1, \nSingle-Ended to Differential, \nDC-Coupled, Single Supply\nR1\n500 /c0d+\n/cb1+\n/cb1+\n/cb1+\n/cb1Vcc Vcm\nVcc\n5 VVcm\n2.5 VVM1VG1\n+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n10Application And Implementation\n10.1 Application Information\nThe THS4541 offers aneffective solution over abroad range ofapplications. Two examples aredeveloped here.\nFirst, anattenuator stage that directly receives ahigher input signal voltage and translates ittoalower\ndifferential swing onafixed common-mode isshown. This design requires some attention tofrequency-response\nflatness issues, andoneapproach tomanaging these issues isshown. The second example isagain of2V/V,\nmatched input of50Ωtoanoutput setto0.95 Vcommon-mode followed byathird-order Bessel filter with\napproximately 20MHz ofbandwidth feeding intotheADC34J22 ,alow-power, 12-bit, quad 50-MSPS JESD 204B\nADC.\n10.2 Typical Applications\n10.2.1 Designing Attenuators\nFigure 77.Divide-by-10 Attenuator Application fortheTHS4541\n10.2.1.1 Design Requirements\nInthisdesign, theaimisto:\n1.Present a4-kΩinput impedance toa±40-V input signal (maximum ±10mAfrom theprior stage).\n2.Attenuate thatswing byafactor 1/10 (–20dB)toadifferential output swing.\n3.Place thatswing ona2.5-V common-mode voltage attheTHS4541 outputs.\n4.Operate onasingle +5-V supply andground.\n5.Tune thefrequency response toaflatButterworth response with external capacitors.\n10.2.1.2 Detailed Design Procedure\nOperating theTHS4541 atalowdcnoise gain, orwith higher feedback resistors, can cause alower phase\nmargin toexist, giving theresponse peaking shown inFigure 1forthegain of0.1(a1/10 attenuator) condition.\nAlthough itisoften useful operating theTHS4541 asanattenuator (taking alarge input range toapurely\ndifferential signal around acontrolled-output, common-mode voltage), the response peaking illustrated in\nFigure 1isusually undesirable. Several methods canbeused toreduce oreliminate thispeaking; usually, atthe\ncost ofhigher output noise. Using dctechniques always increases theoutput noise broadband, while using anac\nnoise-gain-shaping technique peaks thenoise, butonly athigher frequencies thatcanthen befiltered offwith the\ntypical passive filters often used after thisstage. Figure 77shows asimplified schematic forthegain of0.1V/V\ntestfrom Figure 61.\n44 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nRf1\n402 /c0d\nRg1\n4.02 k/c0d\nRg2\n4.02 k/c0dTHS4541 Wideband,\nFully-Differential Amplifier\nRf2\n402 /c0dGain of 0.1 V/V from Rg1, \nSingle-Ended to Differential, \nDC-Coupled, Single Supply\nR1\n500 /c0d+\n/cb1+\n/cb1+\n/cb1+\n/cb1Vcc Vcm\nVcc\n5 VVcm \n2.5 VVM1VG1C3\n1 pFC1\n1.7 pF\nC2\n1.7 pF+/cb1Vcc\n+\n/cb1Vocm\nVccFDA\nPD\n/c873dBf GBP Zo/c10/c7c\n/c0b /c0cCs NG2 1 Cf/c20 /c10 \n/c87 /c87 /c871Cf2 Rf Zo NG2/c53/c20\n2GBP NG1 NG1Zo 1 1 2NG2 NG2 NG1/ca7 /cb7 /c20 /c10 /c10 /c10/ca8 /cb8 /ca8 /cb8 /ca9 /cb9 \nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nTypical Applications (continued)\nThis configuration shows anominal 18°phase margin (from Table 2);therefore, avery highly-peaked response is\nillustrated inFigure 1.This peaking canbeeliminated byplacing twofeedback capacitors across theRfelements\nand adifferential input capacitor. Adding these capacitors provides atransition from aresistively setnoise gain\n(NG1 here; 1.1inTable 2)toacapacitive divider athigh-frequency flattening outtoahigher noise gain (NG2\nhere). The key forthis approach istotarget aZo,where thenoise gain begins topeak up.Using only the\nfollowing terms, andtargeting aclosed-loop flat(Butterworth) response, gives thissolution sequence forZoand\nthen thecapacitor values.\n1.Gain bandwidth product inHz(850 MHz fortheTHS4541)\n2.Low frequency noise gain, NG1 (=1.1intheattenuator gain of0.1V/Vdesign)\n3.Target high-frequency noise gain selected tobehigher than NG1 (NG2 =3.1V/Visselected forthisdesign)\n4.Feedback resistor value, Rf(assumed balanced forthisdifferential design =402Ωforthisdesign example)\nFrom these elements, forany decompensated voltage-feedback opamp orFDA, solve forZo(inHz) using\nEquation 15:\n(15)\nFrom thistarget zero frequency inthenoise gain, solve forthefeedback capacitors using Equation 16:\n(16)\nThe next step istoresolve theinput capacitance onthesumming junction. Equation 17isforasingle-ended op\namp (forexample, OPA847 )where that capacitor goes toground. Touse Equation 17foravoltage-feedback\nFDA, cutthetarget value inhalf, and place theresult across thetwoinputs (reducing theexternal value bythe\nspecified internal differential capacitance).\n(17)\nSetting theexternal compensation elements using Equation 15toEquation 17allows anestimate oftheresulting\nflatbandwidth f–3dBfrequency, asshown inEquation 18:\n(18)\nRunning through these steps fortheTHS4541 intheattenuator circuit ofFigure 77gives theproposed\ncompensation ofFigure 78where Equation 18estimates abandwidth of252MHz (Zotarget is74.7 MHz).\nFigure 78.Compensated Attenuator Circuit Using theTHS4541\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 45\nProduct Folder Links: THS4541\nFrequency (Hz)Gain (dB)\n-32-29-26-23-20-17-14-11\n1M 10M 100M 1G\nD064Bench without caps\nBench with caps\nSim without caps\nSim with caps\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Applications (continued)\nThe 1pFacross theinputs isreally atotal 1.85 pF,including theinternal differential capacitance, and aCs=\n3.7pFforasingle-ended design from Equation 17.\nThese twodesigns (with and without thecapacitors) were both bench tested and simulated using theTHS4541\nTINA model giving theresults ofFigure 79.\nThis method does agood jobofflattening theresponse forwhat starts outasalowphase-margin attenuator\napplication. The simulation model does avery good jobofpredicting thepeaking and showing thesame\nimprovement with theexternal capacitors; both giving aflat,approximately 250-MHz, closed-loop bandwidth for\nthisgain ofa0.1-V/V design. Inthisexample, theoutput noise begins topeak up(asaresult ofthenoise-gain\nshaping ofthecapacitors) above 70MHz. Use postfiltering tominimize anyincrease intheintegrated noise using\nthistechnique. Using thissolution todeliver an8-V PPdifferential output toasuccessive approximation register\n(SAR) ADC (using the2.5-V Vocm shown), thecircuit accepts upto±40-V inputs, where the4-kΩinput Rg1\ndraws ±10mAfrom thesource.\n10.2.1.3 Application Curve\nFigure 79.Attenuator Response Shapes with andwithout External Compensation\n46 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nR9\n499 /c0d\nR16\n6.2 /c0d\nR17\n6.2 /c0d\nR8\n499 /c0dC6\n180 pFC5\n33 pFL2\n250 nH\nL3\n250 nHR12\n35.7 /c0d\nR13\n35.7 /c0dC1\n0.2 /c1dF\nR15\n442 /c0dADC\nInput\nADC\nInputR7\n205 /c0d\nR6\n205 /c0dVcc\nD1\nR4\n59 /c0d50-/c0d\nSource\nR5\n59 /c0dR1\n49.9 /c0d\nC7\n1 /c1dFJP12-to-1 for\ndc-coupled Vin2-to-3 for\nac-coupled Vin2\n3 1+/cb1\n+\n/cb1Vocm\nVccFDA\nPDVcc\nC3\n10 nFVccR11\n100 /c0d0.95 V\nADC Vcm \nOutputBAV99\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\nTypical Applications (continued)\n10.2.2 Interfacing toHigh-Performance ADCs\nFigure 80.DC-Coupled, Bipolar Input Gain of2V/VSingle-Ended toDifferential Interface toADC\n10.2.2.1 Design Requirements\nInthisexample design, animpedance matched input assuming a50-Ωsource isimplemented with adc-coupled\ngain of2V/VtotheADC. This configuration effectively reduces therequired full-scale input to±0.5Vfora2-V PP\nfull-scale input ADC. Add alowinsertion-loss interstage filter totheADC tocontrol thebroadband noise where\nthegoal istoshow minimal SNR reduction intheFFT, aswell asminimal degradation inSFDR performance.\n10.2.2.2 Detailed Design Procedure\nThe THS4541 provides avery flexible element forinterfacing from avariety ofsources toawide range ofADCs.\nBecause allprecision and high-speed ADCs require adifferential input onacommon-mode voltage, thisdesign\nistheprimary application fortheTHS4541.\nThe THS4541 provides asimple interface toawide variety ofprecision SAR,ΔΣ,orhigher-speed pipeline ADCs.\nTodeliver theexceptional distortion attheoutput pins, considerably wider bandwidth than typically required in\nthesignal path totheADC inputs isprovided bytheTHS4541. Forinstance, thegain of2single-ended to\ndifferential design example provides approximately a500-MHz, small-signal bandwidth. Even ifthesource signal\nisNyquist bandlimited, thisbroad bandwidth canpossibly integrate enough THS4541 noise todegrade theSNR\nthrough theADC ifthebroadband noise isnotbandlimited between theamplifier andADC.\nFigure 80shows anexample dc-coupled, gain of2interface with acontrolled, interstage-bandwidth filter\nimplemented onthedemonstration board fortheJESD digital-output interface, ADC34J22 (a50-MSPS, quad,\n12-bit ADC). This board iscalled theDEV-ADC34J22 ADC HSMC MODULE with complete documentation at\nhttp://dallaslogic.com/prod_dev-adc34j/ .\nDesigned foradc-coupled 50Ωinput match, thisdesign starts with a499-Ωfeedback resistor, and provides a\ngain of2.35V/V totheTHS4541 output pins. The third-order interstage, low-pass filter provides a20-MHz Bessel\nresponse with a0.85 V/Vinsertion loss totheADC, providing anetgain of2V/Vfrom board edge totheADC\ninputs. Although theTHS4541 canabsorb overdrives, anexternal protection element isadded using theBAV99\nlow-capacitance device, shown inFigure 80.Fordc-coupled testing, pins 1and 2arejumpered together. When\nthesource isanac-coupled, 50-Ωsource, pins 2and3arejumpered tomaintain differential balance. FFT testing\nnormally uses abandpass filter intotheboard; anac-coupled source. Atypical 5-MHz, full-scale, single-tone FFT\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 47\nProduct Folder Links: THS4541\nFrequency (MHz)Spectral Content and Noise (dBFS)\n0 5 10 15 20 25-110-100-90-80-70-60-50-40-30-20-100\nD066SNR = 70.1 dBFS\nSFDR = 96 dBFS\nTHD = 92.83 dBFS\nENOB = 11.35 bits\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Applications (continued)\nisshown inFigure 81,where thejumper isplaced from pins 2to3.The reported SNR of70.09 dBFs isonly a\nslight reduction from thetested ADC-only performance of70.42 dBFs, showing thevalue oftheinterstage noise\nbandwidth limiting filter. The exceptionally lowharmonic distortion fortheTHS4541 also shows upinthevery low\nSFDR andTHD shown inFigure 81.This 96-dB SFDR and92.83-dB THD arecomparable totheADC-only test\nresults.\n10.2.2.3 Application Curve\nFigure 81.5-MHz FFT, 50-MSPS Test fortheGain of2Interface inFigure 80\n48 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n11Power-Supply Recommendations\nThe THS4541 isprincipally intended tooperate with anominal single-supply voltage of+3Vto+5V.Supply-\nvoltage tolerances aresupported with thespecified operating range of2.7V(10% lowona3-Vnominal supply)\nand 5.4V(8% high ona5-Vnominal supply). Supply decoupling isrequired, asdescribed intheTerminology\nandApplication Assumptions section. Split (orbipolar) supplies canbeused with theTHS4541, aslong asthe\ntotal value across thedevice remains less than 5.5V(absolute maximum). The thermal pad ontheRGT\npackage iselectrically isolated; connect thethermal padtoanypower orground plane forheat spreading.\nUsing anegative supply todeliver atrue swing toground output indriving SAR ADCs may bedesired. While the\nTHS4541 quotes arail-to-rail output, linear operation requires approximately a200-mV headroom tothesupply\nrails. One easy option forextending thelinear output swing toground istoprovide thesmall negative supply\nvoltage required using theLM7705 fixed –230-mV, negative-supply generator. This low-cost, fixed negative-\nsupply generator accepts the3-Vto5-Vpositive supply input used bytheTHS4541 and provides a–230-mV\nsupply forthenegative rail. Using theLM7705 provides aneffective solution, asshown intheTIDesigns\nTIDU187 ,Extending Rail-to-Rail Output Range forFully Differential Amplifiers toInclude True Zero Volts .\n12Layout\n12.1 Layout Guidelines\nSimilar toallhigh-speed devices, best system performance isachieved with aclose attention toboard layout.\nThe THS4541 evaluation module (EVM) shows agood example ofhigh frequency layout techniques asa\nreference. This EVM includes numerous extra elements andfeatures forcharacterization purposes thatmay not\napply tosome applications. General high-speed, signal-path layout suggestions include:\n•Continuous ground planes arepreferred forsignal routing with matched impedance traces forlonger runs;\nhowever, open upboth ground and power planes around thecapacitive sensitive input and output device\npins. After thesignal issent intoaresistor, parasitic capacitance becomes more ofabandlimiting issue and\nless ofastability issue.\n•Use good, high-frequency decoupling capacitors (0.1 µF)ontheground plane atthedevice power pins.\nHigher value capacitors (2.2 µF)arerequired, butmay beplaced further from thedevice power pins and\nshared among devices. Forbest high-frequency decoupling, consider X2Y supply-decoupling capacitors that\noffer amuch higher self-resonance frequency over standard capacitors.\n•When using differential signal routing over any appreciable distance, use microstrip layout techniques with\nmatched impedance traces.\n•Higher-speed FDAs, such astheTHS4541, include aduplicate oftheoutput pins ontheinput feedback side\nofthelarger 16-pin VQFN (RGT) package. This duplication isintended toallow theexternal feedback\nresistors tobeconnected with virtually notrace length ontheinput side ofthepackage. Use this layout\napproach with noextra trace length onthiscritical feedback path. The smaller 10-pin, WQFN (RUN) package\nlines uptheoutputs and therequired inputs onthesame side ofthepackage where thefeedback (Rf)\nresistors areplaced immediately adjacent tothepackage with minimal trace length.\n•The input summing junctions arevery sensitive toparasitic capacitance. Connect anyRgelements intothe\nsumming junction with minimal trace length tothedevice pinside oftheresistor. The other side oftheRg\nelements canhave more trace length ifneeded tothesource ortoground.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 49\nProduct Folder Links: THS4541\nTHS4541\nSLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014 www.ti.com\n12.2 Layout Example\nFigure 82.Layout Example\n50 Submit Documentation Feedback Copyright ©2014, Texas Instruments Incorporated\nProduct Folder Links: THS4541\nTHS4541\nwww.ti.com SLOS375A –AUGUST 2014 –REVISED SEPTEMBER 2014\n13Device andDocumentation Support\n13.1 Device Support\n13.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n13.1.2 Development Support\n13.1.2.1 TINA Simulation Model Features\nThe device model isavailable aspart oftheTINA model library. The model includes numerous features intended\ntospeed designer progress over awide range ofapplication requirements. The following listshows the\nperformance parameters included inthemodel:\n•Forthesmall-signal response shape with anyexternal circuit:\n–Differential open loop gain andphase\n–Parasitic input capacitance\n–Open-loop differential output impedance\n•Fornoise simulations:\n–Input differential spot voltage noise anda100-kHz 1/fcorner\n–Input current noise oneach input with a1-MHz 1/fcorner\n•Fortime-domain, step-response simulations:\n–Differential slew rate\n–I/Oheadroom models topredict clipping\n–Fine-scale, dcprecision terms:\n–PSRR\n–CMRR\nThe typical characterization curves show more detail than themacromodels can provide; some ofthose\nunmodeled features include:\n•Harmonic distortion\n•Temperature driftindcerror terms (VIOandIOS)\n13.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n13.3 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2014, Texas Instruments Incorporated Submit Documentation Feedback 51\nProduct Folder Links: THS4541\nPACKAGE OPTION ADDENDUM\nwww.ti.com 7-Oct-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTHS4541IRGTR ACTIVE VQFN RGT 163000RoHS & Green Call TI | NIPDAU Level-2-260C-1 YEAR -40 to 125 HS4541\nTHS4541IRGTT ACTIVE VQFN RGT 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 HS4541\nTHS4541IRUNR ACTIVE QFN RUN 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 4541\nTHS4541IRUNT ACTIVE QFN RUN 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 4541\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 7-Oct-2021\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF THS4541 :\n•Automotive : THS4541-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTHS4541IRGTR VQFN RGT 163000 330.0 12.4 3.33.31.18.012.0 Q2\nTHS4541IRGTT VQFN RGT 16250 180.0 12.4 3.33.31.18.012.0 Q2\nTHS4541IRUNR QFN RUN 103000 180.0 8.42.32.31.154.08.0 Q2\nTHS4541IRUNT QFN RUN 10250 180.0 8.42.32.31.154.08.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTHS4541IRGTR VQFN RGT 163000 346.0 346.0 33.0\nTHS4541IRGTT VQFN RGT 16250 210.0 185.0 35.0\nTHS4541IRUNR QFN RUN 103000 210.0 185.0 35.0\nTHS4541IRUNT QFN RUN 10250 210.0 185.0 35.0\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.45 0.1\n16X 0.50.31 MAX\n(0.2) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9VQFN - 1 mm max height RGT0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219032/A   02/2017PIN 1 INDEX AREA\n0.08SEATING PLANE\n14\n9\n125 8\n16 13\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\nSYMM\nSYMM17\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.4. Reference JEDEC registration MO-220SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.475)\nTYP(1.45)\n(R0.05)\nALL PAD CORNERS(0.475) TYPVQFN - 1 mm max height RGT0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219032/A   02/2017SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X17\nNOTES: (continued)\n 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.  SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.34)\n(R0.05) TYPVQFN - 1 mm max height RGT0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219032/A   02/2017\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n86% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WQFN - 0.8 mm max height RUN 10\nPLASTIC QUAD FLATPACK - NO LEAD 2 X 2, 0.5 mm pitch\n4228249/A\nwww.ti.comPACKAGE OUTLINE\n2.1\n1.9\n2.11.9\n0.80.7\n0.050.00\n2X 1.5\n6X 0.5\n10X 0.60.410X 0.30.2(0.2) TYPWQFN - 0.8 mm max height RUN0010A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220470/A   05/20200.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMM\nSYMM\n145\n6\n9\n10SCALE  5.000\nAB\nC\nwww.ti.comEXAMPLE BOARD LAYOUT\n6X (0.5)\n(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND10X (0.7)\n10X (0.25)\n(1.7)(1.7)WQFN - 0.8 mm max height RUN0010A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220470/A   05/2020\nNOTES: (continued)\n 3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20XSEE SOLDER MASKDETAIL\n1\n4\n56910\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n10X (0.7)\n10X (0.25)\n6X (0.5)\n(1.7)(1.7)\n(R0.05) TYPWQFN - 0.8 mm max height RUN0010A\nPLASTIC QUAD FLATPACK - NO LEAD\n4220470/A   05/2020\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 20XSYMMSYMM1\n4\n56910\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: THS4541IRGTR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Single-Supply Voltage Range: 2.7V to 5.4V
  - Split-Supply Voltage Range: ±1.35V to ±2.7V
- **Current Ratings**: 
  - Quiescent Current: 10.1 mA (at 5V supply)
  - Power-Down Current: 2 µA (typical)
- **Power Consumption**: 
  - Maximum Power Dissipation: 127 mW (at maximum load)
- **Operating Temperature Range**: 
  - -40°C to 125°C
- **Package Type**: 
  - Available in VQFN (16 pins) and WQFN (10 pins)
- **Special Features**: 
  - Fully Differential Amplifier (FDA) architecture
  - Negative rail input and rail-to-rail output
  - High slew rate: 1500 V/µs
  - Gain Bandwidth Product: 850 MHz
  - Low offset drift: ±0.5 µV/°C (typical)
  - Power-down capability
- **Moisture Sensitive Level**: 
  - MSL Level 2 (JEDEC J-STD-020E)

#### Description:
The **THS4541** is a low-power, voltage-feedback, fully differential amplifier designed for high-performance applications. It features a negative rail input, allowing it to interface with ground-centered signals, and provides rail-to-rail output. The device is optimized for low-power data acquisition systems, making it suitable for applications requiring high density and performance in analog-to-digital converter (ADC) or digital-to-analog converter (DAC) interfaces.

#### Typical Applications:
- **ADC Driver**: The THS4541 is ideal for driving low-power, high-performance ADCs, including SAR and delta-sigma types.
- **Signal Conditioning**: It can be used in differential active filters and differential transimpedance applications.
- **Data Acquisition Systems**: The amplifier is suitable for interfacing with various ADC architectures, providing a differential output from single-ended sources.
- **Low-Power, High-Performance Applications**: Its low power consumption and high bandwidth make it suitable for portable and battery-operated devices.

### Conclusion:
The THS4541IRGTR from Texas Instruments is a versatile and high-performance fully differential amplifier, well-suited for a range of applications in data acquisition and signal processing. Its combination of low power consumption, high bandwidth, and robust performance characteristics make it an excellent choice for modern electronic designs.