// Seed: 1645209262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always_comb $display(1);
  wire id_5;
  wire id_6;
  assign id_5 = id_6;
endmodule
module module_1;
  always begin : LABEL_0
    id_1 <= #id_1 1'b0;
    wait (1) id_1 = new;
  end
  logic [7:0] id_2;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  id_5(
      .id_0(1)
  );
  assign id_2[1] = {~1{id_2}};
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
