

================================================================
== Vivado HLS Report for 'fe_cmov_1'
================================================================
* Date:           Thu Jun  1 23:27:16 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     962|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       0|     962|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|       0|   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |x0_1_fu_266_p2              |    and   |      0|  0|  32|          32|          32|
    |x1_1_fu_272_p2              |    and   |      0|  0|  32|          32|          32|
    |x2_1_fu_278_p2              |    and   |      0|  0|  32|          32|          32|
    |x3_1_fu_284_p2              |    and   |      0|  0|  32|          32|          32|
    |x4_1_fu_290_p2              |    and   |      0|  0|  32|          32|          32|
    |x5_1_fu_296_p2              |    and   |      0|  0|  32|          32|          32|
    |x6_1_fu_302_p2              |    and   |      0|  0|  32|          32|          32|
    |x7_1_fu_308_p2              |    and   |      0|  0|  32|          32|          32|
    |x8_1_fu_314_p2              |    and   |      0|  0|  32|          32|          32|
    |x9_1_fu_320_p2              |    and   |      0|  0|  32|          32|          32|
    |b_assign_cast_fu_258_p3     |  select  |      0|  0|   2|           1|           2|
    |f_0_write_assign_fu_326_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_1_write_assign_fu_332_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_2_write_assign_fu_338_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_3_write_assign_fu_344_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_4_write_assign_fu_350_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_5_write_assign_fu_356_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_6_write_assign_fu_362_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_7_write_assign_fu_368_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_8_write_assign_fu_374_p2  |    xor   |      0|  0|  32|          32|          32|
    |f_9_write_assign_fu_380_p2  |    xor   |      0|  0|  32|          32|          32|
    |x0_fu_198_p2                |    xor   |      0|  0|  32|          32|          32|
    |x1_fu_204_p2                |    xor   |      0|  0|  32|          32|          32|
    |x2_fu_210_p2                |    xor   |      0|  0|  32|          32|          32|
    |x3_fu_216_p2                |    xor   |      0|  0|  32|          32|          32|
    |x4_fu_222_p2                |    xor   |      0|  0|  32|          32|          32|
    |x5_fu_228_p2                |    xor   |      0|  0|  32|          32|          32|
    |x6_fu_234_p2                |    xor   |      0|  0|  32|          32|          32|
    |x7_fu_240_p2                |    xor   |      0|  0|  32|          32|          32|
    |x8_fu_246_p2                |    xor   |      0|  0|  32|          32|          32|
    |x9_fu_252_p2                |    xor   |      0|  0|  32|          32|          32|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 962|         961|         962|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|f_0_read     |  in |   32|   ap_none  |   f_0_read   |    scalar    |
|f_1_read     |  in |   32|   ap_none  |   f_1_read   |    scalar    |
|f_2_read     |  in |   32|   ap_none  |   f_2_read   |    scalar    |
|f_3_read     |  in |   32|   ap_none  |   f_3_read   |    scalar    |
|f_4_read     |  in |   32|   ap_none  |   f_4_read   |    scalar    |
|f_5_read     |  in |   32|   ap_none  |   f_5_read   |    scalar    |
|f_6_read     |  in |   32|   ap_none  |   f_6_read   |    scalar    |
|f_7_read     |  in |   32|   ap_none  |   f_7_read   |    scalar    |
|f_8_read     |  in |   32|   ap_none  |   f_8_read   |    scalar    |
|f_9_read     |  in |   32|   ap_none  |   f_9_read   |    scalar    |
|p_read       |  in |   32|   ap_none  |    p_read    |    scalar    |
|p_read11     |  in |   32|   ap_none  |   p_read11   |    scalar    |
|p_read12     |  in |   32|   ap_none  |   p_read12   |    scalar    |
|p_read13     |  in |   32|   ap_none  |   p_read13   |    scalar    |
|p_read14     |  in |   32|   ap_none  |   p_read14   |    scalar    |
|p_read15     |  in |   32|   ap_none  |   p_read15   |    scalar    |
|p_read16     |  in |   32|   ap_none  |   p_read16   |    scalar    |
|p_read17     |  in |   32|   ap_none  |   p_read17   |    scalar    |
|p_read18     |  in |   32|   ap_none  |   p_read18   |    scalar    |
|p_read19     |  in |   32|   ap_none  |   p_read19   |    scalar    |
|b            |  in |    1|   ap_none  |       b      |    scalar    |
|ap_return_0  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_1  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_2  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_3  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_4  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_5  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_6  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_7  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_8  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
|ap_return_9  | out |   32| ap_ctrl_hs |   fe_cmov.1  | return value |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.13ns
ST_1: b_read (22)  [1/1] 0.00ns
:0  %b_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %b)

ST_1: p_read_163 (23)  [1/1] 0.00ns
:1  %p_read_163 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read19)

ST_1: p_read_164 (24)  [1/1] 0.00ns
:2  %p_read_164 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read18)

ST_1: p_read_165 (25)  [1/1] 0.00ns
:3  %p_read_165 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read17)

ST_1: p_read_166 (26)  [1/1] 0.00ns
:4  %p_read_166 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read16)

ST_1: p_read_167 (27)  [1/1] 0.00ns
:5  %p_read_167 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read15)

ST_1: p_read_168 (28)  [1/1] 0.00ns
:6  %p_read_168 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read14)

ST_1: p_read_169 (29)  [1/1] 0.00ns
:7  %p_read_169 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read13)

ST_1: p_read_170 (30)  [1/1] 0.00ns
:8  %p_read_170 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read12)

ST_1: p_read1121 (31)  [1/1] 0.00ns
:9  %p_read1121 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read11)

ST_1: p_read_171 (32)  [1/1] 0.00ns
:10  %p_read_171 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

ST_1: f_9_read_9 (33)  [1/1] 0.00ns
:11  %f_9_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_9_read)

ST_1: f_8_read_9 (34)  [1/1] 0.00ns
:12  %f_8_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_8_read)

ST_1: f_7_read_9 (35)  [1/1] 0.00ns
:13  %f_7_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_7_read)

ST_1: f_6_read_9 (36)  [1/1] 0.00ns
:14  %f_6_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_6_read)

ST_1: f_5_read_9 (37)  [1/1] 0.00ns
:15  %f_5_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_5_read)

ST_1: f_4_read_9 (38)  [1/1] 0.00ns
:16  %f_4_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_4_read)

ST_1: f_3_read_8 (39)  [1/1] 0.00ns
:17  %f_3_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_3_read)

ST_1: f_2_read_8 (40)  [1/1] 0.00ns
:18  %f_2_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_2_read)

ST_1: f_1_read_8 (41)  [1/1] 0.00ns
:19  %f_1_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_1_read)

ST_1: f_0_read_8 (42)  [1/1] 0.00ns
:20  %f_0_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_0_read)

ST_1: StgValue_23 (43)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:156
:21  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str75, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_24 (44)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:157
:22  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str277, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_25 (45)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:158
:23  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str378, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_26 (46)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:159
:24  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str479, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_27 (47)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:160
:25  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str580, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_28 (48)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:161
:26  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str681, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_29 (49)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:162
:27  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str782, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: x0 (50)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:183 (grouped into LUT with out node f_0_write_assign)
:28  %x0 = xor i32 %p_read_171, %f_0_read_8

ST_1: x1 (51)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:184 (grouped into LUT with out node f_1_write_assign)
:29  %x1 = xor i32 %p_read1121, %f_1_read_8

ST_1: x2 (52)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:185 (grouped into LUT with out node f_2_write_assign)
:30  %x2 = xor i32 %p_read_170, %f_2_read_8

ST_1: x3 (53)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:186 (grouped into LUT with out node f_3_write_assign)
:31  %x3 = xor i32 %p_read_169, %f_3_read_8

ST_1: x4 (54)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:187 (grouped into LUT with out node f_4_write_assign)
:32  %x4 = xor i32 %p_read_168, %f_4_read_9

ST_1: x5 (55)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:188 (grouped into LUT with out node f_5_write_assign)
:33  %x5 = xor i32 %p_read_167, %f_5_read_9

ST_1: x6 (56)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:189 (grouped into LUT with out node f_6_write_assign)
:34  %x6 = xor i32 %p_read_166, %f_6_read_9

ST_1: x7 (57)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:190 (grouped into LUT with out node f_7_write_assign)
:35  %x7 = xor i32 %p_read_165, %f_7_read_9

ST_1: x8 (58)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:191 (grouped into LUT with out node f_8_write_assign)
:36  %x8 = xor i32 %p_read_164, %f_8_read_9

ST_1: x9 (59)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:192 (grouped into LUT with out node f_9_write_assign)
:37  %x9 = xor i32 %p_read_163, %f_9_read_9

ST_1: b_assign_cast (60)  [1/1] 0.08ns  loc: ed25519/src/fe.cpp:194
:38  %b_assign_cast = select i1 %b_read, i32 -1, i32 0

ST_1: x0_1 (61)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:195 (grouped into LUT with out node f_0_write_assign)
:39  %x0_1 = and i32 %x0, %b_assign_cast

ST_1: x1_1 (62)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:196 (grouped into LUT with out node f_1_write_assign)
:40  %x1_1 = and i32 %x1, %b_assign_cast

ST_1: x2_1 (63)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:197 (grouped into LUT with out node f_2_write_assign)
:41  %x2_1 = and i32 %x2, %b_assign_cast

ST_1: x3_1 (64)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:198 (grouped into LUT with out node f_3_write_assign)
:42  %x3_1 = and i32 %x3, %b_assign_cast

ST_1: x4_1 (65)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:199 (grouped into LUT with out node f_4_write_assign)
:43  %x4_1 = and i32 %x4, %b_assign_cast

ST_1: x5_1 (66)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:200 (grouped into LUT with out node f_5_write_assign)
:44  %x5_1 = and i32 %x5, %b_assign_cast

ST_1: x6_1 (67)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:201 (grouped into LUT with out node f_6_write_assign)
:45  %x6_1 = and i32 %x6, %b_assign_cast

ST_1: x7_1 (68)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:202 (grouped into LUT with out node f_7_write_assign)
:46  %x7_1 = and i32 %x7, %b_assign_cast

ST_1: x8_1 (69)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:203 (grouped into LUT with out node f_8_write_assign)
:47  %x8_1 = and i32 %x8, %b_assign_cast

ST_1: x9_1 (70)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:204 (grouped into LUT with out node f_9_write_assign)
:48  %x9_1 = and i32 %x9, %b_assign_cast

ST_1: f_0_write_assign (71)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:206 (out node of the LUT)
:49  %f_0_write_assign = xor i32 %x0_1, %f_0_read_8

ST_1: f_1_write_assign (72)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:207 (out node of the LUT)
:50  %f_1_write_assign = xor i32 %x1_1, %f_1_read_8

ST_1: f_2_write_assign (73)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:208 (out node of the LUT)
:51  %f_2_write_assign = xor i32 %x2_1, %f_2_read_8

ST_1: f_3_write_assign (74)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:209 (out node of the LUT)
:52  %f_3_write_assign = xor i32 %x3_1, %f_3_read_8

ST_1: f_4_write_assign (75)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:210 (out node of the LUT)
:53  %f_4_write_assign = xor i32 %x4_1, %f_4_read_9

ST_1: f_5_write_assign (76)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:211 (out node of the LUT)
:54  %f_5_write_assign = xor i32 %x5_1, %f_5_read_9

ST_1: f_6_write_assign (77)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:212 (out node of the LUT)
:55  %f_6_write_assign = xor i32 %x6_1, %f_6_read_9

ST_1: f_7_write_assign (78)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:213 (out node of the LUT)
:56  %f_7_write_assign = xor i32 %x7_1, %f_7_read_9

ST_1: f_8_write_assign (79)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:214 (out node of the LUT)
:57  %f_8_write_assign = xor i32 %x8_1, %f_8_read_9

ST_1: f_9_write_assign (80)  [1/1] 0.05ns  loc: ed25519/src/fe.cpp:215 (out node of the LUT)
:58  %f_9_write_assign = xor i32 %x9_1, %f_9_read_9

ST_1: mrv (81)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:59  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %f_0_write_assign, 0

ST_1: mrv_1 (82)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:60  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %f_1_write_assign, 1

ST_1: mrv_2 (83)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:61  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %f_2_write_assign, 2

ST_1: mrv_3 (84)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:62  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %f_3_write_assign, 3

ST_1: mrv_4 (85)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:63  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %f_4_write_assign, 4

ST_1: mrv_5 (86)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:64  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %f_5_write_assign, 5

ST_1: mrv_6 (87)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:65  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %f_6_write_assign, 6

ST_1: mrv_7 (88)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:66  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %f_7_write_assign, 7

ST_1: mrv_8 (89)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:67  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %f_8_write_assign, 8

ST_1: mrv_9 (90)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:68  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %f_9_write_assign, 9

ST_1: StgValue_71 (91)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:216
:69  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read           (read             ) [ 00]
p_read_163       (read             ) [ 00]
p_read_164       (read             ) [ 00]
p_read_165       (read             ) [ 00]
p_read_166       (read             ) [ 00]
p_read_167       (read             ) [ 00]
p_read_168       (read             ) [ 00]
p_read_169       (read             ) [ 00]
p_read_170       (read             ) [ 00]
p_read1121       (read             ) [ 00]
p_read_171       (read             ) [ 00]
f_9_read_9       (read             ) [ 00]
f_8_read_9       (read             ) [ 00]
f_7_read_9       (read             ) [ 00]
f_6_read_9       (read             ) [ 00]
f_5_read_9       (read             ) [ 00]
f_4_read_9       (read             ) [ 00]
f_3_read_8       (read             ) [ 00]
f_2_read_8       (read             ) [ 00]
f_1_read_8       (read             ) [ 00]
f_0_read_8       (read             ) [ 00]
StgValue_23      (specresourcelimit) [ 00]
StgValue_24      (specresourcelimit) [ 00]
StgValue_25      (specresourcelimit) [ 00]
StgValue_26      (specresourcelimit) [ 00]
StgValue_27      (specresourcelimit) [ 00]
StgValue_28      (specresourcelimit) [ 00]
StgValue_29      (specresourcelimit) [ 00]
x0               (xor              ) [ 00]
x1               (xor              ) [ 00]
x2               (xor              ) [ 00]
x3               (xor              ) [ 00]
x4               (xor              ) [ 00]
x5               (xor              ) [ 00]
x6               (xor              ) [ 00]
x7               (xor              ) [ 00]
x8               (xor              ) [ 00]
x9               (xor              ) [ 00]
b_assign_cast    (select           ) [ 00]
x0_1             (and              ) [ 00]
x1_1             (and              ) [ 00]
x2_1             (and              ) [ 00]
x3_1             (and              ) [ 00]
x4_1             (and              ) [ 00]
x5_1             (and              ) [ 00]
x6_1             (and              ) [ 00]
x7_1             (and              ) [ 00]
x8_1             (and              ) [ 00]
x9_1             (and              ) [ 00]
f_0_write_assign (xor              ) [ 00]
f_1_write_assign (xor              ) [ 00]
f_2_write_assign (xor              ) [ 00]
f_3_write_assign (xor              ) [ 00]
f_4_write_assign (xor              ) [ 00]
f_5_write_assign (xor              ) [ 00]
f_6_write_assign (xor              ) [ 00]
f_7_write_assign (xor              ) [ 00]
f_8_write_assign (xor              ) [ 00]
f_9_write_assign (xor              ) [ 00]
mrv              (insertvalue      ) [ 00]
mrv_1            (insertvalue      ) [ 00]
mrv_2            (insertvalue      ) [ 00]
mrv_3            (insertvalue      ) [ 00]
mrv_4            (insertvalue      ) [ 00]
mrv_5            (insertvalue      ) [ 00]
mrv_6            (insertvalue      ) [ 00]
mrv_7            (insertvalue      ) [ 00]
mrv_8            (insertvalue      ) [ 00]
mrv_9            (insertvalue      ) [ 00]
StgValue_71      (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="f_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_8_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_8_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_9_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_9_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="b">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str378"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str479"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str580"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str681"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str782"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="b_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_163_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_163/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_164_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_164/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_165_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_165/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_166_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_166/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_167_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_167/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_168_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_168/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_169_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_169/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_170_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_170/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read1121_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1121/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_171_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_171/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="f_9_read_9_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_9_read_9/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="f_8_read_9_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_8_read_9/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="f_7_read_9_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_7_read_9/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="f_6_read_9_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_6_read_9/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="f_5_read_9_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_5_read_9/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="f_4_read_9_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_4_read_9/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="f_3_read_8_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_3_read_8/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="f_2_read_8_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_2_read_8/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="f_1_read_8_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_1_read_8/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="f_0_read_8_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_0_read_8/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="x0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="x1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="x3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x4/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="x5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x5/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x6/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x7_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x7/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="x8_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x8/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="x9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x9/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="b_assign_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_assign_cast/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="x0_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x0_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="x1_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x1_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="x2_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x2_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="x3_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x3_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x4_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x4_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="x5_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x5_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="x6_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x6_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="x7_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x7_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="x8_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x8_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="x9_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x9_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="f_0_write_assign_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_0_write_assign/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="f_1_write_assign_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_1_write_assign/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="f_2_write_assign_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_2_write_assign/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="f_3_write_assign_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_3_write_assign/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="f_4_write_assign_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_4_write_assign/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="f_5_write_assign_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_5_write_assign/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="f_6_write_assign_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_6_write_assign/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="f_7_write_assign_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_7_write_assign/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="f_8_write_assign_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_8_write_assign/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="f_9_write_assign_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f_9_write_assign/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mrv_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="320" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mrv_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="320" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mrv_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="320" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mrv_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="320" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mrv_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="320" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mrv_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="320" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mrv_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="320" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mrv_7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="320" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mrv_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="320" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mrv_9_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="320" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="132" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="126" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="186" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="120" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="180" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="114" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="174" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="108" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="168" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="102" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="162" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="96" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="156" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="90" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="150" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="84" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="144" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="78" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="138" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="72" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="198" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="258" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="204" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="258" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="210" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="258" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="216" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="258" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="222" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="258" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="228" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="258" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="234" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="258" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="240" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="258" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="246" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="258" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="252" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="258" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="266" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="192" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="272" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="186" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="278" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="180" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="284" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="174" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="290" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="168" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="296" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="162" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="302" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="156" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="308" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="150" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="314" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="144" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="320" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="138" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="326" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="332" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="338" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="344" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="350" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="356" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="362" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="368" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="374" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="380" pin="2"/><net_sink comp="440" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fe_cmov.1 : f_0_read | {1 }
	Port: fe_cmov.1 : f_1_read | {1 }
	Port: fe_cmov.1 : f_2_read | {1 }
	Port: fe_cmov.1 : f_3_read | {1 }
	Port: fe_cmov.1 : f_4_read | {1 }
	Port: fe_cmov.1 : f_5_read | {1 }
	Port: fe_cmov.1 : f_6_read | {1 }
	Port: fe_cmov.1 : f_7_read | {1 }
	Port: fe_cmov.1 : f_8_read | {1 }
	Port: fe_cmov.1 : f_9_read | {1 }
	Port: fe_cmov.1 : p_read | {1 }
	Port: fe_cmov.1 : p_read11 | {1 }
	Port: fe_cmov.1 : p_read12 | {1 }
	Port: fe_cmov.1 : p_read13 | {1 }
	Port: fe_cmov.1 : p_read14 | {1 }
	Port: fe_cmov.1 : p_read15 | {1 }
	Port: fe_cmov.1 : p_read16 | {1 }
	Port: fe_cmov.1 : p_read17 | {1 }
	Port: fe_cmov.1 : p_read18 | {1 }
	Port: fe_cmov.1 : p_read19 | {1 }
	Port: fe_cmov.1 : b | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		StgValue_71 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        x0_fu_198        |    0    |    32   |
|          |        x1_fu_204        |    0    |    32   |
|          |        x2_fu_210        |    0    |    32   |
|          |        x3_fu_216        |    0    |    32   |
|          |        x4_fu_222        |    0    |    32   |
|          |        x5_fu_228        |    0    |    32   |
|          |        x6_fu_234        |    0    |    32   |
|          |        x7_fu_240        |    0    |    32   |
|          |        x8_fu_246        |    0    |    32   |
|    xor   |        x9_fu_252        |    0    |    32   |
|          | f_0_write_assign_fu_326 |    0    |    32   |
|          | f_1_write_assign_fu_332 |    0    |    32   |
|          | f_2_write_assign_fu_338 |    0    |    32   |
|          | f_3_write_assign_fu_344 |    0    |    32   |
|          | f_4_write_assign_fu_350 |    0    |    32   |
|          | f_5_write_assign_fu_356 |    0    |    32   |
|          | f_6_write_assign_fu_362 |    0    |    32   |
|          | f_7_write_assign_fu_368 |    0    |    32   |
|          | f_8_write_assign_fu_374 |    0    |    32   |
|          | f_9_write_assign_fu_380 |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |       x0_1_fu_266       |    0    |    32   |
|          |       x1_1_fu_272       |    0    |    32   |
|          |       x2_1_fu_278       |    0    |    32   |
|          |       x3_1_fu_284       |    0    |    32   |
|    and   |       x4_1_fu_290       |    0    |    32   |
|          |       x5_1_fu_296       |    0    |    32   |
|          |       x6_1_fu_302       |    0    |    32   |
|          |       x7_1_fu_308       |    0    |    32   |
|          |       x8_1_fu_314       |    0    |    32   |
|          |       x9_1_fu_320       |    0    |    32   |
|----------|-------------------------|---------|---------|
|  select  |   b_assign_cast_fu_258  |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |    b_read_read_fu_72    |    0    |    0    |
|          |  p_read_163_read_fu_78  |    0    |    0    |
|          |  p_read_164_read_fu_84  |    0    |    0    |
|          |  p_read_165_read_fu_90  |    0    |    0    |
|          |  p_read_166_read_fu_96  |    0    |    0    |
|          |  p_read_167_read_fu_102 |    0    |    0    |
|          |  p_read_168_read_fu_108 |    0    |    0    |
|          |  p_read_169_read_fu_114 |    0    |    0    |
|          |  p_read_170_read_fu_120 |    0    |    0    |
|          |  p_read1121_read_fu_126 |    0    |    0    |
|   read   |  p_read_171_read_fu_132 |    0    |    0    |
|          |  f_9_read_9_read_fu_138 |    0    |    0    |
|          |  f_8_read_9_read_fu_144 |    0    |    0    |
|          |  f_7_read_9_read_fu_150 |    0    |    0    |
|          |  f_6_read_9_read_fu_156 |    0    |    0    |
|          |  f_5_read_9_read_fu_162 |    0    |    0    |
|          |  f_4_read_9_read_fu_168 |    0    |    0    |
|          |  f_3_read_8_read_fu_174 |    0    |    0    |
|          |  f_2_read_8_read_fu_180 |    0    |    0    |
|          |  f_1_read_8_read_fu_186 |    0    |    0    |
|          |  f_0_read_8_read_fu_192 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        mrv_fu_386       |    0    |    0    |
|          |       mrv_1_fu_392      |    0    |    0    |
|          |       mrv_2_fu_398      |    0    |    0    |
|          |       mrv_3_fu_404      |    0    |    0    |
|insertvalue|       mrv_4_fu_410      |    0    |    0    |
|          |       mrv_5_fu_416      |    0    |    0    |
|          |       mrv_6_fu_422      |    0    |    0    |
|          |       mrv_7_fu_428      |    0    |    0    |
|          |       mrv_8_fu_434      |    0    |    0    |
|          |       mrv_9_fu_440      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   992   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   992  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   992  |
+-----------+--------+--------+
