Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 26 23:06:18 2020
| Host         : DESKTOP-1ANS5RD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.300        0.000                      0                 8572        0.019        0.000                      0                 8572        2.520        0.000                       0                  3562  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
myClock     {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.073        0.000                      0                 5825        0.019        0.000                      0                 5825        4.020        0.000                       0                  2392  
myClock             0.300        0.000                      0                 2747        0.049        0.000                      0                 2747        2.520        0.000                       0                  1170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 2.836ns (33.368%)  route 5.663ns (66.632%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[2])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[2]
                         net (fo=17, routed)          1.640     6.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[2]
    SLICE_X36Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.248 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.248    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.761 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=2, routed)           0.931     7.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.150     7.843 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11/O
                         net (fo=2, routed)           1.072     8.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.348     9.262 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5/O
                         net (fo=8, routed)           0.750    10.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[50]_i_2/O
                         net (fo=19, routed)          0.690    10.827    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.124    10.951 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.580    11.530    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.654    12.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X35Y103        FDRE (Setup_fdre_C_CE)      -0.205    12.603    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 2.836ns (33.368%)  route 5.663ns (66.632%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[2])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[2]
                         net (fo=17, routed)          1.640     6.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[2]
    SLICE_X36Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.248 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.248    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.761 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=2, routed)           0.931     7.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.150     7.843 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11/O
                         net (fo=2, routed)           1.072     8.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.348     9.262 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5/O
                         net (fo=8, routed)           0.750    10.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[50]_i_2/O
                         net (fo=19, routed)          0.690    10.827    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.124    10.951 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.580    11.530    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.654    12.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X35Y103        FDRE (Setup_fdre_C_CE)      -0.205    12.603    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 2.718ns (32.716%)  route 5.590ns (67.284%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.615     6.099    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.223 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.736 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.032     7.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.149     7.917 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[4]_i_8/O
                         net (fo=1, routed)           1.234     9.151    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.355     9.506 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_2/O
                         net (fo=2, routed)           0.998    10.504    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[26]
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_1/O
                         net (fo=6, routed)           0.711    11.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 2.718ns (32.716%)  route 5.590ns (67.284%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.615     6.099    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.223 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.736 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.032     7.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.149     7.917 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[4]_i_8/O
                         net (fo=1, routed)           1.234     9.151    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.355     9.506 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_2/O
                         net (fo=2, routed)           0.998    10.504    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[26]
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_1/O
                         net (fo=6, routed)           0.711    11.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 2.718ns (32.716%)  route 5.590ns (67.284%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.615     6.099    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.223 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.736 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.032     7.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.149     7.917 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[4]_i_8/O
                         net (fo=1, routed)           1.234     9.151    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.355     9.506 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_2/O
                         net (fo=2, routed)           0.998    10.504    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[26]
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_1/O
                         net (fo=6, routed)           0.711    11.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 2.718ns (32.716%)  route 5.590ns (67.284%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.615     6.099    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.223 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.736 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.032     7.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.149     7.917 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[4]_i_8/O
                         net (fo=1, routed)           1.234     9.151    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.355     9.506 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_2/O
                         net (fo=2, routed)           0.998    10.504    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[26]
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_1/O
                         net (fo=6, routed)           0.711    11.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 2.718ns (32.716%)  route 5.590ns (67.284%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.615     6.099    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.223 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry_i_4__0_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.736 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=3, routed)           1.032     7.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_30
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.149     7.917 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[4]_i_8/O
                         net (fo=1, routed)           1.234     9.151    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.355     9.506 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_2/O
                         net (fo=2, routed)           0.998    10.504    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[26]
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[4]_i_1/O
                         net (fo=6, routed)           0.711    11.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 2.836ns (34.177%)  route 5.462ns (65.823%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[2])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[2]
                         net (fo=17, routed)          1.640     6.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[2]
    SLICE_X36Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.248 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.248    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.761 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=2, routed)           0.931     7.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.150     7.843 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11/O
                         net (fo=2, routed)           1.072     8.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.348     9.262 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5/O
                         net (fo=8, routed)           0.760    10.023    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I3_O)        0.124    10.147 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[34]_i_1/O
                         net (fo=19, routed)          0.490    10.636    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.cmd_push_4
    SLICE_X34Y104        LUT4 (Prop_lut4_I3_O)        0.124    10.760 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[35]_i_1/O
                         net (fo=4, routed)           0.568    11.329    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_18
    SLICE_X35Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.654    12.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X35Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X35Y104        FDRE (Setup_fdre_C_CE)      -0.205    12.603    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 2.836ns (34.012%)  route 5.502ns (65.988%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[2])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[2]
                         net (fo=17, routed)          1.640     6.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[2]
    SLICE_X36Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.248 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.248    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.761 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=2, routed)           0.931     7.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.150     7.843 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11/O
                         net (fo=2, routed)           1.072     8.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.348     9.262 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5/O
                         net (fo=8, routed)           0.674     9.936    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124    10.060 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.661    10.721    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.cmd_push_7
    SLICE_X30Y103        LUT4 (Prop_lut4_I3_O)        0.124    10.845 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.524    11.369    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.699    12.878    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X29Y103        FDRE (Setup_fdre_C_CE)      -0.205    12.648    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 2.836ns (34.128%)  route 5.474ns (65.872%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[2])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[2]
                         net (fo=17, routed)          1.640     6.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/D[2]
    SLICE_X36Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.248 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.248    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.761 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=2, routed)           0.931     7.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.150     7.843 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11/O
                         net (fo=2, routed)           1.072     8.914    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_11_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.348     9.262 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5/O
                         net (fo=8, routed)           0.750    10.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_5_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[50]_i_2/O
                         net (fo=19, routed)          0.690    10.827    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50]_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.124    10.951 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.390    11.341    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X34Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        1.654    12.833    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X34Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.169    12.639    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.545     0.881    design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y75         FDRE                                         r  design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.170     1.199    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.852     1.218    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.937    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.180    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.015%)  route 0.120ns (45.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.549     0.885    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.120     1.146    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X46Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.815     1.181    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.917    
    SLICE_X46Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.100    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.925%)  route 0.227ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.548     0.884    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X50Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.227     1.275    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X47Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.816     1.182    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.070     1.217    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.974%)  route 0.287ns (67.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.546     0.882    design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y73         FDRE                                         r  design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/Q
                         net (fo=1, routed)           0.287     1.309    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.860     1.226    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.241    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.898%)  route 0.243ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.558     0.894    design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X34Y54         FDRE                                         r  design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/Q
                         net (fo=1, routed)           0.243     1.284    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.868     1.234    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.970    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.213    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.713%)  route 0.252ns (66.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.546     0.882    design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y73         FDRE                                         r  design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/Q
                         net (fo=1, routed)           0.252     1.261    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[14]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.860     1.226    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.243     1.188    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.491%)  route 0.247ns (62.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.558     0.894    design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X34Y54         FDRE                                         r  design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/Q
                         net (fo=1, routed)           0.247     1.288    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.868     1.234    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.970    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     1.213    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.308%)  route 0.229ns (60.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.548     0.884    design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y78         FDRE                                         r  design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/Q
                         net (fo=1, routed)           0.229     1.260    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.852     1.218    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.937    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.243     1.180    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.793%)  route 0.302ns (68.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.546     0.882    design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y73         FDRE                                         r  design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=1, routed)           0.302     1.325    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.860     1.226    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.241    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.192%)  route 0.234ns (52.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.234     1.281    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[44]
    SLICE_X49Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.326 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2392, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y82    design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y82    design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y82    design_1_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y104   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y105   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y105   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y105   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y105   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y102   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y101   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y101   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y102   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y102   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y72    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y102   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y102   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y102   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y102   design_1_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  myClock
  To Clock:  myClock

Setup :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.134ns (32.183%)  route 4.497ns (67.817%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 11.963 - 7.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.691     5.453    design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X30Y68         FDRE                                         r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518     5.971 r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/Q
                         net (fo=8, routed)           0.902     6.873    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.152     7.025 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.488     7.513    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/tmp_wm_wvalid[2]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.326     7.839 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.687     8.527    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg_2
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0/O
                         net (fo=11, routed)          0.561     9.212    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_wvalid
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1/O
                         net (fo=8, routed)           0.612     9.948    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bvalid_cnt_inc
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.072 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bid_int[2]_i_2/O
                         net (fo=8, routed)           0.622    10.694    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.818 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=3, routed)           0.624    11.442    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI
    SLICE_X39Y57         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    12.084 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.084    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/sum_A_0
    SLICE_X39Y57         FDRE                                         r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.481    11.963    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X39Y57         FDRE                                         r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.394    12.357    
                         clock uncertainty           -0.035    12.322    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.062    12.384    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.090ns (31.730%)  route 4.497ns (68.270%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 11.963 - 7.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.691     5.453    design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X30Y68         FDRE                                         r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518     5.971 r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/Q
                         net (fo=8, routed)           0.902     6.873    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.152     7.025 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.488     7.513    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/tmp_wm_wvalid[2]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.326     7.839 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.687     8.527    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg_2
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0/O
                         net (fo=11, routed)          0.561     9.212    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_wvalid
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1/O
                         net (fo=8, routed)           0.612     9.948    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bvalid_cnt_inc
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.072 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bid_int[2]_i_2/O
                         net (fo=8, routed)           0.622    10.694    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.818 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=3, routed)           0.624    11.442    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI
    SLICE_X39Y57         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.040 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.040    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/sum_A_2
    SLICE_X39Y57         FDRE                                         r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.481    11.963    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X39Y57         FDRE                                         r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.394    12.357    
                         clock uncertainty           -0.035    12.322    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.062    12.384    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.076ns (31.585%)  route 4.497ns (68.415%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 11.963 - 7.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.691     5.453    design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X30Y68         FDRE                                         r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.518     5.971 r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_wvalid_reg/Q
                         net (fo=8, routed)           0.902     6.873    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X31Y68         LUT5 (Prop_lut5_I2_O)        0.152     7.025 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.488     7.513    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/tmp_wm_wvalid[2]
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.326     7.839 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.687     8.527    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg_2
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0/O
                         net (fo=11, routed)          0.561     9.212    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_wvalid
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1/O
                         net (fo=8, routed)           0.612     9.948    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bvalid_cnt_inc
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.072 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bid_int[2]_i_2/O
                         net (fo=8, routed)           0.622    10.694    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.818 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=3, routed)           0.624    11.442    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI
    SLICE_X39Y57         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    12.026 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.026    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/sum_A_1
    SLICE_X39Y57         FDRE                                         r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.481    11.963    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X39Y57         FDRE                                         r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.394    12.357    
                         clock uncertainty           -0.035    12.322    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.062    12.384    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_2/U0/myipAxi4_v1_0_M00_AXI_inst/axi_awaddr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.124ns (32.363%)  route 4.439ns (67.637%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 11.956 - 7.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.698     5.460    design_1_i/myipAxi4_2/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X28Y62         FDRE                                         r  design_1_i/myipAxi4_2/U0/myipAxi4_v1_0_M00_AXI_inst/axi_awaddr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     5.916 r  design_1_i/myipAxi4_2/U0/myipAxi4_v1_0_M00_AXI_inst/axi_awaddr_reg[25]/Q
                         net (fo=3, routed)           0.637     6.553    design_1_i/myipAxi4_2/U0/myipAxi4_v1_0_M00_AXI_inst/axi_awaddr_reg[25]
    SLICE_X29Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.060 r  design_1_i/myipAxi4_2/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_AWADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    design_1_i/myipAxi4_2/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_AWADDR_carry_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.299 r  design_1_i/myipAxi4_2/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_AWADDR_carry__0/O[2]
                         net (fo=2, routed)           0.979     8.279    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awaddr[62]
    SLICE_X30Y64         LUT6 (Prop_lut6_I1_O)        0.302     8.581 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_primitive_shifter.gen_srls[0].srl_inst_i_7__0/O
                         net (fo=5, routed)           0.466     9.046    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/sel_4
    SLICE_X30Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.170 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2__0/O
                         net (fo=6, routed)           0.641     9.812    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/st_aa_awtarget_enc_3[0]
    SLICE_X30Y67         LUT5 (Prop_lut5_I2_O)        0.124     9.936 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.qual_reg[1]_i_3__0/O
                         net (fo=1, routed)           0.493    10.429    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.s_avalid_en[0]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.553 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.qual_reg[1]_i_2/O
                         net (fo=3, routed)           0.678    11.232    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[0]_1
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.356 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=11, routed)          0.544    11.899    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X32Y67         LUT4 (Prop_lut4_I1_O)        0.124    12.023 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1/O
                         net (fo=1, routed)           0.000    12.023    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1_n_0
    SLICE_X32Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.474    11.956    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X32Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/C
                         clock pessimism              0.394    12.350    
                         clock uncertainty           -0.035    12.315    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.079    12.394    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.803ns (29.012%)  route 4.412ns (70.988%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.943 - 7.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.640     5.402    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/Q
                         net (fo=2, routed)           0.441     6.300    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.848 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_ARADDR_carry/O[1]
                         net (fo=3, routed)           0.981     7.829    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[30]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.303     8.132 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=11, routed)          0.185     8.317    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/axi_araddr_reg[27]
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.441 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[1]_i_3/O
                         net (fo=12, routed)          0.840     9.280    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/target_mi_enc[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_arbiter.last_rr_hot[2]_i_14/O
                         net (fo=2, routed)           0.807    10.211    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.s_avalid_en[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.335 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.last_rr_hot[2]_i_5__0/O
                         net (fo=1, routed)           0.803    11.138    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=11, routed)          0.355    11.617    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.461    11.943    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/C
                         clock pessimism              0.294    12.237    
                         clock uncertainty           -0.035    12.202    
    SLICE_X52Y67         FDRE (Setup_fdre_C_CE)      -0.205    11.997    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.803ns (29.012%)  route 4.412ns (70.988%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.943 - 7.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.640     5.402    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/Q
                         net (fo=2, routed)           0.441     6.300    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.848 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_ARADDR_carry/O[1]
                         net (fo=3, routed)           0.981     7.829    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[30]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.303     8.132 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=11, routed)          0.185     8.317    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/axi_araddr_reg[27]
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.441 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[1]_i_3/O
                         net (fo=12, routed)          0.840     9.280    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/target_mi_enc[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_arbiter.last_rr_hot[2]_i_14/O
                         net (fo=2, routed)           0.807    10.211    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.s_avalid_en[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.335 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.last_rr_hot[2]_i_5__0/O
                         net (fo=1, routed)           0.803    11.138    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=11, routed)          0.355    11.617    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X52Y67         FDSE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.461    11.943    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X52Y67         FDSE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]/C
                         clock pessimism              0.294    12.237    
                         clock uncertainty           -0.035    12.202    
    SLICE_X52Y67         FDSE (Setup_fdse_C_CE)      -0.205    11.997    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.803ns (29.012%)  route 4.412ns (70.988%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.943 - 7.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.640     5.402    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/Q
                         net (fo=2, routed)           0.441     6.300    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.848 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_ARADDR_carry/O[1]
                         net (fo=3, routed)           0.981     7.829    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[30]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.303     8.132 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=11, routed)          0.185     8.317    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/axi_araddr_reg[27]
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.441 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[1]_i_3/O
                         net (fo=12, routed)          0.840     9.280    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/target_mi_enc[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_arbiter.last_rr_hot[2]_i_14/O
                         net (fo=2, routed)           0.807    10.211    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.s_avalid_en[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.335 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.last_rr_hot[2]_i_5__0/O
                         net (fo=1, routed)           0.803    11.138    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=11, routed)          0.355    11.617    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.461    11.943    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/C
                         clock pessimism              0.294    12.237    
                         clock uncertainty           -0.035    12.202    
    SLICE_X52Y67         FDRE (Setup_fdre_C_CE)      -0.205    11.997    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.803ns (29.012%)  route 4.412ns (70.988%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.943 - 7.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.640     5.402    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/Q
                         net (fo=2, routed)           0.441     6.300    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.848 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_ARADDR_carry/O[1]
                         net (fo=3, routed)           0.981     7.829    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[30]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.303     8.132 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=11, routed)          0.185     8.317    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/axi_araddr_reg[27]
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.441 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[1]_i_3/O
                         net (fo=12, routed)          0.840     9.280    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/target_mi_enc[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_arbiter.last_rr_hot[2]_i_14/O
                         net (fo=2, routed)           0.807    10.211    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.s_avalid_en[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.335 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.last_rr_hot[2]_i_5__0/O
                         net (fo=1, routed)           0.803    11.138    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=11, routed)          0.355    11.617    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.461    11.943    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/C
                         clock pessimism              0.294    12.237    
                         clock uncertainty           -0.035    12.202    
    SLICE_X52Y67         FDRE (Setup_fdre_C_CE)      -0.205    11.997    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.803ns (29.012%)  route 4.412ns (70.988%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.943 - 7.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.640     5.402    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/Q
                         net (fo=2, routed)           0.441     6.300    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.848 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_ARADDR_carry/O[1]
                         net (fo=3, routed)           0.981     7.829    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[30]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.303     8.132 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=11, routed)          0.185     8.317    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/axi_araddr_reg[27]
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.441 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[1]_i_3/O
                         net (fo=12, routed)          0.840     9.280    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/target_mi_enc[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_arbiter.last_rr_hot[2]_i_14/O
                         net (fo=2, routed)           0.807    10.211    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.s_avalid_en[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.335 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.last_rr_hot[2]_i_5__0/O
                         net (fo=1, routed)           0.803    11.138    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=11, routed)          0.355    11.617    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.461    11.943    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.294    12.237    
                         clock uncertainty           -0.035    12.202    
    SLICE_X52Y67         FDRE (Setup_fdre_C_CE)      -0.205    11.997    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myClock rise@7.000ns - myClock rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.803ns (29.012%)  route 4.412ns (70.988%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.943 - 7.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.640     5.402    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]/Q
                         net (fo=2, routed)           0.441     6.300    design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[29]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.848 r  design_1_i/myipAxi4_0/U0/myipAxi4_v1_0_M00_AXI_inst/M_AXI_ARADDR_carry/O[1]
                         net (fo=3, routed)           0.981     7.829    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[30]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.303     8.132 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[9]_i_2/O
                         net (fo=11, routed)          0.185     8.317    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/axi_araddr_reg[27]
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.441 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[1]_i_3/O
                         net (fo=12, routed)          0.840     9.280    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/target_mi_enc[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_arbiter.last_rr_hot[2]_i_14/O
                         net (fo=2, routed)           0.807    10.211    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.s_avalid_en[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.335 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.last_rr_hot[2]_i_5__0/O
                         net (fo=1, routed)           0.803    11.138    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.262 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
                         net (fo=11, routed)          0.355    11.617    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    7.000     7.000 r  
    Y9                                                0.000     7.000 r  myClock (IN)
                         net (fo=0)                   0.000     7.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        1.461    11.943    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X52Y67         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.294    12.237    
                         clock uncertainty           -0.035    12.202    
    SLICE_X52Y67         FDRE (Setup_fdre_C_CE)      -0.205    11.997    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  0.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.670%)  route 0.213ns (53.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.555     1.502    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X48Y61         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[35]/Q
                         net (fo=11, routed)          0.213     1.855    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[0]
    SLICE_X53Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.900 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/p_0_in[0]
    SLICE_X53Y62         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.818     2.012    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X53Y62         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[0]/C
                         clock pessimism             -0.252     1.760    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.091     1.851    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.322%)  route 0.253ns (60.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.560     1.507    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y53         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/Q
                         net (fo=1, routed)           0.253     1.924    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.864     2.059    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.498     1.560    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.856    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.696%)  route 0.277ns (66.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.559     1.506    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y58         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/Q
                         net (fo=1, routed)           0.277     1.924    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.854     2.049    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.498     1.550    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.846    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.987%)  route 0.300ns (68.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.575     1.522    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X27Y56         FDRE                                         r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/Q
                         net (fo=1, routed)           0.300     1.963    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.869     2.064    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.481     1.582    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.878    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (32.002%)  route 0.300ns (67.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.578     1.525    design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X29Y55         FDRE                                         r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=1, routed)           0.300     1.966    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.869     2.064    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.481     1.582    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.878    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.980%)  route 0.300ns (68.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.578     1.525    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X28Y56         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/Q
                         net (fo=1, routed)           0.300     1.966    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.868     2.063    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.481     1.581    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.877    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.230%)  route 0.265ns (58.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.552     1.499    design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X51Y61         FDRE                                         r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[8]/Q
                         net (fo=2, routed)           0.265     1.905    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[72]
    SLICE_X47Y61         LUT5 (Prop_lut5_I1_O)        0.045     1.950 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.950    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_mesg_mux[11]
    SLICE_X47Y61         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.824     2.018    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X47Y61         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[11]/C
                         clock pessimism             -0.252     1.766    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.091     1.857    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.230%)  route 0.265ns (58.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.551     1.498    design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X51Y62         FDRE                                         r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  design_1_i/myipAxi4_1/U0/myipAxi4_v1_0_M00_AXI_inst/axi_araddr_reg[12]/Q
                         net (fo=2, routed)           0.265     1.904    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[76]
    SLICE_X47Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.949 r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.949    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_mesg_mux[15]
    SLICE_X47Y62         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.822     2.016    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X47Y62         FDRE                                         r  design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)         0.092     1.856    design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.516%)  route 0.306ns (68.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.578     1.525    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X28Y56         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=1, routed)           0.306     1.972    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.868     2.063    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.481     1.581    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.877    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by myClock  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.896%)  route 0.280ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.560     1.507    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y53         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/Q
                         net (fo=1, routed)           0.280     1.951    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  myClock (IN)
                         net (fo=0)                   0.000     0.000    myClock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  myClock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    myClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  myClock_IBUF_BUFG_inst/O
                         net (fo=1169, routed)        0.864     2.059    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.498     1.560    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.856    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { myClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y11   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y10   design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y12   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y13   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y15   design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y14   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         7.000       4.845      BUFGCTRL_X0Y0  myClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X39Y59   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X37Y59   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X36Y58   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X30Y67   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y63   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y63   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y59   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y59   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y66   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y66   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y69   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y59   design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y59   design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y69   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y75   design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y71   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y71   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y71   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y71   design_1_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y59   design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y59   design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y59   design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y59   design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK



