hmLoadTopic({
hmKeywords:"",
hmTitle:"SafeMemory",
hmDescription:"Coherence with ReservationManager SM-REQ-001: On any physical write to RAM, SafeMemory must call resConflictWrite(). SM-REQ-002: Device-backed memory regions must route writes",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I â€“ Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">SafeMemory<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Coherence with ReservationManager<\/strong><\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0;\">\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.6875rem; padding:0; border:none\"><p class=\"p_Normal\">SM-REQ-001:<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:48.8125rem; padding:0; border:none\"><p class=\"p_Normal\">On any physical write to RAM, SafeMemory must call resConflictWrite().<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.6875rem; padding:0; border:none\"><p class=\"p_Normal\">SM-REQ-002:<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:48.8125rem; padding:0; border:none\"><p class=\"p_Normal\">Device-backed memory regions must route writes through SafeMemory or explicitly notify ReservationManager.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">SMP Polling<\/strong><\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0;\">\n\r<tr>\n\r<td style=\"vertical-align:top; width:6.6875rem; padding:0; border:none\"><p class=\"p_Normal\">SM-REQ-010:<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; width:48.8125rem; padding:0; border:none\"><p class=\"p_Normal\">Reads\/writes must be ordered correctly relative to LL\/SC semantics.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">PTE - SPAMShardManager<\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0;\">\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:none\"><p class=\"p_Normal\">ReservationManager<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:none\"><p class=\"p_Normal\">resConflictWrite(&amp;ReservationManager::instance(), pa); A write to physical address pa invalidates any reservation by any CPU whose reservation matches the same 64-byte granule.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/table>\n\r<\/div>\n\r"
})
