Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Thu Feb 27 12:00:41 2020

Device Selection
+--------------------------------+----------------+
| Family                         | IGLOO2         |
| Device                         | M2GL025        |
| Package                        | 256 VF         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-----------------------------------------------------------------------------------------------------------+
| Topcell | BaseDesign                                                                                                |
| Format  | Verilog                                                                                                   |
| Source  | C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.vm |
+---------+-----------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+-------+-------+------------+
| Type                      | Used  | Total | Percentage |
+---------------------------+-------+-------+------------+
| 4LUT                      | 18907 | 27696 | 68.27      |
| DFF                       | 12504 | 27696 | 45.15      |
| I/O Register              | 0     | 414   | 0.00       |
| User I/O                  | 8     | 138   | 5.80       |
| -- Single-ended I/O       | 8     | 138   | 5.80       |
| -- Differential I/O Pairs | 0     | 65    | 0.00       |
| RAM64x18                  | 24    | 34    | 70.59      |
| RAM1K18                   | 24    | 31    | 77.42      |
| MACC                      | 2     | 34    | 5.88       |
| Chip Globals              | 8     | 16    | 50.00      |
| CCC                       | 1     | 6     | 16.67      |
| RCOSC_25_50MHZ            | 1     | 1     | 100.00     |
| RCOSC_1MHZ                | 0     | 1     | 0.00       |
| XTLOSC                    | 0     | 1     | 0.00       |
| HPMS                      | 0     | 1     | 0.00       |
+---------------------------+-------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+-------+-------+
| Type                     | 4LUT  | DFF   |
+--------------------------+-------+-------+
| Fabric Logic             | 17107 | 10704 |
| RAM64x18 Interface Logic | 864   | 864   |
| RAM1K18 Interface Logic  | 864   | 864   |
| MACC Interface Logic     | 72    | 72    |
| Total Used               | 18907 | 12504 |
+--------------------------+-------+-------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 123  |
| 5      | 410  |
| 6      | 2    |
| 7      | 2    |
| 8      | 5    |
| 10     | 8    |
| 11     | 8    |
| 14     | 2    |
| 17     | 4    |
| 30     | 2    |
| 32     | 7    |
| 33     | 9    |
| 49     | 1    |
| 64     | 1    |
| 65     | 1    |
| Total  | 585  |
+--------+------+

Detailed MACC Resource Usage
+--------+------+
| Length | Used |
| 2      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 3            | 0           | 0               |
| Output I/O                    | 5            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  3    |  5     |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  8    | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                  |
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 10469  | INT_NET | Net   : FCCC_0_GL0                                                                                                                                                                    |
|        |         | Driver: FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1                                                                                                                                       |
|        |         | Source: NETLIST                                                                                                                                                                       |
| 1502   | INT_NET | Net   : sync_asert_reg_arst1                                                                                                                                                          |
|        |         | Driver: reset_synchronizer_0/sync_asert_reg_rep_RNIK2MB[1]/U0_RGB1                                                                                                                    |
|        |         | Source: NETLIST                                                                                                                                                                       |
| 314    | INT_NET | Net   : un1_DUT_TCK_inferred_clock_RNIJ683                                                                                                                                            |
|        |         | Driver: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1                                                                   |
|        |         | Source: NETLIST                                                                                                                                                                       |
| 40     | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/q_arst_0                                                                                                        |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q_rep_RNI5R15/U0_RGB1 |
|        |         | Source: NETLIST                                                                                                                                                                       |
| 30     | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_arst                                                  |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49_RNI4PI/U0_RGB1                                        |
|        |         | Source: NETLIST                                                                                                                                                                       |
| 25     | INT_NET | Net   : URSTB_arst                                                                                                                                                                    |
|        |         | Driver: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1                                                                        |
|        |         | Source: NETLIST                                                                                                                                                                       |
| 24     | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug_arst                                                                                            |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/un1_reset_debug_RNIINRF/U0_RGB1                                                                                 |
|        |         | Source: NETLIST                                                                                                                                                                       |
| 17     | INT_NET | Net   : CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK                                                                                                                               |
|        |         | Driver: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1                                                              |
|        |         | Source: NETLIST                                                                                                                                                                       |
+--------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                             |
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 798    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/reset_arst                                                                                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/reset                                                                                                      |
| 611    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/N_15959_i                                                                                  |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]                                 |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]                                 |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]                                 |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]                                   |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]                                   |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]                                 |
| 249    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[3]                                                         |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39]                        |
| 228    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m1_0_01                                                               |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[0]                                                             |
| 173    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[2]                                                         |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[38]                        |
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                             |
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 798    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/reset_arst                                                                                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/reset                                                                                                      |
| 611    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/N_15959_i                                                                                  |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]                                 |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]                                 |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]                                 |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]                                   |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]                                   |
| 303    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]                                 |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]                                 |
| 249    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[3]                                                         |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39]                        |
| 228    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m1_0_01                                                               |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[0]                                                             |
| 173    | INT_NET | Net   : MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[2]                                                         |
|        |         | Driver: MiV_RV32IMA_L1_AXI_0_inst_0/MiV_RV32IMA_L1_AXI_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[38]                        |
+--------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

