{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_control.v@96:106@HdlStmAssign", "  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h01) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h01) ? up_rreq : 1'b0;\n\n  // the up_[read/write]_data interfaces are valid just in parallel mode\n\n  assign up_read_valid_s = (IF_TYPE == PARALLEL) ? up_read_valid : 1'b1;\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616_control.v@101:111", "  assign up_wreq_s = (up_waddr[13:8] == 6'h01) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h01) ? up_rreq : 1'b0;\n\n  // the up_[read/write]_data interfaces are valid just in parallel mode\n\n  assign up_read_valid_s = (IF_TYPE == PARALLEL) ? up_read_valid : 1'b1;\n  assign up_read_data_s = (IF_TYPE == PARALLEL) ? {16'h0, up_read_data} : {2{16'hDEAD}};\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/axi_ad7616/axi_ad7616_control.v@92:102", "  wire            up_rreq_s;\n  wire            up_rack_s;\n  wire            up_wreq_s;\n\n  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h01) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h01) ? up_rreq : 1'b0;\n"], ["hdl/library/axi_ad7616/axi_ad7616_control.v@97:107", "  wire            up_read_valid_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h01) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h01) ? up_rreq : 1'b0;\n\n  // the up_[read/write]_data interfaces are valid just in parallel mode\n\n  assign up_read_valid_s = (IF_TYPE == PARALLEL) ? up_read_valid : 1'b1;\n  assign up_read_data_s = (IF_TYPE == PARALLEL) ? {16'h0, up_read_data} : {2{16'hDEAD}};\n"]], "Diff Content": {"Delete": [[101, "  assign up_wreq_s = (up_waddr[13:8] == 6'h01) ? up_wreq : 1'b0;\n"]], "Add": []}}