{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714846259449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714846259449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 23:40:59 2024 " "Processing started: Sat May 04 23:40:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714846259449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846259449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECD_FPGA -c ECD_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECD_FPGA -c ECD_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846259449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714846259699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714846259699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714846266003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846266003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7seg " "Found entity 1: binary_to_7seg" {  } { { "binary_to_7seg.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/binary_to_7seg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714846266005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846266005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714846266006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846266006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_rec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file trans_rec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trans_rec_tb " "Found entity 1: trans_rec_tb" {  } { { "trans_rec_tb.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/trans_rec_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714846266007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846266007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714846266008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846266008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmitter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter_tb " "Found entity 1: transmitter_tb" {  } { { "transmitter_tb.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/transmitter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714846266010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846266010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714846266011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846266011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714846266030 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.sv(35) " "Verilog HDL warning at testbench.sv(35): assignments to clk create a combinational loop" {  } { { "testbench.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/testbench.sv" 35 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1714846266036 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(39) " "Verilog HDL warning at testbench.sv(39): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/testbench.sv" 39 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714846266036 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(40) " "Verilog HDL warning at testbench.sv(40): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/testbench.sv" 40 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714846266036 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(53) " "Verilog HDL warning at testbench.sv(53): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/testbench.sv" 53 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714846266037 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(57) " "Verilog HDL warning at testbench.sv(57): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/testbench.sv" 57 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714846266037 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:test_uart " "Elaborating entity \"uart\" for hierarchy \"uart:test_uart\"" {  } { { "testbench.sv" "test_uart" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/testbench.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714846266056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter uart:test_uart\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"uart:test_uart\|transmitter:uart_tx\"" {  } { { "uart.sv" "uart_tx" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/uart.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714846266061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 transmitter.sv(41) " "Verilog HDL assignment warning at transmitter.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "transmitter.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/transmitter.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714846266062 "|testbench|uart:test_uart|transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 transmitter.sv(50) " "Verilog HDL assignment warning at transmitter.sv(50): truncated value with size 32 to match size of target (3)" {  } { { "transmitter.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/transmitter.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714846266062 "|testbench|uart:test_uart|transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 transmitter.sv(55) " "Verilog HDL assignment warning at transmitter.sv(55): truncated value with size 32 to match size of target (2)" {  } { { "transmitter.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/transmitter.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714846266062 "|testbench|uart:test_uart|transmitter:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 transmitter.sv(64) " "Verilog HDL assignment warning at transmitter.sv(64): truncated value with size 32 to match size of target (2)" {  } { { "transmitter.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/transmitter.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714846266062 "|testbench|uart:test_uart|transmitter:uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver uart:test_uart\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"uart:test_uart\|receiver:uart_rx\"" {  } { { "uart.sv" "uart_rx" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/uart.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714846266073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 receiver.sv(46) " "Verilog HDL assignment warning at receiver.sv(46): truncated value with size 32 to match size of target (2)" {  } { { "receiver.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/receiver.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714846266074 "|testbench|uart:test_uart|receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 receiver.sv(55) " "Verilog HDL assignment warning at receiver.sv(55): truncated value with size 32 to match size of target (3)" {  } { { "receiver.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/receiver.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714846266075 "|testbench|uart:test_uart|receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 receiver.sv(56) " "Verilog HDL assignment warning at receiver.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "receiver.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/receiver.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714846266075 "|testbench|uart:test_uart|receiver:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 receiver.sv(64) " "Verilog HDL assignment warning at receiver.sv(64): truncated value with size 32 to match size of target (2)" {  } { { "receiver.sv" "" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/receiver.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714846266075 "|testbench|uart:test_uart|receiver:uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_7seg uart:test_uart\|binary_to_7seg:converter " "Elaborating entity \"binary_to_7seg\" for hierarchy \"uart:test_uart\|binary_to_7seg:converter\"" {  } { { "uart.sv" "converter" { Text "C:/Users/jayam/OneDrive/Desktop/ECD FPGA/uart.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714846266085 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1714846266316 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714846266366 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 04 23:41:06 2024 " "Processing ended: Sat May 04 23:41:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714846266366 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714846266366 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714846266366 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714846266366 ""}
