!PADS-POWERPCB-V9.0-MILS-CP936! NETLIST FILE FROM PADS LOGIC VVX.2.3
*REMARK* GetWay_EXE_MCU_ZM_V1.1_20180910.sch -- Thu Oct 11 17:04:55 2018
*REMARK*  


*PCB*        GENERAL PARAMETERS OF THE PCB DESIGN

MAXIMUMLAYER 2              Maximum routing layer

*PART*       ITEMS
C2      C0603@C0603
T1      TEST@PAD60
Y1      CRY-D3225@CRY-D3225
C1      EC0402
C19     EC0402
J1      CON3@CON_2.54_3P
T2      TEST@PAD60
T3      TEST@PAD60
D2      LED_0603@LED_0603
J4      CON5@CON5P
R4      ER0603@ER0603
U5      STM32F405RG@CQFP50P1200X1200X127-65N
C3      C0603@C0603
C4      C0603@C0603
C8      C0603@C0603
C13     C0603@C0603
R13     ER0603@ER0603
R15     ER0603@ER0603
C22     EC0603
R17     ER0603@ER0603
C14     C0603@C0603
C15     C0603@C0603
U7      MINIPCIE_FINGER@MINIPCIE_FINGER
D4      LED_0603@LED_0603
R16     ER0603@ER0603
*NET*
*SIGNAL* $$$19451
C19.2 Y1.1 U5.6 
*SIGNAL* $$$19455
C1.2 Y1.3 U5.5 
*SIGNAL* GND
C4.2 C3.2 U5.12 U5.18 C8.2 
C13.2 U5.63 R13.2 C22.2 C14.2 
C15.2 C19.1 Y1.2 Y1.4 C1.1 
C2.2 J4.3 U7.4 U7.15 U7.9 
U7.50 U7.40 U7.34 U7.26 U7.18 
U7.43 U7.37 U7.35 U7.29 U7.27 
U7.21 J1.3 
*SIGNAL* VCC_3.3V
C3.1 U5.1 U5.13 U5.19 U5.32 
U5.48 U5.64 R15.1 R17.2 C4.1 
C14.1 C15.1 R4.1 C2.1 J4.1 
U7.52 U7.24 U7.2 U7.41 U7.39 
R16.1 
*SIGNAL* SWCLK
U5.49 J4.2 
*SIGNAL* SWDIO
U5.46 J4.4 
*SIGNAL* MCU_RXD
U5.43 U7.17 
*SIGNAL* MCU_TXD
U5.42 U7.19 
*SIGNAL* U3_TXD
U5.29 J1.2 
*SIGNAL* $$$640
D2.2 U5.38 
*SIGNAL* U3_RXD
U5.30 J1.1 
*SIGNAL* $$$8251
T1.1 U5.50 
*SIGNAL* $$$8309
U5.56 T2.1 
*SIGNAL* SWO
U5.55 T3.1 J4.5 
*SIGNAL* $$$26449
R4.2 D2.1 
*SIGNAL* MCU_RST_LET
U5.39 U7.22 
*SIGNAL* $$$26641
C22.1 U5.7 R17.1 
*SIGNAL* RF_RST
U5.45 U7.33 
*SIGNAL* MCU_FLIGHT_LTE
U5.37 U7.6 
*SIGNAL* $$$19120
U5.31 C8.1 
*SIGNAL* $$$19172
U5.47 C13.1 
*SIGNAL* $$$19253
U5.60 R13.1 
*SIGNAL* $$$19359
U5.28 R15.2 
*SIGNAL* RF_TXD
U5.16 U7.16 
*SIGNAL* RF_RXD
U5.17 U7.14 
*SIGNAL* RF_IRQ
U5.40 U7.23 
*SIGNAL* $$$26661
U7.20 
*SIGNAL* $$$26662
U7.8 
*SIGNAL* $$$26663
U7.10 
*SIGNAL* $$$26664
U7.12 
*SIGNAL* $$$26817
D4.2 U7.42 
*SIGNAL* $$$26667
R16.2 D4.1 
*SIGNAL* $$$27042
U7.48 
*SIGNAL* RF_IRQ2
U5.41 U7.25 
*SIGNAL* IO2
U5.44 U7.31 

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

LAYER	MILS
{
LAYER	0
{
LAYER_THICKNESS	0
DIELECTRIC	3.300000
}
LAYER	1
{
LAYER_NAME	¶¥Ãæ
LAYER_TYPE	ROUTING
PLANE	NONE
ROUTING_DIRECTION	HORIZONTAL
ASSOCIATED_SILK_SCREEN	Ë¿Ó¡¶¥²ã
ASSOCIATED_PASTE_MASK	Öúº¸²ã¶¥Ãæ
ASSOCIATED_SOLDER_MASK	×èº¸²ã¶¥²ã
ASSOCIATED_ASSEMBLY	×°ÅäÍ¼¶¥²ã
COMPONENT	Y
ROUTABLE	Y
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	10
COPPER_THICKNESS	1.35
DIELECTRIC	4.300000
COST	0
}
LAYER	2
{
LAYER_NAME	µ×Ãæ
LAYER_TYPE	ROUTING
PLANE	NONE
ROUTING_DIRECTION	VERTICAL
ASSOCIATED_SILK_SCREEN	Ë¿Ó¡µ×²ã
ASSOCIATED_PASTE_MASK	Öúº¸²ãµ×²ã
ASSOCIATED_SOLDER_MASK	×èº¸²ãµ×²ã
ASSOCIATED_ASSEMBLY	×°ÅäÍ¼µ×²ã
COMPONENT	Y
ROUTABLE	Y
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	1.35
DIELECTRIC	3.300000
COST	0
}
LAYER	3
{
LAYER_NAME	Layer_3
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	4
{
LAYER_NAME	Layer_4
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	5
{
LAYER_NAME	Layer_5
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	6
{
LAYER_NAME	Layer_6
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	7
{
LAYER_NAME	Layer_7
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	8
{
LAYER_NAME	Layer_8
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	9
{
LAYER_NAME	Layer_9
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	10
{
LAYER_NAME	Layer_10
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	11
{
LAYER_NAME	Layer_11
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	12
{
LAYER_NAME	Layer_12
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	13
{
LAYER_NAME	Layer_13
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	14
{
LAYER_NAME	Layer_14
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	15
{
LAYER_NAME	Layer_15
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	16
{
LAYER_NAME	Layer_16
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	17
{
LAYER_NAME	Layer_17
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	18
{
LAYER_NAME	Layer_18
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	19
{
LAYER_NAME	Layer_19
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	20
{
LAYER_NAME	Layer_20
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	21
{
LAYER_NAME	×èº¸²ã¶¥²ã
LAYER_TYPE	SOLDER_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	22
{
LAYER_NAME	Öúº¸²ãµ×²ã
LAYER_TYPE	PASTE_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	23
{
LAYER_NAME	Öúº¸²ã¶¥Ãæ
LAYER_TYPE	PASTE_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	24
{
LAYER_NAME	×ê¿×Í¼
LAYER_TYPE	DRILL
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	25
{
LAYER_NAME	Layer_25
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	26
{
LAYER_NAME	Ë¿Ó¡¶¥²ã
LAYER_TYPE	SILK_SCREEN
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	27
{
LAYER_NAME	×°ÅäÍ¼¶¥²ã
LAYER_TYPE	ASSEMBLY
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	28
{
LAYER_NAME	×èº¸²ãµ×²ã
LAYER_TYPE	SOLDER_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	29
{
LAYER_NAME	Ë¿Ó¡µ×²ã
LAYER_TYPE	SILK_SCREEN
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	30
{
LAYER_NAME	×°ÅäÍ¼µ×²ã
LAYER_TYPE	ASSEMBLY
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
}
*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

RULES_SECTION	MILS
{
NET_CLASS	DATA
DESIGN	RULES
{
RULE_SET	(1)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
CLEARANCE_RULE	:
{
TRACK_TO_TRACK	6
VIA_TO_TRACK	6
VIA_TO_VIA	6
PAD_TO_TRACK	6
PAD_TO_VIA	6
PAD_TO_PAD	6
SMD_TO_TRACK	6
SMD_TO_VIA	6
SMD_TO_PAD	6
SMD_TO_SMD	6
COPPER_TO_TRACK	6
COPPER_TO_VIA	6
COPPER_TO_PAD	6
COPPER_TO_SMD	6
COPPER_TO_COPPER	6
TEXT_TO_TRACK	6
TEXT_TO_VIA	6
TEXT_TO_PAD	6
TEXT_TO_SMD	6
OUTLINE_TO_TRACK	6
OUTLINE_TO_VIA	6
OUTLINE_TO_PAD	6
OUTLINE_TO_SMD	6
OUTLINE_TO_COPPER	6
DRILL_TO_TRACK	6
DRILL_TO_VIA	6
DRILL_TO_PAD	6
DRILL_TO_SMD	6
DRILL_TO_COPPER	6
SAME_NET_SMD_TO_VIA	6
SAME_NET_SMD_TO_CRN	6
SAME_NET_VIA_TO_VIA	6
SAME_NET_PAD_TO_CRN	6
MIN_TRACK_WIDTH	6
REC_TRACK_WIDTH	6
MAX_TRACK_WIDTH	6
DRILL_TO_DRILL	6
BODY_TO_BODY	6
SAME_NET_TRACK_TO_CRN	6
}
}
RULE_SET	(2)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
ROUTE_RULE	:
{
LENGTH_MINIMIZATION_TYPE	1
TRACE_SHARE	Y
VIA_SHARE	Y
AUTO_ROUTE	Y
RIPUP	Y
SHOVE	Y
ROUTE_PRIORITY	3
MAX_NUMBER_OF_VIAS	-1
VALID_LAYER	1
VALID_LAYER	2
VALID_VIA_TYPE	*USE_CURRENT*
}
}
RULE_SET	(3)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
HIGH_SPEED_RULE	:
{
MIN_LENGTH	0
MAX_LENGTH	50000
STUB_LENGTH	0
PARALLEL_LENGTH	1000
PARALLEL_GAP	200
TANDEM_LENGTH	1000
TANDEM_GAP	200
MIN_DELAY	0.000000
MAX_DELAY	10.000000
MIN_CAPACITANCE	0.000000
MAX_CAPACITANCE	10.000000
MIN_IMPEDANCE	50.000000
MAX_IMPEDANCE	150.000000
SHIELD_NET	*
SHIELD_GAP	200
MATCH_LENGTH_TOLERANCE	200
}
}
}
}

*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTE VALUES
{
PART C2
{
"Value" 10uF/16V
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART T1
{
"Value" TEST
"Source_Path" D:\DROPBOX\ORCAD LIBRARY\ROCK-CHIPS.OLB
}
PART Y1
{
"Value" NX3225SA-25.000MSTD-CSQ-1
"Reference" 
"Source_Path" C:\ALTIUM\ORCADLIB.OLB
}
PART C1
{
"Value" 6.8pF/16V
"Source_Path" E:\PROJECT\BGA441\MAINCHIP_DDR2_DDR3_V1.0.DSN
"PAGE" 2
}
PART C19
{
"Value" 6.8pF/16V
"Source_Path" E:\PROJECT\BGA441\MAINCHIP_DDR2_DDR3_V1.0.DSN
"PAGE" 2
}
PART T2
{
"Value" TEST
"Source_Path" D:\DROPBOX\ORCAD LIBRARY\ROCK-CHIPS.OLB
}
PART T3
{
"Value" TEST
"Source_Path" D:\DROPBOX\ORCAD LIBRARY\ROCK-CHIPS.OLB
}
PART R4
{
"Value" 1K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
PART C3
{
"Value" 0.1uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART C4
{
"Value" 10uF/16V
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART C8
{
"Value" 2.2uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART C13
{
"Value" 2.2uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART R13
{
"Value" 100K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
PART R15
{
"Value" 100K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
PART C22
{
"Value" 0.1uF/16V
"Source_Path" E:\PROJECT\BGA441\MAINCHIP_DDR2_DDR3_V1.0.DSN
"PAGE" 2
}
PART R17
{
"Value" 10K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
PART C14
{
"Value" 0.1uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART C15
{
"Value" 0.1uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART R16
{
"Value" 1K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
}

*END*     OF ASCII OUTPUT FILE
