\BOOKMARK [1][-]{section.1}{CMOS Digital Logic Gates}{}% 1
\BOOKMARK [1][-]{section.2}{Logic Gate Measurements}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Static Behaviour of CMOS NAND and NOR Gates}{section.2}% 3
\BOOKMARK [3][-]{subsubsection.2.1.1}{NAND Gate Measurements}{subsection.2.1}% 4
\BOOKMARK [3][-]{subsubsection.2.1.2}{NOR Gate Measurements}{subsection.2.1}% 5
\BOOKMARK [3][-]{subsubsection.2.1.3}{Static Gate Properties Analysis}{subsection.2.1}% 6
\BOOKMARK [2][-]{subsection.2.2}{Dynamic Behaviour of CMOS NAND and NOR gates}{section.2}% 7
\BOOKMARK [3][-]{subsubsection.2.2.1}{NAND Gate Measurements}{subsection.2.2}% 8
\BOOKMARK [3][-]{subsubsection.2.2.2}{NOR Gate Measurements}{subsection.2.2}% 9
\BOOKMARK [3][-]{subsubsection.2.2.3}{Analysis of Transient Response of CMOS NAND and NOR Gates}{subsection.2.2}% 10
\BOOKMARK [2][-]{subsection.2.3}{CMOS Ring Oscillator}{section.2}% 11
\BOOKMARK [3][-]{subsubsection.2.3.1}{Analysis of CMOS Ring Oscillator}{subsection.2.3}% 12
\BOOKMARK [1][-]{appendix.A}{Python Code for Data Analysis}{}% 13
