Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1be60c96ab164f3e829639a63c8244a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bit_register_behav xil_defaultlib.tb_bit_register xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_16bit_register_sv
Compiling package std.std
Compiling module xil_defaultlib.bit_reg_interface
Compiling module xil_defaultlib.bit_register_16
Compiling module xil_defaultlib.tb_bit_register
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bit_register_behav
