// Seed: 961231888
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input uwire id_8,
    output wire id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri id_13,
    input wire id_14,
    output tri id_15,
    output tri0 id_16,
    input wand id_17,
    output tri0 id_18,
    output wor id_19,
    input uwire id_20,
    input tri1 id_21,
    output wor id_22,
    output supply0 id_23,
    output wand id_24,
    input tri0 id_25,
    output wor id_26,
    input tri0 id_27
);
  wire id_29;
  assign id_18 = id_12 == -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    output supply0 id_9,
    input wand id_10,
    input tri id_11
);
  assign id_0 = 1;
  assign id_9 = id_7;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_9,
      id_11,
      id_0,
      id_0,
      id_10,
      id_5,
      id_0,
      id_10,
      id_0,
      id_6,
      id_8,
      id_2,
      id_0,
      id_10,
      id_7,
      id_2,
      id_1,
      id_2,
      id_5,
      id_1,
      id_7
  );
  wire id_13;
  wire id_14;
endmodule
