
---------- Begin Simulation Statistics ----------
final_tick                               1393401305500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61347                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701556                       # Number of bytes of host memory used
host_op_rate                                    61548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18026.30                       # Real time elapsed on the host
host_tick_rate                               77298222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105864884                       # Number of instructions simulated
sim_ops                                    1109490250                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.393401                       # Number of seconds simulated
sim_ticks                                1393401305500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.478541                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139148527                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159065899                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10933098                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        219618247                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18657397                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18775879                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          118482                       # Number of indirect misses.
system.cpu0.branchPred.lookups              279752875                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859234                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811477                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7571444                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260691655                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26702900                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441394                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51204130                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050786286                       # Number of instructions committed
system.cpu0.commit.committedOps            1052600279                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1791579758                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.587526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.347107                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1283538516     71.64%     71.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    303812507     16.96%     88.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69295518      3.87%     92.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67913347      3.79%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23197123      1.29%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7848835      0.44%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4096256      0.23%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5174756      0.29%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26702900      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1791579758                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857685                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015975853                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326223873                       # Number of loads committed
system.cpu0.commit.membars                    3625352                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625358      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583938244     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031601      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328035342     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127158647     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052600279                       # Class of committed instruction
system.cpu0.commit.refs                     455194017                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050786286                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052600279                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.647916                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.647916                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            327943073                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3369648                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           137804768                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1122084276                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               700184513                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                762674896                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7578026                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12578819                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4994691                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  279752875                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                185396707                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1105653640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4310542                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1142525273                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21879376                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100544                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         686781676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157805924                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.410627                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1803375199                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.914912                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1008381156     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               583547216     32.36%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108743375      6.03%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                78856082      4.37%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18610144      1.03%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2972682      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  340656      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     580      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1923308      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1803375199                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      979018189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7720443                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267337829                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.393517                       # Inst execution rate
system.cpu0.iew.exec_refs                   480740405                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132613044                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              280457770                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            348119602                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816631                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3647960                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           133614468                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1103788744                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            348127361                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6561146                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1094917815                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1681404                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1844732                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7578026                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5434464                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       104224                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17097748                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        49293                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6710                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4160251                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21895729                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4644324                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6710                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1188799                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6531644                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                496362934                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1085451193                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837540                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415723590                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.390114                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1085526633                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1338887918                       # number of integer regfile reads
system.cpu0.int_regfile_writes              693347006                       # number of integer regfile writes
system.cpu0.ipc                              0.377656                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.377656                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626836      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            604257861     54.86%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140022      0.74%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811521      0.16%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           352531947     32.01%     88.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131110723     11.90%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1101478961                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2115412                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001921                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 358564     16.95%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1560502     73.77%     90.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               196332      9.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1099967482                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4008576310                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1085451142                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1154983037                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1098345658                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1101478961                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443086                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51188462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           127883                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1692                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18002812                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1803375199                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.610787                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845460                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1033765503     57.32%     57.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          518580890     28.76%     86.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          182923973     10.14%     96.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           58227467      3.23%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8362947      0.46%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             584736      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             628328      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             188552      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112803      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1803375199                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.395875                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16156092                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2346760                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           348119602                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          133614468                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2782393388                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4409224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              299390103                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670639766                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12301168                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               707613144                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5055594                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                28770                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1367640473                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1117340757                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          716536499                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                759207440                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11831852                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7578026                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29456855                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45896729                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1367640429                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        129631                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4661                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24341406                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4647                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2868662196                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2219419735                       # The number of ROB writes
system.cpu0.timesIdled                       23517627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.071132                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9532790                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10027008                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1915263                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18600650                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            322468                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         462584                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          140116                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20274923                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4792                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1121898                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12202727                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1095401                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434258                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20794819                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55078598                       # Number of instructions committed
system.cpu1.commit.committedOps              56889971                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    327686311                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173611                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.810194                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    303648521     92.66%     92.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12002124      3.66%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4076561      1.24%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3755405      1.15%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       914162      0.28%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       328302      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1653701      0.50%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       212134      0.06%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1095401      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    327686311                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502516                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52975779                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16126162                       # Number of loads committed
system.cpu1.commit.membars                    3622516                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622516      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32012509     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17937361     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3317444      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56889971                       # Class of committed instruction
system.cpu1.commit.refs                      21254817                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55078598                       # Number of Instructions Simulated
system.cpu1.committedOps                     56889971                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.021749                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.021749                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            281714800                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               799661                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8419472                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84738185                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14122491                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29760532                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1122369                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1164447                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4361387                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20274923                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14437238                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313145195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               126848                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98035821                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3831468                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061130                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16020649                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9855258                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.295583                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         331081579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.307462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.793970                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               271511637     82.01%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34273283     10.35%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15025866      4.54%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6021503      1.82%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2716748      0.82%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  664074      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  864777      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3677      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           331081579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         587914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1168316                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14617350                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191474                       # Inst execution rate
system.cpu1.iew.exec_refs                    22339407                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5217609                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              242949336                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22196268                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712212                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2227152                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7104055                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           77676120                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17121798                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           730184                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63505972                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1726804                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1551975                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1122369                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4990682                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19556                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          315554                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10488                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2967                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6070106                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1975400                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           492                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195876                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        972440                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36671394                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63128312                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838178                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30737164                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190335                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63141915                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79352586                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41771262                       # number of integer regfile writes
system.cpu1.ipc                              0.166065                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166065                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622619      5.64%      5.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38168183     59.42%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19024992     29.62%     94.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3420218      5.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64236156                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1861890                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028985                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 268712     14.43%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1437469     77.20%     91.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               155705      8.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62475411                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461519707                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63128300                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         98462667                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69540551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64236156                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135569                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20786148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           103954                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701311                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14378443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    331081579                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194019                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.633686                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          290065782     87.61%     87.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28334168      8.56%     96.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6677771      2.02%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2919871      0.88%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2281089      0.69%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             305232      0.09%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             391905      0.12%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              61201      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              44560      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      331081579                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193675                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16163504                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2007190                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22196268                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7104055                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       331669493                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2455115309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              260266131                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37996645                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10831633                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16391464                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1957115                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16323                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101065528                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82045005                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55267766                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29826059                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9227632                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1122369                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23454277                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17271121                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101065516                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21279                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               631                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21784079                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           631                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   404275479                       # The number of ROB reads
system.cpu1.rob.rob_writes                  158769092                       # The number of ROB writes
system.cpu1.timesIdled                          23635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3185396                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                13182                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3543360                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10537064                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13441822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26842514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       339970                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44194                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44249576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11234058                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88481049                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11278252                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10732757                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3004307                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10396234                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              331                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2708498                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2708494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10732757                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           132                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40283765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40283765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1052515712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1052515712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13441973                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13441973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13441973                       # Request fanout histogram
system.membus.respLayer1.occupancy        70743168877                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42460487017                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       440922900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   470443629.548802                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      4194000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1089802000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1391196691000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2204614500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    160482107                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       160482107                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    160482107                       # number of overall hits
system.cpu0.icache.overall_hits::total      160482107                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24914600                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24914600                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24914600                       # number of overall misses
system.cpu0.icache.overall_misses::total     24914600                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 914723624996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 914723624996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 914723624996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 914723624996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    185396707                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    185396707                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    185396707                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    185396707                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134385                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134385                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 36714.361258                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36714.361258                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 36714.361258                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36714.361258                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3203                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.661290                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22831224                       # number of writebacks
system.cpu0.icache.writebacks::total         22831224                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2083343                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2083343                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2083343                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2083343                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22831257                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22831257                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22831257                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22831257                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 747410306996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 747410306996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 747410306996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 747410306996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123148                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123148                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123148                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123148                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32736.274967                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32736.274967                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32736.274967                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32736.274967                       # average overall mshr miss latency
system.cpu0.icache.replacements              22831224                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    160482107                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      160482107                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24914600                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24914600                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 914723624996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 914723624996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    185396707                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    185396707                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 36714.361258                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36714.361258                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2083343                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2083343                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22831257                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22831257                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 747410306996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 747410306996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123148                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123148                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32736.274967                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32736.274967                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          183311887                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22831224                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.029000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        393624670                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       393624670                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    427460386                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       427460386                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    427460386                       # number of overall hits
system.cpu0.dcache.overall_hits::total      427460386                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26132872                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26132872                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26132872                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26132872                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 857952319861                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 857952319861                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 857952319861                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 857952319861                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    453593258                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    453593258                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    453593258                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    453593258                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057613                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057613                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057613                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057613                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32830.387715                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32830.387715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32830.387715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32830.387715                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5750392                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       354612                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           119025                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4464                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.312472                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.438172                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19659802                       # number of writebacks
system.cpu0.dcache.writebacks::total         19659802                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7224123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7224123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7224123                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7224123                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18908749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18908749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18908749                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18908749                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 401491630297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 401491630297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 401491630297                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 401491630297                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041687                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041687                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041687                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041687                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21233.114380                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21233.114380                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21233.114380                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21233.114380                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19659802                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    305857055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      305857055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20580626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20580626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 555276780500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 555276780500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    326437681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    326437681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063046                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063046                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26980.558342                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26980.558342                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3944674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3944674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16635952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16635952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 297812519500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 297812519500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17901.741932                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17901.741932                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121603331                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121603331                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5552246                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5552246                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 302675539361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 302675539361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127155577                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127155577                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043665                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043665                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54514.072208                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54514.072208                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3279449                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3279449                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2272797                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2272797                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 103679110797                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 103679110797                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017874                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017874                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45617.409209                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45617.409209                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1796                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1796                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1351                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1351                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9045000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9045000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.429298                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.429298                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6695.040711                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6695.040711                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1337                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1337                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       933000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       933000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004449                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004449                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2951                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2951                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       639500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       639500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044675                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044675                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4634.057971                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4634.057971                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       501500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       501500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044675                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044675                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3634.057971                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3634.057971                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050972                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050972                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760505                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760505                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65547105500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65547105500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419826                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419826                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86188.921177                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86188.921177                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760505                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760505                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64786600500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64786600500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419826                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419826                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85188.921177                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85188.921177                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990843                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          448185464                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19669030                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.786353                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990843                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999714                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999714                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        930491004                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       930491004                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            15529767                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17237013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              245926                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33038903                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           15529767                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17237013                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26197                       # number of overall hits
system.l2.overall_hits::.cpu1.data             245926                       # number of overall hits
system.l2.overall_hits::total                33038903                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           7301490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2422109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1464582                       # number of demand (read+write) misses
system.l2.demand_misses::total               11191603                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          7301490                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2422109                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3422                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1464582                       # number of overall misses
system.l2.overall_misses::total              11191603                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 547530761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 219680297973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    305796500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146960287498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     914477142971                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 547530761000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 219680297973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    305796500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146960287498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    914477142971                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22831257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19659122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29619                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710508                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44230506                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22831257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19659122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29619                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710508                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44230506                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.319802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.123205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.115534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856226                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.253029                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.319802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.123205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.115534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856226                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.253029                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 74988.907880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90697.940503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89361.922852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100342.819656                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81711.006276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 74988.907880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90697.940503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89361.922852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100342.819656                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81711.006276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8441                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       175                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.234286                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1967054                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3004307                       # number of writebacks
system.l2.writebacks::total                   3004307                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          71868                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          33973                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              105944                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         71868                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         33973                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             105944                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      7301459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2350241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1430609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11085659                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      7301459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2350241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1430609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2438045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13523704                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 474514421002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 190752288478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    268133000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 129453857998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 794988700478                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 474514421002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 190752288478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    268133000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 129453857998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 197964547239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 992953247717                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.319801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.119550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.113103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.836365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250634                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.319801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.119550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.113103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.836365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305755                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 64988.986585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81162.863076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80039.701493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90488.636656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71713.255881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 64988.986585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81162.863076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80039.701493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90488.636656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81198.069453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73423.172211                       # average overall mshr miss latency
system.l2.replacements                       24592014                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4499461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4499461                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4499461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4499461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39571039                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39571039                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39571039                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39571039                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2438045                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2438045                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 197964547239                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 197964547239                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81198.069453                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81198.069453                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       182000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.956522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6886.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       441000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       396500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       837500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.956522                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20045.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19825                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19940.476190                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       219500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       279000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1345961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           105782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1451743                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1677677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1109784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2787461                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148285236483                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111371850999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  259657087482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3023638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4239204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.554854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.912977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88387.238117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100354.529349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93151.827947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        53265                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27567                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            80832                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1624412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1082217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2706629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 127565379488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97686999999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 225252379487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.537238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.890299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78530.187839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90265.630644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83222.480616                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      15529767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15555964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      7301490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          7304912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 547530761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    305796500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 547836557500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22831257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22860876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.319802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.115534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.319538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 74988.907880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89361.922852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74995.640947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      7301459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      7304809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 474514421002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    268133000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 474782554002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.319801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.113103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.319533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 64988.986585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80039.701493                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64995.888873                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15891052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       140144                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16031196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       744432                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       354798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1099230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  71395061490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  35588436499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 106983497989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16635484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       494942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17130426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.716848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95905.417137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100306.192535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97325.853542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        18603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        25009                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       725829                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       348392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1074221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63186908990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31766857999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  94953766989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.043631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.703905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87054.814550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91181.364667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88393.139763                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                40                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          173                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             179                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3827000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       113000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3940000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          210                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           219                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.823810                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.817352                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22121.387283                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18833.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22011.173184                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2504999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        76500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2581499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.609524                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.444444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.602740                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19570.304688                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19556.810606                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                    90550547                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24592101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.682099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.601828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.699114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.858781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.464996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.367483                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.493779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.169668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.302617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 731002461                       # Number of tag accesses
system.l2.tags.data_accesses                731002461                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     467293312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     150483136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        214400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91611328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    150637888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          860240064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    467293312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       214400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     467507712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    192275648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       192275648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        7301458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2351299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1431427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2353717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13441251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3004307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3004307                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        335361615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        107996982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           153868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         65746550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    108108043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             617367058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    335361615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       153868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        335515483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137990145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137990145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137990145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       335361615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       107996982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          153868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        65746550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    108108043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            755357202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2722881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   7301458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2055280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1408781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2350287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008057690250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27632324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2561511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13441251                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3004307                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13441251                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3004307                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 322095                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                281426                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            290625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            288244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            323766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2456067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            426327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4022582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            399278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            386143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            396516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            383783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           393722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           296764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           348935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           315904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           271420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2119080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            173602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            207148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            207804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            220290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           193994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           152338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 219037394147                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                65595780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            465021569147                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16696.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35446.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10388612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1608333                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13441251                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3004307                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9169697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1470756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  661362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  539643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  465639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  275537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  141595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  122771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   89961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  41414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  34110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  24435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 143095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 176083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 177833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 178616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3845052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.685705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.923785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.894985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1918610     49.90%     49.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       608399     15.82%     65.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       338415      8.80%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       182304      4.74%     79.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       221093      5.75%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65187      1.70%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       223947      5.82%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17526      0.46%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       269571      7.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3845052                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.386875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.092230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    416.110667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167363    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.269042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           148036     88.45%     88.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2714      1.62%     90.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10545      6.30%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3982      2.38%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1457      0.87%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              430      0.26%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              131      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              839625984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20614080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174262528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               860240064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            192275648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       602.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       125.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    617.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1393401287500                       # Total gap between requests
system.mem_ctrls.avgGap                      84728.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    467293312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    131537920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       214400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     90161984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    150418368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174262528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 335361614.888339102268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94400600.516733184457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 153868.091807956167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 64706401.267255015671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 107950500.265983849764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 125062698.959843903780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      7301458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2351299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1431427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2353717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3004307                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 174851376449                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  96344032129                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    127734548                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  70222445085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 123475980936                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 33591606304359                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     23947.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40974.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38129.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49057.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52459.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11181149.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12217982280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6493988820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32316525360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7266527100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     109993515840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     609743167920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21598170720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       799629878040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        573.869046                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  50806423923                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  46528560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1296066321577                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15235767540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8097983520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61354248480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6946760340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     109993515840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     624172301820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9447321120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       835247898660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.430972                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19260396524                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  46528560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1327612348976                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14269996058.139534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   67140308991.705406                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        56500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 496876413000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   166181644500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1227219661000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14404952                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14404952                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14404952                       # number of overall hits
system.cpu1.icache.overall_hits::total       14404952                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32286                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32286                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32286                       # number of overall misses
system.cpu1.icache.overall_misses::total        32286                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    732753500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    732753500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    732753500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    732753500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14437238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14437238                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14437238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14437238                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002236                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002236                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002236                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002236                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22695.704020                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22695.704020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22695.704020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22695.704020                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29587                       # number of writebacks
system.cpu1.icache.writebacks::total            29587                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2667                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2667                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2667                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2667                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29619                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29619                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29619                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29619                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    654008000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    654008000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    654008000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    654008000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002052                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002052                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002052                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002052                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22080.691448                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22080.691448                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22080.691448                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22080.691448                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29587                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14404952                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14404952                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32286                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32286                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    732753500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    732753500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14437238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14437238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002236                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002236                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22695.704020                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22695.704020                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2667                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2667                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29619                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29619                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    654008000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    654008000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002052                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002052                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22080.691448                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22080.691448                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992000                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14328964                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29587                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           484.299321                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347014500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999750                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28904095                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28904095                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16309467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16309467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16309467                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16309467                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3726708                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3726708                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3726708                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3726708                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 353173058353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 353173058353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 353173058353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 353173058353                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20036175                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20036175                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20036175                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20036175                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185999                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185999                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185999                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185999                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94768.105887                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94768.105887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94768.105887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94768.105887                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1264817                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       197932                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20250                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2301                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.460099                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.019991                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710077                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710077                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2715308                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2715308                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2715308                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2715308                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011400                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011400                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011400                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91612176986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91612176986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91612176986                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91612176986                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050479                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050479                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050479                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050479                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90579.569889                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90579.569889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90579.569889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90579.569889                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710077                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14497192                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14497192                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2221967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2221967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 176893795000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 176893795000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16719159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16719159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79611.351114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79611.351114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1726800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1726800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  38121990000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38121990000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029617                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029617                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76988.147433                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76988.147433                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1812275                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1812275                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1504741                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1504741                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 176279263353                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 176279263353                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.453643                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.453643                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 117149.239207                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117149.239207                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       988508                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       988508                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516233                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516233                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53490186986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53490186986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155632                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155632                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103616.365064                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103616.365064                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6719000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6719000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.363248                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.363248                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39523.529412                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39523.529412                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61819.148936                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61819.148936                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       784500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       784500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.269406                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.269406                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6648.305085                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6648.305085                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       667500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       667500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267123                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267123                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5705.128205                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5705.128205                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102739                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102739                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708460                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708460                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62036298500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62036298500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391155                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391155                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87564.998024                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87564.998024                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708460                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708460                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61327838500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61327838500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391155                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391155                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86564.998024                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86564.998024                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.443071                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19128852                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719754                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.123016                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347026000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.443071                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.951346                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.951346                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45416341                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45416341                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1393401305500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          39992038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7503768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39731216                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21587707                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4108939                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             331                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4257462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4257461                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22860876                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17131163                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          219                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          219                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68493737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     58988559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        88825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5140651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132711772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2922398720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2516410688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3789184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218917248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5661515840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28720476                       # Total snoops (count)
system.tol2bus.snoopTraffic                 193491584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72951295                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.368369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61314287     84.05%     84.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11592812     15.89%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44194      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72951295                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88471232937                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29504653750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34255974283                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2580519008                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44561234                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1467933472000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 497958                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707068                       # Number of bytes of host memory used
host_op_rate                                   499590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2457.49                       # Real time elapsed on the host
host_tick_rate                               30328526                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223727331                       # Number of instructions simulated
sim_ops                                    1227739843                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074532                       # Number of seconds simulated
sim_ticks                                 74532166500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.414363                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13355361                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14145476                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2446608                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23823378                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32270                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          47362                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15092                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25898418                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9367                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5015                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1761609                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12677670                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3211486                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         512209                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37122187                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60433776                       # Number of instructions committed
system.cpu0.commit.committedOps              60685585                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    129254042                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.469506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.493521                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    107383500     83.08%     83.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12113913      9.37%     92.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2502444      1.94%     94.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1840074      1.42%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       629181      0.49%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       355916      0.28%     96.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       464326      0.36%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       753202      0.58%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3211486      2.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    129254042                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65420                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59427316                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14237589                       # Number of loads committed
system.cpu0.commit.membars                     378760                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       379399      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43745748     72.09%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6271      0.01%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14242060     23.47%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2307262      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60685585                       # Class of committed instruction
system.cpu0.commit.refs                      16550160                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60433776                       # Number of Instructions Simulated
system.cpu0.committedOps                     60685585                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.426762                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.426762                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             65449227                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               688913                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11696920                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106148899                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12633528                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54034181                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1763284                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2063998                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1937332                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25898418                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8277565                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    121756412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               113620                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1134                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120317560                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 331                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                4896566                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.176590                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11611392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13387631                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.820393                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         135817552                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.894885                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.055365                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                61163248     45.03%     45.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42291824     31.14%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21998732     16.20%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8397529      6.18%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  718782      0.53%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  669310      0.49%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  376227      0.28%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35023      0.03%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  166877      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           135817552                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2635                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1925                       # number of floating regfile writes
system.cpu0.idleCycles                       10840811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1944651                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17752435                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587438                       # Inst execution rate
system.cpu0.iew.exec_refs                    24202521                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2389600                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27816523                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23126334                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            234865                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1042367                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2580393                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97766810                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21812921                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1975955                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86152753                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                288876                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4901255                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1763284                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5434065                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       236034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45926                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8888745                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       267822                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           306                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       516800                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1427851                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64229323                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83188916                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.805000                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51704627                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.567229                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83406711                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111122269                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63063372                       # number of integer regfile writes
system.cpu0.ipc                              0.412072                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.412072                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           380813      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62874280     71.34%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6646      0.01%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1819      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1293      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               295      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22473492     25.50%     97.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2388552      2.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            568      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           295      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88128708                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3130                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6236                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3086                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3171                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     800088                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009079                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 552411     69.04%     69.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    43      0.01%     69.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     43      0.01%     69.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     69.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     69.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     69.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     69.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     69.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     69.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     69.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                228684     28.58%     97.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18883      2.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                8      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88544853                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         313057526                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83185830                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        134845161                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97023114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88128708                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             743696                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37081227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           188706                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        231487                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16717269                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    135817552                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.648876                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.181527                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           89705632     66.05%     66.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24502076     18.04%     84.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11026095      8.12%     92.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4940702      3.64%     95.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3547533      2.61%     98.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             736286      0.54%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             725769      0.53%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             541512      0.40%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              91947      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      135817552                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.600912                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           489288                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           30906                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23126334                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2580393                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4737                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       146658363                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2405989                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               40196625                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45482402                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1123738                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15263919                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8466530                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               354628                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            132310813                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102423251                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77842011                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52665077                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                837765                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1763284                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11343649                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32359613                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2677                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       132308136                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      14584998                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            230864                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6171136                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        230853                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   223833766                       # The number of ROB reads
system.cpu0.rob.rob_writes                  202200673                       # The number of ROB writes
system.cpu0.timesIdled                         105148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1414                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.127938                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12788685                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13166845                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2351156                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22409822                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13595                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16860                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3265                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24395893                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1282                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4341                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1721777                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12006996                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2984633                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         277144                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37700245                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57428671                       # Number of instructions committed
system.cpu1.commit.committedOps              57564008                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115823305                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.496998                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.526856                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     94924339     81.96%     81.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11696259     10.10%     92.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2277377      1.97%     94.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1748281      1.51%     95.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       659252      0.57%     96.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       355859      0.31%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       466350      0.40%     96.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       710955      0.61%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2984633      2.58%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115823305                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22251                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56496422                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13493083                       # Number of loads committed
system.cpu1.commit.membars                     204061                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       204061      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41932234     72.84%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13497424     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1929706      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57564008                       # Class of committed instruction
system.cpu1.commit.refs                      15427130                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57428671                       # Number of Instructions Simulated
system.cpu1.committedOps                     57564008                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.170298                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.170298                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             54857848                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               632833                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11496474                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103559814                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10431739                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53545222                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1722546                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1966887                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1858843                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24395893                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7581553                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111055351                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                79961                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     115779727                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4703850                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.195735                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9008922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12802280                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.928933                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         122416198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.949557                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.018529                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                49652244     40.56%     40.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41738878     34.10%     74.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21337632     17.43%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8164816      6.67%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  670524      0.55%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  630333      0.51%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  125277      0.10%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   24850      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   71644      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           122416198                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2221108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1911509                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17196888                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.669125                       # Inst execution rate
system.cpu1.iew.exec_refs                    23057756                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2036481                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               28173761                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22410836                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            101530                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1030460                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2247704                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95230335                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21021275                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2047247                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83397890                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                282741                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3342843                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1722546                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3869854                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       203590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           26654                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8917753                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       313657                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            94                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       530261                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1381248                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62327872                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80509439                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.804799                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50161436                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.645950                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80761886                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107543740                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61420057                       # number of integer regfile writes
system.cpu1.ipc                              0.460766                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.460766                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204757      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61508958     71.99%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 293      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21695489     25.39%     97.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2035322      2.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85445137                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     741238                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008675                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 540535     72.92%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                199581     26.93%     99.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1122      0.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85981618                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         294238238                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80509439                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        132896755                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94885634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85445137                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             344701                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37666327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           190528                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         67557                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17134012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    122416198                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.697989                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.209718                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           77945586     63.67%     63.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23144570     18.91%     82.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11050443      9.03%     91.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4840597      3.95%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3468069      2.83%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             679922      0.56%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             684797      0.56%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             520490      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              81724      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      122416198                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.685550                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           336670                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           20425                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22410836                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2247704                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    696                       # number of misc regfile reads
system.cpu1.numCycles                       124637306                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    24334392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               38845432                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43504077                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1064820                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12988500                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7870463                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               351343                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129337869                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             100007355                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           76431404                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52161985                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                250119                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1722546                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10047160                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32927327                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       129337869                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6650575                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             98815                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5655469                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         98833                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   208099714                       # The number of ROB reads
system.cpu1.rob.rob_writes                  197142497                       # The number of ROB writes
system.cpu1.timesIdled                          20645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2246169                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                23391                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2451455                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4945181                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3840814                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7511919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       508183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       126500                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3205758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1980231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6411475                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2106731                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3688122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       349085                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3322379                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            44726                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8915                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98241                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3688122                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           450                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11298145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11298145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    264659968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               264659968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            49210                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3840454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3840454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3840454                       # Request fanout histogram
system.membus.respLayer1.occupancy        19588982087                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9585693846                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    74532166500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    74532166500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                278                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8655136.690647                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13399791.702335                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          139    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        73000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43908000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73329102500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1203064000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8171857                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8171857                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8171857                       # number of overall hits
system.cpu0.icache.overall_hits::total        8171857                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       105705                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        105705                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       105705                       # number of overall misses
system.cpu0.icache.overall_misses::total       105705                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8101687985                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8101687985                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8101687985                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8101687985                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8277562                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8277562                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8277562                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8277562                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012770                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012770                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012770                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012770                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76644.321319                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76644.321319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76644.321319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76644.321319                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        24930                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              361                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.058172                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        98385                       # number of writebacks
system.cpu0.icache.writebacks::total            98385                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7309                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7309                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7309                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7309                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        98396                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        98396                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        98396                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        98396                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7553281485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7553281485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7553281485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7553281485                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011887                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011887                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011887                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011887                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76764.111194                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76764.111194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76764.111194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76764.111194                       # average overall mshr miss latency
system.cpu0.icache.replacements                 98385                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8171857                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8171857                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       105705                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       105705                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8101687985                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8101687985                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8277562                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8277562                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012770                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012770                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76644.321319                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76644.321319                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7309                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7309                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        98396                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        98396                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7553281485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7553281485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011887                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011887                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76764.111194                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76764.111194                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999753                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8271729                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            98428                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            84.038373                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999753                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16653520                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16653520                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16106697                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16106697                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16106697                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16106697                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6689912                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6689912                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6689912                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6689912                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 416986572912                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 416986572912                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 416986572912                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 416986572912                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22796609                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22796609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22796609                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22796609                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.293461                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.293461                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.293461                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.293461                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62330.651421                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62330.651421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62330.651421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62330.651421                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10244236                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        44775                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           260507                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            697                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.324225                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.239598                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1582765                       # number of writebacks
system.cpu0.dcache.writebacks::total          1582765                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5045848                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5045848                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5045848                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5045848                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1644064                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1644064                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1644064                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1644064                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 106148076197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 106148076197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 106148076197                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 106148076197                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072119                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072119                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072119                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072119                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64564.442867                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64564.442867                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64564.442867                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64564.442867                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1582709                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14547560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14547560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6067873                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6067873                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 374748634500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 374748634500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20615433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20615433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.294336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.294336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61759.472306                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61759.472306                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4547112                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4547112                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1520761                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1520761                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  99286645500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  99286645500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65287.474823                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65287.474823                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1559137                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1559137                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       622039                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       622039                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  42237938412                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  42237938412                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2181176                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2181176                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.285185                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.285185                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67902.395850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67902.395850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       498736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       498736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       123303                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       123303                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6861430697                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6861430697                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056531                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056531                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55646.907999                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55646.907999                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       125715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       125715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1293                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1293                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     37956500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37956500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010180                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010180                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29355.375097                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29355.375097                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          968                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          968                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          325                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          325                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3729500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3729500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002559                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11475.384615                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11475.384615                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121590                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121590                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4710                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4710                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29957500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29957500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126300                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126300                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037292                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037292                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6360.403397                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6360.403397                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4652                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4652                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     25344500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25344500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036833                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036833                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5448.086844                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5448.086844                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       940500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       940500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       901500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       901500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    121078498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    121078498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5015                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5015                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.588435                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.588435                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 41029.650288                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 41029.650288                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    118127498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    118127498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.588435                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.588435                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 40029.650288                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 40029.650288                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.848908                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18013174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1622907                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.099326                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.848908                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995278                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995278                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47732739                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47732739                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8520                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              547248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              514839                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1072988                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8520                       # number of overall hits
system.l2.overall_hits::.cpu0.data             547248                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2381                       # number of overall hits
system.l2.overall_hits::.cpu1.data             514839                       # number of overall hits
system.l2.overall_hits::total                 1072988                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             89866                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1033033                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17063                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            920084                       # number of demand (read+write) misses
system.l2.demand_misses::total                2060046                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            89866                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1033033                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17063                       # number of overall misses
system.l2.overall_misses::.cpu1.data           920084                       # number of overall misses
system.l2.overall_misses::total               2060046                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7301515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  96097238990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1463941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85571069495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     190433764985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7301515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  96097238990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1463941500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85571069495                       # number of overall miss cycles
system.l2.overall_miss_latency::total    190433764985                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           98386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1580281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1434923                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3133034                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          98386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1580281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1434923                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3133034                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.913402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.653702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.877546                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.641208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.657524                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.913402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.653702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.877546                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.641208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.657524                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81248.915051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93024.365136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85796.255055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 93003.540432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92441.511008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81248.915051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93024.365136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85796.255055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 93003.540432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92441.511008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7597                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       197                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.563452                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1588539                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              349085                       # number of writebacks
system.l2.writebacks::total                    349085                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          36869                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          23166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               60544                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         36869                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         23166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              60544                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        89686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       996164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       896918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1999502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        89686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       996164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       896918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1841576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3841078                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6394675001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84190667004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1281309000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75499180016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 167365831021                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6394675001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84190667004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1281309000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75499180016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 135451151153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 302816982174                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.911573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.630371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.860625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.625064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.638200                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.911573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.630371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.860625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.625064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.225993                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71300.704692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84514.866030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76569.200430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84176.234635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83703.757746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71300.704692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84514.866030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76569.200430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84176.234635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73551.757382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78836.457415                       # average overall mshr miss latency
system.l2.replacements                        5711812                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2238191                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2238191                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2238192                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2238192                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1841576                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1841576                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 135451151153                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 135451151153                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73551.757382                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73551.757382                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3322                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6610                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1942                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2045                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3987                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1624500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1681500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3306000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5367                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10597                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.371319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.381032                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.376239                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   836.508754                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   822.249389                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   829.194883                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1938                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2043                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3981                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     38940491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     40955986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     79896477                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.370554                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.380660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.375672                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20093.132611                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20046.982868                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20069.449133                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                207                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          351                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              576                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1728000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       213500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1941500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          456                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          327                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            783                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.769737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.688073                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.735632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4923.076923                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   948.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3370.659722                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          348                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          224                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          572                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6996000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4458000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11454000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.763158                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.685015                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.730524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20103.448276                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19901.785714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20024.475524                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            23691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39192                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          65885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          43282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109167                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6199879500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4185509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10385388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.735521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.736301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94101.532974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96703.225359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95133.039288                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8743                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2482                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11225                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        57142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        40800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          97942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5033259001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3626868000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8660127001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.637916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.694078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.660169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88083.353768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88893.823529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88420.973648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        89866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17063                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           106929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7301515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1463941500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8765456500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        98386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         117830                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.913402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.877546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.907485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81248.915051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85796.255055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81974.548532                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          180                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           509                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        89686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16734                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       106420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6394675001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1281309000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7675984001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.911573                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.860625                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.903166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71300.704692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76569.200430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72129.148666                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       523557                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       499338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1022895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       967148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       876802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1843950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89897359490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  81385560495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171282919985                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1490705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1376140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2866845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.648786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.637146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.643198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92950.985258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92820.911101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92889.134730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        48810                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       939022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       856118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1795140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  79157408003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71872312016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 151029720019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.629918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.622115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.626173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84297.714008                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 83951.408586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84132.557917                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          663                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               668                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          589                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             618                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11761000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       126500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11887500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1252                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1286                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.470447                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.852941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.480560                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19967.741935                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4362.068966                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19235.436893                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          165                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          168                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          424                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          450                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8187000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       505000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8692000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.338658                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.764706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.349922                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19308.962264                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19423.076923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19315.555556                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999515                       # Cycle average of tags in use
system.l2.tags.total_refs                     7571882                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5712713                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.325444                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.138627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.258746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.575219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.243706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.450167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.333050                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.055863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.053909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.473954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52517777                       # Number of tag accesses
system.l2.tags.data_accesses                 52517777                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5739968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63794496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1070976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57419776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    114293248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          242318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5739968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1070976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6810944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22341440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22341440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          89687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         996789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         897184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1785832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3786226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       349085                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             349085                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         77013299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        855932398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14369313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        770402615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1533475456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3251193081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     77013299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14369313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91382611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299755677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299755677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299755677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        77013299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       855932398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14369313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       770402615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1533475456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3550948757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    338105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     89687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    984154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    888043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1775815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000454410500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20650                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20650                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6837065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             318872                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3786226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     349086                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3786226                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   349086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31793                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10981                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            151135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            159934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            217468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            229821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            223381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            194516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            183763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            175937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           220688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           169903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           277469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           496179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           568376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23509                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  93613901498                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18772165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            164009520248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24934.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43684.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3255768                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  301251                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3786226                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               349086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  714082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  657695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  546697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  449386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  397165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  291328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  210730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  152403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  110567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   78657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  53855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  38484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  23453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  13728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       535526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    489.094849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.116086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.792076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       124414     23.23%     23.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        88000     16.43%     39.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57581     10.75%     50.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44184      8.25%     58.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22577      4.22%     62.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16810      3.14%     66.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13195      2.46%     68.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11287      2.11%     70.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157478     29.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       535526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     181.812397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.683374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    232.940514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15937     77.18%     77.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3712     17.98%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          793      3.84%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           99      0.48%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           27      0.13%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           21      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           16      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            5      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            6      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            7      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20650                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.350091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17216     83.37%     83.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              573      2.77%     86.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1854      8.98%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              709      3.43%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              213      1.03%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               66      0.32%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20650                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              240283712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2034752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21639360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               242318464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22341504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3223.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       290.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3251.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74532104000                       # Total gap between requests
system.mem_ctrls.avgGap                      18023.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5739968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     62985856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1070976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56834752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    113652160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21639360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 77013298.680912494659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 845082854.259979128838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14369312.610817505047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 762553333.264504075050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1524873961.633733034134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 290335851.165684282780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        89687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       996789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       897184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1785832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       349086                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2687688438                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  43005393886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    587609176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38414360300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  79314468448                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1827675584160                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29967.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43143.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35114.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     42816.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44413.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5235602.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2334865680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1241006745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16096416000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          882775080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5883334080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33143644650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        709914240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60291956475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        808.938735                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1524198506                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2488720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70519247994                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1488811380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            791314425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10710235620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          882185220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5883334080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30695527140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2771486880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53222894745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        714.092951                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6841640736                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2488720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65201805764                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                898                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        27141640                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   79882968.266462                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          450    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    818788500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62318428500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12213738000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7561137                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7561137                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7561137                       # number of overall hits
system.cpu1.icache.overall_hits::total        7561137                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20416                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20416                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20416                       # number of overall misses
system.cpu1.icache.overall_misses::total        20416                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1602871500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1602871500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1602871500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1602871500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7581553                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7581553                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7581553                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7581553                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002693                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002693                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002693                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002693                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78510.555447                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78510.555447                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78510.555447                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78510.555447                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19444                       # number of writebacks
system.cpu1.icache.writebacks::total            19444                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          972                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          972                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          972                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          972                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19444                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19444                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19444                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19444                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1522289000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1522289000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1522289000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1522289000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002565                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002565                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002565                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002565                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78290.938079                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78290.938079                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78290.938079                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78290.938079                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7561137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7561137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20416                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20416                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1602871500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1602871500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7581553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7581553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002693                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002693                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78510.555447                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78510.555447                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          972                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          972                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19444                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19444                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1522289000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1522289000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78290.938079                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78290.938079                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7686188                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19476                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           394.649209                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15182550                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15182550                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15556449                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15556449                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15556449                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15556449                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6347302                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6347302                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6347302                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6347302                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 394179213883                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 394179213883                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 394179213883                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 394179213883                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21903751                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21903751                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21903751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21903751                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.289782                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.289782                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.289782                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.289782                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62101.852706                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62101.852706                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62101.852706                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62101.852706                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8043636                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        61814                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           220897                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            851                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    36.413514                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.636898                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1434197                       # number of writebacks
system.cpu1.dcache.writebacks::total          1434197                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4850828                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4850828                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4850828                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4850828                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1496474                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1496474                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1496474                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1496474                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  94928781011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  94928781011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  94928781011                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  94928781011                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068320                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068320                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 63434.968473                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63434.968473                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 63434.968473                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63434.968473                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1434166                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14161846                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14161846                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5880245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5880245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 363266156500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 363266156500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20042091                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20042091                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.293395                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.293395                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61777.384531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61777.384531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4474822                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4474822                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1405423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1405423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  90270940000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  90270940000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64230.441654                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64230.441654                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1394603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1394603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       467057                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       467057                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  30913057383                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  30913057383                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1861660                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1861660                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.250882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66186.905202                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66186.905202                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       376006                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       376006                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        91051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        91051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4657841011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4657841011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 51156.395987                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51156.395987                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          730                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          730                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     35360500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     35360500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        68193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        68193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010705                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010705                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48439.041096                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48439.041096                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          173                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          173                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          557                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          557                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008168                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008168                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 38184.919210                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38184.919210                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63371                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63371                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4589                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4589                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     25472500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25472500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67960                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67960                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.067525                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067525                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5550.773589                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5550.773589                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4542                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4542                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20960500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20960500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.066833                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.066833                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4614.817261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4614.817261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       757500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       757500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       727500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       727500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2832                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2832                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    123951000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    123951000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4341                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4341                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.652384                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.652384                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 43768.008475                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 43768.008475                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2832                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2832                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    121119000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    121119000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.652384                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.652384                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 42768.008475                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 42768.008475                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.058085                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17202164                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1475495                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.658572                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.058085                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.970565                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970565                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45563958                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45563958                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74532166500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3045598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       815745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2668059                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5362728                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3066711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           51328                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9125                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          60453                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           69                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           69                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169317                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        117839                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2927758                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1286                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1286                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       295167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4823145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4380498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9557142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12593408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    202432384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2488832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    183621696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              401136320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8909545                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27586112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12055264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.233244                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.447212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9370679     77.73%     77.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2557657     21.22%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 126626      1.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    302      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12055264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6343771357                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2453630225                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         147701783                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2233656747                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29346139                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
