{"vcs1":{"timestamp_begin":1695447785.771733606, "rt":20.25, "ut":13.04, "st":0.67}}
{"vcselab":{"timestamp_begin":1695447806.122204940, "rt":1.82, "ut":0.47, "st":0.18}}
{"link":{"timestamp_begin":1695447808.018592599, "rt":0.47, "ut":0.27, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695447784.980950886}
{"VCS_COMP_START_TIME": 1695447784.980950886}
{"VCS_COMP_END_TIME": 1695447808.671333014}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 383816}}
{"stitch_vcselab": {"peak_mem": 227832}}
