// Seed: 2212952333
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wire id_10
);
  wire id_12;
  wire id_13, id_14;
  assign id_13 = id_6;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_1 = id_7;
endmodule
