library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity reactionCounter is 
port ( SW : in std_logic_vector(18 downto 0);
		 CLOCK_50 : in std_logic;
		 KEY : in std_logic_vector(3 downto 0);
		 HEX0, HEX1, HEX2 : out std_logic_vector(6 downto 0);
		 LEDR : out std_logic_vector(3 downto 0)
		 );
end entity;

architecture reactionCounter_behv of reactionCounter is

	component BcdCounter
		port ( Clk, reset : in std_logic;
				 d1, d2, d3 : out std_logic_vector(3 downto 0)
		);
	end component;

	component decod7seg
		port( inpt : in std_logic_vector(3 downto 0);
				outp : out std_logic_vector(6 downto 0)
		);
	end component;
signal segundo : integer range 1 to 5000000;
signal miliseg : integer range 1 to 5000;
signal secs : integer range 0 to 60;
begin

	

end architecture;