abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 3478667404
maxLevel = 2
n850 is replaced by n478 with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 19905223 us
--------------- round 2 ---------------
seed = 3126737448
maxLevel = 2
n770 is replaced by n475 with estimated error 7e-05
error = 7e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_2_7e-05_2710_69.4.blif
time = 36586893 us
--------------- round 3 ---------------
seed = 3279644682
maxLevel = 2
n693 is replaced by n545 with estimated error 3e-05
error = 3e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_3_3e-05_2708_69.4.blif
time = 52885421 us
--------------- round 4 ---------------
seed = 51578572
maxLevel = 2
n772 is replaced by one with estimated error 5e-05
error = 5e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_4_5e-05_2703_69.4.blif
time = 68705479 us
--------------- round 5 ---------------
seed = 2923573183
maxLevel = 2
n1169 is replaced by one with estimated error 6e-05
error = 6e-05
area = 2694
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_5_6e-05_2694_69.4.blif
time = 89885399 us
--------------- round 6 ---------------
seed = 2864530604
maxLevel = 2
n695 is replaced by n1107 with estimated error 0.00011
error = 0.00011
area = 2689
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_6_0.00011_2689_69.4.blif
time = 110283648 us
--------------- round 7 ---------------
seed = 3126902659
maxLevel = 2
n825 is replaced by zero with estimated error 5e-05
error = 5e-05
area = 2683
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_7_5e-05_2683_69.4.blif
time = 130381814 us
--------------- round 8 ---------------
seed = 2451675176
maxLevel = 2
n852 is replaced by n525 with estimated error 9e-05
error = 9e-05
area = 2681
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_8_9e-05_2681_69.4.blif
time = 151070828 us
--------------- round 9 ---------------
seed = 1169164514
maxLevel = 2
n854 is replaced by n500 with estimated error 0.00018
error = 0.00018
area = 2674
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_9_0.00018_2674_69.4.blif
time = 171223102 us
--------------- round 10 ---------------
seed = 1683558968
maxLevel = 2
n851 is replaced by n378 with estimated error 0.00027
error = 0.00027
area = 2671
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_10_0.00027_2671_69.4.blif
time = 191082494 us
--------------- round 11 ---------------
seed = 3828115452
maxLevel = 2
n827 is replaced by n370 with estimated error 0.00035
error = 0.00035
area = 2666
delay = 69.4
#gates = 1090
output circuit appNtk/c7552_11_0.00035_2666_69.4.blif
time = 210767356 us
--------------- round 12 ---------------
seed = 363369268
maxLevel = 2
n855 is replaced by n1054 with estimated error 0.00027
error = 0.00027
area = 2662
delay = 69.4
#gates = 1089
output circuit appNtk/c7552_12_0.00027_2662_69.4.blif
time = 230949723 us
--------------- round 13 ---------------
seed = 3949194126
maxLevel = 2
n1391 is replaced by n494 with estimated error 0.00029
error = 0.00029
area = 2659
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_13_0.00029_2659_69.4.blif
time = 254681382 us
--------------- round 14 ---------------
seed = 593196569
maxLevel = 2
n1335 is replaced by n1230 with estimated error 0.00033
error = 0.00033
area = 2656
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_14_0.00033_2656_69.4.blif
time = 277463137 us
--------------- round 15 ---------------
seed = 4130291117
maxLevel = 2
n821 is replaced by n868 with estimated error 0.00034
error = 0.00034
area = 2653
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_15_0.00034_2653_69.4.blif
time = 300996251 us
--------------- round 16 ---------------
seed = 4186851602
maxLevel = 2
n1136 is replaced by n1144 with estimated error 0.00024
error = 0.00024
area = 2650
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_16_0.00024_2650_69.4.blif
time = 324051244 us
--------------- round 17 ---------------
seed = 1712831709
maxLevel = 2
n822 is replaced by n405 with estimated error 0.00022
error = 0.00022
area = 2643
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_17_0.00022_2643_69.4.blif
time = 346894414 us
--------------- round 18 ---------------
seed = 2738825927
maxLevel = 2
n1187 is replaced by n593 with estimated error 0.00042
error = 0.00042
area = 2641
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_18_0.00042_2641_69.4.blif
time = 370416998 us
--------------- round 19 ---------------
seed = 1055623445
maxLevel = 2
n1188 is replaced by n1173 with estimated error 0.00045
error = 0.00045
area = 2639
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_19_0.00045_2639_69.4.blif
time = 392520504 us
--------------- round 20 ---------------
seed = 1712587081
maxLevel = 2
n1020 is replaced by n376 with estimated error 0.00027
error = 0.00027
area = 2637
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_20_0.00027_2637_69.4.blif
time = 415719606 us
--------------- round 21 ---------------
seed = 2478290542
maxLevel = 2
n819 is replaced by 9 with estimated error 0.00034
error = 0.00034
area = 2633
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_21_0.00034_2633_69.4.blif
time = 437549045 us
--------------- round 22 ---------------
seed = 2929419345
maxLevel = 2
n820 is replaced by n789 with estimated error 0.00044
error = 0.00044
area = 2630
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_22_0.00044_2630_69.4.blif
time = 461162345 us
--------------- round 23 ---------------
seed = 3013480310
maxLevel = 2
n823 is replaced by n868 with estimated error 0.0004
error = 0.0004
area = 2628
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_23_0.0004_2628_69.4.blif
time = 483744489 us
--------------- round 24 ---------------
seed = 1188398086
maxLevel = 2
n673 is replaced by zero with estimated error 0.00039
error = 0.00039
area = 2626
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_24_0.00039_2626_69.4.blif
time = 506099337 us
--------------- round 25 ---------------
seed = 1594056007
maxLevel = 2
n868 is replaced by zero with estimated error 0.00038
error = 0.00041
area = 2624
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_25_0.00041_2624_69.4.blif
time = 529413521 us
--------------- round 26 ---------------
seed = 2340045980
maxLevel = 2
n1341 is replaced by n1330 with estimated error 0.00047
error = 0.00047
area = 2623
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_26_0.00047_2623_69.4.blif
time = 551056542 us
--------------- round 27 ---------------
seed = 2084019206
maxLevel = 2
n588 is replaced by n418 with estimated error 0.00037
error = 0.00037
area = 2622
delay = 65.9
#gates = 1070
output circuit appNtk/c7552_27_0.00037_2622_65.9.blif
time = 573863727 us
--------------- round 28 ---------------
seed = 4122340313
maxLevel = 2
n1183 is replaced by n593 with estimated error 0.00043
error = 0.00043
area = 2621
delay = 65.9
#gates = 1069
output circuit appNtk/c7552_28_0.00043_2621_65.9.blif
time = 595894531 us
--------------- round 29 ---------------
seed = 3429656951
maxLevel = 2
n872 is replaced by n405 with estimated error 0.00058
error = 0.00058
area = 2611
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_29_0.00058_2611_65.9.blif
time = 617868216 us
--------------- round 30 ---------------
seed = 25070509
maxLevel = 2
n828 is replaced by n393 with estimated error 0.00061
error = 0.00061
area = 2608
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_30_0.00061_2608_65.9.blif
time = 638363513 us
--------------- round 31 ---------------
seed = 449819444
maxLevel = 2
n808 is replaced by n383 with estimated error 0.00075
error = 0.00075
area = 2605
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_31_0.00075_2605_65.9.blif
time = 658866064 us
--------------- round 32 ---------------
seed = 3592825840
maxLevel = 2
n829 is replaced by n803 with inverter with estimated error 0.00068
error = 0.00068
area = 2602
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_32_0.00068_2602_65.9.blif
time = 679718880 us
--------------- round 33 ---------------
seed = 4212787970
maxLevel = 2
n830 is replaced by n1105 with inverter with estimated error 0.00079
error = 0.00079
area = 2598
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_33_0.00079_2598_65.9.blif
time = 700157792 us
--------------- round 34 ---------------
seed = 682531324
maxLevel = 2
n797 is replaced by n622 with estimated error 0.00082
error = 0.00082
area = 2596
delay = 65.9
#gates = 1061
output circuit appNtk/c7552_34_0.00082_2596_65.9.blif
time = 721124628 us
--------------- round 35 ---------------
seed = 3971539335
maxLevel = 2
n799 is replaced by n594 with estimated error 0.00093
error = 0.00093
area = 2591
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_35_0.00093_2591_65.9.blif
time = 741050023 us
--------------- round 36 ---------------
seed = 2518868773
maxLevel = 2
n858 is replaced by n674 with estimated error 0.00107
error = 0.00107
area = 2581
delay = 65.9
#gates = 1055
output circuit appNtk/c7552_36_0.00107_2581_65.9.blif
time = 761739315 us
--------------- round 37 ---------------
seed = 4239220761
maxLevel = 2
n876 is replaced by n791 with estimated error 0.00174
error = 0.00174
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_37_0.00174_2559_65.9.blif
time = 778897706 us
--------------- round 38 ---------------
seed = 1089786340
maxLevel = 2
n745 is replaced by one with estimated error 0.0022
error = 0.0022
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_38_0.0022_2549_65.9.blif
time = 794540385 us
--------------- round 39 ---------------
seed = 1457131519
maxLevel = 2
n833 is replaced by n699 with estimated error 0.00244
error = 0.00244
area = 2545
delay = 65.9
#gates = 1041
output circuit appNtk/c7552_39_0.00244_2545_65.9.blif
time = 810341085 us
--------------- round 40 ---------------
seed = 3492203276
maxLevel = 2
n834 is replaced by n698 with estimated error 0.00299
error = 0.00299
area = 2541
delay = 65.9
#gates = 1040
output circuit appNtk/c7552_40_0.00299_2541_65.9.blif
time = 826021494 us
--------------- round 41 ---------------
seed = 4215818090
maxLevel = 2
exceed error bound
