//=========================================================
// src/Interrupts.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================


// USER INCLUDES
#include <SI_C8051F930_Register_Enums.h>
#include "F93x_SMBus_Slave_Multibyte.h"

//-----------------------------------------------------------------------------
// SMBUS0_ISR
//-----------------------------------------------------------------------------
//
// SMBUS0 ISR Content goes here. Remember to clear flag bits:
// SMB0CN::SI (SMBus Interrupt Flag)
//
//-----------------------------------------------------------------------------
SI_INTERRUPT(SMBUS0_ISR, SMBUS0_IRQn)
{
	static uint8_t sent_byte_counter;
	static uint8_t rec_byte_counter;

	if (SMB0CN_ARBLOST == 0)
	{
	  switch (SMB0CN & 0xF0)           // Decode the SMBus status vector
	  {
		 // Slave Receiver: Start+Address received
		 case  SMB_SRADD:

			SMB0CN_STA = 0;                   // Clear SMB0CN_STA bit

			sent_byte_counter = 1;     // Reinitialize the data counters
			rec_byte_counter = 1;

			if((SMB0DAT&0xFE) == (SLAVE_ADDR&0xFE)) // Decode address
			{                          // If the received address matches,
			   SMB0CN_ACK = 1;                // SMB0CN_ACK the received slave address

			   if((SMB0DAT&0x01) == READ) // If the transfer is a master READ,
			   {
				  // Prepare outgoing byte
				  SMB0DAT = SMB_DATA_OUT[sent_byte_counter-1];
				  sent_byte_counter++;
			   }
			}
			else                       // If received slave address does not
			{                          // match,
			   SMB0CN_ACK = 0;                // NACK received address
			}
			break;

		 // Slave Receiver: Data received
		 case  SMB_SRDB:

			if (rec_byte_counter < NUM_BYTES_WR)
			{
			   // Store incoming data
			   SMB_DATA_IN[rec_byte_counter-1] = SMB0DAT;
			   rec_byte_counter++;

			   SMB0CN_ACK = 1;                // SMB0CN_ACK received data
			}
			else
			{
			   // Store incoming data
			   SMB_DATA_IN[rec_byte_counter-1] = SMB0DAT;

			   DATA_READY = 1;         // Indicate new data fully received
			   SMB0CN_ACK = 1;                // SMB0CN_ACK received data
			}

			break;

		 // Slave Receiver: Stop received while either a Slave Receiver or
		 // Slave Transmitter
		 case  SMB_SRSTO:

			SMB0CN_STO = 0;                   // SMB0CN_STO must be cleared by software when
									   // a STOP is detected as a slave
			break;

		 // Slave Transmitter: Data byte transmitted
		 case  SMB_STDB:

			if (SMB0CN_ACK == 1)              // If Master SMB0CN_ACK's, send the next byte
			{
			   if (sent_byte_counter <= NUM_BYTES_RD)
			   {
				  // Prepare next outgoing byte
				  SMB0DAT = SMB_DATA_OUT[sent_byte_counter-1];
				  sent_byte_counter++;
			   }
			}                          // Otherwise, do nothing
			break;

		 // Slave Transmitter: Arbitration lost, Stop detected
		 //
		 // This state will only be entered on a bus error condition.
		 // In normal operation, the slave is no longer sending data or has
		 // data pending when a STOP is received from the master, so the SMB0CN_TXMODE
		 // bit is cleared and the slave goes to the SRSTO state.
		 case  SMB_STSTO:

			SMB0CN_STO = 0;                   // SMB0CN_STO must be cleared by software when
									   // a STOP is detected as a slave
			break;

		 // Default: all other cases undefined
		 default:

			SMB0CF &= ~0x80;           // Reset communication
			SMB0CF |= 0x80;
			SMB0CN_STA = 0;
			SMB0CN_STO = 0;
			SMB0CN_ACK = 0;
			break;
	  }
	}
	// SMB0CN_ARBLOST = 1, Abort failed transfer
	else
	{
	  SMB0CN_STA = 0;
	  SMB0CN_STO = 0;
	  SMB0CN_ACK = 0;
	}

	SMB0CN_SI = 0;                             // Clear SMBus interrupt flag
}


//-----------------------------------------------------------------------------
// TIMER3_ISR
//-----------------------------------------------------------------------------
//
// TIMER3 ISR Content goes here. Remember to clear flag bits:
// TMR3CN::TF3H (Timer # High Byte Overflow Flag)
// TMR3CN::TF3L (Timer # Low Byte Overflow Flag)
//
//-----------------------------------------------------------------------------
SI_INTERRUPT(TIMER3_ISR, TIMER3_IRQn)
{
	SMB0CF &= ~0x80;                    // Disable SMBus
	SMB0CF |= 0x80;                     // Re-enable SMBus
	TMR3CN &= ~0x80;                    // Clear Timer3 interrupt-pending flag
}



