// Seed: 2660723176
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output tri id_2,
    input uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wand id_7,
    output tri id_8,
    input wand id_9,
    input wire id_10,
    output uwire id_11,
    output supply1 id_12
    , id_38,
    input tri id_13,
    output supply1 id_14,
    output supply1 id_15,
    output wor id_16,
    input wor id_17,
    output wire module_0,
    input supply0 id_19,
    output wand id_20,
    input tri0 id_21,
    inout uwire id_22,
    output supply0 id_23,
    output wor id_24,
    output wand id_25,
    input supply1 id_26,
    input uwire id_27,
    input wand id_28,
    input tri0 id_29,
    output tri1 id_30,
    input tri1 id_31,
    input wand id_32,
    output tri0 id_33,
    input wand id_34,
    input wire id_35,
    input uwire id_36
);
  logic id_39;
  ;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    inout tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    output uwire id_6,
    output wand id_7,
    input wand id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri0 id_11
    , id_21,
    input tri id_12,
    output wor id_13,
    input wor id_14,
    input supply0 id_15,
    output wand id_16,
    input wand id_17,
    input uwire id_18,
    input wand id_19
);
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8,
      id_3,
      id_3,
      id_14,
      id_18,
      id_0,
      id_2,
      id_12,
      id_16,
      id_13,
      id_4,
      id_0,
      id_7,
      id_16,
      id_1,
      id_7,
      id_8,
      id_0,
      id_3,
      id_0,
      id_6,
      id_7,
      id_7,
      id_9,
      id_1,
      id_8,
      id_11,
      id_16,
      id_19,
      id_19,
      id_13,
      id_4,
      id_18,
      id_0
  );
endmodule
