// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "08/14/2025 11:06:44"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	clr,
	RD_instr,
	RD_data,
	PCF,
	ALUResultM,
	WriteDataM);
input 	clk;
input 	clr;
output 	[31:0] RD_instr;
output 	[31:0] RD_data;
output 	[31:0] PCF;
output 	[31:0] ALUResultM;
output 	[31:0] WriteDataM;

// Design Ports Information
// RD_instr[0]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[2]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[4]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[9]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[10]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[11]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[12]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[13]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[14]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[15]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[16]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[17]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[18]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[19]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[20]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[21]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[22]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[23]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[24]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[25]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[26]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[27]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[28]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[29]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[30]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_instr[31]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[2]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[4]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[5]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[7]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[9]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[10]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[11]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[12]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[13]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[14]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[15]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[16]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[17]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[18]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[19]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[20]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[21]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[22]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[23]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[24]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[25]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[26]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[27]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[28]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[29]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[30]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_data[31]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[0]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[2]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[3]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[4]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[5]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[7]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[8]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[9]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[10]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[11]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[12]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[13]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[14]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[15]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[16]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[17]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[18]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[19]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[20]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[21]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[22]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[23]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[24]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[25]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[26]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[27]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[28]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[29]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[30]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[31]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[0]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[2]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[4]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[5]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[7]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[9]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[10]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[11]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[12]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[13]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[16]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[17]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[18]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[19]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[20]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[21]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[22]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[23]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[24]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[25]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[26]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[27]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[28]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[29]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[30]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResultM[31]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[3]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[4]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[5]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[6]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[7]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[8]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[9]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[10]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[12]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[14]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[15]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[16]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[17]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[18]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[19]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[20]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[21]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[22]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[23]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[24]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[25]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[26]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[27]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[28]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[29]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[30]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteDataM[31]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \riscv|dp|idexreg|JumpE~q ;
wire \clr~input_o ;
wire \riscv|dp|comb~0_combout ;
wire \riscv|dp|ifidreg|PCD[6]~feeder_combout ;
wire \riscv|dp|adder_base[6]~4_combout ;
wire \riscv|dp|ifreg|q[6]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~1_sumout ;
wire \riscv|dp|idexreg|jumpRegE~q ;
wire \riscv|dp|adder_base[2]~0_combout ;
wire \riscv|dp|ifreg|q[2]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~2 ;
wire \riscv|dp|pcplus4|Add0~5_sumout ;
wire \riscv|dp|ifidreg|PCD[3]~feeder_combout ;
wire \riscv|dp|adder_base[3]~1_combout ;
wire \riscv|dp|ifreg|q[3]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~6 ;
wire \riscv|dp|pcplus4|Add0~9_sumout ;
wire \riscv|dp|adder_base[4]~2_combout ;
wire \riscv|dp|ifreg|q[4]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~10 ;
wire \riscv|dp|pcplus4|Add0~13_sumout ;
wire \riscv|dp|ifidreg|PCD[5]~feeder_combout ;
wire \riscv|dp|adder_base[5]~3_combout ;
wire \riscv|dp|ifreg|q[5]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~14 ;
wire \riscv|dp|pcplus4|Add0~17_sumout ;
wire \im|RAM~1_combout ;
wire \riscv|c|md|Decoder0~0_combout ;
wire \riscv|dp|idexreg|jumpRegE~DUPLICATE_q ;
wire \riscv|dp|ifidreg|PCD[7]~feeder_combout ;
wire \riscv|dp|adder_base[7]~5_combout ;
wire \riscv|dp|ifreg|q[7]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~18 ;
wire \riscv|dp|pcplus4|Add0~21_sumout ;
wire \im|RAM~0_combout ;
wire \im|RAM~2_combout ;
wire \riscv|dp|adder_base[8]~6_combout ;
wire \riscv|dp|ifreg|q[8]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~22 ;
wire \riscv|dp|pcplus4|Add0~25_sumout ;
wire \riscv|dp|pcplus4|Add0~26 ;
wire \riscv|dp|pcplus4|Add0~29_sumout ;
wire \riscv|dp|adder_base[9]~7_combout ;
wire \riscv|dp|adder_base[10]~8_combout ;
wire \riscv|dp|ifreg|q[10]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~30 ;
wire \riscv|dp|pcplus4|Add0~33_sumout ;
wire \riscv|dp|adder_base[11]~9_combout ;
wire \riscv|dp|ifreg|q[11]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~34 ;
wire \riscv|dp|pcplus4|Add0~37_sumout ;
wire \riscv|dp|ifidreg|PCD[12]~feeder_combout ;
wire \riscv|dp|adder_base[12]~10_combout ;
wire \riscv|dp|ifreg|q[12]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~38 ;
wire \riscv|dp|pcplus4|Add0~41_sumout ;
wire \riscv|dp|ifidreg|PCD[13]~feeder_combout ;
wire \riscv|dp|adder_base[13]~11_combout ;
wire \riscv|dp|ifreg|q[13]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~42 ;
wire \riscv|dp|pcplus4|Add0~45_sumout ;
wire \riscv|dp|adder_base[14]~12_combout ;
wire \riscv|dp|ifreg|q[14]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~46 ;
wire \riscv|dp|pcplus4|Add0~49_sumout ;
wire \riscv|dp|pcplus4|Add0~50 ;
wire \riscv|dp|pcplus4|Add0~53_sumout ;
wire \riscv|dp|ifidreg|PCD[15]~feeder_combout ;
wire \riscv|dp|adder_base[15]~13_combout ;
wire \riscv|dp|ifreg|q[15]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~54 ;
wire \riscv|dp|pcplus4|Add0~57_sumout ;
wire \riscv|dp|ext|Mux3~0_combout ;
wire \riscv|dp|add|Add0~1_sumout ;
wire \riscv|dp|ifidreg|PCD[17]~feeder_combout ;
wire \riscv|dp|add|Add0~2 ;
wire \riscv|dp|add|Add0~5_sumout ;
wire \riscv|dp|ifreg|q[17]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~58 ;
wire \riscv|dp|pcplus4|Add0~61_sumout ;
wire \riscv|dp|pcplus4|Add0~62 ;
wire \riscv|dp|pcplus4|Add0~65_sumout ;
wire \riscv|dp|ifidreg|PCD[18]~feeder_combout ;
wire \riscv|dp|add|Add0~6 ;
wire \riscv|dp|add|Add0~9_sumout ;
wire \riscv|dp|add|Add0~10 ;
wire \riscv|dp|add|Add0~13_sumout ;
wire \riscv|dp|ifreg|q[19]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~66 ;
wire \riscv|dp|pcplus4|Add0~69_sumout ;
wire \riscv|dp|pcplus4|Add0~70 ;
wire \riscv|dp|pcplus4|Add0~73_sumout ;
wire \riscv|dp|ifidreg|PCD[20]~feeder_combout ;
wire \riscv|dp|add|Add0~14 ;
wire \riscv|dp|add|Add0~17_sumout ;
wire \riscv|dp|ifidreg|PCD[21]~feeder_combout ;
wire \riscv|dp|add|Add0~18 ;
wire \riscv|dp|add|Add0~21_sumout ;
wire \riscv|dp|ifreg|q[21]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~74 ;
wire \riscv|dp|pcplus4|Add0~77_sumout ;
wire \riscv|dp|add|Add0~22 ;
wire \riscv|dp|add|Add0~25_sumout ;
wire \riscv|dp|ifreg|q[22]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~78 ;
wire \riscv|dp|pcplus4|Add0~81_sumout ;
wire \riscv|dp|pcplus4|Add0~82 ;
wire \riscv|dp|pcplus4|Add0~85_sumout ;
wire \riscv|dp|add|Add0~26 ;
wire \riscv|dp|add|Add0~29_sumout ;
wire \riscv|dp|pcplus4|Add0~86 ;
wire \riscv|dp|pcplus4|Add0~89_sumout ;
wire \riscv|dp|add|Add0~30 ;
wire \riscv|dp|add|Add0~33_sumout ;
wire \riscv|dp|pcplus4|Add0~90 ;
wire \riscv|dp|pcplus4|Add0~93_sumout ;
wire \riscv|dp|ifidreg|PCD[25]~feeder_combout ;
wire \riscv|dp|add|Add0~34 ;
wire \riscv|dp|add|Add0~37_sumout ;
wire \riscv|dp|pcplus4|Add0~94 ;
wire \riscv|dp|pcplus4|Add0~97_sumout ;
wire \riscv|dp|ifidreg|PCD[26]~feeder_combout ;
wire \riscv|dp|add|Add0~38 ;
wire \riscv|dp|add|Add0~41_sumout ;
wire \riscv|dp|pcplus4|Add0~98 ;
wire \riscv|dp|pcplus4|Add0~101_sumout ;
wire \riscv|dp|ifidreg|PCD[27]~feeder_combout ;
wire \riscv|dp|add|Add0~42 ;
wire \riscv|dp|add|Add0~45_sumout ;
wire \riscv|dp|pcplus4|Add0~102 ;
wire \riscv|dp|pcplus4|Add0~105_sumout ;
wire \riscv|dp|ifidreg|PCD[28]~feeder_combout ;
wire \riscv|dp|add|Add0~46 ;
wire \riscv|dp|add|Add0~49_sumout ;
wire \riscv|dp|pcplus4|Add0~106 ;
wire \riscv|dp|pcplus4|Add0~109_sumout ;
wire \riscv|dp|add|Add0~50 ;
wire \riscv|dp|add|Add0~53_sumout ;
wire \riscv|dp|add|Add0~54 ;
wire \riscv|dp|add|Add0~57_sumout ;
wire \riscv|dp|ifreg|q[30]~DUPLICATE_q ;
wire \riscv|dp|pcplus4|Add0~110 ;
wire \riscv|dp|pcplus4|Add0~113_sumout ;
wire \riscv|dp|pcplus4|Add0~114 ;
wire \riscv|dp|pcplus4|Add0~117_sumout ;
wire \riscv|dp|add|Add0~58 ;
wire \riscv|dp|add|Add0~61_sumout ;
wire [31:0] \riscv|dp|idexreg|ImmExtE ;
wire [31:0] \riscv|dp|ifreg|q ;
wire [31:0] \im|rd ;
wire [31:0] \riscv|dp|idexreg|PCE ;
wire [31:0] \riscv|dp|ifidreg|InstrD ;
wire [31:0] \riscv|dp|ifidreg|PCD ;


// Location: IOOBUF_X80_Y81_N19
cyclonev_io_obuf \RD_instr[0]~output (
	.i(\im|rd [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[0]),
	.obar());
// synopsys translate_off
defparam \RD_instr[0]~output .bus_hold = "false";
defparam \RD_instr[0]~output .open_drain_output = "false";
defparam \RD_instr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \RD_instr[1]~output (
	.i(\im|rd [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[1]),
	.obar());
// synopsys translate_off
defparam \RD_instr[1]~output .bus_hold = "false";
defparam \RD_instr[1]~output .open_drain_output = "false";
defparam \RD_instr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N53
cyclonev_io_obuf \RD_instr[2]~output (
	.i(\im|rd [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[2]),
	.obar());
// synopsys translate_off
defparam \RD_instr[2]~output .bus_hold = "false";
defparam \RD_instr[2]~output .open_drain_output = "false";
defparam \RD_instr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \RD_instr[3]~output (
	.i(\im|rd [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[3]),
	.obar());
// synopsys translate_off
defparam \RD_instr[3]~output .bus_hold = "false";
defparam \RD_instr[3]~output .open_drain_output = "false";
defparam \RD_instr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \RD_instr[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[4]),
	.obar());
// synopsys translate_off
defparam \RD_instr[4]~output .bus_hold = "false";
defparam \RD_instr[4]~output .open_drain_output = "false";
defparam \RD_instr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \RD_instr[5]~output (
	.i(\im|rd [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[5]),
	.obar());
// synopsys translate_off
defparam \RD_instr[5]~output .bus_hold = "false";
defparam \RD_instr[5]~output .open_drain_output = "false";
defparam \RD_instr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \RD_instr[6]~output (
	.i(\im|rd [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[6]),
	.obar());
// synopsys translate_off
defparam \RD_instr[6]~output .bus_hold = "false";
defparam \RD_instr[6]~output .open_drain_output = "false";
defparam \RD_instr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N76
cyclonev_io_obuf \RD_instr[7]~output (
	.i(\im|rd [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[7]),
	.obar());
// synopsys translate_off
defparam \RD_instr[7]~output .bus_hold = "false";
defparam \RD_instr[7]~output .open_drain_output = "false";
defparam \RD_instr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \RD_instr[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[8]),
	.obar());
// synopsys translate_off
defparam \RD_instr[8]~output .bus_hold = "false";
defparam \RD_instr[8]~output .open_drain_output = "false";
defparam \RD_instr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \RD_instr[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[9]),
	.obar());
// synopsys translate_off
defparam \RD_instr[9]~output .bus_hold = "false";
defparam \RD_instr[9]~output .open_drain_output = "false";
defparam \RD_instr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \RD_instr[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[10]),
	.obar());
// synopsys translate_off
defparam \RD_instr[10]~output .bus_hold = "false";
defparam \RD_instr[10]~output .open_drain_output = "false";
defparam \RD_instr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \RD_instr[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[11]),
	.obar());
// synopsys translate_off
defparam \RD_instr[11]~output .bus_hold = "false";
defparam \RD_instr[11]~output .open_drain_output = "false";
defparam \RD_instr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \RD_instr[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[12]),
	.obar());
// synopsys translate_off
defparam \RD_instr[12]~output .bus_hold = "false";
defparam \RD_instr[12]~output .open_drain_output = "false";
defparam \RD_instr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \RD_instr[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[13]),
	.obar());
// synopsys translate_off
defparam \RD_instr[13]~output .bus_hold = "false";
defparam \RD_instr[13]~output .open_drain_output = "false";
defparam \RD_instr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \RD_instr[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[14]),
	.obar());
// synopsys translate_off
defparam \RD_instr[14]~output .bus_hold = "false";
defparam \RD_instr[14]~output .open_drain_output = "false";
defparam \RD_instr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \RD_instr[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[15]),
	.obar());
// synopsys translate_off
defparam \RD_instr[15]~output .bus_hold = "false";
defparam \RD_instr[15]~output .open_drain_output = "false";
defparam \RD_instr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \RD_instr[16]~output (
	.i(\im|rd [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[16]),
	.obar());
// synopsys translate_off
defparam \RD_instr[16]~output .bus_hold = "false";
defparam \RD_instr[16]~output .open_drain_output = "false";
defparam \RD_instr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \RD_instr[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[17]),
	.obar());
// synopsys translate_off
defparam \RD_instr[17]~output .bus_hold = "false";
defparam \RD_instr[17]~output .open_drain_output = "false";
defparam \RD_instr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \RD_instr[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[18]),
	.obar());
// synopsys translate_off
defparam \RD_instr[18]~output .bus_hold = "false";
defparam \RD_instr[18]~output .open_drain_output = "false";
defparam \RD_instr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N59
cyclonev_io_obuf \RD_instr[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[19]),
	.obar());
// synopsys translate_off
defparam \RD_instr[19]~output .bus_hold = "false";
defparam \RD_instr[19]~output .open_drain_output = "false";
defparam \RD_instr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \RD_instr[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[20]),
	.obar());
// synopsys translate_off
defparam \RD_instr[20]~output .bus_hold = "false";
defparam \RD_instr[20]~output .open_drain_output = "false";
defparam \RD_instr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \RD_instr[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[21]),
	.obar());
// synopsys translate_off
defparam \RD_instr[21]~output .bus_hold = "false";
defparam \RD_instr[21]~output .open_drain_output = "false";
defparam \RD_instr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \RD_instr[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[22]),
	.obar());
// synopsys translate_off
defparam \RD_instr[22]~output .bus_hold = "false";
defparam \RD_instr[22]~output .open_drain_output = "false";
defparam \RD_instr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \RD_instr[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[23]),
	.obar());
// synopsys translate_off
defparam \RD_instr[23]~output .bus_hold = "false";
defparam \RD_instr[23]~output .open_drain_output = "false";
defparam \RD_instr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \RD_instr[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[24]),
	.obar());
// synopsys translate_off
defparam \RD_instr[24]~output .bus_hold = "false";
defparam \RD_instr[24]~output .open_drain_output = "false";
defparam \RD_instr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \RD_instr[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[25]),
	.obar());
// synopsys translate_off
defparam \RD_instr[25]~output .bus_hold = "false";
defparam \RD_instr[25]~output .open_drain_output = "false";
defparam \RD_instr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \RD_instr[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[26]),
	.obar());
// synopsys translate_off
defparam \RD_instr[26]~output .bus_hold = "false";
defparam \RD_instr[26]~output .open_drain_output = "false";
defparam \RD_instr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \RD_instr[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[27]),
	.obar());
// synopsys translate_off
defparam \RD_instr[27]~output .bus_hold = "false";
defparam \RD_instr[27]~output .open_drain_output = "false";
defparam \RD_instr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \RD_instr[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[28]),
	.obar());
// synopsys translate_off
defparam \RD_instr[28]~output .bus_hold = "false";
defparam \RD_instr[28]~output .open_drain_output = "false";
defparam \RD_instr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \RD_instr[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[29]),
	.obar());
// synopsys translate_off
defparam \RD_instr[29]~output .bus_hold = "false";
defparam \RD_instr[29]~output .open_drain_output = "false";
defparam \RD_instr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \RD_instr[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[30]),
	.obar());
// synopsys translate_off
defparam \RD_instr[30]~output .bus_hold = "false";
defparam \RD_instr[30]~output .open_drain_output = "false";
defparam \RD_instr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \RD_instr[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_instr[31]),
	.obar());
// synopsys translate_off
defparam \RD_instr[31]~output .bus_hold = "false";
defparam \RD_instr[31]~output .open_drain_output = "false";
defparam \RD_instr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \RD_data[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[0]),
	.obar());
// synopsys translate_off
defparam \RD_data[0]~output .bus_hold = "false";
defparam \RD_data[0]~output .open_drain_output = "false";
defparam \RD_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \RD_data[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[1]),
	.obar());
// synopsys translate_off
defparam \RD_data[1]~output .bus_hold = "false";
defparam \RD_data[1]~output .open_drain_output = "false";
defparam \RD_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \RD_data[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[2]),
	.obar());
// synopsys translate_off
defparam \RD_data[2]~output .bus_hold = "false";
defparam \RD_data[2]~output .open_drain_output = "false";
defparam \RD_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N2
cyclonev_io_obuf \RD_data[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[3]),
	.obar());
// synopsys translate_off
defparam \RD_data[3]~output .bus_hold = "false";
defparam \RD_data[3]~output .open_drain_output = "false";
defparam \RD_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \RD_data[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[4]),
	.obar());
// synopsys translate_off
defparam \RD_data[4]~output .bus_hold = "false";
defparam \RD_data[4]~output .open_drain_output = "false";
defparam \RD_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \RD_data[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[5]),
	.obar());
// synopsys translate_off
defparam \RD_data[5]~output .bus_hold = "false";
defparam \RD_data[5]~output .open_drain_output = "false";
defparam \RD_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \RD_data[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[6]),
	.obar());
// synopsys translate_off
defparam \RD_data[6]~output .bus_hold = "false";
defparam \RD_data[6]~output .open_drain_output = "false";
defparam \RD_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N37
cyclonev_io_obuf \RD_data[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[7]),
	.obar());
// synopsys translate_off
defparam \RD_data[7]~output .bus_hold = "false";
defparam \RD_data[7]~output .open_drain_output = "false";
defparam \RD_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N59
cyclonev_io_obuf \RD_data[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[8]),
	.obar());
// synopsys translate_off
defparam \RD_data[8]~output .bus_hold = "false";
defparam \RD_data[8]~output .open_drain_output = "false";
defparam \RD_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \RD_data[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[9]),
	.obar());
// synopsys translate_off
defparam \RD_data[9]~output .bus_hold = "false";
defparam \RD_data[9]~output .open_drain_output = "false";
defparam \RD_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \RD_data[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[10]),
	.obar());
// synopsys translate_off
defparam \RD_data[10]~output .bus_hold = "false";
defparam \RD_data[10]~output .open_drain_output = "false";
defparam \RD_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \RD_data[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[11]),
	.obar());
// synopsys translate_off
defparam \RD_data[11]~output .bus_hold = "false";
defparam \RD_data[11]~output .open_drain_output = "false";
defparam \RD_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \RD_data[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[12]),
	.obar());
// synopsys translate_off
defparam \RD_data[12]~output .bus_hold = "false";
defparam \RD_data[12]~output .open_drain_output = "false";
defparam \RD_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \RD_data[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[13]),
	.obar());
// synopsys translate_off
defparam \RD_data[13]~output .bus_hold = "false";
defparam \RD_data[13]~output .open_drain_output = "false";
defparam \RD_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \RD_data[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[14]),
	.obar());
// synopsys translate_off
defparam \RD_data[14]~output .bus_hold = "false";
defparam \RD_data[14]~output .open_drain_output = "false";
defparam \RD_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \RD_data[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[15]),
	.obar());
// synopsys translate_off
defparam \RD_data[15]~output .bus_hold = "false";
defparam \RD_data[15]~output .open_drain_output = "false";
defparam \RD_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \RD_data[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[16]),
	.obar());
// synopsys translate_off
defparam \RD_data[16]~output .bus_hold = "false";
defparam \RD_data[16]~output .open_drain_output = "false";
defparam \RD_data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \RD_data[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[17]),
	.obar());
// synopsys translate_off
defparam \RD_data[17]~output .bus_hold = "false";
defparam \RD_data[17]~output .open_drain_output = "false";
defparam \RD_data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \RD_data[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[18]),
	.obar());
// synopsys translate_off
defparam \RD_data[18]~output .bus_hold = "false";
defparam \RD_data[18]~output .open_drain_output = "false";
defparam \RD_data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \RD_data[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[19]),
	.obar());
// synopsys translate_off
defparam \RD_data[19]~output .bus_hold = "false";
defparam \RD_data[19]~output .open_drain_output = "false";
defparam \RD_data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \RD_data[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[20]),
	.obar());
// synopsys translate_off
defparam \RD_data[20]~output .bus_hold = "false";
defparam \RD_data[20]~output .open_drain_output = "false";
defparam \RD_data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \RD_data[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[21]),
	.obar());
// synopsys translate_off
defparam \RD_data[21]~output .bus_hold = "false";
defparam \RD_data[21]~output .open_drain_output = "false";
defparam \RD_data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \RD_data[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[22]),
	.obar());
// synopsys translate_off
defparam \RD_data[22]~output .bus_hold = "false";
defparam \RD_data[22]~output .open_drain_output = "false";
defparam \RD_data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N76
cyclonev_io_obuf \RD_data[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[23]),
	.obar());
// synopsys translate_off
defparam \RD_data[23]~output .bus_hold = "false";
defparam \RD_data[23]~output .open_drain_output = "false";
defparam \RD_data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \RD_data[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[24]),
	.obar());
// synopsys translate_off
defparam \RD_data[24]~output .bus_hold = "false";
defparam \RD_data[24]~output .open_drain_output = "false";
defparam \RD_data[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N2
cyclonev_io_obuf \RD_data[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[25]),
	.obar());
// synopsys translate_off
defparam \RD_data[25]~output .bus_hold = "false";
defparam \RD_data[25]~output .open_drain_output = "false";
defparam \RD_data[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \RD_data[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[26]),
	.obar());
// synopsys translate_off
defparam \RD_data[26]~output .bus_hold = "false";
defparam \RD_data[26]~output .open_drain_output = "false";
defparam \RD_data[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N36
cyclonev_io_obuf \RD_data[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[27]),
	.obar());
// synopsys translate_off
defparam \RD_data[27]~output .bus_hold = "false";
defparam \RD_data[27]~output .open_drain_output = "false";
defparam \RD_data[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N36
cyclonev_io_obuf \RD_data[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[28]),
	.obar());
// synopsys translate_off
defparam \RD_data[28]~output .bus_hold = "false";
defparam \RD_data[28]~output .open_drain_output = "false";
defparam \RD_data[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \RD_data[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[29]),
	.obar());
// synopsys translate_off
defparam \RD_data[29]~output .bus_hold = "false";
defparam \RD_data[29]~output .open_drain_output = "false";
defparam \RD_data[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \RD_data[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[30]),
	.obar());
// synopsys translate_off
defparam \RD_data[30]~output .bus_hold = "false";
defparam \RD_data[30]~output .open_drain_output = "false";
defparam \RD_data[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \RD_data[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RD_data[31]),
	.obar());
// synopsys translate_off
defparam \RD_data[31]~output .bus_hold = "false";
defparam \RD_data[31]~output .open_drain_output = "false";
defparam \RD_data[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \PCF[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[0]),
	.obar());
// synopsys translate_off
defparam \PCF[0]~output .bus_hold = "false";
defparam \PCF[0]~output .open_drain_output = "false";
defparam \PCF[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \PCF[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[1]),
	.obar());
// synopsys translate_off
defparam \PCF[1]~output .bus_hold = "false";
defparam \PCF[1]~output .open_drain_output = "false";
defparam \PCF[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \PCF[2]~output (
	.i(\riscv|dp|ifreg|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[2]),
	.obar());
// synopsys translate_off
defparam \PCF[2]~output .bus_hold = "false";
defparam \PCF[2]~output .open_drain_output = "false";
defparam \PCF[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \PCF[3]~output (
	.i(\riscv|dp|ifreg|q[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[3]),
	.obar());
// synopsys translate_off
defparam \PCF[3]~output .bus_hold = "false";
defparam \PCF[3]~output .open_drain_output = "false";
defparam \PCF[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \PCF[4]~output (
	.i(\riscv|dp|ifreg|q[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[4]),
	.obar());
// synopsys translate_off
defparam \PCF[4]~output .bus_hold = "false";
defparam \PCF[4]~output .open_drain_output = "false";
defparam \PCF[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \PCF[5]~output (
	.i(\riscv|dp|ifreg|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[5]),
	.obar());
// synopsys translate_off
defparam \PCF[5]~output .bus_hold = "false";
defparam \PCF[5]~output .open_drain_output = "false";
defparam \PCF[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \PCF[6]~output (
	.i(\riscv|dp|ifreg|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[6]),
	.obar());
// synopsys translate_off
defparam \PCF[6]~output .bus_hold = "false";
defparam \PCF[6]~output .open_drain_output = "false";
defparam \PCF[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \PCF[7]~output (
	.i(\riscv|dp|ifreg|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[7]),
	.obar());
// synopsys translate_off
defparam \PCF[7]~output .bus_hold = "false";
defparam \PCF[7]~output .open_drain_output = "false";
defparam \PCF[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \PCF[8]~output (
	.i(\riscv|dp|ifreg|q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[8]),
	.obar());
// synopsys translate_off
defparam \PCF[8]~output .bus_hold = "false";
defparam \PCF[8]~output .open_drain_output = "false";
defparam \PCF[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \PCF[9]~output (
	.i(\riscv|dp|ifreg|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[9]),
	.obar());
// synopsys translate_off
defparam \PCF[9]~output .bus_hold = "false";
defparam \PCF[9]~output .open_drain_output = "false";
defparam \PCF[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \PCF[10]~output (
	.i(\riscv|dp|ifreg|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[10]),
	.obar());
// synopsys translate_off
defparam \PCF[10]~output .bus_hold = "false";
defparam \PCF[10]~output .open_drain_output = "false";
defparam \PCF[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \PCF[11]~output (
	.i(\riscv|dp|ifreg|q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[11]),
	.obar());
// synopsys translate_off
defparam \PCF[11]~output .bus_hold = "false";
defparam \PCF[11]~output .open_drain_output = "false";
defparam \PCF[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N36
cyclonev_io_obuf \PCF[12]~output (
	.i(\riscv|dp|ifreg|q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[12]),
	.obar());
// synopsys translate_off
defparam \PCF[12]~output .bus_hold = "false";
defparam \PCF[12]~output .open_drain_output = "false";
defparam \PCF[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \PCF[13]~output (
	.i(\riscv|dp|ifreg|q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[13]),
	.obar());
// synopsys translate_off
defparam \PCF[13]~output .bus_hold = "false";
defparam \PCF[13]~output .open_drain_output = "false";
defparam \PCF[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \PCF[14]~output (
	.i(\riscv|dp|ifreg|q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[14]),
	.obar());
// synopsys translate_off
defparam \PCF[14]~output .bus_hold = "false";
defparam \PCF[14]~output .open_drain_output = "false";
defparam \PCF[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \PCF[15]~output (
	.i(\riscv|dp|ifreg|q[15]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[15]),
	.obar());
// synopsys translate_off
defparam \PCF[15]~output .bus_hold = "false";
defparam \PCF[15]~output .open_drain_output = "false";
defparam \PCF[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \PCF[16]~output (
	.i(\riscv|dp|ifreg|q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[16]),
	.obar());
// synopsys translate_off
defparam \PCF[16]~output .bus_hold = "false";
defparam \PCF[16]~output .open_drain_output = "false";
defparam \PCF[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \PCF[17]~output (
	.i(\riscv|dp|ifreg|q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[17]),
	.obar());
// synopsys translate_off
defparam \PCF[17]~output .bus_hold = "false";
defparam \PCF[17]~output .open_drain_output = "false";
defparam \PCF[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \PCF[18]~output (
	.i(\riscv|dp|ifreg|q [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[18]),
	.obar());
// synopsys translate_off
defparam \PCF[18]~output .bus_hold = "false";
defparam \PCF[18]~output .open_drain_output = "false";
defparam \PCF[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \PCF[19]~output (
	.i(\riscv|dp|ifreg|q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[19]),
	.obar());
// synopsys translate_off
defparam \PCF[19]~output .bus_hold = "false";
defparam \PCF[19]~output .open_drain_output = "false";
defparam \PCF[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N53
cyclonev_io_obuf \PCF[20]~output (
	.i(\riscv|dp|ifreg|q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[20]),
	.obar());
// synopsys translate_off
defparam \PCF[20]~output .bus_hold = "false";
defparam \PCF[20]~output .open_drain_output = "false";
defparam \PCF[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \PCF[21]~output (
	.i(\riscv|dp|ifreg|q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[21]),
	.obar());
// synopsys translate_off
defparam \PCF[21]~output .bus_hold = "false";
defparam \PCF[21]~output .open_drain_output = "false";
defparam \PCF[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \PCF[22]~output (
	.i(\riscv|dp|ifreg|q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[22]),
	.obar());
// synopsys translate_off
defparam \PCF[22]~output .bus_hold = "false";
defparam \PCF[22]~output .open_drain_output = "false";
defparam \PCF[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \PCF[23]~output (
	.i(\riscv|dp|ifreg|q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[23]),
	.obar());
// synopsys translate_off
defparam \PCF[23]~output .bus_hold = "false";
defparam \PCF[23]~output .open_drain_output = "false";
defparam \PCF[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \PCF[24]~output (
	.i(\riscv|dp|ifreg|q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[24]),
	.obar());
// synopsys translate_off
defparam \PCF[24]~output .bus_hold = "false";
defparam \PCF[24]~output .open_drain_output = "false";
defparam \PCF[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \PCF[25]~output (
	.i(\riscv|dp|ifreg|q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[25]),
	.obar());
// synopsys translate_off
defparam \PCF[25]~output .bus_hold = "false";
defparam \PCF[25]~output .open_drain_output = "false";
defparam \PCF[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \PCF[26]~output (
	.i(\riscv|dp|ifreg|q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[26]),
	.obar());
// synopsys translate_off
defparam \PCF[26]~output .bus_hold = "false";
defparam \PCF[26]~output .open_drain_output = "false";
defparam \PCF[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \PCF[27]~output (
	.i(\riscv|dp|ifreg|q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[27]),
	.obar());
// synopsys translate_off
defparam \PCF[27]~output .bus_hold = "false";
defparam \PCF[27]~output .open_drain_output = "false";
defparam \PCF[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \PCF[28]~output (
	.i(\riscv|dp|ifreg|q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[28]),
	.obar());
// synopsys translate_off
defparam \PCF[28]~output .bus_hold = "false";
defparam \PCF[28]~output .open_drain_output = "false";
defparam \PCF[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \PCF[29]~output (
	.i(\riscv|dp|ifreg|q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[29]),
	.obar());
// synopsys translate_off
defparam \PCF[29]~output .bus_hold = "false";
defparam \PCF[29]~output .open_drain_output = "false";
defparam \PCF[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \PCF[30]~output (
	.i(\riscv|dp|ifreg|q [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[30]),
	.obar());
// synopsys translate_off
defparam \PCF[30]~output .bus_hold = "false";
defparam \PCF[30]~output .open_drain_output = "false";
defparam \PCF[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \PCF[31]~output (
	.i(\riscv|dp|ifreg|q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCF[31]),
	.obar());
// synopsys translate_off
defparam \PCF[31]~output .bus_hold = "false";
defparam \PCF[31]~output .open_drain_output = "false";
defparam \PCF[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \ALUResultM[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[0]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[0]~output .bus_hold = "false";
defparam \ALUResultM[0]~output .open_drain_output = "false";
defparam \ALUResultM[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \ALUResultM[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[1]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[1]~output .bus_hold = "false";
defparam \ALUResultM[1]~output .open_drain_output = "false";
defparam \ALUResultM[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \ALUResultM[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[2]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[2]~output .bus_hold = "false";
defparam \ALUResultM[2]~output .open_drain_output = "false";
defparam \ALUResultM[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \ALUResultM[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[3]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[3]~output .bus_hold = "false";
defparam \ALUResultM[3]~output .open_drain_output = "false";
defparam \ALUResultM[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \ALUResultM[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[4]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[4]~output .bus_hold = "false";
defparam \ALUResultM[4]~output .open_drain_output = "false";
defparam \ALUResultM[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N76
cyclonev_io_obuf \ALUResultM[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[5]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[5]~output .bus_hold = "false";
defparam \ALUResultM[5]~output .open_drain_output = "false";
defparam \ALUResultM[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N19
cyclonev_io_obuf \ALUResultM[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[6]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[6]~output .bus_hold = "false";
defparam \ALUResultM[6]~output .open_drain_output = "false";
defparam \ALUResultM[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \ALUResultM[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[7]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[7]~output .bus_hold = "false";
defparam \ALUResultM[7]~output .open_drain_output = "false";
defparam \ALUResultM[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N19
cyclonev_io_obuf \ALUResultM[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[8]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[8]~output .bus_hold = "false";
defparam \ALUResultM[8]~output .open_drain_output = "false";
defparam \ALUResultM[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \ALUResultM[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[9]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[9]~output .bus_hold = "false";
defparam \ALUResultM[9]~output .open_drain_output = "false";
defparam \ALUResultM[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \ALUResultM[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[10]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[10]~output .bus_hold = "false";
defparam \ALUResultM[10]~output .open_drain_output = "false";
defparam \ALUResultM[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \ALUResultM[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[11]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[11]~output .bus_hold = "false";
defparam \ALUResultM[11]~output .open_drain_output = "false";
defparam \ALUResultM[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \ALUResultM[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[12]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[12]~output .bus_hold = "false";
defparam \ALUResultM[12]~output .open_drain_output = "false";
defparam \ALUResultM[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \ALUResultM[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[13]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[13]~output .bus_hold = "false";
defparam \ALUResultM[13]~output .open_drain_output = "false";
defparam \ALUResultM[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N2
cyclonev_io_obuf \ALUResultM[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[14]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[14]~output .bus_hold = "false";
defparam \ALUResultM[14]~output .open_drain_output = "false";
defparam \ALUResultM[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \ALUResultM[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[15]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[15]~output .bus_hold = "false";
defparam \ALUResultM[15]~output .open_drain_output = "false";
defparam \ALUResultM[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \ALUResultM[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[16]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[16]~output .bus_hold = "false";
defparam \ALUResultM[16]~output .open_drain_output = "false";
defparam \ALUResultM[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N53
cyclonev_io_obuf \ALUResultM[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[17]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[17]~output .bus_hold = "false";
defparam \ALUResultM[17]~output .open_drain_output = "false";
defparam \ALUResultM[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \ALUResultM[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[18]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[18]~output .bus_hold = "false";
defparam \ALUResultM[18]~output .open_drain_output = "false";
defparam \ALUResultM[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \ALUResultM[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[19]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[19]~output .bus_hold = "false";
defparam \ALUResultM[19]~output .open_drain_output = "false";
defparam \ALUResultM[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \ALUResultM[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[20]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[20]~output .bus_hold = "false";
defparam \ALUResultM[20]~output .open_drain_output = "false";
defparam \ALUResultM[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \ALUResultM[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[21]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[21]~output .bus_hold = "false";
defparam \ALUResultM[21]~output .open_drain_output = "false";
defparam \ALUResultM[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \ALUResultM[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[22]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[22]~output .bus_hold = "false";
defparam \ALUResultM[22]~output .open_drain_output = "false";
defparam \ALUResultM[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \ALUResultM[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[23]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[23]~output .bus_hold = "false";
defparam \ALUResultM[23]~output .open_drain_output = "false";
defparam \ALUResultM[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \ALUResultM[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[24]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[24]~output .bus_hold = "false";
defparam \ALUResultM[24]~output .open_drain_output = "false";
defparam \ALUResultM[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \ALUResultM[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[25]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[25]~output .bus_hold = "false";
defparam \ALUResultM[25]~output .open_drain_output = "false";
defparam \ALUResultM[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N36
cyclonev_io_obuf \ALUResultM[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[26]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[26]~output .bus_hold = "false";
defparam \ALUResultM[26]~output .open_drain_output = "false";
defparam \ALUResultM[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \ALUResultM[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[27]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[27]~output .bus_hold = "false";
defparam \ALUResultM[27]~output .open_drain_output = "false";
defparam \ALUResultM[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \ALUResultM[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[28]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[28]~output .bus_hold = "false";
defparam \ALUResultM[28]~output .open_drain_output = "false";
defparam \ALUResultM[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N42
cyclonev_io_obuf \ALUResultM[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[29]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[29]~output .bus_hold = "false";
defparam \ALUResultM[29]~output .open_drain_output = "false";
defparam \ALUResultM[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \ALUResultM[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[30]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[30]~output .bus_hold = "false";
defparam \ALUResultM[30]~output .open_drain_output = "false";
defparam \ALUResultM[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \ALUResultM[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALUResultM[31]),
	.obar());
// synopsys translate_off
defparam \ALUResultM[31]~output .bus_hold = "false";
defparam \ALUResultM[31]~output .open_drain_output = "false";
defparam \ALUResultM[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N53
cyclonev_io_obuf \WriteDataM[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[0]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[0]~output .bus_hold = "false";
defparam \WriteDataM[0]~output .open_drain_output = "false";
defparam \WriteDataM[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \WriteDataM[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[1]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[1]~output .bus_hold = "false";
defparam \WriteDataM[1]~output .open_drain_output = "false";
defparam \WriteDataM[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \WriteDataM[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[2]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[2]~output .bus_hold = "false";
defparam \WriteDataM[2]~output .open_drain_output = "false";
defparam \WriteDataM[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \WriteDataM[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[3]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[3]~output .bus_hold = "false";
defparam \WriteDataM[3]~output .open_drain_output = "false";
defparam \WriteDataM[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \WriteDataM[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[4]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[4]~output .bus_hold = "false";
defparam \WriteDataM[4]~output .open_drain_output = "false";
defparam \WriteDataM[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \WriteDataM[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[5]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[5]~output .bus_hold = "false";
defparam \WriteDataM[5]~output .open_drain_output = "false";
defparam \WriteDataM[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \WriteDataM[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[6]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[6]~output .bus_hold = "false";
defparam \WriteDataM[6]~output .open_drain_output = "false";
defparam \WriteDataM[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N2
cyclonev_io_obuf \WriteDataM[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[7]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[7]~output .bus_hold = "false";
defparam \WriteDataM[7]~output .open_drain_output = "false";
defparam \WriteDataM[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \WriteDataM[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[8]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[8]~output .bus_hold = "false";
defparam \WriteDataM[8]~output .open_drain_output = "false";
defparam \WriteDataM[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \WriteDataM[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[9]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[9]~output .bus_hold = "false";
defparam \WriteDataM[9]~output .open_drain_output = "false";
defparam \WriteDataM[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N53
cyclonev_io_obuf \WriteDataM[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[10]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[10]~output .bus_hold = "false";
defparam \WriteDataM[10]~output .open_drain_output = "false";
defparam \WriteDataM[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \WriteDataM[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[11]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[11]~output .bus_hold = "false";
defparam \WriteDataM[11]~output .open_drain_output = "false";
defparam \WriteDataM[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N19
cyclonev_io_obuf \WriteDataM[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[12]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[12]~output .bus_hold = "false";
defparam \WriteDataM[12]~output .open_drain_output = "false";
defparam \WriteDataM[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \WriteDataM[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[13]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[13]~output .bus_hold = "false";
defparam \WriteDataM[13]~output .open_drain_output = "false";
defparam \WriteDataM[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \WriteDataM[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[14]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[14]~output .bus_hold = "false";
defparam \WriteDataM[14]~output .open_drain_output = "false";
defparam \WriteDataM[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \WriteDataM[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[15]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[15]~output .bus_hold = "false";
defparam \WriteDataM[15]~output .open_drain_output = "false";
defparam \WriteDataM[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \WriteDataM[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[16]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[16]~output .bus_hold = "false";
defparam \WriteDataM[16]~output .open_drain_output = "false";
defparam \WriteDataM[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \WriteDataM[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[17]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[17]~output .bus_hold = "false";
defparam \WriteDataM[17]~output .open_drain_output = "false";
defparam \WriteDataM[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \WriteDataM[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[18]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[18]~output .bus_hold = "false";
defparam \WriteDataM[18]~output .open_drain_output = "false";
defparam \WriteDataM[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \WriteDataM[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[19]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[19]~output .bus_hold = "false";
defparam \WriteDataM[19]~output .open_drain_output = "false";
defparam \WriteDataM[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \WriteDataM[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[20]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[20]~output .bus_hold = "false";
defparam \WriteDataM[20]~output .open_drain_output = "false";
defparam \WriteDataM[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \WriteDataM[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[21]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[21]~output .bus_hold = "false";
defparam \WriteDataM[21]~output .open_drain_output = "false";
defparam \WriteDataM[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \WriteDataM[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[22]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[22]~output .bus_hold = "false";
defparam \WriteDataM[22]~output .open_drain_output = "false";
defparam \WriteDataM[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \WriteDataM[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[23]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[23]~output .bus_hold = "false";
defparam \WriteDataM[23]~output .open_drain_output = "false";
defparam \WriteDataM[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \WriteDataM[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[24]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[24]~output .bus_hold = "false";
defparam \WriteDataM[24]~output .open_drain_output = "false";
defparam \WriteDataM[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \WriteDataM[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[25]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[25]~output .bus_hold = "false";
defparam \WriteDataM[25]~output .open_drain_output = "false";
defparam \WriteDataM[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N42
cyclonev_io_obuf \WriteDataM[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[26]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[26]~output .bus_hold = "false";
defparam \WriteDataM[26]~output .open_drain_output = "false";
defparam \WriteDataM[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \WriteDataM[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[27]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[27]~output .bus_hold = "false";
defparam \WriteDataM[27]~output .open_drain_output = "false";
defparam \WriteDataM[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \WriteDataM[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[28]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[28]~output .bus_hold = "false";
defparam \WriteDataM[28]~output .open_drain_output = "false";
defparam \WriteDataM[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \WriteDataM[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[29]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[29]~output .bus_hold = "false";
defparam \WriteDataM[29]~output .open_drain_output = "false";
defparam \WriteDataM[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \WriteDataM[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[30]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[30]~output .bus_hold = "false";
defparam \WriteDataM[30]~output .open_drain_output = "false";
defparam \WriteDataM[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N36
cyclonev_io_obuf \WriteDataM[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteDataM[31]),
	.obar());
// synopsys translate_off
defparam \WriteDataM[31]~output .bus_hold = "false";
defparam \WriteDataM[31]~output .open_drain_output = "false";
defparam \WriteDataM[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X87_Y32_N8
dffeas \riscv|dp|idexreg|JumpE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|InstrD [7]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|JumpE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|JumpE .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|JumpE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \clr~input (
	.i(clr),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clr~input_o ));
// synopsys translate_off
defparam \clr~input .bus_hold = "false";
defparam \clr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N3
cyclonev_lcell_comb \riscv|dp|comb~0 (
// Equation(s):
// \riscv|dp|comb~0_combout  = ( \clr~input_o  ) # ( !\clr~input_o  & ( \riscv|dp|idexreg|JumpE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|JumpE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clr~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|comb~0 .extended_lut = "off";
defparam \riscv|dp|comb~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \riscv|dp|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y32_N56
dffeas \riscv|dp|ifidreg|InstrD[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\im|rd [0]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|InstrD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|InstrD[7] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|InstrD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N48
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[6]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[6]~feeder_combout  = \riscv|dp|ifreg|q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[6]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \riscv|dp|ifidreg|PCD[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N50
dffeas \riscv|dp|ifidreg|PCD[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[6] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N5
dffeas \riscv|dp|idexreg|PCE[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [6]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[6] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N3
cyclonev_lcell_comb \riscv|dp|adder_base[6]~4 (
// Equation(s):
// \riscv|dp|adder_base[6]~4_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [6])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[6]~4 .extended_lut = "off";
defparam \riscv|dp|adder_base[6]~4 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N14
dffeas \riscv|dp|ifreg|q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~17_sumout ),
	.asdata(\riscv|dp|adder_base[6]~4_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N0
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~1 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~1_sumout  = SUM(( \riscv|dp|ifreg|q[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \riscv|dp|pcplus4|Add0~2  = CARRY(( \riscv|dp|ifreg|q[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~1_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~1 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \riscv|dp|pcplus4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N1
dffeas \riscv|dp|ifreg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~1_sumout ),
	.asdata(\riscv|dp|adder_base[2]~0_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[2] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y32_N35
dffeas \riscv|dp|ifidreg|PCD[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [2]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[2] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y32_N32
dffeas \riscv|dp|idexreg|PCE[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [2]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[2] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N49
dffeas \riscv|dp|idexreg|jumpRegE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|c|md|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|jumpRegE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|jumpRegE .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|jumpRegE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N30
cyclonev_lcell_comb \riscv|dp|adder_base[2]~0 (
// Equation(s):
// \riscv|dp|adder_base[2]~0_combout  = ( \riscv|dp|idexreg|PCE [2] & ( !\riscv|dp|idexreg|jumpRegE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\riscv|dp|idexreg|PCE [2]),
	.dataf(!\riscv|dp|idexreg|jumpRegE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[2]~0 .extended_lut = "off";
defparam \riscv|dp|adder_base[2]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \riscv|dp|adder_base[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N2
dffeas \riscv|dp|ifreg|q[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~1_sumout ),
	.asdata(\riscv|dp|adder_base[2]~0_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N3
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~5 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~5_sumout  = SUM(( \riscv|dp|ifreg|q[3]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~2  ))
// \riscv|dp|pcplus4|Add0~6  = CARRY(( \riscv|dp|ifreg|q[3]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~2  ))

	.dataa(!\riscv|dp|ifreg|q[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~5_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~5 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \riscv|dp|pcplus4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N51
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[3]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[3]~feeder_combout  = ( \riscv|dp|ifreg|q[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[3]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N52
dffeas \riscv|dp|ifidreg|PCD[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[3] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N23
dffeas \riscv|dp|idexreg|PCE[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [3]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[3] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N21
cyclonev_lcell_comb \riscv|dp|adder_base[3]~1 (
// Equation(s):
// \riscv|dp|adder_base[3]~1_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [3])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[3]~1 .extended_lut = "off";
defparam \riscv|dp|adder_base[3]~1 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N5
dffeas \riscv|dp|ifreg|q[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~5_sumout ),
	.asdata(\riscv|dp|adder_base[3]~1_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N6
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~9 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~9_sumout  = SUM(( \riscv|dp|ifreg|q[4]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~6  ))
// \riscv|dp|pcplus4|Add0~10  = CARRY(( \riscv|dp|ifreg|q[4]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~6  ))

	.dataa(gnd),
	.datab(!\riscv|dp|ifreg|q[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~9_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~9 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \riscv|dp|pcplus4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N7
dffeas \riscv|dp|ifreg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~9_sumout ),
	.asdata(\riscv|dp|adder_base[4]~2_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[4] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N28
dffeas \riscv|dp|ifidreg|PCD[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [4]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[4] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N59
dffeas \riscv|dp|idexreg|PCE[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [4]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[4] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N57
cyclonev_lcell_comb \riscv|dp|adder_base[4]~2 (
// Equation(s):
// \riscv|dp|adder_base[4]~2_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datad(!\riscv|dp|idexreg|PCE [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[4]~2 .extended_lut = "off";
defparam \riscv|dp|adder_base[4]~2 .lut_mask = 64'h00F000F000F000F0;
defparam \riscv|dp|adder_base[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N8
dffeas \riscv|dp|ifreg|q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~9_sumout ),
	.asdata(\riscv|dp|adder_base[4]~2_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N9
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~13 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~13_sumout  = SUM(( \riscv|dp|ifreg|q[5]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~10  ))
// \riscv|dp|pcplus4|Add0~14  = CARRY(( \riscv|dp|ifreg|q[5]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~13_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~13 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N24
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[5]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[5]~feeder_combout  = ( \riscv|dp|ifreg|q[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[5]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N25
dffeas \riscv|dp|ifidreg|PCD[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[5] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y32_N14
dffeas \riscv|dp|idexreg|PCE[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [5]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[5] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N12
cyclonev_lcell_comb \riscv|dp|adder_base[5]~3 (
// Equation(s):
// \riscv|dp|adder_base[5]~3_combout  = (!\riscv|dp|idexreg|jumpRegE~q  & \riscv|dp|idexreg|PCE [5])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[5]~3 .extended_lut = "off";
defparam \riscv|dp|adder_base[5]~3 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N11
dffeas \riscv|dp|ifreg|q[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~13_sumout ),
	.asdata(\riscv|dp|adder_base[5]~3_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N12
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~17 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~17_sumout  = SUM(( \riscv|dp|ifreg|q[6]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~14  ))
// \riscv|dp|pcplus4|Add0~18  = CARRY(( \riscv|dp|ifreg|q[6]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~14  ))

	.dataa(gnd),
	.datab(!\riscv|dp|ifreg|q[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~17_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~17 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \riscv|dp|pcplus4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N13
dffeas \riscv|dp|ifreg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~17_sumout ),
	.asdata(\riscv|dp|adder_base[6]~4_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[6] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y32_N4
dffeas \riscv|dp|ifreg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~5_sumout ),
	.asdata(\riscv|dp|adder_base[3]~1_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[3] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y32_N10
dffeas \riscv|dp|ifreg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~13_sumout ),
	.asdata(\riscv|dp|adder_base[5]~3_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[5] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N6
cyclonev_lcell_comb \im|RAM~1 (
// Equation(s):
// \im|RAM~1_combout  = ( !\riscv|dp|ifreg|q [3] & ( !\riscv|dp|ifreg|q [5] & ( (!\riscv|dp|ifreg|q [6] & (!\riscv|dp|ifreg|q [7] & (!\riscv|dp|ifreg|q [4] & !\riscv|dp|ifreg|q [2]))) ) ) )

	.dataa(!\riscv|dp|ifreg|q [6]),
	.datab(!\riscv|dp|ifreg|q [7]),
	.datac(!\riscv|dp|ifreg|q [4]),
	.datad(!\riscv|dp|ifreg|q [2]),
	.datae(!\riscv|dp|ifreg|q [3]),
	.dataf(!\riscv|dp|ifreg|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|RAM~1 .extended_lut = "off";
defparam \im|RAM~1 .lut_mask = 64'h8000000000000000;
defparam \im|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N7
dffeas \im|rd[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\im|RAM~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\im|rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \im|rd[3] .is_wysiwyg = "true";
defparam \im|rd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N58
dffeas \riscv|dp|ifidreg|InstrD[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\im|rd [3]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|InstrD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|InstrD[3] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|InstrD[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N48
cyclonev_lcell_comb \riscv|c|md|Decoder0~0 (
// Equation(s):
// \riscv|c|md|Decoder0~0_combout  = ( !\riscv|dp|ifidreg|InstrD [3] & ( \riscv|dp|ifidreg|InstrD [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifidreg|InstrD [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifidreg|InstrD [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|c|md|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|c|md|Decoder0~0 .extended_lut = "off";
defparam \riscv|c|md|Decoder0~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \riscv|c|md|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y31_N50
dffeas \riscv|dp|idexreg|jumpRegE~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|c|md|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|jumpRegE~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|jumpRegE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N54
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[7]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[7]~feeder_combout  = \riscv|dp|ifreg|q [7]

	.dataa(gnd),
	.datab(!\riscv|dp|ifreg|q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[7]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \riscv|dp|ifidreg|PCD[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N56
dffeas \riscv|dp|ifidreg|PCD[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[7] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N2
dffeas \riscv|dp|idexreg|PCE[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [7]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[7] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N0
cyclonev_lcell_comb \riscv|dp|adder_base[7]~5 (
// Equation(s):
// \riscv|dp|adder_base[7]~5_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [7])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[7]~5 .extended_lut = "off";
defparam \riscv|dp|adder_base[7]~5 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N17
dffeas \riscv|dp|ifreg|q[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~21_sumout ),
	.asdata(\riscv|dp|adder_base[7]~5_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N15
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~21 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~21_sumout  = SUM(( \riscv|dp|ifreg|q[7]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~18  ))
// \riscv|dp|pcplus4|Add0~22  = CARRY(( \riscv|dp|ifreg|q[7]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~21_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~21 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N16
dffeas \riscv|dp|ifreg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~21_sumout ),
	.asdata(\riscv|dp|adder_base[7]~5_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[7] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N30
cyclonev_lcell_comb \im|RAM~0 (
// Equation(s):
// \im|RAM~0_combout  = ( !\riscv|dp|ifreg|q [6] & ( !\riscv|dp|ifreg|q[3]~DUPLICATE_q  & ( (!\riscv|dp|ifreg|q [7] & (!\riscv|dp|ifreg|q [4] & !\riscv|dp|ifreg|q [5])) ) ) )

	.dataa(gnd),
	.datab(!\riscv|dp|ifreg|q [7]),
	.datac(!\riscv|dp|ifreg|q [4]),
	.datad(!\riscv|dp|ifreg|q [5]),
	.datae(!\riscv|dp|ifreg|q [6]),
	.dataf(!\riscv|dp|ifreg|q[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|RAM~0 .extended_lut = "off";
defparam \im|RAM~0 .lut_mask = 64'hC000000000000000;
defparam \im|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N31
dffeas \im|rd[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\im|RAM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\im|rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \im|rd[0] .is_wysiwyg = "true";
defparam \im|rd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N42
cyclonev_lcell_comb \im|RAM~2 (
// Equation(s):
// \im|RAM~2_combout  = ( !\riscv|dp|ifreg|q [3] & ( !\riscv|dp|ifreg|q [5] & ( (!\riscv|dp|ifreg|q [6] & (!\riscv|dp|ifreg|q [7] & (!\riscv|dp|ifreg|q [4] & \riscv|dp|ifreg|q [2]))) ) ) )

	.dataa(!\riscv|dp|ifreg|q [6]),
	.datab(!\riscv|dp|ifreg|q [7]),
	.datac(!\riscv|dp|ifreg|q [4]),
	.datad(!\riscv|dp|ifreg|q [2]),
	.datae(!\riscv|dp|ifreg|q [3]),
	.dataf(!\riscv|dp|ifreg|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|RAM~2 .extended_lut = "off";
defparam \im|RAM~2 .lut_mask = 64'h0080000000000000;
defparam \im|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N43
dffeas \im|rd[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\im|RAM~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\im|rd [16]),
	.prn(vcc));
// synopsys translate_off
defparam \im|rd[16] .is_wysiwyg = "true";
defparam \im|rd[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y32_N53
dffeas \riscv|dp|ifidreg|PCD[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [8]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[8] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y32_N50
dffeas \riscv|dp|idexreg|PCE[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [8]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [8]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[8] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N48
cyclonev_lcell_comb \riscv|dp|adder_base[8]~6 (
// Equation(s):
// \riscv|dp|adder_base[8]~6_combout  = ( \riscv|dp|idexreg|PCE [8] & ( !\riscv|dp|idexreg|jumpRegE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\riscv|dp|idexreg|PCE [8]),
	.dataf(!\riscv|dp|idexreg|jumpRegE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[8]~6 .extended_lut = "off";
defparam \riscv|dp|adder_base[8]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \riscv|dp|adder_base[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N20
dffeas \riscv|dp|ifreg|q[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~25_sumout ),
	.asdata(\riscv|dp|adder_base[8]~6_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N18
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~25 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~25_sumout  = SUM(( \riscv|dp|ifreg|q[8]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~22  ))
// \riscv|dp|pcplus4|Add0~26  = CARRY(( \riscv|dp|ifreg|q[8]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~25_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~25 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N19
dffeas \riscv|dp|ifreg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~25_sumout ),
	.asdata(\riscv|dp|adder_base[8]~6_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[8] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N21
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~29 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~29_sumout  = SUM(( \riscv|dp|ifreg|q [9] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~26  ))
// \riscv|dp|pcplus4|Add0~30  = CARRY(( \riscv|dp|ifreg|q [9] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~26  ))

	.dataa(!\riscv|dp|ifreg|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~29_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~29 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \riscv|dp|pcplus4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N49
dffeas \riscv|dp|ifidreg|PCD[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [9]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[9] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N20
dffeas \riscv|dp|idexreg|PCE[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [9]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [9]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[9] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N18
cyclonev_lcell_comb \riscv|dp|adder_base[9]~7 (
// Equation(s):
// \riscv|dp|adder_base[9]~7_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [9])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[9]~7 .extended_lut = "off";
defparam \riscv|dp|adder_base[9]~7 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N23
dffeas \riscv|dp|ifreg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~29_sumout ),
	.asdata(\riscv|dp|adder_base[9]~7_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[9] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N26
dffeas \riscv|dp|ifidreg|PCD[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [10]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[10] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N38
dffeas \riscv|dp|idexreg|PCE[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [10]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [10]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[10] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N36
cyclonev_lcell_comb \riscv|dp|adder_base[10]~8 (
// Equation(s):
// \riscv|dp|adder_base[10]~8_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [10])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[10]~8 .extended_lut = "off";
defparam \riscv|dp|adder_base[10]~8 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N26
dffeas \riscv|dp|ifreg|q[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~33_sumout ),
	.asdata(\riscv|dp|adder_base[10]~8_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N24
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~33 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~33_sumout  = SUM(( \riscv|dp|ifreg|q[10]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~30  ))
// \riscv|dp|pcplus4|Add0~34  = CARRY(( \riscv|dp|ifreg|q[10]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~33_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~33 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N25
dffeas \riscv|dp|ifreg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~33_sumout ),
	.asdata(\riscv|dp|adder_base[10]~8_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[10] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N53
dffeas \riscv|dp|ifidreg|PCD[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [11]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[11] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N41
dffeas \riscv|dp|idexreg|PCE[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [11]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [11]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[11] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N39
cyclonev_lcell_comb \riscv|dp|adder_base[11]~9 (
// Equation(s):
// \riscv|dp|adder_base[11]~9_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [11])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[11]~9 .extended_lut = "off";
defparam \riscv|dp|adder_base[11]~9 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N29
dffeas \riscv|dp|ifreg|q[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~37_sumout ),
	.asdata(\riscv|dp|adder_base[11]~9_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[11]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N27
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~37 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~37_sumout  = SUM(( \riscv|dp|ifreg|q[11]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~34  ))
// \riscv|dp|pcplus4|Add0~38  = CARRY(( \riscv|dp|ifreg|q[11]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~34  ))

	.dataa(!\riscv|dp|ifreg|q[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~37_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~37 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \riscv|dp|pcplus4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N28
dffeas \riscv|dp|ifreg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~37_sumout ),
	.asdata(\riscv|dp|adder_base[11]~9_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[11] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N27
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[12]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[12]~feeder_combout  = \riscv|dp|ifreg|q[12]~DUPLICATE_q 

	.dataa(!\riscv|dp|ifreg|q[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[12]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \riscv|dp|ifidreg|PCD[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N29
dffeas \riscv|dp|ifidreg|PCD[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[12] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N17
dffeas \riscv|dp|idexreg|PCE[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [12]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [12]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[12] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N15
cyclonev_lcell_comb \riscv|dp|adder_base[12]~10 (
// Equation(s):
// \riscv|dp|adder_base[12]~10_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [12])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[12]~10 .extended_lut = "off";
defparam \riscv|dp|adder_base[12]~10 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N31
dffeas \riscv|dp|ifreg|q[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~41_sumout ),
	.asdata(\riscv|dp|adder_base[12]~10_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[12]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N30
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~41 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~41_sumout  = SUM(( \riscv|dp|ifreg|q[12]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~38  ))
// \riscv|dp|pcplus4|Add0~42  = CARRY(( \riscv|dp|ifreg|q[12]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~41_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~41 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N32
dffeas \riscv|dp|ifreg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~41_sumout ),
	.asdata(\riscv|dp|adder_base[12]~10_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[12] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N39
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[13]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[13]~feeder_combout  = ( \riscv|dp|ifreg|q [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[13]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y32_N41
dffeas \riscv|dp|ifidreg|PCD[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[13] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y32_N17
dffeas \riscv|dp|idexreg|PCE[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [13]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [13]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[13] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N15
cyclonev_lcell_comb \riscv|dp|adder_base[13]~11 (
// Equation(s):
// \riscv|dp|adder_base[13]~11_combout  = (!\riscv|dp|idexreg|jumpRegE~q  & \riscv|dp|idexreg|PCE [13])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[13]~11 .extended_lut = "off";
defparam \riscv|dp|adder_base[13]~11 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N35
dffeas \riscv|dp|ifreg|q[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~45_sumout ),
	.asdata(\riscv|dp|adder_base[13]~11_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[13]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N33
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~45 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~45_sumout  = SUM(( \riscv|dp|ifreg|q[13]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~42  ))
// \riscv|dp|pcplus4|Add0~46  = CARRY(( \riscv|dp|ifreg|q[13]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~42  ))

	.dataa(!\riscv|dp|ifreg|q[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~45_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~45 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \riscv|dp|pcplus4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N34
dffeas \riscv|dp|ifreg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~45_sumout ),
	.asdata(\riscv|dp|adder_base[13]~11_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[13] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N55
dffeas \riscv|dp|ifidreg|PCD[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [14]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[14] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y32_N14
dffeas \riscv|dp|idexreg|PCE[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [14]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [14]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[14] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N12
cyclonev_lcell_comb \riscv|dp|adder_base[14]~12 (
// Equation(s):
// \riscv|dp|adder_base[14]~12_combout  = (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [14])

	.dataa(gnd),
	.datab(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[14]~12 .extended_lut = "off";
defparam \riscv|dp|adder_base[14]~12 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \riscv|dp|adder_base[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N38
dffeas \riscv|dp|ifreg|q[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~49_sumout ),
	.asdata(\riscv|dp|adder_base[14]~12_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N36
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~49 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~49_sumout  = SUM(( \riscv|dp|ifreg|q[14]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~46  ))
// \riscv|dp|pcplus4|Add0~50  = CARRY(( \riscv|dp|ifreg|q[14]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~49_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~49 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N37
dffeas \riscv|dp|ifreg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~49_sumout ),
	.asdata(\riscv|dp|adder_base[14]~12_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[14] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N39
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~53 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~53_sumout  = SUM(( \riscv|dp|ifreg|q[15]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~50  ))
// \riscv|dp|pcplus4|Add0~54  = CARRY(( \riscv|dp|ifreg|q[15]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~53_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~53 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N40
dffeas \riscv|dp|ifreg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~53_sumout ),
	.asdata(\riscv|dp|adder_base[15]~13_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[15] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N42
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[15]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[15]~feeder_combout  = ( \riscv|dp|ifreg|q [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[15]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y32_N44
dffeas \riscv|dp|ifidreg|PCD[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[15] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y32_N59
dffeas \riscv|dp|idexreg|PCE[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [15]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [15]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[15] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N57
cyclonev_lcell_comb \riscv|dp|adder_base[15]~13 (
// Equation(s):
// \riscv|dp|adder_base[15]~13_combout  = ( \riscv|dp|idexreg|PCE [15] & ( !\riscv|dp|idexreg|jumpRegE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\riscv|dp|idexreg|PCE [15]),
	.dataf(!\riscv|dp|idexreg|jumpRegE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|adder_base[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|adder_base[15]~13 .extended_lut = "off";
defparam \riscv|dp|adder_base[15]~13 .lut_mask = 64'h0000FFFF00000000;
defparam \riscv|dp|adder_base[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N41
dffeas \riscv|dp|ifreg|q[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~53_sumout ),
	.asdata(\riscv|dp|adder_base[15]~13_combout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[15]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N42
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~57 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~57_sumout  = SUM(( \riscv|dp|ifreg|q [16] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~54  ))
// \riscv|dp|pcplus4|Add0~58  = CARRY(( \riscv|dp|ifreg|q [16] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\riscv|dp|ifreg|q [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~57_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~57 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \riscv|dp|pcplus4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y32_N1
dffeas \riscv|dp|ifidreg|PCD[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [16]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[16] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N53
dffeas \riscv|dp|idexreg|PCE[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [16]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [16]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[16] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N2
dffeas \riscv|dp|ifidreg|InstrD[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\im|rd [16]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|InstrD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|InstrD[16] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|InstrD[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N54
cyclonev_lcell_comb \riscv|dp|ext|Mux3~0 (
// Equation(s):
// \riscv|dp|ext|Mux3~0_combout  = ( \riscv|dp|ifidreg|InstrD [16] & ( \riscv|dp|ifidreg|InstrD [3] & ( \riscv|dp|ifidreg|InstrD [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifidreg|InstrD [7]),
	.datad(gnd),
	.datae(!\riscv|dp|ifidreg|InstrD [16]),
	.dataf(!\riscv|dp|ifidreg|InstrD [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ext|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ext|Mux3~0 .extended_lut = "off";
defparam \riscv|dp|ext|Mux3~0 .lut_mask = 64'h0000000000000F0F;
defparam \riscv|dp|ext|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y31_N56
dffeas \riscv|dp|idexreg|ImmExtE[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ext|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|ImmExtE [16]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|ImmExtE[16] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|ImmExtE[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N0
cyclonev_lcell_comb \riscv|dp|add|Add0~1 (
// Equation(s):
// \riscv|dp|add|Add0~1_sumout  = SUM(( \riscv|dp|idexreg|ImmExtE [16] ) + ( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [16]) ) + ( !VCC ))
// \riscv|dp|add|Add0~2  = CARRY(( \riscv|dp|idexreg|ImmExtE [16] ) + ( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [16]) ) + ( !VCC ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [16]),
	.datad(!\riscv|dp|idexreg|ImmExtE [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~1_sumout ),
	.cout(\riscv|dp|add|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~1 .extended_lut = "off";
defparam \riscv|dp|add|Add0~1 .lut_mask = 64'h0000F5F5000000FF;
defparam \riscv|dp|add|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N43
dffeas \riscv|dp|ifreg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~57_sumout ),
	.asdata(\riscv|dp|add|Add0~1_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[16] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y32_N36
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[17]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[17]~feeder_combout  = ( \riscv|dp|ifreg|q [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[17]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y32_N38
dffeas \riscv|dp|ifidreg|PCD[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[17] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y32_N22
dffeas \riscv|dp|idexreg|PCE[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [17]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [17]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[17] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N3
cyclonev_lcell_comb \riscv|dp|add|Add0~5 (
// Equation(s):
// \riscv|dp|add|Add0~5_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [17]) ) + ( GND ) + ( \riscv|dp|add|Add0~2  ))
// \riscv|dp|add|Add0~6  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [17]) ) + ( GND ) + ( \riscv|dp|add|Add0~2  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~5_sumout ),
	.cout(\riscv|dp|add|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~5 .extended_lut = "off";
defparam \riscv|dp|add|Add0~5 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N47
dffeas \riscv|dp|ifreg|q[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~61_sumout ),
	.asdata(\riscv|dp|add|Add0~5_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[17]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N45
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~61 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~61_sumout  = SUM(( \riscv|dp|ifreg|q[17]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~58  ))
// \riscv|dp|pcplus4|Add0~62  = CARRY(( \riscv|dp|ifreg|q[17]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~61_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~61 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N46
dffeas \riscv|dp|ifreg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~61_sumout ),
	.asdata(\riscv|dp|add|Add0~5_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[17] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N48
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~65 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~65_sumout  = SUM(( \riscv|dp|ifreg|q [18] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~62  ))
// \riscv|dp|pcplus4|Add0~66  = CARRY(( \riscv|dp|ifreg|q [18] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~65_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~65 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N33
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[18]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[18]~feeder_combout  = ( \riscv|dp|ifreg|q [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[18]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N34
dffeas \riscv|dp|ifidreg|PCD[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[18] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N7
dffeas \riscv|dp|idexreg|PCE[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [18]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [18]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[18] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N6
cyclonev_lcell_comb \riscv|dp|add|Add0~9 (
// Equation(s):
// \riscv|dp|add|Add0~9_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [18]) ) + ( GND ) + ( \riscv|dp|add|Add0~6  ))
// \riscv|dp|add|Add0~10  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [18]) ) + ( GND ) + ( \riscv|dp|add|Add0~6  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~9_sumout ),
	.cout(\riscv|dp|add|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~9 .extended_lut = "off";
defparam \riscv|dp|add|Add0~9 .lut_mask = 64'h0000FFFF000000AA;
defparam \riscv|dp|add|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N50
dffeas \riscv|dp|ifreg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~65_sumout ),
	.asdata(\riscv|dp|add|Add0~9_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[18] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N5
dffeas \riscv|dp|ifidreg|PCD[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [19]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[19] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N11
dffeas \riscv|dp|idexreg|PCE[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [19]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [19]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[19] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N9
cyclonev_lcell_comb \riscv|dp|add|Add0~13 (
// Equation(s):
// \riscv|dp|add|Add0~13_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [19]) ) + ( GND ) + ( \riscv|dp|add|Add0~10  ))
// \riscv|dp|add|Add0~14  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [19]) ) + ( GND ) + ( \riscv|dp|add|Add0~10  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~13_sumout ),
	.cout(\riscv|dp|add|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~13 .extended_lut = "off";
defparam \riscv|dp|add|Add0~13 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N53
dffeas \riscv|dp|ifreg|q[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~69_sumout ),
	.asdata(\riscv|dp|add|Add0~13_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[19]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N51
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~69 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~69_sumout  = SUM(( \riscv|dp|ifreg|q[19]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~66  ))
// \riscv|dp|pcplus4|Add0~70  = CARRY(( \riscv|dp|ifreg|q[19]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~66  ))

	.dataa(!\riscv|dp|ifreg|q[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~69_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~69 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \riscv|dp|pcplus4|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N52
dffeas \riscv|dp|ifreg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~69_sumout ),
	.asdata(\riscv|dp|add|Add0~13_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[19] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N54
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~73 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~73_sumout  = SUM(( \riscv|dp|ifreg|q [20] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~70  ))
// \riscv|dp|pcplus4|Add0~74  = CARRY(( \riscv|dp|ifreg|q [20] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~73_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~73 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y31_N3
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[20]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[20]~feeder_combout  = ( \riscv|dp|ifreg|q [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[20]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y31_N4
dffeas \riscv|dp|ifidreg|PCD[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[20] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N14
dffeas \riscv|dp|idexreg|PCE[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [20]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [20]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[20] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N12
cyclonev_lcell_comb \riscv|dp|add|Add0~17 (
// Equation(s):
// \riscv|dp|add|Add0~17_sumout  = SUM(( GND ) + ( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [20]) ) + ( \riscv|dp|add|Add0~14  ))
// \riscv|dp|add|Add0~18  = CARRY(( GND ) + ( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [20]) ) + ( \riscv|dp|add|Add0~14  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|idexreg|PCE [20]),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~17_sumout ),
	.cout(\riscv|dp|add|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~17 .extended_lut = "off";
defparam \riscv|dp|add|Add0~17 .lut_mask = 64'h0000FF5500000000;
defparam \riscv|dp|add|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N56
dffeas \riscv|dp|ifreg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~73_sumout ),
	.asdata(\riscv|dp|add|Add0~17_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[20] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y31_N6
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[21]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[21]~feeder_combout  = ( \riscv|dp|ifreg|q [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[21]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y31_N7
dffeas \riscv|dp|ifidreg|PCD[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[21] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N17
dffeas \riscv|dp|idexreg|PCE[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [21]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [21]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[21] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N15
cyclonev_lcell_comb \riscv|dp|add|Add0~21 (
// Equation(s):
// \riscv|dp|add|Add0~21_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [21]) ) + ( GND ) + ( \riscv|dp|add|Add0~18  ))
// \riscv|dp|add|Add0~22  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [21]) ) + ( GND ) + ( \riscv|dp|add|Add0~18  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~21_sumout ),
	.cout(\riscv|dp|add|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~21 .extended_lut = "off";
defparam \riscv|dp|add|Add0~21 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N59
dffeas \riscv|dp|ifreg|q[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~77_sumout ),
	.asdata(\riscv|dp|add|Add0~21_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[21]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N57
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~77 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~77_sumout  = SUM(( \riscv|dp|ifreg|q[21]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~74  ))
// \riscv|dp|pcplus4|Add0~78  = CARRY(( \riscv|dp|ifreg|q[21]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~77_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~77 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N58
dffeas \riscv|dp|ifreg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~77_sumout ),
	.asdata(\riscv|dp|add|Add0~21_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[21] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y31_N31
dffeas \riscv|dp|ifidreg|PCD[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q[22]~DUPLICATE_q ),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[22] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N20
dffeas \riscv|dp|idexreg|PCE[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [22]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [22]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[22] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N18
cyclonev_lcell_comb \riscv|dp|add|Add0~25 (
// Equation(s):
// \riscv|dp|add|Add0~25_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [22]) ) + ( GND ) + ( \riscv|dp|add|Add0~22  ))
// \riscv|dp|add|Add0~26  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [22]) ) + ( GND ) + ( \riscv|dp|add|Add0~22  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~25_sumout ),
	.cout(\riscv|dp|add|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~25 .extended_lut = "off";
defparam \riscv|dp|add|Add0~25 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N2
dffeas \riscv|dp|ifreg|q[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~81_sumout ),
	.asdata(\riscv|dp|add|Add0~25_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[22]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N0
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~81 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~81_sumout  = SUM(( \riscv|dp|ifreg|q[22]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~78  ))
// \riscv|dp|pcplus4|Add0~82  = CARRY(( \riscv|dp|ifreg|q[22]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~81_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~81 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N1
dffeas \riscv|dp|ifreg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~81_sumout ),
	.asdata(\riscv|dp|add|Add0~25_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[22] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N3
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~85 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~85_sumout  = SUM(( \riscv|dp|ifreg|q [23] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~82  ))
// \riscv|dp|pcplus4|Add0~86  = CARRY(( \riscv|dp|ifreg|q [23] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~82  ))

	.dataa(!\riscv|dp|ifreg|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~85_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~85 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \riscv|dp|pcplus4|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N37
dffeas \riscv|dp|ifidreg|PCD[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [23]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[23] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N22
dffeas \riscv|dp|idexreg|PCE[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [23]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [23]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[23] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N21
cyclonev_lcell_comb \riscv|dp|add|Add0~29 (
// Equation(s):
// \riscv|dp|add|Add0~29_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [23]) ) + ( GND ) + ( \riscv|dp|add|Add0~26  ))
// \riscv|dp|add|Add0~30  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [23]) ) + ( GND ) + ( \riscv|dp|add|Add0~26  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~29_sumout ),
	.cout(\riscv|dp|add|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~29 .extended_lut = "off";
defparam \riscv|dp|add|Add0~29 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N5
dffeas \riscv|dp|ifreg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~85_sumout ),
	.asdata(\riscv|dp|add|Add0~29_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[23] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N6
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~89 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~89_sumout  = SUM(( \riscv|dp|ifreg|q [24] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~86  ))
// \riscv|dp|pcplus4|Add0~90  = CARRY(( \riscv|dp|ifreg|q [24] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~86  ))

	.dataa(gnd),
	.datab(!\riscv|dp|ifreg|q [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~89_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~89 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \riscv|dp|pcplus4|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N43
dffeas \riscv|dp|ifidreg|PCD[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [24]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[24] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N26
dffeas \riscv|dp|idexreg|PCE[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [24]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [24]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[24] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N24
cyclonev_lcell_comb \riscv|dp|add|Add0~33 (
// Equation(s):
// \riscv|dp|add|Add0~33_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [24]) ) + ( GND ) + ( \riscv|dp|add|Add0~30  ))
// \riscv|dp|add|Add0~34  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [24]) ) + ( GND ) + ( \riscv|dp|add|Add0~30  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~33_sumout ),
	.cout(\riscv|dp|add|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~33 .extended_lut = "off";
defparam \riscv|dp|add|Add0~33 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N8
dffeas \riscv|dp|ifreg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~89_sumout ),
	.asdata(\riscv|dp|add|Add0~33_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[24] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N9
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~93 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~93_sumout  = SUM(( \riscv|dp|ifreg|q [25] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~90  ))
// \riscv|dp|pcplus4|Add0~94  = CARRY(( \riscv|dp|ifreg|q [25] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~93_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~93 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N51
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[25]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[25]~feeder_combout  = \riscv|dp|ifreg|q [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[25]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \riscv|dp|ifidreg|PCD[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N52
dffeas \riscv|dp|ifidreg|PCD[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[25] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N29
dffeas \riscv|dp|idexreg|PCE[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [25]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [25]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[25] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N27
cyclonev_lcell_comb \riscv|dp|add|Add0~37 (
// Equation(s):
// \riscv|dp|add|Add0~37_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [25]) ) + ( GND ) + ( \riscv|dp|add|Add0~34  ))
// \riscv|dp|add|Add0~38  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [25]) ) + ( GND ) + ( \riscv|dp|add|Add0~34  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~37_sumout ),
	.cout(\riscv|dp|add|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~37 .extended_lut = "off";
defparam \riscv|dp|add|Add0~37 .lut_mask = 64'h0000FFFF000000AA;
defparam \riscv|dp|add|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N11
dffeas \riscv|dp|ifreg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~93_sumout ),
	.asdata(\riscv|dp|add|Add0~37_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[25] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N12
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~97 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~97_sumout  = SUM(( \riscv|dp|ifreg|q [26] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~94  ))
// \riscv|dp|pcplus4|Add0~98  = CARRY(( \riscv|dp|ifreg|q [26] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~94  ))

	.dataa(gnd),
	.datab(!\riscv|dp|ifreg|q [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~97_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~97 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \riscv|dp|pcplus4|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N39
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[26]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[26]~feeder_combout  = \riscv|dp|ifreg|q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[26]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \riscv|dp|ifidreg|PCD[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N40
dffeas \riscv|dp|ifidreg|PCD[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[26] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N31
dffeas \riscv|dp|idexreg|PCE[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [26]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [26]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[26] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N30
cyclonev_lcell_comb \riscv|dp|add|Add0~41 (
// Equation(s):
// \riscv|dp|add|Add0~41_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [26]) ) + ( GND ) + ( \riscv|dp|add|Add0~38  ))
// \riscv|dp|add|Add0~42  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [26]) ) + ( GND ) + ( \riscv|dp|add|Add0~38  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~41_sumout ),
	.cout(\riscv|dp|add|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~41 .extended_lut = "off";
defparam \riscv|dp|add|Add0~41 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N14
dffeas \riscv|dp|ifreg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~97_sumout ),
	.asdata(\riscv|dp|add|Add0~41_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[26] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N15
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~101 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~101_sumout  = SUM(( \riscv|dp|ifreg|q [27] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~98  ))
// \riscv|dp|pcplus4|Add0~102  = CARRY(( \riscv|dp|ifreg|q [27] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~101_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~101 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N45
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[27]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[27]~feeder_combout  = \riscv|dp|ifreg|q [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[27]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \riscv|dp|ifidreg|PCD[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N46
dffeas \riscv|dp|ifidreg|PCD[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[27] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N34
dffeas \riscv|dp|idexreg|PCE[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [27]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [27]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[27] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N33
cyclonev_lcell_comb \riscv|dp|add|Add0~45 (
// Equation(s):
// \riscv|dp|add|Add0~45_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [27]) ) + ( GND ) + ( \riscv|dp|add|Add0~42  ))
// \riscv|dp|add|Add0~46  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [27]) ) + ( GND ) + ( \riscv|dp|add|Add0~42  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~45_sumout ),
	.cout(\riscv|dp|add|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~45 .extended_lut = "off";
defparam \riscv|dp|add|Add0~45 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N17
dffeas \riscv|dp|ifreg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~101_sumout ),
	.asdata(\riscv|dp|add|Add0~45_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[27] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N18
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~105 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~105_sumout  = SUM(( \riscv|dp|ifreg|q [28] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~102  ))
// \riscv|dp|pcplus4|Add0~106  = CARRY(( \riscv|dp|ifreg|q [28] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~105_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~105 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N54
cyclonev_lcell_comb \riscv|dp|ifidreg|PCD[28]~feeder (
// Equation(s):
// \riscv|dp|ifidreg|PCD[28]~feeder_combout  = ( \riscv|dp|ifreg|q [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|ifreg|q [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\riscv|dp|ifidreg|PCD[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[28]~feeder .extended_lut = "off";
defparam \riscv|dp|ifidreg|PCD[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \riscv|dp|ifidreg|PCD[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N55
dffeas \riscv|dp|ifidreg|PCD[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|ifidreg|PCD[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[28] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N38
dffeas \riscv|dp|idexreg|PCE[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [28]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [28]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[28] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N36
cyclonev_lcell_comb \riscv|dp|add|Add0~49 (
// Equation(s):
// \riscv|dp|add|Add0~49_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [28]) ) + ( GND ) + ( \riscv|dp|add|Add0~46  ))
// \riscv|dp|add|Add0~50  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [28]) ) + ( GND ) + ( \riscv|dp|add|Add0~46  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\riscv|dp|idexreg|PCE [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~49_sumout ),
	.cout(\riscv|dp|add|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~49 .extended_lut = "off";
defparam \riscv|dp|add|Add0~49 .lut_mask = 64'h0000FFFF000000AA;
defparam \riscv|dp|add|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N20
dffeas \riscv|dp|ifreg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~105_sumout ),
	.asdata(\riscv|dp|add|Add0~49_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[28] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N21
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~109 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~109_sumout  = SUM(( \riscv|dp|ifreg|q [29] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~106  ))
// \riscv|dp|pcplus4|Add0~110  = CARRY(( \riscv|dp|ifreg|q [29] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~106  ))

	.dataa(!\riscv|dp|ifreg|q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~109_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~109 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \riscv|dp|pcplus4|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N49
dffeas \riscv|dp|ifidreg|PCD[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [29]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[29] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N41
dffeas \riscv|dp|idexreg|PCE[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [29]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [29]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[29] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N39
cyclonev_lcell_comb \riscv|dp|add|Add0~53 (
// Equation(s):
// \riscv|dp|add|Add0~53_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [29]) ) + ( GND ) + ( \riscv|dp|add|Add0~50  ))
// \riscv|dp|add|Add0~54  = CARRY(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [29]) ) + ( GND ) + ( \riscv|dp|add|Add0~50  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~53_sumout ),
	.cout(\riscv|dp|add|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~53 .extended_lut = "off";
defparam \riscv|dp|add|Add0~53 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N23
dffeas \riscv|dp|ifreg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~109_sumout ),
	.asdata(\riscv|dp|add|Add0~53_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[29] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y31_N34
dffeas \riscv|dp|ifidreg|PCD[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q[30]~DUPLICATE_q ),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[30] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N44
dffeas \riscv|dp|idexreg|PCE[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [30]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [30]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[30] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N42
cyclonev_lcell_comb \riscv|dp|add|Add0~57 (
// Equation(s):
// \riscv|dp|add|Add0~57_sumout  = SUM(( GND ) + ( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [30]) ) + ( \riscv|dp|add|Add0~54  ))
// \riscv|dp|add|Add0~58  = CARRY(( GND ) + ( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [30]) ) + ( \riscv|dp|add|Add0~54  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\riscv|dp|idexreg|PCE [30]),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~57_sumout ),
	.cout(\riscv|dp|add|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~57 .extended_lut = "off";
defparam \riscv|dp|add|Add0~57 .lut_mask = 64'h0000FF5500000000;
defparam \riscv|dp|add|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N26
dffeas \riscv|dp|ifreg|q[30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~113_sumout ),
	.asdata(\riscv|dp|add|Add0~57_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[30]~DUPLICATE .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N24
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~113 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~113_sumout  = SUM(( \riscv|dp|ifreg|q[30]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~110  ))
// \riscv|dp|pcplus4|Add0~114  = CARRY(( \riscv|dp|ifreg|q[30]~DUPLICATE_q  ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\riscv|dp|ifreg|q[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~113_sumout ),
	.cout(\riscv|dp|pcplus4|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~113 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \riscv|dp|pcplus4|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N25
dffeas \riscv|dp|ifreg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~113_sumout ),
	.asdata(\riscv|dp|add|Add0~57_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[30] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N27
cyclonev_lcell_comb \riscv|dp|pcplus4|Add0~117 (
// Equation(s):
// \riscv|dp|pcplus4|Add0~117_sumout  = SUM(( \riscv|dp|ifreg|q [31] ) + ( GND ) + ( \riscv|dp|pcplus4|Add0~114  ))

	.dataa(!\riscv|dp|ifreg|q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|pcplus4|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|pcplus4|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|pcplus4|Add0~117 .extended_lut = "off";
defparam \riscv|dp|pcplus4|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \riscv|dp|pcplus4|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N58
dffeas \riscv|dp|ifidreg|PCD[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifreg|q [31]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifidreg|PCD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifidreg|PCD[31] .is_wysiwyg = "true";
defparam \riscv|dp|ifidreg|PCD[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y31_N47
dffeas \riscv|dp|idexreg|PCE[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\riscv|dp|ifidreg|PCD [31]),
	.clrn(!\riscv|dp|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|idexreg|PCE [31]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|idexreg|PCE[31] .is_wysiwyg = "true";
defparam \riscv|dp|idexreg|PCE[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y31_N45
cyclonev_lcell_comb \riscv|dp|add|Add0~61 (
// Equation(s):
// \riscv|dp|add|Add0~61_sumout  = SUM(( (!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q  & \riscv|dp|idexreg|PCE [31]) ) + ( GND ) + ( \riscv|dp|add|Add0~58  ))

	.dataa(!\riscv|dp|idexreg|jumpRegE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\riscv|dp|idexreg|PCE [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\riscv|dp|add|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\riscv|dp|add|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \riscv|dp|add|Add0~61 .extended_lut = "off";
defparam \riscv|dp|add|Add0~61 .lut_mask = 64'h0000FFFF00000A0A;
defparam \riscv|dp|add|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N29
dffeas \riscv|dp|ifreg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\riscv|dp|pcplus4|Add0~117_sumout ),
	.asdata(\riscv|dp|add|Add0~61_sumout ),
	.clrn(!\clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\riscv|dp|idexreg|JumpE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\riscv|dp|ifreg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \riscv|dp|ifreg|q[31] .is_wysiwyg = "true";
defparam \riscv|dp|ifreg|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y34_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
