// Seed: 1474060796
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    output uwire id_2,
    output wor   id_3,
    output tri0  id_4
);
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    output wire id_10
);
  assign id_6 = id_0;
  xor (id_4, id_2, id_5, id_0, id_3);
  module_0(
      id_4, id_7, id_1, id_1, id_4
  );
  assign id_1 = id_9;
endmodule
