// Seed: 2361893116
module module_0;
  id_1 :
  assert property (@(negedge id_1) id_1) @(posedge id_1) id_1 <= id_1 & 1;
  wire [-1 'b0 ?  1 : 1 'b0 : -1  |  1  *  -1] id_2;
  assign id_2 = id_1;
  assign id_2 = id_1;
  wor id_3;
  ;
  if (-1'b0) logic id_4;
  else logic id_5;
  logic id_6;
  always $signed(24);
  ;
  wire  id_7;
  logic id_8;
  assign id_3 = !1 - id_2 && -1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    inout uwire id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12,
    input wor id_13
);
  assign id_0 = id_12;
  module_0 modCall_1 ();
  logic id_15;
  ;
endmodule
