[
  {
    "front": "What role does the `uvm_reg_adapter` play in a RAL environment?",
    "back": "It converts abstract `uvm_reg_bus_op` reads/writes into your bus's sequence items (and back), bridging RAL with the physical interface." 
  },
  {
    "front": "When should you use backdoor access instead of frontdoor access?",
    "back": "Use backdoor for zero-time setup or scoreboards when protocol fidelity is unnecessary; switch to frontdoor when you must verify the bus path." 
  },
  {
    "front": "Why generate RAL models from the register specification?",
    "back": "Auto-generation keeps the verification model synchronized with design docs, prevents typo-driven address bugs, and enables shared tooling across teams." 
  }
]
