#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 31 17:32:26 2023
# Process ID: 6316
# Current directory: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_A2Q_0_0_synth_1
# Command line: vivado.exe -log design_1_A2Q_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_A2Q_0_0.tcl
# Log file: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_A2Q_0_0_synth_1/design_1_A2Q_0_0.vds
# Journal file: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_A2Q_0_0_synth_1\vivado.jou
# Running On: hp6g4-step-1, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 16948 MB
#-----------------------------------------------------------
source design_1_A2Q_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1565.469 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadmin/Desktop/QMARL_FPGA/Qemulator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadmin/Downloads/core-comblock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.469 ; gain = 0.000
Command: synth_design -top design_1_A2Q_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:04:12 . Memory (MB): peak = 1936.859 ; gain = 371.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_A2Q_0_0' [c:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.gen/sources_1/bd/design_1/ip/design_1_A2Q_0_0/synth/design_1_A2Q_0_0.vhd:71]
INFO: [Synth 8-3491] module 'A2Q' declared at 'C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/ages2qemu.vhd:5' bound to instance 'U0' of component 'A2Q' [c:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.gen/sources_1/bd/design_1/ip/design_1_A2Q_0_0/synth/design_1_A2Q_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'A2Q' [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/ages2qemu.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/ages2qemu.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'A2Q' (0#1) [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/ages2qemu.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'design_1_A2Q_0_0' (0#1) [c:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.gen/sources_1/bd/design_1/ip/design_1_A2Q_0_0/synth/design_1_A2Q_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:04:17 . Memory (MB): peak = 2021.781 ; gain = 456.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:04:18 . Memory (MB): peak = 2039.648 ; gain = 474.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:04:18 . Memory (MB): peak = 2039.648 ; gain = 474.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2039.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2134.168 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:04:39 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:04:39 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:04:39 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'A2Q'
WARNING: [Synth 8-327] inferring latch for variable 'o_val1_reg' [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/ages2qemu.vhd:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  st1_00 |                               00 |                               00
                  st2_01 |                               01 |                               01
                  st3_10 |                               10 |                               10
                  st4_11 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'A2Q'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:04:39 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:04:42 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:04:51 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:04:51 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:04:52 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:04:58 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:04:58 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:04:58 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:04:58 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:04:58 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:04:58 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT4 |     2|
|3     |FDRE |     2|
|4     |LDC  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:04:58 . Memory (MB): peak = 2134.168 ; gain = 568.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:04:45 . Memory (MB): peak = 2134.168 ; gain = 474.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:04:59 . Memory (MB): peak = 2134.168 ; gain = 568.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: 77c48d7e
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:05:21 . Memory (MB): peak = 2134.168 ; gain = 568.699
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_A2Q_0_0_synth_1/design_1_A2Q_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2134.168 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_A2Q_0_0, cache-ID = 10e5c582ba848f29
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_A2Q_0_0_synth_1/design_1_A2Q_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_A2Q_0_0_utilization_synth.rpt -pb design_1_A2Q_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 17:40:47 2023...
