#define RESET_BUTTON_PRESSED 0

#ifndef GPIO_PULL_UP
#ifdef CONFIG_IPQ40XX
#define GPIO_PULL_UP 2 /* IPQ40XX platform */
#else
#define GPIO_PULL_UP 3 /* Other platforms */
#endif
#endif
#ifndef GPIO_PULL_DOWN
#define GPIO_PULL_DOWN 1
#endif
#ifndef GPIO_NO_PULL
#define GPIO_NO_PULL 0
#endif
#ifndef GPIO_8MA
#define GPIO_8MA 3
#endif
#ifndef GPIO_OE_DISABLE
#define GPIO_OE_DISABLE 0
#endif

#define LED_ON 1
#define LED_OFF 0

/* WebFailsafe progress status */
#define WEBFAILSAFE_PROGRESS_START			0
#define WEBFAILSAFE_PROGRESS_UPLOADING			1
#define WEBFAILSAFE_PROGRESS_UPLOAD_READY		2
#define WEBFAILSAFE_PROGRESS_UPGRADING			3
#define WEBFAILSAFE_PROGRESS_UPGRADE_READY		4
#define WEBFAILSAFE_PROGRESS_UPGRADE_FAILED		5

/* WebFailsafe upgrade type */
#define WEBFAILSAFE_UPGRADE_TYPE_FIRMWARE		0
#define WEBFAILSAFE_UPGRADE_TYPE_UBOOT			1
#define WEBFAILSAFE_UPGRADE_TYPE_ART 			2
#define WEBFAILSAFE_UPGRADE_TYPE_IMG			3
#define WEBFAILSAFE_UPGRADE_TYPE_CDT			4
#define WEBFAILSAFE_UPGRADE_TYPE_MIBIB			5
#define WEBFAILSAFE_UPGRADE_TYPE_PTABLE			6
#define WEBFAILSAFE_UPGRADE_TYPE_INITRAMFS		7

/* firmware type */
enum firmware_type_enum {
	FW_TYPE_FIT		= 0,
	FW_TYPE_GPT		= 1,
	FW_TYPE_QSDK	= 2,
	FW_TYPE_UBI		= 3,
	FW_TYPE_CDT		= 4,
	FW_TYPE_ELF		= 5,
	FW_TYPE_MIBIB	= 6,
};

/* flash type from "arch/arm/include/asm/arch-qca-common/smem.h"
enum flash_type_enum {
	SMEM_BOOT_NO_FLASH			= 0,
	SMEM_BOOT_NOR_FLASH			= 1,
	SMEM_BOOT_NAND_FLASH		= 2,
	SMEM_BOOT_ONENAND_FLASH		= 3,
	SMEM_BOOT_SDC_FLASH			= 4,
	SMEM_BOOT_MMC_FLASH			= 5,
	SMEM_BOOT_SPI_FLASH			= 6,
	SMEM_BOOT_NORPLUSNAND		= 7,
	SMEM_BOOT_NORPLUSEMMC		= 8,
	SMEM_BOOT_QSPI_NAND_FLASH	= 11,
};
*/
/* flash type */
#define FLASH_TYPE_NO_FLASH			0
#define FLASH_TYPE_NOR				1
#define FLASH_TYPE_NAND				2
#define FLASH_TYPE_ONENAND			3
#define FLASH_TYPE_SDC				4
#define FLASH_TYPE_MMC				5
#define FLASH_TYPE_SPI				6
#define FLASH_TYPE_NOR_PLUS_NAND	7
#define FLASH_TYPE_NOR_PLUS_EMMC	8
#define FLASH_TYPE_QSPI_NAND		11

/* load address */
#ifndef CONFIG_IPQ40XX
#define CONFIG_LOADADDR								(unsigned long) 0x44000000 /* console default address */
#define WEBFAILSAFE_UPLOAD_RAM_ADDRESS				(unsigned long) 0x4b000000
#endif /* CONFIG_IPQ40XX */

#ifdef CONFIG_IPQ40XX
#define WEBFAILSAFE_UPLOAD_RAM_ADDRESS				(unsigned long) 0x88000000 /* For ipq40xx, use the TZ end address */
#endif

/* simplify the WEBFAILSAFE_UPLOAD_RAM_ADDRESS as UPLOAD_ADDR */
#define UPLOAD_ADDR									WEBFAILSAFE_UPLOAD_RAM_ADDRESS

/* RAM boot address for initramfs */
#ifdef CONFIG_IPQ40XX
#define RAM_BOOT_ADDR								(unsigned long) 0x84000000
#else
#define RAM_BOOT_ADDR								(unsigned long) 0x44000000
#endif

/* extract file name from oem binary */
#define HLOS_NAME									"hlos-0cc33b23252699d495d79a843032498bfa593aba"
#define ROOTFS_NAME									"rootfs-f3c50b484767661151cfb641e2622703e45020fe"
#define WIFIFW_NAME									"wififw-45b62ade000c18bfeeb23ae30e5a6811eac05e2f"

/* partition name */
#define GPT_NAME									"0:GPT" /* eMMC only,is equal to MIBIB. */
#define MIBIB_NAME									"0:MIBIB"
#define CDT_NAME									"0:CDT"
#define CDT_NAME_1									"0:CDT_1"
#define UBOOT_NAME									"0:APPSBL"
#define UBOOT_NAME_1								"0:APPSBL_1"
#define ART_NAME									"0:ART"
#define ROOTFS_NAME0								"rootfs"
#define ROOTFS_NAME1								"rootfs1"
#define ROOTFS_NAME2								"rootfs2"
#define ROOTFS_NAME_1								"rootfs_1"

/* dynamic upgrade file size limit */
#define WEBFAILSAFE_UPLOAD_UBOOT_SIZE_IN_BYTES		get_uboot_size()
#define WEBFAILSAFE_UPLOAD_ART_SIZE_IN_BYTES		get_art_size()
#define WEBFAILSAFE_UPLOAD_CDT_SIZE_IN_BYTES		get_cdt_size()
#define WEBFAILSAFE_UPLOAD_MIBIB_SIZE_IN_BYTES		get_mibib_size()
#define WEBFAILSAFE_UPLOAD_FIRMWARE_SIZE_IN_BYTES	get_firmware_upgrade_max_size()

/*
 * dynamic get nor firmware size
 * firmware size = kernel size + rootfs size
 */
#define NOR_FIRMWARE_START	get_hlos_offset()
#define NOR_FIRMWARE_SIZE	get_nor_firmware_combined_size()

/* function declarations */
struct fw_info {
    int type;
    unsigned int hlos_size;  // HLOS actual size (bytes)
};

struct fw_info check_fw_type_ex(void *address);
int check_fw_type(void *address);
void led_toggle(const char *gpio_name);
void led_on(const char *gpio_name);
void led_off(const char *gpio_name);
void led_init_by_name(const char *gpio_name);
void led_init(void);
void btn_init_by_name(const char *gpio_name);
void btn_init(void);
void check_button_is_press(void);
unsigned long get_nor_firmware_combined_size(void);
/* main api for get smem table size*/
unsigned long get_smem_table_size_bytes(const char *name);
unsigned long get_smem_table_offset(const char *name);

/* api for webfailsafe upgrade size limit */
unsigned long get_uboot_size(void);
unsigned long get_art_size(void);
unsigned long get_firmware_size(void);
unsigned long get_firmware_upgrade_max_size(void);
unsigned long get_cdt_size(void);
unsigned long get_mibib_size(void);
unsigned long get_hlos_offset(void);
unsigned long get_hlos_1_offset(void);
unsigned long get_rootfs_offset(void);
unsigned long get_rootfs_1_offset(void);
unsigned long get_hlos_size(void);
unsigned long get_hlos_1_size(void);
unsigned long get_rootfs_size(void);
unsigned long get_rootfs_1_size(void);
unsigned long get_bootconfig_size(void);
unsigned long get_bootconfig_offset(void);
unsigned long get_bootconfig1_offset(void);
unsigned long get_bootconfig_offset_blocks(void);
unsigned long get_bootconfig_size_blocks(void);
unsigned long get_nor_firmware_combined_size(void);

/* eMMC partition boundary functions */
unsigned long get_hlos_start_block(void);
unsigned long get_hlos_end_block(void);
unsigned long get_hlos_1_start_block(void);
unsigned long get_hlos_1_end_block(void);
unsigned long get_rootfs_start_block(void);
unsigned long get_rootfs_end_block(void);
unsigned long get_rootfs_1_start_block(void);
unsigned long get_rootfs_1_end_block(void);

/* eMMC partition management functions */
int emmc_calculate_firmware_distribution(unsigned long firmware_size,
		unsigned long hlos_max_size, unsigned long rootfs_max_size,
		unsigned long *hlos_part_size, unsigned long *rootfs_part_size);