<paper id="1540389367"><title>Verification of All Circuits in a Floating-Point Unit Using Word-Level Model Checking</title><year>1996</year><authors><author org="Carnegie - Mellon University#TAB#" id="2157731125">Yirng-An Chen</author><author org="Carnegie - Mellon University#TAB#" id="2129477832">Edmund M. Clarke</author><author org="Intel Development Labs" id="2163941400">Pei-Hsin Ho</author><author org="Intel Development Labs" id="2123580200">Yatin Vasant Hoskote</author><author org="Intel Development Labs" id="2018498948">Timothy Kam</author><author org="Intel Development Labs" id="2257617474">Manpreet Khaira</author><author org="Intel Development Labs" id="2147758294">John W. O'Leary</author><author org="Intel Development Labs" id="2949793126">Xudong Zhao</author></authors><n_citation>36</n_citation><doc_type>Conference</doc_type><references><reference>1498414460</reference><reference>1555915743</reference><reference>1608010962</reference><reference>1978293337</reference><reference>2014125237</reference><reference>2036085017</reference><reference>2040509241</reference><reference>2081371283</reference><reference>2094831575</reference><reference>2108016168</reference><reference>2138838211</reference><reference>2141725526</reference><reference>2149479807</reference></references><venue id="1166230065" type="C">Formal Methods in Computer-Aided Design</venue><doi>10.1007/BFb0031797</doi><keywords><keyword weight="0.58749">Single-precision floating-point format</keyword><keyword weight="0.60621">Functional verification</keyword><keyword weight="0.6578">Floating-point unit</keyword><keyword weight="0.57902">Floating point</keyword><keyword weight="0.45035">Computer science</keyword><keyword weight="0.46342">Parallel computing</keyword><keyword weight="0.46644">Arithmetic</keyword><keyword weight="0.4489">Real-time computing</keyword><keyword weight="0.58586">Runtime verification</keyword><keyword weight="0.5747">Coprocessor</keyword><keyword weight="0.61107">High-level verification</keyword><keyword weight="0.60423">Extended precision</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>This paper presents the formal verification of all sub-circuits in a floating-point arithmetic unit (FPU) from an Intel microprocessor using a word-level model checker. This work represents the first large-scale application of word-level model checking techniques. The FPU can perform addition, subtraction, multiplication, square root, division, remainder, and rounding operations; verifying such a broad range of functionality required coupling the model checker with a number of other techniques, such as property decomposition, property-specific model extraction, and latch removal. We will illustrate our verification techniques using the Weitek WTL3170/3171 Sparc floating point coprocessor as an example. The principal contribution of this paper is a practical verification methodology explaining what techniques to apply (and where to apply them) when verifying floating-point arithmetic circuits. We have applied our methods to the floating-point unit of a state-of-the-art Intel microprocessor, which is capable of extended precision (64-bit mantissa) computation. The success of this effort demonstrates that word-level model checking, with the help of other verification techniques, can verify arithmetic circuits of the size and complexity found in industry.</abstract></paper>