{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port nand_if_0 -pg 1 -lvl 12 -x 5140 -y 30 -defaultsOSRD
preplace port nand_if_1 -pg 1 -lvl 12 -x 5140 -y 1540 -defaultsOSRD
preplace port nand_if_2 -pg 1 -lvl 12 -x 5140 -y 3470 -defaultsOSRD
preplace port nand_if_3 -pg 1 -lvl 12 -x 5140 -y 4590 -defaultsOSRD
preplace port pci_exp_0 -pg 1 -lvl 12 -x 5140 -y 5140 -defaultsOSRD
preplace port pcie_ref -pg 1 -lvl 0 -x 0 -y 5110 -defaultsOSRD
preplace port user_lnk_up_0 -pg 1 -lvl 12 -x 5140 -y 5180 -defaultsOSRD
preplace port pcie_perst_n -pg 1 -lvl 0 -x 0 -y 5210 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 6 -x 2070 -y 4630 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -x 3510 -y 2950 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 9 -x 3510 -y 3350 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 9 -x 3510 -y 3710 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 9 -x 3510 -y 4090 -defaultsOSRD
preplace inst bch_sccs_256B_21B_13b_0 -pg 1 -lvl 8 -x 3020 -y 2990 -defaultsOSRD
preplace inst bch_sccs_256B_21B_13b_1 -pg 1 -lvl 3 -x 710 -y 2840 -defaultsOSRD
preplace inst bch_sccs_256B_21B_13b_2 -pg 1 -lvl 3 -x 710 -y 3670 -defaultsOSRD
preplace inst bch_sccs_256B_21B_13b_3 -pg 1 -lvl 3 -x 710 -y 4270 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 10 -x 4210 -y 3640 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 10 -x 4210 -y 3820 -defaultsOSRD -resize 160 96
preplace inst blk_mem_gen_2 -pg 1 -lvl 10 -x 4210 -y 3940 -defaultsOSRD -resize 160 96
preplace inst blk_mem_gen_3 -pg 1 -lvl 10 -x 4210 -y 4140 -defaultsOSRD -resize 160 96
preplace inst gpic_0 -pg 1 -lvl 7 -x 2570 -y 4310 -defaultsOSRD
preplace inst gpic_0_sub_0 -pg 1 -lvl 8 -x 3020 -y 3340 -defaultsOSRD
preplace inst gpic_1 -pg 1 -lvl 9 -x 3510 -y 4710 -defaultsOSRD -resize 260 388
preplace inst gpic_0_sub -pg 1 -lvl 10 -x 4210 -y 2610 -defaultsOSRD -resize 262 450
preplace inst hpic_0 -pg 1 -lvl 5 -x 1550 -y 3870 -defaultsOSRD
preplace inst pll_bank11 -pg 1 -lvl 1 -x 110 -y 2940 -defaultsOSRD
preplace inst pll_bank12 -pg 1 -lvl 1 -x 110 -y 3060 -defaultsOSRD -resize 140 93
preplace inst pll_bank13 -pg 1 -lvl 1 -x 110 -y 4478 -defaultsOSRD -resize 140 93
preplace inst proc_sys_reset_0 -pg 1 -lvl 6 -x 2070 -y 4120 -defaultsOSRD
preplace inst proc_sys_reset_2 -pg 1 -lvl 4 -x 1090 -y 4490 -defaultsOSRD -resize 300 156
preplace inst t4nfc_hlper_0 -pg 1 -lvl 9 -x 3510 -y 3130 -defaultsOSRD
preplace inst t4nfc_hlper_1 -pg 1 -lvl 4 -x 1090 -y 2730 -defaultsOSRD
preplace inst t4nfc_hlper_2 -pg 1 -lvl 4 -x 1090 -y 3650 -defaultsOSRD
preplace inst t4nfc_hlper_3 -pg 1 -lvl 4 -x 1090 -y 4230 -defaultsOSRD
preplace inst bch_skes_256B_21B_13b_0 -pg 1 -lvl 9 -x 3510 -y 3900 -defaultsOSRD
preplace inst v2nfc_0 -pg 1 -lvl 10 -x 4210 -y 830 -defaultsOSRD
preplace inst v2nfc_1 -pg 1 -lvl 10 -x 4210 -y 1550 -defaultsOSRD -resize 266 549
preplace inst v2nfc_2 -pg 1 -lvl 10 -x 4210 -y 3170 -defaultsOSRD -resize 264 569
preplace inst v2nfc_3 -pg 1 -lvl 10 -x 4210 -y 4630 -defaultsOSRD -resize 258 603
preplace inst iodelay_if_0 -pg 1 -lvl 11 -x 4660 -y 2780 -defaultsOSRD
preplace inst iodelay_if_0_dqs -pg 1 -lvl 11 -x 4660 -y 720 -defaultsOSRD -resize 220 1336
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -x 380 -y 4360 -defaultsOSRD
preplace inst proc_sys_reset_3 -pg 1 -lvl 2 -x 380 -y 3140 -defaultsOSRD
preplace inst proc_sys_reset_4 -pg 1 -lvl 2 -x 380 -y 3520 -defaultsOSRD
preplace inst pll_bank10 -pg 1 -lvl 3 -x 710 -y 3010 -defaultsOSRD
preplace inst proc_sys_reset_5 -pg 1 -lvl 4 -x 1090 -y 3060 -defaultsOSRD
preplace inst nvme_ctrl_0 -pg 1 -lvl 10 -x 4210 -y 5150 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 5 -x 1550 -y 4870 -defaultsOSRD
preplace inst proc_sys_reset_6 -pg 1 -lvl 4 -x 1090 -y 4890 -defaultsOSRD
preplace inst proc_sys_reset_7 -pg 1 -lvl 8 -x 3020 -y 4730 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1550 -y 4690 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 20 3620 NJ 3620 580 4360 NJ 4360 1360J 4230 1770 4350 2380 4450 2820 3930 3270 3030 3700 2860 4440
preplace netloc processing_system7_0_FCLK_CLK2 1 3 7 920 4590 1380 4590 1760 4320 2430 4630 NJ 4630 3230 4930 3710
preplace netloc ARESETN_1 1 6 2 NJ 4140 2790
preplace netloc proc_sys_reset_2_interconnect_aresetn 1 4 6 1340 4330 NJ 4330 2400 4440 NJ 4440 3290 2510 NJ
preplace netloc S00_ARESETN_1 1 6 5 2360 4150 2720 2820 NJ 2820 3690 2360 4470
preplace netloc M00_ARESETN_1 1 4 6 1370 4340 NJ 4340 2410 4190 NJ 4190 3300 2610 NJ
preplace netloc proc_sys_reset_0_peripheral_reset 1 6 3 NJ 4120 NJ 4120 3340
preplace netloc pll_bank11_clk_out1 1 1 9 200 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 3690
preplace netloc pll_bank12_clk_out1 1 1 9 200 2940 NJ 2940 NJ 2940 1280J 2860 NJ 2860 NJ 2860 NJ 2860 NJ 2860 3670
preplace netloc pll_bank13_clk_out1 1 1 9 NJ 4470 NJ 4470 890J 4390 NJ 4390 NJ 4390 2410J 4430 NJ 4430 NJ 4430 3730
preplace netloc v2nfc_0_oReadyBusy 1 8 3 3360 1120 NJ 1120 4370
preplace netloc v2nfc_1_oReadyBusy 1 3 8 890 1850 NJ 1850 NJ 1850 NJ 1850 NJ 1850 NJ 1850 NJ 1850 4370
preplace netloc v2nfc_2_oReadyBusy 1 3 8 900 4110 NJ 4110 1720J 4010 NJ 4010 NJ 4010 NJ 4010 NJ 4010 4370
preplace netloc v2nfc_3_oReadyBusy 1 3 8 900 4600 1390J 4450 1750J 4440 2390J 4460 NJ 4460 NJ 4460 3760J 4230 4370
preplace netloc iodelay_if_0_iodly_00__tap 1 9 3 3960 1190 4450J 1470 4830
preplace netloc iodelay_if_0_iodly_00__tap_load 1 9 3 4000 1180 4460J 1460 5110
preplace netloc iodelay_if_0_iodly_01__tap 1 9 3 3970 1210 4410J 1490 4820
preplace netloc iodelay_if_0_iodly_01__tap_load 1 9 3 4010 1200 4430J 1480 5100
preplace netloc iodelay_if_0_iodly_02__tap 1 9 3 3980 1230 4390J 1510 4810
preplace netloc iodelay_if_0_iodly_02__tap_load 1 9 3 4020 1220 4400J 1500 5090
preplace netloc iodelay_if_0_iodly_03__tap 1 9 3 3990 1250 4370J 1530 4800
preplace netloc iodelay_if_0_iodly_03__tap_load 1 9 3 4030 1240 4380J 1520 5080
preplace netloc iodelay_if_0_iodly_04__tap 1 9 3 3820 1860 NJ 1860 5070
preplace netloc iodelay_if_0_iodly_04__tap_load 1 9 3 3830 1870 NJ 1870 5060
preplace netloc iodelay_if_0_iodly_05__tap 1 9 3 3840 1880 NJ 1880 5050
preplace netloc iodelay_if_0_iodly_05__tap_load 1 9 3 3850 1890 NJ 1890 5040
preplace netloc iodelay_if_0_iodly_06__tap 1 9 3 3860 1900 NJ 1900 5030
preplace netloc iodelay_if_0_iodly_06__tap_load 1 9 3 3870 1910 NJ 1910 5020
preplace netloc iodelay_if_0_iodly_07__tap 1 9 3 3880 1920 NJ 1920 5010
preplace netloc iodelay_if_0_iodly_07__tap_load 1 9 3 3890 1930 NJ 1930 5000
preplace netloc iodelay_if_0_iodly_08__tap 1 9 3 3900 1940 NJ 1940 4990
preplace netloc iodelay_if_0_iodly_08__tap_load 1 9 3 3910 1950 NJ 1950 4980
preplace netloc iodelay_if_0_iodly_09__tap 1 9 3 3920 1960 NJ 1960 4970
preplace netloc iodelay_if_0_iodly_09__tap_load 1 9 3 3930 1970 NJ 1970 4960
preplace netloc iodelay_if_0_iodly_10__tap 1 9 3 3940 1980 NJ 1980 4950
preplace netloc iodelay_if_0_iodly_10__tap_load 1 9 3 3950 1990 NJ 1990 4940
preplace netloc iodelay_if_0_iodly_11__tap 1 9 3 3960 2000 NJ 2000 4930
preplace netloc iodelay_if_0_iodly_11__tap_load 1 9 3 3970 2010 NJ 2010 4920
preplace netloc iodelay_if_0_iodly_12__tap 1 9 3 3980 2020 NJ 2020 4910
preplace netloc iodelay_if_0_iodly_12__tap_load 1 9 3 3990 2030 NJ 2030 4900
preplace netloc iodelay_if_0_iodly_13__tap 1 9 3 4000 2040 NJ 2040 4890
preplace netloc iodelay_if_0_iodly_13__tap_load 1 9 3 4010 2050 NJ 2050 4880
preplace netloc iodelay_if_0_iodly_14__tap 1 9 3 4020 2060 NJ 2060 4870
preplace netloc iodelay_if_0_iodly_14__tap_load 1 9 3 4030 2070 NJ 2070 4860
preplace netloc iodelay_if_0_iodly_15__tap 1 9 3 4040 2080 NJ 2080 4850
preplace netloc iodelay_if_0_iodly_15__tap_load 1 9 3 4050 2090 NJ 2090 4840
preplace netloc iodelay_if_0_iodly_16__tap 1 9 3 3890 3500 NJ 3500 5110
preplace netloc iodelay_if_0_iodly_16__tap_load 1 9 3 4000 3490 NJ 3490 4870
preplace netloc iodelay_if_0_iodly_17__tap 1 9 3 3900 3520 NJ 3520 5100
preplace netloc iodelay_if_0_iodly_17__tap_load 1 9 3 4010 3510 NJ 3510 4860
preplace netloc iodelay_if_0_iodly_18__tap 1 9 3 3960 3530 NJ 3530 5030
preplace netloc iodelay_if_0_iodly_18__tap_load 1 9 3 3970 3540 NJ 3540 5020
preplace netloc iodelay_if_0_iodly_19__tap 1 9 3 3980 3550 NJ 3550 5010
preplace netloc iodelay_if_0_iodly_19__tap_load 1 9 3 3990 3560 NJ 3560 5000
preplace netloc iodelay_if_0_iodly_20__tap 1 9 3 3910 3710 NJ 3710 5090
preplace netloc iodelay_if_0_iodly_20__tap_load 1 9 3 4020 3570 NJ 3570 4850
preplace netloc iodelay_if_0_iodly_21__tap 1 9 3 3920 3730 NJ 3730 5080
preplace netloc iodelay_if_0_iodly_21__tap_load 1 9 3 4030 3720 NJ 3720 4840
preplace netloc iodelay_if_0_iodly_22__tap 1 9 3 3930 3750 NJ 3750 5070
preplace netloc iodelay_if_0_iodly_22__tap_load 1 9 3 4040 3740 NJ 3740 4830
preplace netloc iodelay_if_0_iodly_23__tap 1 9 3 3940 4220 NJ 4220 5060
preplace netloc iodelay_if_0_iodly_23__tap_load 1 9 3 4050 4210 NJ 4210 4820
preplace netloc iodelay_if_0_iodly_24__tap 1 9 3 4000 4240 NJ 4240 4990
preplace netloc iodelay_if_0_iodly_24__tap_load 1 9 3 4010 4250 NJ 4250 4980
preplace netloc iodelay_if_0_iodly_25__tap 1 9 3 4020 4260 NJ 4260 4970
preplace netloc iodelay_if_0_iodly_25__tap_load 1 9 3 4030 4270 NJ 4270 4960
preplace netloc iodelay_if_0_iodly_26__tap 1 9 3 4040 4290 NJ 4290 5050
preplace netloc iodelay_if_0_iodly_26__tap_load 1 9 3 3980 4280 NJ 4280 4810
preplace netloc iodelay_if_0_iodly_27__tap 1 9 3 4050 4310 NJ 4310 5040
preplace netloc iodelay_if_0_iodly_27__tap_load 1 9 3 3990 4300 NJ 4300 4800
preplace netloc iodelay_if_0_iodly_28__tap 1 9 3 3980 4950 NJ 4950 4950
preplace netloc iodelay_if_0_iodly_28__tap_load 1 9 3 3990 4960 NJ 4960 4940
preplace netloc iodelay_if_0_iodly_29__tap 1 9 3 4000 4970 NJ 4970 4930
preplace netloc iodelay_if_0_iodly_29__tap_load 1 9 3 4010 4980 NJ 4980 4920
preplace netloc iodelay_if_0_iodly_30__tap 1 9 3 4020 4990 NJ 4990 4910
preplace netloc iodelay_if_0_iodly_30__tap_load 1 9 3 4030 5000 NJ 5000 4900
preplace netloc iodelay_if_0_iodly_31__tap 1 9 3 4040 5010 NJ 5010 4890
preplace netloc iodelay_if_0_iodly_31__tap_load 1 9 3 4050 5020 NJ 5020 4880
preplace netloc iodelay_if_0_dqs_iodly_00__tap 1 9 3 3790 10 NJ 10 5120
preplace netloc iodelay_if_0_dqs_iodly_00__tap_load 1 9 3 3800 20 NJ 20 4800
preplace netloc iodelay_if_0_dqs_iodly_01__tap 1 9 3 4050 1140 4510J 1420 5110
preplace netloc iodelay_if_0_dqs_iodly_01__tap_load 1 9 3 4040 1130 4520J 1410 4820
preplace netloc iodelay_if_0_dqs_iodly_02__tap 1 9 3 3950 3480 NJ 3480 5120
preplace netloc iodelay_if_0_dqs_iodly_02__tap_load 1 9 3 3810 1150 4500J 1430 4810
preplace netloc iodelay_if_0_dqs_iodly_03__tap 1 9 3 3800 1170 4480J 1450 5100
preplace netloc iodelay_if_0_dqs_iodly_03__tap_load 1 9 3 3790 1160 4490J 1440 4800
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 6 210 3780 NJ 3780 860 4330 1320J 4210 1780 4450 2370
preplace netloc zynq_ultra_ps_e_0_pl_resetn1 1 3 4 910 4610 1400J 4460 NJ 4460 2360
preplace netloc pll_bank11_clk_out2 1 1 9 210 2950 560 2920 860 2840 1310 3180 NJ 3180 NJ 3180 2730 3070 3330 1340 NJ
preplace netloc pll_bank12_clk_out2 1 1 9 200 3630 550 3760 890 3780 1270 4080 1690J 3980 NJ 3980 2770 3640 3360 3240 3740
preplace netloc pll_bank13_clk_out2 1 1 9 200 4460 560 4370 840 4130 1290 4090 1700J 3990 NJ 3990 2850 4160 3360 4170 3660
preplace netloc proc_sys_reset_1_peripheral_reset 1 2 8 570 4380 870 4620 1410J 4580 1750J 4480 NJ 4480 NJ 4480 NJ 4480 3780J
preplace netloc proc_sys_reset_3_peripheral_reset 1 2 8 550 2750 870 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ
preplace netloc proc_sys_reset_4_peripheral_reset 1 2 8 570 3520 870 2950 1290J 2870 NJ 2870 NJ 2870 NJ 2870 NJ 2870 3760J
preplace netloc pll_bank10_clk_out2 1 3 7 840 2960 1320 3050 NJ 3050 NJ 3050 2840 2890 3340 620 NJ
preplace netloc proc_sys_reset_5_peripheral_reset 1 4 6 N 3060 NJ 3060 NJ 3060 2710 2900 3350 700 NJ
preplace netloc pll_bank10_clk_out1 1 3 7 830 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 3670
preplace netloc proc_sys_reset_5_peripheral_aresetn 1 4 5 1300 2880 NJ 2880 NJ 2880 NJ 2880 3320J
preplace netloc M00_ARESETN_2 1 4 4 1400 3040 NJ 3040 NJ 3040 2830
preplace netloc proc_sys_reset_3_peripheral_aresetn 1 2 7 560 3170 NJ 3170 NJ 3170 NJ 3170 NJ 3170 2710J 3080 3280J
preplace netloc M02_ARESETN_1 1 2 6 NJ 3160 NJ 3160 1290 3340 NJ 3340 NJ 3340 2810
preplace netloc proc_sys_reset_4_peripheral_aresetn 1 2 7 560 3770 NJ 3770 1280J 3640 NJ 3640 NJ 3640 2760J 3650 3230J
preplace netloc M04_ARESETN_1 1 2 6 NJ 3540 NJ 3540 1330 3540 NJ 3540 NJ 3540 2730
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 2 7 NJ 4400 880J 4380 1410J 4240 NJ 4240 2380J 4170 NJ 4170 3350
preplace netloc M06_ARESETN_1 1 2 6 550J 4390 850J 4370 1300 3660 NJ 3660 NJ 3660 2740
preplace netloc nvme_ctrl_0_user_lnk_up 1 10 2 NJ 5180 NJ
preplace netloc pcie_perst_n_0_1 1 0 10 NJ 5210 NJ 5210 NJ 5210 NJ 5210 NJ 5210 NJ 5210 NJ 5210 NJ 5210 NJ 5210 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk3 1 3 7 920 4790 1280 4790 1780 4790 2400 5020 NJ 5020 NJ 5020 3660
preplace netloc zynq_ultra_ps_e_0_pl_resetn3 1 3 4 910 4780 NJ 4780 NJ 4780 2360
preplace netloc proc_sys_reset_6_peripheral_aresetn 1 4 6 1280 5190 NJ 5190 NJ 5190 NJ 5190 NJ 5190 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn2 1 6 2 NJ 4620 2750
preplace netloc zynq_ultra_ps_e_0_pl_clk2 1 6 4 NJ 4700 2840 4830 3200 5130 NJ
preplace netloc proc_sys_reset_7_peripheral_aresetn 1 8 2 3190 5010 3670
preplace netloc nvme_ctrl_0_dev_irq_assert 1 4 7 1340 5270 NJ 5270 NJ 5270 NJ 5270 NJ 5270 NJ 5270 4370
preplace netloc xlconcat_0_dout 1 5 1 NJ 4690
preplace netloc gpic_0_sub_0_M00_AXI 1 8 1 3220 3090n
preplace netloc v2nfc_0_nand_if 1 10 2 4370J 30 NJ
preplace netloc gpic_0_sub_M01_AXI 1 10 1 4420 700n
preplace netloc gpic_0_M03_AXI 1 8 1 N 3330
preplace netloc v2nfc_3_nand_if 1 10 2 NJ 4590 NJ
preplace netloc gpic_0_sub_M00_AXI 1 10 1 4370 2500n
preplace netloc bch_sccs_256B_21B_13b_0_from_ecc_if 1 8 1 3320 2980n
preplace netloc bch_sccs_256B_21B_13b_3_bch_skes_if 1 3 6 830J 4340 1350J 4220 NJ 4220 2370J 4160 2840J 4150 3320
preplace netloc axi_interconnect_0_M00_AXI 1 7 1 2800 3140n
preplace netloc t4nfc_hlper_0_ucode_if 1 9 1 3760 3130n
preplace netloc t4nfc_hlper_3_to_ecc_if 1 2 3 590 4350 NJ 4350 1260
preplace netloc v2nfc_1_nand_if 1 10 2 NJ 1540 NJ
preplace netloc S03_AXI_1 1 4 1 1280 3780n
preplace netloc S00_AXI_1 1 6 3 NJ 4560 NJ 4560 N
preplace netloc t4nfc_hlper_1_v2nfc_if 1 4 6 1260 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 3720 2950n
preplace netloc hpic_0_M00_AXI 1 5 1 1740 3870n
preplace netloc gpic_0_sub_0_M04_AXI 1 3 6 900 3550 NJ 3550 NJ 3550 NJ 3550 2780J 3600 3200
preplace netloc t4nfc_hlper_1_to_ecc_if 1 2 3 580 2930 NJ 2930 1260
preplace netloc gpic_1_M00_AXI 1 9 1 3750 2430n
preplace netloc S02_AXI_1 1 4 1 1260 3610n
preplace netloc t4nfc_hlper_2_ucode_if 1 4 6 NJ 3650 NJ 3650 NJ 3650 2750J 3660 3220J 3790 3660
preplace netloc gpic_0_M05_AXI 1 8 1 3250 3370n
preplace netloc t4nfc_hlper_0_to_ecc_if 1 7 3 2850 2910 3310J 3230 3660
preplace netloc t4nfc_hlper_0_v2nfc_if 1 9 1 3680 600n
preplace netloc v2nfc_2_nand_if 1 10 2 4470J 3470 NJ
preplace netloc bch_sccs_256B_21B_13b_1_from_ecc_if 1 3 1 840 2710n
preplace netloc t4nfc_hlper_3_v2nfc_if 1 4 6 1290 4470 NJ 4470 NJ 4470 NJ 4470 NJ 4470 3770J
preplace netloc gpic_0_M07_AXI 1 8 1 3210 3410n
preplace netloc t4nfc_hlper_1_ucode_if 1 4 6 1340 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 3730J
preplace netloc bch_sccs_256B_21B_13b_1_bch_skes_if 1 3 6 NJ 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 3260
preplace netloc gpic_0_sub_0_M02_AXI 1 3 6 900 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 3200
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 6 1 2420 4250n
preplace netloc gpic_0_sub_0_M06_AXI 1 3 6 900 4120 NJ 4120 1730J 4020 NJ 4020 NJ 4020 3190
preplace netloc bch_sccs_256B_21B_13b_2_bch_skes_if 1 3 6 830 4100 NJ 4100 1710J 4000 NJ 4000 2840J 3920 3230J
preplace netloc bch_sccs_256B_21B_13b_3_from_ecc_if 1 3 1 850 4210n
preplace netloc bch_sccs_256B_21B_13b_2_from_ecc_if 1 3 1 830 3630n
preplace netloc t4nfc_hlper_2_to_ecc_if 1 2 3 590 3750 NJ 3750 1270
preplace netloc t4nfc_hlper_0_nfch_data_if 1 4 6 1410 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 3670
preplace netloc gpic_0_M01_AXI 1 8 1 3210 2930n
preplace netloc t4nfc_hlper_3_ucode_if 1 4 6 1280 4250 NJ 4250 2400J 4180 NJ 4180 NJ 4180 3760J
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 9 1 3670 3710n
preplace netloc S01_AXI_1 1 4 1 1380 2690n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 9 1 3740 3350n
preplace netloc bch_sccs_256B_21B_13b_0_bch_skes_if 1 8 1 3240 3000n
preplace netloc t4nfc_hlper_2_v2nfc_if 1 4 6 1280J 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 3730
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 9 1 3660 4090n
preplace netloc nvme_ctrl_0_pci_exp 1 10 2 NJ 5140 NJ
preplace netloc pcie_ref_0_1 1 0 10 NJ 5110 NJ 5110 NJ 5110 NJ 5110 NJ 5110 NJ 5110 NJ 5110 NJ 5110 NJ 5110 NJ
preplace netloc smartconnect_0_M00_AXI 1 5 1 1770 4590n
preplace netloc nvme_ctrl_0_m0_axi 1 4 7 1400 5030 NJ 5030 NJ 5030 NJ 5030 NJ 5030 NJ 5030 4370
preplace netloc gpic_1_M01_AXI 1 9 1 3680 4790n
levelinfo -pg 1 0 110 380 710 1090 1550 2070 2570 3020 3510 4210 4660 5140
pagesize -pg 1 -db -bbox -sgen -130 0 5280 5280
"
}
0
