INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.gen/sources_1/ip/imem_bram/imem_bram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'imem_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aludec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/banchunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'branchunit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dmem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'enflopr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'extend'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flopr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/hazardunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazardunit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/hazardunitext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazardunitext'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/imem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'imem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/maindec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maindec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/signext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signext'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wallDtoE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wallEtoM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wallFtoD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wallMtoW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'riscvpipeline'
ERROR: [VRFC 10-2987] 'datapath' is not compiled in library 'xil_defaultlib' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:220]
ERROR: [VRFC 10-9458] unit 'struct_pos' is ignored due to previous errors [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:161]
ERROR: [VRFC 10-2987] 'datapath' is not compiled in library 'xil_defaultlib' [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:292]
ERROR: [VRFC 10-9458] unit 'struct_neg' is ignored due to previous errors [C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:233]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Samuel/risc_artydebug/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd' is ignored due to errors
