\hypertarget{struct_c_r_s___type_def}{}\doxysection{CRS\+\_\+\+Type\+Def结构体 参考}
\label{struct_c_r_s___type_def}\index{CRS\_TypeDef@{CRS\_TypeDef}}


CRS Register Structure Definition  




{\ttfamily \#include $<$reg\+\_\+crs.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_c_r_s___type_def_ab61bee0e4a478fe9fa4a42900d8bb89b}{CR}}
\begin{DoxyCompactList}\small\item\em Control Register offset\+: 0x00 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_c_r_s___type_def_af2899a9243e86ad37d4ddc8fcccbe718}{CFGR}}
\begin{DoxyCompactList}\small\item\em Configuration Register offset\+: 0x04 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_c_r_s___type_def_a93af5b20b28db90c9e3c1e3e6c6346c9}{ISR}}
\begin{DoxyCompactList}\small\item\em Interrupt and Status Register offset\+: 0x08 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_c_r_s___type_def_a20ae0dc3788a9448bfe4d89d70c1e4e1}{ICR}}
\begin{DoxyCompactList}\small\item\em Interrupt Flag Clear Register offset\+: 0x0C \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
CRS Register Structure Definition 

在文件 \mbox{\hyperlink{reg__crs_8h_source}{reg\+\_\+crs.\+h}} 第 \mbox{\hyperlink{reg__crs_8h_source_l00054}{54}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_c_r_s___type_def_af2899a9243e86ad37d4ddc8fcccbe718}\label{struct_c_r_s___type_def_af2899a9243e86ad37d4ddc8fcccbe718}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} CRS\+\_\+\+Type\+Def\+::\+CFGR}



Configuration Register offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__crs_8h_source}{reg\+\_\+crs.\+h}} 第 \mbox{\hyperlink{reg__crs_8h_source_l00056}{56}} 行定义.

\mbox{\Hypertarget{struct_c_r_s___type_def_ab61bee0e4a478fe9fa4a42900d8bb89b}\label{struct_c_r_s___type_def_ab61bee0e4a478fe9fa4a42900d8bb89b}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} CRS\+\_\+\+Type\+Def\+::\+CR}



Control Register offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__crs_8h_source}{reg\+\_\+crs.\+h}} 第 \mbox{\hyperlink{reg__crs_8h_source_l00055}{55}} 行定义.

\mbox{\Hypertarget{struct_c_r_s___type_def_a20ae0dc3788a9448bfe4d89d70c1e4e1}\label{struct_c_r_s___type_def_a20ae0dc3788a9448bfe4d89d70c1e4e1}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} CRS\+\_\+\+Type\+Def\+::\+ICR}



Interrupt Flag Clear Register offset\+: 0x0C 



在文件 \mbox{\hyperlink{reg__crs_8h_source}{reg\+\_\+crs.\+h}} 第 \mbox{\hyperlink{reg__crs_8h_source_l00058}{58}} 行定义.

\mbox{\Hypertarget{struct_c_r_s___type_def_a93af5b20b28db90c9e3c1e3e6c6346c9}\label{struct_c_r_s___type_def_a93af5b20b28db90c9e3c1e3e6c6346c9}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} CRS\+\_\+\+Type\+Def\+::\+ISR}



Interrupt and Status Register offset\+: 0x08 



在文件 \mbox{\hyperlink{reg__crs_8h_source}{reg\+\_\+crs.\+h}} 第 \mbox{\hyperlink{reg__crs_8h_source_l00057}{57}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__crs_8h}{reg\+\_\+crs.\+h}}\end{DoxyCompactItemize}
