#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Aug  5 11:12:39 2024
# Process ID: 2861
# Current directory: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base
# Command line: vivado -mode batch -source build_bitstream.tcl -notrace
# Log file: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/vivado.log
# Journal file: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/vivado.jou
# Running On: o-51904, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 6, Host memory: 33506 MB
#-----------------------------------------------------------
source build_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2919.559 ; gain = 20.000 ; free physical = 25903 ; free virtual = 31843
Reading block design file </home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - DSPinterconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - DSPddr4
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ddr4_0_sys_reset
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_gen_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_cmac
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - irq_concat
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - rx_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - tx_fifo
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant1
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_gen_0
Adding component instance block -- xilinx.com:ip:xxv_ethernet:4.1 - xxv_ethernet_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hpm0_lpd
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_310MHz
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_ps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_imag
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_real
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_im
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_re
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:packet_generator:1.0 - packet_generator
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_imag
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_real
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_im
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_re
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:packet_generator:1.0 - packet_generator
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_imag
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_real
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_im
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_re
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:packet_generator:1.0 - packet_generator
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_imag
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_real
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hpm
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hps
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_im
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_re
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:packet_generator:1.0 - packet_generator
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_irq
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_adc0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_adc1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_adc2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_adc3
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.6 - rfdc
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc1_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc3_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac3_clk' frequency is set to 307200000
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:amplitude_controller:1.0 - amplitude_controller
Adding component instance block -- xilinx.com:ip:amplitude_controller:1.0 - amplitude_controller
Adding component instance block -- xilinx.com:ip:amplitude_controller:1.0 - amplitude_controller
Adding component instance block -- xilinx.com:ip:amplitude_controller:1.0 - amplitude_controller
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_dac0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_dac1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_dac2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_dac3
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sws_gpio
Adding component instance block -- xilinx.com:ip:system_management_wiz:1.3 - system_management_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_gen_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /OffloadEngine/axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /OffloadEngine/axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI from address space /OffloadEngine/axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /OffloadEngine/axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /OffloadEngine/axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI from address space /OffloadEngine/axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /radio/receiver/channel_00/axi_dma_imag/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /radio/receiver/channel_00/axi_dma_imag/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /radio/receiver/channel_00/axi_dma_real/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /radio/receiver/channel_00/axi_dma_real/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /radio/receiver/channel_10/axi_dma_imag/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /radio/receiver/channel_10/axi_dma_imag/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /radio/receiver/channel_10/axi_dma_real/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /radio/receiver/channel_10/axi_dma_real/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /radio/receiver/channel_20/axi_dma_imag/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /radio/receiver/channel_20/axi_dma_imag/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /radio/receiver/channel_20/axi_dma_real/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /radio/receiver/channel_20/axi_dma_real/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /radio/receiver/channel_30/axi_dma_imag/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /radio/receiver/channel_30/axi_dma_imag/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /radio/receiver/channel_30/axi_dma_real/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /radio/receiver/channel_30/axi_dma_real/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH from address space /zynq_ultra_ps_e_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW from address space /zynq_ultra_ps_e_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /zynq_ultra_ps_e_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI from address space /zynq_ultra_ps_e_0/Data.
Successfully read diagram <base> from block design file <./base/base.srcs/sources_1/bd/base/base.bd>
INFO: [BD 41-1662] The design 'base.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/s00_couplers/s00_data_fifo/m_axi_bid'(3) to pin: '/DSPinterconnect/s00_couplers/M_AXI_bid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/DSPinterconnect/s00_couplers/M_AXI_rid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/xbar/s_axi_awid'(4) to pin: '/DSPinterconnect/s00_couplers/M_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/xbar/s_axi_arid'(4) to pin: '/DSPinterconnect/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_10/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_10/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_10/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_10/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_30/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_30/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_30/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_30/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/synth/base.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/s00_couplers/s00_data_fifo/m_axi_bid'(3) to pin: '/DSPinterconnect/s00_couplers/M_AXI_bid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/DSPinterconnect/s00_couplers/M_AXI_rid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/xbar/s_axi_awid'(4) to pin: '/DSPinterconnect/s00_couplers/M_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/xbar/s_axi_arid'(4) to pin: '/DSPinterconnect/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_10/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_10/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_10/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_10/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_30/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_30/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_30/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_30/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/sim/base.v
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/hdl/base_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file ./base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file ./base/base.gen/sources_1/bd/base/hdl/base_wrapper.v, adding it to Project
INFO: [BD 41-1662] The design 'base.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/s00_couplers/s00_data_fifo/m_axi_bid'(3) to pin: '/DSPinterconnect/s00_couplers/M_AXI_bid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/DSPinterconnect/s00_couplers/M_AXI_rid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/xbar/s_axi_awid'(4) to pin: '/DSPinterconnect/s00_couplers/M_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/xbar/s_axi_arid'(4) to pin: '/DSPinterconnect/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_10/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_10/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_10/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_10/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_30/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_30/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_30/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_30/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/synth/base.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/s00_couplers/s00_data_fifo/m_axi_bid'(3) to pin: '/DSPinterconnect/s00_couplers/M_AXI_bid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/s00_couplers/s00_data_fifo/m_axi_rid'(3) to pin: '/DSPinterconnect/s00_couplers/M_AXI_rid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/xbar/s_axi_awid'(4) to pin: '/DSPinterconnect/s00_couplers/M_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DSPinterconnect/xbar/s_axi_arid'(4) to pin: '/DSPinterconnect/s00_couplers/M_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_arid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/axi_interconnect_hps/xbar/s_axi_awid'(3) to pin: '/radio/receiver/axi_interconnect_hps/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_00/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_00/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_10/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_10/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_10/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_10/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_20/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_20/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_30/axi_interconnect_hps/xbar/m_axi_bid'(1) to pin: '/radio/receiver/channel_30/axi_interconnect_hps/m00_couplers/S_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/radio/receiver/channel_30/axi_interconnect_hps/xbar/m_axi_rid'(1) to pin: '/radio/receiver/channel_30/axi_interconnect_hps/m00_couplers/S_AXI_rid'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/sim/base.v
Verilog Output written to : /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/hdl/base_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_5/base_s00_data_fifo_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_5/base_s01_data_fifo_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_m00_data_fifo_2/base_m00_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/m00_couplers/m00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_m01_data_fifo_0/base_m01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/m01_couplers/m01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_ds_0/base_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPinterconnect/s01_mmu .
INFO: [Device 21-403] Loading part xczu48dr-fsvg1517-2-e
Exporting to file /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_DSPddr4_0/bd_0/hw_handoff/base_DSPddr4_0_microblaze_mcs.hwh
Generated Hardware Definition File /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_DSPddr4_0/bd_0/synth/base_DSPddr4_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPmemory/DSPddr4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPmemory/ddr4_0_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPmemory/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPmemory/util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPmemory/xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPmemory/xpm_cdc_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/axi_interconnect_cmac/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/axi_interconnect_cmac/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/irq_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/rx_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/tx_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/xlconstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/xlconstant1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/xpm_cdc_gen_0 .
WARNING: [IP_Flow 19-650] IP license key 'x_eth_mac@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'x_eth_mac@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'x_eth_mac@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_tsn_802d1cm@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_tsn_802d1cm@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_tsn_802d1cm@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_tsn_802d1cm@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2022.04' is enabled with a Design_Linking license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block OffloadEngine/xxv_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hpm0_lpd/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_310MHz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/axi_interconnect_ps/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/axi_interconnect_ps/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/axi_interconnect_ps/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/axi_interconnect_ps/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/axi_interconnect_ps/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/axi_interconnect_hpm/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/axi_interconnect_hps/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_m00_data_fifo_3/base_m00_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/axi_interconnect_hps/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_dma_imag .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_dma_real .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hpm/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hpm/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_4/base_auto_cc_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hpm/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_5/base_auto_cc_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hpm/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hps/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_6/base_s00_data_fifo_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_6/base_s01_data_fifo_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hps/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axi_interconnect_hps/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_im_0/base_axis_clock_converter_im_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axis_clock_converter_im .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_re_0/base_axis_clock_converter_re_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/axis_clock_converter_re .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/concat_irq .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_00/packet_generator .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_dma_imag .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_dma_real .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hpm/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_6/base_auto_cc_6_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hpm/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_7/base_auto_cc_7_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hpm/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_8/base_auto_cc_8_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hpm/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hps/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_7/base_s00_data_fifo_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hps/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_3/base_auto_us_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hps/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_7/base_s01_data_fifo_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hps/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_4/base_auto_us_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hps/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hps/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axi_interconnect_hps/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_im_1/base_axis_clock_converter_im_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axis_clock_converter_im .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_re_1/base_axis_clock_converter_re_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/axis_clock_converter_re .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/concat_irq .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_10/packet_generator .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_dma_imag .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_dma_real .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hpm/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_9/base_auto_cc_9_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hpm/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_10/base_auto_cc_10_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hpm/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_11/base_auto_cc_11_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hpm/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hps/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_8/base_s00_data_fifo_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hps/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_5/base_auto_us_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hps/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_8/base_s01_data_fifo_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hps/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_6/base_auto_us_6_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hps/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hps/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axi_interconnect_hps/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_im_2/base_axis_clock_converter_im_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axis_clock_converter_im .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_re_2/base_axis_clock_converter_re_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/axis_clock_converter_re .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/concat_irq .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_20/packet_generator .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_30/axi_dma_imag .
INFO: [BD 41-1029] Generation completed for the IP Integrator block radio/receiver/channel_30/axi_dma_real .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_12/base_auto_cc_12_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_13/base_auto_cc_13_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_14/base_auto_cc_14_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s00_data_fifo_9/base_s00_data_fifo_9_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_7/base_auto_us_7_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_s01_data_fifo_9/base_s01_data_fifo_9_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_us_8/base_auto_us_8_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_im_3/base_axis_clock_converter_im_3_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_axis_clock_converter_re_3/base_axis_clock_converter_re_3_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_15/base_auto_cc_15_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_16/base_auto_cc_16_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_17/base_auto_cc_17_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/ip/base_auto_cc_18/base_auto_cc_18_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] base_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2_FPD'. A default connection has been created.
Exporting to file /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/hw_handoff/base.hwh
Generated Hardware Definition File /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.gen/sources_1/bd/base/synth/base.hwdef
[Mon Aug  5 11:14:22 2024] Launched base_axi_dma_0_0_synth_1, base_xbar_1_synth_1, base_auto_pc_0_synth_1, base_rx_fifo_0_synth_1, base_tx_fifo_0_synth_1, base_xpm_cdc_gen_0_0_synth_1, base_xxv_ethernet_0_0_synth_1, base_xbar_2_synth_1, base_auto_pc_1_synth_1, base_auto_pc_2_synth_1, base_auto_pc_3_synth_1, base_auto_pc_4_synth_1, base_axi_intc_0_0_synth_1, base_btns_gpio_0_synth_1, base_clk_wiz_310MHz_0_synth_1, base_leds_gpio_0_synth_1, base_proc_sys_reset_0_0_synth_1, base_proc_sys_reset_1_0_synth_1, base_proc_sys_reset_2_0_synth_1, base_xbar_3_synth_1, base_auto_pc_5_synth_1, base_auto_pc_6_synth_1, base_auto_pc_7_synth_1, base_auto_pc_8_synth_1, base_xbar_4_synth_1, base_xbar_5_synth_1, base_m00_data_fifo_3_synth_1, base_xpm_cdc_gen_1_0_synth_1, base_util_ds_buf_1_0_synth_1, base_util_ds_buf_0_0_synth_1, base_ddr4_0_sys_reset_0_synth_1, base_DSPddr4_0_synth_1, base_s01_mmu_0_synth_1, base_auto_ds_0_synth_1, base_xbar_0_synth_1, base_s00_data_fifo_5_synth_1, base_auto_cc_2_synth_1, base_s01_data_fifo_5_synth_1, base_auto_us_0_synth_1, base_m00_data_fifo_2_synth_1, base_auto_cc_0_synth_1, base_m01_data_fifo_0_synth_1, base_auto_cc_1_synth_1, base_s01_data_fifo_9_synth_1, base_auto_us_8_synth_1, base_s00_mmu_3_synth_1, base_s01_mmu_4_synth_1, base_axis_clock_converter_im_3_synth_1, base_axis_clock_converter_re_3_synth_1, base_packet_generator_3_synth_1, base_proc_sys_reset_adc0_0_synth_1, base_proc_sys_reset_adc1_0_synth_1, base_proc_sys_reset_adc2_0_synth_1, base_proc_sys_reset_adc3_0_synth_1, base_rfdc_0_synth_1, base_xbar_14_synth_1, base_auto_cc_15_synth_1, base_auto_cc_16_synth_1, base_auto_cc_17_synth_1, base_auto_cc_18_synth_1, base_amplitude_controller_0_synth_1, base_amplitude_controller_1_synth_1, base_amplitude_controller_2_synth_1, base_amplitude_controller_3_synth_1, base_proc_sys_reset_dac0_0_synth_1, base_proc_sys_reset_dac1_0_synth_1, base_proc_sys_reset_dac2_0_synth_1, base_proc_sys_reset_dac3_0_synth_1, base_sws_gpio_0_synth_1, base_system_management_wiz_0_0_synth_1, base_xpm_cdc_gen_0_1_synth_1, base_zynq_ultra_ps_e_0_0_synth_1, base_axis_clock_converter_im_1_synth_1, base_axis_clock_converter_re_1_synth_1, base_packet_generator_1_synth_1, base_axi_dma_imag_2_synth_1, base_axi_dma_real_2_synth_1, base_xbar_10_synth_1, base_auto_cc_9_synth_1, base_auto_cc_10_synth_1, base_auto_cc_11_synth_1, base_xbar_11_synth_1, base_s00_data_fifo_8_synth_1, base_auto_us_5_synth_1, base_s01_data_fifo_8_synth_1, base_auto_us_6_synth_1, base_s00_mmu_2_synth_1, base_s01_mmu_3_synth_1, base_axis_clock_converter_im_2_synth_1, base_axis_clock_converter_re_2_synth_1, base_packet_generator_2_synth_1, base_axi_dma_imag_3_synth_1, base_axi_dma_real_3_synth_1, base_xbar_12_synth_1, base_auto_cc_12_synth_1, base_auto_cc_13_synth_1, base_auto_cc_14_synth_1, base_xbar_13_synth_1, base_s00_data_fifo_9_synth_1, base_auto_us_7_synth_1, base_axi_dma_imag_0_synth_1, base_axi_dma_real_0_synth_1, base_xbar_6_synth_1, base_auto_cc_3_synth_1, base_auto_cc_4_synth_1, base_auto_cc_5_synth_1, base_xbar_7_synth_1, base_s00_data_fifo_6_synth_1, base_auto_us_1_synth_1, base_s01_data_fifo_6_synth_1, base_auto_us_2_synth_1, base_s00_mmu_0_synth_1, base_s01_mmu_1_synth_1, base_axis_clock_converter_im_0_synth_1, base_axis_clock_converter_re_0_synth_1, base_packet_generator_0_synth_1, base_axi_dma_imag_1_synth_1, base_axi_dma_real_1_synth_1, base_xbar_8_synth_1, base_auto_cc_6_synth_1, base_auto_cc_7_synth_1, base_auto_cc_8_synth_1, base_xbar_9_synth_1, base_s00_data_fifo_7_synth_1, base_auto_us_3_synth_1, base_s01_data_fifo_7_synth_1, base_auto_us_4_synth_1, base_s00_mmu_1_synth_1, base_s01_mmu_2_synth_1, synth_1...
Run output will be captured here:
base_axi_dma_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_0_0_synth_1/runme.log
base_xbar_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_1_synth_1/runme.log
base_auto_pc_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_0_synth_1/runme.log
base_rx_fifo_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_rx_fifo_0_synth_1/runme.log
base_tx_fifo_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_tx_fifo_0_synth_1/runme.log
base_xpm_cdc_gen_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xpm_cdc_gen_0_0_synth_1/runme.log
base_xxv_ethernet_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xxv_ethernet_0_0_synth_1/runme.log
base_xbar_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_2_synth_1/runme.log
base_auto_pc_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_1_synth_1/runme.log
base_auto_pc_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_2_synth_1/runme.log
base_auto_pc_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_3_synth_1/runme.log
base_auto_pc_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_4_synth_1/runme.log
base_axi_intc_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_intc_0_0_synth_1/runme.log
base_btns_gpio_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_btns_gpio_0_synth_1/runme.log
base_clk_wiz_310MHz_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_clk_wiz_310MHz_0_synth_1/runme.log
base_leds_gpio_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_leds_gpio_0_synth_1/runme.log
base_proc_sys_reset_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_0_0_synth_1/runme.log
base_proc_sys_reset_1_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_1_0_synth_1/runme.log
base_proc_sys_reset_2_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_2_0_synth_1/runme.log
base_xbar_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_3_synth_1/runme.log
base_auto_pc_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_5_synth_1/runme.log
base_auto_pc_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_6_synth_1/runme.log
base_auto_pc_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_7_synth_1/runme.log
base_auto_pc_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_pc_8_synth_1/runme.log
base_xbar_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_4_synth_1/runme.log
base_xbar_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_5_synth_1/runme.log
base_m00_data_fifo_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_m00_data_fifo_3_synth_1/runme.log
base_xpm_cdc_gen_1_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xpm_cdc_gen_1_0_synth_1/runme.log
base_util_ds_buf_1_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_util_ds_buf_1_0_synth_1/runme.log
base_util_ds_buf_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_util_ds_buf_0_0_synth_1/runme.log
base_ddr4_0_sys_reset_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_ddr4_0_sys_reset_0_synth_1/runme.log
base_DSPddr4_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_DSPddr4_0_synth_1/runme.log
base_s01_mmu_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_mmu_0_synth_1/runme.log
base_auto_ds_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_ds_0_synth_1/runme.log
base_xbar_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_0_synth_1/runme.log
base_s00_data_fifo_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_data_fifo_5_synth_1/runme.log
base_auto_cc_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_2_synth_1/runme.log
base_s01_data_fifo_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_data_fifo_5_synth_1/runme.log
base_auto_us_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_0_synth_1/runme.log
base_m00_data_fifo_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_m00_data_fifo_2_synth_1/runme.log
base_auto_cc_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_0_synth_1/runme.log
base_m01_data_fifo_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_m01_data_fifo_0_synth_1/runme.log
base_auto_cc_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_1_synth_1/runme.log
base_s01_data_fifo_9_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_data_fifo_9_synth_1/runme.log
base_auto_us_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_8_synth_1/runme.log
base_s00_mmu_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_mmu_3_synth_1/runme.log
base_s01_mmu_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_mmu_4_synth_1/runme.log
base_axis_clock_converter_im_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axis_clock_converter_im_3_synth_1/runme.log
base_axis_clock_converter_re_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axis_clock_converter_re_3_synth_1/runme.log
base_packet_generator_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_packet_generator_3_synth_1/runme.log
base_proc_sys_reset_adc0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_adc0_0_synth_1/runme.log
base_proc_sys_reset_adc1_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_adc1_0_synth_1/runme.log
base_proc_sys_reset_adc2_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_adc2_0_synth_1/runme.log
base_proc_sys_reset_adc3_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_adc3_0_synth_1/runme.log
base_rfdc_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_rfdc_0_synth_1/runme.log
base_xbar_14_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_14_synth_1/runme.log
base_auto_cc_15_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_15_synth_1/runme.log
base_auto_cc_16_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_16_synth_1/runme.log
base_auto_cc_17_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_17_synth_1/runme.log
base_auto_cc_18_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_18_synth_1/runme.log
base_amplitude_controller_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_amplitude_controller_0_synth_1/runme.log
base_amplitude_controller_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_amplitude_controller_1_synth_1/runme.log
base_amplitude_controller_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_amplitude_controller_2_synth_1/runme.log
base_amplitude_controller_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_amplitude_controller_3_synth_1/runme.log
base_proc_sys_reset_dac0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_dac0_0_synth_1/runme.log
base_proc_sys_reset_dac1_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_dac1_0_synth_1/runme.log
base_proc_sys_reset_dac2_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_dac2_0_synth_1/runme.log
base_proc_sys_reset_dac3_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_proc_sys_reset_dac3_0_synth_1/runme.log
base_sws_gpio_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_sws_gpio_0_synth_1/runme.log
base_system_management_wiz_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_system_management_wiz_0_0_synth_1/runme.log
base_xpm_cdc_gen_0_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xpm_cdc_gen_0_1_synth_1/runme.log
base_zynq_ultra_ps_e_0_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_zynq_ultra_ps_e_0_0_synth_1/runme.log
base_axis_clock_converter_im_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axis_clock_converter_im_1_synth_1/runme.log
base_axis_clock_converter_re_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axis_clock_converter_re_1_synth_1/runme.log
base_packet_generator_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_packet_generator_1_synth_1/runme.log
base_axi_dma_imag_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_imag_2_synth_1/runme.log
base_axi_dma_real_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_real_2_synth_1/runme.log
base_xbar_10_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_10_synth_1/runme.log
base_auto_cc_9_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_9_synth_1/runme.log
base_auto_cc_10_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_10_synth_1/runme.log
base_auto_cc_11_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_11_synth_1/runme.log
base_xbar_11_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_11_synth_1/runme.log
base_s00_data_fifo_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_data_fifo_8_synth_1/runme.log
base_auto_us_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_5_synth_1/runme.log
base_s01_data_fifo_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_data_fifo_8_synth_1/runme.log
base_auto_us_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_6_synth_1/runme.log
base_s00_mmu_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_mmu_2_synth_1/runme.log
base_s01_mmu_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_mmu_3_synth_1/runme.log
base_axis_clock_converter_im_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axis_clock_converter_im_2_synth_1/runme.log
base_axis_clock_converter_re_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axis_clock_converter_re_2_synth_1/runme.log
base_packet_generator_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_packet_generator_2_synth_1/runme.log
base_axi_dma_imag_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_imag_3_synth_1/runme.log
base_axi_dma_real_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_real_3_synth_1/runme.log
base_xbar_12_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_12_synth_1/runme.log
base_auto_cc_12_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_12_synth_1/runme.log
base_auto_cc_13_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_13_synth_1/runme.log
base_auto_cc_14_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_14_synth_1/runme.log
base_xbar_13_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_13_synth_1/runme.log
base_s00_data_fifo_9_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_data_fifo_9_synth_1/runme.log
base_auto_us_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_7_synth_1/runme.log
base_axi_dma_imag_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_imag_0_synth_1/runme.log
base_axi_dma_real_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_real_0_synth_1/runme.log
base_xbar_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_6_synth_1/runme.log
base_auto_cc_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_3_synth_1/runme.log
base_auto_cc_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_4_synth_1/runme.log
base_auto_cc_5_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_5_synth_1/runme.log
base_xbar_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_7_synth_1/runme.log
base_s00_data_fifo_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_data_fifo_6_synth_1/runme.log
base_auto_us_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_1_synth_1/runme.log
base_s01_data_fifo_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_data_fifo_6_synth_1/runme.log
base_auto_us_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_2_synth_1/runme.log
base_s00_mmu_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_mmu_0_synth_1/runme.log
base_s01_mmu_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_mmu_1_synth_1/runme.log
base_axis_clock_converter_im_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axis_clock_converter_im_0_synth_1/runme.log
base_axis_clock_converter_re_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axis_clock_converter_re_0_synth_1/runme.log
base_packet_generator_0_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_packet_generator_0_synth_1/runme.log
base_axi_dma_imag_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_imag_1_synth_1/runme.log
base_axi_dma_real_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_axi_dma_real_1_synth_1/runme.log
base_xbar_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_8_synth_1/runme.log
base_auto_cc_6_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_6_synth_1/runme.log
base_auto_cc_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_7_synth_1/runme.log
base_auto_cc_8_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_cc_8_synth_1/runme.log
base_xbar_9_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_xbar_9_synth_1/runme.log
base_s00_data_fifo_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_data_fifo_7_synth_1/runme.log
base_auto_us_3_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_3_synth_1/runme.log
base_s01_data_fifo_7_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_data_fifo_7_synth_1/runme.log
base_auto_us_4_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_auto_us_4_synth_1/runme.log
base_s00_mmu_1_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s00_mmu_1_synth_1/runme.log
base_s01_mmu_2_synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/base_s01_mmu_2_synth_1/runme.log
synth_1: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/synth_1/runme.log
[Mon Aug  5 11:14:22 2024] Launched impl_1...
Run output will be captured here: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 5435.148 ; gain = 1244.367 ; free physical = 24342 ; free virtual = 30491
[Mon Aug  5 11:14:22 2024] Waiting for impl_1 to finish...
[Mon Aug  5 11:21:32 2024] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'base_axi_dma_0_0_synth_1', 'base_xbar_1_synth_1', 'base_auto_pc_0_synth_1', 'base_rx_fifo_0_synth_1', 'base_tx_fifo_0_synth_1', 'base_xpm_cdc_gen_0_0_synth_1', 'base_xxv_ethernet_0_0_synth_1', 'base_xbar_2_synth_1', 'base_auto_pc_1_synth_1', 'base_auto_pc_2_synth_1', 'base_auto_pc_3_synth_1', 'base_auto_pc_4_synth_1', 'base_axi_intc_0_0_synth_1', 'base_btns_gpio_0_synth_1', 'base_clk_wiz_310MHz_0_synth_1', 'base_leds_gpio_0_synth_1', 'base_proc_sys_reset_0_0_synth_1', 'base_proc_sys_reset_1_0_synth_1', 'base_proc_sys_reset_2_0_synth_1', 'base_xbar_3_synth_1', 'base_auto_pc_5_synth_1', 'base_auto_pc_6_synth_1', 'base_auto_pc_7_synth_1', 'base_auto_pc_8_synth_1', 'base_xbar_4_synth_1', 'base_xbar_5_synth_1', 'base_m00_data_fifo_3_synth_1', 'base_xpm_cdc_gen_1_0_synth_1', 'base_util_ds_buf_1_0_synth_1', 'base_util_ds_buf_0_0_synth_1', 'base_ddr4_0_sys_reset_0_synth_1', 'base_DSPddr4_0_synth_1', 'base_s01_mmu_0_synth_1', 'base_auto_ds_0_synth_1', 'base_xbar_0_synth_1', 'base_s00_data_fifo_5_synth_1', 'base_auto_cc_2_synth_1', 'base_s01_data_fifo_5_synth_1', 'base_auto_us_0_synth_1', 'base_m00_data_fifo_2_synth_1', 'base_auto_cc_0_synth_1', 'base_m01_data_fifo_0_synth_1', 'base_auto_cc_1_synth_1', 'base_s01_data_fifo_9_synth_1', 'base_auto_us_8_synth_1', 'base_s00_mmu_3_synth_1', 'base_s01_mmu_4_synth_1', 'base_axis_clock_converter_im_3_synth_1', 'base_axis_clock_converter_re_3_synth_1', 'base_packet_generator_3_synth_1', 'base_proc_sys_reset_adc0_0_synth_1', 'base_proc_sys_reset_adc1_0_synth_1', 'base_proc_sys_reset_adc2_0_synth_1', 'base_proc_sys_reset_adc3_0_synth_1', 'base_rfdc_0_synth_1', 'base_xbar_14_synth_1', 'base_auto_cc_15_synth_1', 'base_auto_cc_16_synth_1', 'base_auto_cc_17_synth_1', 'base_auto_cc_18_synth_1', 'base_amplitude_controller_0_synth_1', 'base_amplitude_controller_1_synth_1', 'base_amplitude_controller_2_synth_1', 'base_amplitude_controller_3_synth_1', 'base_proc_sys_reset_dac0_0_synth_1', 'base_proc_sys_reset_dac1_0_synth_1', 'base_proc_sys_reset_dac2_0_synth_1', 'base_proc_sys_reset_dac3_0_synth_1', 'base_sws_gpio_0_synth_1', 'base_system_management_wiz_0_0_synth_1', 'base_xpm_cdc_gen_0_1_synth_1', 'base_zynq_ultra_ps_e_0_0_synth_1', 'base_axis_clock_converter_im_1_synth_1', 'base_axis_clock_converter_re_1_synth_1', 'base_packet_generator_1_synth_1', 'base_axi_dma_imag_2_synth_1', 'base_axi_dma_real_2_synth_1', 'base_xbar_10_synth_1', 'base_auto_cc_9_synth_1', 'base_auto_cc_10_synth_1', 'base_auto_cc_11_synth_1', 'base_xbar_11_synth_1', 'base_s00_data_fifo_8_synth_1', 'base_auto_us_5_synth_1', 'base_s01_data_fifo_8_synth_1', 'base_auto_us_6_synth_1', 'base_s00_mmu_2_synth_1', 'base_s01_mmu_3_synth_1', 'base_axis_clock_converter_im_2_synth_1', 'base_axis_clock_converter_re_2_synth_1', 'base_packet_generator_2_synth_1', 'base_axi_dma_imag_3_synth_1', 'base_axi_dma_real_3_synth_1', 'base_xbar_12_synth_1', 'base_auto_cc_12_synth_1', 'base_auto_cc_13_synth_1', 'base_auto_cc_14_synth_1', 'base_xbar_13_synth_1', 'base_s00_data_fifo_9_synth_1', 'base_auto_us_7_synth_1', 'base_axi_dma_imag_0_synth_1', 'base_axi_dma_real_0_synth_1', 'base_xbar_6_synth_1', 'base_auto_cc_3_synth_1', 'base_auto_cc_4_synth_1', 'base_auto_cc_5_synth_1', 'base_xbar_7_synth_1', 'base_s00_data_fifo_6_synth_1', 'base_auto_us_1_synth_1', 'base_s01_data_fifo_6_synth_1', 'base_auto_us_2_synth_1', 'base_s00_mmu_0_synth_1', 'base_s01_mmu_1_synth_1', 'base_axis_clock_converter_im_0_synth_1', 'base_axis_clock_converter_re_0_synth_1', 'base_packet_generator_0_synth_1', 'base_axi_dma_imag_1_synth_1', 'base_axi_dma_real_1_synth_1', 'base_xbar_8_synth_1', 'base_auto_cc_6_synth_1', 'base_auto_cc_7_synth_1', 'base_auto_cc_8_synth_1', 'base_xbar_9_synth_1', 'base_s00_data_fifo_7_synth_1', 'base_auto_us_3_synth_1', 'base_s01_data_fifo_7_synth_1', 'base_auto_us_4_synth_1', 'base_s00_mmu_1_synth_1'
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:07:11 . Memory (MB): peak = 5435.148 ; gain = 0.000 ; free physical = 23025 ; free virtual = 29512
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 11:21:33 2024...
