{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706111734757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706111734763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 10:55:34 2024 " "Processing started: Wed Jan 24 10:55:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706111734763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111734763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_prueba -c circuito_prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_prueba -c circuito_prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111734763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706111735080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706111735080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCH-beh " "Found design unit 1: BCH-beh" {  } { { "src/BCH.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/BCH.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742940 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCH " "Found entity 1: BCH" {  } { { "src/BCH.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/BCH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111742940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_15-beh " "Found design unit 1: counter_15-beh" {  } { { "src/counter_15.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_15.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742941 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_15 " "Found entity 1: counter_15" {  } { { "src/counter_15.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111742941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "IP/PLL/PLL.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742943 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "IP/PLL/PLL.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111742943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll_medio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll_medio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_medio-SYN " "Found design unit 1: pll_medio-SYN" {  } { { "IP/PLL/PLL_MEDIO.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742945 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_MEDIO " "Found entity 1: PLL_MEDIO" {  } { { "IP/PLL/PLL_MEDIO.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111742945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_leds-beh " "Found design unit 1: counter_leds-beh" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742947 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_leds " "Found entity 1: counter_leds" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111742947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/contador_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/contador_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_hex-structural " "Found design unit 1: contador_hex-structural" {  } { { "src/contador_hex.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_hex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742948 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_hex " "Found entity 1: contador_hex" {  } { { "src/contador_hex.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111742948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circuito_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/circuito_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_prueba-structural " "Found design unit 1: circuito_prueba-structural" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742950 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_prueba " "Found entity 1: circuito_prueba" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111742950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/contador_botones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/contador_botones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_botones-beh " "Found design unit 1: contador_botones-beh" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742952 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_botones " "Found entity 1: contador_botones" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111742952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111742952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_prueba " "Elaborating entity \"circuito_prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706111743000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_MEDIO PLL_MEDIO:RELOG25HZ " "Elaborating entity \"PLL_MEDIO\" for hierarchy \"PLL_MEDIO:RELOG25HZ\"" {  } { { "src/circuito_prueba.vhd" "RELOG25HZ" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111743053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_MEDIO:RELOG25HZ\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_MEDIO:RELOG25HZ\|altpll:altpll_component\"" {  } { { "IP/PLL/PLL_MEDIO.vhd" "altpll_component" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111743081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_MEDIO:RELOG25HZ\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_MEDIO:RELOG25HZ\|altpll:altpll_component\"" {  } { { "IP/PLL/PLL_MEDIO.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111743083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_MEDIO:RELOG25HZ\|altpll:altpll_component " "Instantiated megafunction \"PLL_MEDIO:RELOG25HZ\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_MEDIO " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_MEDIO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706111743083 ""}  } { { "IP/PLL/PLL_MEDIO.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706111743083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_medio_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_medio_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_MEDIO_altpll " "Found entity 1: PLL_MEDIO_altpll" {  } { { "db/pll_medio_altpll.v" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/db/pll_medio_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706111743128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111743128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_MEDIO_altpll PLL_MEDIO:RELOG25HZ\|altpll:altpll_component\|PLL_MEDIO_altpll:auto_generated " "Elaborating entity \"PLL_MEDIO_altpll\" for hierarchy \"PLL_MEDIO:RELOG25HZ\|altpll:altpll_component\|PLL_MEDIO_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111743128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_hex contador_hex:hex0 " "Elaborating entity \"contador_hex\" for hierarchy \"contador_hex:hex0\"" {  } { { "src/circuito_prueba.vhd" "hex0" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111743130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_15 contador_hex:hex0\|counter_15:COUNTER " "Elaborating entity \"counter_15\" for hierarchy \"contador_hex:hex0\|counter_15:COUNTER\"" {  } { { "src/contador_hex.vhd" "COUNTER" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_hex.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111743131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCH contador_hex:hex0\|BCH:BCH " "Elaborating entity \"BCH\" for hierarchy \"contador_hex:hex0\|BCH:BCH\"" {  } { { "src/contador_hex.vhd" "BCH" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_hex.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111743132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_leds counter_leds:FSM_LEDS " "Elaborating entity \"counter_leds\" for hierarchy \"counter_leds:FSM_LEDS\"" {  } { { "src/circuito_prueba.vhd" "FSM_LEDS" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111743137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706111743700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706111744161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706111744161 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botones\[0\] " "No output dependent on input pin \"botones\[0\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|botones[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botones\[1\] " "No output dependent on input pin \"botones\[1\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|botones[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[0\] " "No output dependent on input pin \"SWT\[0\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[1\] " "No output dependent on input pin \"SWT\[1\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[2\] " "No output dependent on input pin \"SWT\[2\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[3\] " "No output dependent on input pin \"SWT\[3\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[4\] " "No output dependent on input pin \"SWT\[4\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[5\] " "No output dependent on input pin \"SWT\[5\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[6\] " "No output dependent on input pin \"SWT\[6\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[7\] " "No output dependent on input pin \"SWT\[7\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[8\] " "No output dependent on input pin \"SWT\[8\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[9\] " "No output dependent on input pin \"SWT\[9\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[10\] " "No output dependent on input pin \"SWT\[10\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[11\] " "No output dependent on input pin \"SWT\[11\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[12\] " "No output dependent on input pin \"SWT\[12\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWT\[13\] " "No output dependent on input pin \"SWT\[13\]\"" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706111744212 "|circuito_prueba|SWT[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706111744212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706111744213 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706111744213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706111744213 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1706111744213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706111744213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706111744240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 10:55:44 2024 " "Processing ended: Wed Jan 24 10:55:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706111744240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706111744240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706111744240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706111744240 ""}
