module Divisor_Algoritmico
#(parameter tamanyo=32)           
(input CLK,
input RSTa,
input Start,
input logic [tamanyo-1:0] Num,
input logic [tamanyo-1:0] Den,

output logic [tamanyo-1:0] Coc,
output logic [tamanyo-1:0] Res,
output Done);

logic [tamanyo-1:0] CONT;
logic [tamanyo-1:0] ACCU;
logic [tamanyo-1:0] M;
logic [tamanyo-1:0] Q;
logic [tamanyo-1:0] SignNum;
logic [tamanyo-1:0] SignDen;
logic fin;
//vuestro c√≥digo

	reg [1:0] state;
	parameter D0=0, D1=1, D2=2, D3=3;
		
		always_ff @(posedge CLK or negedge RSTa) begin
        if (!RSTa) 
				begin
            state <= D0;
            ACCU <= 0;
            Q <= 0;
            CONT <= 0;
            fin <= 0;
            Coc <= 0;
            Res <= 0;
				end 
			else 
            case (state)
                D0: begin
                    fin <= 0;
                    if (Start) begin
                        ACCU <= 0;
                        CONT <= tamanyo - 1;
                        SignNum <= Num[tamanyo - 1];
                        SignDen <= Den[tamanyo - 1];
                        Q <= (Num[tamanyo - 1] ? ~Num + 1 : Num); 
                        M <= (Den[tamanyo - 1] ? ~Den + 1 : Den); 
                        state <= D1;
							   end
							end

                D1: begin
                    {ACCU,Q} <= {ACCU[tamanyo-2:0], Q, 1'b0};
                    state <= D2;
						  end
                
                D2: begin
                    CONT <= CONT - 1;
                    if (ACCU >= M) begin
                        Q <= Q + 1;
                        ACCU <= ACCU - M;
                    end
                    if (CONT == 0) 
                        state <= D3;
                    else 
                        state <= D1;
						  end

                D3: begin
                    fin <= 1;
                    Coc <= (SignNum ^ SignDen) ? (~Q + 1) : Q;
                    Res <= (SignNum) ? (~ACCU + 1) : ACCU;
                    state <= D0; 
						  end

                default: state <= D0;
            endcase
			end
assign Done = fin;
endmodule




		