

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Tue Feb 20 09:49:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu4ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.75 ns|  8.802 ns|     3.71 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |        1|  4295819251|  13.750 ns|  59.068 sec|    1|  4295819251|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |       11|    65546|  0.151 us|  0.901 ms|   11|  65546|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_563_1  |        0|  4295819250|  15 ~ 65550|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    301|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   10|    2447|   4227|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    382|    -|
|Register         |        -|    -|     689|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   10|    3136|   4910|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      256|  728|  175680|  87840|   48|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |        5|  10|  2447|  4227|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        5|  10|  2447|  4227|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_808_p2                    |         +|   0|  0|  21|          14|           4|
    |add5_i_fu_834_p2                    |         +|   0|  0|  21|          14|           4|
    |add_i_fu_792_p2                     |         +|   0|  0|  21|          14|           3|
    |add_ln563_fu_1025_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln750_fu_1050_p2                |         +|   0|  0|  15|           8|           8|
    |barWidthMinSamples_fu_824_p2        |         +|   0|  0|  17|          10|           2|
    |sub_i_i_i_fu_870_p2                 |         +|   0|  0|  18|          11|           2|
    |cmp12_i_fu_1097_p2                  |      icmp|   0|  0|  23|          16|           1|
    |cmp2_i267_fu_720_p2                 |      icmp|   0|  0|  15|           8|           1|
    |cmp8_fu_714_p2                      |      icmp|   0|  0|  15|           8|           1|
    |icmp_fu_850_p2                      |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln563_fu_1020_p2               |      icmp|   0|  0|  23|          16|          16|
    |ult_fu_1040_p2                      |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |outpix_2_fu_740_p3                  |    select|   0|  0|   8|           1|           1|
    |outpix_3_fu_764_p3                  |    select|   0|  0|   7|           1|           2|
    |outpix_fu_726_p3                    |    select|   0|  0|   7|           1|           2|
    |pix_16_fu_780_p3                    |    select|   0|  0|   8|           1|           2|
    |pix_fu_772_p3                       |    select|   0|  0|   8|           1|           1|
    |select_ln552_1_cast_cast_fu_756_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln552_fu_748_p3              |    select|   0|  0|   5|           1|           1|
    |outpix_1_fu_734_p2                  |       xor|   0|  0|   2|           1|           2|
    |rev_fu_1091_p2                      |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 301|         168|          75|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ZplateHorContDelta_val_blk_n  |   9|          2|    1|          2|
    |ZplateHorContStart_val_blk_n  |   9|          2|    1|          2|
    |ZplateVerContDelta_val_blk_n  |   9|          2|    1|          2|
    |ZplateVerContStart_val_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_done                       |   9|          2|    1|          2|
    |bckgndYUV_write               |   9|          2|    1|          2|
    |colorFormat_val27_c19_blk_n   |   9|          2|    1|          2|
    |colorFormat_val_blk_n         |   9|          2|    1|          2|
    |dpDynamicRange_val_blk_n      |   9|          2|    1|          2|
    |dpYUVCoef_val_blk_n           |   9|          2|    1|          2|
    |enableInput_val_blk_n         |   9|          2|    1|          2|
    |hBarSel_0_loc_0_fu_324        |   9|          2|    8|         16|
    |hBarSel_3_0_loc_0_fu_308      |   9|          2|    8|         16|
    |hBarSel_4_0_loc_0_fu_336      |   9|          2|    8|         16|
    |hBarSel_5_0_loc_0_fu_292      |   9|          2|    8|         16|
    |hdata_flag_0_reg_504          |   9|          2|    1|          2|
    |hdata_loc_0_fu_316            |   9|          2|   16|         32|
    |height_val5_c14_blk_n         |   9|          2|    1|          2|
    |height_val_blk_n              |   9|          2|    1|          2|
    |motionSpeed_val23_c_blk_n     |   9|          2|    1|          2|
    |motionSpeed_val_blk_n         |   9|          2|    1|          2|
    |passthruEndX_val_blk_n        |   9|          2|    1|          2|
    |passthruEndY_val_blk_n        |   9|          2|    1|          2|
    |passthruStartX_val_blk_n      |   9|          2|    1|          2|
    |passthruStartY_val_blk_n      |   9|          2|    1|          2|
    |patternId_val_blk_n           |   9|          2|    1|          2|
    |rampVal_2_flag_0_reg_516      |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_300        |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_492      |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_344        |   9|          2|   16|         32|
    |rampVal_loc_0_fu_340          |   9|          2|   16|         32|
    |srcYUV_read                   |   9|          2|    1|          2|
    |vBarSel_2_loc_0_fu_312        |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_296        |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_328          |   9|          2|    8|         16|
    |width_val10_c16_blk_n         |   9|          2|    1|          2|
    |width_val_blk_n               |   9|          2|    1|          2|
    |y_fu_276                      |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_332   |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 382|         84|  179|        362|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Sel_reg_1471                                                     |   2|   0|    2|          0|
    |ZplateHorContDelta_val_read_reg_1290                             |  16|   0|   16|          0|
    |ZplateHorContStart_val_read_reg_1295                             |  16|   0|   16|          0|
    |ZplateVerContDelta_val_read_reg_1280                             |  16|   0|   16|          0|
    |ZplateVerContStart_val_read_reg_1285                             |  16|   0|   16|          0|
    |ap_CS_fsm                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1403                                      |  10|   0|   10|          0|
    |barWidth_reg_1397                                                |  11|   0|   11|          0|
    |cmp12_i_reg_1466                                                 |   1|   0|    1|          0|
    |cmp2_i267_reg_1352                                               |   1|   0|    1|          0|
    |cmp8_reg_1347                                                    |   1|   0|    1|          0|
    |colorFormatLocal_reg_1300                                        |   8|   0|    8|          0|
    |dpDynamicRange_val_read_reg_1275                                 |   8|   0|    8|          0|
    |dpYUVCoef_val_read_reg_1270                                      |   8|   0|    8|          0|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel_0                                                        |   3|   0|    3|          0|
    |hBarSel_0_loc_0_fu_324                                           |   8|   0|    8|          0|
    |hBarSel_3_0                                                      |   3|   0|    3|          0|
    |hBarSel_3_0_loc_0_fu_308                                         |   8|   0|    8|          0|
    |hBarSel_4_0                                                      |   8|   0|    8|          0|
    |hBarSel_4_0_loc_0_fu_336                                         |   8|   0|    8|          0|
    |hBarSel_5_0                                                      |   3|   0|    3|          0|
    |hBarSel_5_0_loc_0_fu_292                                         |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_504                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_316                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_320                                               |  16|   0|   16|          0|
    |icmp_reg_1408                                                    |   1|   0|    1|          0|
    |loopHeight_reg_1341                                              |  16|   0|   16|          0|
    |loopWidth_reg_1335                                               |  16|   0|   16|          0|
    |motionSpeed_val_read_reg_1305                                    |   8|   0|    8|          0|
    |outpix_1_reg_1362                                                |   1|   0|    1|          0|
    |outpix_2_reg_1367                                                |   4|   0|    8|          4|
    |outpix_3_reg_1382                                                |   3|   0|    8|          5|
    |outpix_6_fu_280                                                  |   8|   0|    8|          0|
    |outpix_6_load_reg_1436                                           |   8|   0|    8|          0|
    |outpix_7_fu_284                                                  |   8|   0|    8|          0|
    |outpix_7_load_reg_1441                                           |   8|   0|    8|          0|
    |outpix_8_fu_288                                                  |   8|   0|    8|          0|
    |outpix_8_load_reg_1446                                           |   8|   0|    8|          0|
    |outpix_reg_1357                                                  |   5|   0|    8|          3|
    |p_0_0_010245_lcssa252_fu_264                                     |   8|   0|    8|          0|
    |p_0_0_0249_lcssa258_fu_272                                       |   8|   0|    8|          0|
    |p_0_0_09247_lcssa255_fu_268                                      |   8|   0|    8|          0|
    |passthruEndX_val_read_reg_1320                                   |  16|   0|   16|          0|
    |passthruEndY_val_read_reg_1315                                   |  16|   0|   16|          0|
    |passthruStartX_val_read_reg_1330                                 |  16|   0|   16|          0|
    |passthruStartY_val_read_reg_1325                                 |  16|   0|   16|          0|
    |patternId_val_read_reg_1310                                      |   8|   0|    8|          0|
    |pix_16_reg_1392                                                  |   7|   0|    8|          1|
    |pix_reg_1387                                                     |   1|   0|    8|          7|
    |rampStart                                                        |   8|   0|    8|          0|
    |rampStart_load_reg_1418                                          |   8|   0|    8|          0|
    |rampVal                                                          |   8|   0|    8|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_516                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_300                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_304                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_492                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_344                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_348                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_340                                             |  16|   0|   16|          0|
    |rev_reg_1461                                                     |   1|   0|    1|          0|
    |select_ln552_1_cast_cast_reg_1377                                |   2|   0|    3|          1|
    |select_ln552_reg_1372                                            |   3|   0|    5|          2|
    |sub_i_i_i_reg_1413                                               |  11|   0|   11|          0|
    |trunc_ln563_reg_1456                                             |   8|   0|    8|          0|
    |ult_reg_1451                                                     |   1|   0|    1|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_312                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_296                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_328                                             |   8|   0|    8|          0|
    |y_3_reg_1424                                                     |  16|   0|   16|          0|
    |y_fu_276                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_332                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 689|   0|  712|         23|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|srcYUV_dout                            |   in|   24|     ap_fifo|                  srcYUV|       pointer|
|srcYUV_num_data_valid                  |   in|    5|     ap_fifo|                  srcYUV|       pointer|
|srcYUV_fifo_cap                        |   in|    5|     ap_fifo|                  srcYUV|       pointer|
|srcYUV_empty_n                         |   in|    1|     ap_fifo|                  srcYUV|       pointer|
|srcYUV_read                            |  out|    1|     ap_fifo|                  srcYUV|       pointer|
|height_val_dout                        |   in|   16|     ap_fifo|              height_val|       pointer|
|height_val_num_data_valid              |   in|    3|     ap_fifo|              height_val|       pointer|
|height_val_fifo_cap                    |   in|    3|     ap_fifo|              height_val|       pointer|
|height_val_empty_n                     |   in|    1|     ap_fifo|              height_val|       pointer|
|height_val_read                        |  out|    1|     ap_fifo|              height_val|       pointer|
|width_val_dout                         |   in|   16|     ap_fifo|               width_val|       pointer|
|width_val_num_data_valid               |   in|    3|     ap_fifo|               width_val|       pointer|
|width_val_fifo_cap                     |   in|    3|     ap_fifo|               width_val|       pointer|
|width_val_empty_n                      |   in|    1|     ap_fifo|               width_val|       pointer|
|width_val_read                         |  out|    1|     ap_fifo|               width_val|       pointer|
|passthruStartX_val_dout                |   in|   16|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartX_val_num_data_valid      |   in|    3|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartX_val_fifo_cap            |   in|    3|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartX_val_empty_n             |   in|    1|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartX_val_read                |  out|    1|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartY_val_dout                |   in|   16|     ap_fifo|      passthruStartY_val|       pointer|
|passthruStartY_val_num_data_valid      |   in|    3|     ap_fifo|      passthruStartY_val|       pointer|
|passthruStartY_val_fifo_cap            |   in|    3|     ap_fifo|      passthruStartY_val|       pointer|
|passthruStartY_val_empty_n             |   in|    1|     ap_fifo|      passthruStartY_val|       pointer|
|passthruStartY_val_read                |  out|    1|     ap_fifo|      passthruStartY_val|       pointer|
|passthruEndX_val_dout                  |   in|   16|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndX_val_num_data_valid        |   in|    3|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndX_val_fifo_cap              |   in|    3|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndX_val_empty_n               |   in|    1|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndX_val_read                  |  out|    1|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndY_val_dout                  |   in|   16|     ap_fifo|        passthruEndY_val|       pointer|
|passthruEndY_val_num_data_valid        |   in|    3|     ap_fifo|        passthruEndY_val|       pointer|
|passthruEndY_val_fifo_cap              |   in|    3|     ap_fifo|        passthruEndY_val|       pointer|
|passthruEndY_val_empty_n               |   in|    1|     ap_fifo|        passthruEndY_val|       pointer|
|passthruEndY_val_read                  |  out|    1|     ap_fifo|        passthruEndY_val|       pointer|
|enableInput_val_dout                   |   in|    8|     ap_fifo|         enableInput_val|       pointer|
|enableInput_val_num_data_valid         |   in|    3|     ap_fifo|         enableInput_val|       pointer|
|enableInput_val_fifo_cap               |   in|    3|     ap_fifo|         enableInput_val|       pointer|
|enableInput_val_empty_n                |   in|    1|     ap_fifo|         enableInput_val|       pointer|
|enableInput_val_read                   |  out|    1|     ap_fifo|         enableInput_val|       pointer|
|patternId_val_dout                     |   in|    8|     ap_fifo|           patternId_val|       pointer|
|patternId_val_num_data_valid           |   in|    3|     ap_fifo|           patternId_val|       pointer|
|patternId_val_fifo_cap                 |   in|    3|     ap_fifo|           patternId_val|       pointer|
|patternId_val_empty_n                  |   in|    1|     ap_fifo|           patternId_val|       pointer|
|patternId_val_read                     |  out|    1|     ap_fifo|           patternId_val|       pointer|
|ZplateHorContStart_val_dout            |   in|   16|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContStart_val_num_data_valid  |   in|    3|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContStart_val_fifo_cap        |   in|    3|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContStart_val_empty_n         |   in|    1|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContStart_val_read            |  out|    1|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContDelta_val_dout            |   in|   16|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateHorContDelta_val_num_data_valid  |   in|    3|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateHorContDelta_val_fifo_cap        |   in|    3|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateHorContDelta_val_empty_n         |   in|    1|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateHorContDelta_val_read            |  out|    1|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateVerContStart_val_dout            |   in|   16|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContStart_val_num_data_valid  |   in|    3|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContStart_val_fifo_cap        |   in|    3|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContStart_val_empty_n         |   in|    1|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContStart_val_read            |  out|    1|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContDelta_val_dout            |   in|   16|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|ZplateVerContDelta_val_num_data_valid  |   in|    3|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|ZplateVerContDelta_val_fifo_cap        |   in|    3|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|ZplateVerContDelta_val_empty_n         |   in|    1|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|ZplateVerContDelta_val_read            |  out|    1|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|dpDynamicRange_val_dout                |   in|    8|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpDynamicRange_val_num_data_valid      |   in|    3|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpDynamicRange_val_fifo_cap            |   in|    3|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpDynamicRange_val_empty_n             |   in|    1|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpDynamicRange_val_read                |  out|    1|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpYUVCoef_val_dout                     |   in|    8|     ap_fifo|           dpYUVCoef_val|       pointer|
|dpYUVCoef_val_num_data_valid           |   in|    3|     ap_fifo|           dpYUVCoef_val|       pointer|
|dpYUVCoef_val_fifo_cap                 |   in|    3|     ap_fifo|           dpYUVCoef_val|       pointer|
|dpYUVCoef_val_empty_n                  |   in|    1|     ap_fifo|           dpYUVCoef_val|       pointer|
|dpYUVCoef_val_read                     |  out|    1|     ap_fifo|           dpYUVCoef_val|       pointer|
|motionSpeed_val_dout                   |   in|    8|     ap_fifo|         motionSpeed_val|       pointer|
|motionSpeed_val_num_data_valid         |   in|    3|     ap_fifo|         motionSpeed_val|       pointer|
|motionSpeed_val_fifo_cap               |   in|    3|     ap_fifo|         motionSpeed_val|       pointer|
|motionSpeed_val_empty_n                |   in|    1|     ap_fifo|         motionSpeed_val|       pointer|
|motionSpeed_val_read                   |  out|    1|     ap_fifo|         motionSpeed_val|       pointer|
|colorFormat_val_dout                   |   in|    8|     ap_fifo|         colorFormat_val|       pointer|
|colorFormat_val_num_data_valid         |   in|    3|     ap_fifo|         colorFormat_val|       pointer|
|colorFormat_val_fifo_cap               |   in|    3|     ap_fifo|         colorFormat_val|       pointer|
|colorFormat_val_empty_n                |   in|    1|     ap_fifo|         colorFormat_val|       pointer|
|colorFormat_val_read                   |  out|    1|     ap_fifo|         colorFormat_val|       pointer|
|bckgndYUV_din                          |  out|   24|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_num_data_valid               |   in|    5|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_fifo_cap                     |   in|    5|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_full_n                       |   in|    1|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_write                        |  out|    1|     ap_fifo|               bckgndYUV|       pointer|
|height_val5_c14_din                    |  out|   16|     ap_fifo|         height_val5_c14|       pointer|
|height_val5_c14_num_data_valid         |   in|    3|     ap_fifo|         height_val5_c14|       pointer|
|height_val5_c14_fifo_cap               |   in|    3|     ap_fifo|         height_val5_c14|       pointer|
|height_val5_c14_full_n                 |   in|    1|     ap_fifo|         height_val5_c14|       pointer|
|height_val5_c14_write                  |  out|    1|     ap_fifo|         height_val5_c14|       pointer|
|width_val10_c16_din                    |  out|   16|     ap_fifo|         width_val10_c16|       pointer|
|width_val10_c16_num_data_valid         |   in|    3|     ap_fifo|         width_val10_c16|       pointer|
|width_val10_c16_fifo_cap               |   in|    3|     ap_fifo|         width_val10_c16|       pointer|
|width_val10_c16_full_n                 |   in|    1|     ap_fifo|         width_val10_c16|       pointer|
|width_val10_c16_write                  |  out|    1|     ap_fifo|         width_val10_c16|       pointer|
|motionSpeed_val23_c_din                |  out|    8|     ap_fifo|     motionSpeed_val23_c|       pointer|
|motionSpeed_val23_c_num_data_valid     |   in|    3|     ap_fifo|     motionSpeed_val23_c|       pointer|
|motionSpeed_val23_c_fifo_cap           |   in|    3|     ap_fifo|     motionSpeed_val23_c|       pointer|
|motionSpeed_val23_c_full_n             |   in|    1|     ap_fifo|     motionSpeed_val23_c|       pointer|
|motionSpeed_val23_c_write              |  out|    1|     ap_fifo|     motionSpeed_val23_c|       pointer|
|colorFormat_val27_c19_din              |  out|    8|     ap_fifo|   colorFormat_val27_c19|       pointer|
|colorFormat_val27_c19_num_data_valid   |   in|    3|     ap_fifo|   colorFormat_val27_c19|       pointer|
|colorFormat_val27_c19_fifo_cap         |   in|    3|     ap_fifo|   colorFormat_val27_c19|       pointer|
|colorFormat_val27_c19_full_n           |   in|    1|     ap_fifo|   colorFormat_val27_c19|       pointer|
|colorFormat_val27_c19_write            |  out|    1|     ap_fifo|   colorFormat_val27_c19|       pointer|
|s                                      |   in|   32|     ap_none|                       s|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_010245_lcssa252 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_010245_lcssa252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_09247_lcssa255 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_09247_lcssa255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_0249_lcssa258 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_0249_lcssa258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outpix_6 = alloca i32 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 10 'alloca' 'outpix_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outpix_7 = alloca i32 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 11 'alloca' 'outpix_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outpix_8 = alloca i32 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 12 'alloca' 'outpix_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%hBarSel_5_0_loc_0 = alloca i32 1"   --->   Operation 13 'alloca' 'hBarSel_5_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'vBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'rampVal_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rampVal_2_new_0 = alloca i32 1"   --->   Operation 16 'alloca' 'rampVal_2_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hBarSel_3_0_loc_0 = alloca i32 1"   --->   Operation 17 'alloca' 'hBarSel_3_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_0 = alloca i32 1"   --->   Operation 18 'alloca' 'vBarSel_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hdata_loc_0 = alloca i32 1"   --->   Operation 19 'alloca' 'hdata_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hdata_new_0 = alloca i32 1"   --->   Operation 20 'alloca' 'hdata_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_0 = alloca i32 1"   --->   Operation 21 'alloca' 'hBarSel_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 22 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0 = alloca i32 1"   --->   Operation 23 'alloca' 'zonePlateVAddr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%hBarSel_4_0_loc_0 = alloca i32 1"   --->   Operation 24 'alloca' 'hBarSel_4_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rampVal_loc_0 = alloca i32 1"   --->   Operation 25 'alloca' 'rampVal_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0 = alloca i32 1"   --->   Operation 26 'alloca' 'rampVal_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rampVal_3_new_0 = alloca i32 1"   --->   Operation 27 'alloca' 'rampVal_3_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc = alloca i64 1"   --->   Operation 28 'alloca' 'rampVal_2_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'hdata_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc = alloca i64 1"   --->   Operation 30 'alloca' 'rampVal_3_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpYUVCoef_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.16ns)   --->   "%dpYUVCoef_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %dpYUVCoef_val"   --->   Operation 32 'read' 'dpYUVCoef_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpDynamicRange_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.16ns)   --->   "%dpDynamicRange_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %dpDynamicRange_val"   --->   Operation 34 'read' 'dpDynamicRange_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContDelta_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.16ns)   --->   "%ZplateVerContDelta_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %ZplateVerContDelta_val"   --->   Operation 36 'read' 'ZplateVerContDelta_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContStart_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.16ns)   --->   "%ZplateVerContStart_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %ZplateVerContStart_val"   --->   Operation 38 'read' 'ZplateVerContStart_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContDelta_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.16ns)   --->   "%ZplateHorContDelta_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %ZplateHorContDelta_val"   --->   Operation 40 'read' 'ZplateHorContDelta_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContStart_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.16ns)   --->   "%ZplateHorContStart_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %ZplateHorContStart_val"   --->   Operation 42 'read' 'ZplateHorContStart_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.16ns)   --->   "%colorFormatLocal = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val"   --->   Operation 44 'read' 'colorFormatLocal' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val27_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val27_c19, i8 %colorFormatLocal"   --->   Operation 46 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.16ns)   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %motionSpeed_val"   --->   Operation 48 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val23_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %motionSpeed_val23_c, i8 %motionSpeed_val_read"   --->   Operation 50 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %patternId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.16ns)   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %patternId_val"   --->   Operation 52 'read' 'patternId_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enableInput_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.16ns)   --->   "%enableInput_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %enableInput_val"   --->   Operation 54 'read' 'enableInput_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.16ns)   --->   "%passthruEndY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruEndY_val"   --->   Operation 56 'read' 'passthruEndY_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.16ns)   --->   "%passthruEndX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruEndX_val"   --->   Operation 58 'read' 'passthruEndX_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.16ns)   --->   "%passthruStartY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruStartY_val"   --->   Operation 60 'read' 'passthruStartY_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.16ns)   --->   "%passthruStartX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruStartX_val"   --->   Operation 62 'read' 'passthruStartX_val_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.16ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val"   --->   Operation 64 'read' 'loopWidth' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val10_c16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_val10_c16, i16 %loopWidth"   --->   Operation 66 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.16ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val"   --->   Operation 68 'read' 'loopHeight' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val5_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_val5_c14, i16 %loopHeight"   --->   Operation 70 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_26, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_26, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.90ns)   --->   "%cmp8 = icmp_ne  i8 %enableInput_val_read, i8 0"   --->   Operation 73 'icmp' 'cmp8' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.90ns)   --->   "%cmp2_i267 = icmp_eq  i8 %colorFormatLocal, i8 0"   --->   Operation 74 'icmp' 'cmp2_i267' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.44ns)   --->   "%outpix = select i1 %cmp2_i267, i8 255, i8 76"   --->   Operation 75 'select' 'outpix' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.33ns)   --->   "%outpix_1 = xor i1 %cmp2_i267, i1 1"   --->   Operation 76 'xor' 'outpix_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.44ns)   --->   "%outpix_2 = select i1 %cmp2_i267, i8 0, i8 149"   --->   Operation 77 'select' 'outpix_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.48ns)   --->   "%select_ln552 = select i1 %cmp2_i267, i5 0, i5 21" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 78 'select' 'select_ln552' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.27ns)   --->   "%select_ln552_1_cast_cast = select i1 %cmp2_i267, i3 0, i3 5"   --->   Operation 79 'select' 'select_ln552_1_cast_cast' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.44ns)   --->   "%outpix_3 = select i1 %cmp2_i267, i8 255, i8 107"   --->   Operation 80 'select' 'outpix_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.44ns)   --->   "%pix = select i1 %cmp2_i267, i8 0, i8 128"   --->   Operation 81 'select' 'pix' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.44ns)   --->   "%pix_16 = select i1 %cmp2_i267, i8 255, i8 128"   --->   Operation 82 'select' 'pix_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 83 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.98ns)   --->   "%add_i = add i14 %empty, i14 7"   --->   Operation 84 'add' 'add_i' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13"   --->   Operation 85 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.98ns)   --->   "%add2_i = add i14 %empty, i14 15"   --->   Operation 86 'add' 'add2_i' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13"   --->   Operation 87 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.93ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023"   --->   Operation 88 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%empty_118 = trunc i16 %loopHeight"   --->   Operation 89 'trunc' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.98ns)   --->   "%add5_i = add i14 %empty_118, i14 15"   --->   Operation 90 'add' 'add5_i' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7"   --->   Operation 91 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.89ns)   --->   "%icmp = icmp_ne  i7 %tmp, i7 0"   --->   Operation 92 'icmp' 'icmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13"   --->   Operation 93 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%barHeight_cast = zext i10 %tmp_1"   --->   Operation 94 'zext' 'barHeight_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.93ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast, i11 2047"   --->   Operation 95 'add' 'sub_i_i_i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%rampStart_load = load i8 %rampStart" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 96 'load' 'rampStart_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%rampVal_1_load = load i16 %rampVal_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 97 'load' 'rampVal_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%rampVal_load = load i8 %rampVal" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1101->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593]   --->   Operation 98 'load' 'rampVal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1257 = zext i8 %rampVal_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 99 'zext' 'zext_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%hBarSel_4_0_load = load i8 %hBarSel_4_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 100 'load' 'hBarSel_4_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zonePlateVAddr_load = load i16 %zonePlateVAddr" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657]   --->   Operation 101 'load' 'zonePlateVAddr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 102 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1412 = zext i3 %vBarSel_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 103 'zext' 'zext_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%hBarSel_0_load = load i3 %hBarSel_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 104 'load' 'hBarSel_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1545 = zext i3 %hBarSel_0_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 105 'zext' 'zext_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%hdata_load = load i16 %hdata" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 106 'load' 'hdata_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%vBarSel_2_load = load i8 %vBarSel_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 107 'load' 'vBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%hBarSel_3_0_load = load i3 %hBarSel_3_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 108 'load' 'hBarSel_3_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1664 = zext i3 %hBarSel_3_0_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 109 'zext' 'zext_ln1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%rampVal_2_load = load i16 %rampVal_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 110 'load' 'rampVal_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1758->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 111 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1775 = zext i1 %vBarSel_1_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 112 'zext' 'zext_ln1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%hBarSel_5_0_load = load i3 %hBarSel_5_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 113 'load' 'hBarSel_5_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i3 %hBarSel_5_0_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 114 'zext' 'zext_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln1084 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 115 'store' 'store_ln1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln1257 = store i16 %zext_ln1257, i16 %rampVal_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 116 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln1257 = store i8 %hBarSel_4_0_load, i8 %hBarSel_4_0_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 117 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln1341 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657]   --->   Operation 118 'store' 'store_ln1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln1412 = store i8 %zext_ln1412, i8 %vBarSel_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 119 'store' 'store_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln1545 = store i8 %zext_ln1545, i8 %hBarSel_0_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 120 'store' 'store_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln1545 = store i16 %hdata_load, i16 %hdata_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 121 'store' 'store_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln1575 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 122 'store' 'store_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln1664 = store i8 %zext_ln1664, i8 %hBarSel_3_0_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 123 'store' 'store_ln1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln1664 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 124 'store' 'store_ln1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln1775 = store i8 %zext_ln1775, i8 %vBarSel_3_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 125 'store' 'store_ln1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln563 = store i8 %zext_ln563, i8 %hBarSel_5_0_loc_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 126 'store' 'store_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.48ns)   --->   "%store_ln549 = store i16 0, i16 %y" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 127 'store' 'store_ln549' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 128 [1/1] (0.48ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 128 'br' 'br_ln563' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.50>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0 = phi i1 0, void %entry, i1 %rampVal_3_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 129 'phi' 'rampVal_3_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%hdata_flag_0 = phi i1 0, void %entry, i1 %hdata_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 130 'phi' 'hdata_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0 = phi i1 0, void %entry, i1 %rampVal_2_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 131 'phi' 'rampVal_2_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%y_3 = load i16 %y"   --->   Operation 132 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.01ns)   --->   "%icmp_ln563 = icmp_eq  i16 %y_3, i16 %loopHeight" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 133 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.01ns)   --->   "%add_ln563 = add i16 %y_3, i16 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 134 'add' 'add_ln563' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln563 = br i1 %icmp_ln563, void %VITIS_LOOP_565_2.split, void %for.end105.loopexit" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 135 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%outpix_6_load = load i8 %outpix_6"   --->   Operation 136 'load' 'outpix_6_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%outpix_7_load = load i8 %outpix_7"   --->   Operation 137 'load' 'outpix_7_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%outpix_8_load = load i8 %outpix_8"   --->   Operation 138 'load' 'outpix_8_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.01ns)   --->   "%ult = icmp_ult  i16 %y_3, i16 %passthruEndY_val_read"   --->   Operation 139 'icmp' 'ult' <Predicate = (!icmp_ln563)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%empty_119 = wait i32 @_ssdm_op_Wait"   --->   Operation 140 'wait' 'empty_119' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.48ns)   --->   "%store_ln549 = store i16 %add_ln563, i16 %y" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 141 'store' 'store_ln549' <Predicate = (!icmp_ln563)> <Delay = 0.48>
ST_2 : Operation 142 [1/1] (0.90ns)   --->   "%add_ln750 = add i8 %rampStart_load, i8 %motionSpeed_val_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 142 'add' 'add_ln750' <Predicate = (icmp_ln563)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln750 = store i8 %add_ln750, i8 %rampStart" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 143 'store' 'store_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_2_flag_0, void %for.end105.loopexit.new12, void %mergeST11"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%rampVal_2_new_0_load = load i16 %rampVal_2_new_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1630->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 145 'load' 'rampVal_2_new_0_load' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln1630 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1630->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 146 'store' 'store_ln1630' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new12"   --->   Operation 147 'br' 'br_ln0' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hdata_flag_0, void %for.end105.loopexit.new10, void %mergeST9"   --->   Operation 148 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%hdata_new_0_load = load i16 %hdata_new_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 149 'load' 'hdata_new_0_load' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln1533 = store i16 %hdata_new_0_load, i16 %hdata" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 150 'store' 'store_ln1533' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new10"   --->   Operation 151 'br' 'br_ln0' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_3_flag_0, void %for.end105.loopexit.new, void %mergeST"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%rampVal_3_new_0_load = load i16 %rampVal_3_new_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 153 'load' 'rampVal_3_new_0_load' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln1073 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 154 'store' 'store_ln1073' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new"   --->   Operation 155 'br' 'br_ln0' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln751 = ret" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:751]   --->   Operation 156 'ret' 'ret_ln751' <Predicate = (icmp_ln563)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i16 %y_3" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 157 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.33ns)   --->   "%rev = xor i1 %ult, i1 1"   --->   Operation 158 'xor' 'rev' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (1.01ns)   --->   "%cmp12_i = icmp_ne  i16 %y_3, i16 0"   --->   Operation 159 'icmp' 'cmp12_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%Sel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y_3, i32 6, i32 7"   --->   Operation 160 'partselect' 'Sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [2/2] (2.86ns)   --->   "%call_ln552 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i8 %outpix_8_load, i8 %outpix_7_load, i8 %outpix_6_load, i16 %loopWidth, i24 %bckgndYUV, i8 %pix_16, i8 %pix, i8 %outpix_3, i5 %select_ln552, i1 %outpix_1, i3 %select_ln552_1_cast_cast, i8 %outpix_2, i8 %outpix, i8 %rampStart_load, i1 %cmp8, i8 %patternId_val_read, i16 %ZplateHorContStart_val_read, i24 %srcYUV, i1 %cmp2_i267, i8 %rampStart_load, i16 %y_3, i8 %colorFormatLocal, i11 %barWidth, i11 %barWidth, i16 %ZplateHorContDelta_val_read, i16 %ZplateVerContStart_val_read, i1 %cmp12_i, i16 %ZplateVerContDelta_val_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i16 %loopWidth, i16 %loopHeight, i16 %y_3, i8 %trunc_ln563, i1 %icmp, i2 %Sel, i8 %dpDynamicRange_val_read, i8 %dpYUVCoef_val_read, i16 %passthruEndX_val_read, i16 %passthruStartX_val_read, i16 %passthruStartY_val_read, i1 %rev, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_0_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_0_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_0_loc_0, i8 %outpix_8, i8 %outpix_7, i8 %outpix_6, i8 %p_0_0_0249_lcssa258, i8 %p_0_0_09247_lcssa255, i8 %p_0_0_010245_lcssa252, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i2 %tpgBarSelRgb_r, i8 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i8 %hBarSel_4_0, i11 %xBar_0, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_4_0, i1 %vHatch, i10 %yCount_2, i8 %whiYuv_1, i8 %blkYuv_1, i9 %tpgSinTableArray_9bit, i2 %tpgCheckerBoardArray, i3 %hBarSel_3_0, i10 %xCount_3_0, i10 %yCount_3, i8 %vBarSel_2, i28 %rSerie, i28 %gSerie, i28 %bSerie, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_5_0, i10 %xCount_5_0, i6 %yCount_1, i1 %vBarSel_1, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_709_u" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 161 'call' 'call_ln552' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln552 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i8 %outpix_8_load, i8 %outpix_7_load, i8 %outpix_6_load, i16 %loopWidth, i24 %bckgndYUV, i8 %pix_16, i8 %pix, i8 %outpix_3, i5 %select_ln552, i1 %outpix_1, i3 %select_ln552_1_cast_cast, i8 %outpix_2, i8 %outpix, i8 %rampStart_load, i1 %cmp8, i8 %patternId_val_read, i16 %ZplateHorContStart_val_read, i24 %srcYUV, i1 %cmp2_i267, i8 %rampStart_load, i16 %y_3, i8 %colorFormatLocal, i11 %barWidth, i11 %barWidth, i16 %ZplateHorContDelta_val_read, i16 %ZplateVerContStart_val_read, i1 %cmp12_i, i16 %ZplateVerContDelta_val_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i16 %loopWidth, i16 %loopHeight, i16 %y_3, i8 %trunc_ln563, i1 %icmp, i2 %Sel, i8 %dpDynamicRange_val_read, i8 %dpYUVCoef_val_read, i16 %passthruEndX_val_read, i16 %passthruStartX_val_read, i16 %passthruStartY_val_read, i1 %rev, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_0_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_0_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_0_loc_0, i8 %outpix_8, i8 %outpix_7, i8 %outpix_6, i8 %p_0_0_0249_lcssa258, i8 %p_0_0_09247_lcssa255, i8 %p_0_0_010245_lcssa252, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i2 %tpgBarSelRgb_r, i8 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i8 %tpgBarSelYuv_u, i8 %tpgBarSelYuv_v, i8 %hBarSel_4_0, i11 %xBar_0, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_4_0, i1 %vHatch, i10 %yCount_2, i8 %whiYuv_1, i8 %blkYuv_1, i9 %tpgSinTableArray_9bit, i2 %tpgCheckerBoardArray, i3 %hBarSel_3_0, i10 %xCount_3_0, i10 %yCount_3, i8 %vBarSel_2, i28 %rSerie, i28 %gSerie, i28 %bSerie, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_5_0, i10 %xCount_5_0, i6 %yCount_1, i1 %vBarSel_1, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_709_u" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 162 'call' 'call_ln552' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln552 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln552' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln563 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 164 'specloopname' 'specloopname_ln563' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc_load = load i1 %rampVal_3_flag_1_loc"   --->   Operation 165 'load' 'rampVal_3_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc_load = load i1 %hdata_flag_1_loc"   --->   Operation 166 'load' 'hdata_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc_load = load i1 %rampVal_2_flag_1_loc"   --->   Operation 167 'load' 'rampVal_2_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 168 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ enableInput_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patternId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateHorContStart_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateHorContDelta_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateVerContStart_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateVerContDelta_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dpDynamicRange_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dpYUVCoef_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val5_c14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val10_c16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val23_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val27_c19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rampStart]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_4_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ zonePlateVAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hdata]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_3_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_5_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ redYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ grnYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bluYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ whiYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xBar_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tpgBarSelRgb_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zonePlateVDelta]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgTartanBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_4_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgCheckerBoardArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_3_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_VESA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_5_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_CEA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_010245_lcssa252       (alloca           ) [ 001111]
p_0_0_09247_lcssa255        (alloca           ) [ 001111]
p_0_0_0249_lcssa258         (alloca           ) [ 001111]
y                           (alloca           ) [ 011111]
outpix_6                    (alloca           ) [ 001111]
outpix_7                    (alloca           ) [ 001111]
outpix_8                    (alloca           ) [ 001111]
hBarSel_5_0_loc_0           (alloca           ) [ 011111]
vBarSel_3_loc_0             (alloca           ) [ 011111]
rampVal_2_loc_0             (alloca           ) [ 011111]
rampVal_2_new_0             (alloca           ) [ 001111]
hBarSel_3_0_loc_0           (alloca           ) [ 011111]
vBarSel_2_loc_0             (alloca           ) [ 011111]
hdata_loc_0                 (alloca           ) [ 011111]
hdata_new_0                 (alloca           ) [ 001111]
hBarSel_0_loc_0             (alloca           ) [ 011111]
vBarSel_loc_0               (alloca           ) [ 011111]
zonePlateVAddr_loc_0        (alloca           ) [ 011111]
hBarSel_4_0_loc_0           (alloca           ) [ 011111]
rampVal_loc_0               (alloca           ) [ 011111]
rampVal_3_loc_0             (alloca           ) [ 011111]
rampVal_3_new_0             (alloca           ) [ 001111]
rampVal_2_flag_1_loc        (alloca           ) [ 001111]
hdata_flag_1_loc            (alloca           ) [ 001111]
rampVal_3_flag_1_loc        (alloca           ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
dpYUVCoef_val_read          (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
dpDynamicRange_val_read     (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
ZplateVerContDelta_val_read (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
ZplateVerContStart_val_read (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
ZplateHorContDelta_val_read (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
ZplateHorContStart_val_read (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
colorFormatLocal            (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
write_ln0                   (write            ) [ 000000]
specinterface_ln0           (specinterface    ) [ 000000]
motionSpeed_val_read        (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
write_ln0                   (write            ) [ 000000]
specinterface_ln0           (specinterface    ) [ 000000]
patternId_val_read          (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
enableInput_val_read        (read             ) [ 000000]
specinterface_ln0           (specinterface    ) [ 000000]
passthruEndY_val_read       (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
passthruEndX_val_read       (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
passthruStartY_val_read     (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
passthruStartX_val_read     (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
loopWidth                   (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
write_ln0                   (write            ) [ 000000]
specinterface_ln0           (specinterface    ) [ 000000]
loopHeight                  (read             ) [ 001111]
specinterface_ln0           (specinterface    ) [ 000000]
write_ln0                   (write            ) [ 000000]
specinterface_ln0           (specinterface    ) [ 000000]
specinterface_ln0           (specinterface    ) [ 000000]
cmp8                        (icmp             ) [ 001111]
cmp2_i267                   (icmp             ) [ 001111]
outpix                      (select           ) [ 001111]
outpix_1                    (xor              ) [ 001111]
outpix_2                    (select           ) [ 001111]
select_ln552                (select           ) [ 001111]
select_ln552_1_cast_cast    (select           ) [ 001111]
outpix_3                    (select           ) [ 001111]
pix                         (select           ) [ 001111]
pix_16                      (select           ) [ 001111]
empty                       (trunc            ) [ 000000]
add_i                       (add              ) [ 000000]
barWidth                    (partselect       ) [ 001111]
add2_i                      (add              ) [ 000000]
p_cast                      (partselect       ) [ 000000]
barWidthMinSamples          (add              ) [ 001111]
empty_118                   (trunc            ) [ 000000]
add5_i                      (add              ) [ 000000]
tmp                         (partselect       ) [ 000000]
icmp                        (icmp             ) [ 001111]
tmp_1                       (partselect       ) [ 000000]
barHeight_cast              (zext             ) [ 000000]
sub_i_i_i                   (add              ) [ 001111]
rampStart_load              (load             ) [ 001111]
rampVal_1_load              (load             ) [ 000000]
rampVal_load                (load             ) [ 000000]
zext_ln1257                 (zext             ) [ 000000]
hBarSel_4_0_load            (load             ) [ 000000]
zonePlateVAddr_load         (load             ) [ 000000]
vBarSel_load                (load             ) [ 000000]
zext_ln1412                 (zext             ) [ 000000]
hBarSel_0_load              (load             ) [ 000000]
zext_ln1545                 (zext             ) [ 000000]
hdata_load                  (load             ) [ 000000]
vBarSel_2_load              (load             ) [ 000000]
hBarSel_3_0_load            (load             ) [ 000000]
zext_ln1664                 (zext             ) [ 000000]
rampVal_2_load              (load             ) [ 000000]
vBarSel_1_load              (load             ) [ 000000]
zext_ln1775                 (zext             ) [ 000000]
hBarSel_5_0_load            (load             ) [ 000000]
zext_ln563                  (zext             ) [ 000000]
store_ln1084                (store            ) [ 000000]
store_ln1257                (store            ) [ 000000]
store_ln1257                (store            ) [ 000000]
store_ln1341                (store            ) [ 000000]
store_ln1412                (store            ) [ 000000]
store_ln1545                (store            ) [ 000000]
store_ln1545                (store            ) [ 000000]
store_ln1575                (store            ) [ 000000]
store_ln1664                (store            ) [ 000000]
store_ln1664                (store            ) [ 000000]
store_ln1775                (store            ) [ 000000]
store_ln563                 (store            ) [ 000000]
store_ln549                 (store            ) [ 000000]
br_ln563                    (br               ) [ 011111]
rampVal_3_flag_0            (phi              ) [ 001110]
hdata_flag_0                (phi              ) [ 001110]
rampVal_2_flag_0            (phi              ) [ 001110]
y_3                         (load             ) [ 000110]
icmp_ln563                  (icmp             ) [ 001111]
add_ln563                   (add              ) [ 000000]
br_ln563                    (br               ) [ 000000]
outpix_6_load               (load             ) [ 000110]
outpix_7_load               (load             ) [ 000110]
outpix_8_load               (load             ) [ 000110]
ult                         (icmp             ) [ 000100]
empty_119                   (wait             ) [ 000000]
store_ln549                 (store            ) [ 000000]
add_ln750                   (add              ) [ 000000]
store_ln750                 (store            ) [ 000000]
br_ln0                      (br               ) [ 000000]
rampVal_2_new_0_load        (load             ) [ 000000]
store_ln1630                (store            ) [ 000000]
br_ln0                      (br               ) [ 000000]
br_ln0                      (br               ) [ 000000]
hdata_new_0_load            (load             ) [ 000000]
store_ln1533                (store            ) [ 000000]
br_ln0                      (br               ) [ 000000]
br_ln0                      (br               ) [ 000000]
rampVal_3_new_0_load        (load             ) [ 000000]
store_ln1073                (store            ) [ 000000]
br_ln0                      (br               ) [ 000000]
ret_ln751                   (ret              ) [ 000000]
trunc_ln563                 (trunc            ) [ 000010]
rev                         (xor              ) [ 000010]
cmp12_i                     (icmp             ) [ 000010]
Sel                         (partselect       ) [ 000010]
call_ln552                  (call             ) [ 000000]
speclooptripcount_ln552     (speclooptripcount) [ 000000]
specloopname_ln563          (specloopname     ) [ 000000]
rampVal_3_flag_1_loc_load   (load             ) [ 011111]
hdata_flag_1_loc_load       (load             ) [ 011111]
rampVal_2_flag_1_loc_load   (load             ) [ 011111]
br_ln563                    (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="passthruStartX_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartX_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="passthruStartY_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartY_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="passthruEndX_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndX_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="passthruEndY_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndY_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="enableInput_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enableInput_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patternId_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ZplateHorContStart_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ZplateHorContDelta_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ZplateVerContStart_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ZplateVerContDelta_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dpDynamicRange_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dpYUVCoef_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="motionSpeed_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="colorFormat_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bckgndYUV">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="height_val5_c14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val5_c14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="width_val10_c16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val10_c16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="motionSpeed_val23_c">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val23_c"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="colorFormat_val27_c19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val27_c19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rampStart">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampStart"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rampVal_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rampVal">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="hBarSel_4_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_4_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="zonePlateVAddr">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVAddr"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="vBarSel">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="hBarSel_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="hdata">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdata"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="vBarSel_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="hBarSel_3_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_3_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="rampVal_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="vBarSel_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="hBarSel_5_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_5_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="redYuv">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="redYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="grnYuv">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grnYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="bluYuv">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bluYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="blkYuv">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="whiYuv">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="tpgBarSelRgb_r">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="tpgBarSelYuv_y">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="tpgBarSelRgb_g">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="tpgBarSelYuv_u">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="tpgBarSelYuv_v">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="xBar_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xBar_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="s">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="tpgBarSelRgb_b">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="tpgSinTableArray">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="zonePlateVDelta">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVDelta"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="tpgTartanBarArray">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgTartanBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="xCount_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_0"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="yCount">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="xCount_4_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_4_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="vHatch">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="yCount_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="whiYuv_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="blkYuv_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="tpgSinTableArray_9bit">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="tpgCheckerBoardArray">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgCheckerBoardArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="xCount_3_0">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_3_0"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="yCount_3">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="rSerie">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rSerie"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="gSerie">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gSerie"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="bSerie">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bSerie"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="DPtpgBarSelRgb_VESA_r">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="DPtpgBarSelRgb_VESA_g">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="DPtpgBarSelRgb_VESA_b">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="DPtpgBarArray">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="xCount_5_0">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_5_0"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="yCount_1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="DPtpgBarSelRgb_CEA_r">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="DPtpgBarSelRgb_CEA_g">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="DPtpgBarSelRgb_CEA_b">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="DPtpgBarSelYuv_601_y">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="DPtpgBarSelYuv_601_v">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="DPtpgBarSelYuv_601_u">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="DPtpgBarSelYuv_709_y">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="DPtpgBarSelYuv_709_v">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="DPtpgBarSelYuv_709_u">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBackground_Pipeline_VITIS_LOOP_565_2"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="264" class="1004" name="p_0_0_010245_lcssa252_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_010245_lcssa252/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_0_0_09247_lcssa255_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_09247_lcssa255/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_0_0_0249_lcssa258_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0249_lcssa258/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="y_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="outpix_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_6/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="outpix_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_7/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="outpix_8_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_8/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="hBarSel_5_0_loc_0_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_5_0_loc_0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="vBarSel_3_loc_0_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_3_loc_0/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="rampVal_2_loc_0_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_loc_0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="rampVal_2_new_0_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_new_0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="hBarSel_3_0_loc_0_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_3_0_loc_0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="vBarSel_2_loc_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_2_loc_0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="hdata_loc_0_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_loc_0/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="hdata_new_0_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_new_0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="hBarSel_0_loc_0_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_0_loc_0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="vBarSel_loc_0_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_loc_0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zonePlateVAddr_loc_0_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="zonePlateVAddr_loc_0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="hBarSel_4_0_loc_0_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_4_0_loc_0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="rampVal_loc_0_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_loc_0/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="rampVal_3_loc_0_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_loc_0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="rampVal_3_new_0_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_new_0/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="rampVal_2_flag_1_loc_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="hdata_flag_1_loc_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="rampVal_3_flag_1_loc_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="dpYUVCoef_val_read_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpYUVCoef_val_read/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="dpDynamicRange_val_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpDynamicRange_val_read/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ZplateVerContDelta_val_read_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContDelta_val_read/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="ZplateVerContStart_val_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContStart_val_read/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ZplateHorContDelta_val_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContDelta_val_read/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ZplateHorContStart_val_read_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContStart_val_read/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="colorFormatLocal_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormatLocal/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="write_ln0_write_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="motionSpeed_val_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="write_ln0_write_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="patternId_val_read_read_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_read/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="enableInput_val_read_read_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enableInput_val_read/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="passthruEndY_val_read_read_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndY_val_read/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="passthruEndX_val_read_read_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndX_val_read/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="passthruStartY_val_read_read_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartY_val_read/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="passthruStartX_val_read_read_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartX_val_read/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="loopWidth_read_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="write_ln0_write_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="0" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="16" slack="0"/>
<pin id="474" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="loopHeight_read_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="write_ln0_write_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="0" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="0" index="2" bw="16" slack="0"/>
<pin id="488" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="rampVal_3_flag_0_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="rampVal_3_flag_0_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_3_flag_0/2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="hdata_flag_0_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hdata_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="hdata_flag_0_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hdata_flag_0/2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="rampVal_2_flag_0_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="rampVal_2_flag_0_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_2_flag_0/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="0" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="1"/>
<pin id="531" dir="0" index="2" bw="1" slack="1"/>
<pin id="532" dir="0" index="3" bw="1" slack="1"/>
<pin id="533" dir="0" index="4" bw="8" slack="2"/>
<pin id="534" dir="0" index="5" bw="8" slack="2"/>
<pin id="535" dir="0" index="6" bw="8" slack="2"/>
<pin id="536" dir="0" index="7" bw="16" slack="2"/>
<pin id="537" dir="0" index="8" bw="24" slack="0"/>
<pin id="538" dir="0" index="9" bw="8" slack="2"/>
<pin id="539" dir="0" index="10" bw="8" slack="2"/>
<pin id="540" dir="0" index="11" bw="8" slack="2"/>
<pin id="541" dir="0" index="12" bw="5" slack="2"/>
<pin id="542" dir="0" index="13" bw="1" slack="2"/>
<pin id="543" dir="0" index="14" bw="3" slack="2"/>
<pin id="544" dir="0" index="15" bw="8" slack="2"/>
<pin id="545" dir="0" index="16" bw="8" slack="2"/>
<pin id="546" dir="0" index="17" bw="8" slack="2"/>
<pin id="547" dir="0" index="18" bw="1" slack="2"/>
<pin id="548" dir="0" index="19" bw="8" slack="2"/>
<pin id="549" dir="0" index="20" bw="16" slack="2"/>
<pin id="550" dir="0" index="21" bw="24" slack="0"/>
<pin id="551" dir="0" index="22" bw="1" slack="2"/>
<pin id="552" dir="0" index="23" bw="8" slack="2"/>
<pin id="553" dir="0" index="24" bw="16" slack="1"/>
<pin id="554" dir="0" index="25" bw="8" slack="2"/>
<pin id="555" dir="0" index="26" bw="11" slack="2"/>
<pin id="556" dir="0" index="27" bw="11" slack="2"/>
<pin id="557" dir="0" index="28" bw="16" slack="2"/>
<pin id="558" dir="0" index="29" bw="16" slack="2"/>
<pin id="559" dir="0" index="30" bw="1" slack="0"/>
<pin id="560" dir="0" index="31" bw="16" slack="2"/>
<pin id="561" dir="0" index="32" bw="11" slack="2"/>
<pin id="562" dir="0" index="33" bw="10" slack="2"/>
<pin id="563" dir="0" index="34" bw="16" slack="2"/>
<pin id="564" dir="0" index="35" bw="16" slack="2"/>
<pin id="565" dir="0" index="36" bw="16" slack="1"/>
<pin id="566" dir="0" index="37" bw="8" slack="0"/>
<pin id="567" dir="0" index="38" bw="1" slack="2"/>
<pin id="568" dir="0" index="39" bw="2" slack="0"/>
<pin id="569" dir="0" index="40" bw="8" slack="2"/>
<pin id="570" dir="0" index="41" bw="8" slack="2"/>
<pin id="571" dir="0" index="42" bw="16" slack="2"/>
<pin id="572" dir="0" index="43" bw="16" slack="2"/>
<pin id="573" dir="0" index="44" bw="16" slack="2"/>
<pin id="574" dir="0" index="45" bw="1" slack="0"/>
<pin id="575" dir="0" index="46" bw="1" slack="2"/>
<pin id="576" dir="0" index="47" bw="16" slack="2"/>
<pin id="577" dir="0" index="48" bw="16" slack="2"/>
<pin id="578" dir="0" index="49" bw="16" slack="2"/>
<pin id="579" dir="0" index="50" bw="8" slack="2"/>
<pin id="580" dir="0" index="51" bw="16" slack="2"/>
<pin id="581" dir="0" index="52" bw="8" slack="2"/>
<pin id="582" dir="0" index="53" bw="8" slack="2"/>
<pin id="583" dir="0" index="54" bw="1" slack="2"/>
<pin id="584" dir="0" index="55" bw="16" slack="2"/>
<pin id="585" dir="0" index="56" bw="16" slack="2"/>
<pin id="586" dir="0" index="57" bw="8" slack="2"/>
<pin id="587" dir="0" index="58" bw="8" slack="2"/>
<pin id="588" dir="0" index="59" bw="1" slack="2"/>
<pin id="589" dir="0" index="60" bw="16" slack="2"/>
<pin id="590" dir="0" index="61" bw="16" slack="2"/>
<pin id="591" dir="0" index="62" bw="8" slack="2"/>
<pin id="592" dir="0" index="63" bw="8" slack="2"/>
<pin id="593" dir="0" index="64" bw="8" slack="2"/>
<pin id="594" dir="0" index="65" bw="8" slack="2"/>
<pin id="595" dir="0" index="66" bw="8" slack="2"/>
<pin id="596" dir="0" index="67" bw="8" slack="2"/>
<pin id="597" dir="0" index="68" bw="8" slack="2"/>
<pin id="598" dir="0" index="69" bw="8" slack="2"/>
<pin id="599" dir="0" index="70" bw="8" slack="0"/>
<pin id="600" dir="0" index="71" bw="8" slack="0"/>
<pin id="601" dir="0" index="72" bw="8" slack="0"/>
<pin id="602" dir="0" index="73" bw="8" slack="0"/>
<pin id="603" dir="0" index="74" bw="8" slack="0"/>
<pin id="604" dir="0" index="75" bw="8" slack="0"/>
<pin id="605" dir="0" index="76" bw="2" slack="0"/>
<pin id="606" dir="0" index="77" bw="8" slack="0"/>
<pin id="607" dir="0" index="78" bw="2" slack="0"/>
<pin id="608" dir="0" index="79" bw="8" slack="0"/>
<pin id="609" dir="0" index="80" bw="8" slack="0"/>
<pin id="610" dir="0" index="81" bw="8" slack="0"/>
<pin id="611" dir="0" index="82" bw="11" slack="0"/>
<pin id="612" dir="0" index="83" bw="32" slack="0"/>
<pin id="613" dir="0" index="84" bw="2" slack="0"/>
<pin id="614" dir="0" index="85" bw="20" slack="0"/>
<pin id="615" dir="0" index="86" bw="16" slack="0"/>
<pin id="616" dir="0" index="87" bw="16" slack="0"/>
<pin id="617" dir="0" index="88" bw="3" slack="0"/>
<pin id="618" dir="0" index="89" bw="3" slack="0"/>
<pin id="619" dir="0" index="90" bw="10" slack="0"/>
<pin id="620" dir="0" index="91" bw="10" slack="0"/>
<pin id="621" dir="0" index="92" bw="3" slack="0"/>
<pin id="622" dir="0" index="93" bw="10" slack="0"/>
<pin id="623" dir="0" index="94" bw="1" slack="0"/>
<pin id="624" dir="0" index="95" bw="10" slack="0"/>
<pin id="625" dir="0" index="96" bw="8" slack="0"/>
<pin id="626" dir="0" index="97" bw="8" slack="0"/>
<pin id="627" dir="0" index="98" bw="9" slack="0"/>
<pin id="628" dir="0" index="99" bw="2" slack="0"/>
<pin id="629" dir="0" index="100" bw="3" slack="0"/>
<pin id="630" dir="0" index="101" bw="10" slack="0"/>
<pin id="631" dir="0" index="102" bw="10" slack="0"/>
<pin id="632" dir="0" index="103" bw="8" slack="0"/>
<pin id="633" dir="0" index="104" bw="28" slack="0"/>
<pin id="634" dir="0" index="105" bw="28" slack="0"/>
<pin id="635" dir="0" index="106" bw="28" slack="0"/>
<pin id="636" dir="0" index="107" bw="2" slack="0"/>
<pin id="637" dir="0" index="108" bw="2" slack="0"/>
<pin id="638" dir="0" index="109" bw="2" slack="0"/>
<pin id="639" dir="0" index="110" bw="3" slack="0"/>
<pin id="640" dir="0" index="111" bw="3" slack="0"/>
<pin id="641" dir="0" index="112" bw="10" slack="0"/>
<pin id="642" dir="0" index="113" bw="6" slack="0"/>
<pin id="643" dir="0" index="114" bw="1" slack="0"/>
<pin id="644" dir="0" index="115" bw="6" slack="0"/>
<pin id="645" dir="0" index="116" bw="6" slack="0"/>
<pin id="646" dir="0" index="117" bw="6" slack="0"/>
<pin id="647" dir="0" index="118" bw="8" slack="0"/>
<pin id="648" dir="0" index="119" bw="8" slack="0"/>
<pin id="649" dir="0" index="120" bw="8" slack="0"/>
<pin id="650" dir="0" index="121" bw="8" slack="0"/>
<pin id="651" dir="0" index="122" bw="8" slack="0"/>
<pin id="652" dir="0" index="123" bw="8" slack="0"/>
<pin id="653" dir="1" index="124" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln552/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="cmp8_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp8/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="cmp2_i267_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i267/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="outpix_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="0"/>
<pin id="729" dir="0" index="2" bw="8" slack="0"/>
<pin id="730" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="outpix_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="outpix_1/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="outpix_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="0" index="2" bw="8" slack="0"/>
<pin id="744" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix_2/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="select_ln552_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="5" slack="0"/>
<pin id="751" dir="0" index="2" bw="5" slack="0"/>
<pin id="752" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln552_1_cast_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="0" index="2" bw="3" slack="0"/>
<pin id="760" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552_1_cast_cast/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="outpix_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="8" slack="0"/>
<pin id="767" dir="0" index="2" bw="8" slack="0"/>
<pin id="768" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix_3/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="pix_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="0" index="2" bw="8" slack="0"/>
<pin id="776" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="pix_16_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="0" index="2" bw="8" slack="0"/>
<pin id="784" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_16/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="empty_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_i_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="14" slack="0"/>
<pin id="794" dir="0" index="1" bw="4" slack="0"/>
<pin id="795" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="barWidth_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="0"/>
<pin id="800" dir="0" index="1" bw="14" slack="0"/>
<pin id="801" dir="0" index="2" bw="3" slack="0"/>
<pin id="802" dir="0" index="3" bw="5" slack="0"/>
<pin id="803" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="barWidth/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add2_i_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="0"/>
<pin id="810" dir="0" index="1" bw="5" slack="0"/>
<pin id="811" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_i/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="p_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="0"/>
<pin id="816" dir="0" index="1" bw="14" slack="0"/>
<pin id="817" dir="0" index="2" bw="4" slack="0"/>
<pin id="818" dir="0" index="3" bw="5" slack="0"/>
<pin id="819" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="barWidthMinSamples_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="barWidthMinSamples/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="empty_118_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_118/1 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add5_i_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="14" slack="0"/>
<pin id="836" dir="0" index="1" bw="5" slack="0"/>
<pin id="837" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add5_i/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="0" index="3" bw="4" slack="0"/>
<pin id="845" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="0"/>
<pin id="852" dir="0" index="1" bw="7" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="0"/>
<pin id="858" dir="0" index="1" bw="14" slack="0"/>
<pin id="859" dir="0" index="2" bw="4" slack="0"/>
<pin id="860" dir="0" index="3" bw="5" slack="0"/>
<pin id="861" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="barHeight_cast_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="0"/>
<pin id="868" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="barHeight_cast/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sub_i_i_i_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i_i/1 "/>
</bind>
</comp>

<comp id="876" class="1004" name="rampStart_load_load_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampStart_load/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="rampVal_1_load_load_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_1_load/1 "/>
</bind>
</comp>

<comp id="884" class="1004" name="rampVal_load_load_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_load/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln1257_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1257/1 "/>
</bind>
</comp>

<comp id="892" class="1004" name="hBarSel_4_0_load_load_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_4_0_load/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zonePlateVAddr_load_load_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zonePlateVAddr_load/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="vBarSel_load_load_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="0"/>
<pin id="902" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_load/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln1412_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="3" slack="0"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1412/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="hBarSel_0_load_load_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="0"/>
<pin id="910" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_0_load/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln1545_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="0"/>
<pin id="914" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1545/1 "/>
</bind>
</comp>

<comp id="916" class="1004" name="hdata_load_load_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_load/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="vBarSel_2_load_load_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_2_load/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="hBarSel_3_0_load_load_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="3" slack="0"/>
<pin id="926" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_3_0_load/1 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln1664_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="0"/>
<pin id="930" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1664/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="rampVal_2_load_load_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_load/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="vBarSel_1_load_load_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_1_load/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln1775_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1775/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="hBarSel_5_0_load_load_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="0"/>
<pin id="946" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_5_0_load/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln563_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="3" slack="0"/>
<pin id="950" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln563/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="store_ln1084_store_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="16" slack="0"/>
<pin id="955" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1084/1 "/>
</bind>
</comp>

<comp id="957" class="1004" name="store_ln1257_store_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="0" index="1" bw="16" slack="0"/>
<pin id="960" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1257/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="store_ln1257_store_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="0"/>
<pin id="964" dir="0" index="1" bw="8" slack="0"/>
<pin id="965" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1257/1 "/>
</bind>
</comp>

<comp id="967" class="1004" name="store_ln1341_store_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="0"/>
<pin id="969" dir="0" index="1" bw="16" slack="0"/>
<pin id="970" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1341/1 "/>
</bind>
</comp>

<comp id="972" class="1004" name="store_ln1412_store_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="3" slack="0"/>
<pin id="974" dir="0" index="1" bw="8" slack="0"/>
<pin id="975" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1412/1 "/>
</bind>
</comp>

<comp id="977" class="1004" name="store_ln1545_store_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="0"/>
<pin id="980" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1545/1 "/>
</bind>
</comp>

<comp id="982" class="1004" name="store_ln1545_store_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="0"/>
<pin id="984" dir="0" index="1" bw="16" slack="0"/>
<pin id="985" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1545/1 "/>
</bind>
</comp>

<comp id="987" class="1004" name="store_ln1575_store_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="0"/>
<pin id="989" dir="0" index="1" bw="8" slack="0"/>
<pin id="990" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1575/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="store_ln1664_store_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="3" slack="0"/>
<pin id="994" dir="0" index="1" bw="8" slack="0"/>
<pin id="995" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1664/1 "/>
</bind>
</comp>

<comp id="997" class="1004" name="store_ln1664_store_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="0"/>
<pin id="999" dir="0" index="1" bw="16" slack="0"/>
<pin id="1000" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1664/1 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="store_ln1775_store_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="8" slack="0"/>
<pin id="1005" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1775/1 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="store_ln563_store_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="3" slack="0"/>
<pin id="1009" dir="0" index="1" bw="8" slack="0"/>
<pin id="1010" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/1 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="store_ln549_store_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="16" slack="0"/>
<pin id="1015" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/1 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="y_3_load_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="1"/>
<pin id="1019" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/2 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln563_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="0"/>
<pin id="1022" dir="0" index="1" bw="16" slack="1"/>
<pin id="1023" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/2 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="add_ln563_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563/2 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="outpix_6_load_load_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="1"/>
<pin id="1033" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_6_load/2 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="outpix_7_load_load_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_7_load/2 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="outpix_8_load_load_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="1"/>
<pin id="1039" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_8_load/2 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="ult_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="0"/>
<pin id="1042" dir="0" index="1" bw="16" slack="1"/>
<pin id="1043" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/2 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="store_ln549_store_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="0"/>
<pin id="1047" dir="0" index="1" bw="16" slack="1"/>
<pin id="1048" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln750_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1052" dir="0" index="1" bw="8" slack="1"/>
<pin id="1053" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln750/2 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="store_ln750_store_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="8" slack="0"/>
<pin id="1057" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln750/2 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="rampVal_2_new_0_load_load_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_new_0_load/2 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="store_ln1630_store_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="0"/>
<pin id="1065" dir="0" index="1" bw="16" slack="0"/>
<pin id="1066" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1630/2 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="hdata_new_0_load_load_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="1"/>
<pin id="1071" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_new_0_load/2 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="store_ln1533_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="0"/>
<pin id="1074" dir="0" index="1" bw="16" slack="0"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1533/2 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="rampVal_3_new_0_load_load_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="1"/>
<pin id="1080" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_new_0_load/2 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="store_ln1073_store_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="0"/>
<pin id="1083" dir="0" index="1" bw="16" slack="0"/>
<pin id="1084" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1073/2 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="trunc_ln563_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="1"/>
<pin id="1089" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln563/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="rev_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="cmp12_i_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="0" index="1" bw="16" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12_i/3 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="Sel_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="2" slack="0"/>
<pin id="1105" dir="0" index="1" bw="16" slack="1"/>
<pin id="1106" dir="0" index="2" bw="4" slack="0"/>
<pin id="1107" dir="0" index="3" bw="4" slack="0"/>
<pin id="1108" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Sel/3 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="rampVal_3_flag_1_loc_load_load_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="4"/>
<pin id="1115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_flag_1_loc_load/5 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="hdata_flag_1_loc_load_load_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="4"/>
<pin id="1118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_flag_1_loc_load/5 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="rampVal_2_flag_1_loc_load_load_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="4"/>
<pin id="1121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_flag_1_loc_load/5 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="p_0_0_010245_lcssa252_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="2"/>
<pin id="1124" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_010245_lcssa252 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="p_0_0_09247_lcssa255_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="2"/>
<pin id="1129" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_09247_lcssa255 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="p_0_0_0249_lcssa258_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="2"/>
<pin id="1134" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0249_lcssa258 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="y_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="0"/>
<pin id="1139" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1144" class="1005" name="outpix_6_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="1"/>
<pin id="1146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outpix_6 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="outpix_7_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="1"/>
<pin id="1152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outpix_7 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="outpix_8_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outpix_8 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="hBarSel_5_0_loc_0_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_5_0_loc_0 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="vBarSel_3_loc_0_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_3_loc_0 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="rampVal_2_loc_0_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="16" slack="0"/>
<pin id="1176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_2_loc_0 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="rampVal_2_new_0_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="16" slack="1"/>
<pin id="1182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_new_0 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="hBarSel_3_0_loc_0_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="0"/>
<pin id="1188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_3_0_loc_0 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="vBarSel_2_loc_0_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="0"/>
<pin id="1194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_2_loc_0 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="hdata_loc_0_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="16" slack="0"/>
<pin id="1200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="hdata_loc_0 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="hdata_new_0_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="1"/>
<pin id="1206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hdata_new_0 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="hBarSel_0_loc_0_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="0"/>
<pin id="1212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_0_loc_0 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="vBarSel_loc_0_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="0"/>
<pin id="1218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_loc_0 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="zonePlateVAddr_loc_0_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="0"/>
<pin id="1224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zonePlateVAddr_loc_0 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="hBarSel_4_0_loc_0_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="8" slack="0"/>
<pin id="1230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_4_0_loc_0 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="rampVal_loc_0_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="0"/>
<pin id="1236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_loc_0 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="rampVal_3_loc_0_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="16" slack="0"/>
<pin id="1242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_3_loc_0 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="rampVal_3_new_0_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="1"/>
<pin id="1248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_new_0 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="rampVal_2_flag_1_loc_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="2"/>
<pin id="1254" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_1_loc "/>
</bind>
</comp>

<comp id="1258" class="1005" name="hdata_flag_1_loc_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="2"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="hdata_flag_1_loc "/>
</bind>
</comp>

<comp id="1264" class="1005" name="rampVal_3_flag_1_loc_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="2"/>
<pin id="1266" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_1_loc "/>
</bind>
</comp>

<comp id="1270" class="1005" name="dpYUVCoef_val_read_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="2"/>
<pin id="1272" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="dpYUVCoef_val_read "/>
</bind>
</comp>

<comp id="1275" class="1005" name="dpDynamicRange_val_read_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="2"/>
<pin id="1277" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="dpDynamicRange_val_read "/>
</bind>
</comp>

<comp id="1280" class="1005" name="ZplateVerContDelta_val_read_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="2"/>
<pin id="1282" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ZplateVerContDelta_val_read "/>
</bind>
</comp>

<comp id="1285" class="1005" name="ZplateVerContStart_val_read_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="16" slack="2"/>
<pin id="1287" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ZplateVerContStart_val_read "/>
</bind>
</comp>

<comp id="1290" class="1005" name="ZplateHorContDelta_val_read_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="16" slack="2"/>
<pin id="1292" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ZplateHorContDelta_val_read "/>
</bind>
</comp>

<comp id="1295" class="1005" name="ZplateHorContStart_val_read_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="16" slack="2"/>
<pin id="1297" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="ZplateHorContStart_val_read "/>
</bind>
</comp>

<comp id="1300" class="1005" name="colorFormatLocal_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="8" slack="2"/>
<pin id="1302" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="colorFormatLocal "/>
</bind>
</comp>

<comp id="1305" class="1005" name="motionSpeed_val_read_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="1"/>
<pin id="1307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="motionSpeed_val_read "/>
</bind>
</comp>

<comp id="1310" class="1005" name="patternId_val_read_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="2"/>
<pin id="1312" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="patternId_val_read "/>
</bind>
</comp>

<comp id="1315" class="1005" name="passthruEndY_val_read_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="16" slack="1"/>
<pin id="1317" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="passthruEndY_val_read "/>
</bind>
</comp>

<comp id="1320" class="1005" name="passthruEndX_val_read_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="16" slack="2"/>
<pin id="1322" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruEndX_val_read "/>
</bind>
</comp>

<comp id="1325" class="1005" name="passthruStartY_val_read_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="16" slack="2"/>
<pin id="1327" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruStartY_val_read "/>
</bind>
</comp>

<comp id="1330" class="1005" name="passthruStartX_val_read_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="16" slack="2"/>
<pin id="1332" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruStartX_val_read "/>
</bind>
</comp>

<comp id="1335" class="1005" name="loopWidth_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="16" slack="2"/>
<pin id="1337" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="1341" class="1005" name="loopHeight_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="1"/>
<pin id="1343" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="1347" class="1005" name="cmp8_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="2"/>
<pin id="1349" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp8 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="cmp2_i267_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="2"/>
<pin id="1354" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp2_i267 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="outpix_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="8" slack="2"/>
<pin id="1359" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix "/>
</bind>
</comp>

<comp id="1362" class="1005" name="outpix_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="2"/>
<pin id="1364" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="outpix_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="outpix_2_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="2"/>
<pin id="1369" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_2 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="select_ln552_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="5" slack="2"/>
<pin id="1374" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln552 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="select_ln552_1_cast_cast_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="3" slack="2"/>
<pin id="1379" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln552_1_cast_cast "/>
</bind>
</comp>

<comp id="1382" class="1005" name="outpix_3_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="8" slack="2"/>
<pin id="1384" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_3 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="pix_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="2"/>
<pin id="1389" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix "/>
</bind>
</comp>

<comp id="1392" class="1005" name="pix_16_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="2"/>
<pin id="1394" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_16 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="barWidth_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="11" slack="2"/>
<pin id="1399" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="barWidth "/>
</bind>
</comp>

<comp id="1403" class="1005" name="barWidthMinSamples_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="10" slack="2"/>
<pin id="1405" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="barWidthMinSamples "/>
</bind>
</comp>

<comp id="1408" class="1005" name="icmp_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="2"/>
<pin id="1410" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1413" class="1005" name="sub_i_i_i_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="11" slack="2"/>
<pin id="1415" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_i_i "/>
</bind>
</comp>

<comp id="1418" class="1005" name="rampStart_load_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="8" slack="2"/>
<pin id="1420" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="rampStart_load "/>
</bind>
</comp>

<comp id="1424" class="1005" name="y_3_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="16" slack="1"/>
<pin id="1426" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="outpix_6_load_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="2"/>
<pin id="1438" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_6_load "/>
</bind>
</comp>

<comp id="1441" class="1005" name="outpix_7_load_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="8" slack="2"/>
<pin id="1443" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_7_load "/>
</bind>
</comp>

<comp id="1446" class="1005" name="outpix_8_load_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="2"/>
<pin id="1448" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outpix_8_load "/>
</bind>
</comp>

<comp id="1451" class="1005" name="ult_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="1"/>
<pin id="1453" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="1456" class="1005" name="trunc_ln563_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="1"/>
<pin id="1458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln563 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="rev_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="1"/>
<pin id="1463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="1466" class="1005" name="cmp12_i_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="1"/>
<pin id="1468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp12_i "/>
</bind>
</comp>

<comp id="1471" class="1005" name="Sel_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="2" slack="1"/>
<pin id="1473" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Sel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="267"><net_src comp="160" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="160" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="160" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="160" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="160" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="160" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="160" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="160" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="160" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="160" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="160" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="160" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="160" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="160" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="160" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="160" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="160" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="160" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="160" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="160" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="160" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="160" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="162" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="162" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="162" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="180" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="28" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="180" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="182" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="182" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="22" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="182" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="20" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="182" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="180" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="32" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="184" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="180" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="184" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="40" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="414" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="180" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="16" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="180" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="14" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="182" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="12" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="182" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="10" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="182" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="8" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="182" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="6" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="182" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="4" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="186" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="464" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="182" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="2" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="186" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="36" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="478" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="240" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="496" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="507"><net_src comp="240" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="508" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="519"><net_src comp="240" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="520" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="654"><net_src comp="250" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="655"><net_src comp="492" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="656"><net_src comp="504" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="657"><net_src comp="516" pin="1"/><net_sink comp="528" pin=3"/></net>

<net id="658"><net_src comp="34" pin="0"/><net_sink comp="528" pin=8"/></net>

<net id="659"><net_src comp="0" pin="0"/><net_sink comp="528" pin=21"/></net>

<net id="660"><net_src comp="48" pin="0"/><net_sink comp="528" pin=70"/></net>

<net id="661"><net_src comp="70" pin="0"/><net_sink comp="528" pin=71"/></net>

<net id="662"><net_src comp="72" pin="0"/><net_sink comp="528" pin=72"/></net>

<net id="663"><net_src comp="74" pin="0"/><net_sink comp="528" pin=73"/></net>

<net id="664"><net_src comp="76" pin="0"/><net_sink comp="528" pin=74"/></net>

<net id="665"><net_src comp="78" pin="0"/><net_sink comp="528" pin=75"/></net>

<net id="666"><net_src comp="80" pin="0"/><net_sink comp="528" pin=76"/></net>

<net id="667"><net_src comp="82" pin="0"/><net_sink comp="528" pin=77"/></net>

<net id="668"><net_src comp="84" pin="0"/><net_sink comp="528" pin=78"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="528" pin=79"/></net>

<net id="670"><net_src comp="88" pin="0"/><net_sink comp="528" pin=80"/></net>

<net id="671"><net_src comp="50" pin="0"/><net_sink comp="528" pin=81"/></net>

<net id="672"><net_src comp="90" pin="0"/><net_sink comp="528" pin=82"/></net>

<net id="673"><net_src comp="92" pin="0"/><net_sink comp="528" pin=83"/></net>

<net id="674"><net_src comp="94" pin="0"/><net_sink comp="528" pin=84"/></net>

<net id="675"><net_src comp="96" pin="0"/><net_sink comp="528" pin=85"/></net>

<net id="676"><net_src comp="52" pin="0"/><net_sink comp="528" pin=86"/></net>

<net id="677"><net_src comp="98" pin="0"/><net_sink comp="528" pin=87"/></net>

<net id="678"><net_src comp="100" pin="0"/><net_sink comp="528" pin=88"/></net>

<net id="679"><net_src comp="56" pin="0"/><net_sink comp="528" pin=89"/></net>

<net id="680"><net_src comp="102" pin="0"/><net_sink comp="528" pin=90"/></net>

<net id="681"><net_src comp="104" pin="0"/><net_sink comp="528" pin=91"/></net>

<net id="682"><net_src comp="54" pin="0"/><net_sink comp="528" pin=92"/></net>

<net id="683"><net_src comp="106" pin="0"/><net_sink comp="528" pin=93"/></net>

<net id="684"><net_src comp="108" pin="0"/><net_sink comp="528" pin=94"/></net>

<net id="685"><net_src comp="110" pin="0"/><net_sink comp="528" pin=95"/></net>

<net id="686"><net_src comp="112" pin="0"/><net_sink comp="528" pin=96"/></net>

<net id="687"><net_src comp="114" pin="0"/><net_sink comp="528" pin=97"/></net>

<net id="688"><net_src comp="116" pin="0"/><net_sink comp="528" pin=98"/></net>

<net id="689"><net_src comp="118" pin="0"/><net_sink comp="528" pin=99"/></net>

<net id="690"><net_src comp="62" pin="0"/><net_sink comp="528" pin=100"/></net>

<net id="691"><net_src comp="120" pin="0"/><net_sink comp="528" pin=101"/></net>

<net id="692"><net_src comp="122" pin="0"/><net_sink comp="528" pin=102"/></net>

<net id="693"><net_src comp="60" pin="0"/><net_sink comp="528" pin=103"/></net>

<net id="694"><net_src comp="124" pin="0"/><net_sink comp="528" pin=104"/></net>

<net id="695"><net_src comp="126" pin="0"/><net_sink comp="528" pin=105"/></net>

<net id="696"><net_src comp="128" pin="0"/><net_sink comp="528" pin=106"/></net>

<net id="697"><net_src comp="130" pin="0"/><net_sink comp="528" pin=107"/></net>

<net id="698"><net_src comp="132" pin="0"/><net_sink comp="528" pin=108"/></net>

<net id="699"><net_src comp="134" pin="0"/><net_sink comp="528" pin=109"/></net>

<net id="700"><net_src comp="136" pin="0"/><net_sink comp="528" pin=110"/></net>

<net id="701"><net_src comp="68" pin="0"/><net_sink comp="528" pin=111"/></net>

<net id="702"><net_src comp="138" pin="0"/><net_sink comp="528" pin=112"/></net>

<net id="703"><net_src comp="140" pin="0"/><net_sink comp="528" pin=113"/></net>

<net id="704"><net_src comp="66" pin="0"/><net_sink comp="528" pin=114"/></net>

<net id="705"><net_src comp="142" pin="0"/><net_sink comp="528" pin=115"/></net>

<net id="706"><net_src comp="144" pin="0"/><net_sink comp="528" pin=116"/></net>

<net id="707"><net_src comp="146" pin="0"/><net_sink comp="528" pin=117"/></net>

<net id="708"><net_src comp="148" pin="0"/><net_sink comp="528" pin=118"/></net>

<net id="709"><net_src comp="150" pin="0"/><net_sink comp="528" pin=119"/></net>

<net id="710"><net_src comp="152" pin="0"/><net_sink comp="528" pin=120"/></net>

<net id="711"><net_src comp="154" pin="0"/><net_sink comp="528" pin=121"/></net>

<net id="712"><net_src comp="156" pin="0"/><net_sink comp="528" pin=122"/></net>

<net id="713"><net_src comp="158" pin="0"/><net_sink comp="528" pin=123"/></net>

<net id="718"><net_src comp="434" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="192" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="400" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="192" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="194" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="196" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="720" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="198" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="720" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="192" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="200" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="753"><net_src comp="720" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="202" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="204" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="720" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="206" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="208" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="720" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="194" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="210" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="720" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="192" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="212" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="720" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="194" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="212" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="464" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="214" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="804"><net_src comp="216" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="218" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="807"><net_src comp="220" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="812"><net_src comp="788" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="222" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="820"><net_src comp="224" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="226" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="823"><net_src comp="220" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="828"><net_src comp="814" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="228" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="478" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="830" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="222" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="846"><net_src comp="230" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="400" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="160" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="232" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="854"><net_src comp="840" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="234" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="224" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="834" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="226" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="220" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="869"><net_src comp="856" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="866" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="236" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="44" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="46" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="48" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="884" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="50" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="52" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="54" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="56" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="58" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="60" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="62" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="924" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="64" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="66" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="936" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="68" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="880" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="961"><net_src comp="888" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="966"><net_src comp="892" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="971"><net_src comp="896" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="976"><net_src comp="904" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="912" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="916" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="920" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="928" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1001"><net_src comp="932" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1006"><net_src comp="940" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1011"><net_src comp="948" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1016"><net_src comp="238" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1024"><net_src comp="1017" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="1017" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="242" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1044"><net_src comp="1017" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="1025" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1058"><net_src comp="1050" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="44" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1067"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="64" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="58" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1085"><net_src comp="1078" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="46" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="1087" pin="1"/><net_sink comp="528" pin=37"/></net>

<net id="1095"><net_src comp="198" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1096"><net_src comp="1091" pin="2"/><net_sink comp="528" pin=45"/></net>

<net id="1101"><net_src comp="238" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1102"><net_src comp="1097" pin="2"/><net_sink comp="528" pin=30"/></net>

<net id="1109"><net_src comp="246" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="248" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1111"><net_src comp="232" pin="0"/><net_sink comp="1103" pin=3"/></net>

<net id="1112"><net_src comp="1103" pin="4"/><net_sink comp="528" pin=39"/></net>

<net id="1125"><net_src comp="264" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="528" pin=69"/></net>

<net id="1130"><net_src comp="268" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="528" pin=68"/></net>

<net id="1135"><net_src comp="272" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="528" pin=67"/></net>

<net id="1140"><net_src comp="276" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1143"><net_src comp="1137" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1147"><net_src comp="280" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="528" pin=66"/></net>

<net id="1153"><net_src comp="284" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="528" pin=65"/></net>

<net id="1159"><net_src comp="288" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="528" pin=64"/></net>

<net id="1165"><net_src comp="292" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="528" pin=63"/></net>

<net id="1171"><net_src comp="296" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="528" pin=62"/></net>

<net id="1177"><net_src comp="300" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="528" pin=61"/></net>

<net id="1183"><net_src comp="304" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="528" pin=60"/></net>

<net id="1189"><net_src comp="308" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="528" pin=58"/></net>

<net id="1195"><net_src comp="312" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="528" pin=57"/></net>

<net id="1201"><net_src comp="316" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="528" pin=56"/></net>

<net id="1207"><net_src comp="320" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="528" pin=55"/></net>

<net id="1213"><net_src comp="324" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="528" pin=53"/></net>

<net id="1219"><net_src comp="328" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="528" pin=52"/></net>

<net id="1225"><net_src comp="332" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="528" pin=51"/></net>

<net id="1231"><net_src comp="336" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="528" pin=50"/></net>

<net id="1237"><net_src comp="340" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="528" pin=49"/></net>

<net id="1243"><net_src comp="344" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="528" pin=48"/></net>

<net id="1249"><net_src comp="348" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="528" pin=47"/></net>

<net id="1255"><net_src comp="352" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="528" pin=59"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1261"><net_src comp="356" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="528" pin=54"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1267"><net_src comp="360" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="528" pin=46"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1273"><net_src comp="364" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="528" pin=41"/></net>

<net id="1278"><net_src comp="370" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="528" pin=40"/></net>

<net id="1283"><net_src comp="376" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="528" pin=31"/></net>

<net id="1288"><net_src comp="382" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="528" pin=29"/></net>

<net id="1293"><net_src comp="388" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="528" pin=28"/></net>

<net id="1298"><net_src comp="394" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="528" pin=20"/></net>

<net id="1303"><net_src comp="400" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="528" pin=25"/></net>

<net id="1308"><net_src comp="414" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1313"><net_src comp="428" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="528" pin=19"/></net>

<net id="1318"><net_src comp="440" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1323"><net_src comp="446" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="528" pin=42"/></net>

<net id="1328"><net_src comp="452" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="528" pin=44"/></net>

<net id="1333"><net_src comp="458" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="528" pin=43"/></net>

<net id="1338"><net_src comp="464" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="528" pin=7"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="528" pin=34"/></net>

<net id="1344"><net_src comp="478" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="528" pin=35"/></net>

<net id="1350"><net_src comp="714" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="528" pin=18"/></net>

<net id="1355"><net_src comp="720" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="528" pin=22"/></net>

<net id="1360"><net_src comp="726" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="528" pin=16"/></net>

<net id="1365"><net_src comp="734" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="528" pin=13"/></net>

<net id="1370"><net_src comp="740" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="528" pin=15"/></net>

<net id="1375"><net_src comp="748" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="528" pin=12"/></net>

<net id="1380"><net_src comp="756" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="528" pin=14"/></net>

<net id="1385"><net_src comp="764" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="528" pin=11"/></net>

<net id="1390"><net_src comp="772" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="528" pin=10"/></net>

<net id="1395"><net_src comp="780" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="528" pin=9"/></net>

<net id="1400"><net_src comp="798" pin="4"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="528" pin=26"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="528" pin=27"/></net>

<net id="1406"><net_src comp="824" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="528" pin=33"/></net>

<net id="1411"><net_src comp="850" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="528" pin=38"/></net>

<net id="1416"><net_src comp="870" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="528" pin=32"/></net>

<net id="1421"><net_src comp="876" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="528" pin=17"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="528" pin=23"/></net>

<net id="1427"><net_src comp="1017" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1430"><net_src comp="1424" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1431"><net_src comp="1424" pin="1"/><net_sink comp="528" pin=24"/></net>

<net id="1432"><net_src comp="1424" pin="1"/><net_sink comp="528" pin=36"/></net>

<net id="1439"><net_src comp="1031" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="528" pin=6"/></net>

<net id="1444"><net_src comp="1034" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="528" pin=5"/></net>

<net id="1449"><net_src comp="1037" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="528" pin=4"/></net>

<net id="1454"><net_src comp="1040" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1459"><net_src comp="1087" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="528" pin=37"/></net>

<net id="1464"><net_src comp="1091" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="528" pin=45"/></net>

<net id="1469"><net_src comp="1097" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="528" pin=30"/></net>

<net id="1474"><net_src comp="1103" pin="4"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="528" pin=39"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bckgndYUV | {3 4 }
	Port: height_val5_c14 | {1 }
	Port: width_val10_c16 | {1 }
	Port: motionSpeed_val23_c | {1 }
	Port: colorFormat_val27_c19 | {1 }
	Port: rampStart | {2 }
	Port: rampVal_1 | {2 }
	Port: rampVal | {3 4 }
	Port: hBarSel_4_0 | {3 4 }
	Port: zonePlateVAddr | {3 4 }
	Port: vBarSel | {3 4 }
	Port: hBarSel_0 | {3 4 }
	Port: hdata | {2 }
	Port: vBarSel_2 | {3 4 }
	Port: hBarSel_3_0 | {3 4 }
	Port: rampVal_2 | {2 }
	Port: vBarSel_1 | {3 4 }
	Port: hBarSel_5_0 | {3 4 }
	Port: redYuv | {}
	Port: grnYuv | {}
	Port: bluYuv | {}
	Port: blkYuv | {}
	Port: whiYuv | {}
	Port: tpgBarSelRgb_r | {}
	Port: tpgBarSelYuv_y | {}
	Port: tpgBarSelRgb_g | {}
	Port: tpgBarSelYuv_u | {}
	Port: tpgBarSelYuv_v | {}
	Port: xBar_0 | {3 4 }
	Port: s | {}
	Port: tpgBarSelRgb_b | {}
	Port: tpgSinTableArray | {}
	Port: zonePlateVDelta | {3 4 }
	Port: tpgTartanBarArray | {}
	Port: xCount_0 | {3 4 }
	Port: yCount | {3 4 }
	Port: xCount_4_0 | {3 4 }
	Port: vHatch | {3 4 }
	Port: yCount_2 | {3 4 }
	Port: whiYuv_1 | {}
	Port: blkYuv_1 | {}
	Port: tpgSinTableArray_9bit | {}
	Port: tpgCheckerBoardArray | {}
	Port: xCount_3_0 | {3 4 }
	Port: yCount_3 | {3 4 }
	Port: rSerie | {3 4 }
	Port: gSerie | {3 4 }
	Port: bSerie | {3 4 }
	Port: DPtpgBarSelRgb_VESA_r | {}
	Port: DPtpgBarSelRgb_VESA_g | {}
	Port: DPtpgBarSelRgb_VESA_b | {}
	Port: DPtpgBarArray | {}
	Port: xCount_5_0 | {3 4 }
	Port: yCount_1 | {3 4 }
	Port: DPtpgBarSelRgb_CEA_r | {}
	Port: DPtpgBarSelRgb_CEA_g | {}
	Port: DPtpgBarSelRgb_CEA_b | {}
	Port: DPtpgBarSelYuv_601_y | {}
	Port: DPtpgBarSelYuv_601_v | {}
	Port: DPtpgBarSelYuv_601_u | {}
	Port: DPtpgBarSelYuv_709_y | {}
	Port: DPtpgBarSelYuv_709_v | {}
	Port: DPtpgBarSelYuv_709_u | {}
 - Input state : 
	Port: tpgBackground : srcYUV | {3 4 }
	Port: tpgBackground : height_val | {1 }
	Port: tpgBackground : width_val | {1 }
	Port: tpgBackground : passthruStartX_val | {1 }
	Port: tpgBackground : passthruStartY_val | {1 }
	Port: tpgBackground : passthruEndX_val | {1 }
	Port: tpgBackground : passthruEndY_val | {1 }
	Port: tpgBackground : enableInput_val | {1 }
	Port: tpgBackground : patternId_val | {1 }
	Port: tpgBackground : ZplateHorContStart_val | {1 }
	Port: tpgBackground : ZplateHorContDelta_val | {1 }
	Port: tpgBackground : ZplateVerContStart_val | {1 }
	Port: tpgBackground : ZplateVerContDelta_val | {1 }
	Port: tpgBackground : dpDynamicRange_val | {1 }
	Port: tpgBackground : dpYUVCoef_val | {1 }
	Port: tpgBackground : motionSpeed_val | {1 }
	Port: tpgBackground : colorFormat_val | {1 }
	Port: tpgBackground : rampStart | {1 }
	Port: tpgBackground : rampVal_1 | {1 }
	Port: tpgBackground : rampVal | {1 }
	Port: tpgBackground : hBarSel_4_0 | {1 }
	Port: tpgBackground : zonePlateVAddr | {1 }
	Port: tpgBackground : vBarSel | {1 }
	Port: tpgBackground : hBarSel_0 | {1 }
	Port: tpgBackground : hdata | {1 }
	Port: tpgBackground : vBarSel_2 | {1 }
	Port: tpgBackground : hBarSel_3_0 | {1 }
	Port: tpgBackground : rampVal_2 | {1 }
	Port: tpgBackground : vBarSel_1 | {1 }
	Port: tpgBackground : hBarSel_5_0 | {1 }
	Port: tpgBackground : redYuv | {3 4 }
	Port: tpgBackground : grnYuv | {3 4 }
	Port: tpgBackground : bluYuv | {3 4 }
	Port: tpgBackground : blkYuv | {3 4 }
	Port: tpgBackground : whiYuv | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_r | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_y | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_g | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_u | {3 4 }
	Port: tpgBackground : tpgBarSelYuv_v | {3 4 }
	Port: tpgBackground : xBar_0 | {3 4 }
	Port: tpgBackground : s | {3 4 }
	Port: tpgBackground : tpgBarSelRgb_b | {3 4 }
	Port: tpgBackground : tpgSinTableArray | {3 4 }
	Port: tpgBackground : zonePlateVDelta | {3 4 }
	Port: tpgBackground : tpgTartanBarArray | {3 4 }
	Port: tpgBackground : xCount_0 | {3 4 }
	Port: tpgBackground : yCount | {3 4 }
	Port: tpgBackground : xCount_4_0 | {3 4 }
	Port: tpgBackground : vHatch | {3 4 }
	Port: tpgBackground : yCount_2 | {3 4 }
	Port: tpgBackground : whiYuv_1 | {3 4 }
	Port: tpgBackground : blkYuv_1 | {3 4 }
	Port: tpgBackground : tpgSinTableArray_9bit | {3 4 }
	Port: tpgBackground : tpgCheckerBoardArray | {3 4 }
	Port: tpgBackground : xCount_3_0 | {3 4 }
	Port: tpgBackground : yCount_3 | {3 4 }
	Port: tpgBackground : rSerie | {3 4 }
	Port: tpgBackground : gSerie | {3 4 }
	Port: tpgBackground : bSerie | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_r | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_g | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_b | {3 4 }
	Port: tpgBackground : DPtpgBarArray | {3 4 }
	Port: tpgBackground : xCount_5_0 | {3 4 }
	Port: tpgBackground : yCount_1 | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_r | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_g | {3 4 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_b | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_601_y | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_601_v | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_601_u | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_709_y | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_709_v | {3 4 }
	Port: tpgBackground : DPtpgBarSelYuv_709_u | {3 4 }
  - Chain level:
	State 1
		outpix : 1
		outpix_1 : 1
		outpix_2 : 1
		select_ln552 : 1
		select_ln552_1_cast_cast : 1
		outpix_3 : 1
		pix : 1
		pix_16 : 1
		add_i : 1
		barWidth : 2
		add2_i : 1
		p_cast : 2
		barWidthMinSamples : 3
		add5_i : 1
		icmp : 1
		tmp_1 : 2
		barHeight_cast : 3
		sub_i_i_i : 4
		zext_ln1257 : 1
		zext_ln1412 : 1
		zext_ln1545 : 1
		zext_ln1664 : 1
		zext_ln1775 : 1
		zext_ln563 : 1
		store_ln1084 : 1
		store_ln1257 : 2
		store_ln1257 : 1
		store_ln1341 : 1
		store_ln1412 : 2
		store_ln1545 : 2
		store_ln1545 : 1
		store_ln1575 : 1
		store_ln1664 : 2
		store_ln1664 : 1
		store_ln1775 : 2
		store_ln563 : 2
		store_ln549 : 1
	State 2
		icmp_ln563 : 1
		add_ln563 : 1
		br_ln563 : 2
		ult : 1
		store_ln549 : 2
		store_ln750 : 1
		br_ln0 : 1
		store_ln1630 : 1
		br_ln0 : 1
		store_ln1533 : 1
		br_ln0 : 1
		store_ln1073 : 1
	State 3
		call_ln552 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528 |    10   |  24.002 |   1192  |   2378  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    add_i_fu_792                    |    0    |    0    |    0    |    21   |
|          |                    add2_i_fu_808                   |    0    |    0    |    0    |    21   |
|          |              barWidthMinSamples_fu_824             |    0    |    0    |    0    |    17   |
|    add   |                    add5_i_fu_834                   |    0    |    0    |    0    |    21   |
|          |                  sub_i_i_i_fu_870                  |    0    |    0    |    0    |    17   |
|          |                  add_ln563_fu_1025                 |    0    |    0    |    0    |    23   |
|          |                  add_ln750_fu_1050                 |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                     cmp8_fu_714                    |    0    |    0    |    0    |    15   |
|          |                  cmp2_i267_fu_720                  |    0    |    0    |    0    |    15   |
|   icmp   |                     icmp_fu_850                    |    0    |    0    |    0    |    14   |
|          |                 icmp_ln563_fu_1020                 |    0    |    0    |    0    |    23   |
|          |                     ult_fu_1040                    |    0    |    0    |    0    |    23   |
|          |                   cmp12_i_fu_1097                  |    0    |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    outpix_fu_726                   |    0    |    0    |    0    |    8    |
|          |                   outpix_2_fu_740                  |    0    |    0    |    0    |    8    |
|          |                 select_ln552_fu_748                |    0    |    0    |    0    |    5    |
|  select  |           select_ln552_1_cast_cast_fu_756          |    0    |    0    |    0    |    3    |
|          |                   outpix_3_fu_764                  |    0    |    0    |    0    |    8    |
|          |                     pix_fu_772                     |    0    |    0    |    0    |    8    |
|          |                    pix_16_fu_780                   |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|    xor   |                   outpix_1_fu_734                  |    0    |    0    |    0    |    2    |
|          |                     rev_fu_1091                    |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |           dpYUVCoef_val_read_read_fu_364           |    0    |    0    |    0    |    0    |
|          |         dpDynamicRange_val_read_read_fu_370        |    0    |    0    |    0    |    0    |
|          |       ZplateVerContDelta_val_read_read_fu_376      |    0    |    0    |    0    |    0    |
|          |       ZplateVerContStart_val_read_read_fu_382      |    0    |    0    |    0    |    0    |
|          |       ZplateHorContDelta_val_read_read_fu_388      |    0    |    0    |    0    |    0    |
|          |       ZplateHorContStart_val_read_read_fu_394      |    0    |    0    |    0    |    0    |
|          |            colorFormatLocal_read_fu_400            |    0    |    0    |    0    |    0    |
|   read   |          motionSpeed_val_read_read_fu_414          |    0    |    0    |    0    |    0    |
|          |           patternId_val_read_read_fu_428           |    0    |    0    |    0    |    0    |
|          |          enableInput_val_read_read_fu_434          |    0    |    0    |    0    |    0    |
|          |          passthruEndY_val_read_read_fu_440         |    0    |    0    |    0    |    0    |
|          |          passthruEndX_val_read_read_fu_446         |    0    |    0    |    0    |    0    |
|          |         passthruStartY_val_read_read_fu_452        |    0    |    0    |    0    |    0    |
|          |         passthruStartX_val_read_read_fu_458        |    0    |    0    |    0    |    0    |
|          |                loopWidth_read_fu_464               |    0    |    0    |    0    |    0    |
|          |               loopHeight_read_fu_478               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               write_ln0_write_fu_406               |    0    |    0    |    0    |    0    |
|   write  |               write_ln0_write_fu_420               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_470               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_484               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_788                    |    0    |    0    |    0    |    0    |
|   trunc  |                  empty_118_fu_830                  |    0    |    0    |    0    |    0    |
|          |                 trunc_ln563_fu_1087                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                   barWidth_fu_798                  |    0    |    0    |    0    |    0    |
|          |                    p_cast_fu_814                   |    0    |    0    |    0    |    0    |
|partselect|                     tmp_fu_840                     |    0    |    0    |    0    |    0    |
|          |                    tmp_1_fu_856                    |    0    |    0    |    0    |    0    |
|          |                     Sel_fu_1103                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                barHeight_cast_fu_866               |    0    |    0    |    0    |    0    |
|          |                 zext_ln1257_fu_888                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1412_fu_904                 |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln1545_fu_912                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1664_fu_928                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1775_fu_940                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln563_fu_948                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    10   |  24.002 |   1192  |   2678  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|            Sel_reg_1471            |    2   |
|ZplateHorContDelta_val_read_reg_1290|   16   |
|ZplateHorContStart_val_read_reg_1295|   16   |
|ZplateVerContDelta_val_read_reg_1280|   16   |
|ZplateVerContStart_val_read_reg_1285|   16   |
|     barWidthMinSamples_reg_1403    |   10   |
|          barWidth_reg_1397         |   11   |
|          cmp12_i_reg_1466          |    1   |
|         cmp2_i267_reg_1352         |    1   |
|            cmp8_reg_1347           |    1   |
|      colorFormatLocal_reg_1300     |    8   |
|  dpDynamicRange_val_read_reg_1275  |    8   |
|     dpYUVCoef_val_read_reg_1270    |    8   |
|      hBarSel_0_loc_0_reg_1210      |    8   |
|     hBarSel_3_0_loc_0_reg_1186     |    8   |
|     hBarSel_4_0_loc_0_reg_1228     |    8   |
|     hBarSel_5_0_loc_0_reg_1162     |    8   |
|        hdata_flag_0_reg_504        |    1   |
|      hdata_flag_1_loc_reg_1258     |    1   |
|        hdata_loc_0_reg_1198        |   16   |
|        hdata_new_0_reg_1204        |   16   |
|            icmp_reg_1408           |    1   |
|         loopHeight_reg_1341        |   16   |
|         loopWidth_reg_1335         |   16   |
|    motionSpeed_val_read_reg_1305   |    8   |
|          outpix_1_reg_1362         |    1   |
|          outpix_2_reg_1367         |    8   |
|          outpix_3_reg_1382         |    8   |
|       outpix_6_load_reg_1436       |    8   |
|          outpix_6_reg_1144         |    8   |
|       outpix_7_load_reg_1441       |    8   |
|          outpix_7_reg_1150         |    8   |
|       outpix_8_load_reg_1446       |    8   |
|          outpix_8_reg_1156         |    8   |
|           outpix_reg_1357          |    8   |
|   p_0_0_010245_lcssa252_reg_1122   |    8   |
|    p_0_0_0249_lcssa258_reg_1132    |    8   |
|    p_0_0_09247_lcssa255_reg_1127   |    8   |
|   passthruEndX_val_read_reg_1320   |   16   |
|   passthruEndY_val_read_reg_1315   |   16   |
|  passthruStartX_val_read_reg_1330  |   16   |
|  passthruStartY_val_read_reg_1325  |   16   |
|     patternId_val_read_reg_1310    |    8   |
|           pix_16_reg_1392          |    8   |
|            pix_reg_1387            |    8   |
|       rampStart_load_reg_1418      |    8   |
|      rampVal_2_flag_0_reg_516      |    1   |
|    rampVal_2_flag_1_loc_reg_1252   |    1   |
|      rampVal_2_loc_0_reg_1174      |   16   |
|      rampVal_2_new_0_reg_1180      |   16   |
|      rampVal_3_flag_0_reg_492      |    1   |
|    rampVal_3_flag_1_loc_reg_1264   |    1   |
|      rampVal_3_loc_0_reg_1240      |   16   |
|      rampVal_3_new_0_reg_1246      |   16   |
|       rampVal_loc_0_reg_1234       |   16   |
|            rev_reg_1461            |    1   |
|  select_ln552_1_cast_cast_reg_1377 |    3   |
|        select_ln552_reg_1372       |    5   |
|         sub_i_i_i_reg_1413         |   11   |
|        trunc_ln563_reg_1456        |    8   |
|            ult_reg_1451            |    1   |
|      vBarSel_2_loc_0_reg_1192      |    8   |
|      vBarSel_3_loc_0_reg_1168      |    8   |
|       vBarSel_loc_0_reg_1216       |    8   |
|            y_3_reg_1424            |   16   |
|             y_reg_1137             |   16   |
|    zonePlateVAddr_loc_0_reg_1222   |   16   |
+------------------------------------+--------+
|                Total               |   599  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|              rampVal_3_flag_0_reg_492              |  p0  |   2  |   1  |    2   ||    9    |
|                hdata_flag_0_reg_504                |  p0  |   2  |   1  |    2   ||    9    |
|              rampVal_2_flag_0_reg_516              |  p0  |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528 |  p30 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528 |  p37 |   2  |   8  |   16   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528 |  p39 |   2  |   2  |    4   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528 |  p45 |   2  |   1  |    2   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   30   ||  3.423  ||    63   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |   24   |  1192  |  2678  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   63   |
|  Register |    -   |    -   |   599  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   27   |  1791  |  2741  |
+-----------+--------+--------+--------+--------+
