
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  00000aa4  00000b38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000aa4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  00800208  00800208  00000b40  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b40  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000238  00000000  00000000  00000b70  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000016a1  00000000  00000000  00000da8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b9a  00000000  00000000  00002449  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000f6a  00000000  00000000  00002fe3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004c8  00000000  00000000  00003f50  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005ae  00000000  00000000  00004418  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000ae7  00000000  00000000  000049c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a8  00000000  00000000  000054ad  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	60 c2       	rjmp	.+1216   	; 0x542 <__vector_32>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	9a c2       	rjmp	.+1332   	; 0x5d2 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	04 03       	mulsu	r16, r20
  e6:	56 03       	mulsu	r21, r22
  e8:	56 03       	mulsu	r21, r22
  ea:	56 03       	mulsu	r21, r22
  ec:	56 03       	mulsu	r21, r22
  ee:	56 03       	mulsu	r21, r22
  f0:	56 03       	mulsu	r21, r22
  f2:	56 03       	mulsu	r21, r22
  f4:	04 03       	mulsu	r16, r20
  f6:	56 03       	mulsu	r21, r22
  f8:	56 03       	mulsu	r21, r22
  fa:	56 03       	mulsu	r21, r22
  fc:	56 03       	mulsu	r21, r22
  fe:	56 03       	mulsu	r21, r22
 100:	56 03       	mulsu	r21, r22
 102:	56 03       	mulsu	r21, r22
 104:	06 03       	mulsu	r16, r22
 106:	56 03       	mulsu	r21, r22
 108:	56 03       	mulsu	r21, r22
 10a:	56 03       	mulsu	r21, r22
 10c:	56 03       	mulsu	r21, r22
 10e:	56 03       	mulsu	r21, r22
 110:	56 03       	mulsu	r21, r22
 112:	56 03       	mulsu	r21, r22
 114:	56 03       	mulsu	r21, r22
 116:	56 03       	mulsu	r21, r22
 118:	56 03       	mulsu	r21, r22
 11a:	56 03       	mulsu	r21, r22
 11c:	56 03       	mulsu	r21, r22
 11e:	56 03       	mulsu	r21, r22
 120:	56 03       	mulsu	r21, r22
 122:	56 03       	mulsu	r21, r22
 124:	06 03       	mulsu	r16, r22
 126:	56 03       	mulsu	r21, r22
 128:	56 03       	mulsu	r21, r22
 12a:	56 03       	mulsu	r21, r22
 12c:	56 03       	mulsu	r21, r22
 12e:	56 03       	mulsu	r21, r22
 130:	56 03       	mulsu	r21, r22
 132:	56 03       	mulsu	r21, r22
 134:	56 03       	mulsu	r21, r22
 136:	56 03       	mulsu	r21, r22
 138:	56 03       	mulsu	r21, r22
 13a:	56 03       	mulsu	r21, r22
 13c:	56 03       	mulsu	r21, r22
 13e:	56 03       	mulsu	r21, r22
 140:	56 03       	mulsu	r21, r22
 142:	56 03       	mulsu	r21, r22
 144:	52 03       	mulsu	r21, r18
 146:	56 03       	mulsu	r21, r22
 148:	56 03       	mulsu	r21, r22
 14a:	56 03       	mulsu	r21, r22
 14c:	56 03       	mulsu	r21, r22
 14e:	56 03       	mulsu	r21, r22
 150:	56 03       	mulsu	r21, r22
 152:	56 03       	mulsu	r21, r22
 154:	2f 03       	fmul	r18, r23
 156:	56 03       	mulsu	r21, r22
 158:	56 03       	mulsu	r21, r22
 15a:	56 03       	mulsu	r21, r22
 15c:	56 03       	mulsu	r21, r22
 15e:	56 03       	mulsu	r21, r22
 160:	56 03       	mulsu	r21, r22
 162:	56 03       	mulsu	r21, r22
 164:	56 03       	mulsu	r21, r22
 166:	56 03       	mulsu	r21, r22
 168:	56 03       	mulsu	r21, r22
 16a:	56 03       	mulsu	r21, r22
 16c:	56 03       	mulsu	r21, r22
 16e:	56 03       	mulsu	r21, r22
 170:	56 03       	mulsu	r21, r22
 172:	56 03       	mulsu	r21, r22
 174:	23 03       	mulsu	r18, r19
 176:	56 03       	mulsu	r21, r22
 178:	56 03       	mulsu	r21, r22
 17a:	56 03       	mulsu	r21, r22
 17c:	56 03       	mulsu	r21, r22
 17e:	56 03       	mulsu	r21, r22
 180:	56 03       	mulsu	r21, r22
 182:	56 03       	mulsu	r21, r22
 184:	41 03       	mulsu	r20, r17

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e4 ea       	ldi	r30, 0xA4	; 164
 19e:	fa e0       	ldi	r31, 0x0A	; 10
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a8 30       	cpi	r26, 0x08	; 8
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a8 e0       	ldi	r26, 0x08	; 8
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a9 31       	cpi	r26, 0x19	; 25
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	5a d1       	rcall	.+692    	; 0x476 <main>
 1c2:	6e c4       	rjmp	.+2268   	; 0xaa0 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <CAN_init>:
		MCP_write(MCP_TXB0CTRL + 6 + i, msg->data[i]);
	}
	
	/* Request to send contents of TXB0 */
	MCP_request_to_send(MCP_RTS_TX0);
}
 1c6:	cf c0       	rjmp	.+414    	; 0x366 <MCP_init>
 1c8:	08 95       	ret

000001ca <CAN_message_receive>:

can_message_t CAN_message_receive(void)
{
 1ca:	9f 92       	push	r9
 1cc:	af 92       	push	r10
 1ce:	bf 92       	push	r11
 1d0:	cf 92       	push	r12
 1d2:	df 92       	push	r13
 1d4:	ef 92       	push	r14
 1d6:	ff 92       	push	r15
 1d8:	0f 93       	push	r16
 1da:	1f 93       	push	r17
 1dc:	cf 93       	push	r28
 1de:	df 93       	push	r29
 1e0:	cd b7       	in	r28, 0x3d	; 61
 1e2:	de b7       	in	r29, 0x3e	; 62
 1e4:	2b 97       	sbiw	r28, 0x0b	; 11
 1e6:	0f b6       	in	r0, 0x3f	; 63
 1e8:	f8 94       	cli
 1ea:	de bf       	out	0x3e, r29	; 62
 1ec:	0f be       	out	0x3f, r0	; 63
 1ee:	cd bf       	out	0x3d, r28	; 61
 1f0:	7c 01       	movw	r14, r24
	/* Only RXB0 is used */
	
	can_message_t message;
	uint8_t buffer = MCP_read(MCP_RXB0SIDH + 1);
 1f2:	82 e6       	ldi	r24, 0x62	; 98
 1f4:	8a d0       	rcall	.+276    	; 0x30a <MCP_read>
	message.id = (buffer >> 5);
 1f6:	82 95       	swap	r24
 1f8:	86 95       	lsr	r24
 1fa:	87 70       	andi	r24, 0x07	; 7
 1fc:	c8 2e       	mov	r12, r24
 1fe:	d1 2c       	mov	r13, r1
	buffer = MCP_read(MCP_RXB0CTRL + 5);
 200:	85 e6       	ldi	r24, 0x65	; 101
 202:	83 d0       	rcall	.+262    	; 0x30a <MCP_read>
	message.length = (buffer & 0x0F);
 204:	8f 70       	andi	r24, 0x0F	; 15
 206:	98 2e       	mov	r9, r24
	for (uint8_t i = 0; i < message.length; i++) {
 208:	a1 f0       	breq	.+40     	; 0x232 <CAN_message_receive+0x68>
 20a:	8e 01       	movw	r16, r28
 20c:	0c 5f       	subi	r16, 0xFC	; 252
 20e:	1f 4f       	sbci	r17, 0xFF	; 255
 210:	0f 2e       	mov	r0, r31
 212:	f6 e6       	ldi	r31, 0x66	; 102
 214:	af 2e       	mov	r10, r31
 216:	f0 2d       	mov	r31, r0
 218:	a8 0e       	add	r10, r24
 21a:	0f 2e       	mov	r0, r31
 21c:	f6 e6       	ldi	r31, 0x66	; 102
 21e:	bf 2e       	mov	r11, r31
 220:	f0 2d       	mov	r31, r0
		message.data[i] = MCP_read(MCP_RXB0CTRL + 6 + i);
 222:	8b 2d       	mov	r24, r11
 224:	72 d0       	rcall	.+228    	; 0x30a <MCP_read>
 226:	f8 01       	movw	r30, r16
 228:	81 93       	st	Z+, r24
 22a:	8f 01       	movw	r16, r30
 22c:	b3 94       	inc	r11
	can_message_t message;
	uint8_t buffer = MCP_read(MCP_RXB0SIDH + 1);
	message.id = (buffer >> 5);
	buffer = MCP_read(MCP_RXB0CTRL + 5);
	message.length = (buffer & 0x0F);
	for (uint8_t i = 0; i < message.length; i++) {
 22e:	ba 10       	cpse	r11, r10
 230:	f8 cf       	rjmp	.-16     	; 0x222 <CAN_message_receive+0x58>
		message.data[i] = MCP_read(MCP_RXB0CTRL + 6 + i);
	}
	
	/* Clear CANINTF.RX0IF */
	MCP_modify_bit(MCP_CANINTF, 0x01, 0x00);
 232:	40 e0       	ldi	r20, 0x00	; 0
 234:	61 e0       	ldi	r22, 0x01	; 1
 236:	8c e2       	ldi	r24, 0x2C	; 44
 238:	7d d0       	rcall	.+250    	; 0x334 <MCP_modify_bit>
	
	return message;
 23a:	da 82       	std	Y+2, r13	; 0x02
 23c:	c9 82       	std	Y+1, r12	; 0x01
 23e:	9b 82       	std	Y+3, r9	; 0x03
 240:	8b e0       	ldi	r24, 0x0B	; 11
 242:	fe 01       	movw	r30, r28
 244:	31 96       	adiw	r30, 0x01	; 1
 246:	d7 01       	movw	r26, r14
 248:	01 90       	ld	r0, Z+
 24a:	0d 92       	st	X+, r0
 24c:	8a 95       	dec	r24
 24e:	e1 f7       	brne	.-8      	; 0x248 <CAN_message_receive+0x7e>
}
 250:	c7 01       	movw	r24, r14
 252:	2b 96       	adiw	r28, 0x0b	; 11
 254:	0f b6       	in	r0, 0x3f	; 63
 256:	f8 94       	cli
 258:	de bf       	out	0x3e, r29	; 62
 25a:	0f be       	out	0x3f, r0	; 63
 25c:	cd bf       	out	0x3d, r28	; 61
 25e:	df 91       	pop	r29
 260:	cf 91       	pop	r28
 262:	1f 91       	pop	r17
 264:	0f 91       	pop	r16
 266:	ff 90       	pop	r15
 268:	ef 90       	pop	r14
 26a:	df 90       	pop	r13
 26c:	cf 90       	pop	r12
 26e:	bf 90       	pop	r11
 270:	af 90       	pop	r10
 272:	9f 90       	pop	r9
 274:	08 95       	ret

00000276 <CAN_message_handle>:

/* Processes a received CAN-message */
void CAN_message_handle(can_message_t msg)
{
 276:	ef 92       	push	r14
 278:	ff 92       	push	r15
 27a:	0f 93       	push	r16
 27c:	1f 93       	push	r17
 27e:	cf 93       	push	r28
 280:	df 93       	push	r29
 282:	cd b7       	in	r28, 0x3d	; 61
 284:	de b7       	in	r29, 0x3e	; 62
 286:	2b 97       	sbiw	r28, 0x0b	; 11
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	f8 94       	cli
 28c:	de bf       	out	0x3e, r29	; 62
 28e:	0f be       	out	0x3f, r0	; 63
 290:	cd bf       	out	0x3d, r28	; 61
 292:	e9 82       	std	Y+1, r14	; 0x01
 294:	fa 82       	std	Y+2, r15	; 0x02
 296:	0b 83       	std	Y+3, r16	; 0x03
 298:	1c 83       	std	Y+4, r17	; 0x04
 29a:	2d 83       	std	Y+5, r18	; 0x05
 29c:	3e 83       	std	Y+6, r19	; 0x06
 29e:	4f 83       	std	Y+7, r20	; 0x07
 2a0:	58 87       	std	Y+8, r21	; 0x08
 2a2:	69 87       	std	Y+9, r22	; 0x09
 2a4:	7a 87       	std	Y+10, r23	; 0x0a
 2a6:	8b 87       	std	Y+11, r24	; 0x0b
	//printf("Message handle entered\n");
	uint8_t msg_type = msg.data[0];
	//printf("msg_type: %i\n", msg_type);
	position_t received_pos;
	switch (msg_type) {
 2a8:	1a 36       	cpi	r17, 0x6A	; 106
 2aa:	79 f4       	brne	.+30     	; 0x2ca <CAN_message_handle+0x54>
			received_pos.x = msg.data[2]; // Movite into servo_write
			received_pos.y = msg.data[3];
			//printf("received_pos.x: %d\n", received_pos.x);
			//printf("received_pos.y: %d\n", received_pos.y);
			
			SERVO_write(received_pos);
 2ac:	83 2f       	mov	r24, r19
 2ae:	94 2f       	mov	r25, r20
 2b0:	33 d1       	rcall	.+614    	; 0x518 <SERVO_write>
			MOTOR_write(msg);
 2b2:	e9 80       	ldd	r14, Y+1	; 0x01
 2b4:	fa 80       	ldd	r15, Y+2	; 0x02
 2b6:	0b 81       	ldd	r16, Y+3	; 0x03
 2b8:	1c 81       	ldd	r17, Y+4	; 0x04
 2ba:	2d 81       	ldd	r18, Y+5	; 0x05
 2bc:	3e 81       	ldd	r19, Y+6	; 0x06
 2be:	4f 81       	ldd	r20, Y+7	; 0x07
 2c0:	58 85       	ldd	r21, Y+8	; 0x08
 2c2:	69 85       	ldd	r22, Y+9	; 0x09
 2c4:	7a 85       	ldd	r23, Y+10	; 0x0a
 2c6:	8b 85       	ldd	r24, Y+11	; 0x0b
 2c8:	84 d0       	rcall	.+264    	; 0x3d2 <MOTOR_write>
			break;
		default:
			break;
	}
 2ca:	2b 96       	adiw	r28, 0x0b	; 11
 2cc:	0f b6       	in	r0, 0x3f	; 63
 2ce:	f8 94       	cli
 2d0:	de bf       	out	0x3e, r29	; 62
 2d2:	0f be       	out	0x3f, r0	; 63
 2d4:	cd bf       	out	0x3d, r28	; 61
 2d6:	df 91       	pop	r29
 2d8:	cf 91       	pop	r28
 2da:	1f 91       	pop	r17
 2dc:	0f 91       	pop	r16
 2de:	ff 90       	pop	r15
 2e0:	ef 90       	pop	r14
 2e2:	08 95       	ret

000002e4 <IR_init>:

void IR_init(void)
{
	// 16Mhz/128 = 125kHZ for ADC reference clock
	// Enable ADC, set ADC prescaler = 128
	ADCSRA |= (1 << ADPS2)|(1 << ADPS1)|(1 << ADPS0);
 2e4:	ea e7       	ldi	r30, 0x7A	; 122
 2e6:	f0 e0       	ldi	r31, 0x00	; 0
 2e8:	80 81       	ld	r24, Z
 2ea:	87 60       	ori	r24, 0x07	; 7
 2ec:	80 83       	st	Z, r24
	
	// Set voltage reference to Avcc (5V), set left adjusted
	ADMUX |= (1 << REFS0)|(1 << ADLAR);
 2ee:	ac e7       	ldi	r26, 0x7C	; 124
 2f0:	b0 e0       	ldi	r27, 0x00	; 0
 2f2:	8c 91       	ld	r24, X
 2f4:	80 66       	ori	r24, 0x60	; 96
 2f6:	8c 93       	st	X, r24
	
	// Turn on ADC
	ADCSRA |= (1 << ADEN);
 2f8:	80 81       	ld	r24, Z
 2fa:	80 68       	ori	r24, 0x80	; 128
 2fc:	80 83       	st	Z, r24
 2fe:	08 95       	ret

00000300 <MCP_reset>:
	SPI_master_transmit(MCP_RX_STATUS);
	//SPI_master_transmit(0x00); // Unneccessary because of "repeat data out"?
	char status = SPDR;
	PORTB |= (1 << PB0);
	return status;
}
 300:	28 98       	cbi	0x05, 0	; 5
 302:	80 ec       	ldi	r24, 0xC0	; 192
 304:	35 d1       	rcall	.+618    	; 0x570 <SPI_master_transmit>
 306:	28 9a       	sbi	0x05, 0	; 5
 308:	08 95       	ret

0000030a <MCP_read>:
 30a:	cf 93       	push	r28
 30c:	c8 2f       	mov	r28, r24
 30e:	28 98       	cbi	0x05, 0	; 5
 310:	83 e0       	ldi	r24, 0x03	; 3
 312:	2e d1       	rcall	.+604    	; 0x570 <SPI_master_transmit>
 314:	8c 2f       	mov	r24, r28
 316:	2c d1       	rcall	.+600    	; 0x570 <SPI_master_transmit>
 318:	80 e0       	ldi	r24, 0x00	; 0
 31a:	2a d1       	rcall	.+596    	; 0x570 <SPI_master_transmit>
 31c:	8e b5       	in	r24, 0x2e	; 46
 31e:	28 9a       	sbi	0x05, 0	; 5
 320:	cf 91       	pop	r28
 322:	08 95       	ret

00000324 <MCP_read_status>:
 324:	28 98       	cbi	0x05, 0	; 5
 326:	80 ea       	ldi	r24, 0xA0	; 160
 328:	23 d1       	rcall	.+582    	; 0x570 <SPI_master_transmit>
 32a:	80 e0       	ldi	r24, 0x00	; 0
 32c:	21 d1       	rcall	.+578    	; 0x570 <SPI_master_transmit>
 32e:	8e b5       	in	r24, 0x2e	; 46
 330:	28 9a       	sbi	0x05, 0	; 5
 332:	08 95       	ret

00000334 <MCP_modify_bit>:
	MCP_modify_bit(MCP_CANCTRL, mask, mode);
}

/* Changes the value of the register bits specified by the mask */
void MCP_modify_bit(uint8_t addr, uint8_t mask, uint8_t data)
{
 334:	1f 93       	push	r17
 336:	cf 93       	push	r28
 338:	df 93       	push	r29
 33a:	18 2f       	mov	r17, r24
 33c:	d6 2f       	mov	r29, r22
 33e:	c4 2f       	mov	r28, r20
	PORTB &= ~(1 << PB0);
 340:	28 98       	cbi	0x05, 0	; 5
	SPI_master_transmit(MCP_BITMOD);
 342:	85 e0       	ldi	r24, 0x05	; 5
 344:	15 d1       	rcall	.+554    	; 0x570 <SPI_master_transmit>
	SPI_master_transmit(addr);
 346:	81 2f       	mov	r24, r17
 348:	13 d1       	rcall	.+550    	; 0x570 <SPI_master_transmit>
	SPI_master_transmit(mask);
 34a:	8d 2f       	mov	r24, r29
 34c:	11 d1       	rcall	.+546    	; 0x570 <SPI_master_transmit>
	SPI_master_transmit(data);
 34e:	8c 2f       	mov	r24, r28
 350:	0f d1       	rcall	.+542    	; 0x570 <SPI_master_transmit>
	PORTB |= (1 << PB0);
 352:	28 9a       	sbi	0x05, 0	; 5
 354:	df 91       	pop	r29
 356:	cf 91       	pop	r28
 358:	1f 91       	pop	r17
 35a:	08 95       	ret

0000035c <MCP_set_mode>:
			break;
		default:
			break;
	}
	
	MCP_modify_bit(MCP_CANCTRL, mask, mode);
 35c:	48 2f       	mov	r20, r24
 35e:	60 ee       	ldi	r22, 0xE0	; 224
 360:	8f e0       	ldi	r24, 0x0F	; 15
 362:	e8 cf       	rjmp	.-48     	; 0x334 <MCP_modify_bit>
 364:	08 95       	ret

00000366 <MCP_init>:
#include "MCP2515.h"
#include "mcp.h"

void MCP_init(void)
{
	SPI_master_init();
 366:	ff d0       	rcall	.+510    	; 0x566 <SPI_master_init>
	MCP_reset();
 368:	cb df       	rcall	.-106    	; 0x300 <MCP_reset>
	
	MCP_modify_bit(MCP_RXB0CTRL, 0b01100000, 0xFF); // Turns masks/filters off for RX0
 36a:	4f ef       	ldi	r20, 0xFF	; 255
 36c:	60 e6       	ldi	r22, 0x60	; 96
 36e:	80 e6       	ldi	r24, 0x60	; 96
 370:	e1 df       	rcall	.-62     	; 0x334 <MCP_modify_bit>
	MCP_modify_bit(MCP_RXB1CTRL, 0b01100000, 0xFF); // Turns masks/filters off for RX1
 372:	4f ef       	ldi	r20, 0xFF	; 255
 374:	60 e6       	ldi	r22, 0x60	; 96
 376:	80 e7       	ldi	r24, 0x70	; 112
 378:	dd df       	rcall	.-70     	; 0x334 <MCP_modify_bit>
	//MCP_set_mode(MODE_LOOPBACK); // Sets loopback operation mode for testing
	MCP_set_mode(MODE_NORMAL); // Sets normal operation mode
 37a:	80 e0       	ldi	r24, 0x00	; 0
 37c:	ef cf       	rjmp	.-34     	; 0x35c <MCP_set_mode>
 37e:	08 95       	ret

00000380 <MOTOR_enable>:
	
}

void MOTOR_enable(uint8_t val)
{
	if (val == 1) {
 380:	81 30       	cpi	r24, 0x01	; 1
 382:	11 f4       	brne	.+4      	; 0x388 <MOTOR_enable+0x8>
		PORTF |= (1 << PINF4);
 384:	8c 9a       	sbi	0x11, 4	; 17
 386:	08 95       	ret
	} else {
		PORTF &= ~(1 << PINF4);
 388:	8c 98       	cbi	0x11, 4	; 17
 38a:	08 95       	ret

0000038c <MOTOR_speed_set>:
	}
}

/* Sets speed value converted to analog 0-5V */
void MOTOR_speed_set(uint8_t speed)
{
 38c:	cf 93       	push	r28
 38e:	df 93       	push	r29
 390:	00 d0       	rcall	.+0      	; 0x392 <MOTOR_speed_set+0x6>
 392:	cd b7       	in	r28, 0x3d	; 61
 394:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] = {DAC_ADDR, CMD, speed};
 396:	90 e5       	ldi	r25, 0x50	; 80
 398:	99 83       	std	Y+1, r25	; 0x01
 39a:	1a 82       	std	Y+2, r1	; 0x02
 39c:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3); // msg length = 3
 39e:	63 e0       	ldi	r22, 0x03	; 3
 3a0:	ce 01       	movw	r24, r28
 3a2:	01 96       	adiw	r24, 0x01	; 1
 3a4:	f4 d0       	rcall	.+488    	; 0x58e <TWI_Start_Transceiver_With_Data>
}
 3a6:	0f 90       	pop	r0
 3a8:	0f 90       	pop	r0
 3aa:	0f 90       	pop	r0
 3ac:	df 91       	pop	r29
 3ae:	cf 91       	pop	r28
 3b0:	08 95       	ret

000003b2 <MOTOR_init>:

uint8_t byte_invert(uint8_t data);

void MOTOR_init(void)
{
	TWI_Master_Initialise();
 3b2:	e3 d0       	rcall	.+454    	; 0x57a <TWI_Master_Initialise>
	DDRF |= (1 << PINF3)|(1 << PINF4)|(1 << PINF5)|(1 << PINF6)|(1 << PINF7); // Setting pins to output
 3b4:	80 b3       	in	r24, 0x10	; 16
 3b6:	88 6f       	ori	r24, 0xF8	; 248
 3b8:	80 bb       	out	0x10, r24	; 16
	MOTOR_enable(1);  // Enable motor
 3ba:	81 e0       	ldi	r24, 0x01	; 1
 3bc:	90 e0       	ldi	r25, 0x00	; 0
 3be:	e0 df       	rcall	.-64     	; 0x380 <MOTOR_enable>
	MOTOR_speed_set(0); // Initialize motor speed to 0
 3c0:	80 e0       	ldi	r24, 0x00	; 0
 3c2:	e4 cf       	rjmp	.-56     	; 0x38c <MOTOR_speed_set>
 3c4:	08 95       	ret

000003c6 <MOTOR_dir_set>:
}

/* Sets/clears direction bit DIR */
void MOTOR_dir_set(uint8_t dir)
{
	if (dir == 1) {
 3c6:	81 30       	cpi	r24, 0x01	; 1
 3c8:	11 f4       	brne	.+4      	; 0x3ce <MOTOR_dir_set+0x8>
		PORTF |= (1 << PINF3);
 3ca:	8b 9a       	sbi	0x11, 3	; 17
 3cc:	08 95       	ret
	} else {
		PORTF &= ~(1 << PINF3);
 3ce:	8b 98       	cbi	0x11, 3	; 17
 3d0:	08 95       	ret

000003d2 <MOTOR_write>:
	//DDRK |= 1; // Set MJ2 as input
	
}

void MOTOR_write(can_message_t msg)
{
 3d2:	ef 92       	push	r14
 3d4:	ff 92       	push	r15
 3d6:	0f 93       	push	r16
 3d8:	1f 93       	push	r17
 3da:	cf 93       	push	r28
 3dc:	df 93       	push	r29
 3de:	cd b7       	in	r28, 0x3d	; 61
 3e0:	de b7       	in	r29, 0x3e	; 62
 3e2:	2b 97       	sbiw	r28, 0x0b	; 11
 3e4:	0f b6       	in	r0, 0x3f	; 63
 3e6:	f8 94       	cli
 3e8:	de bf       	out	0x3e, r29	; 62
 3ea:	0f be       	out	0x3f, r0	; 63
 3ec:	cd bf       	out	0x3d, r28	; 61
	uint8_t dir = msg.data[1];
	uint8_t joy_pos = msg.data[2];
	uint8_t val = 0;
	
	if (dir == LEFT) {
 3ee:	21 30       	cpi	r18, 0x01	; 1
 3f0:	29 f4       	brne	.+10     	; 0x3fc <MOTOR_write+0x2a>
		val = 127 - joy_pos;
 3f2:	1f e7       	ldi	r17, 0x7F	; 127
 3f4:	13 1b       	sub	r17, r19
		MOTOR_dir_set(0);
 3f6:	80 e0       	ldi	r24, 0x00	; 0
 3f8:	e6 df       	rcall	.-52     	; 0x3c6 <MOTOR_dir_set>
 3fa:	08 c0       	rjmp	.+16     	; 0x40c <MOTOR_write+0x3a>
		//printf("LEFT ENTERED, val: %d\n", val);
	} else if (dir == RIGHT) {
 3fc:	22 30       	cpi	r18, 0x02	; 2
 3fe:	29 f4       	brne	.+10     	; 0x40a <MOTOR_write+0x38>
		val = joy_pos - 127;
 400:	11 e8       	ldi	r17, 0x81	; 129
 402:	13 0f       	add	r17, r19
		MOTOR_dir_set(1);
 404:	81 e0       	ldi	r24, 0x01	; 1
 406:	df df       	rcall	.-66     	; 0x3c6 <MOTOR_dir_set>
 408:	01 c0       	rjmp	.+2      	; 0x40c <MOTOR_write+0x3a>

void MOTOR_write(can_message_t msg)
{
	uint8_t dir = msg.data[1];
	uint8_t joy_pos = msg.data[2];
	uint8_t val = 0;
 40a:	10 e0       	ldi	r17, 0x00	; 0
	}
	
	uint8_t speed = val;
	
	
	MOTOR_speed_set(speed);
 40c:	81 2f       	mov	r24, r17
 40e:	be df       	rcall	.-132    	; 0x38c <MOTOR_speed_set>
	
}
 410:	2b 96       	adiw	r28, 0x0b	; 11
 412:	0f b6       	in	r0, 0x3f	; 63
 414:	f8 94       	cli
 416:	de bf       	out	0x3e, r29	; 62
 418:	0f be       	out	0x3f, r0	; 63
 41a:	cd bf       	out	0x3d, r28	; 61
 41c:	df 91       	pop	r29
 41e:	cf 91       	pop	r28
 420:	1f 91       	pop	r17
 422:	0f 91       	pop	r16
 424:	ff 90       	pop	r15
 426:	ef 90       	pop	r14
 428:	08 95       	ret

0000042a <byte_invert>:
	int16_t pos = msb_inv | lsb_inv;
	return pos;
}

uint8_t byte_invert(uint8_t data)
{
 42a:	cf 93       	push	r28
 42c:	df 93       	push	r29
 42e:	68 2f       	mov	r22, r24
 430:	20 e0       	ldi	r18, 0x00	; 0
 432:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t res = 0;
 434:	80 e0       	ldi	r24, 0x00	; 0
	uint8_t i;
	for (uint8_t i = 0; i < 8; i++) {
		if ((data & (1 << i)))
 436:	70 e0       	ldi	r23, 0x00	; 0
 438:	a7 e0       	ldi	r26, 0x07	; 7
 43a:	b0 e0       	ldi	r27, 0x00	; 0
			res |= 1 << (7 - i);
 43c:	e1 e0       	ldi	r30, 0x01	; 1
 43e:	f0 e0       	ldi	r31, 0x00	; 0
uint8_t byte_invert(uint8_t data)
{
	uint8_t res = 0;
	uint8_t i;
	for (uint8_t i = 0; i < 8; i++) {
		if ((data & (1 << i)))
 440:	ab 01       	movw	r20, r22
 442:	02 2e       	mov	r0, r18
 444:	02 c0       	rjmp	.+4      	; 0x44a <byte_invert+0x20>
 446:	55 95       	asr	r21
 448:	47 95       	ror	r20
 44a:	0a 94       	dec	r0
 44c:	e2 f7       	brpl	.-8      	; 0x446 <byte_invert+0x1c>
 44e:	40 ff       	sbrs	r20, 0
 450:	0a c0       	rjmp	.+20     	; 0x466 <byte_invert+0x3c>
 452:	ad 01       	movw	r20, r26
 454:	42 1b       	sub	r20, r18
 456:	53 0b       	sbc	r21, r19
			res |= 1 << (7 - i);
 458:	ef 01       	movw	r28, r30
 45a:	02 c0       	rjmp	.+4      	; 0x460 <byte_invert+0x36>
 45c:	cc 0f       	add	r28, r28
 45e:	dd 1f       	adc	r29, r29
 460:	4a 95       	dec	r20
 462:	e2 f7       	brpl	.-8      	; 0x45c <byte_invert+0x32>
 464:	8c 2b       	or	r24, r28
 466:	2f 5f       	subi	r18, 0xFF	; 255
 468:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t byte_invert(uint8_t data)
{
	uint8_t res = 0;
	uint8_t i;
	for (uint8_t i = 0; i < 8; i++) {
 46a:	28 30       	cpi	r18, 0x08	; 8
 46c:	31 05       	cpc	r19, r1
 46e:	41 f7       	brne	.-48     	; 0x440 <byte_invert+0x16>
		if ((data & (1 << i)))
			res |= 1 << (7 - i);
	}
	return res;
 470:	df 91       	pop	r29
 472:	cf 91       	pop	r28
 474:	08 95       	ret

00000476 <main>:
#include "ir.h"
#include "motor.h"


int main(void)
{
 476:	cf 93       	push	r28
 478:	df 93       	push	r29
 47a:	cd b7       	in	r28, 0x3d	; 61
 47c:	de b7       	in	r29, 0x3e	; 62
 47e:	2b 97       	sbiw	r28, 0x0b	; 11
 480:	0f b6       	in	r0, 0x3f	; 63
 482:	f8 94       	cli
 484:	de bf       	out	0x3e, r29	; 62
 486:	0f be       	out	0x3f, r0	; 63
 488:	cd bf       	out	0x3d, r28	; 61
	sei(); // Enable global interrupts
 48a:	78 94       	sei
	
	SERVO_init(); // initialize timer
 48c:	43 d0       	rcall	.+134    	; 0x514 <SERVO_init>
	fdevopen(USART_transmit, USART_receive); // Sets printf to serial port
 48e:	6f e7       	ldi	r22, 0x7F	; 127
 490:	73 e0       	ldi	r23, 0x03	; 3
 492:	87 e7       	ldi	r24, 0x77	; 119
 494:	93 e0       	ldi	r25, 0x03	; 3
 496:	72 d1       	rcall	.+740    	; 0x77c <fdevopen>
	USART_init(MYUBBR);
 498:	87 e6       	ldi	r24, 0x67	; 103
 49a:	90 e0       	ldi	r25, 0x00	; 0
 49c:	1d d1       	rcall	.+570    	; 0x6d8 <USART_init>
	CAN_init();
 49e:	93 de       	rcall	.-730    	; 0x1c6 <CAN_init>
	IR_init();
 4a0:	21 df       	rcall	.-446    	; 0x2e4 <IR_init>
	MOTOR_init();
 4a2:	87 df       	rcall	.-242    	; 0x3b2 <MOTOR_init>
	uint8_t status, msg_arrived;
	can_message_t received_message;
	//uint8_t ir_test = IR_read();
	int16_t pos_test;
	
	uint8_t inv = byte_invert(0b01100000);
 4a4:	80 e6       	ldi	r24, 0x60	; 96
 4a6:	90 e0       	ldi	r25, 0x00	; 0
 4a8:	c0 df       	rcall	.-128    	; 0x42a <byte_invert>
		//MOTOR_speed_set(100);
		
		//pos_test = MOTOR_pos_read();
		//printf("LSB position: %i\n", pos_test);

		status = MCP_read_status();
 4aa:	3c df       	rcall	.-392    	; 0x324 <MCP_read_status>
		//printf("Status: %02x\n", status);
		msg_arrived = (status & 1);
		if (msg_arrived) {
 4ac:	80 ff       	sbrs	r24, 0
 4ae:	fd cf       	rjmp	.-6      	; 0x4aa <main+0x34>
			received_message = CAN_message_receive();
 4b0:	ce 01       	movw	r24, r28
 4b2:	01 96       	adiw	r24, 0x01	; 1
 4b4:	8a de       	rcall	.-748    	; 0x1ca <CAN_message_receive>
			CAN_message_handle(received_message);
 4b6:	e9 80       	ldd	r14, Y+1	; 0x01
 4b8:	fa 80       	ldd	r15, Y+2	; 0x02
 4ba:	0b 81       	ldd	r16, Y+3	; 0x03
 4bc:	1c 81       	ldd	r17, Y+4	; 0x04
 4be:	2d 81       	ldd	r18, Y+5	; 0x05
 4c0:	3e 81       	ldd	r19, Y+6	; 0x06
 4c2:	4f 81       	ldd	r20, Y+7	; 0x07
 4c4:	58 85       	ldd	r21, Y+8	; 0x08
 4c6:	69 85       	ldd	r22, Y+9	; 0x09
 4c8:	7a 85       	ldd	r23, Y+10	; 0x0a
 4ca:	8b 85       	ldd	r24, Y+11	; 0x0b
 4cc:	d4 de       	rcall	.-600    	; 0x276 <CAN_message_handle>
 4ce:	ed cf       	rjmp	.-38     	; 0x4aa <main+0x34>

000004d0 <timer3_init>:
}

void timer3_init(void)
{
	// Set up timer in Fast PWM mode 14
	TCCR3A |= (1 << COM1A1)|(1 << WGM11);
 4d0:	e0 e9       	ldi	r30, 0x90	; 144
 4d2:	f0 e0       	ldi	r31, 0x00	; 0
 4d4:	80 81       	ld	r24, Z
 4d6:	82 68       	ori	r24, 0x82	; 130
 4d8:	80 83       	st	Z, r24
	
	// Set up timer with prescaler = 64 and PWM fast mode 14
	TCCR3B |= (1 << WGM13)|(1 << WGM12)|(1 << CS11)|(1 << CS10);
 4da:	e1 e9       	ldi	r30, 0x91	; 145
 4dc:	f0 e0       	ldi	r31, 0x00	; 0
 4de:	80 81       	ld	r24, Z
 4e0:	8b 61       	ori	r24, 0x1B	; 27
 4e2:	80 83       	st	Z, r24
	
	// Set up timer with TOP value = 5000 (0x1388)
	ICR3 = 0x1388;
 4e4:	88 e8       	ldi	r24, 0x88	; 136
 4e6:	93 e1       	ldi	r25, 0x13	; 19
 4e8:	90 93 97 00 	sts	0x0097, r25
 4ec:	80 93 96 00 	sts	0x0096, r24
	
	// initialize counter
	TCNT3 = 0;
 4f0:	10 92 95 00 	sts	0x0095, r1
 4f4:	10 92 94 00 	sts	0x0094, r1
	
	// initialize compare value (servo to middle, 0x0177)
	OCR3A = 0x0177; //middle
 4f8:	87 e7       	ldi	r24, 0x77	; 119
 4fa:	91 e0       	ldi	r25, 0x01	; 1
 4fc:	90 93 99 00 	sts	0x0099, r25
 500:	80 93 98 00 	sts	0x0098, r24
	
	// Enable compare interrupt
	TIMSK3 |= (1 << OCIE1A);
 504:	e1 e7       	ldi	r30, 0x71	; 113
 506:	f0 e0       	ldi	r31, 0x00	; 0
 508:	80 81       	ld	r24, Z
 50a:	82 60       	ori	r24, 0x02	; 2
 50c:	80 83       	st	Z, r24
	
	// Set PWM port as output
	DDRE = (1 << PE3);
 50e:	88 e0       	ldi	r24, 0x08	; 8
 510:	8d b9       	out	0x0d, r24	; 13
 512:	08 95       	ret

00000514 <SERVO_init>:
#include <avr/interrupt.h>
#include "servo.h"

void SERVO_init(void)
{
	timer3_init();
 514:	dd cf       	rjmp	.-70     	; 0x4d0 <timer3_init>
 516:	08 95       	ret

00000518 <SERVO_write>:
{
	const uint32_t min = 225;
	const uint32_t max = 525;
	const uint32_t delta = max-min;
	uint32_t y = (uint32_t) pos.y;
	uint32_t ref = y * delta/255;
 518:	29 2f       	mov	r18, r25
 51a:	30 e0       	ldi	r19, 0x00	; 0
 51c:	ac e2       	ldi	r26, 0x2C	; 44
 51e:	b1 e0       	ldi	r27, 0x01	; 1
 520:	1e d1       	rcall	.+572    	; 0x75e <__umulhisi3>
 522:	2f ef       	ldi	r18, 0xFF	; 255
 524:	30 e0       	ldi	r19, 0x00	; 0
 526:	40 e0       	ldi	r20, 0x00	; 0
 528:	50 e0       	ldi	r21, 0x00	; 0
 52a:	f1 d0       	rcall	.+482    	; 0x70e <__udivmodsi4>
	uint32_t new_pos = min + ref;
 52c:	da 01       	movw	r26, r20
 52e:	c9 01       	movw	r24, r18
 530:	8f 51       	subi	r24, 0x1F	; 31
 532:	9f 4f       	sbci	r25, 0xFF	; 255
 534:	af 4f       	sbci	r26, 0xFF	; 255
 536:	bf 4f       	sbci	r27, 0xFF	; 255
	
	// Update compare register
	//printf("new_pos: %d\n", new_pos);
	OCR3A = new_pos;
 538:	90 93 99 00 	sts	0x0099, r25
 53c:	80 93 98 00 	sts	0x0098, r24
 540:	08 95       	ret

00000542 <__vector_32>:
}

/* Interrupt handler for TIMER1 compare */
ISR(TIMER3_COMPA_vect) {
 542:	1f 92       	push	r1
 544:	0f 92       	push	r0
 546:	0f b6       	in	r0, 0x3f	; 63
 548:	0f 92       	push	r0
 54a:	11 24       	eor	r1, r1
 54c:	8f 93       	push	r24
 54e:	9f 93       	push	r25

	// pin toggle
	PORTE ^= (1 << PE3);
 550:	9e b1       	in	r25, 0x0e	; 14
 552:	88 e0       	ldi	r24, 0x08	; 8
 554:	89 27       	eor	r24, r25
 556:	8e b9       	out	0x0e, r24	; 14
 558:	9f 91       	pop	r25
 55a:	8f 91       	pop	r24
 55c:	0f 90       	pop	r0
 55e:	0f be       	out	0x3f, r0	; 63
 560:	0f 90       	pop	r0
 562:	1f 90       	pop	r1
 564:	18 95       	reti

00000566 <SPI_master_init>:
#include <avr/delay.h>

void SPI_master_init(void)
{
	/* Set ~SS, MOSI and SCK output, all others input */
	DDRB = (1 << PB0)|(1 << PB2)|(1 << PB1); // Setting ~SS necessary?
 566:	87 e0       	ldi	r24, 0x07	; 7
 568:	84 b9       	out	0x04, r24	; 4
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1 << SPE)|(1 << MSTR)|(1 << SPR0);
 56a:	81 e5       	ldi	r24, 0x51	; 81
 56c:	8c bd       	out	0x2c, r24	; 44
 56e:	08 95       	ret

00000570 <SPI_master_transmit>:
}

void SPI_master_transmit(uint8_t cData)
{
	/* Start transmission */
	SPDR = cData;
 570:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission to complete */
	while (!(SPSR & (1 << SPIF))) {
 572:	0d b4       	in	r0, 0x2d	; 45
 574:	07 fe       	sbrs	r0, 7
 576:	fd cf       	rjmp	.-6      	; 0x572 <SPI_master_transmit+0x2>
		;
	}
}
 578:	08 95       	ret

0000057a <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 57a:	8c e0       	ldi	r24, 0x0C	; 12
 57c:	80 93 b8 00 	sts	0x00B8, r24
 580:	8f ef       	ldi	r24, 0xFF	; 255
 582:	80 93 bb 00 	sts	0x00BB, r24
 586:	84 e0       	ldi	r24, 0x04	; 4
 588:	80 93 bc 00 	sts	0x00BC, r24
 58c:	08 95       	ret

0000058e <TWI_Start_Transceiver_With_Data>:
 58e:	ec eb       	ldi	r30, 0xBC	; 188
 590:	f0 e0       	ldi	r31, 0x00	; 0
 592:	20 81       	ld	r18, Z
 594:	20 fd       	sbrc	r18, 0
 596:	fd cf       	rjmp	.-6      	; 0x592 <TWI_Start_Transceiver_With_Data+0x4>
 598:	60 93 0a 02 	sts	0x020A, r22
 59c:	fc 01       	movw	r30, r24
 59e:	20 81       	ld	r18, Z
 5a0:	20 93 0b 02 	sts	0x020B, r18
 5a4:	20 fd       	sbrc	r18, 0
 5a6:	0c c0       	rjmp	.+24     	; 0x5c0 <TWI_Start_Transceiver_With_Data+0x32>
 5a8:	62 30       	cpi	r22, 0x02	; 2
 5aa:	50 f0       	brcs	.+20     	; 0x5c0 <TWI_Start_Transceiver_With_Data+0x32>
 5ac:	dc 01       	movw	r26, r24
 5ae:	11 96       	adiw	r26, 0x01	; 1
 5b0:	ec e0       	ldi	r30, 0x0C	; 12
 5b2:	f2 e0       	ldi	r31, 0x02	; 2
 5b4:	81 e0       	ldi	r24, 0x01	; 1
 5b6:	9d 91       	ld	r25, X+
 5b8:	91 93       	st	Z+, r25
 5ba:	8f 5f       	subi	r24, 0xFF	; 255
 5bc:	86 13       	cpse	r24, r22
 5be:	fb cf       	rjmp	.-10     	; 0x5b6 <TWI_Start_Transceiver_With_Data+0x28>
 5c0:	10 92 09 02 	sts	0x0209, r1
 5c4:	88 ef       	ldi	r24, 0xF8	; 248
 5c6:	80 93 06 02 	sts	0x0206, r24
 5ca:	85 ea       	ldi	r24, 0xA5	; 165
 5cc:	80 93 bc 00 	sts	0x00BC, r24
 5d0:	08 95       	ret

000005d2 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
#pragma vector=TWI_vect
ISR(TWI_vect)
{
 5d2:	1f 92       	push	r1
 5d4:	0f 92       	push	r0
 5d6:	0f b6       	in	r0, 0x3f	; 63
 5d8:	0f 92       	push	r0
 5da:	11 24       	eor	r1, r1
 5dc:	0b b6       	in	r0, 0x3b	; 59
 5de:	0f 92       	push	r0
 5e0:	2f 93       	push	r18
 5e2:	3f 93       	push	r19
 5e4:	8f 93       	push	r24
 5e6:	9f 93       	push	r25
 5e8:	af 93       	push	r26
 5ea:	bf 93       	push	r27
 5ec:	ef 93       	push	r30
 5ee:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 5f0:	80 91 b9 00 	lds	r24, 0x00B9
 5f4:	90 e0       	ldi	r25, 0x00	; 0
 5f6:	fc 01       	movw	r30, r24
 5f8:	38 97       	sbiw	r30, 0x08	; 8
 5fa:	e1 35       	cpi	r30, 0x51	; 81
 5fc:	f1 05       	cpc	r31, r1
 5fe:	08 f0       	brcs	.+2      	; 0x602 <__vector_39+0x30>
 600:	55 c0       	rjmp	.+170    	; 0x6ac <__vector_39+0xda>
 602:	ee 58       	subi	r30, 0x8E	; 142
 604:	ff 4f       	sbci	r31, 0xFF	; 255
 606:	a5 c0       	rjmp	.+330    	; 0x752 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 608:	10 92 08 02 	sts	0x0208, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 60c:	e0 91 08 02 	lds	r30, 0x0208
 610:	80 91 0a 02 	lds	r24, 0x020A
 614:	e8 17       	cp	r30, r24
 616:	70 f4       	brcc	.+28     	; 0x634 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 618:	81 e0       	ldi	r24, 0x01	; 1
 61a:	8e 0f       	add	r24, r30
 61c:	80 93 08 02 	sts	0x0208, r24
 620:	f0 e0       	ldi	r31, 0x00	; 0
 622:	e5 5f       	subi	r30, 0xF5	; 245
 624:	fd 4f       	sbci	r31, 0xFD	; 253
 626:	80 81       	ld	r24, Z
 628:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 62c:	85 e8       	ldi	r24, 0x85	; 133
 62e:	80 93 bc 00 	sts	0x00BC, r24
 632:	43 c0       	rjmp	.+134    	; 0x6ba <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 634:	80 91 09 02 	lds	r24, 0x0209
 638:	81 60       	ori	r24, 0x01	; 1
 63a:	80 93 09 02 	sts	0x0209, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 63e:	84 e9       	ldi	r24, 0x94	; 148
 640:	80 93 bc 00 	sts	0x00BC, r24
 644:	3a c0       	rjmp	.+116    	; 0x6ba <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 646:	e0 91 08 02 	lds	r30, 0x0208
 64a:	81 e0       	ldi	r24, 0x01	; 1
 64c:	8e 0f       	add	r24, r30
 64e:	80 93 08 02 	sts	0x0208, r24
 652:	80 91 bb 00 	lds	r24, 0x00BB
 656:	f0 e0       	ldi	r31, 0x00	; 0
 658:	e5 5f       	subi	r30, 0xF5	; 245
 65a:	fd 4f       	sbci	r31, 0xFD	; 253
 65c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 65e:	20 91 08 02 	lds	r18, 0x0208
 662:	30 e0       	ldi	r19, 0x00	; 0
 664:	80 91 0a 02 	lds	r24, 0x020A
 668:	90 e0       	ldi	r25, 0x00	; 0
 66a:	01 97       	sbiw	r24, 0x01	; 1
 66c:	28 17       	cp	r18, r24
 66e:	39 07       	cpc	r19, r25
 670:	24 f4       	brge	.+8      	; 0x67a <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 672:	85 ec       	ldi	r24, 0xC5	; 197
 674:	80 93 bc 00 	sts	0x00BC, r24
 678:	20 c0       	rjmp	.+64     	; 0x6ba <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 67a:	85 e8       	ldi	r24, 0x85	; 133
 67c:	80 93 bc 00 	sts	0x00BC, r24
 680:	1c c0       	rjmp	.+56     	; 0x6ba <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 682:	80 91 bb 00 	lds	r24, 0x00BB
 686:	e0 91 08 02 	lds	r30, 0x0208
 68a:	f0 e0       	ldi	r31, 0x00	; 0
 68c:	e5 5f       	subi	r30, 0xF5	; 245
 68e:	fd 4f       	sbci	r31, 0xFD	; 253
 690:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 692:	80 91 09 02 	lds	r24, 0x0209
 696:	81 60       	ori	r24, 0x01	; 1
 698:	80 93 09 02 	sts	0x0209, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 69c:	84 e9       	ldi	r24, 0x94	; 148
 69e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 6a2:	0b c0       	rjmp	.+22     	; 0x6ba <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 6a4:	85 ea       	ldi	r24, 0xA5	; 165
 6a6:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 6aa:	07 c0       	rjmp	.+14     	; 0x6ba <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 6ac:	80 91 b9 00 	lds	r24, 0x00B9
 6b0:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 6b4:	84 e0       	ldi	r24, 0x04	; 4
 6b6:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 6ba:	ff 91       	pop	r31
 6bc:	ef 91       	pop	r30
 6be:	bf 91       	pop	r27
 6c0:	af 91       	pop	r26
 6c2:	9f 91       	pop	r25
 6c4:	8f 91       	pop	r24
 6c6:	3f 91       	pop	r19
 6c8:	2f 91       	pop	r18
 6ca:	0f 90       	pop	r0
 6cc:	0b be       	out	0x3b, r0	; 59
 6ce:	0f 90       	pop	r0
 6d0:	0f be       	out	0x3f, r0	; 63
 6d2:	0f 90       	pop	r0
 6d4:	1f 90       	pop	r1
 6d6:	18 95       	reti

000006d8 <USART_init>:
#include <avr/io.h>

void USART_init(unsigned int ubrr)
{
	/* Set baud rate*/
	UBRR0H = (unsigned char)(ubrr >> 8 );
 6d8:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 6dc:	80 93 c4 00 	sts	0x00C4, r24
	/*Enable receiver and transmitter*/
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
 6e0:	88 e1       	ldi	r24, 0x18	; 24
 6e2:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << USBS0)|(3 << UCSZ10);
 6e6:	8e e0       	ldi	r24, 0x0E	; 14
 6e8:	80 93 c2 00 	sts	0x00C2, r24
 6ec:	08 95       	ret

000006ee <USART_transmit>:
}

void USART_transmit(unsigned char data)
{
	/* Wait for empty transmit buffer */
	while (!( UCSR0A & (1 << UDRE0)))
 6ee:	e0 ec       	ldi	r30, 0xC0	; 192
 6f0:	f0 e0       	ldi	r31, 0x00	; 0
 6f2:	90 81       	ld	r25, Z
 6f4:	95 ff       	sbrs	r25, 5
 6f6:	fd cf       	rjmp	.-6      	; 0x6f2 <USART_transmit+0x4>
		;
	/* Put data into buffer, sends the data */
	UDR0 = data;
 6f8:	80 93 c6 00 	sts	0x00C6, r24
 6fc:	08 95       	ret

000006fe <USART_receive>:
}

unsigned char USART_receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & ( 1 << RXC0)) )
 6fe:	e0 ec       	ldi	r30, 0xC0	; 192
 700:	f0 e0       	ldi	r31, 0x00	; 0
 702:	80 81       	ld	r24, Z
 704:	88 23       	and	r24, r24
 706:	ec f7       	brge	.-6      	; 0x702 <USART_receive+0x4>
		;
	/* Get and return received data from buffer */
	return UDR0;
 708:	80 91 c6 00 	lds	r24, 0x00C6
}
 70c:	08 95       	ret

0000070e <__udivmodsi4>:
 70e:	a1 e2       	ldi	r26, 0x21	; 33
 710:	1a 2e       	mov	r1, r26
 712:	aa 1b       	sub	r26, r26
 714:	bb 1b       	sub	r27, r27
 716:	fd 01       	movw	r30, r26
 718:	0d c0       	rjmp	.+26     	; 0x734 <__udivmodsi4_ep>

0000071a <__udivmodsi4_loop>:
 71a:	aa 1f       	adc	r26, r26
 71c:	bb 1f       	adc	r27, r27
 71e:	ee 1f       	adc	r30, r30
 720:	ff 1f       	adc	r31, r31
 722:	a2 17       	cp	r26, r18
 724:	b3 07       	cpc	r27, r19
 726:	e4 07       	cpc	r30, r20
 728:	f5 07       	cpc	r31, r21
 72a:	20 f0       	brcs	.+8      	; 0x734 <__udivmodsi4_ep>
 72c:	a2 1b       	sub	r26, r18
 72e:	b3 0b       	sbc	r27, r19
 730:	e4 0b       	sbc	r30, r20
 732:	f5 0b       	sbc	r31, r21

00000734 <__udivmodsi4_ep>:
 734:	66 1f       	adc	r22, r22
 736:	77 1f       	adc	r23, r23
 738:	88 1f       	adc	r24, r24
 73a:	99 1f       	adc	r25, r25
 73c:	1a 94       	dec	r1
 73e:	69 f7       	brne	.-38     	; 0x71a <__udivmodsi4_loop>
 740:	60 95       	com	r22
 742:	70 95       	com	r23
 744:	80 95       	com	r24
 746:	90 95       	com	r25
 748:	9b 01       	movw	r18, r22
 74a:	ac 01       	movw	r20, r24
 74c:	bd 01       	movw	r22, r26
 74e:	cf 01       	movw	r24, r30
 750:	08 95       	ret

00000752 <__tablejump2__>:
 752:	ee 0f       	add	r30, r30
 754:	ff 1f       	adc	r31, r31

00000756 <__tablejump__>:
 756:	05 90       	lpm	r0, Z+
 758:	f4 91       	lpm	r31, Z
 75a:	e0 2d       	mov	r30, r0
 75c:	19 94       	eijmp

0000075e <__umulhisi3>:
 75e:	a2 9f       	mul	r26, r18
 760:	b0 01       	movw	r22, r0
 762:	b3 9f       	mul	r27, r19
 764:	c0 01       	movw	r24, r0
 766:	a3 9f       	mul	r26, r19
 768:	70 0d       	add	r23, r0
 76a:	81 1d       	adc	r24, r1
 76c:	11 24       	eor	r1, r1
 76e:	91 1d       	adc	r25, r1
 770:	b2 9f       	mul	r27, r18
 772:	70 0d       	add	r23, r0
 774:	81 1d       	adc	r24, r1
 776:	11 24       	eor	r1, r1
 778:	91 1d       	adc	r25, r1
 77a:	08 95       	ret

0000077c <fdevopen>:
 77c:	0f 93       	push	r16
 77e:	1f 93       	push	r17
 780:	cf 93       	push	r28
 782:	df 93       	push	r29
 784:	ec 01       	movw	r28, r24
 786:	8b 01       	movw	r16, r22
 788:	00 97       	sbiw	r24, 0x00	; 0
 78a:	31 f4       	brne	.+12     	; 0x798 <fdevopen+0x1c>
 78c:	61 15       	cp	r22, r1
 78e:	71 05       	cpc	r23, r1
 790:	19 f4       	brne	.+6      	; 0x798 <fdevopen+0x1c>
 792:	80 e0       	ldi	r24, 0x00	; 0
 794:	90 e0       	ldi	r25, 0x00	; 0
 796:	37 c0       	rjmp	.+110    	; 0x806 <fdevopen+0x8a>
 798:	6e e0       	ldi	r22, 0x0E	; 14
 79a:	70 e0       	ldi	r23, 0x00	; 0
 79c:	81 e0       	ldi	r24, 0x01	; 1
 79e:	90 e0       	ldi	r25, 0x00	; 0
 7a0:	37 d0       	rcall	.+110    	; 0x810 <calloc>
 7a2:	fc 01       	movw	r30, r24
 7a4:	00 97       	sbiw	r24, 0x00	; 0
 7a6:	a9 f3       	breq	.-22     	; 0x792 <fdevopen+0x16>
 7a8:	80 e8       	ldi	r24, 0x80	; 128
 7aa:	83 83       	std	Z+3, r24	; 0x03
 7ac:	01 15       	cp	r16, r1
 7ae:	11 05       	cpc	r17, r1
 7b0:	71 f0       	breq	.+28     	; 0x7ce <fdevopen+0x52>
 7b2:	13 87       	std	Z+11, r17	; 0x0b
 7b4:	02 87       	std	Z+10, r16	; 0x0a
 7b6:	81 e8       	ldi	r24, 0x81	; 129
 7b8:	83 83       	std	Z+3, r24	; 0x03
 7ba:	80 91 0f 02 	lds	r24, 0x020F
 7be:	90 91 10 02 	lds	r25, 0x0210
 7c2:	89 2b       	or	r24, r25
 7c4:	21 f4       	brne	.+8      	; 0x7ce <fdevopen+0x52>
 7c6:	f0 93 10 02 	sts	0x0210, r31
 7ca:	e0 93 0f 02 	sts	0x020F, r30
 7ce:	20 97       	sbiw	r28, 0x00	; 0
 7d0:	c9 f0       	breq	.+50     	; 0x804 <fdevopen+0x88>
 7d2:	d1 87       	std	Z+9, r29	; 0x09
 7d4:	c0 87       	std	Z+8, r28	; 0x08
 7d6:	83 81       	ldd	r24, Z+3	; 0x03
 7d8:	82 60       	ori	r24, 0x02	; 2
 7da:	83 83       	std	Z+3, r24	; 0x03
 7dc:	80 91 11 02 	lds	r24, 0x0211
 7e0:	90 91 12 02 	lds	r25, 0x0212
 7e4:	89 2b       	or	r24, r25
 7e6:	71 f4       	brne	.+28     	; 0x804 <fdevopen+0x88>
 7e8:	f0 93 12 02 	sts	0x0212, r31
 7ec:	e0 93 11 02 	sts	0x0211, r30
 7f0:	80 91 13 02 	lds	r24, 0x0213
 7f4:	90 91 14 02 	lds	r25, 0x0214
 7f8:	89 2b       	or	r24, r25
 7fa:	21 f4       	brne	.+8      	; 0x804 <fdevopen+0x88>
 7fc:	f0 93 14 02 	sts	0x0214, r31
 800:	e0 93 13 02 	sts	0x0213, r30
 804:	cf 01       	movw	r24, r30
 806:	df 91       	pop	r29
 808:	cf 91       	pop	r28
 80a:	1f 91       	pop	r17
 80c:	0f 91       	pop	r16
 80e:	08 95       	ret

00000810 <calloc>:
 810:	0f 93       	push	r16
 812:	1f 93       	push	r17
 814:	cf 93       	push	r28
 816:	df 93       	push	r29
 818:	86 9f       	mul	r24, r22
 81a:	80 01       	movw	r16, r0
 81c:	87 9f       	mul	r24, r23
 81e:	10 0d       	add	r17, r0
 820:	96 9f       	mul	r25, r22
 822:	10 0d       	add	r17, r0
 824:	11 24       	eor	r1, r1
 826:	c8 01       	movw	r24, r16
 828:	0d d0       	rcall	.+26     	; 0x844 <malloc>
 82a:	ec 01       	movw	r28, r24
 82c:	00 97       	sbiw	r24, 0x00	; 0
 82e:	21 f0       	breq	.+8      	; 0x838 <calloc+0x28>
 830:	a8 01       	movw	r20, r16
 832:	60 e0       	ldi	r22, 0x00	; 0
 834:	70 e0       	ldi	r23, 0x00	; 0
 836:	2d d1       	rcall	.+602    	; 0xa92 <memset>
 838:	ce 01       	movw	r24, r28
 83a:	df 91       	pop	r29
 83c:	cf 91       	pop	r28
 83e:	1f 91       	pop	r17
 840:	0f 91       	pop	r16
 842:	08 95       	ret

00000844 <malloc>:
 844:	cf 93       	push	r28
 846:	df 93       	push	r29
 848:	82 30       	cpi	r24, 0x02	; 2
 84a:	91 05       	cpc	r25, r1
 84c:	10 f4       	brcc	.+4      	; 0x852 <malloc+0xe>
 84e:	82 e0       	ldi	r24, 0x02	; 2
 850:	90 e0       	ldi	r25, 0x00	; 0
 852:	e0 91 17 02 	lds	r30, 0x0217
 856:	f0 91 18 02 	lds	r31, 0x0218
 85a:	20 e0       	ldi	r18, 0x00	; 0
 85c:	30 e0       	ldi	r19, 0x00	; 0
 85e:	a0 e0       	ldi	r26, 0x00	; 0
 860:	b0 e0       	ldi	r27, 0x00	; 0
 862:	30 97       	sbiw	r30, 0x00	; 0
 864:	39 f1       	breq	.+78     	; 0x8b4 <malloc+0x70>
 866:	40 81       	ld	r20, Z
 868:	51 81       	ldd	r21, Z+1	; 0x01
 86a:	48 17       	cp	r20, r24
 86c:	59 07       	cpc	r21, r25
 86e:	b8 f0       	brcs	.+46     	; 0x89e <malloc+0x5a>
 870:	48 17       	cp	r20, r24
 872:	59 07       	cpc	r21, r25
 874:	71 f4       	brne	.+28     	; 0x892 <malloc+0x4e>
 876:	82 81       	ldd	r24, Z+2	; 0x02
 878:	93 81       	ldd	r25, Z+3	; 0x03
 87a:	10 97       	sbiw	r26, 0x00	; 0
 87c:	29 f0       	breq	.+10     	; 0x888 <malloc+0x44>
 87e:	13 96       	adiw	r26, 0x03	; 3
 880:	9c 93       	st	X, r25
 882:	8e 93       	st	-X, r24
 884:	12 97       	sbiw	r26, 0x02	; 2
 886:	2c c0       	rjmp	.+88     	; 0x8e0 <malloc+0x9c>
 888:	90 93 18 02 	sts	0x0218, r25
 88c:	80 93 17 02 	sts	0x0217, r24
 890:	27 c0       	rjmp	.+78     	; 0x8e0 <malloc+0x9c>
 892:	21 15       	cp	r18, r1
 894:	31 05       	cpc	r19, r1
 896:	31 f0       	breq	.+12     	; 0x8a4 <malloc+0x60>
 898:	42 17       	cp	r20, r18
 89a:	53 07       	cpc	r21, r19
 89c:	18 f0       	brcs	.+6      	; 0x8a4 <malloc+0x60>
 89e:	a9 01       	movw	r20, r18
 8a0:	db 01       	movw	r26, r22
 8a2:	01 c0       	rjmp	.+2      	; 0x8a6 <malloc+0x62>
 8a4:	ef 01       	movw	r28, r30
 8a6:	9a 01       	movw	r18, r20
 8a8:	bd 01       	movw	r22, r26
 8aa:	df 01       	movw	r26, r30
 8ac:	02 80       	ldd	r0, Z+2	; 0x02
 8ae:	f3 81       	ldd	r31, Z+3	; 0x03
 8b0:	e0 2d       	mov	r30, r0
 8b2:	d7 cf       	rjmp	.-82     	; 0x862 <malloc+0x1e>
 8b4:	21 15       	cp	r18, r1
 8b6:	31 05       	cpc	r19, r1
 8b8:	f9 f0       	breq	.+62     	; 0x8f8 <malloc+0xb4>
 8ba:	28 1b       	sub	r18, r24
 8bc:	39 0b       	sbc	r19, r25
 8be:	24 30       	cpi	r18, 0x04	; 4
 8c0:	31 05       	cpc	r19, r1
 8c2:	80 f4       	brcc	.+32     	; 0x8e4 <malloc+0xa0>
 8c4:	8a 81       	ldd	r24, Y+2	; 0x02
 8c6:	9b 81       	ldd	r25, Y+3	; 0x03
 8c8:	61 15       	cp	r22, r1
 8ca:	71 05       	cpc	r23, r1
 8cc:	21 f0       	breq	.+8      	; 0x8d6 <malloc+0x92>
 8ce:	fb 01       	movw	r30, r22
 8d0:	93 83       	std	Z+3, r25	; 0x03
 8d2:	82 83       	std	Z+2, r24	; 0x02
 8d4:	04 c0       	rjmp	.+8      	; 0x8de <malloc+0x9a>
 8d6:	90 93 18 02 	sts	0x0218, r25
 8da:	80 93 17 02 	sts	0x0217, r24
 8de:	fe 01       	movw	r30, r28
 8e0:	32 96       	adiw	r30, 0x02	; 2
 8e2:	44 c0       	rjmp	.+136    	; 0x96c <malloc+0x128>
 8e4:	fe 01       	movw	r30, r28
 8e6:	e2 0f       	add	r30, r18
 8e8:	f3 1f       	adc	r31, r19
 8ea:	81 93       	st	Z+, r24
 8ec:	91 93       	st	Z+, r25
 8ee:	22 50       	subi	r18, 0x02	; 2
 8f0:	31 09       	sbc	r19, r1
 8f2:	39 83       	std	Y+1, r19	; 0x01
 8f4:	28 83       	st	Y, r18
 8f6:	3a c0       	rjmp	.+116    	; 0x96c <malloc+0x128>
 8f8:	20 91 15 02 	lds	r18, 0x0215
 8fc:	30 91 16 02 	lds	r19, 0x0216
 900:	23 2b       	or	r18, r19
 902:	41 f4       	brne	.+16     	; 0x914 <malloc+0xd0>
 904:	20 91 02 02 	lds	r18, 0x0202
 908:	30 91 03 02 	lds	r19, 0x0203
 90c:	30 93 16 02 	sts	0x0216, r19
 910:	20 93 15 02 	sts	0x0215, r18
 914:	20 91 00 02 	lds	r18, 0x0200
 918:	30 91 01 02 	lds	r19, 0x0201
 91c:	21 15       	cp	r18, r1
 91e:	31 05       	cpc	r19, r1
 920:	41 f4       	brne	.+16     	; 0x932 <malloc+0xee>
 922:	2d b7       	in	r18, 0x3d	; 61
 924:	3e b7       	in	r19, 0x3e	; 62
 926:	40 91 04 02 	lds	r20, 0x0204
 92a:	50 91 05 02 	lds	r21, 0x0205
 92e:	24 1b       	sub	r18, r20
 930:	35 0b       	sbc	r19, r21
 932:	e0 91 15 02 	lds	r30, 0x0215
 936:	f0 91 16 02 	lds	r31, 0x0216
 93a:	e2 17       	cp	r30, r18
 93c:	f3 07       	cpc	r31, r19
 93e:	a0 f4       	brcc	.+40     	; 0x968 <malloc+0x124>
 940:	2e 1b       	sub	r18, r30
 942:	3f 0b       	sbc	r19, r31
 944:	28 17       	cp	r18, r24
 946:	39 07       	cpc	r19, r25
 948:	78 f0       	brcs	.+30     	; 0x968 <malloc+0x124>
 94a:	ac 01       	movw	r20, r24
 94c:	4e 5f       	subi	r20, 0xFE	; 254
 94e:	5f 4f       	sbci	r21, 0xFF	; 255
 950:	24 17       	cp	r18, r20
 952:	35 07       	cpc	r19, r21
 954:	48 f0       	brcs	.+18     	; 0x968 <malloc+0x124>
 956:	4e 0f       	add	r20, r30
 958:	5f 1f       	adc	r21, r31
 95a:	50 93 16 02 	sts	0x0216, r21
 95e:	40 93 15 02 	sts	0x0215, r20
 962:	81 93       	st	Z+, r24
 964:	91 93       	st	Z+, r25
 966:	02 c0       	rjmp	.+4      	; 0x96c <malloc+0x128>
 968:	e0 e0       	ldi	r30, 0x00	; 0
 96a:	f0 e0       	ldi	r31, 0x00	; 0
 96c:	cf 01       	movw	r24, r30
 96e:	df 91       	pop	r29
 970:	cf 91       	pop	r28
 972:	08 95       	ret

00000974 <free>:
 974:	cf 93       	push	r28
 976:	df 93       	push	r29
 978:	00 97       	sbiw	r24, 0x00	; 0
 97a:	09 f4       	brne	.+2      	; 0x97e <free+0xa>
 97c:	87 c0       	rjmp	.+270    	; 0xa8c <free+0x118>
 97e:	fc 01       	movw	r30, r24
 980:	32 97       	sbiw	r30, 0x02	; 2
 982:	13 82       	std	Z+3, r1	; 0x03
 984:	12 82       	std	Z+2, r1	; 0x02
 986:	c0 91 17 02 	lds	r28, 0x0217
 98a:	d0 91 18 02 	lds	r29, 0x0218
 98e:	20 97       	sbiw	r28, 0x00	; 0
 990:	81 f4       	brne	.+32     	; 0x9b2 <free+0x3e>
 992:	20 81       	ld	r18, Z
 994:	31 81       	ldd	r19, Z+1	; 0x01
 996:	28 0f       	add	r18, r24
 998:	39 1f       	adc	r19, r25
 99a:	80 91 15 02 	lds	r24, 0x0215
 99e:	90 91 16 02 	lds	r25, 0x0216
 9a2:	82 17       	cp	r24, r18
 9a4:	93 07       	cpc	r25, r19
 9a6:	79 f5       	brne	.+94     	; 0xa06 <free+0x92>
 9a8:	f0 93 16 02 	sts	0x0216, r31
 9ac:	e0 93 15 02 	sts	0x0215, r30
 9b0:	6d c0       	rjmp	.+218    	; 0xa8c <free+0x118>
 9b2:	de 01       	movw	r26, r28
 9b4:	20 e0       	ldi	r18, 0x00	; 0
 9b6:	30 e0       	ldi	r19, 0x00	; 0
 9b8:	ae 17       	cp	r26, r30
 9ba:	bf 07       	cpc	r27, r31
 9bc:	50 f4       	brcc	.+20     	; 0x9d2 <free+0x5e>
 9be:	12 96       	adiw	r26, 0x02	; 2
 9c0:	4d 91       	ld	r20, X+
 9c2:	5c 91       	ld	r21, X
 9c4:	13 97       	sbiw	r26, 0x03	; 3
 9c6:	9d 01       	movw	r18, r26
 9c8:	41 15       	cp	r20, r1
 9ca:	51 05       	cpc	r21, r1
 9cc:	09 f1       	breq	.+66     	; 0xa10 <free+0x9c>
 9ce:	da 01       	movw	r26, r20
 9d0:	f3 cf       	rjmp	.-26     	; 0x9b8 <free+0x44>
 9d2:	b3 83       	std	Z+3, r27	; 0x03
 9d4:	a2 83       	std	Z+2, r26	; 0x02
 9d6:	40 81       	ld	r20, Z
 9d8:	51 81       	ldd	r21, Z+1	; 0x01
 9da:	84 0f       	add	r24, r20
 9dc:	95 1f       	adc	r25, r21
 9de:	8a 17       	cp	r24, r26
 9e0:	9b 07       	cpc	r25, r27
 9e2:	71 f4       	brne	.+28     	; 0xa00 <free+0x8c>
 9e4:	8d 91       	ld	r24, X+
 9e6:	9c 91       	ld	r25, X
 9e8:	11 97       	sbiw	r26, 0x01	; 1
 9ea:	84 0f       	add	r24, r20
 9ec:	95 1f       	adc	r25, r21
 9ee:	02 96       	adiw	r24, 0x02	; 2
 9f0:	91 83       	std	Z+1, r25	; 0x01
 9f2:	80 83       	st	Z, r24
 9f4:	12 96       	adiw	r26, 0x02	; 2
 9f6:	8d 91       	ld	r24, X+
 9f8:	9c 91       	ld	r25, X
 9fa:	13 97       	sbiw	r26, 0x03	; 3
 9fc:	93 83       	std	Z+3, r25	; 0x03
 9fe:	82 83       	std	Z+2, r24	; 0x02
 a00:	21 15       	cp	r18, r1
 a02:	31 05       	cpc	r19, r1
 a04:	29 f4       	brne	.+10     	; 0xa10 <free+0x9c>
 a06:	f0 93 18 02 	sts	0x0218, r31
 a0a:	e0 93 17 02 	sts	0x0217, r30
 a0e:	3e c0       	rjmp	.+124    	; 0xa8c <free+0x118>
 a10:	d9 01       	movw	r26, r18
 a12:	13 96       	adiw	r26, 0x03	; 3
 a14:	fc 93       	st	X, r31
 a16:	ee 93       	st	-X, r30
 a18:	12 97       	sbiw	r26, 0x02	; 2
 a1a:	4d 91       	ld	r20, X+
 a1c:	5d 91       	ld	r21, X+
 a1e:	a4 0f       	add	r26, r20
 a20:	b5 1f       	adc	r27, r21
 a22:	ea 17       	cp	r30, r26
 a24:	fb 07       	cpc	r31, r27
 a26:	79 f4       	brne	.+30     	; 0xa46 <free+0xd2>
 a28:	80 81       	ld	r24, Z
 a2a:	91 81       	ldd	r25, Z+1	; 0x01
 a2c:	84 0f       	add	r24, r20
 a2e:	95 1f       	adc	r25, r21
 a30:	02 96       	adiw	r24, 0x02	; 2
 a32:	d9 01       	movw	r26, r18
 a34:	11 96       	adiw	r26, 0x01	; 1
 a36:	9c 93       	st	X, r25
 a38:	8e 93       	st	-X, r24
 a3a:	82 81       	ldd	r24, Z+2	; 0x02
 a3c:	93 81       	ldd	r25, Z+3	; 0x03
 a3e:	13 96       	adiw	r26, 0x03	; 3
 a40:	9c 93       	st	X, r25
 a42:	8e 93       	st	-X, r24
 a44:	12 97       	sbiw	r26, 0x02	; 2
 a46:	e0 e0       	ldi	r30, 0x00	; 0
 a48:	f0 e0       	ldi	r31, 0x00	; 0
 a4a:	8a 81       	ldd	r24, Y+2	; 0x02
 a4c:	9b 81       	ldd	r25, Y+3	; 0x03
 a4e:	00 97       	sbiw	r24, 0x00	; 0
 a50:	19 f0       	breq	.+6      	; 0xa58 <free+0xe4>
 a52:	fe 01       	movw	r30, r28
 a54:	ec 01       	movw	r28, r24
 a56:	f9 cf       	rjmp	.-14     	; 0xa4a <free+0xd6>
 a58:	ce 01       	movw	r24, r28
 a5a:	02 96       	adiw	r24, 0x02	; 2
 a5c:	28 81       	ld	r18, Y
 a5e:	39 81       	ldd	r19, Y+1	; 0x01
 a60:	82 0f       	add	r24, r18
 a62:	93 1f       	adc	r25, r19
 a64:	20 91 15 02 	lds	r18, 0x0215
 a68:	30 91 16 02 	lds	r19, 0x0216
 a6c:	28 17       	cp	r18, r24
 a6e:	39 07       	cpc	r19, r25
 a70:	69 f4       	brne	.+26     	; 0xa8c <free+0x118>
 a72:	30 97       	sbiw	r30, 0x00	; 0
 a74:	29 f4       	brne	.+10     	; 0xa80 <free+0x10c>
 a76:	10 92 18 02 	sts	0x0218, r1
 a7a:	10 92 17 02 	sts	0x0217, r1
 a7e:	02 c0       	rjmp	.+4      	; 0xa84 <free+0x110>
 a80:	13 82       	std	Z+3, r1	; 0x03
 a82:	12 82       	std	Z+2, r1	; 0x02
 a84:	d0 93 16 02 	sts	0x0216, r29
 a88:	c0 93 15 02 	sts	0x0215, r28
 a8c:	df 91       	pop	r29
 a8e:	cf 91       	pop	r28
 a90:	08 95       	ret

00000a92 <memset>:
 a92:	dc 01       	movw	r26, r24
 a94:	01 c0       	rjmp	.+2      	; 0xa98 <memset+0x6>
 a96:	6d 93       	st	X+, r22
 a98:	41 50       	subi	r20, 0x01	; 1
 a9a:	50 40       	sbci	r21, 0x00	; 0
 a9c:	e0 f7       	brcc	.-8      	; 0xa96 <memset+0x4>
 a9e:	08 95       	ret

00000aa0 <_exit>:
 aa0:	f8 94       	cli

00000aa2 <__stop_program>:
 aa2:	ff cf       	rjmp	.-2      	; 0xaa2 <__stop_program>
