

================================================================
== Vitis HLS Report for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1'
================================================================
* Date:           Tue Jun 24 19:15:09 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_283_1  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%row_ind_3 = alloca i32 1"   --->   Operation 4 'alloca' 'row_ind_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row_ind = alloca i32 1"   --->   Operation 5 'alloca' 'row_ind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row_ind_1 = alloca i32 1"   --->   Operation 6 'alloca' 'row_ind_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%row_ind_2 = alloca i32 1"   --->   Operation 7 'alloca' 'row_ind_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %row_ind_3"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_ind_5 = load i2 %row_ind_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283]   --->   Operation 10 'load' 'row_ind_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.56ns)   --->   "%icmp_ln283 = icmp_eq  i2 %row_ind_5, i2 3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283]   --->   Operation 12 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.56ns)   --->   "%init_row_ind = add i2 %row_ind_5, i2 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283]   --->   Operation 13 'add' 'init_row_ind' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %icmp_ln283, void %for.inc.split, void %VITIS_LOOP_298_2.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283]   --->   Operation 14 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln259 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:259]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln259' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283]   --->   Operation 16 'specloopname' 'specloopname_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i2 %row_ind_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:287]   --->   Operation 17 'zext' 'zext_ln287' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.86ns)   --->   "%switch_ln287 = switch i2 %row_ind_5, void %arrayidx.case.2, i2 0, void %for.inc.split.arrayidx.exit_crit_edge1, i2 1, void %for.inc.split.arrayidx.exit_crit_edge" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:287]   --->   Operation 18 'switch' 'switch_ln287' <Predicate = (!icmp_ln283)> <Delay = 1.86>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln287 = store i13 %zext_ln287, i13 %row_ind_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:287]   --->   Operation 19 'store' 'store_ln287' <Predicate = (!icmp_ln283 & row_ind_5 == 1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln287 = br void %arrayidx.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:287]   --->   Operation 20 'br' 'br_ln287' <Predicate = (!icmp_ln283 & row_ind_5 == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln287 = store i13 %zext_ln287, i13 %row_ind" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:287]   --->   Operation 21 'store' 'store_ln287' <Predicate = (!icmp_ln283 & row_ind_5 == 0)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln287 = br void %arrayidx.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:287]   --->   Operation 22 'br' 'br_ln287' <Predicate = (!icmp_ln283 & row_ind_5 == 0)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln287 = store i13 %zext_ln287, i13 %row_ind_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:287]   --->   Operation 23 'store' 'store_ln287' <Predicate = (!icmp_ln283 & row_ind_5 != 0 & row_ind_5 != 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln287 = br void %arrayidx.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:287]   --->   Operation 24 'br' 'br_ln287' <Predicate = (!icmp_ln283 & row_ind_5 != 0 & row_ind_5 != 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln283 = store i2 %init_row_ind, i2 %row_ind_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283]   --->   Operation 25 'store' 'store_ln283' <Predicate = (!icmp_ln283)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln283 = br void %for.inc" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:283]   --->   Operation 26 'br' 'br_ln283' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%row_ind_load = load i13 %row_ind"   --->   Operation 27 'load' 'row_ind_load' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%row_ind_1_load = load i13 %row_ind_1"   --->   Operation 28 'load' 'row_ind_1_load' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%row_ind_2_load = load i13 %row_ind_2"   --->   Operation 29 'load' 'row_ind_2_load' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %row_ind_2_out, i13 %row_ind_2_load"   --->   Operation 30 'write' 'write_ln0' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %row_ind_1_out, i13 %row_ind_1_load"   --->   Operation 31 'write' 'write_ln0' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %row_ind_out, i13 %row_ind_load"   --->   Operation 32 'write' 'write_ln0' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln283)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_ind_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ row_ind_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ row_ind_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind_3               (alloca           ) [ 01]
row_ind                 (alloca           ) [ 01]
row_ind_1               (alloca           ) [ 01]
row_ind_2               (alloca           ) [ 01]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
row_ind_5               (load             ) [ 01]
specpipeline_ln0        (specpipeline     ) [ 00]
icmp_ln283              (icmp             ) [ 01]
init_row_ind            (add              ) [ 00]
br_ln283                (br               ) [ 00]
speclooptripcount_ln259 (speclooptripcount) [ 00]
specloopname_ln283      (specloopname     ) [ 00]
zext_ln287              (zext             ) [ 00]
switch_ln287            (switch           ) [ 00]
store_ln287             (store            ) [ 00]
br_ln287                (br               ) [ 00]
store_ln287             (store            ) [ 00]
br_ln287                (br               ) [ 00]
store_ln287             (store            ) [ 00]
br_ln287                (br               ) [ 00]
store_ln283             (store            ) [ 00]
br_ln283                (br               ) [ 00]
row_ind_load            (load             ) [ 00]
row_ind_1_load          (load             ) [ 00]
row_ind_2_load          (load             ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_ind_2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_ind_2_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_ind_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_ind_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_ind_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_ind_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="row_ind_3_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_3/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="row_ind_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="row_ind_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="row_ind_2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln0_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="13" slack="0"/>
<pin id="51" dir="0" index="2" bw="13" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="write_ln0_write_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="13" slack="0"/>
<pin id="58" dir="0" index="2" bw="13" slack="0"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="13" slack="0"/>
<pin id="65" dir="0" index="2" bw="13" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="2" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_ind_5_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_5/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln283_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln283/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="init_row_ind_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="init_row_ind/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln287_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="0"/>
<pin id="91" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln287_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="13" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln287_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="13" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln287_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="0"/>
<pin id="105" dir="0" index="1" bw="13" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln283_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="row_ind_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="row_ind_1_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="13" slack="0"/>
<pin id="119" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_1_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="row_ind_2_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_load/1 "/>
</bind>
</comp>

<comp id="125" class="1005" name="row_ind_3_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="row_ind_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind "/>
</bind>
</comp>

<comp id="138" class="1005" name="row_ind_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="row_ind_2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="74" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="89" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="83" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="124"><net_src comp="121" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="128"><net_src comp="32" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="135"><net_src comp="36" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="141"><net_src comp="40" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="147"><net_src comp="44" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_ind_2_out | {1 }
	Port: row_ind_1_out | {1 }
	Port: row_ind_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		row_ind_5 : 1
		icmp_ln283 : 2
		init_row_ind : 2
		br_ln283 : 3
		zext_ln287 : 2
		switch_ln287 : 2
		store_ln287 : 3
		store_ln287 : 3
		store_ln287 : 3
		store_ln283 : 3
		row_ind_load : 1
		row_ind_1_load : 1
		row_ind_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln283_fu_77   |    0    |    10   |
|----------|-----------------------|---------|---------|
|    add   |   init_row_ind_fu_83  |    0    |    10   |
|----------|-----------------------|---------|---------|
|          | write_ln0_write_fu_48 |    0    |    0    |
|   write  | write_ln0_write_fu_55 |    0    |    0    |
|          | write_ln0_write_fu_62 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln287_fu_89   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    20   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|row_ind_1_reg_138|   13   |
|row_ind_2_reg_144|   13   |
|row_ind_3_reg_125|    2   |
| row_ind_reg_132 |   13   |
+-----------------+--------+
|      Total      |   41   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   20   |
+-----------+--------+--------+
