MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axis_register_slice_v1_1_20_axis_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_dwidth_converter_v1_1/hdl/axis_dwidth_converter_v1_1_vl_rfs.v" 1030  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_dwidth_converter_v1_1_19_axis_dwidth_converter."
MESSAGE "$root top modules: axis_dwidth_converter_v1_1_19_axis_dwidth_converter."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
