

================================================================
== Vitis HLS Report for 'quantize_mul_shift_24_8_16_16_16_16_s'
================================================================
* Date:           Wed Feb 24 15:49:59 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_272_1_VITIS_LOOP_273_2  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 15 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 7 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 16 [1/1] (1.09ns)   --->   "%skip = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip3" [./conv.h:262->deform.cpp:106]   --->   Operation 16 'read' 'skip' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.09ns)   --->   "%relu = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %relu3" [./conv.h:263->deform.cpp:106]   --->   Operation 17 'read' 'relu' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 9> <FIFO>
ST_1 : Operation 18 [1/1] (1.09ns)   --->   "%rep = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mul_ln93_1_loc"   --->   Operation 18 'read' 'rep' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 19 [1/1] (1.09ns)   --->   "%OC_V_loc_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %OC_V_loc"   --->   Operation 19 'read' 'OC_V_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_cast = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %OC_V_loc_read, i32 4, i32 15"   --->   Operation 20 'partselect' 'ret_cast' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i32 %rep"   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cast1 = zext i12 %ret_cast"   --->   Operation 22 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [5/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 24 [4/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 24 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 25 [3/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 25 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 26 [2/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 26 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_conv3, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %f3, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_bias_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %f3, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_bias_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_conv3, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/5] (2.02ns)   --->   "%bound = mul i44 %cast, i44 %cast1"   --->   Operation 39 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.48ns)   --->   "%br_ln272 = br void" [./conv.h:272->deform.cpp:106]   --->   Operation 40 'br' 'br_ln272' <Predicate = true> <Delay = 0.48>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i44 0, void %entry, i44 %add_ln272, void" [./conv.h:272->deform.cpp:106]   --->   Operation 41 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (1.25ns)   --->   "%add_ln272 = add i44 %indvar_flatten, i44 1" [./conv.h:272->deform.cpp:106]   --->   Operation 42 'add' 'add_ln272' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (1.29ns)   --->   "%icmp_ln272 = icmp_eq  i44 %indvar_flatten, i44 %bound" [./conv.h:272->deform.cpp:106]   --->   Operation 43 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 1.29> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln272, void %._crit_edge.loopexit.i.i, void %.exit" [./conv.h:272->deform.cpp:106]   --->   Operation 44 'br' 'br_ln272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln279 = br i1 %skip, void %.split.0.i.i_ifconv, void %.split5.0.i.i" [./conv.h:279->deform.cpp:106]   --->   Operation 45 'br' 'br_ln279' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_272_1_VITIS_LOOP_273_2_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln278 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [./conv.h:278->deform.cpp:106]   --->   Operation 48 'specpipeline' 'specpipeline_ln278' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./conv.h:278->deform.cpp:106]   --->   Operation 49 'specloopname' 'specloopname_ln278' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.09ns)   --->   "%s_conv3_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %s_conv3" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 50 'read' 's_conv3_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = trunc i512 %s_conv3_read" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 51 'trunc' 'tmp_data_V_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 32, i32 55" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 52 'partselect' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 64, i32 87" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 53 'partselect' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 96, i32 119" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 54 'partselect' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 128, i32 151" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 55 'partselect' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 160, i32 183" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 56 'partselect' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 192, i32 215" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 57 'partselect' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 224, i32 247" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 58 'partselect' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 256, i32 279" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 59 'partselect' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 288, i32 311" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 60 'partselect' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 320, i32 343" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 61 'partselect' 'tmp_data_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 352, i32 375" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 62 'partselect' 'tmp_data_V_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 384, i32 407" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 63 'partselect' 'tmp_data_V_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 416, i32 439" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 64 'partselect' 'tmp_data_V_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 448, i32 471" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 65 'partselect' 'tmp_data_V_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv3_read, i32 480, i32 503" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 66 'partselect' 'tmp_data_V_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (1.09ns)   --->   "%scale_V = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %s_scale_1" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 67 'read' 'scale_V' <Predicate = (!skip)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 68 [1/1] (1.09ns)   --->   "%bias_V = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %s_bias_1" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66]   --->   Operation 68 'read' 'bias_V' <Predicate = (!skip)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i256 %scale_V" [deform.cpp:66]   --->   Operation 69 'trunc' 'trunc_ln674' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i256 %bias_V" [deform.cpp:66]   --->   Operation 70 'trunc' 'trunc_ln674_2' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i24 %tmp_data_V_0" [deform.cpp:66]   --->   Operation 71 'sext' 'sext_ln215' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln215_32 = sext i16 %trunc_ln674" [deform.cpp:66]   --->   Operation 72 'sext' 'sext_ln215_32' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 73 [3/3] (1.08ns) (grouped into DSP with root node add_ln691)   --->   "%mul_ln1345 = mul i40 %sext_ln215, i40 %sext_ln215_32" [deform.cpp:66]   --->   Operation 73 'mul' 'mul_ln1345' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_1_1_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 16, i32 31" [deform.cpp:66]   --->   Operation 74 'partselect' 'p_Result_1_1_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_2_1_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 16, i32 31" [deform.cpp:66]   --->   Operation 75 'partselect' 'p_Result_2_1_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln215_33 = sext i24 %tmp_data_V_1" [deform.cpp:66]   --->   Operation 76 'sext' 'sext_ln215_33' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln215_34 = sext i16 %p_Result_1_1_i_i" [deform.cpp:66]   --->   Operation 77 'sext' 'sext_ln215_34' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 78 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_33)   --->   "%mul_ln1345_16 = mul i40 %sext_ln215_33, i40 %sext_ln215_34" [deform.cpp:66]   --->   Operation 78 'mul' 'mul_ln1345_16' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_1_2_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 32, i32 47" [deform.cpp:66]   --->   Operation 79 'partselect' 'p_Result_1_2_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_2_2_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 32, i32 47" [deform.cpp:66]   --->   Operation 80 'partselect' 'p_Result_2_2_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln215_35 = sext i24 %tmp_data_V_2" [deform.cpp:66]   --->   Operation 81 'sext' 'sext_ln215_35' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln215_36 = sext i16 %p_Result_1_2_i_i" [deform.cpp:66]   --->   Operation 82 'sext' 'sext_ln215_36' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 83 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_35)   --->   "%mul_ln1345_17 = mul i40 %sext_ln215_35, i40 %sext_ln215_36" [deform.cpp:66]   --->   Operation 83 'mul' 'mul_ln1345_17' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_1_3_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 48, i32 63" [deform.cpp:66]   --->   Operation 84 'partselect' 'p_Result_1_3_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_2_3_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 48, i32 63" [deform.cpp:66]   --->   Operation 85 'partselect' 'p_Result_2_3_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln215_37 = sext i24 %tmp_data_V_3" [deform.cpp:66]   --->   Operation 86 'sext' 'sext_ln215_37' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln215_38 = sext i16 %p_Result_1_3_i_i" [deform.cpp:66]   --->   Operation 87 'sext' 'sext_ln215_38' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 88 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_37)   --->   "%mul_ln1345_18 = mul i40 %sext_ln215_37, i40 %sext_ln215_38" [deform.cpp:66]   --->   Operation 88 'mul' 'mul_ln1345_18' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_1_4_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 64, i32 79" [deform.cpp:66]   --->   Operation 89 'partselect' 'p_Result_1_4_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_2_4_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 64, i32 79" [deform.cpp:66]   --->   Operation 90 'partselect' 'p_Result_2_4_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln215_39 = sext i24 %tmp_data_V_4" [deform.cpp:66]   --->   Operation 91 'sext' 'sext_ln215_39' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln215_40 = sext i16 %p_Result_1_4_i_i" [deform.cpp:66]   --->   Operation 92 'sext' 'sext_ln215_40' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 93 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_39)   --->   "%mul_ln1345_19 = mul i40 %sext_ln215_39, i40 %sext_ln215_40" [deform.cpp:66]   --->   Operation 93 'mul' 'mul_ln1345_19' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_1_5_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 80, i32 95" [deform.cpp:66]   --->   Operation 94 'partselect' 'p_Result_1_5_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_2_5_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 80, i32 95" [deform.cpp:66]   --->   Operation 95 'partselect' 'p_Result_2_5_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln215_41 = sext i24 %tmp_data_V_5" [deform.cpp:66]   --->   Operation 96 'sext' 'sext_ln215_41' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln215_42 = sext i16 %p_Result_1_5_i_i" [deform.cpp:66]   --->   Operation 97 'sext' 'sext_ln215_42' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 98 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_41)   --->   "%mul_ln1345_20 = mul i40 %sext_ln215_41, i40 %sext_ln215_42" [deform.cpp:66]   --->   Operation 98 'mul' 'mul_ln1345_20' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_1_6_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 96, i32 111" [deform.cpp:66]   --->   Operation 99 'partselect' 'p_Result_1_6_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_2_6_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 96, i32 111" [deform.cpp:66]   --->   Operation 100 'partselect' 'p_Result_2_6_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln215_43 = sext i24 %tmp_data_V_6" [deform.cpp:66]   --->   Operation 101 'sext' 'sext_ln215_43' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln215_44 = sext i16 %p_Result_1_6_i_i" [deform.cpp:66]   --->   Operation 102 'sext' 'sext_ln215_44' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 103 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_43)   --->   "%mul_ln1345_21 = mul i40 %sext_ln215_43, i40 %sext_ln215_44" [deform.cpp:66]   --->   Operation 103 'mul' 'mul_ln1345_21' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_1_7_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 112, i32 127" [deform.cpp:66]   --->   Operation 104 'partselect' 'p_Result_1_7_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_2_7_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 112, i32 127" [deform.cpp:66]   --->   Operation 105 'partselect' 'p_Result_2_7_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln215_45 = sext i24 %tmp_data_V_7" [deform.cpp:66]   --->   Operation 106 'sext' 'sext_ln215_45' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln215_46 = sext i16 %p_Result_1_7_i_i" [deform.cpp:66]   --->   Operation 107 'sext' 'sext_ln215_46' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 108 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_45)   --->   "%mul_ln1345_22 = mul i40 %sext_ln215_45, i40 %sext_ln215_46" [deform.cpp:66]   --->   Operation 108 'mul' 'mul_ln1345_22' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_1_8_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 128, i32 143" [deform.cpp:66]   --->   Operation 109 'partselect' 'p_Result_1_8_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_2_8_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 128, i32 143" [deform.cpp:66]   --->   Operation 110 'partselect' 'p_Result_2_8_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln215_47 = sext i24 %tmp_data_V_8" [deform.cpp:66]   --->   Operation 111 'sext' 'sext_ln215_47' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln215_48 = sext i16 %p_Result_1_8_i_i" [deform.cpp:66]   --->   Operation 112 'sext' 'sext_ln215_48' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 113 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_47)   --->   "%mul_ln1345_23 = mul i40 %sext_ln215_47, i40 %sext_ln215_48" [deform.cpp:66]   --->   Operation 113 'mul' 'mul_ln1345_23' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_1_9_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 144, i32 159" [deform.cpp:66]   --->   Operation 114 'partselect' 'p_Result_1_9_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_2_9_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 144, i32 159" [deform.cpp:66]   --->   Operation 115 'partselect' 'p_Result_2_9_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln215_49 = sext i24 %tmp_data_V_9" [deform.cpp:66]   --->   Operation 116 'sext' 'sext_ln215_49' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln215_50 = sext i16 %p_Result_1_9_i_i" [deform.cpp:66]   --->   Operation 117 'sext' 'sext_ln215_50' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 118 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_49)   --->   "%mul_ln1345_24 = mul i40 %sext_ln215_49, i40 %sext_ln215_50" [deform.cpp:66]   --->   Operation 118 'mul' 'mul_ln1345_24' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_1_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 160, i32 175" [deform.cpp:66]   --->   Operation 119 'partselect' 'p_Result_1_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 160, i32 175" [deform.cpp:66]   --->   Operation 120 'partselect' 'p_Result_2_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln215_51 = sext i24 %tmp_data_V_10" [deform.cpp:66]   --->   Operation 121 'sext' 'sext_ln215_51' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln215_52 = sext i16 %p_Result_1_i_i" [deform.cpp:66]   --->   Operation 122 'sext' 'sext_ln215_52' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 123 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_51)   --->   "%mul_ln1345_25 = mul i40 %sext_ln215_51, i40 %sext_ln215_52" [deform.cpp:66]   --->   Operation 123 'mul' 'mul_ln1345_25' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_1_10_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 176, i32 191" [deform.cpp:66]   --->   Operation 124 'partselect' 'p_Result_1_10_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_2_10_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 176, i32 191" [deform.cpp:66]   --->   Operation 125 'partselect' 'p_Result_2_10_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln215_53 = sext i24 %tmp_data_V_11" [deform.cpp:66]   --->   Operation 126 'sext' 'sext_ln215_53' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln215_54 = sext i16 %p_Result_1_10_i_i" [deform.cpp:66]   --->   Operation 127 'sext' 'sext_ln215_54' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 128 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_53)   --->   "%mul_ln1345_26 = mul i40 %sext_ln215_53, i40 %sext_ln215_54" [deform.cpp:66]   --->   Operation 128 'mul' 'mul_ln1345_26' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_1_11_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 192, i32 207" [deform.cpp:66]   --->   Operation 129 'partselect' 'p_Result_1_11_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_2_11_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 192, i32 207" [deform.cpp:66]   --->   Operation 130 'partselect' 'p_Result_2_11_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln215_55 = sext i24 %tmp_data_V_12" [deform.cpp:66]   --->   Operation 131 'sext' 'sext_ln215_55' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln215_56 = sext i16 %p_Result_1_11_i_i" [deform.cpp:66]   --->   Operation 132 'sext' 'sext_ln215_56' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 133 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_55)   --->   "%mul_ln1345_27 = mul i40 %sext_ln215_55, i40 %sext_ln215_56" [deform.cpp:66]   --->   Operation 133 'mul' 'mul_ln1345_27' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_1_12_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 208, i32 223" [deform.cpp:66]   --->   Operation 134 'partselect' 'p_Result_1_12_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_2_12_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 208, i32 223" [deform.cpp:66]   --->   Operation 135 'partselect' 'p_Result_2_12_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln215_57 = sext i24 %tmp_data_V_13" [deform.cpp:66]   --->   Operation 136 'sext' 'sext_ln215_57' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln215_58 = sext i16 %p_Result_1_12_i_i" [deform.cpp:66]   --->   Operation 137 'sext' 'sext_ln215_58' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 138 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_57)   --->   "%mul_ln1345_28 = mul i40 %sext_ln215_57, i40 %sext_ln215_58" [deform.cpp:66]   --->   Operation 138 'mul' 'mul_ln1345_28' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_1_13_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 224, i32 239" [deform.cpp:66]   --->   Operation 139 'partselect' 'p_Result_1_13_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_2_13_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 224, i32 239" [deform.cpp:66]   --->   Operation 140 'partselect' 'p_Result_2_13_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln215_59 = sext i24 %tmp_data_V_14" [deform.cpp:66]   --->   Operation 141 'sext' 'sext_ln215_59' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln215_60 = sext i16 %p_Result_1_13_i_i" [deform.cpp:66]   --->   Operation 142 'sext' 'sext_ln215_60' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 143 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_59)   --->   "%mul_ln1345_29 = mul i40 %sext_ln215_59, i40 %sext_ln215_60" [deform.cpp:66]   --->   Operation 143 'mul' 'mul_ln1345_29' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_1_14_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 240, i32 255" [deform.cpp:66]   --->   Operation 144 'partselect' 'p_Result_1_14_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_2_14_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 240, i32 255" [deform.cpp:66]   --->   Operation 145 'partselect' 'p_Result_2_14_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln215_61 = sext i24 %tmp_data_V_15" [deform.cpp:66]   --->   Operation 146 'sext' 'sext_ln215_61' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln215_62 = sext i16 %p_Result_1_14_i_i" [deform.cpp:66]   --->   Operation 147 'sext' 'sext_ln215_62' <Predicate = (!skip)> <Delay = 0.00>
ST_8 : Operation 148 [3/3] (1.08ns) (grouped into DSP with root node add_ln691_61)   --->   "%mul_ln1345_30 = mul i40 %sext_ln215_61, i40 %sext_ln215_62" [deform.cpp:66]   --->   Operation 148 'mul' 'mul_ln1345_30' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i512 %s_conv3_read" [deform.cpp:66]   --->   Operation 149 'trunc' 'trunc_ln69' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln69_s = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 32, i32 39" [deform.cpp:66]   --->   Operation 150 'partselect' 'trunc_ln69_s' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln69_15 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 64, i32 71" [deform.cpp:66]   --->   Operation 151 'partselect' 'trunc_ln69_15' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln69_16 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 96, i32 103" [deform.cpp:66]   --->   Operation 152 'partselect' 'trunc_ln69_16' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln69_17 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 128, i32 135" [deform.cpp:66]   --->   Operation 153 'partselect' 'trunc_ln69_17' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln69_18 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 160, i32 167" [deform.cpp:66]   --->   Operation 154 'partselect' 'trunc_ln69_18' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln69_19 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 192, i32 199" [deform.cpp:66]   --->   Operation 155 'partselect' 'trunc_ln69_19' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln69_20 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 224, i32 231" [deform.cpp:66]   --->   Operation 156 'partselect' 'trunc_ln69_20' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln69_21 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 256, i32 263" [deform.cpp:66]   --->   Operation 157 'partselect' 'trunc_ln69_21' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln69_22 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 288, i32 295" [deform.cpp:66]   --->   Operation 158 'partselect' 'trunc_ln69_22' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln69_23 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 320, i32 327" [deform.cpp:66]   --->   Operation 159 'partselect' 'trunc_ln69_23' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln69_24 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 352, i32 359" [deform.cpp:66]   --->   Operation 160 'partselect' 'trunc_ln69_24' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln69_25 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 384, i32 391" [deform.cpp:66]   --->   Operation 161 'partselect' 'trunc_ln69_25' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln69_26 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 416, i32 423" [deform.cpp:66]   --->   Operation 162 'partselect' 'trunc_ln69_26' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln69_27 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 448, i32 455" [deform.cpp:66]   --->   Operation 163 'partselect' 'trunc_ln69_27' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln69_28 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv3_read, i32 480, i32 487" [deform.cpp:66]   --->   Operation 164 'partselect' 'trunc_ln69_28' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_i_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln69_28, i8 %trunc_ln69_27, i8 %trunc_ln69_26, i8 %trunc_ln69_25, i8 %trunc_ln69_24, i8 %trunc_ln69_23, i8 %trunc_ln69_22, i8 %trunc_ln69_21, i8 %trunc_ln69_20, i8 %trunc_ln69_19, i8 %trunc_ln69_18, i8 %trunc_ln69_17, i8 %trunc_ln69_16, i8 %trunc_ln69_15, i8 %trunc_ln69_s, i8 %trunc_ln69" [deform.cpp:66]   --->   Operation 165 'bitconcatenate' 'p_Result_i_i' <Predicate = (skip)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %f3, i128 %p_Result_i_i" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->deform.cpp:66]   --->   Operation 166 'write' 'write_ln174' <Predicate = (skip)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln284 = br void" [./conv.h:284->deform.cpp:106]   --->   Operation 167 'br' 'br_ln284' <Predicate = (skip)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 168 [2/3] (1.08ns) (grouped into DSP with root node add_ln691)   --->   "%mul_ln1345 = mul i40 %sext_ln215, i40 %sext_ln215_32" [deform.cpp:66]   --->   Operation 168 'mul' 'mul_ln1345' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_33)   --->   "%mul_ln1345_16 = mul i40 %sext_ln215_33, i40 %sext_ln215_34" [deform.cpp:66]   --->   Operation 169 'mul' 'mul_ln1345_16' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 170 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_35)   --->   "%mul_ln1345_17 = mul i40 %sext_ln215_35, i40 %sext_ln215_36" [deform.cpp:66]   --->   Operation 170 'mul' 'mul_ln1345_17' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 171 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_37)   --->   "%mul_ln1345_18 = mul i40 %sext_ln215_37, i40 %sext_ln215_38" [deform.cpp:66]   --->   Operation 171 'mul' 'mul_ln1345_18' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 172 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_39)   --->   "%mul_ln1345_19 = mul i40 %sext_ln215_39, i40 %sext_ln215_40" [deform.cpp:66]   --->   Operation 172 'mul' 'mul_ln1345_19' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 173 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_41)   --->   "%mul_ln1345_20 = mul i40 %sext_ln215_41, i40 %sext_ln215_42" [deform.cpp:66]   --->   Operation 173 'mul' 'mul_ln1345_20' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 174 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_43)   --->   "%mul_ln1345_21 = mul i40 %sext_ln215_43, i40 %sext_ln215_44" [deform.cpp:66]   --->   Operation 174 'mul' 'mul_ln1345_21' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 175 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_45)   --->   "%mul_ln1345_22 = mul i40 %sext_ln215_45, i40 %sext_ln215_46" [deform.cpp:66]   --->   Operation 175 'mul' 'mul_ln1345_22' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_47)   --->   "%mul_ln1345_23 = mul i40 %sext_ln215_47, i40 %sext_ln215_48" [deform.cpp:66]   --->   Operation 176 'mul' 'mul_ln1345_23' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_49)   --->   "%mul_ln1345_24 = mul i40 %sext_ln215_49, i40 %sext_ln215_50" [deform.cpp:66]   --->   Operation 177 'mul' 'mul_ln1345_24' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 178 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_51)   --->   "%mul_ln1345_25 = mul i40 %sext_ln215_51, i40 %sext_ln215_52" [deform.cpp:66]   --->   Operation 178 'mul' 'mul_ln1345_25' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 179 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_53)   --->   "%mul_ln1345_26 = mul i40 %sext_ln215_53, i40 %sext_ln215_54" [deform.cpp:66]   --->   Operation 179 'mul' 'mul_ln1345_26' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_55)   --->   "%mul_ln1345_27 = mul i40 %sext_ln215_55, i40 %sext_ln215_56" [deform.cpp:66]   --->   Operation 180 'mul' 'mul_ln1345_27' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 181 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_57)   --->   "%mul_ln1345_28 = mul i40 %sext_ln215_57, i40 %sext_ln215_58" [deform.cpp:66]   --->   Operation 181 'mul' 'mul_ln1345_28' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 182 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_59)   --->   "%mul_ln1345_29 = mul i40 %sext_ln215_59, i40 %sext_ln215_60" [deform.cpp:66]   --->   Operation 182 'mul' 'mul_ln1345_29' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 183 [2/3] (1.08ns) (grouped into DSP with root node add_ln691_61)   --->   "%mul_ln1345_30 = mul i40 %sext_ln215_61, i40 %sext_ln215_62" [deform.cpp:66]   --->   Operation 183 'mul' 'mul_ln1345_30' <Predicate = (!skip)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.83>
ST_10 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln691)   --->   "%mul_ln1345 = mul i40 %sext_ln215, i40 %sext_ln215_32" [deform.cpp:66]   --->   Operation 184 'mul' 'mul_ln1345' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 185 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691 = add i40 %mul_ln1345, i40 32768" [deform.cpp:66]   --->   Operation 185 'add' 'add_ln691' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_33)   --->   "%mul_ln1345_16 = mul i40 %sext_ln215_33, i40 %sext_ln215_34" [deform.cpp:66]   --->   Operation 186 'mul' 'mul_ln1345_16' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 187 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_33 = add i40 %mul_ln1345_16, i40 32768" [deform.cpp:66]   --->   Operation 187 'add' 'add_ln691_33' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 188 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_35)   --->   "%mul_ln1345_17 = mul i40 %sext_ln215_35, i40 %sext_ln215_36" [deform.cpp:66]   --->   Operation 188 'mul' 'mul_ln1345_17' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 189 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_35 = add i40 %mul_ln1345_17, i40 32768" [deform.cpp:66]   --->   Operation 189 'add' 'add_ln691_35' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_37)   --->   "%mul_ln1345_18 = mul i40 %sext_ln215_37, i40 %sext_ln215_38" [deform.cpp:66]   --->   Operation 190 'mul' 'mul_ln1345_18' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 191 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_37 = add i40 %mul_ln1345_18, i40 32768" [deform.cpp:66]   --->   Operation 191 'add' 'add_ln691_37' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_39)   --->   "%mul_ln1345_19 = mul i40 %sext_ln215_39, i40 %sext_ln215_40" [deform.cpp:66]   --->   Operation 192 'mul' 'mul_ln1345_19' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 193 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_39 = add i40 %mul_ln1345_19, i40 32768" [deform.cpp:66]   --->   Operation 193 'add' 'add_ln691_39' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_41)   --->   "%mul_ln1345_20 = mul i40 %sext_ln215_41, i40 %sext_ln215_42" [deform.cpp:66]   --->   Operation 194 'mul' 'mul_ln1345_20' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 195 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_41 = add i40 %mul_ln1345_20, i40 32768" [deform.cpp:66]   --->   Operation 195 'add' 'add_ln691_41' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 196 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_43)   --->   "%mul_ln1345_21 = mul i40 %sext_ln215_43, i40 %sext_ln215_44" [deform.cpp:66]   --->   Operation 196 'mul' 'mul_ln1345_21' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 197 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_43 = add i40 %mul_ln1345_21, i40 32768" [deform.cpp:66]   --->   Operation 197 'add' 'add_ln691_43' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_45)   --->   "%mul_ln1345_22 = mul i40 %sext_ln215_45, i40 %sext_ln215_46" [deform.cpp:66]   --->   Operation 198 'mul' 'mul_ln1345_22' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 199 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_45 = add i40 %mul_ln1345_22, i40 32768" [deform.cpp:66]   --->   Operation 199 'add' 'add_ln691_45' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 200 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_47)   --->   "%mul_ln1345_23 = mul i40 %sext_ln215_47, i40 %sext_ln215_48" [deform.cpp:66]   --->   Operation 200 'mul' 'mul_ln1345_23' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 201 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_47 = add i40 %mul_ln1345_23, i40 32768" [deform.cpp:66]   --->   Operation 201 'add' 'add_ln691_47' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_49)   --->   "%mul_ln1345_24 = mul i40 %sext_ln215_49, i40 %sext_ln215_50" [deform.cpp:66]   --->   Operation 202 'mul' 'mul_ln1345_24' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 203 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_49 = add i40 %mul_ln1345_24, i40 32768" [deform.cpp:66]   --->   Operation 203 'add' 'add_ln691_49' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 204 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_51)   --->   "%mul_ln1345_25 = mul i40 %sext_ln215_51, i40 %sext_ln215_52" [deform.cpp:66]   --->   Operation 204 'mul' 'mul_ln1345_25' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 205 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_51 = add i40 %mul_ln1345_25, i40 32768" [deform.cpp:66]   --->   Operation 205 'add' 'add_ln691_51' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 206 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_53)   --->   "%mul_ln1345_26 = mul i40 %sext_ln215_53, i40 %sext_ln215_54" [deform.cpp:66]   --->   Operation 206 'mul' 'mul_ln1345_26' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 207 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_53 = add i40 %mul_ln1345_26, i40 32768" [deform.cpp:66]   --->   Operation 207 'add' 'add_ln691_53' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_55)   --->   "%mul_ln1345_27 = mul i40 %sext_ln215_55, i40 %sext_ln215_56" [deform.cpp:66]   --->   Operation 208 'mul' 'mul_ln1345_27' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 209 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_55 = add i40 %mul_ln1345_27, i40 32768" [deform.cpp:66]   --->   Operation 209 'add' 'add_ln691_55' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 210 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_57)   --->   "%mul_ln1345_28 = mul i40 %sext_ln215_57, i40 %sext_ln215_58" [deform.cpp:66]   --->   Operation 210 'mul' 'mul_ln1345_28' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 211 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_57 = add i40 %mul_ln1345_28, i40 32768" [deform.cpp:66]   --->   Operation 211 'add' 'add_ln691_57' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 212 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_59)   --->   "%mul_ln1345_29 = mul i40 %sext_ln215_59, i40 %sext_ln215_60" [deform.cpp:66]   --->   Operation 212 'mul' 'mul_ln1345_29' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 213 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_59 = add i40 %mul_ln1345_29, i40 32768" [deform.cpp:66]   --->   Operation 213 'add' 'add_ln691_59' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 214 [1/3] (0.00ns) (grouped into DSP with root node add_ln691_61)   --->   "%mul_ln1345_30 = mul i40 %sext_ln215_61, i40 %sext_ln215_62" [deform.cpp:66]   --->   Operation 214 'mul' 'mul_ln1345_30' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 215 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_61 = add i40 %mul_ln1345_30, i40 32768" [deform.cpp:66]   --->   Operation 215 'add' 'add_ln691_61' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.83>
ST_11 : Operation 216 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691 = add i40 %mul_ln1345, i40 32768" [deform.cpp:66]   --->   Operation 216 'add' 'add_ln691' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691, i32 16, i32 39" [deform.cpp:66]   --->   Operation 217 'partselect' 'p_Result_3_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%tmp = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691, i32 16, i32 38" [deform.cpp:66]   --->   Operation 218 'partselect' 'tmp' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 219 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_33 = add i40 %mul_ln1345_16, i40 32768" [deform.cpp:66]   --->   Operation 219 'add' 'add_ln691_33' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_3_1_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_33, i32 16, i32 39" [deform.cpp:66]   --->   Operation 220 'partselect' 'p_Result_3_1_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_33, i32 16, i32 38" [deform.cpp:66]   --->   Operation 221 'partselect' 'tmp_s' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 222 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_35 = add i40 %mul_ln1345_17, i40 32768" [deform.cpp:66]   --->   Operation 222 'add' 'add_ln691_35' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_3_2_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_35, i32 16, i32 39" [deform.cpp:66]   --->   Operation 223 'partselect' 'p_Result_3_2_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_35, i32 16, i32 38" [deform.cpp:66]   --->   Operation 224 'partselect' 'tmp_15' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 225 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_37 = add i40 %mul_ln1345_18, i40 32768" [deform.cpp:66]   --->   Operation 225 'add' 'add_ln691_37' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_3_3_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_37, i32 16, i32 39" [deform.cpp:66]   --->   Operation 226 'partselect' 'p_Result_3_3_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_37, i32 16, i32 38" [deform.cpp:66]   --->   Operation 227 'partselect' 'tmp_16' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 228 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_39 = add i40 %mul_ln1345_19, i40 32768" [deform.cpp:66]   --->   Operation 228 'add' 'add_ln691_39' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_3_4_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_39, i32 16, i32 39" [deform.cpp:66]   --->   Operation 229 'partselect' 'p_Result_3_4_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_39, i32 16, i32 38" [deform.cpp:66]   --->   Operation 230 'partselect' 'tmp_17' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 231 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_41 = add i40 %mul_ln1345_20, i40 32768" [deform.cpp:66]   --->   Operation 231 'add' 'add_ln691_41' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_3_5_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_41, i32 16, i32 39" [deform.cpp:66]   --->   Operation 232 'partselect' 'p_Result_3_5_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_41, i32 16, i32 38" [deform.cpp:66]   --->   Operation 233 'partselect' 'tmp_18' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 234 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_43 = add i40 %mul_ln1345_21, i40 32768" [deform.cpp:66]   --->   Operation 234 'add' 'add_ln691_43' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_3_6_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_43, i32 16, i32 39" [deform.cpp:66]   --->   Operation 235 'partselect' 'p_Result_3_6_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_43, i32 16, i32 38" [deform.cpp:66]   --->   Operation 236 'partselect' 'tmp_19' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 237 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_45 = add i40 %mul_ln1345_22, i40 32768" [deform.cpp:66]   --->   Operation 237 'add' 'add_ln691_45' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_3_7_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_45, i32 16, i32 39" [deform.cpp:66]   --->   Operation 238 'partselect' 'p_Result_3_7_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_45, i32 16, i32 38" [deform.cpp:66]   --->   Operation 239 'partselect' 'tmp_20' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 240 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_47 = add i40 %mul_ln1345_23, i40 32768" [deform.cpp:66]   --->   Operation 240 'add' 'add_ln691_47' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_3_8_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_47, i32 16, i32 39" [deform.cpp:66]   --->   Operation 241 'partselect' 'p_Result_3_8_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_47, i32 16, i32 38" [deform.cpp:66]   --->   Operation 242 'partselect' 'tmp_21' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 243 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_49 = add i40 %mul_ln1345_24, i40 32768" [deform.cpp:66]   --->   Operation 243 'add' 'add_ln691_49' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_3_9_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_49, i32 16, i32 39" [deform.cpp:66]   --->   Operation 244 'partselect' 'p_Result_3_9_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_49, i32 16, i32 38" [deform.cpp:66]   --->   Operation 245 'partselect' 'tmp_22' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 246 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_51 = add i40 %mul_ln1345_25, i40 32768" [deform.cpp:66]   --->   Operation 246 'add' 'add_ln691_51' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_3_i_i_183 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_51, i32 16, i32 39" [deform.cpp:66]   --->   Operation 247 'partselect' 'p_Result_3_i_i_183' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_51, i32 16, i32 38" [deform.cpp:66]   --->   Operation 248 'partselect' 'tmp_23' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 249 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_53 = add i40 %mul_ln1345_26, i40 32768" [deform.cpp:66]   --->   Operation 249 'add' 'add_ln691_53' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_3_10_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_53, i32 16, i32 39" [deform.cpp:66]   --->   Operation 250 'partselect' 'p_Result_3_10_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_53, i32 16, i32 38" [deform.cpp:66]   --->   Operation 251 'partselect' 'tmp_24' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 252 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_55 = add i40 %mul_ln1345_27, i40 32768" [deform.cpp:66]   --->   Operation 252 'add' 'add_ln691_55' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_3_11_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_55, i32 16, i32 39" [deform.cpp:66]   --->   Operation 253 'partselect' 'p_Result_3_11_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_55, i32 16, i32 38" [deform.cpp:66]   --->   Operation 254 'partselect' 'tmp_25' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 255 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_57 = add i40 %mul_ln1345_28, i40 32768" [deform.cpp:66]   --->   Operation 255 'add' 'add_ln691_57' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_3_12_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_57, i32 16, i32 39" [deform.cpp:66]   --->   Operation 256 'partselect' 'p_Result_3_12_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_57, i32 16, i32 38" [deform.cpp:66]   --->   Operation 257 'partselect' 'tmp_26' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 258 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_59 = add i40 %mul_ln1345_29, i40 32768" [deform.cpp:66]   --->   Operation 258 'add' 'add_ln691_59' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_3_13_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_59, i32 16, i32 39" [deform.cpp:66]   --->   Operation 259 'partselect' 'p_Result_3_13_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_59, i32 16, i32 38" [deform.cpp:66]   --->   Operation 260 'partselect' 'tmp_27' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_11 : Operation 261 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln691_61 = add i40 %mul_ln1345_30, i40 32768" [deform.cpp:66]   --->   Operation 261 'add' 'add_ln691_61' <Predicate = (!skip)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_3_14_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_61, i32 16, i32 39" [deform.cpp:66]   --->   Operation 262 'partselect' 'p_Result_3_14_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_61, i32 16, i32 38" [deform.cpp:66]   --->   Operation 263 'partselect' 'tmp_28' <Predicate = (!skip & relu)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.54>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln691 = sext i16 %trunc_ln674_2" [deform.cpp:66]   --->   Operation 264 'sext' 'sext_ln691' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln691_32 = sext i16 %trunc_ln674_2" [deform.cpp:66]   --->   Operation 265 'sext' 'sext_ln691_32' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (1.10ns)   --->   "%add_ln691_32 = add i24 %p_Result_3_i_i, i24 %sext_ln691" [deform.cpp:66]   --->   Operation 266 'add' 'add_ln691_32' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (1.09ns)   --->   "%add_ln297 = add i23 %tmp, i23 %sext_ln691_32" [./conv.h:297->deform.cpp:106]   --->   Operation 267 'add' 'add_ln297' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln263)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_32, i32 23" [deform.cpp:66]   --->   Operation 268 'bitselect' 'tmp_47' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln263)   --->   "%select_ln298 = select i1 %tmp_47, i23 0, i23 %add_ln297" [./conv.h:298->deform.cpp:106]   --->   Operation 269 'select' 'select_ln298' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln263)   --->   "%zext_ln299 = zext i23 %select_ln298" [./conv.h:299->deform.cpp:106]   --->   Operation 270 'zext' 'zext_ln299' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263 = select i1 %relu, i24 %zext_ln299, i24 %add_ln691_32" [./conv.h:263->deform.cpp:106]   --->   Operation 271 'select' 'select_ln263' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln691_16 = sext i16 %p_Result_2_1_i_i" [deform.cpp:66]   --->   Operation 272 'sext' 'sext_ln691_16' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln691_33 = sext i16 %p_Result_2_1_i_i" [deform.cpp:66]   --->   Operation 273 'sext' 'sext_ln691_33' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (1.10ns)   --->   "%add_ln691_34 = add i24 %p_Result_3_1_i_i, i24 %sext_ln691_16" [deform.cpp:66]   --->   Operation 274 'add' 'add_ln691_34' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (1.09ns)   --->   "%add_ln297_16 = add i23 %tmp_s, i23 %sext_ln691_33" [./conv.h:297->deform.cpp:106]   --->   Operation 275 'add' 'add_ln297_16' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_16)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_34, i32 23" [deform.cpp:66]   --->   Operation 276 'bitselect' 'tmp_49' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_16)   --->   "%select_ln298_16 = select i1 %tmp_49, i23 0, i23 %add_ln297_16" [./conv.h:298->deform.cpp:106]   --->   Operation 277 'select' 'select_ln298_16' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_16)   --->   "%zext_ln299_16 = zext i23 %select_ln298_16" [./conv.h:299->deform.cpp:106]   --->   Operation 278 'zext' 'zext_ln299_16' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_16 = select i1 %relu, i24 %zext_ln299_16, i24 %add_ln691_34" [./conv.h:263->deform.cpp:106]   --->   Operation 279 'select' 'select_ln263_16' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln691_17 = sext i16 %p_Result_2_2_i_i" [deform.cpp:66]   --->   Operation 280 'sext' 'sext_ln691_17' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln691_34 = sext i16 %p_Result_2_2_i_i" [deform.cpp:66]   --->   Operation 281 'sext' 'sext_ln691_34' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (1.10ns)   --->   "%add_ln691_36 = add i24 %p_Result_3_2_i_i, i24 %sext_ln691_17" [deform.cpp:66]   --->   Operation 282 'add' 'add_ln691_36' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (1.09ns)   --->   "%add_ln297_17 = add i23 %tmp_15, i23 %sext_ln691_34" [./conv.h:297->deform.cpp:106]   --->   Operation 283 'add' 'add_ln297_17' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_17)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_36, i32 23" [deform.cpp:66]   --->   Operation 284 'bitselect' 'tmp_51' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_17)   --->   "%select_ln298_17 = select i1 %tmp_51, i23 0, i23 %add_ln297_17" [./conv.h:298->deform.cpp:106]   --->   Operation 285 'select' 'select_ln298_17' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_17)   --->   "%zext_ln299_17 = zext i23 %select_ln298_17" [./conv.h:299->deform.cpp:106]   --->   Operation 286 'zext' 'zext_ln299_17' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_17 = select i1 %relu, i24 %zext_ln299_17, i24 %add_ln691_36" [./conv.h:263->deform.cpp:106]   --->   Operation 287 'select' 'select_ln263_17' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln691_18 = sext i16 %p_Result_2_3_i_i" [deform.cpp:66]   --->   Operation 288 'sext' 'sext_ln691_18' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln691_35 = sext i16 %p_Result_2_3_i_i" [deform.cpp:66]   --->   Operation 289 'sext' 'sext_ln691_35' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (1.10ns)   --->   "%add_ln691_38 = add i24 %p_Result_3_3_i_i, i24 %sext_ln691_18" [deform.cpp:66]   --->   Operation 290 'add' 'add_ln691_38' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (1.09ns)   --->   "%add_ln297_18 = add i23 %tmp_16, i23 %sext_ln691_35" [./conv.h:297->deform.cpp:106]   --->   Operation 291 'add' 'add_ln297_18' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_18)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_38, i32 23" [deform.cpp:66]   --->   Operation 292 'bitselect' 'tmp_53' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_18)   --->   "%select_ln298_18 = select i1 %tmp_53, i23 0, i23 %add_ln297_18" [./conv.h:298->deform.cpp:106]   --->   Operation 293 'select' 'select_ln298_18' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_18)   --->   "%zext_ln299_18 = zext i23 %select_ln298_18" [./conv.h:299->deform.cpp:106]   --->   Operation 294 'zext' 'zext_ln299_18' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_18 = select i1 %relu, i24 %zext_ln299_18, i24 %add_ln691_38" [./conv.h:263->deform.cpp:106]   --->   Operation 295 'select' 'select_ln263_18' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln691_19 = sext i16 %p_Result_2_4_i_i" [deform.cpp:66]   --->   Operation 296 'sext' 'sext_ln691_19' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln691_36 = sext i16 %p_Result_2_4_i_i" [deform.cpp:66]   --->   Operation 297 'sext' 'sext_ln691_36' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (1.10ns)   --->   "%add_ln691_40 = add i24 %p_Result_3_4_i_i, i24 %sext_ln691_19" [deform.cpp:66]   --->   Operation 298 'add' 'add_ln691_40' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (1.09ns)   --->   "%add_ln297_19 = add i23 %tmp_17, i23 %sext_ln691_36" [./conv.h:297->deform.cpp:106]   --->   Operation 299 'add' 'add_ln297_19' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_19)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_40, i32 23" [deform.cpp:66]   --->   Operation 300 'bitselect' 'tmp_55' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_19)   --->   "%select_ln298_19 = select i1 %tmp_55, i23 0, i23 %add_ln297_19" [./conv.h:298->deform.cpp:106]   --->   Operation 301 'select' 'select_ln298_19' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_19)   --->   "%zext_ln299_19 = zext i23 %select_ln298_19" [./conv.h:299->deform.cpp:106]   --->   Operation 302 'zext' 'zext_ln299_19' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_19 = select i1 %relu, i24 %zext_ln299_19, i24 %add_ln691_40" [./conv.h:263->deform.cpp:106]   --->   Operation 303 'select' 'select_ln263_19' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln691_20 = sext i16 %p_Result_2_5_i_i" [deform.cpp:66]   --->   Operation 304 'sext' 'sext_ln691_20' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln691_37 = sext i16 %p_Result_2_5_i_i" [deform.cpp:66]   --->   Operation 305 'sext' 'sext_ln691_37' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (1.10ns)   --->   "%add_ln691_42 = add i24 %p_Result_3_5_i_i, i24 %sext_ln691_20" [deform.cpp:66]   --->   Operation 306 'add' 'add_ln691_42' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (1.09ns)   --->   "%add_ln297_20 = add i23 %tmp_18, i23 %sext_ln691_37" [./conv.h:297->deform.cpp:106]   --->   Operation 307 'add' 'add_ln297_20' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_20)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_42, i32 23" [deform.cpp:66]   --->   Operation 308 'bitselect' 'tmp_57' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_20)   --->   "%select_ln298_20 = select i1 %tmp_57, i23 0, i23 %add_ln297_20" [./conv.h:298->deform.cpp:106]   --->   Operation 309 'select' 'select_ln298_20' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_20)   --->   "%zext_ln299_20 = zext i23 %select_ln298_20" [./conv.h:299->deform.cpp:106]   --->   Operation 310 'zext' 'zext_ln299_20' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_20 = select i1 %relu, i24 %zext_ln299_20, i24 %add_ln691_42" [./conv.h:263->deform.cpp:106]   --->   Operation 311 'select' 'select_ln263_20' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln691_21 = sext i16 %p_Result_2_6_i_i" [deform.cpp:66]   --->   Operation 312 'sext' 'sext_ln691_21' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln691_38 = sext i16 %p_Result_2_6_i_i" [deform.cpp:66]   --->   Operation 313 'sext' 'sext_ln691_38' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (1.10ns)   --->   "%add_ln691_44 = add i24 %p_Result_3_6_i_i, i24 %sext_ln691_21" [deform.cpp:66]   --->   Operation 314 'add' 'add_ln691_44' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (1.09ns)   --->   "%add_ln297_21 = add i23 %tmp_19, i23 %sext_ln691_38" [./conv.h:297->deform.cpp:106]   --->   Operation 315 'add' 'add_ln297_21' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_21)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_44, i32 23" [deform.cpp:66]   --->   Operation 316 'bitselect' 'tmp_59' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_21)   --->   "%select_ln298_21 = select i1 %tmp_59, i23 0, i23 %add_ln297_21" [./conv.h:298->deform.cpp:106]   --->   Operation 317 'select' 'select_ln298_21' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_21)   --->   "%zext_ln299_21 = zext i23 %select_ln298_21" [./conv.h:299->deform.cpp:106]   --->   Operation 318 'zext' 'zext_ln299_21' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_21 = select i1 %relu, i24 %zext_ln299_21, i24 %add_ln691_44" [./conv.h:263->deform.cpp:106]   --->   Operation 319 'select' 'select_ln263_21' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln691_22 = sext i16 %p_Result_2_7_i_i" [deform.cpp:66]   --->   Operation 320 'sext' 'sext_ln691_22' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln691_39 = sext i16 %p_Result_2_7_i_i" [deform.cpp:66]   --->   Operation 321 'sext' 'sext_ln691_39' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (1.10ns)   --->   "%add_ln691_46 = add i24 %p_Result_3_7_i_i, i24 %sext_ln691_22" [deform.cpp:66]   --->   Operation 322 'add' 'add_ln691_46' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (1.09ns)   --->   "%add_ln297_22 = add i23 %tmp_20, i23 %sext_ln691_39" [./conv.h:297->deform.cpp:106]   --->   Operation 323 'add' 'add_ln297_22' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_22)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_46, i32 23" [deform.cpp:66]   --->   Operation 324 'bitselect' 'tmp_61' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_22)   --->   "%select_ln298_22 = select i1 %tmp_61, i23 0, i23 %add_ln297_22" [./conv.h:298->deform.cpp:106]   --->   Operation 325 'select' 'select_ln298_22' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_22)   --->   "%zext_ln299_22 = zext i23 %select_ln298_22" [./conv.h:299->deform.cpp:106]   --->   Operation 326 'zext' 'zext_ln299_22' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_22 = select i1 %relu, i24 %zext_ln299_22, i24 %add_ln691_46" [./conv.h:263->deform.cpp:106]   --->   Operation 327 'select' 'select_ln263_22' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln691_23 = sext i16 %p_Result_2_8_i_i" [deform.cpp:66]   --->   Operation 328 'sext' 'sext_ln691_23' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln691_40 = sext i16 %p_Result_2_8_i_i" [deform.cpp:66]   --->   Operation 329 'sext' 'sext_ln691_40' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (1.10ns)   --->   "%add_ln691_48 = add i24 %p_Result_3_8_i_i, i24 %sext_ln691_23" [deform.cpp:66]   --->   Operation 330 'add' 'add_ln691_48' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (1.09ns)   --->   "%add_ln297_23 = add i23 %tmp_21, i23 %sext_ln691_40" [./conv.h:297->deform.cpp:106]   --->   Operation 331 'add' 'add_ln297_23' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_23)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_48, i32 23" [deform.cpp:66]   --->   Operation 332 'bitselect' 'tmp_63' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_23)   --->   "%select_ln298_23 = select i1 %tmp_63, i23 0, i23 %add_ln297_23" [./conv.h:298->deform.cpp:106]   --->   Operation 333 'select' 'select_ln298_23' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_23)   --->   "%zext_ln299_23 = zext i23 %select_ln298_23" [./conv.h:299->deform.cpp:106]   --->   Operation 334 'zext' 'zext_ln299_23' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_23 = select i1 %relu, i24 %zext_ln299_23, i24 %add_ln691_48" [./conv.h:263->deform.cpp:106]   --->   Operation 335 'select' 'select_ln263_23' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln691_24 = sext i16 %p_Result_2_9_i_i" [deform.cpp:66]   --->   Operation 336 'sext' 'sext_ln691_24' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln691_41 = sext i16 %p_Result_2_9_i_i" [deform.cpp:66]   --->   Operation 337 'sext' 'sext_ln691_41' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (1.10ns)   --->   "%add_ln691_50 = add i24 %p_Result_3_9_i_i, i24 %sext_ln691_24" [deform.cpp:66]   --->   Operation 338 'add' 'add_ln691_50' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [1/1] (1.09ns)   --->   "%add_ln297_24 = add i23 %tmp_22, i23 %sext_ln691_41" [./conv.h:297->deform.cpp:106]   --->   Operation 339 'add' 'add_ln297_24' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_24)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_50, i32 23" [deform.cpp:66]   --->   Operation 340 'bitselect' 'tmp_65' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_24)   --->   "%select_ln298_24 = select i1 %tmp_65, i23 0, i23 %add_ln297_24" [./conv.h:298->deform.cpp:106]   --->   Operation 341 'select' 'select_ln298_24' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_24)   --->   "%zext_ln299_24 = zext i23 %select_ln298_24" [./conv.h:299->deform.cpp:106]   --->   Operation 342 'zext' 'zext_ln299_24' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_24 = select i1 %relu, i24 %zext_ln299_24, i24 %add_ln691_50" [./conv.h:263->deform.cpp:106]   --->   Operation 343 'select' 'select_ln263_24' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln691_25 = sext i16 %p_Result_2_i_i" [deform.cpp:66]   --->   Operation 344 'sext' 'sext_ln691_25' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln691_42 = sext i16 %p_Result_2_i_i" [deform.cpp:66]   --->   Operation 345 'sext' 'sext_ln691_42' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (1.10ns)   --->   "%add_ln691_52 = add i24 %p_Result_3_i_i_183, i24 %sext_ln691_25" [deform.cpp:66]   --->   Operation 346 'add' 'add_ln691_52' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [1/1] (1.09ns)   --->   "%add_ln297_25 = add i23 %tmp_23, i23 %sext_ln691_42" [./conv.h:297->deform.cpp:106]   --->   Operation 347 'add' 'add_ln297_25' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_25)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_52, i32 23" [deform.cpp:66]   --->   Operation 348 'bitselect' 'tmp_67' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_25)   --->   "%select_ln298_25 = select i1 %tmp_67, i23 0, i23 %add_ln297_25" [./conv.h:298->deform.cpp:106]   --->   Operation 349 'select' 'select_ln298_25' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_25)   --->   "%zext_ln299_25 = zext i23 %select_ln298_25" [./conv.h:299->deform.cpp:106]   --->   Operation 350 'zext' 'zext_ln299_25' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_25 = select i1 %relu, i24 %zext_ln299_25, i24 %add_ln691_52" [./conv.h:263->deform.cpp:106]   --->   Operation 351 'select' 'select_ln263_25' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln691_26 = sext i16 %p_Result_2_10_i_i" [deform.cpp:66]   --->   Operation 352 'sext' 'sext_ln691_26' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln691_43 = sext i16 %p_Result_2_10_i_i" [deform.cpp:66]   --->   Operation 353 'sext' 'sext_ln691_43' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (1.10ns)   --->   "%add_ln691_54 = add i24 %p_Result_3_10_i_i, i24 %sext_ln691_26" [deform.cpp:66]   --->   Operation 354 'add' 'add_ln691_54' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (1.09ns)   --->   "%add_ln297_26 = add i23 %tmp_24, i23 %sext_ln691_43" [./conv.h:297->deform.cpp:106]   --->   Operation 355 'add' 'add_ln297_26' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_26)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_54, i32 23" [deform.cpp:66]   --->   Operation 356 'bitselect' 'tmp_69' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_26)   --->   "%select_ln298_26 = select i1 %tmp_69, i23 0, i23 %add_ln297_26" [./conv.h:298->deform.cpp:106]   --->   Operation 357 'select' 'select_ln298_26' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_26)   --->   "%zext_ln299_26 = zext i23 %select_ln298_26" [./conv.h:299->deform.cpp:106]   --->   Operation 358 'zext' 'zext_ln299_26' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_26 = select i1 %relu, i24 %zext_ln299_26, i24 %add_ln691_54" [./conv.h:263->deform.cpp:106]   --->   Operation 359 'select' 'select_ln263_26' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln691_27 = sext i16 %p_Result_2_11_i_i" [deform.cpp:66]   --->   Operation 360 'sext' 'sext_ln691_27' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln691_44 = sext i16 %p_Result_2_11_i_i" [deform.cpp:66]   --->   Operation 361 'sext' 'sext_ln691_44' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (1.10ns)   --->   "%add_ln691_56 = add i24 %p_Result_3_11_i_i, i24 %sext_ln691_27" [deform.cpp:66]   --->   Operation 362 'add' 'add_ln691_56' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (1.09ns)   --->   "%add_ln297_27 = add i23 %tmp_25, i23 %sext_ln691_44" [./conv.h:297->deform.cpp:106]   --->   Operation 363 'add' 'add_ln297_27' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_27)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_56, i32 23" [deform.cpp:66]   --->   Operation 364 'bitselect' 'tmp_71' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_27)   --->   "%select_ln298_27 = select i1 %tmp_71, i23 0, i23 %add_ln297_27" [./conv.h:298->deform.cpp:106]   --->   Operation 365 'select' 'select_ln298_27' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_27)   --->   "%zext_ln299_27 = zext i23 %select_ln298_27" [./conv.h:299->deform.cpp:106]   --->   Operation 366 'zext' 'zext_ln299_27' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_27 = select i1 %relu, i24 %zext_ln299_27, i24 %add_ln691_56" [./conv.h:263->deform.cpp:106]   --->   Operation 367 'select' 'select_ln263_27' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln691_28 = sext i16 %p_Result_2_12_i_i" [deform.cpp:66]   --->   Operation 368 'sext' 'sext_ln691_28' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln691_45 = sext i16 %p_Result_2_12_i_i" [deform.cpp:66]   --->   Operation 369 'sext' 'sext_ln691_45' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (1.10ns)   --->   "%add_ln691_58 = add i24 %p_Result_3_12_i_i, i24 %sext_ln691_28" [deform.cpp:66]   --->   Operation 370 'add' 'add_ln691_58' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (1.09ns)   --->   "%add_ln297_28 = add i23 %tmp_26, i23 %sext_ln691_45" [./conv.h:297->deform.cpp:106]   --->   Operation 371 'add' 'add_ln297_28' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_28)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_58, i32 23" [deform.cpp:66]   --->   Operation 372 'bitselect' 'tmp_73' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_28)   --->   "%select_ln298_28 = select i1 %tmp_73, i23 0, i23 %add_ln297_28" [./conv.h:298->deform.cpp:106]   --->   Operation 373 'select' 'select_ln298_28' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_28)   --->   "%zext_ln299_28 = zext i23 %select_ln298_28" [./conv.h:299->deform.cpp:106]   --->   Operation 374 'zext' 'zext_ln299_28' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_28 = select i1 %relu, i24 %zext_ln299_28, i24 %add_ln691_58" [./conv.h:263->deform.cpp:106]   --->   Operation 375 'select' 'select_ln263_28' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln691_29 = sext i16 %p_Result_2_13_i_i" [deform.cpp:66]   --->   Operation 376 'sext' 'sext_ln691_29' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln691_46 = sext i16 %p_Result_2_13_i_i" [deform.cpp:66]   --->   Operation 377 'sext' 'sext_ln691_46' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (1.10ns)   --->   "%add_ln691_60 = add i24 %p_Result_3_13_i_i, i24 %sext_ln691_29" [deform.cpp:66]   --->   Operation 378 'add' 'add_ln691_60' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 379 [1/1] (1.09ns)   --->   "%add_ln297_29 = add i23 %tmp_27, i23 %sext_ln691_46" [./conv.h:297->deform.cpp:106]   --->   Operation 379 'add' 'add_ln297_29' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_29)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_60, i32 23" [deform.cpp:66]   --->   Operation 380 'bitselect' 'tmp_75' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_29)   --->   "%select_ln298_29 = select i1 %tmp_75, i23 0, i23 %add_ln297_29" [./conv.h:298->deform.cpp:106]   --->   Operation 381 'select' 'select_ln298_29' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_29)   --->   "%zext_ln299_29 = zext i23 %select_ln298_29" [./conv.h:299->deform.cpp:106]   --->   Operation 382 'zext' 'zext_ln299_29' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_29 = select i1 %relu, i24 %zext_ln299_29, i24 %add_ln691_60" [./conv.h:263->deform.cpp:106]   --->   Operation 383 'select' 'select_ln263_29' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln691_30 = sext i16 %p_Result_2_14_i_i" [deform.cpp:66]   --->   Operation 384 'sext' 'sext_ln691_30' <Predicate = (!skip)> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln691_47 = sext i16 %p_Result_2_14_i_i" [deform.cpp:66]   --->   Operation 385 'sext' 'sext_ln691_47' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (1.10ns)   --->   "%add_ln691_62 = add i24 %p_Result_3_14_i_i, i24 %sext_ln691_30" [deform.cpp:66]   --->   Operation 386 'add' 'add_ln691_62' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (1.09ns)   --->   "%add_ln297_30 = add i23 %tmp_28, i23 %sext_ln691_47" [./conv.h:297->deform.cpp:106]   --->   Operation 387 'add' 'add_ln297_30' <Predicate = (!skip & relu)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_30)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_62, i32 23" [deform.cpp:66]   --->   Operation 388 'bitselect' 'tmp_77' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_30)   --->   "%select_ln298_30 = select i1 %tmp_77, i23 0, i23 %add_ln297_30" [./conv.h:298->deform.cpp:106]   --->   Operation 389 'select' 'select_ln298_30' <Predicate = (!skip & relu)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln263_30)   --->   "%zext_ln299_30 = zext i23 %select_ln298_30" [./conv.h:299->deform.cpp:106]   --->   Operation 390 'zext' 'zext_ln299_30' <Predicate = (!skip & relu)> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln263_30 = select i1 %relu, i24 %zext_ln299_30, i24 %add_ln691_62" [./conv.h:263->deform.cpp:106]   --->   Operation 391 'select' 'select_ln263_30' <Predicate = (!skip)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.09>
ST_13 : Operation 392 [1/1] (1.10ns)   --->   "%add_ln692 = add i24 %select_ln263, i24 16777088" [deform.cpp:66]   --->   Operation 392 'add' 'add_ln692' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692, i32 7, i32 23" [deform.cpp:66]   --->   Operation 393 'partselect' 'tmp_48' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 394 [1/1] (0.88ns)   --->   "%icmp_ln886 = icmp_sgt  i17 %tmp_48, i17 0" [deform.cpp:66]   --->   Operation 394 'icmp' 'icmp_ln886' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/1] (0.98ns)   --->   "%icmp_ln878 = icmp_slt  i24 %add_ln692, i24 16777088" [deform.cpp:66]   --->   Operation 395 'icmp' 'icmp_ln878' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/1] (1.10ns)   --->   "%add_ln692_16 = add i24 %select_ln263_16, i24 16777088" [deform.cpp:66]   --->   Operation 396 'add' 'add_ln692_16' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_16, i32 7, i32 23" [deform.cpp:66]   --->   Operation 397 'partselect' 'tmp_50' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 398 [1/1] (0.88ns)   --->   "%icmp_ln886_16 = icmp_sgt  i17 %tmp_50, i17 0" [deform.cpp:66]   --->   Operation 398 'icmp' 'icmp_ln886_16' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.98ns)   --->   "%icmp_ln878_16 = icmp_slt  i24 %add_ln692_16, i24 16777088" [deform.cpp:66]   --->   Operation 399 'icmp' 'icmp_ln878_16' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [1/1] (1.10ns)   --->   "%add_ln692_17 = add i24 %select_ln263_17, i24 16777088" [deform.cpp:66]   --->   Operation 400 'add' 'add_ln692_17' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_17, i32 7, i32 23" [deform.cpp:66]   --->   Operation 401 'partselect' 'tmp_52' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.88ns)   --->   "%icmp_ln886_17 = icmp_sgt  i17 %tmp_52, i17 0" [deform.cpp:66]   --->   Operation 402 'icmp' 'icmp_ln886_17' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.98ns)   --->   "%icmp_ln878_17 = icmp_slt  i24 %add_ln692_17, i24 16777088" [deform.cpp:66]   --->   Operation 403 'icmp' 'icmp_ln878_17' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/1] (1.10ns)   --->   "%add_ln692_18 = add i24 %select_ln263_18, i24 16777088" [deform.cpp:66]   --->   Operation 404 'add' 'add_ln692_18' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_18, i32 7, i32 23" [deform.cpp:66]   --->   Operation 405 'partselect' 'tmp_54' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.88ns)   --->   "%icmp_ln886_18 = icmp_sgt  i17 %tmp_54, i17 0" [deform.cpp:66]   --->   Operation 406 'icmp' 'icmp_ln886_18' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.98ns)   --->   "%icmp_ln878_18 = icmp_slt  i24 %add_ln692_18, i24 16777088" [deform.cpp:66]   --->   Operation 407 'icmp' 'icmp_ln878_18' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (1.10ns)   --->   "%add_ln692_19 = add i24 %select_ln263_19, i24 16777088" [deform.cpp:66]   --->   Operation 408 'add' 'add_ln692_19' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_19, i32 7, i32 23" [deform.cpp:66]   --->   Operation 409 'partselect' 'tmp_56' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.88ns)   --->   "%icmp_ln886_19 = icmp_sgt  i17 %tmp_56, i17 0" [deform.cpp:66]   --->   Operation 410 'icmp' 'icmp_ln886_19' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.98ns)   --->   "%icmp_ln878_19 = icmp_slt  i24 %add_ln692_19, i24 16777088" [deform.cpp:66]   --->   Operation 411 'icmp' 'icmp_ln878_19' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (1.10ns)   --->   "%add_ln692_20 = add i24 %select_ln263_20, i24 16777088" [deform.cpp:66]   --->   Operation 412 'add' 'add_ln692_20' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_20, i32 7, i32 23" [deform.cpp:66]   --->   Operation 413 'partselect' 'tmp_58' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.88ns)   --->   "%icmp_ln886_20 = icmp_sgt  i17 %tmp_58, i17 0" [deform.cpp:66]   --->   Operation 414 'icmp' 'icmp_ln886_20' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (0.98ns)   --->   "%icmp_ln878_20 = icmp_slt  i24 %add_ln692_20, i24 16777088" [deform.cpp:66]   --->   Operation 415 'icmp' 'icmp_ln878_20' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (1.10ns)   --->   "%add_ln692_21 = add i24 %select_ln263_21, i24 16777088" [deform.cpp:66]   --->   Operation 416 'add' 'add_ln692_21' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_21, i32 7, i32 23" [deform.cpp:66]   --->   Operation 417 'partselect' 'tmp_60' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 418 [1/1] (0.88ns)   --->   "%icmp_ln886_21 = icmp_sgt  i17 %tmp_60, i17 0" [deform.cpp:66]   --->   Operation 418 'icmp' 'icmp_ln886_21' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.98ns)   --->   "%icmp_ln878_21 = icmp_slt  i24 %add_ln692_21, i24 16777088" [deform.cpp:66]   --->   Operation 419 'icmp' 'icmp_ln878_21' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (1.10ns)   --->   "%add_ln692_22 = add i24 %select_ln263_22, i24 16777088" [deform.cpp:66]   --->   Operation 420 'add' 'add_ln692_22' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_22, i32 7, i32 23" [deform.cpp:66]   --->   Operation 421 'partselect' 'tmp_62' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (0.88ns)   --->   "%icmp_ln886_22 = icmp_sgt  i17 %tmp_62, i17 0" [deform.cpp:66]   --->   Operation 422 'icmp' 'icmp_ln886_22' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.98ns)   --->   "%icmp_ln878_22 = icmp_slt  i24 %add_ln692_22, i24 16777088" [deform.cpp:66]   --->   Operation 423 'icmp' 'icmp_ln878_22' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [1/1] (1.10ns)   --->   "%add_ln692_23 = add i24 %select_ln263_23, i24 16777088" [deform.cpp:66]   --->   Operation 424 'add' 'add_ln692_23' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_23, i32 7, i32 23" [deform.cpp:66]   --->   Operation 425 'partselect' 'tmp_64' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.88ns)   --->   "%icmp_ln886_23 = icmp_sgt  i17 %tmp_64, i17 0" [deform.cpp:66]   --->   Operation 426 'icmp' 'icmp_ln886_23' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 427 [1/1] (0.98ns)   --->   "%icmp_ln878_23 = icmp_slt  i24 %add_ln692_23, i24 16777088" [deform.cpp:66]   --->   Operation 427 'icmp' 'icmp_ln878_23' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 428 [1/1] (1.10ns)   --->   "%add_ln692_24 = add i24 %select_ln263_24, i24 16777088" [deform.cpp:66]   --->   Operation 428 'add' 'add_ln692_24' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_24, i32 7, i32 23" [deform.cpp:66]   --->   Operation 429 'partselect' 'tmp_66' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (0.88ns)   --->   "%icmp_ln886_24 = icmp_sgt  i17 %tmp_66, i17 0" [deform.cpp:66]   --->   Operation 430 'icmp' 'icmp_ln886_24' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 431 [1/1] (0.98ns)   --->   "%icmp_ln878_24 = icmp_slt  i24 %add_ln692_24, i24 16777088" [deform.cpp:66]   --->   Operation 431 'icmp' 'icmp_ln878_24' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 432 [1/1] (1.10ns)   --->   "%add_ln692_25 = add i24 %select_ln263_25, i24 16777088" [deform.cpp:66]   --->   Operation 432 'add' 'add_ln692_25' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_25, i32 7, i32 23" [deform.cpp:66]   --->   Operation 433 'partselect' 'tmp_68' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 434 [1/1] (0.88ns)   --->   "%icmp_ln886_25 = icmp_sgt  i17 %tmp_68, i17 0" [deform.cpp:66]   --->   Operation 434 'icmp' 'icmp_ln886_25' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/1] (0.98ns)   --->   "%icmp_ln878_25 = icmp_slt  i24 %add_ln692_25, i24 16777088" [deform.cpp:66]   --->   Operation 435 'icmp' 'icmp_ln878_25' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 436 [1/1] (1.10ns)   --->   "%add_ln692_26 = add i24 %select_ln263_26, i24 16777088" [deform.cpp:66]   --->   Operation 436 'add' 'add_ln692_26' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_26, i32 7, i32 23" [deform.cpp:66]   --->   Operation 437 'partselect' 'tmp_70' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 438 [1/1] (0.88ns)   --->   "%icmp_ln886_26 = icmp_sgt  i17 %tmp_70, i17 0" [deform.cpp:66]   --->   Operation 438 'icmp' 'icmp_ln886_26' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [1/1] (0.98ns)   --->   "%icmp_ln878_26 = icmp_slt  i24 %add_ln692_26, i24 16777088" [deform.cpp:66]   --->   Operation 439 'icmp' 'icmp_ln878_26' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/1] (1.10ns)   --->   "%add_ln692_27 = add i24 %select_ln263_27, i24 16777088" [deform.cpp:66]   --->   Operation 440 'add' 'add_ln692_27' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_27, i32 7, i32 23" [deform.cpp:66]   --->   Operation 441 'partselect' 'tmp_72' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 442 [1/1] (0.88ns)   --->   "%icmp_ln886_27 = icmp_sgt  i17 %tmp_72, i17 0" [deform.cpp:66]   --->   Operation 442 'icmp' 'icmp_ln886_27' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 443 [1/1] (0.98ns)   --->   "%icmp_ln878_27 = icmp_slt  i24 %add_ln692_27, i24 16777088" [deform.cpp:66]   --->   Operation 443 'icmp' 'icmp_ln878_27' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 444 [1/1] (1.10ns)   --->   "%add_ln692_28 = add i24 %select_ln263_28, i24 16777088" [deform.cpp:66]   --->   Operation 444 'add' 'add_ln692_28' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_28, i32 7, i32 23" [deform.cpp:66]   --->   Operation 445 'partselect' 'tmp_74' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 446 [1/1] (0.88ns)   --->   "%icmp_ln886_28 = icmp_sgt  i17 %tmp_74, i17 0" [deform.cpp:66]   --->   Operation 446 'icmp' 'icmp_ln886_28' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [1/1] (0.98ns)   --->   "%icmp_ln878_28 = icmp_slt  i24 %add_ln692_28, i24 16777088" [deform.cpp:66]   --->   Operation 447 'icmp' 'icmp_ln878_28' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 448 [1/1] (1.10ns)   --->   "%add_ln692_29 = add i24 %select_ln263_29, i24 16777088" [deform.cpp:66]   --->   Operation 448 'add' 'add_ln692_29' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_29, i32 7, i32 23" [deform.cpp:66]   --->   Operation 449 'partselect' 'tmp_76' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 450 [1/1] (0.88ns)   --->   "%icmp_ln886_29 = icmp_sgt  i17 %tmp_76, i17 0" [deform.cpp:66]   --->   Operation 450 'icmp' 'icmp_ln886_29' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 451 [1/1] (0.98ns)   --->   "%icmp_ln878_29 = icmp_slt  i24 %add_ln692_29, i24 16777088" [deform.cpp:66]   --->   Operation 451 'icmp' 'icmp_ln878_29' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [1/1] (1.10ns)   --->   "%add_ln692_30 = add i24 %select_ln263_30, i24 16777088" [deform.cpp:66]   --->   Operation 452 'add' 'add_ln692_30' <Predicate = (!skip)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_30, i32 7, i32 23" [deform.cpp:66]   --->   Operation 453 'partselect' 'tmp_78' <Predicate = (!skip)> <Delay = 0.00>
ST_13 : Operation 454 [1/1] (0.88ns)   --->   "%icmp_ln886_30 = icmp_sgt  i17 %tmp_78, i17 0" [deform.cpp:66]   --->   Operation 454 'icmp' 'icmp_ln886_30' <Predicate = (!skip)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 455 [1/1] (0.98ns)   --->   "%icmp_ln878_30 = icmp_slt  i24 %add_ln692_30, i24 16777088" [deform.cpp:66]   --->   Operation 455 'icmp' 'icmp_ln878_30' <Predicate = (!skip)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.54>
ST_14 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_32)   --->   "%trunc_ln692 = trunc i24 %select_ln263" [deform.cpp:66]   --->   Operation 456 'trunc' 'trunc_ln692' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_32)   --->   "%xor_ln69 = xor i8 %trunc_ln692, i8 128" [deform.cpp:66]   --->   Operation 457 'xor' 'xor_ln69' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_32)   --->   "%select_ln69 = select i1 %icmp_ln886, i8 127, i8 128" [deform.cpp:66]   --->   Operation 458 'select' 'select_ln69' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_32)   --->   "%or_ln69 = or i1 %icmp_ln886, i1 %icmp_ln878" [deform.cpp:66]   --->   Operation 459 'or' 'or_ln69' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 460 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_32 = select i1 %or_ln69, i8 %select_ln69, i8 %xor_ln69" [deform.cpp:66]   --->   Operation 460 'select' 'select_ln69_32' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_34)   --->   "%trunc_ln692_16 = trunc i24 %select_ln263_16" [deform.cpp:66]   --->   Operation 461 'trunc' 'trunc_ln692_16' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_34)   --->   "%xor_ln69_16 = xor i8 %trunc_ln692_16, i8 128" [deform.cpp:66]   --->   Operation 462 'xor' 'xor_ln69_16' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_34)   --->   "%select_ln69_33 = select i1 %icmp_ln886_16, i8 127, i8 128" [deform.cpp:66]   --->   Operation 463 'select' 'select_ln69_33' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_34)   --->   "%or_ln69_16 = or i1 %icmp_ln886_16, i1 %icmp_ln878_16" [deform.cpp:66]   --->   Operation 464 'or' 'or_ln69_16' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 465 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_34 = select i1 %or_ln69_16, i8 %select_ln69_33, i8 %xor_ln69_16" [deform.cpp:66]   --->   Operation 465 'select' 'select_ln69_34' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_36)   --->   "%trunc_ln692_17 = trunc i24 %select_ln263_17" [deform.cpp:66]   --->   Operation 466 'trunc' 'trunc_ln692_17' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_36)   --->   "%xor_ln69_17 = xor i8 %trunc_ln692_17, i8 128" [deform.cpp:66]   --->   Operation 467 'xor' 'xor_ln69_17' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_36)   --->   "%select_ln69_35 = select i1 %icmp_ln886_17, i8 127, i8 128" [deform.cpp:66]   --->   Operation 468 'select' 'select_ln69_35' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_36)   --->   "%or_ln69_17 = or i1 %icmp_ln886_17, i1 %icmp_ln878_17" [deform.cpp:66]   --->   Operation 469 'or' 'or_ln69_17' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 470 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_36 = select i1 %or_ln69_17, i8 %select_ln69_35, i8 %xor_ln69_17" [deform.cpp:66]   --->   Operation 470 'select' 'select_ln69_36' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_38)   --->   "%trunc_ln692_18 = trunc i24 %select_ln263_18" [deform.cpp:66]   --->   Operation 471 'trunc' 'trunc_ln692_18' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_38)   --->   "%xor_ln69_18 = xor i8 %trunc_ln692_18, i8 128" [deform.cpp:66]   --->   Operation 472 'xor' 'xor_ln69_18' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_38)   --->   "%select_ln69_37 = select i1 %icmp_ln886_18, i8 127, i8 128" [deform.cpp:66]   --->   Operation 473 'select' 'select_ln69_37' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_38)   --->   "%or_ln69_18 = or i1 %icmp_ln886_18, i1 %icmp_ln878_18" [deform.cpp:66]   --->   Operation 474 'or' 'or_ln69_18' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 475 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_38 = select i1 %or_ln69_18, i8 %select_ln69_37, i8 %xor_ln69_18" [deform.cpp:66]   --->   Operation 475 'select' 'select_ln69_38' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_40)   --->   "%trunc_ln692_19 = trunc i24 %select_ln263_19" [deform.cpp:66]   --->   Operation 476 'trunc' 'trunc_ln692_19' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_40)   --->   "%xor_ln69_19 = xor i8 %trunc_ln692_19, i8 128" [deform.cpp:66]   --->   Operation 477 'xor' 'xor_ln69_19' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_40)   --->   "%select_ln69_39 = select i1 %icmp_ln886_19, i8 127, i8 128" [deform.cpp:66]   --->   Operation 478 'select' 'select_ln69_39' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_40)   --->   "%or_ln69_19 = or i1 %icmp_ln886_19, i1 %icmp_ln878_19" [deform.cpp:66]   --->   Operation 479 'or' 'or_ln69_19' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 480 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_40 = select i1 %or_ln69_19, i8 %select_ln69_39, i8 %xor_ln69_19" [deform.cpp:66]   --->   Operation 480 'select' 'select_ln69_40' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_42)   --->   "%trunc_ln692_20 = trunc i24 %select_ln263_20" [deform.cpp:66]   --->   Operation 481 'trunc' 'trunc_ln692_20' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_42)   --->   "%xor_ln69_20 = xor i8 %trunc_ln692_20, i8 128" [deform.cpp:66]   --->   Operation 482 'xor' 'xor_ln69_20' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_42)   --->   "%select_ln69_41 = select i1 %icmp_ln886_20, i8 127, i8 128" [deform.cpp:66]   --->   Operation 483 'select' 'select_ln69_41' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_42)   --->   "%or_ln69_20 = or i1 %icmp_ln886_20, i1 %icmp_ln878_20" [deform.cpp:66]   --->   Operation 484 'or' 'or_ln69_20' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 485 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_42 = select i1 %or_ln69_20, i8 %select_ln69_41, i8 %xor_ln69_20" [deform.cpp:66]   --->   Operation 485 'select' 'select_ln69_42' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_44)   --->   "%trunc_ln692_21 = trunc i24 %select_ln263_21" [deform.cpp:66]   --->   Operation 486 'trunc' 'trunc_ln692_21' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_44)   --->   "%xor_ln69_21 = xor i8 %trunc_ln692_21, i8 128" [deform.cpp:66]   --->   Operation 487 'xor' 'xor_ln69_21' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_44)   --->   "%select_ln69_43 = select i1 %icmp_ln886_21, i8 127, i8 128" [deform.cpp:66]   --->   Operation 488 'select' 'select_ln69_43' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_44)   --->   "%or_ln69_21 = or i1 %icmp_ln886_21, i1 %icmp_ln878_21" [deform.cpp:66]   --->   Operation 489 'or' 'or_ln69_21' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 490 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_44 = select i1 %or_ln69_21, i8 %select_ln69_43, i8 %xor_ln69_21" [deform.cpp:66]   --->   Operation 490 'select' 'select_ln69_44' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_46)   --->   "%trunc_ln692_22 = trunc i24 %select_ln263_22" [deform.cpp:66]   --->   Operation 491 'trunc' 'trunc_ln692_22' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_46)   --->   "%xor_ln69_22 = xor i8 %trunc_ln692_22, i8 128" [deform.cpp:66]   --->   Operation 492 'xor' 'xor_ln69_22' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_46)   --->   "%select_ln69_45 = select i1 %icmp_ln886_22, i8 127, i8 128" [deform.cpp:66]   --->   Operation 493 'select' 'select_ln69_45' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_46)   --->   "%or_ln69_22 = or i1 %icmp_ln886_22, i1 %icmp_ln878_22" [deform.cpp:66]   --->   Operation 494 'or' 'or_ln69_22' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 495 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_46 = select i1 %or_ln69_22, i8 %select_ln69_45, i8 %xor_ln69_22" [deform.cpp:66]   --->   Operation 495 'select' 'select_ln69_46' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_48)   --->   "%trunc_ln692_23 = trunc i24 %select_ln263_23" [deform.cpp:66]   --->   Operation 496 'trunc' 'trunc_ln692_23' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_48)   --->   "%xor_ln69_23 = xor i8 %trunc_ln692_23, i8 128" [deform.cpp:66]   --->   Operation 497 'xor' 'xor_ln69_23' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_48)   --->   "%select_ln69_47 = select i1 %icmp_ln886_23, i8 127, i8 128" [deform.cpp:66]   --->   Operation 498 'select' 'select_ln69_47' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_48)   --->   "%or_ln69_23 = or i1 %icmp_ln886_23, i1 %icmp_ln878_23" [deform.cpp:66]   --->   Operation 499 'or' 'or_ln69_23' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 500 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_48 = select i1 %or_ln69_23, i8 %select_ln69_47, i8 %xor_ln69_23" [deform.cpp:66]   --->   Operation 500 'select' 'select_ln69_48' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_50)   --->   "%trunc_ln692_24 = trunc i24 %select_ln263_24" [deform.cpp:66]   --->   Operation 501 'trunc' 'trunc_ln692_24' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_50)   --->   "%xor_ln69_24 = xor i8 %trunc_ln692_24, i8 128" [deform.cpp:66]   --->   Operation 502 'xor' 'xor_ln69_24' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_50)   --->   "%select_ln69_49 = select i1 %icmp_ln886_24, i8 127, i8 128" [deform.cpp:66]   --->   Operation 503 'select' 'select_ln69_49' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_50)   --->   "%or_ln69_24 = or i1 %icmp_ln886_24, i1 %icmp_ln878_24" [deform.cpp:66]   --->   Operation 504 'or' 'or_ln69_24' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 505 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_50 = select i1 %or_ln69_24, i8 %select_ln69_49, i8 %xor_ln69_24" [deform.cpp:66]   --->   Operation 505 'select' 'select_ln69_50' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_52)   --->   "%trunc_ln692_25 = trunc i24 %select_ln263_25" [deform.cpp:66]   --->   Operation 506 'trunc' 'trunc_ln692_25' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_52)   --->   "%xor_ln69_25 = xor i8 %trunc_ln692_25, i8 128" [deform.cpp:66]   --->   Operation 507 'xor' 'xor_ln69_25' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_52)   --->   "%select_ln69_51 = select i1 %icmp_ln886_25, i8 127, i8 128" [deform.cpp:66]   --->   Operation 508 'select' 'select_ln69_51' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_52)   --->   "%or_ln69_25 = or i1 %icmp_ln886_25, i1 %icmp_ln878_25" [deform.cpp:66]   --->   Operation 509 'or' 'or_ln69_25' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 510 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_52 = select i1 %or_ln69_25, i8 %select_ln69_51, i8 %xor_ln69_25" [deform.cpp:66]   --->   Operation 510 'select' 'select_ln69_52' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_54)   --->   "%trunc_ln692_26 = trunc i24 %select_ln263_26" [deform.cpp:66]   --->   Operation 511 'trunc' 'trunc_ln692_26' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_54)   --->   "%xor_ln69_26 = xor i8 %trunc_ln692_26, i8 128" [deform.cpp:66]   --->   Operation 512 'xor' 'xor_ln69_26' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_54)   --->   "%select_ln69_53 = select i1 %icmp_ln886_26, i8 127, i8 128" [deform.cpp:66]   --->   Operation 513 'select' 'select_ln69_53' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_54)   --->   "%or_ln69_26 = or i1 %icmp_ln886_26, i1 %icmp_ln878_26" [deform.cpp:66]   --->   Operation 514 'or' 'or_ln69_26' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 515 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_54 = select i1 %or_ln69_26, i8 %select_ln69_53, i8 %xor_ln69_26" [deform.cpp:66]   --->   Operation 515 'select' 'select_ln69_54' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_56)   --->   "%trunc_ln692_27 = trunc i24 %select_ln263_27" [deform.cpp:66]   --->   Operation 516 'trunc' 'trunc_ln692_27' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_56)   --->   "%xor_ln69_27 = xor i8 %trunc_ln692_27, i8 128" [deform.cpp:66]   --->   Operation 517 'xor' 'xor_ln69_27' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_56)   --->   "%select_ln69_55 = select i1 %icmp_ln886_27, i8 127, i8 128" [deform.cpp:66]   --->   Operation 518 'select' 'select_ln69_55' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_56)   --->   "%or_ln69_27 = or i1 %icmp_ln886_27, i1 %icmp_ln878_27" [deform.cpp:66]   --->   Operation 519 'or' 'or_ln69_27' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 520 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_56 = select i1 %or_ln69_27, i8 %select_ln69_55, i8 %xor_ln69_27" [deform.cpp:66]   --->   Operation 520 'select' 'select_ln69_56' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_58)   --->   "%trunc_ln692_28 = trunc i24 %select_ln263_28" [deform.cpp:66]   --->   Operation 521 'trunc' 'trunc_ln692_28' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_58)   --->   "%xor_ln69_28 = xor i8 %trunc_ln692_28, i8 128" [deform.cpp:66]   --->   Operation 522 'xor' 'xor_ln69_28' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_58)   --->   "%select_ln69_57 = select i1 %icmp_ln886_28, i8 127, i8 128" [deform.cpp:66]   --->   Operation 523 'select' 'select_ln69_57' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_58)   --->   "%or_ln69_28 = or i1 %icmp_ln886_28, i1 %icmp_ln878_28" [deform.cpp:66]   --->   Operation 524 'or' 'or_ln69_28' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_58 = select i1 %or_ln69_28, i8 %select_ln69_57, i8 %xor_ln69_28" [deform.cpp:66]   --->   Operation 525 'select' 'select_ln69_58' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_60)   --->   "%trunc_ln692_29 = trunc i24 %select_ln263_29" [deform.cpp:66]   --->   Operation 526 'trunc' 'trunc_ln692_29' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_60)   --->   "%xor_ln69_29 = xor i8 %trunc_ln692_29, i8 128" [deform.cpp:66]   --->   Operation 527 'xor' 'xor_ln69_29' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_60)   --->   "%select_ln69_59 = select i1 %icmp_ln886_29, i8 127, i8 128" [deform.cpp:66]   --->   Operation 528 'select' 'select_ln69_59' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_60)   --->   "%or_ln69_29 = or i1 %icmp_ln886_29, i1 %icmp_ln878_29" [deform.cpp:66]   --->   Operation 529 'or' 'or_ln69_29' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 530 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_60 = select i1 %or_ln69_29, i8 %select_ln69_59, i8 %xor_ln69_29" [deform.cpp:66]   --->   Operation 530 'select' 'select_ln69_60' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_62)   --->   "%trunc_ln692_30 = trunc i24 %select_ln263_30" [deform.cpp:66]   --->   Operation 531 'trunc' 'trunc_ln692_30' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_62)   --->   "%xor_ln69_30 = xor i8 %trunc_ln692_30, i8 128" [deform.cpp:66]   --->   Operation 532 'xor' 'xor_ln69_30' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_62)   --->   "%select_ln69_61 = select i1 %icmp_ln886_30, i8 127, i8 128" [deform.cpp:66]   --->   Operation 533 'select' 'select_ln69_61' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_62)   --->   "%or_ln69_30 = or i1 %icmp_ln886_30, i1 %icmp_ln878_30" [deform.cpp:66]   --->   Operation 534 'or' 'or_ln69_30' <Predicate = (!skip)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 535 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln69_62 = select i1 %or_ln69_30, i8 %select_ln69_61, i8 %xor_ln69_30" [deform.cpp:66]   --->   Operation 535 'select' 'select_ln69_62' <Predicate = (!skip)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 536 [1/1] (0.00ns)   --->   "%p_Result_4_i_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln69_62, i8 %select_ln69_60, i8 %select_ln69_58, i8 %select_ln69_56, i8 %select_ln69_54, i8 %select_ln69_52, i8 %select_ln69_50, i8 %select_ln69_48, i8 %select_ln69_46, i8 %select_ln69_44, i8 %select_ln69_42, i8 %select_ln69_40, i8 %select_ln69_38, i8 %select_ln69_36, i8 %select_ln69_34, i8 %select_ln69_32" [deform.cpp:66]   --->   Operation 536 'bitconcatenate' 'p_Result_4_i_i' <Predicate = (!skip)> <Delay = 0.00>
ST_14 : Operation 537 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %f3, i128 %p_Result_4_i_i" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->deform.cpp:66]   --->   Operation 537 'write' 'write_ln174' <Predicate = (!skip)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln309 = br void" [./conv.h:309->deform.cpp:106]   --->   Operation 538 'br' 'br_ln309' <Predicate = (!skip)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [deform.cpp:66]   --->   Operation 539 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	fifo read on port 'skip3' (./conv.h:262->deform.cpp:106) [17]  (1.1 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [28]  (2.02 ns)

 <State 3>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [28]  (2.02 ns)

 <State 4>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [28]  (2.02 ns)

 <State 5>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [28]  (2.02 ns)

 <State 6>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound') [28]  (2.02 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./conv.h:272->deform.cpp:106) with incoming values : ('add_ln272', ./conv.h:272->deform.cpp:106) [31]  (0 ns)
	'icmp' operation ('icmp_ln272', ./conv.h:272->deform.cpp:106) [33]  (1.3 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo read on port 's_conv3' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145->deform.cpp:66) [39]  (1.1 ns)
	fifo write on port 'f3' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->deform.cpp:66) [481]  (1.1 ns)

 <State 9>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('mul_ln1345', deform.cpp:66) [64]  (1.09 ns)

 <State 10>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('mul_ln1345', deform.cpp:66) [64]  (0 ns)
	'add' operation of DSP[65] ('add_ln691', deform.cpp:66) [65]  (0.831 ns)

 <State 11>: 0.831ns
The critical path consists of the following:
	'add' operation of DSP[65] ('add_ln691', deform.cpp:66) [65]  (0.831 ns)

 <State 12>: 1.55ns
The critical path consists of the following:
	'add' operation ('add_ln691_32', deform.cpp:66) [70]  (1.11 ns)
	'select' operation ('select_ln263', ./conv.h:263->deform.cpp:106) [75]  (0.436 ns)

 <State 13>: 2.1ns
The critical path consists of the following:
	'add' operation ('add_ln692', deform.cpp:66) [77]  (1.11 ns)
	'icmp' operation ('icmp_ln878', deform.cpp:66) [80]  (0.988 ns)

 <State 14>: 1.54ns
The critical path consists of the following:
	'xor' operation ('xor_ln69', deform.cpp:66) [81]  (0 ns)
	'select' operation ('select_ln69_32', deform.cpp:66) [84]  (0.445 ns)
	fifo write on port 'f3' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->deform.cpp:66) [461]  (1.1 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
