
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001196                       # Number of seconds simulated
sim_ticks                                  1195707885                       # Number of ticks simulated
final_tick                               449090787525                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203095                       # Simulator instruction rate (inst/s)
host_op_rate                                   264512                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36763                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344500                       # Number of bytes of host memory used
host_seconds                                 32524.43                       # Real time elapsed on the host
sim_insts                                  6605536623                       # Number of instructions simulated
sim_ops                                    8603115758                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        24704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        23680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        23936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        23680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        44288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        16896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        76928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        22784                       # Number of bytes read from this memory
system.physmem.bytes_read::total               279168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       122496                       # Number of bytes written to this memory
system.physmem.bytes_written::total            122496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          346                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          132                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          601                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          178                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2181                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             957                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  957                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2783288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20660565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1498694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19804168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2783288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20018267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1498694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19804168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3104437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     37039147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2783288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     14130542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2676239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     64336784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1498694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19054821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               233475085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2783288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1498694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2783288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1498694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3104437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2783288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2676239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1498694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18626623                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         102446427                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              102446427                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         102446427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2783288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20660565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1498694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19804168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2783288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20018267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1498694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19804168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3104437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     37039147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2783288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     14130542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2676239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     64336784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1498694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19054821                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              335921511                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2867406                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221229                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       195912                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19077                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141364                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137492                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13640                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          639                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301250                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1254981                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221229                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151132                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               277906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62184                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         34654                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140364                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2656796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.788059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2378890     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41225      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21554      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40372      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13471      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37324      1.40%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            5998      0.23%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10462      0.39%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107500      4.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2656796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077153                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437671                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2229352                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       107375                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277164                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          334                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42565                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21898                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1410140                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42565                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2237401                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          70329                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        14627                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270767                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        21101                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1407239                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1160                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        18944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1851040                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6386055                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6386055                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          372948                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          203                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38632                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       247801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          243                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9397                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1398025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1299924                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1226                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       265414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       562696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2656796                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.489283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.106032                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2085519     78.50%     78.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       189063      7.12%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       180195      6.78%     92.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110272      4.15%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58458      2.20%     98.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15088      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17398      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          374      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2656796                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2344     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           952     23.36%     80.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          780     19.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1022469     78.66%     78.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10493      0.81%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       224841     17.30%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42026      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1299924                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453345                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4076                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003136                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5261945                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1663666                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1265077                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1304000                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1064                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        52503                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1730                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42565                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          35227                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2619                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1398237                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           63                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       247801                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42617                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20131                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1281522                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221189                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18401                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263192                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194209                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446927                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1265688                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1265077                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           764357                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1687830                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.441192                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452864                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       268627                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18763                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2614231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.432125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2191819     83.84%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166784      6.38%     90.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106681      4.08%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33277      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55244      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11277      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7172      0.27%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6512      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35465      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2614231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35465                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3977054                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2839219                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 210610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.867403                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.867403                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348748                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348748                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5946268                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1654485                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1486134                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2867406                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          232381                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       190794                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24772                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        95991                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           89515                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23291                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1085                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2230217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1326700                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             232381                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       112806                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               290718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          70546                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         65678                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           139060                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2632003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2341285     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           30742      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           36984      1.41%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19700      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22253      0.85%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           12928      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8840      0.34%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22551      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          136720      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2632003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081042                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462683                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2211739                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        84791                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           288085                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2370                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         45009                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37313                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1617115                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2134                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         45009                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2215712                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21602                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        52902                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           286559                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10211                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1614885                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2290                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4891                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2248192                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7516594                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7516594                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1890448                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          357721                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29344                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       153649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1886                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17057                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1610929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1513081                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1691                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       217474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       506597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2632003                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.574878                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.265813                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1994162     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       257286      9.78%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       137534      5.23%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        95383      3.62%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        82979      3.15%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42209      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10618      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6747      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5085      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2632003                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            409     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1430     42.67%     54.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1512     45.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1268229     83.82%     83.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23657      1.56%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       138664      9.16%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        82346      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1513081                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527683                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3351                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002215                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5663206                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1828853                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1486832                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1516432                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3593                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28479                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1914                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         45009                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          16574                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1433                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1611349                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       153649                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83054                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1024                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13805                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28018                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1489457                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       130366                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23623                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              212678                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          207680                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82312                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.519444                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1486919                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1486832                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           885878                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2318319                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.518529                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382121                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1110191                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1361753                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       249628                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24752                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2586994                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.526384                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.344189                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2030228     78.48%     78.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       258408      9.99%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       108463      4.19%     92.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        64699      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        44803      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29028      1.12%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15446      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12058      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23861      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2586994                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1110191                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1361753                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                206310                       # Number of memory references committed
system.switch_cpus1.commit.loads               125170                       # Number of loads committed
system.switch_cpus1.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            194698                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1227827                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27691                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23861                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4174514                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3267790                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 235403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1110191                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1361753                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1110191                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.582804                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.582804                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387176                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387176                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6718603                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2067402                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1508802                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2867406                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          221355                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       195989                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19120                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       141737                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          137715                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           13596                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          630                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2299402                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1254382                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             221355                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       151311                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               277917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62291                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         35626                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           140309                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18545                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2655995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.532561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.787472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2378078     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           41287      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           21452      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           40449      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13488      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           37480      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6084      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10330      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          107347      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2655995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077197                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.437462                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2222401                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       113459                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           277169                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          332                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         42628                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        21965                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          423                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1409428                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1764                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         42628                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2230958                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          74943                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        14791                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           270471                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        22198                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1406476                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1168                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        20053                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1850215                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6381652                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6381652                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1476088                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          374123                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          201                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            40188                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       247721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        42484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          266                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9354                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1397062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1298985                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1220                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       265903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       562103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2655995                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.489077                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.105663                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2084838     78.50%     78.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       189505      7.13%     85.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       179528      6.76%     92.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       110747      4.17%     96.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        58063      2.19%     98.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        15115      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17406      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          424      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          369      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2655995                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2313     57.14%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           953     23.54%     80.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          782     19.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1021804     78.66%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        10467      0.81%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       224717     17.30%     96.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        41902      3.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1298985                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.453017                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               4048                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003116                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5259233                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1663188                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1264121                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1303033                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1147                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        52568                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1677                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         42628                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          37161                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2839                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1397272                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           76                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       247721                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        42484                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        20286                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1280515                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       221076                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18470                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              262958                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          194226                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             41882                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.446576                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1264713                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1264121                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           763955                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1686392                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.440859                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.453012                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       998854                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1128249                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       269098                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18805                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2613367                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431722                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299776                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2191592     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       166554      6.37%     90.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       106553      4.08%     94.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        33090      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        55214      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        11190      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7227      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         6425      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        35522      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2613367                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       998854                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1128249                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                235958                       # Number of memory references committed
system.switch_cpus2.commit.loads               195151                       # Number of loads committed
system.switch_cpus2.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173102                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           986844                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        14501                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        35522                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3975179                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2837358                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 211411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             998854                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1128249                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       998854                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.870696                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.870696                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.348348                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.348348                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5941353                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1653353                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1485392                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2867406                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          233633                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       191793                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24630                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        95739                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           89571                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23401                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1088                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2229051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1331927                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             233633                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       112972                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               291607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          70700                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         64264                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           138866                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2630613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.619118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.974256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2339006     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           31092      1.18%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           36690      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           19559      0.74%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22327      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           13067      0.50%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8833      0.34%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           22443      0.85%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          137596      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2630613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081479                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464506                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2210319                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        83647                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           288856                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2472                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         45310                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        37567                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1623529                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2124                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         45310                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2214370                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          25619                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        47293                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           287317                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10696                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1621300                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2603                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      2255946                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7544785                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7544785                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1893617                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          362320                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          408                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            30454                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       154631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        83374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1965                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17253                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1617179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          409                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1517720                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2061                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       221048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       516216                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2630613                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576945                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.267771                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1991506     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       256877      9.76%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       138412      5.26%     90.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        95562      3.63%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        83197      3.16%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        42587      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        10773      0.41%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6620      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5079      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2630613                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            411     12.05%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1497     43.87%     55.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1504     44.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1271573     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23713      1.56%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       139530      9.19%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        82719      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1517720                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.529301                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3412                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002248                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5671526                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1838668                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1491066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1521132                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3716                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29243                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2107                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         45310                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          20124                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1520                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1617590                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       154631                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        83374                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          223                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13668                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        27962                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1494055                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       131029                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        23665                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              213713                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          208481                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82684                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521048                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1491149                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1491066                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           887509                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2323746                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520005                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381930                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1112026                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1364015                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       253619                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24605                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2585303                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527604                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.346355                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2027891     78.44%     78.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       258696     10.01%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108718      4.21%     92.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        64589      2.50%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44740      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        29079      1.12%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        15453      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        12053      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24084      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2585303                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1112026                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1364015                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                206653                       # Number of memory references committed
system.switch_cpus3.commit.loads               125386                       # Number of loads committed
system.switch_cpus3.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            195029                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1229848                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        27731                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24084                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4178853                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3280592                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 236793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1112026                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1364015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1112026                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.578542                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.578542                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.387816                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.387816                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6737766                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2072771                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1514644                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2867406                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223550                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       201234                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13617                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86296                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77930                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12218                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          625                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2357945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1402905                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223550                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        90148                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               276549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43062                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         53121                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           137105                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2716731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.606431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.937966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2440182     89.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9592      0.35%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20183      0.74%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8215      0.30%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           45321      1.67%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40741      1.50%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7741      0.28%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16575      0.61%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          128181      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2716731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077962                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.489259                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2344494                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        67026                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           275391                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          922                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         28889                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19836                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1644138                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         28889                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2347476                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          45382                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        13468                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           273431                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8076                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1642164                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3069                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           91                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1934491                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7729117                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7729117                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1679149                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          255336                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          198                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22216                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       385025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       193498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1741                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9424                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1636799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1563749                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1084                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       146782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       354095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2716731                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.575599                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.372588                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2160423     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       167220      6.16%     85.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       136667      5.03%     90.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59043      2.17%     92.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74543      2.74%     95.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        72416      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        41147      1.51%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3244      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2028      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2716731                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3947     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         30676     86.32%     97.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          914      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       983837     62.92%     62.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13603      0.87%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       373435     23.88%     87.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       192782     12.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1563749                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.545353                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              35537                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022726                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5880850                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1783842                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1547953                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1599286                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2796                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        18609                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1925                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         28889                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          41031                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1993                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1637003                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       385025                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       193498                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1349                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15685                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1551053                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       371950                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12696                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              564678                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          203081                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            192728                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.540925                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1548081                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1547953                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           837316                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1651289                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.539844                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507068                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1247276                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1465708                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       171478                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13675                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2687842                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.545310                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.367660                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2155535     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       194857      7.25%     87.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91046      3.39%     90.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        90027      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24239      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       104655      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7857      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5703      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        13923      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2687842                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1247276                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1465708                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                557981                       # Number of memory references committed
system.switch_cpus4.commit.loads               366413                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            193612                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1303286                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        13923                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4311092                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3303284                       # The number of ROB writes
system.switch_cpus4.timesIdled                  53352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 150675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1247276                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1465708                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1247276                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.298935                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.298935                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.434984                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.434984                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7661221                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1801527                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1950499                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2867406                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          236537                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       193451                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        24846                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        96385                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           90733                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           23983                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1139                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2271482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1324824                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             236537                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       114716                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               275112                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          68876                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         48093                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           140568                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        24708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2638429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.964121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2363317     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12752      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19928      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           26872      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           28156      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           23944      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           12793      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           20296      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          130371      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2638429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082492                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462029                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2248335                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        71751                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           274442                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          387                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         43508                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        38822                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1623769                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         43508                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2254883                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          15205                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        42155                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           268299                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14374                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1622143                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1844                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6344                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2264673                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7541938                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7541938                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1930328                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          334337                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          393                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            45093                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       152604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        81418                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          911                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        21058                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1618810                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1526694                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          324                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       198056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       480622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2638429                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578638                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.270227                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1991500     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       267060     10.12%     85.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       134906      5.11%     90.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       101128      3.83%     94.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        78913      2.99%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        32286      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        20562      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        10608      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1466      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2638429                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            329     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           980     36.12%     48.25% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1404     51.75%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1284421     84.13%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        22717      1.49%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       138350      9.06%     94.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        81016      5.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1526694                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532430                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2713                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001777                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5694851                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1817275                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1501822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1529407                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3081                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27170                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1590                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         43508                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          11991                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1450                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1619211                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       152604                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        81418                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        13576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        28051                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1504124                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       130062                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        22567                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              211059                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          213138                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             80997                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.524559                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1501906                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1501822                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           862965                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2324433                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.523756                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371258                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1125103                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1384430                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       234783                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        24934                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2594921                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533515                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378701                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2025209     78.05%     78.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       283342     10.92%     88.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       106123      4.09%     93.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        50414      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        43826      1.69%     96.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        24719      0.95%     97.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        20973      0.81%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9657      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        30658      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2594921                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1125103                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1384430                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                205262                       # Number of memory references committed
system.switch_cpus5.commit.loads               125434                       # Number of loads committed
system.switch_cpus5.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            199600                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1247395                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        28514                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        30658                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4183463                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3281950                       # The number of ROB writes
system.switch_cpus5.timesIdled                  36297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 228977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1125103                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1384430                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1125103                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.548572                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.548572                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392377                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392377                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6768292                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2094031                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1504711                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2867406                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          223895                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       182565                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        23403                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        91151                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           85681                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22319                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1029                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2172226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1323964                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             223895                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       108000                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               271753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          73070                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         74476                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           135348                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        23484                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2567253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.626437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.992154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2295500     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14394      0.56%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           23177      0.90%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           34114      1.33%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           14361      0.56%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16913      0.66%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           17466      0.68%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           12297      0.48%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          139031      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2567253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078083                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461729                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2144185                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       103290                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           269747                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1616                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         48412                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        36314                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          387                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1603798                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1345                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         48412                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2149733                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          49595                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        36300                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           265997                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        17213                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1600458                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          884                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3272                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8657                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1456                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      2190776                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7461052                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7461052                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1810847                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          379929                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            48911                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       161626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        89381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4576                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        18857                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1595070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          353                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1489957                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2159                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       241712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       559167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2567253                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580370                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.263289                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1931033     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       258703     10.08%     85.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       142677      5.56%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        93941      3.66%     94.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        85175      3.32%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26038      1.01%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18892      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6517      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4277      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2567253                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            394     10.73%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1576     42.91%     53.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1703     46.37%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1226960     82.35%     82.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        27391      1.84%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       147644      9.91%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        87797      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1489957                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.519618                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3673                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002465                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5552999                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1837210                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1462826                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1493630                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6928                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        33176                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5362                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1143                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         48412                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          36155                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2136                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1595428                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          642                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       161626                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        89381                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1252                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12732                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27175                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1468402                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       139955                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21555                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              227604                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          199724                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             87649                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.512101                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1462984                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1462826                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           865474                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2195012                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.510157                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394291                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1085498                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1323732                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       272831                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23829                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2518841                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.525532                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.375929                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1982123     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       255781     10.15%     88.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       106101      4.21%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        54304      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40414      1.60%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        23223      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        14147      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        11800      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        30948      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2518841                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1085498                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1323732                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                212469                       # Number of memory references committed
system.switch_cpus6.commit.loads               128450                       # Number of loads committed
system.switch_cpus6.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            184168                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1196407                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25809                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        30948                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4084443                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3241552                       # The number of ROB writes
system.switch_cpus6.timesIdled                  38640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 300153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1085498                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1323732                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1085498                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.641558                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.641558                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.378564                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.378564                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6664589                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1999034                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1520919                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2867406                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          232623                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       191001                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        24798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        96090                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           89607                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           23312                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1085                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2232500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1328010                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             232623                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       112919                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               291023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          70621                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         64909                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           139201                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2633871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2342848     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           30780      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           37027      1.41%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           19718      0.75%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22284      0.85%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           12940      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8849      0.34%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           22566      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          136859      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2633871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081127                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463140                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2214000                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        84044                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           288389                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2371                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         45058                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        37348                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1618748                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2134                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         45058                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2217976                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          21377                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        52370                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           286863                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        10219                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1616527                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2288                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4899                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      2250454                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7524257                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7524257                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1892317                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          358132                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            29376                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       153815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        83135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1884                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17072                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1612568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1514606                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1687                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       217699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       507129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2633871                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575049                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.265945                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1995387     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       257528      9.78%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       137699      5.23%     90.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95472      3.62%     94.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        83056      3.15%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        42259      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        10631      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6753      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         5086      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2633871                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            409     12.20%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1431     42.68%     54.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1513     45.12%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1269513     83.82%     83.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23661      1.56%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       138809      9.16%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82438      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1514606                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528215                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3353                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002214                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5668123                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1830717                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1488336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1517959                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3611                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        28506                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1913                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         45058                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          16337                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1427                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1612988                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       153815                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        83135                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14233                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28049                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1490960                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       130510                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        23646                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              212913                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          207902                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82403                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.519968                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1488424                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1488336                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           886771                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2320750                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.519053                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382105                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1111289                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1363107                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       249920                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        24778                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2588813                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.526537                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.344407                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2031515     78.47%     78.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       258653      9.99%     88.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       108565      4.19%     92.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        64761      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44840      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        29050      1.12%     98.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        15465      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        12071      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23893      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2588813                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1111289                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1363107                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                206528                       # Number of memory references committed
system.switch_cpus7.commit.loads               125306                       # Number of loads committed
system.switch_cpus7.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            194900                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1229029                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27712                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23893                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4177947                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3271122                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 233535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1111289                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1363107                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1111289                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.580252                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.580252                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.387559                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.387559                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6725362                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2069441                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1510313                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           372                       # number of misc regfile writes
system.l2.replacements                           2182                       # number of replacements
system.l2.tagsinuse                      32755.999345                       # Cycle average of tags in use
system.l2.total_refs                          1069619                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34937                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.615651                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1655.243295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.453921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     98.796999                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.816401                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    101.056381                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.476295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     95.097821                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.817384                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    100.585573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     27.782052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    175.682483                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     15.794165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     68.264501                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     23.988073                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    258.622864                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.817920                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     96.725057                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3968.413495                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3281.412873                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3984.328891                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3273.887076                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4267.021208                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2564.759052                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           5332.766465                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3293.389100                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.050514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003015                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.003070                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000848                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.005361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000732                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.007893                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002952                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.121106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.100141                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.121592                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.099911                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.130219                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.078270                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.162743                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.100506                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999634                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          444                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          428                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          446                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          429                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          595                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          358                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          697                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          436                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3838                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1836                       # number of Writeback hits
system.l2.Writeback_hits::total                  1836                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          447                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          449                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          429                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          598                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          361                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          700                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          436                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3853                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          447                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          428                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          449                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          429                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          598                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          361                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          700                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          436                       # number of overall hits
system.l2.overall_hits::total                    3853                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          184                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          184                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          346                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          515                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          177                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2092                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           86                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  89                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          346                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          601                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          178                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2181                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          193                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          185                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          187                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          185                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          346                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          132                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          601                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          178                       # number of overall misses
system.l2.overall_misses::total                  2181                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4011852                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     29060942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2214516                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27966583                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3898487                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     28753838                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2158450                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     27597754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4402450                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     52211276                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3990108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     19893223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3727310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     77450071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1956429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     26353386                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       315646675                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       166876                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       134547                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data     13004324                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       145843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13451590                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4011852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     29060942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2214516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     28133459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3898487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     28753838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2158450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     27732301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4402450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     52211276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3990108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     19893223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3727310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     90454395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1956429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     26499229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        329098265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4011852                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     29060942                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2214516                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     28133459                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3898487                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     28753838                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2158450                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     27732301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4402450                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     52211276                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3990108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     19893223                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3727310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     90454395                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1956429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     26499229                       # number of overall miss cycles
system.l2.overall_miss_latency::total       329098265                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          941                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         1212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5930                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1836                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1836                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               104                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          640                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          613                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          636                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          944                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1301                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6034                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          640                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          613                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          636                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          944                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1301                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6034                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.302983                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.300654                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.295419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.300163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.367694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.269388                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.424917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.288744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.352782                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.966292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.855769                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.301563                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.301794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.294025                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.301303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.366525                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.267748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.461952                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.289902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.361452                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.301563                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.301794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.294025                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.301303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.366525                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.267748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.461952                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.289902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.361452                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       154302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150574.829016                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 158179.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151992.298913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149941.807692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 153763.839572                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst       154175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149987.793478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151808.620690                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150899.641618                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 153465.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150706.234848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149092.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150388.487379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 139744.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 148889.186441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150882.731836                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       166876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       134547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 151213.069767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       145843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151141.460674                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       154302                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150574.829016                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 158179.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152072.751351                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149941.807692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 153763.839572                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       154175                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149904.329730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151808.620690                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150899.641618                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 153465.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150706.234848                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149092.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150506.480865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 139744.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 148872.073034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150893.289775                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       154302                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150574.829016                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 158179.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152072.751351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149941.807692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 153763.839572                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       154175                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149904.329730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151808.620690                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150899.641618                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 153465.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150706.234848                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149092.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150506.480865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 139744.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 148872.073034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150893.289775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  957                       # number of writebacks
system.l2.writebacks::total                       957                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          184                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          184                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2092                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           86                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             89                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2181                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2181                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2499228                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     17822486                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1400556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17259963                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2386819                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     17859433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1344778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     16890958                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2712366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     32058639                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2474845                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     12213815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2270090                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     47453039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1140841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     16041925                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    193829781                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       108461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        76247                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      7992977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data        88028                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8265713                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2499228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     17822486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1400556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     17368424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2386819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     17859433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1344778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     16967205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2712366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     32058639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2474845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     12213815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2270090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     55446016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1140841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     16129953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    202095494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2499228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     17822486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1400556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     17368424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2386819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     17859433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1344778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     16967205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2712366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     32058639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2474845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     12213815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2270090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     55446016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1140841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     16129953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    202095494                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.302983                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.300654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.295419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.300163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.367694                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.269388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.424917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.288744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.352782                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.966292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.855769                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.301563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.301794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.294025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.301303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.366525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.267748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.461952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.289902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.361452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.301563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.301794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.294025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.301303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.366525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.267748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.461952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.289902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361452                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96124.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92344.487047                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100039.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93804.146739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91800.730769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95504.989305                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96055.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91798.684783                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93529.862069                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92655.026012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95186.346154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92528.901515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 90803.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92141.823301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 81488.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90632.344633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92652.858987                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       108461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        76247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 92941.593023                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        88028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92873.179775                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96124.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92344.487047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100039.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93883.372973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91800.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 95504.989305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96055.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91714.621622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93529.862069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92655.026012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95186.346154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92528.901515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 90803.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92256.266223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 81488.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 90617.713483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92661.849610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96124.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92344.487047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100039.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93883.372973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91800.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 95504.989305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96055.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91714.621622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93529.862069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92655.026012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95186.346154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92528.901515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 90803.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92256.266223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 81488.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 90617.713483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92661.849610                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.453064                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172526                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1354102.032491                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.716409                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.736656                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025187                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844129                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140329                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140329                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140329                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140329                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140329                       # number of overall hits
system.cpu0.icache.overall_hits::total         140329                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5372197                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5372197                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5372197                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5372197                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5372197                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5372197                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140364                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153491.342857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153491.342857                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153491.342857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153491.342857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153491.342857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153491.342857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4367807                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4367807                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4367807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4367807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4367807                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4367807                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161770.629630                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161770.629630                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161770.629630                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161770.629630                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161770.629630                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161770.629630                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   640                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171130841                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   896                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190994.242188                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   154.896267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   101.103733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605064                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394936                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201168                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201168                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       241837                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          241837                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       241837                       # number of overall hits
system.cpu0.dcache.overall_hits::total         241837                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2153                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2153                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2168                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2168                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2168                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2168                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    220206148                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    220206148                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1271978                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1271978                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    221478126                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    221478126                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    221478126                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    221478126                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203321                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203321                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244005                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244005                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244005                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244005                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008885                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008885                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008885                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008885                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102278.749652                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102278.749652                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84798.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84798.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102157.807196                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102157.807196                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102157.807196                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102157.807196                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu0.dcache.writebacks::total               87                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1516                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1516                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1528                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1528                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          637                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          637                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          640                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          640                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     60558417                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60558417                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60750717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60750717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60750717                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60750717                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003133                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003133                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002623                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002623                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95068.158556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95068.158556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94922.995313                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94922.995313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94922.995313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94922.995313                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.815672                       # Cycle average of tags in use
system.cpu1.icache.total_refs               845324071                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1704282.401210                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.815672                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022140                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794576                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       139043                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         139043                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       139043                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          139043                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       139043                       # number of overall hits
system.cpu1.icache.overall_hits::total         139043                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2749887                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2749887                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2749887                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2749887                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2749887                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2749887                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139060                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139060                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139060                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139060                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161758.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161758.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161758.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161758.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161758.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161758.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2416307                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2416307                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2416307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2416307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2416307                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2416307                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172593.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172593.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172593.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172593.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172593.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172593.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   613                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               132974748                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   869                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              153020.423475                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   176.457490                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    79.542510                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.689287                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.310713                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        95471                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          95471                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        80657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         80657                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       176128                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          176128                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       176128                       # number of overall hits
system.cpu1.dcache.overall_hits::total         176128                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2050                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2050                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2135                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2135                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2135                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2135                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    248174714                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    248174714                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10544166                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10544166                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    258718880                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    258718880                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    258718880                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    258718880                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        97521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        80742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        80742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       178263                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       178263                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       178263                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       178263                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021021                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001053                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001053                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011977                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121060.836098                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121060.836098                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 124049.011765                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124049.011765                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121179.803279                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121179.803279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121179.803279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121179.803279                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          231                       # number of writebacks
system.cpu1.dcache.writebacks::total              231                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1438                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1438                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1522                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1522                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          612                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          612                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          613                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          613                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     58513948                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     58513948                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       175176                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       175176                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     58689124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     58689124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     58689124                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     58689124                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003439                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003439                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003439                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003439                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95611.026144                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95611.026144                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       175176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       175176                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95740.822186                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95740.822186                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95740.822186                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95740.822186                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               542.475381                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750172471                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1354101.933213                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.737478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.737904                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025220                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844131                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.869352                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       140274                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         140274                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       140274                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          140274                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       140274                       # number of overall hits
system.cpu2.icache.overall_hits::total         140274                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.cpu2.icache.overall_misses::total           35                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5251644                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5251644                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5251644                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5251644                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5251644                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5251644                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       140309                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       140309                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       140309                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       140309                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       140309                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       140309                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000249                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000249                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150046.971429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150046.971429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150046.971429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150046.971429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150046.971429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150046.971429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4269934                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4269934                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4269934                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4269934                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4269934                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4269934                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158145.703704                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158145.703704                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158145.703704                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158145.703704                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158145.703704                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158145.703704                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   636                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171130639                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   892                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              191850.492152                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   154.819508                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   101.180492                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.604764                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.395236                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       201048                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         201048                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        40590                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         40590                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           99                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           98                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       241638                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          241638                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       241638                       # number of overall hits
system.cpu2.dcache.overall_hits::total         241638                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2140                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2140                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2155                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2155                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2155                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2155                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    221325923                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    221325923                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1219384                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1219384                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    222545307                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    222545307                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    222545307                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    222545307                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       203188                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       203188                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        40605                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        40605                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       243793                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       243793                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       243793                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       243793                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010532                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010532                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000369                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103423.328505                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103423.328505                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81292.266667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81292.266667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 103269.283991                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103269.283991                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 103269.283991                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103269.283991                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu2.dcache.writebacks::total               89                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1507                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1507                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1519                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1519                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1519                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1519                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          633                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          633                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          636                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          636                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     60409225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     60409225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     60601525                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     60601525                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     60601525                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     60601525                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002609                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002609                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95433.214850                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95433.214850                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95285.416667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95285.416667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95285.416667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95285.416667                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.816651                       # Cycle average of tags in use
system.cpu3.icache.total_refs               845323877                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1704282.010081                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.816651                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022142                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794578                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       138849                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         138849                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       138849                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          138849                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       138849                       # number of overall hits
system.cpu3.icache.overall_hits::total         138849                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2666133                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2666133                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2666133                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2666133                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2666133                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2666133                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       138866                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       138866                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       138866                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       138866                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       138866                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       138866                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000122                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000122                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156831.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156831.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156831.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156831.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156831.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156831.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2338681                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2338681                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2338681                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2338681                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2338681                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2338681                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 167048.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 167048.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 167048.642857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 167048.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 167048.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 167048.642857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   614                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               132975328                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              152845.204598                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   176.285929                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    79.714071                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.688617                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.311383                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        95922                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          95922                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80783                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80783                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          196                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       176705                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          176705                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       176705                       # number of overall hits
system.cpu3.dcache.overall_hits::total         176705                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2080                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2080                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           85                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2165                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2165                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2165                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2165                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    248090937                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    248090937                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     10368233                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     10368233                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    258459170                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    258459170                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    258459170                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    258459170                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98002                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98002                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        80868                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        80868                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       178870                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       178870                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       178870                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       178870                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021224                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021224                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001051                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001051                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012104                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012104                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012104                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012104                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 119274.488942                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 119274.488942                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 121979.211765                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 121979.211765                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 119380.678984                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 119380.678984                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 119380.678984                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 119380.678984                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu3.dcache.writebacks::total              222                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1467                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1467                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1551                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1551                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1551                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1551                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          613                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          614                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          614                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     58392442                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58392442                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       142847                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       142847                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     58535289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     58535289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     58535289                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     58535289                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006255                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006255                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003433                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003433                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003433                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003433                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95256.838499                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95256.838499                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       142847                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       142847                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95334.346906                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95334.346906                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95334.346906                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95334.346906                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               570.779470                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868085019                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1514982.581152                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.738330                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.041140                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046055                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868656                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.914711                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       137061                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         137061                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       137061                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          137061                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       137061                       # number of overall hits
system.cpu4.icache.overall_hits::total         137061                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6340879                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6340879                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6340879                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6340879                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6340879                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6340879                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       137105                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       137105                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       137105                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       137105                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       137105                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       137105                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000321                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000321                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000321                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000321                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000321                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 144110.886364                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 144110.886364                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 144110.886364                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 144110.886364                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 144110.886364                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 144110.886364                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4752126                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4752126                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4752126                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4752126                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4752126                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4752126                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158404.200000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158404.200000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158404.200000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158404.200000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158404.200000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158404.200000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   944                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332278470                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1200                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              276898.725000                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.671578                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.328422                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.416686                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.583314                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       351067                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         351067                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       191362                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        191362                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           95                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       542429                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          542429                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       542429                       # number of overall hits
system.cpu4.dcache.overall_hits::total         542429                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3274                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3274                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3284                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3284                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3284                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3284                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    368872567                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    368872567                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       776280                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       776280                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    369648847                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    369648847                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    369648847                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    369648847                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       354341                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       354341                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       191372                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       191372                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       545713                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       545713                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       545713                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       545713                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009240                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009240                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006018                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006018                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006018                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006018                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112667.247098                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112667.247098                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        77628                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        77628                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112560.550244                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112560.550244                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112560.550244                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112560.550244                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu4.dcache.writebacks::total              225                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2333                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2333                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2340                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2340                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2340                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2340                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          941                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          941                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          944                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          944                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          944                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          944                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     96625957                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     96625957                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       199665                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       199665                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     96825622                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     96825622                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     96825622                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     96825622                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002656                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002656                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001730                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001730                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001730                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001730                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102684.332625                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 102684.332625                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        66555                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        66555                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 102569.514831                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 102569.514831                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 102569.514831                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 102569.514831                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               490.966049                       # Cycle average of tags in use
system.cpu5.icache.total_refs               844471308                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1682213.760956                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    15.966049                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.025587                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.786805                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       140536                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         140536                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       140536                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          140536                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       140536                       # number of overall hits
system.cpu5.icache.overall_hits::total         140536                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           32                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           32                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           32                       # number of overall misses
system.cpu5.icache.overall_misses::total           32                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4931789                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4931789                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4931789                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4931789                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4931789                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4931789                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       140568                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       140568                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       140568                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       140568                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       140568                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       140568                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000228                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000228                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154118.406250                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154118.406250                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154118.406250                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154118.406250                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154118.406250                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154118.406250                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4308915                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4308915                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4308915                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4308915                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4308915                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4308915                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159589.444444                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159589.444444                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159589.444444                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159589.444444                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159589.444444                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159589.444444                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   493                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               127660865                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              170441.742323                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   154.441689                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   101.558311                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.603288                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.396712                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        95326                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          95326                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        79439                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         79439                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          193                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          192                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       174765                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          174765                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       174765                       # number of overall hits
system.cpu5.dcache.overall_hits::total         174765                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1554                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1554                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           14                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1568                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1568                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1568                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1568                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    175302799                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    175302799                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1226602                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1226602                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    176529401                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    176529401                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    176529401                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    176529401                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        96880                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        96880                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        79453                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        79453                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       176333                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       176333                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       176333                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       176333                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.016040                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.016040                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000176                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000176                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008892                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008892                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008892                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008892                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112807.463964                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112807.463964                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87614.428571                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87614.428571                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112582.526148                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112582.526148                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112582.526148                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112582.526148                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu5.dcache.writebacks::total              108                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1064                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1064                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           11                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1075                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1075                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1075                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1075                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          490                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          493                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          493                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     44766736                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     44766736                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       201108                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       201108                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     44967844                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     44967844                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     44967844                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     44967844                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.005058                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.005058                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002796                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002796                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002796                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002796                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91360.685714                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91360.685714                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        67036                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        67036                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91212.665314                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91212.665314                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91212.665314                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91212.665314                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               514.932421                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849095762                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1645534.422481                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    24.932421                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.039956                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.825212                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       135314                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         135314                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       135314                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          135314                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       135314                       # number of overall hits
system.cpu6.icache.overall_hits::total         135314                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.cpu6.icache.overall_misses::total           34                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5058916                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5058916                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5058916                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5058916                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5058916                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5058916                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       135348                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       135348                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       135348                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       135348                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       135348                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       135348                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000251                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000251                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 148791.647059                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 148791.647059                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 148791.647059                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 148791.647059                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 148791.647059                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 148791.647059                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4065633                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4065633                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4065633                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4065633                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4065633                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4065633                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156370.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156370.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156370.500000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156370.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156370.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156370.500000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1301                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141325549                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1557                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              90767.854207                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   201.934368                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    54.065632                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.788806                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.211194                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       102729                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         102729                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        82912                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         82912                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          171                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          166                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       185641                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          185641                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       185641                       # number of overall hits
system.cpu6.dcache.overall_hits::total         185641                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2923                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2923                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          660                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          660                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3583                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3583                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3583                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3583                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    368522683                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    368522683                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    115229038                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    115229038                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    483751721                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    483751721                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    483751721                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    483751721                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       105652                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       105652                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        83572                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        83572                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       189224                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       189224                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       189224                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       189224                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.027666                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027666                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.007897                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007897                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018935                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018935                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018935                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018935                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 126076.867260                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 126076.867260                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 174589.451515                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 174589.451515                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135013.039632                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135013.039632                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135013.039632                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135013.039632                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          643                       # number of writebacks
system.cpu6.dcache.writebacks::total              643                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1711                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1711                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          571                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          571                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2282                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2282                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2282                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2282                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1212                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1212                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           89                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1301                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1301                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1301                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1301                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    129482766                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    129482766                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13917024                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13917024                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    143399790                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    143399790                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    143399790                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    143399790                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011472                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011472                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001065                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001065                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006875                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006875                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006875                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006875                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106833.965347                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 106833.965347                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 156371.056180                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 156371.056180                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 110222.744043                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 110222.744043                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 110222.744043                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 110222.744043                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.817183                       # Cycle average of tags in use
system.cpu7.icache.total_refs               845324212                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1704282.685484                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.817183                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022143                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.794579                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       139184                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         139184                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       139184                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          139184                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       139184                       # number of overall hits
system.cpu7.icache.overall_hits::total         139184                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2462452                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2462452                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2462452                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2462452                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2462452                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2462452                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       139201                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       139201                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       139201                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       139201                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       139201                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       139201                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 144850.117647                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 144850.117647                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 144850.117647                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 144850.117647                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 144850.117647                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 144850.117647                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2138429                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2138429                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2138429                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2138429                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2138429                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2138429                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 152744.928571                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 152744.928571                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 152744.928571                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 152744.928571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 152744.928571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 152744.928571                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   614                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               132974915                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              152844.729885                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   176.576313                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    79.423687                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.689751                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.310249                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        95557                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          95557                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        80738                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         80738                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          193                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          186                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       176295                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          176295                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       176295                       # number of overall hits
system.cpu7.dcache.overall_hits::total         176295                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2054                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2054                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           85                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2139                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2139                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2139                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2139                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    242223292                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    242223292                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     11622374                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     11622374                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    253845666                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    253845666                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    253845666                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    253845666                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        97611                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        97611                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        80823                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        80823                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       178434                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       178434                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       178434                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       178434                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021043                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021043                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.001052                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001052                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011988                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011988                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011988                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011988                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 117927.600779                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 117927.600779                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 136733.811765                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 136733.811765                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 118674.925666                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 118674.925666                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 118674.925666                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 118674.925666                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          231                       # number of writebacks
system.cpu7.dcache.writebacks::total              231                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1441                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1441                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           84                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1525                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1525                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1525                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1525                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          613                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          614                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          614                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     57114108                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     57114108                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       154143                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       154143                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     57268251                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     57268251                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     57268251                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     57268251                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003441                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003441                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003441                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003441                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93171.464927                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93171.464927                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data       154143                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total       154143                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93270.767101                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93270.767101                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93270.767101                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93270.767101                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
