

================================================================
== Vitis HLS Report for 'main_func'
================================================================
* Date:           Fri Apr 19 10:54:43 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5235393|  5235393|  52.354 ms|  52.354 ms|  5235394|  5235394|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                               |                                                                    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290  |main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3  |       29|       29|   0.290 us|   0.290 us|      29|      29|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351                                  |main_func_Pipeline_VITIS_LOOP_22_4                                  |        5|        5|  50.000 ns|  50.000 ns|       5|       5|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364                  |main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6                  |      147|      147|   1.470 us|   1.470 us|     147|     147|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377                                  |main_func_Pipeline_VITIS_LOOP_29_7                                  |       51|       51|   0.510 us|   0.510 us|      51|      51|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386  |main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3  |    10346|    10346|   0.103 ms|   0.103 ms|   10346|   10346|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413  |main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3  |     9624|     9624|  96.240 us|  96.240 us|    9624|    9624|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471  |main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3  |   153606|   153606|   1.536 ms|   1.536 ms|  153606|  153606|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491  |main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3  |   153611|   153611|   1.536 ms|   1.536 ms|  153611|  153611|       no|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1_VITIS_LOOP_57_2  |  5235120|  5235120|    327195|          -|          -|    16|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tj = alloca i32 1" [ultra96ms2_418/utils.cpp:39->ultra96ms2_418/main_func.cpp:58]   --->   Operation 50 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ti = alloca i32 1" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 51 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten106 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map" [ultra96ms2_418/main_func.cpp:22]   --->   Operation 53 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%bias_1x1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_1x1" [ultra96ms2_418/main_func.cpp:22]   --->   Operation 54 'read' 'bias_1x1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%weights_1x1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights_1x1" [ultra96ms2_418/main_func.cpp:22]   --->   Operation 55 'read' 'weights_1x1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%bias_3x3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_3x3" [ultra96ms2_418/main_func.cpp:22]   --->   Operation 56 'read' 'bias_3x3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%weights_3x3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights_3x3" [ultra96ms2_418/main_func.cpp:22]   --->   Operation 57 'read' 'weights_3x3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map" [ultra96ms2_418/main_func.cpp:22]   --->   Operation 58 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %weights_3x3_read, i32 1, i32 63" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %bias_3x3_read, i32 1, i32 63" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 60 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %weights_1x1_read, i32 1, i32 63" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 61 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %bias_1x1_read, i32 1, i32 63" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 62 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten106"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln56 = store i3 0, i3 %ti" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 64 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 65 [1/1] (0.48ns)   --->   "%store_ln39 = store i3 0, i3 %tj" [ultra96ms2_418/utils.cpp:39->ultra96ms2_418/main_func.cpp:58]   --->   Operation 65 'store' 'store_ln39' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i63 %trunc_ln" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 66 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln17_5" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 67 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 69 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 70 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 72 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 73 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 27" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln17 = call void @main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3, i16 %wt, i63 %trunc_ln, i16 %weight_buf3x3_0_0_0, i16 %weight_buf3x3_0_0_1, i16 %weight_buf3x3_0_0_2, i16 %weight_buf3x3_0_1_0, i16 %weight_buf3x3_0_1_1, i16 %weight_buf3x3_0_1_2, i16 %weight_buf3x3_0_2_0, i16 %weight_buf3x3_0_2_1, i16 %weight_buf3x3_0_2_2, i16 %weight_buf3x3_1_0_0, i16 %weight_buf3x3_1_0_1, i16 %weight_buf3x3_1_0_2, i16 %weight_buf3x3_1_1_0, i16 %weight_buf3x3_1_1_1, i16 %weight_buf3x3_1_1_2, i16 %weight_buf3x3_1_2_0, i16 %weight_buf3x3_1_2_1, i16 %weight_buf3x3_1_2_2, i16 %weight_buf3x3_2_0_0, i16 %weight_buf3x3_2_0_1, i16 %weight_buf3x3_2_0_2, i16 %weight_buf3x3_2_1_0, i16 %weight_buf3x3_2_1_1, i16 %weight_buf3x3_2_1_2, i16 %weight_buf3x3_2_2_0, i16 %weight_buf3x3_2_2_1, i16 %weight_buf3x3_2_2_2" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 76 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln17 = call void @main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3, i16 %wt, i63 %trunc_ln, i16 %weight_buf3x3_0_0_0, i16 %weight_buf3x3_0_0_1, i16 %weight_buf3x3_0_0_2, i16 %weight_buf3x3_0_1_0, i16 %weight_buf3x3_0_1_1, i16 %weight_buf3x3_0_1_2, i16 %weight_buf3x3_0_2_0, i16 %weight_buf3x3_0_2_1, i16 %weight_buf3x3_0_2_2, i16 %weight_buf3x3_1_0_0, i16 %weight_buf3x3_1_0_1, i16 %weight_buf3x3_1_0_2, i16 %weight_buf3x3_1_1_0, i16 %weight_buf3x3_1_1_1, i16 %weight_buf3x3_1_1_2, i16 %weight_buf3x3_1_2_0, i16 %weight_buf3x3_1_2_1, i16 %weight_buf3x3_1_2_2, i16 %weight_buf3x3_2_0_0, i16 %weight_buf3x3_2_0_1, i16 %weight_buf3x3_2_0_2, i16 %weight_buf3x3_2_1_0, i16 %weight_buf3x3_2_1_1, i16 %weight_buf3x3_2_1_2, i16 %weight_buf3x3_2_2_0, i16 %weight_buf3x3_2_2_1, i16 %weight_buf3x3_2_2_2" [ultra96ms2_418/utils.cpp:17->ultra96ms2_418/main_func.cpp:40]   --->   Operation 77 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i63 %trunc_ln1" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 78 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln22" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 79 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [8/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 80 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 81 [7/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 81 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 82 [6/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 82 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 83 [5/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 83 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 84 [4/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 84 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 85 [3/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 85 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 86 [2/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 86 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 87 [1/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 87 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln22 = call void @main_func_Pipeline_VITIS_LOOP_22_4, i16 %wt, i63 %trunc_ln1, i16 %bias_buf3x3_0, i16 %bias_buf3x3_1, i16 %bias_buf3x3_2" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 88 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln22 = call void @main_func_Pipeline_VITIS_LOOP_22_4, i16 %wt, i63 %trunc_ln1, i16 %bias_buf3x3_0, i16 %bias_buf3x3_1, i16 %bias_buf3x3_2" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 89 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i63 %trunc_ln2" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 90 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%wt_addr_2 = getelementptr i16 %wt, i64 %sext_ln25" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 91 'getelementptr' 'wt_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [8/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_2, i32 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 92 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 93 [7/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_2, i32 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 93 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 94 [6/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_2, i32 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 94 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 95 [5/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_2, i32 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 95 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 96 [4/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_2, i32 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 96 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 97 [3/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_2, i32 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 97 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 98 [2/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_2, i32 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 98 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 99 [1/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_2, i32 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 99 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln25 = call void @main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6, i16 %wt, i63 %trunc_ln2, i16 %weight_buf1x1_0, i16 %weight_buf1x1_1, i16 %weight_buf1x1_2" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 100 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln25 = call void @main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6, i16 %wt, i63 %trunc_ln2, i16 %weight_buf1x1_0, i16 %weight_buf1x1_1, i16 %weight_buf1x1_2" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 101 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i63 %trunc_ln3" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 102 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 103 [1/1] (0.00ns)   --->   "%wt_addr_3 = getelementptr i16 %wt, i64 %sext_ln29" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 103 'getelementptr' 'wt_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 104 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_3, i32 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 104 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 105 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_3, i32 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 105 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 106 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_3, i32 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 106 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 107 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_3, i32 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 107 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 108 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_3, i32 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 108 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 109 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_3, i32 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 109 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 110 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_3, i32 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 110 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 111 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_3, i32 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 111 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln29 = call void @main_func_Pipeline_VITIS_LOOP_29_7, i16 %wt, i63 %trunc_ln3, i16 %bias_buf1x1" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 112 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 113 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [ultra96ms2_418/main_func.cpp:21]   --->   Operation 113 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_8, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_3, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_16, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_3x3, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_3x3, void @empty_16, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_3x3, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_3x3, void @empty_16, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_1x1, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_1x1, void @empty_16, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_1x1, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_1x1, void @empty_16, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_16, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln29 = call void @main_func_Pipeline_VITIS_LOOP_29_7, i16 %wt, i63 %trunc_ln3, i16 %bias_buf1x1" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 131 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 132 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 2.25>
ST_42 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten106_load = load i5 %indvar_flatten106" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 133 'load' 'indvar_flatten106_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 134 [1/1] (0.87ns)   --->   "%icmp_ln56 = icmp_eq  i5 %indvar_flatten106_load, i5 16" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 134 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 135 [1/1] (0.87ns)   --->   "%add_ln56_1 = add i5 %indvar_flatten106_load, i5 1" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 135 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc5, void %for.end7" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 136 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 137 [1/1] (0.00ns)   --->   "%tj_load = load i3 %tj" [ultra96ms2_418/main_func.cpp:57]   --->   Operation 137 'load' 'tj_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_42 : Operation 138 [1/1] (0.00ns)   --->   "%ti_load = load i3 %ti" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 138 'load' 'ti_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_42 : Operation 139 [1/1] (0.74ns)   --->   "%add_ln56 = add i3 %ti_load, i3 1" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 139 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 140 [1/1] (0.74ns)   --->   "%icmp_ln57 = icmp_eq  i3 %tj_load, i3 4" [ultra96ms2_418/main_func.cpp:57]   --->   Operation 140 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 141 [1/1] (0.27ns)   --->   "%select_ln62 = select i1 %icmp_ln57, i3 0, i3 %tj_load" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 141 'select' 'select_ln62' <Predicate = (!icmp_ln56)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 142 [1/1] (0.27ns)   --->   "%select_ln62_1 = select i1 %icmp_ln57, i3 %add_ln56, i3 %ti_load" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 142 'select' 'select_ln62_1' <Predicate = (!icmp_ln56)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %select_ln62_1" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 143 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_42 : Operation 144 [1/1] (0.00ns)   --->   "%empty_41 = trunc i3 %select_ln62" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 144 'trunc' 'empty_41' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_42 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %empty_41, i2 %empty_41, i4 0" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 145 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_42 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln62 = call void @main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3, i16 %fm, i2 %trunc_ln62, i8 %tmp_36, i64 %input_feature_map_read, i16 %inBuffer3x3_0_0, i16 %inBuffer3x3_0_1, i16 %inBuffer3x3_0_2, i16 %inBuffer3x3_1_0, i16 %inBuffer3x3_1_1, i16 %inBuffer3x3_1_2, i16 %inBuffer3x3_2_0, i16 %inBuffer3x3_2_1, i16 %inBuffer3x3_2_2" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 146 'call' 'call_ln62' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 147 [1/1] (0.74ns)   --->   "%add_ln57 = add i3 %select_ln62, i3 1" [ultra96ms2_418/main_func.cpp:57]   --->   Operation 147 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 148 [1/1] (0.48ns)   --->   "%store_ln56 = store i5 %add_ln56_1, i5 %indvar_flatten106" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 148 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.48>
ST_42 : Operation 149 [1/1] (0.48ns)   --->   "%store_ln56 = store i3 %select_ln62_1, i3 %ti" [ultra96ms2_418/main_func.cpp:56]   --->   Operation 149 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.48>
ST_42 : Operation 150 [1/1] (0.48ns)   --->   "%store_ln39 = store i3 %add_ln57, i3 %tj" [ultra96ms2_418/utils.cpp:39->ultra96ms2_418/main_func.cpp:58]   --->   Operation 150 'store' 'store_ln39' <Predicate = (!icmp_ln56)> <Delay = 0.48>
ST_42 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [ultra96ms2_418/main_func.cpp:89]   --->   Operation 151 'ret' 'ret_ln89' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln62 = call void @main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3, i16 %fm, i2 %trunc_ln62, i8 %tmp_36, i64 %input_feature_map_read, i16 %inBuffer3x3_0_0, i16 %inBuffer3x3_0_1, i16 %inBuffer3x3_0_2, i16 %inBuffer3x3_1_0, i16 %inBuffer3x3_1_1, i16 %inBuffer3x3_1_2, i16 %inBuffer3x3_2_0, i16 %inBuffer3x3_2_1, i16 %inBuffer3x3_2_2" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 152 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 153 [1/1] (0.00ns)   --->   "%bias_buf3x3_0_load = load i16 %bias_buf3x3_0"   --->   Operation 153 'load' 'bias_buf3x3_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 154 [1/1] (0.00ns)   --->   "%bias_buf3x3_1_load = load i16 %bias_buf3x3_1"   --->   Operation 154 'load' 'bias_buf3x3_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 155 [1/1] (0.00ns)   --->   "%bias_buf3x3_2_load = load i16 %bias_buf3x3_2"   --->   Operation 155 'load' 'bias_buf3x3_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 156 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_0_0_load = load i16 %weight_buf3x3_0_0_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 156 'load' 'weight_buf3x3_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 157 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_0_1_load = load i16 %weight_buf3x3_0_0_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 157 'load' 'weight_buf3x3_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 158 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_0_2_load = load i16 %weight_buf3x3_0_0_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 158 'load' 'weight_buf3x3_0_0_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 159 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_1_0_load = load i16 %weight_buf3x3_0_1_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 159 'load' 'weight_buf3x3_0_1_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 160 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_1_1_load = load i16 %weight_buf3x3_0_1_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 160 'load' 'weight_buf3x3_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 161 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_1_2_load = load i16 %weight_buf3x3_0_1_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 161 'load' 'weight_buf3x3_0_1_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 162 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_2_0_load = load i16 %weight_buf3x3_0_2_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 162 'load' 'weight_buf3x3_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 163 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_2_1_load = load i16 %weight_buf3x3_0_2_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 163 'load' 'weight_buf3x3_0_2_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 164 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_2_2_load = load i16 %weight_buf3x3_0_2_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 164 'load' 'weight_buf3x3_0_2_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 165 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_0_0_load = load i16 %weight_buf3x3_1_0_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 165 'load' 'weight_buf3x3_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 166 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_0_1_load = load i16 %weight_buf3x3_1_0_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 166 'load' 'weight_buf3x3_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 167 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_0_2_load = load i16 %weight_buf3x3_1_0_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 167 'load' 'weight_buf3x3_1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 168 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_1_0_load = load i16 %weight_buf3x3_1_1_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 168 'load' 'weight_buf3x3_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 169 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_1_1_load = load i16 %weight_buf3x3_1_1_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 169 'load' 'weight_buf3x3_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 170 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_1_2_load = load i16 %weight_buf3x3_1_1_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 170 'load' 'weight_buf3x3_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 171 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_2_0_load = load i16 %weight_buf3x3_1_2_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 171 'load' 'weight_buf3x3_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 172 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_2_1_load = load i16 %weight_buf3x3_1_2_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 172 'load' 'weight_buf3x3_1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 173 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_2_2_load = load i16 %weight_buf3x3_1_2_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 173 'load' 'weight_buf3x3_1_2_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 174 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_0_0_load = load i16 %weight_buf3x3_2_0_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 174 'load' 'weight_buf3x3_2_0_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 175 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_0_1_load = load i16 %weight_buf3x3_2_0_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 175 'load' 'weight_buf3x3_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 176 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_0_2_load = load i16 %weight_buf3x3_2_0_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 176 'load' 'weight_buf3x3_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 177 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_1_0_load = load i16 %weight_buf3x3_2_1_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 177 'load' 'weight_buf3x3_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 178 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_1_1_load = load i16 %weight_buf3x3_2_1_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 178 'load' 'weight_buf3x3_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 179 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_1_2_load = load i16 %weight_buf3x3_2_1_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 179 'load' 'weight_buf3x3_2_1_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 180 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_2_0_load = load i16 %weight_buf3x3_2_2_0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 180 'load' 'weight_buf3x3_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 181 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_2_1_load = load i16 %weight_buf3x3_2_2_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 181 'load' 'weight_buf3x3_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 182 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_2_2_load = load i16 %weight_buf3x3_2_2_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 182 'load' 'weight_buf3x3_2_2_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln36 = call void @main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3, i16 %bias_buf3x3_0_load, i16 %bias_buf3x3_1_load, i16 %bias_buf3x3_2_load, i16 %weight_buf3x3_0_0_0_load, i16 %weight_buf3x3_0_0_1_load, i16 %weight_buf3x3_0_0_2_load, i16 %weight_buf3x3_0_1_0_load, i16 %weight_buf3x3_0_1_1_load, i16 %weight_buf3x3_0_1_2_load, i16 %weight_buf3x3_0_2_0_load, i16 %weight_buf3x3_0_2_1_load, i16 %weight_buf3x3_0_2_2_load, i16 %weight_buf3x3_1_0_0_load, i16 %weight_buf3x3_1_0_1_load, i16 %weight_buf3x3_1_0_2_load, i16 %weight_buf3x3_1_1_0_load, i16 %weight_buf3x3_1_1_1_load, i16 %weight_buf3x3_1_1_2_load, i16 %weight_buf3x3_1_2_0_load, i16 %weight_buf3x3_1_2_1_load, i16 %weight_buf3x3_1_2_2_load, i16 %weight_buf3x3_2_0_0_load, i16 %weight_buf3x3_2_0_1_load, i16 %weight_buf3x3_2_0_2_load, i16 %weight_buf3x3_2_1_0_load, i16 %weight_buf3x3_2_1_1_load, i16 %weight_buf3x3_2_1_2_load, i16 %weight_buf3x3_2_2_0_load, i16 %weight_buf3x3_2_2_1_load, i16 %weight_buf3x3_2_2_2_load, i16 %outBuffer3x3_0, i16 %inBuffer3x3_0_0, i16 %inBuffer3x3_0_1, i16 %inBuffer3x3_0_2, i16 %inBuffer3x3_1_0, i16 %inBuffer3x3_1_1, i16 %inBuffer3x3_1_2, i16 %inBuffer3x3_2_0, i16 %inBuffer3x3_2_1, i16 %inBuffer3x3_2_2, i16 %outBuffer3x3_1, i16 %outBuffer3x3_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 183 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln36 = call void @main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3, i16 %bias_buf3x3_0_load, i16 %bias_buf3x3_1_load, i16 %bias_buf3x3_2_load, i16 %weight_buf3x3_0_0_0_load, i16 %weight_buf3x3_0_0_1_load, i16 %weight_buf3x3_0_0_2_load, i16 %weight_buf3x3_0_1_0_load, i16 %weight_buf3x3_0_1_1_load, i16 %weight_buf3x3_0_1_2_load, i16 %weight_buf3x3_0_2_0_load, i16 %weight_buf3x3_0_2_1_load, i16 %weight_buf3x3_0_2_2_load, i16 %weight_buf3x3_1_0_0_load, i16 %weight_buf3x3_1_0_1_load, i16 %weight_buf3x3_1_0_2_load, i16 %weight_buf3x3_1_1_0_load, i16 %weight_buf3x3_1_1_1_load, i16 %weight_buf3x3_1_1_2_load, i16 %weight_buf3x3_1_2_0_load, i16 %weight_buf3x3_1_2_1_load, i16 %weight_buf3x3_1_2_2_load, i16 %weight_buf3x3_2_0_0_load, i16 %weight_buf3x3_2_0_1_load, i16 %weight_buf3x3_2_0_2_load, i16 %weight_buf3x3_2_1_0_load, i16 %weight_buf3x3_2_1_1_load, i16 %weight_buf3x3_2_1_2_load, i16 %weight_buf3x3_2_2_0_load, i16 %weight_buf3x3_2_2_1_load, i16 %weight_buf3x3_2_2_2_load, i16 %outBuffer3x3_0, i16 %inBuffer3x3_0_0, i16 %inBuffer3x3_0_1, i16 %inBuffer3x3_0_2, i16 %inBuffer3x3_1_0, i16 %inBuffer3x3_1_1, i16 %inBuffer3x3_1_2, i16 %inBuffer3x3_2_0, i16 %inBuffer3x3_2_1, i16 %inBuffer3x3_2_2, i16 %outBuffer3x3_1, i16 %outBuffer3x3_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 184 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 185 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, i16 %bias_buf1x1, i16 %weight_buf1x1_0, i16 %weight_buf1x1_1, i16 %weight_buf1x1_2, i16 %outBuffer3x3_0, i16 %outBuffer3x3_1, i16 %outBuffer3x3_2, i16 %outBuffer1x1"   --->   Operation 185 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 2.85>
ST_47 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i3 %select_ln62_1" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 186 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 187 [1/1] (2.85ns)   --->   "%mul_ln62 = mul i17 %zext_ln62, i17 12800" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 187 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 188 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, i16 %bias_buf1x1, i16 %weight_buf1x1_0, i16 %weight_buf1x1_1, i16 %weight_buf1x1_2, i16 %outBuffer3x3_0, i16 %outBuffer3x3_1, i16 %outBuffer3x3_2, i16 %outBuffer1x1"   --->   Operation 188 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 189 [2/2] (0.00ns)   --->   "%call_ln62 = call void @main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3, i16 %fm, i17 %mul_ln62, i2 %empty_41, i64 %output_feature_map_read, i16 %outBuffer1x1" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 189 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_1_VITIS_LOOP_57_2_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 192 [1/2] (0.00ns)   --->   "%call_ln62 = call void @main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3, i16 %fm, i17 %mul_ln62, i2 %empty_41, i64 %output_feature_map_read, i16 %outBuffer1x1" [ultra96ms2_418/utils.cpp:62->ultra96ms2_418/main_func.cpp:80]   --->   Operation 192 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [ultra96ms2_418/main_func.cpp:57]   --->   Operation 193 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_3x3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_3x3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1x1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_1x1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_buf3x3_0_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_0_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_0_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_0_1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_0_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_0_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_0_2_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_0_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_0_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_2_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_1_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_2_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf3x3_2_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ bias_buf3x3_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ bias_buf3x3_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ bias_buf3x3_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ weight_buf1x1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_buf1x1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_buf1x1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_buf1x1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ inBuffer3x3_2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ outBuffer3x3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outBuffer3x3_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outBuffer3x3_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outBuffer1x1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                       (alloca           ) [ 01111111111111111111111111111111111111111111111111]
ti                       (alloca           ) [ 01111111111111111111111111111111111111111111111111]
indvar_flatten106        (alloca           ) [ 01111111111111111111111111111111111111111111111111]
output_feature_map_read  (read             ) [ 00111111111111111111111111111111111111111111111111]
bias_1x1_read            (read             ) [ 00000000000000000000000000000000000000000000000000]
weights_1x1_read         (read             ) [ 00000000000000000000000000000000000000000000000000]
bias_3x3_read            (read             ) [ 00000000000000000000000000000000000000000000000000]
weights_3x3_read         (read             ) [ 00000000000000000000000000000000000000000000000000]
input_feature_map_read   (read             ) [ 00111111111111111111111111111111111111111111111111]
trunc_ln                 (partselect       ) [ 00111111111100000000000000000000000000000000000000]
trunc_ln1                (partselect       ) [ 00111111111111111111110000000000000000000000000000]
trunc_ln2                (partselect       ) [ 00111111111111111111111111111111000000000000000000]
trunc_ln3                (partselect       ) [ 00111111111111111111111111111111111111111100000000]
store_ln0                (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln56               (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln39               (store            ) [ 00000000000000000000000000000000000000000000000000]
sext_ln17_5              (sext             ) [ 00000000000000000000000000000000000000000000000000]
wt_addr                  (getelementptr    ) [ 00011111110000000000000000000000000000000000000000]
empty                    (readreq          ) [ 00000000000000000000000000000000000000000000000000]
call_ln17                (call             ) [ 00000000000000000000000000000000000000000000000000]
sext_ln22                (sext             ) [ 00000000000000000000000000000000000000000000000000]
wt_addr_1                (getelementptr    ) [ 00000000000001111111000000000000000000000000000000]
empty_38                 (readreq          ) [ 00000000000000000000000000000000000000000000000000]
call_ln22                (call             ) [ 00000000000000000000000000000000000000000000000000]
sext_ln25                (sext             ) [ 00000000000000000000000000000000000000000000000000]
wt_addr_2                (getelementptr    ) [ 00000000000000000000000111111100000000000000000000]
empty_39                 (readreq          ) [ 00000000000000000000000000000000000000000000000000]
call_ln25                (call             ) [ 00000000000000000000000000000000000000000000000000]
sext_ln29                (sext             ) [ 00000000000000000000000000000000000000000000000000]
wt_addr_3                (getelementptr    ) [ 00000000000000000000000000000000011111110000000000]
empty_40                 (readreq          ) [ 00000000000000000000000000000000000000000000000000]
spectopmodule_ln21       (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
call_ln29                (call             ) [ 00000000000000000000000000000000000000000000000000]
br_ln62                  (br               ) [ 00000000000000000000000000000000000000000000000000]
indvar_flatten106_load   (load             ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln56                (icmp             ) [ 00000000000000000000000000000000000000000011111111]
add_ln56_1               (add              ) [ 00000000000000000000000000000000000000000000000000]
br_ln56                  (br               ) [ 00000000000000000000000000000000000000000000000000]
tj_load                  (load             ) [ 00000000000000000000000000000000000000000000000000]
ti_load                  (load             ) [ 00000000000000000000000000000000000000000000000000]
add_ln56                 (add              ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln57                (icmp             ) [ 00000000000000000000000000000000000000000000000000]
select_ln62              (select           ) [ 00000000000000000000000000000000000000000000000000]
select_ln62_1            (select           ) [ 00000000000000000000000000000000000000000001111100]
trunc_ln62               (trunc            ) [ 00000000000000000000000000000000000000000001000000]
empty_41                 (trunc            ) [ 00000000000000000000000000000000000000000001111111]
tmp_36                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000001000000]
add_ln57                 (add              ) [ 00000000000000000000000000000000000000000000000000]
store_ln56               (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln56               (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln39               (store            ) [ 00000000000000000000000000000000000000000000000000]
ret_ln89                 (ret              ) [ 00000000000000000000000000000000000000000000000000]
call_ln62                (call             ) [ 00000000000000000000000000000000000000000000000000]
bias_buf3x3_0_load       (load             ) [ 00000000000000000000000000000000000000000000010000]
bias_buf3x3_1_load       (load             ) [ 00000000000000000000000000000000000000000000010000]
bias_buf3x3_2_load       (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_0_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_0_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_0_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_1_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_1_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_1_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_2_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_2_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_0_2_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_0_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_0_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_0_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_1_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_1_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_1_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_2_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_2_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_1_2_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_0_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_0_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_0_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_1_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_1_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_1_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_2_0_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_2_1_load (load             ) [ 00000000000000000000000000000000000000000000010000]
weight_buf3x3_2_2_2_load (load             ) [ 00000000000000000000000000000000000000000000010000]
call_ln36                (call             ) [ 00000000000000000000000000000000000000000000000000]
zext_ln62                (zext             ) [ 00000000000000000000000000000000000000000000000000]
mul_ln62                 (mul              ) [ 00000000000000000000000000000000000000000000000011]
call_ln0                 (call             ) [ 00000000000000000000000000000000000000000000000000]
specloopname_ln0         (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
call_ln62                (call             ) [ 00000000000000000000000000000000000000000000000000]
br_ln57                  (br               ) [ 00000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_3x3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3x3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias_3x3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_3x3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_1x1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1x1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_1x1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1x1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_feature_map">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buf3x3_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buf3x3_0_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_0_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buf3x3_0_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_0_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buf3x3_0_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_1_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buf3x3_0_1_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_1_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buf3x3_0_1_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_1_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buf3x3_0_2_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_2_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buf3x3_0_2_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_2_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_buf3x3_0_2_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_0_2_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_buf3x3_1_0_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_0_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_buf3x3_1_0_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_0_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_buf3x3_1_0_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_0_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_buf3x3_1_1_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_1_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_buf3x3_1_1_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_1_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_buf3x3_1_1_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_1_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weight_buf3x3_1_2_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_2_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weight_buf3x3_1_2_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_2_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weight_buf3x3_1_2_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_1_2_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weight_buf3x3_2_0_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_0_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weight_buf3x3_2_0_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_0_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weight_buf3x3_2_0_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_0_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weight_buf3x3_2_1_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_1_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weight_buf3x3_2_1_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_1_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weight_buf3x3_2_1_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_1_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="weight_buf3x3_2_2_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_2_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="weight_buf3x3_2_2_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_2_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="weight_buf3x3_2_2_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3x3_2_2_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="bias_buf3x3_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf3x3_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="bias_buf3x3_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf3x3_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="bias_buf3x3_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf3x3_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="weight_buf1x1_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="weight_buf1x1_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="weight_buf1x1_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="bias_buf1x1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf1x1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="inBuffer3x3_0_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_0_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="inBuffer3x3_0_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_0_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="inBuffer3x3_0_2">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_0_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="inBuffer3x3_1_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_1_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="inBuffer3x3_1_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_1_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="inBuffer3x3_1_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_1_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="inBuffer3x3_2_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_2_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="inBuffer3x3_2_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_2_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="inBuffer3x3_2_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inBuffer3x3_2_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="outBuffer3x3_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer3x3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="outBuffer3x3_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer3x3_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="outBuffer3x3_2">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer3x3_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="outBuffer1x1">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer1x1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_22_4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_29_7"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_56_1_VITIS_LOOP_57_2_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1004" name="tj_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ti_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten106_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten106/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="output_feature_map_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="47"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bias_1x1_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_1x1_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="weights_1x1_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1x1_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="bias_3x3_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_3x3_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="weights_3x3_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_3x3_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="input_feature_map_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="41"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_readreq_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_readreq_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_38/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_readreq_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_39/22 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_readreq_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_40/32 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="63" slack="9"/>
<pin id="294" dir="0" index="3" bw="16" slack="0"/>
<pin id="295" dir="0" index="4" bw="16" slack="0"/>
<pin id="296" dir="0" index="5" bw="16" slack="0"/>
<pin id="297" dir="0" index="6" bw="16" slack="0"/>
<pin id="298" dir="0" index="7" bw="16" slack="0"/>
<pin id="299" dir="0" index="8" bw="16" slack="0"/>
<pin id="300" dir="0" index="9" bw="16" slack="0"/>
<pin id="301" dir="0" index="10" bw="16" slack="0"/>
<pin id="302" dir="0" index="11" bw="16" slack="0"/>
<pin id="303" dir="0" index="12" bw="16" slack="0"/>
<pin id="304" dir="0" index="13" bw="16" slack="0"/>
<pin id="305" dir="0" index="14" bw="16" slack="0"/>
<pin id="306" dir="0" index="15" bw="16" slack="0"/>
<pin id="307" dir="0" index="16" bw="16" slack="0"/>
<pin id="308" dir="0" index="17" bw="16" slack="0"/>
<pin id="309" dir="0" index="18" bw="16" slack="0"/>
<pin id="310" dir="0" index="19" bw="16" slack="0"/>
<pin id="311" dir="0" index="20" bw="16" slack="0"/>
<pin id="312" dir="0" index="21" bw="16" slack="0"/>
<pin id="313" dir="0" index="22" bw="16" slack="0"/>
<pin id="314" dir="0" index="23" bw="16" slack="0"/>
<pin id="315" dir="0" index="24" bw="16" slack="0"/>
<pin id="316" dir="0" index="25" bw="16" slack="0"/>
<pin id="317" dir="0" index="26" bw="16" slack="0"/>
<pin id="318" dir="0" index="27" bw="16" slack="0"/>
<pin id="319" dir="0" index="28" bw="16" slack="0"/>
<pin id="320" dir="0" index="29" bw="16" slack="0"/>
<pin id="321" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="0" index="2" bw="63" slack="19"/>
<pin id="355" dir="0" index="3" bw="16" slack="0"/>
<pin id="356" dir="0" index="4" bw="16" slack="0"/>
<pin id="357" dir="0" index="5" bw="16" slack="0"/>
<pin id="358" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/20 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="0" index="2" bw="63" slack="29"/>
<pin id="368" dir="0" index="3" bw="16" slack="0"/>
<pin id="369" dir="0" index="4" bw="16" slack="0"/>
<pin id="370" dir="0" index="5" bw="16" slack="0"/>
<pin id="371" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/30 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="0" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="0" index="2" bw="63" slack="39"/>
<pin id="381" dir="0" index="3" bw="16" slack="0"/>
<pin id="382" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/40 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="2" slack="0"/>
<pin id="390" dir="0" index="3" bw="8" slack="0"/>
<pin id="391" dir="0" index="4" bw="64" slack="41"/>
<pin id="392" dir="0" index="5" bw="16" slack="0"/>
<pin id="393" dir="0" index="6" bw="16" slack="0"/>
<pin id="394" dir="0" index="7" bw="16" slack="0"/>
<pin id="395" dir="0" index="8" bw="16" slack="0"/>
<pin id="396" dir="0" index="9" bw="16" slack="0"/>
<pin id="397" dir="0" index="10" bw="16" slack="0"/>
<pin id="398" dir="0" index="11" bw="16" slack="0"/>
<pin id="399" dir="0" index="12" bw="16" slack="0"/>
<pin id="400" dir="0" index="13" bw="16" slack="0"/>
<pin id="401" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/42 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="0" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="0" index="2" bw="16" slack="0"/>
<pin id="417" dir="0" index="3" bw="16" slack="0"/>
<pin id="418" dir="0" index="4" bw="16" slack="0"/>
<pin id="419" dir="0" index="5" bw="16" slack="0"/>
<pin id="420" dir="0" index="6" bw="16" slack="0"/>
<pin id="421" dir="0" index="7" bw="16" slack="0"/>
<pin id="422" dir="0" index="8" bw="16" slack="0"/>
<pin id="423" dir="0" index="9" bw="16" slack="0"/>
<pin id="424" dir="0" index="10" bw="16" slack="0"/>
<pin id="425" dir="0" index="11" bw="16" slack="0"/>
<pin id="426" dir="0" index="12" bw="16" slack="0"/>
<pin id="427" dir="0" index="13" bw="16" slack="0"/>
<pin id="428" dir="0" index="14" bw="16" slack="0"/>
<pin id="429" dir="0" index="15" bw="16" slack="0"/>
<pin id="430" dir="0" index="16" bw="16" slack="0"/>
<pin id="431" dir="0" index="17" bw="16" slack="0"/>
<pin id="432" dir="0" index="18" bw="16" slack="0"/>
<pin id="433" dir="0" index="19" bw="16" slack="0"/>
<pin id="434" dir="0" index="20" bw="16" slack="0"/>
<pin id="435" dir="0" index="21" bw="16" slack="0"/>
<pin id="436" dir="0" index="22" bw="16" slack="0"/>
<pin id="437" dir="0" index="23" bw="16" slack="0"/>
<pin id="438" dir="0" index="24" bw="16" slack="0"/>
<pin id="439" dir="0" index="25" bw="16" slack="0"/>
<pin id="440" dir="0" index="26" bw="16" slack="0"/>
<pin id="441" dir="0" index="27" bw="16" slack="0"/>
<pin id="442" dir="0" index="28" bw="16" slack="0"/>
<pin id="443" dir="0" index="29" bw="16" slack="0"/>
<pin id="444" dir="0" index="30" bw="16" slack="0"/>
<pin id="445" dir="0" index="31" bw="16" slack="0"/>
<pin id="446" dir="0" index="32" bw="16" slack="0"/>
<pin id="447" dir="0" index="33" bw="16" slack="0"/>
<pin id="448" dir="0" index="34" bw="16" slack="0"/>
<pin id="449" dir="0" index="35" bw="16" slack="0"/>
<pin id="450" dir="0" index="36" bw="16" slack="0"/>
<pin id="451" dir="0" index="37" bw="16" slack="0"/>
<pin id="452" dir="0" index="38" bw="16" slack="0"/>
<pin id="453" dir="0" index="39" bw="16" slack="0"/>
<pin id="454" dir="0" index="40" bw="16" slack="0"/>
<pin id="455" dir="0" index="41" bw="16" slack="0"/>
<pin id="456" dir="0" index="42" bw="16" slack="0"/>
<pin id="457" dir="1" index="43" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/44 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="0" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="0" index="2" bw="16" slack="0"/>
<pin id="475" dir="0" index="3" bw="16" slack="0"/>
<pin id="476" dir="0" index="4" bw="16" slack="0"/>
<pin id="477" dir="0" index="5" bw="16" slack="0"/>
<pin id="478" dir="0" index="6" bw="16" slack="0"/>
<pin id="479" dir="0" index="7" bw="16" slack="0"/>
<pin id="480" dir="0" index="8" bw="16" slack="0"/>
<pin id="481" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/46 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="0" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="0"/>
<pin id="494" dir="0" index="2" bw="17" slack="1"/>
<pin id="495" dir="0" index="3" bw="2" slack="6"/>
<pin id="496" dir="0" index="4" bw="64" slack="47"/>
<pin id="497" dir="0" index="5" bw="16" slack="0"/>
<pin id="498" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/48 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="63" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="0" index="3" bw="7" slack="0"/>
<pin id="507" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="63" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="0" index="3" bw="7" slack="0"/>
<pin id="517" dir="1" index="4" bw="63" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="63" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="0" index="3" bw="7" slack="0"/>
<pin id="527" dir="1" index="4" bw="63" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="63" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="0" index="3" bw="7" slack="0"/>
<pin id="537" dir="1" index="4" bw="63" slack="31"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln0_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln56_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="3" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln39_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln17_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="63" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_5/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="wt_addr_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="63" slack="0"/>
<pin id="563" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln22_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="63" slack="11"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="wt_addr_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="63" slack="0"/>
<pin id="573" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr_1/12 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln25_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="63" slack="21"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/22 "/>
</bind>
</comp>

<comp id="580" class="1004" name="wt_addr_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="63" slack="0"/>
<pin id="583" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr_2/22 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln29_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="63" slack="31"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/32 "/>
</bind>
</comp>

<comp id="590" class="1004" name="wt_addr_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="63" slack="0"/>
<pin id="593" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr_3/32 "/>
</bind>
</comp>

<comp id="597" class="1004" name="indvar_flatten106_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="41"/>
<pin id="599" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten106_load/42 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln56_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/42 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln56_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/42 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tj_load_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="41"/>
<pin id="614" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/42 "/>
</bind>
</comp>

<comp id="615" class="1004" name="ti_load_load_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="41"/>
<pin id="617" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/42 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln56_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/42 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln57_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="3" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/42 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln62_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="3" slack="0"/>
<pin id="634" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/42 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln62_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="0" index="2" bw="3" slack="0"/>
<pin id="642" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_1/42 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln62_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/42 "/>
</bind>
</comp>

<comp id="651" class="1004" name="empty_41_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_41/42 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_36_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="2" slack="0"/>
<pin id="658" dir="0" index="2" bw="2" slack="0"/>
<pin id="659" dir="0" index="3" bw="1" slack="0"/>
<pin id="660" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/42 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln57_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/42 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln56_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="0"/>
<pin id="674" dir="0" index="1" bw="5" slack="41"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/42 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln56_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="0"/>
<pin id="679" dir="0" index="1" bw="3" slack="41"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/42 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln39_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="41"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/42 "/>
</bind>
</comp>

<comp id="687" class="1004" name="bias_buf3x3_0_load_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf3x3_0_load/44 "/>
</bind>
</comp>

<comp id="692" class="1004" name="bias_buf3x3_1_load_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf3x3_1_load/44 "/>
</bind>
</comp>

<comp id="697" class="1004" name="bias_buf3x3_2_load_load_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf3x3_2_load/44 "/>
</bind>
</comp>

<comp id="702" class="1004" name="weight_buf3x3_0_0_0_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="0"/>
<pin id="704" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_0_0_load/44 "/>
</bind>
</comp>

<comp id="707" class="1004" name="weight_buf3x3_0_0_1_load_load_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="0"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_0_1_load/44 "/>
</bind>
</comp>

<comp id="712" class="1004" name="weight_buf3x3_0_0_2_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_0_2_load/44 "/>
</bind>
</comp>

<comp id="717" class="1004" name="weight_buf3x3_0_1_0_load_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="0"/>
<pin id="719" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_1_0_load/44 "/>
</bind>
</comp>

<comp id="722" class="1004" name="weight_buf3x3_0_1_1_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="0"/>
<pin id="724" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_1_1_load/44 "/>
</bind>
</comp>

<comp id="727" class="1004" name="weight_buf3x3_0_1_2_load_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_1_2_load/44 "/>
</bind>
</comp>

<comp id="732" class="1004" name="weight_buf3x3_0_2_0_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_2_0_load/44 "/>
</bind>
</comp>

<comp id="737" class="1004" name="weight_buf3x3_0_2_1_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_2_1_load/44 "/>
</bind>
</comp>

<comp id="742" class="1004" name="weight_buf3x3_0_2_2_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_0_2_2_load/44 "/>
</bind>
</comp>

<comp id="747" class="1004" name="weight_buf3x3_1_0_0_load_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_0_0_load/44 "/>
</bind>
</comp>

<comp id="752" class="1004" name="weight_buf3x3_1_0_1_load_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_0_1_load/44 "/>
</bind>
</comp>

<comp id="757" class="1004" name="weight_buf3x3_1_0_2_load_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_0_2_load/44 "/>
</bind>
</comp>

<comp id="762" class="1004" name="weight_buf3x3_1_1_0_load_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_1_0_load/44 "/>
</bind>
</comp>

<comp id="767" class="1004" name="weight_buf3x3_1_1_1_load_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_1_1_load/44 "/>
</bind>
</comp>

<comp id="772" class="1004" name="weight_buf3x3_1_1_2_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_1_2_load/44 "/>
</bind>
</comp>

<comp id="777" class="1004" name="weight_buf3x3_1_2_0_load_load_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_2_0_load/44 "/>
</bind>
</comp>

<comp id="782" class="1004" name="weight_buf3x3_1_2_1_load_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_2_1_load/44 "/>
</bind>
</comp>

<comp id="787" class="1004" name="weight_buf3x3_1_2_2_load_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_1_2_2_load/44 "/>
</bind>
</comp>

<comp id="792" class="1004" name="weight_buf3x3_2_0_0_load_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_0_0_load/44 "/>
</bind>
</comp>

<comp id="797" class="1004" name="weight_buf3x3_2_0_1_load_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_0_1_load/44 "/>
</bind>
</comp>

<comp id="802" class="1004" name="weight_buf3x3_2_0_2_load_load_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_0_2_load/44 "/>
</bind>
</comp>

<comp id="807" class="1004" name="weight_buf3x3_2_1_0_load_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_1_0_load/44 "/>
</bind>
</comp>

<comp id="812" class="1004" name="weight_buf3x3_2_1_1_load_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_1_1_load/44 "/>
</bind>
</comp>

<comp id="817" class="1004" name="weight_buf3x3_2_1_2_load_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="0"/>
<pin id="819" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_1_2_load/44 "/>
</bind>
</comp>

<comp id="822" class="1004" name="weight_buf3x3_2_2_0_load_load_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_2_0_load/44 "/>
</bind>
</comp>

<comp id="827" class="1004" name="weight_buf3x3_2_2_1_load_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="0"/>
<pin id="829" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_2_1_load/44 "/>
</bind>
</comp>

<comp id="832" class="1004" name="weight_buf3x3_2_2_2_load_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="0"/>
<pin id="834" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3x3_2_2_2_load/44 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln62_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="5"/>
<pin id="839" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/47 "/>
</bind>
</comp>

<comp id="840" class="1004" name="mul_ln62_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="3" slack="0"/>
<pin id="842" dir="0" index="1" bw="15" slack="0"/>
<pin id="843" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/47 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tj_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="853" class="1005" name="ti_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="0"/>
<pin id="855" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="860" class="1005" name="indvar_flatten106_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="0"/>
<pin id="862" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten106 "/>
</bind>
</comp>

<comp id="867" class="1005" name="output_feature_map_read_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="47"/>
<pin id="869" dir="1" index="1" bw="64" slack="47"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="872" class="1005" name="input_feature_map_read_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="41"/>
<pin id="874" dir="1" index="1" bw="64" slack="41"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="877" class="1005" name="trunc_ln_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="63" slack="1"/>
<pin id="879" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="883" class="1005" name="trunc_ln1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="63" slack="11"/>
<pin id="885" dir="1" index="1" bw="63" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="trunc_ln2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="63" slack="21"/>
<pin id="891" dir="1" index="1" bw="63" slack="21"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="895" class="1005" name="trunc_ln3_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="63" slack="31"/>
<pin id="897" dir="1" index="1" bw="63" slack="31"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="901" class="1005" name="wt_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="wt_addr_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="1"/>
<pin id="908" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="wt_addr_2_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="wt_addr_3_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="1"/>
<pin id="918" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_3 "/>
</bind>
</comp>

<comp id="924" class="1005" name="select_ln62_1_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="3" slack="5"/>
<pin id="926" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="select_ln62_1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="trunc_ln62_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="1"/>
<pin id="931" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="934" class="1005" name="empty_41_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="2" slack="6"/>
<pin id="936" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="939" class="1005" name="tmp_36_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="1"/>
<pin id="941" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="mul_ln62_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="17" slack="1"/>
<pin id="1036" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="217"><net_src comp="110" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="110" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="110" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="112" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="112" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="112" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="112" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="112" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="112" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="122" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="124" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="122" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="128" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="122" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="132" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="122" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="136" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="322"><net_src comp="126" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="290" pin=5"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="290" pin=6"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="290" pin=7"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="290" pin=8"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="290" pin=9"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="290" pin=10"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="290" pin=11"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="290" pin=12"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="290" pin=13"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="290" pin=14"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="290" pin=15"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="290" pin=16"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="290" pin=17"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="290" pin=18"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="290" pin=19"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="290" pin=20"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="290" pin=21"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="290" pin=22"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="290" pin=23"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="290" pin=24"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="290" pin=25"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="290" pin=26"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="290" pin=27"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="290" pin=28"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="290" pin=29"/></net>

<net id="359"><net_src comp="130" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="2" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="362"><net_src comp="72" pin="0"/><net_sink comp="351" pin=4"/></net>

<net id="363"><net_src comp="74" pin="0"/><net_sink comp="351" pin=5"/></net>

<net id="372"><net_src comp="134" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="364" pin=4"/></net>

<net id="376"><net_src comp="80" pin="0"/><net_sink comp="364" pin=5"/></net>

<net id="383"><net_src comp="138" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="2" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="402"><net_src comp="196" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="403"><net_src comp="0" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="404"><net_src comp="84" pin="0"/><net_sink comp="386" pin=5"/></net>

<net id="405"><net_src comp="86" pin="0"/><net_sink comp="386" pin=6"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="386" pin=7"/></net>

<net id="407"><net_src comp="90" pin="0"/><net_sink comp="386" pin=8"/></net>

<net id="408"><net_src comp="92" pin="0"/><net_sink comp="386" pin=9"/></net>

<net id="409"><net_src comp="94" pin="0"/><net_sink comp="386" pin=10"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="386" pin=11"/></net>

<net id="411"><net_src comp="98" pin="0"/><net_sink comp="386" pin=12"/></net>

<net id="412"><net_src comp="100" pin="0"/><net_sink comp="386" pin=13"/></net>

<net id="458"><net_src comp="198" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="459"><net_src comp="102" pin="0"/><net_sink comp="413" pin=31"/></net>

<net id="460"><net_src comp="84" pin="0"/><net_sink comp="413" pin=32"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="413" pin=33"/></net>

<net id="462"><net_src comp="88" pin="0"/><net_sink comp="413" pin=34"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="413" pin=35"/></net>

<net id="464"><net_src comp="92" pin="0"/><net_sink comp="413" pin=36"/></net>

<net id="465"><net_src comp="94" pin="0"/><net_sink comp="413" pin=37"/></net>

<net id="466"><net_src comp="96" pin="0"/><net_sink comp="413" pin=38"/></net>

<net id="467"><net_src comp="98" pin="0"/><net_sink comp="413" pin=39"/></net>

<net id="468"><net_src comp="100" pin="0"/><net_sink comp="413" pin=40"/></net>

<net id="469"><net_src comp="104" pin="0"/><net_sink comp="413" pin=41"/></net>

<net id="470"><net_src comp="106" pin="0"/><net_sink comp="413" pin=42"/></net>

<net id="482"><net_src comp="200" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="483"><net_src comp="82" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="484"><net_src comp="76" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="471" pin=4"/></net>

<net id="487"><net_src comp="102" pin="0"/><net_sink comp="471" pin=5"/></net>

<net id="488"><net_src comp="104" pin="0"/><net_sink comp="471" pin=6"/></net>

<net id="489"><net_src comp="106" pin="0"/><net_sink comp="471" pin=7"/></net>

<net id="490"><net_src comp="108" pin="0"/><net_sink comp="471" pin=8"/></net>

<net id="499"><net_src comp="204" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="0" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="108" pin="0"/><net_sink comp="491" pin=5"/></net>

<net id="508"><net_src comp="114" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="250" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="110" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="116" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="518"><net_src comp="114" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="244" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="110" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="116" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="528"><net_src comp="114" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="238" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="110" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="116" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="538"><net_src comp="114" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="232" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="110" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="116" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="546"><net_src comp="118" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="120" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="120" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="564"><net_src comp="2" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="560" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="574"><net_src comp="2" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="570" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="584"><net_src comp="2" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="580" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="594"><net_src comp="2" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="590" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="184" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="597" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="186" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="188" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="612" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="190" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="120" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="612" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="624" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="618" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="615" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="654"><net_src comp="630" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="661"><net_src comp="192" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="651" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="194" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="665"><net_src comp="655" pin="4"/><net_sink comp="386" pin=3"/></net>

<net id="670"><net_src comp="630" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="188" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="606" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="638" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="666" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="70" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="695"><net_src comp="72" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="700"><net_src comp="74" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="413" pin=3"/></net>

<net id="705"><net_src comp="16" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="413" pin=4"/></net>

<net id="710"><net_src comp="18" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="413" pin=5"/></net>

<net id="715"><net_src comp="20" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="413" pin=6"/></net>

<net id="720"><net_src comp="22" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="413" pin=7"/></net>

<net id="725"><net_src comp="24" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="413" pin=8"/></net>

<net id="730"><net_src comp="26" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="413" pin=9"/></net>

<net id="735"><net_src comp="28" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="413" pin=10"/></net>

<net id="740"><net_src comp="30" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="413" pin=11"/></net>

<net id="745"><net_src comp="32" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="413" pin=12"/></net>

<net id="750"><net_src comp="34" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="413" pin=13"/></net>

<net id="755"><net_src comp="36" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="413" pin=14"/></net>

<net id="760"><net_src comp="38" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="413" pin=15"/></net>

<net id="765"><net_src comp="40" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="413" pin=16"/></net>

<net id="770"><net_src comp="42" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="413" pin=17"/></net>

<net id="775"><net_src comp="44" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="413" pin=18"/></net>

<net id="780"><net_src comp="46" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="413" pin=19"/></net>

<net id="785"><net_src comp="48" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="413" pin=20"/></net>

<net id="790"><net_src comp="50" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="413" pin=21"/></net>

<net id="795"><net_src comp="52" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="413" pin=22"/></net>

<net id="800"><net_src comp="54" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="413" pin=23"/></net>

<net id="805"><net_src comp="56" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="413" pin=24"/></net>

<net id="810"><net_src comp="58" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="413" pin=25"/></net>

<net id="815"><net_src comp="60" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="413" pin=26"/></net>

<net id="820"><net_src comp="62" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="413" pin=27"/></net>

<net id="825"><net_src comp="64" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="413" pin=28"/></net>

<net id="830"><net_src comp="66" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="413" pin=29"/></net>

<net id="835"><net_src comp="68" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="413" pin=30"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="202" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="214" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="856"><net_src comp="218" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="863"><net_src comp="222" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="870"><net_src comp="226" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="875"><net_src comp="256" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="880"><net_src comp="502" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="886"><net_src comp="512" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="892"><net_src comp="522" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="898"><net_src comp="532" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="904"><net_src comp="560" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="909"><net_src comp="570" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="914"><net_src comp="580" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="919"><net_src comp="590" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="927"><net_src comp="638" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="932"><net_src comp="646" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="937"><net_src comp="651" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="942"><net_src comp="655" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="386" pin=3"/></net>

<net id="1037"><net_src comp="840" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="491" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {48 49 }
	Port: weight_buf3x3_0_0_0 | {10 11 }
	Port: weight_buf3x3_0_0_1 | {10 11 }
	Port: weight_buf3x3_0_0_2 | {10 11 }
	Port: weight_buf3x3_0_1_0 | {10 11 }
	Port: weight_buf3x3_0_1_1 | {10 11 }
	Port: weight_buf3x3_0_1_2 | {10 11 }
	Port: weight_buf3x3_0_2_0 | {10 11 }
	Port: weight_buf3x3_0_2_1 | {10 11 }
	Port: weight_buf3x3_0_2_2 | {10 11 }
	Port: weight_buf3x3_1_0_0 | {10 11 }
	Port: weight_buf3x3_1_0_1 | {10 11 }
	Port: weight_buf3x3_1_0_2 | {10 11 }
	Port: weight_buf3x3_1_1_0 | {10 11 }
	Port: weight_buf3x3_1_1_1 | {10 11 }
	Port: weight_buf3x3_1_1_2 | {10 11 }
	Port: weight_buf3x3_1_2_0 | {10 11 }
	Port: weight_buf3x3_1_2_1 | {10 11 }
	Port: weight_buf3x3_1_2_2 | {10 11 }
	Port: weight_buf3x3_2_0_0 | {10 11 }
	Port: weight_buf3x3_2_0_1 | {10 11 }
	Port: weight_buf3x3_2_0_2 | {10 11 }
	Port: weight_buf3x3_2_1_0 | {10 11 }
	Port: weight_buf3x3_2_1_1 | {10 11 }
	Port: weight_buf3x3_2_1_2 | {10 11 }
	Port: weight_buf3x3_2_2_0 | {10 11 }
	Port: weight_buf3x3_2_2_1 | {10 11 }
	Port: weight_buf3x3_2_2_2 | {10 11 }
	Port: bias_buf3x3_0 | {20 21 }
	Port: bias_buf3x3_1 | {20 21 }
	Port: bias_buf3x3_2 | {20 21 }
	Port: weight_buf1x1_0 | {30 31 }
	Port: weight_buf1x1_1 | {30 31 }
	Port: weight_buf1x1_2 | {30 31 }
	Port: bias_buf1x1 | {40 41 }
	Port: inBuffer3x3_0_0 | {42 43 }
	Port: inBuffer3x3_0_1 | {42 43 }
	Port: inBuffer3x3_0_2 | {42 43 }
	Port: inBuffer3x3_1_0 | {42 43 }
	Port: inBuffer3x3_1_1 | {42 43 }
	Port: inBuffer3x3_1_2 | {42 43 }
	Port: inBuffer3x3_2_0 | {42 43 }
	Port: inBuffer3x3_2_1 | {42 43 }
	Port: inBuffer3x3_2_2 | {42 43 }
	Port: outBuffer3x3_0 | {44 45 }
	Port: outBuffer3x3_1 | {44 45 }
	Port: outBuffer3x3_2 | {44 45 }
	Port: outBuffer1x1 | {46 47 }
 - Input state : 
	Port: main_func : fm | {42 43 }
	Port: main_func : wt | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
	Port: main_func : input_feature_map | {1 }
	Port: main_func : weights_3x3 | {1 }
	Port: main_func : bias_3x3 | {1 }
	Port: main_func : weights_1x1 | {1 }
	Port: main_func : bias_1x1 | {1 }
	Port: main_func : output_feature_map | {1 }
	Port: main_func : weight_buf3x3_0_0_0 | {44 }
	Port: main_func : weight_buf3x3_0_0_1 | {44 }
	Port: main_func : weight_buf3x3_0_0_2 | {44 }
	Port: main_func : weight_buf3x3_0_1_0 | {44 }
	Port: main_func : weight_buf3x3_0_1_1 | {44 }
	Port: main_func : weight_buf3x3_0_1_2 | {44 }
	Port: main_func : weight_buf3x3_0_2_0 | {44 }
	Port: main_func : weight_buf3x3_0_2_1 | {44 }
	Port: main_func : weight_buf3x3_0_2_2 | {44 }
	Port: main_func : weight_buf3x3_1_0_0 | {44 }
	Port: main_func : weight_buf3x3_1_0_1 | {44 }
	Port: main_func : weight_buf3x3_1_0_2 | {44 }
	Port: main_func : weight_buf3x3_1_1_0 | {44 }
	Port: main_func : weight_buf3x3_1_1_1 | {44 }
	Port: main_func : weight_buf3x3_1_1_2 | {44 }
	Port: main_func : weight_buf3x3_1_2_0 | {44 }
	Port: main_func : weight_buf3x3_1_2_1 | {44 }
	Port: main_func : weight_buf3x3_1_2_2 | {44 }
	Port: main_func : weight_buf3x3_2_0_0 | {44 }
	Port: main_func : weight_buf3x3_2_0_1 | {44 }
	Port: main_func : weight_buf3x3_2_0_2 | {44 }
	Port: main_func : weight_buf3x3_2_1_0 | {44 }
	Port: main_func : weight_buf3x3_2_1_1 | {44 }
	Port: main_func : weight_buf3x3_2_1_2 | {44 }
	Port: main_func : weight_buf3x3_2_2_0 | {44 }
	Port: main_func : weight_buf3x3_2_2_1 | {44 }
	Port: main_func : weight_buf3x3_2_2_2 | {44 }
	Port: main_func : bias_buf3x3_0 | {44 }
	Port: main_func : bias_buf3x3_1 | {44 }
	Port: main_func : bias_buf3x3_2 | {44 }
	Port: main_func : weight_buf1x1_0 | {46 47 }
	Port: main_func : weight_buf1x1_1 | {46 47 }
	Port: main_func : weight_buf1x1_2 | {46 47 }
	Port: main_func : bias_buf1x1 | {46 47 }
	Port: main_func : inBuffer3x3_0_0 | {44 45 }
	Port: main_func : inBuffer3x3_0_1 | {44 45 }
	Port: main_func : inBuffer3x3_0_2 | {44 45 }
	Port: main_func : inBuffer3x3_1_0 | {44 45 }
	Port: main_func : inBuffer3x3_1_1 | {44 45 }
	Port: main_func : inBuffer3x3_1_2 | {44 45 }
	Port: main_func : inBuffer3x3_2_0 | {44 45 }
	Port: main_func : inBuffer3x3_2_1 | {44 45 }
	Port: main_func : inBuffer3x3_2_2 | {44 45 }
	Port: main_func : outBuffer3x3_0 | {46 47 }
	Port: main_func : outBuffer3x3_1 | {46 47 }
	Port: main_func : outBuffer3x3_2 | {46 47 }
	Port: main_func : outBuffer1x1 | {48 49 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln56 : 1
		store_ln39 : 1
	State 2
		wt_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		wt_addr_1 : 1
		empty_38 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		wt_addr_2 : 1
		empty_39 : 2
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		wt_addr_3 : 1
		empty_40 : 2
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		icmp_ln56 : 1
		add_ln56_1 : 1
		br_ln56 : 2
		add_ln56 : 1
		icmp_ln57 : 1
		select_ln62 : 2
		select_ln62_1 : 2
		trunc_ln62 : 3
		empty_41 : 3
		tmp_36 : 4
		call_ln62 : 5
		add_ln57 : 3
		store_ln56 : 2
		store_ln56 : 3
		store_ln39 : 4
	State 43
	State 44
		call_ln36 : 1
	State 45
	State 46
	State 47
		mul_ln62 : 1
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290 |    0    |    0    |    37   |   102   |
|          |                 grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351                 |    0    |    0    |    20   |    18   |
|          |         grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364         |    0    |    0    |    97   |    69   |
|   call   |                 grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377                 |    0    |    0    |    93   |    26   |
|          | grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386 |    1    |  1.525  |   619   |   722   |
|          | grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413 |    9    | 18.2472 |   2656  |   2367  |
|          | grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471 |    3    |  5.495  |   431   |   429   |
|          | grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491 |    1    |  2.014  |   221   |   414   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               add_ln56_1_fu_606                               |    0    |    0    |    0    |    12   |
|    add   |                                add_ln56_fu_618                                |    0    |    0    |    0    |    10   |
|          |                                add_ln57_fu_666                                |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln56_fu_600                               |    0    |    0    |    0    |    12   |
|          |                                icmp_ln57_fu_624                               |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                               select_ln62_fu_630                              |    0    |    0    |    0    |    3    |
|          |                              select_ln62_1_fu_638                             |    0    |    0    |    0    |    3    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                mul_ln62_fu_840                                |    0    |    0    |    0    |    5    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      output_feature_map_read_read_fu_226                      |    0    |    0    |    0    |    0    |
|          |                           bias_1x1_read_read_fu_232                           |    0    |    0    |    0    |    0    |
|   read   |                          weights_1x1_read_read_fu_238                         |    0    |    0    |    0    |    0    |
|          |                           bias_3x3_read_read_fu_244                           |    0    |    0    |    0    |    0    |
|          |                          weights_3x3_read_read_fu_250                         |    0    |    0    |    0    |    0    |
|          |                       input_feature_map_read_read_fu_256                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               grp_readreq_fu_262                              |    0    |    0    |    0    |    0    |
|  readreq |                               grp_readreq_fu_269                              |    0    |    0    |    0    |    0    |
|          |                               grp_readreq_fu_276                              |    0    |    0    |    0    |    0    |
|          |                               grp_readreq_fu_283                              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                trunc_ln_fu_502                                |    0    |    0    |    0    |    0    |
|partselect|                                trunc_ln1_fu_512                               |    0    |    0    |    0    |    0    |
|          |                                trunc_ln2_fu_522                               |    0    |    0    |    0    |    0    |
|          |                                trunc_ln3_fu_532                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               sext_ln17_5_fu_557                              |    0    |    0    |    0    |    0    |
|   sext   |                                sext_ln22_fu_567                               |    0    |    0    |    0    |    0    |
|          |                                sext_ln25_fu_577                               |    0    |    0    |    0    |    0    |
|          |                                sext_ln29_fu_587                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                               trunc_ln62_fu_646                               |    0    |    0    |    0    |    0    |
|          |                                empty_41_fu_651                                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                 tmp_36_fu_655                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                zext_ln62_fu_837                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                               |    14   | 27.2812 |   4174  |   4212  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|  bias_buf1x1  |    0   |   16   |   12   |    0   |
|inBuffer3x3_0_0|    2   |    0   |    0   |    0   |
|inBuffer3x3_0_1|    2   |    0   |    0   |    0   |
|inBuffer3x3_0_2|    2   |    0   |    0   |    0   |
|inBuffer3x3_1_0|    2   |    0   |    0   |    0   |
|inBuffer3x3_1_1|    2   |    0   |    0   |    0   |
|inBuffer3x3_1_2|    2   |    0   |    0   |    0   |
|inBuffer3x3_2_0|    2   |    0   |    0   |    0   |
|inBuffer3x3_2_1|    2   |    0   |    0   |    0   |
|inBuffer3x3_2_2|    2   |    0   |    0   |    0   |
|  outBuffer1x1 |   144  |    0   |    0   |    0   |
| outBuffer3x3_0|    4   |    0   |    0   |    0   |
| outBuffer3x3_1|    4   |    0   |    0   |    0   |
| outBuffer3x3_2|    4   |    0   |    0   |    0   |
|weight_buf1x1_0|    0   |   16   |   12   |    0   |
|weight_buf1x1_1|    0   |   16   |   12   |    0   |
|weight_buf1x1_2|    0   |   16   |   12   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |   174  |   64   |   48   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        empty_41_reg_934       |    2   |
|   indvar_flatten106_reg_860   |    5   |
| input_feature_map_read_reg_872|   64   |
|       mul_ln62_reg_1034       |   17   |
|output_feature_map_read_reg_867|   64   |
|     select_ln62_1_reg_924     |    3   |
|           ti_reg_853          |    3   |
|           tj_reg_846          |    3   |
|         tmp_36_reg_939        |    8   |
|       trunc_ln1_reg_883       |   63   |
|       trunc_ln2_reg_889       |   63   |
|       trunc_ln3_reg_895       |   63   |
|       trunc_ln62_reg_929      |    2   |
|        trunc_ln_reg_877       |   63   |
|       wt_addr_1_reg_906       |   16   |
|       wt_addr_2_reg_911       |   16   |
|       wt_addr_3_reg_916       |   16   |
|        wt_addr_reg_901        |   16   |
+-------------------------------+--------+
|             Total             |   487  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               grp_readreq_fu_262                              |  p1  |   2  |  16  |   32   ||    9    |
|                               grp_readreq_fu_269                              |  p1  |   2  |  16  |   32   ||    9    |
|                               grp_readreq_fu_276                              |  p1  |   2  |  16  |   32   ||    9    |
|                               grp_readreq_fu_283                              |  p1  |   2  |  16  |   32   ||    9    |
| grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386 |  p2  |   2  |   2  |    4   ||    9    |
| grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386 |  p3  |   2  |   8  |   16   ||    9    |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                     |      |      |      |   148  ||  2.934  ||    54   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |   27   |  4174  |  4212  |    -   |
|   Memory  |   174  |    -   |    -   |   64   |   48   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   487  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   174  |   14   |   30   |  4725  |  4314  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
