#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 20 19:04:05 2024
# Process ID: 7888
# Current directory: C:/Users/kifidon/410-lab-3/410-lab-3.runs/synth_1
# Command line: vivado.exe -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file: C:/Users/kifidon/410-lab-3/410-lab-3.runs/synth_1/datapath.vds
# Journal file: C:/Users/kifidon/410-lab-3/410-lab-3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3992 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 445.504 ; gain = 156.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/datapath.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/mux_4.vhd:31]
INFO: [Synth 8-226] default block is never used [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/mux_4.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mux4' (1#1) [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/mux_4.vhd:31]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/mux_2.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/mux_2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/mux_2.vhd:28]
INFO: [Synth 8-638] synthesizing module 'accumulator' [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/accumulator.vhd:34]
WARNING: [Synth 8-614] signal 'acc_write' is read in the process but is not in the sensitivity list [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/accumulator.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'accumulator' (3#1) [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/accumulator.vhd:34]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/register_file.vhd:47]
WARNING: [Synth 8-4767] Trying to implement RAM 'registers_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "registers_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'register_file' (4#1) [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/register_file.vhd:47]
INFO: [Synth 8-638] synthesizing module 'alu16' [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/alu.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'alu16' (5#1) [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/alu.vhd:34]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer' [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/tri_state_buffer.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer' (6#1) [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/tri_state_buffer.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'datapath' (7#1) [C:/Users/kifidon/Downloads/student_resources-20241121T000956Z-001/student_resources/datapath.vhd:52]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 508.309 ; gain = 219.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 508.309 ; gain = 219.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 508.309 ; gain = 219.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 508.309 ; gain = 219.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 24    
	  16 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module datapath 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module accumulator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
Module alu16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |    33|
|4     |LUT2   |    44|
|5     |LUT3   |    98|
|6     |LUT4   |   146|
|7     |LUT5   |    74|
|8     |LUT6   |   402|
|9     |MUXF7  |    12|
|10    |FDCE   |    32|
|11    |FDRE   |   161|
|12    |IBUF   |    62|
|13    |OBUF   |     4|
|14    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  1129|
|2     |  accumulator0  |accumulator   |    64|
|3     |  accumulator1  |accumulator_0 |    23|
|4     |  alu0          |alu16         |    10|
|5     |  alu1          |alu16_1       |    11|
|6     |  register_file |register_file |   934|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 742.715 ; gain = 453.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 775.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 775.719 ; gain = 486.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kifidon/410-lab-3/410-lab-3.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 19:04:30 2024...
