$date
	Sat Oct 24 17:07:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! OUT [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ SEL [2:0] $end
$scope module Bf $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' SEL [2:0] $end
$var reg 4 ( OUT [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 "
b1 %
#2
b1 !
b1 (
b1 #
b1 &
#4
b1 $
b1 '
#5
b10 !
b10 (
b10 $
b10 '
#6
b0 !
b0 (
b11 $
b11 '
#7
b1111 !
b1111 (
b100 $
b100 '
#8
b0 !
b0 (
b101 $
b101 '
#9
b100 !
b100 (
b101 "
b101 %
#10
b0 !
b0 (
b110 $
b110 '
#11
b1 !
b1 (
b110 #
b110 &
#20
