EN sevensegdrivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl14 1644492689
AR uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl13 1644492700
AR uartreceivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl29 1644492688
AR sr8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl09 1644492696
EN sevensegdriver NULL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl00 1644333782
EN controllogicvhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl02 1644422398
AR sevensegdriver behavioral "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl01 1644333783
AR fd_mxilinx_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl17 1644492682
EN uartreceivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl28 1644492687
EN clockdiv2_muser_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl22 1644492693
EN fd_mxilinx_clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl24 1644492703
AR clockdiv2_muser_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl19 1644492684
AR fd_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl21 1644492692
AR fd_mxilinx_clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl25 1644492704
EN fd_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl20 1644492691
AR sevensegdrivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl15 1644492690
EN toplevel NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl04 1644492701
EN uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl12 1644492699
EN clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl05 1644492685
AR controllogicvhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl03 1644422399
AR clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl06 1644492686
EN clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl26 1644492705
AR fdd8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl11 1644492698
EN fdd8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl10 1644492697
AR toplevel behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl07 1644492702
AR clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl27 1644492706
EN fd_mxilinx_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl16 1644492681
AR clockdiv2_muser_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl23 1644492694
EN sr8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl08 1644492695
EN clockdiv2_muser_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl18 1644492683
