INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/dff/dff.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/dff/dff.srcs/sim_1/new/dff_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff_tb'
