Partition Merge report for frequency_meter_Nios_display
Fri Oct 09 17:06:08 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Modified Assignments
  6. Partition Merge Rapid Recompile Table of Changed Logic Entities
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Fri Oct 09 17:06:08 2020           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; frequency_meter_Nios_display                    ;
; Top-level Entity Name           ; frequency_meter_Nios_display                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 3,095 / 15,880 ( 19 % )                         ;
; Total registers                 ; 4791                                            ;
; Total pins                      ; 55 / 314 ( 18 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,730,496 / 2,764,800 ( 63 % )                  ;
; Total DSP Blocks                ; 3 / 84 ( 4 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 5 ( 20 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit                 ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 100.00% (5636 / 5636)          ; 100.00% (5636 / 5636)         ;       ;
; sld_hub:auto_hub               ; Engaged                ; 97.85% (501 / 512)             ; 51.17% (262 / 512)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 96.18% (4608 / 4791)           ; 81.26% (3893 / 4791)          ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (42 / 42)              ; 100.00% (42 / 42)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Modified Assignments                     ; Target                                 ; Previous Value                                                                                                                                                                                                                                                                                                                                                                                                                                ; Current Value                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[9]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[6]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[24]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[18]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[21]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[10]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[27]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[4]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[13]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[5]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[29]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[14]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[25]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[30]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[11]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc[17]                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; freq_m_module:freq_meter|ShiftRight0~0 ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acq_trigger_in[129]                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; freq_m_module:freq_meter|ShiftRight0~0 ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acq_data_in[129]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SLD_DATA_BITS=130                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SLD_TRIGGER_BITS=130                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SLD_STORAGE_QUALIFIER_BITS=130                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                            ; SLD_INVERSION_MASK_LENGTH=413                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; crc[30]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; crc[25]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; crc[11]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; crc[14]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; crc[17]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; crc[5]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; crc[13]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd                   ; crc[29]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; crc[10]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; crc[27]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; crc[4]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; crc[9]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; crc[18]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; crc[21]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; crc[24]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc                   ; crc[6]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; SLD_DATA_BITS=129                                                                                                                                                                                                                                                                                                                                                                                                                             ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; SLD_TRIGGER_BITS=129                                                                                                                                                                                                                                                                                                                                                                                                                          ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; SLD_STORAGE_QUALIFIER_BITS=129                                                                                                                                                                                                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                        ; SLD_INVERSION_MASK_LENGTH=410                                                                                                                                                                                                                                                                                                                                                                                                                 ; --                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PARTITION_NETLIST_TYPE                   ;                                        ; POST_FIT                                                                                                                                                                                                                                                                                                                                                                                                                                      ; SOURCE                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub              ; 23                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s784:auto_generated                                                                                                                                            ; 259                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; 49                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_iai:auto_generated                                                        ; 36                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; 8                       ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                        ; 7                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; 7                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; 3                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                           ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+
; Name                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                    ; Details ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+
; Nios_display_system:u0|freq_base_export[0]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[0]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[0]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[0]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[10]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[10]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[10]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[10]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[11]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[11]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[11]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[11]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[12]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[12]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[12]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[12]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[13]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[13]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[13]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[13]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[14]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[14]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[14]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[14]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[15]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[15]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[15]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[15]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[16]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[16]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[16]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[16]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[17]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[17]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[17]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[17]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[18]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[18]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[18]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[18]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[19]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[19]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[19]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[19]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[1]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[1]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[1]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[1]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[20]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[20]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[20]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[20]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[21]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[21]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[21]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[21]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[22]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[22]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[22]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[22]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[23]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[23]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[23]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[23]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[24]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[24]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[24]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[24]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[25]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[25]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[25]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[25]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[26]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[26]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[26]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[26]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[27]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[27]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[27]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[27]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[28]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[28]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[28]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[28]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[29]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[29]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[29]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[29]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[2]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[2]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[2]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[2]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[30]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[30]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[30]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[30]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[31]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[31]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[31]                            ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[31]          ; N/A     ;
; Nios_display_system:u0|freq_base_export[3]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[3]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[3]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[3]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[4]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[4]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[4]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[4]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[5]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[5]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[5]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[5]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[6]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[6]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[6]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[6]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[7]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[7]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[7]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[7]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[8]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[8]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[8]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[8]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[9]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[9]           ; N/A     ;
; Nios_display_system:u0|freq_base_export[9]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[9]           ; N/A     ;
; Nios_display_system:u0|time_del_export[0]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[0]            ; N/A     ;
; Nios_display_system:u0|time_del_export[0]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[0]            ; N/A     ;
; Nios_display_system:u0|time_del_export[10]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[10]           ; N/A     ;
; Nios_display_system:u0|time_del_export[10]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[10]           ; N/A     ;
; Nios_display_system:u0|time_del_export[11]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[11]           ; N/A     ;
; Nios_display_system:u0|time_del_export[11]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[11]           ; N/A     ;
; Nios_display_system:u0|time_del_export[12]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[12]           ; N/A     ;
; Nios_display_system:u0|time_del_export[12]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[12]           ; N/A     ;
; Nios_display_system:u0|time_del_export[13]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[13]           ; N/A     ;
; Nios_display_system:u0|time_del_export[13]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[13]           ; N/A     ;
; Nios_display_system:u0|time_del_export[14]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[14]           ; N/A     ;
; Nios_display_system:u0|time_del_export[14]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[14]           ; N/A     ;
; Nios_display_system:u0|time_del_export[15]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[15]           ; N/A     ;
; Nios_display_system:u0|time_del_export[15]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[15]           ; N/A     ;
; Nios_display_system:u0|time_del_export[16]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[16]           ; N/A     ;
; Nios_display_system:u0|time_del_export[16]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[16]           ; N/A     ;
; Nios_display_system:u0|time_del_export[17]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[17]           ; N/A     ;
; Nios_display_system:u0|time_del_export[17]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[17]           ; N/A     ;
; Nios_display_system:u0|time_del_export[18]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[18]           ; N/A     ;
; Nios_display_system:u0|time_del_export[18]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[18]           ; N/A     ;
; Nios_display_system:u0|time_del_export[19]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[19]           ; N/A     ;
; Nios_display_system:u0|time_del_export[19]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[19]           ; N/A     ;
; Nios_display_system:u0|time_del_export[1]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[1]            ; N/A     ;
; Nios_display_system:u0|time_del_export[1]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[1]            ; N/A     ;
; Nios_display_system:u0|time_del_export[20]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[20]           ; N/A     ;
; Nios_display_system:u0|time_del_export[20]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[20]           ; N/A     ;
; Nios_display_system:u0|time_del_export[21]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[21]           ; N/A     ;
; Nios_display_system:u0|time_del_export[21]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[21]           ; N/A     ;
; Nios_display_system:u0|time_del_export[22]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[22]           ; N/A     ;
; Nios_display_system:u0|time_del_export[22]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[22]           ; N/A     ;
; Nios_display_system:u0|time_del_export[23]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[23]           ; N/A     ;
; Nios_display_system:u0|time_del_export[23]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[23]           ; N/A     ;
; Nios_display_system:u0|time_del_export[24]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[24]           ; N/A     ;
; Nios_display_system:u0|time_del_export[24]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[24]           ; N/A     ;
; Nios_display_system:u0|time_del_export[25]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[25]           ; N/A     ;
; Nios_display_system:u0|time_del_export[25]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[25]           ; N/A     ;
; Nios_display_system:u0|time_del_export[26]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[26]           ; N/A     ;
; Nios_display_system:u0|time_del_export[26]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[26]           ; N/A     ;
; Nios_display_system:u0|time_del_export[27]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[27]           ; N/A     ;
; Nios_display_system:u0|time_del_export[27]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[27]           ; N/A     ;
; Nios_display_system:u0|time_del_export[28]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[28]           ; N/A     ;
; Nios_display_system:u0|time_del_export[28]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[28]           ; N/A     ;
; Nios_display_system:u0|time_del_export[29]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[29]           ; N/A     ;
; Nios_display_system:u0|time_del_export[29]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[29]           ; N/A     ;
; Nios_display_system:u0|time_del_export[2]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[2]            ; N/A     ;
; Nios_display_system:u0|time_del_export[2]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[2]            ; N/A     ;
; Nios_display_system:u0|time_del_export[30]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[30]           ; N/A     ;
; Nios_display_system:u0|time_del_export[30]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[30]           ; N/A     ;
; Nios_display_system:u0|time_del_export[31]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[31]           ; N/A     ;
; Nios_display_system:u0|time_del_export[31]                             ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[31]           ; N/A     ;
; Nios_display_system:u0|time_del_export[3]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[3]            ; N/A     ;
; Nios_display_system:u0|time_del_export[3]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[3]            ; N/A     ;
; Nios_display_system:u0|time_del_export[4]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[4]            ; N/A     ;
; Nios_display_system:u0|time_del_export[4]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[4]            ; N/A     ;
; Nios_display_system:u0|time_del_export[5]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[5]            ; N/A     ;
; Nios_display_system:u0|time_del_export[5]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[5]            ; N/A     ;
; Nios_display_system:u0|time_del_export[6]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[6]            ; N/A     ;
; Nios_display_system:u0|time_del_export[6]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[6]            ; N/A     ;
; Nios_display_system:u0|time_del_export[7]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[7]            ; N/A     ;
; Nios_display_system:u0|time_del_export[7]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[7]            ; N/A     ;
; Nios_display_system:u0|time_del_export[8]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[8]            ; N/A     ;
; Nios_display_system:u0|time_del_export[8]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[8]            ; N/A     ;
; Nios_display_system:u0|time_del_export[9]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[9]            ; N/A     ;
; Nios_display_system:u0|time_del_export[9]                              ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[9]            ; N/A     ;
; freq_m_module:freq_meter|clk_base                                      ; pre-synthesis ; connected ; Top                            ; post-fit          ; PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; freq_m_module:freq_meter|freq_base[0]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[0]           ; N/A     ;
; freq_m_module:freq_meter|freq_base[0]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:freq_base|data_out[0]           ; N/A     ;
; freq_m_module:freq_meter|freq_base[10]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[10]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[11]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[11]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[12]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[12]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[13]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[13]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[14]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[14]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[15]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[15]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[16]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[16]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[17]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[17]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[18]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[18]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[19]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[19]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[1]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[1]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[20]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[20]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[21]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[21]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[22]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[22]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[23]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[23]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[24]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[24]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[25]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[25]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[26]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[26]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[27]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[27]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[28]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[28]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[29]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[29]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[2]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[2]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[30]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[30]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[31]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[31]                                 ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[3]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[3]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[4]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[4]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[5]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[5]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[6]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[6]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[7]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[7]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[8]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[8]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[9]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|freq_base[9]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[0]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[0]            ; N/A     ;
; freq_m_module:freq_meter|time_del[0]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_base:time_del|data_out[0]            ; N/A     ;
; freq_m_module:freq_meter|time_del[10]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[10]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[11]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[11]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[12]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[12]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[13]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[13]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[14]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[14]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[15]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[15]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[16]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[16]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[17]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[17]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[18]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[18]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[19]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[19]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[1]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[1]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[20]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[20]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[21]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[21]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[22]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[22]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[23]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[23]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[24]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[24]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[25]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[25]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[26]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[26]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[27]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[27]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[28]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[28]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[29]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[29]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[2]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[2]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[30]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[30]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[31]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[31]                                  ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[3]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[3]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[4]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[4]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[5]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[5]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[6]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[6]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[7]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[7]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[8]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[8]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[9]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; freq_m_module:freq_meter|time_del[9]                                   ; pre-synthesis ; connected ; Top                            ; post-fit          ; GND                                                                                  ; N/A     ;
; Nios_display_system:u0|Nios_display_system_freq_en:freq_en|readdata[0] ; post-fitting  ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_en:freq_en|readdata[0]               ; N/A     ;
; Nios_display_system:u0|Nios_display_system_freq_en:freq_en|readdata[0] ; post-fitting  ; connected ; Top                            ; post-fit          ; Nios_display_system:u0|Nios_display_system_freq_en:freq_en|readdata[0]               ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; freq_m_module:freq_meter|ShiftRight0~0                                 ; post-fitting  ; connected ; Top                            ; post-fit          ; freq_m_module:freq_meter|ShiftRight0~0                                               ; N/A     ;
; freq_m_module:freq_meter|ShiftRight0~0                                 ; post-fitting  ; connected ; Top                            ; post-fit          ; freq_m_module:freq_meter|ShiftRight0~0                                               ; N/A     ;
; freq_m_module:freq_meter|cout_b                                        ; post-fitting  ; connected ; Top                            ; post-fit          ; freq_m_module:freq_meter|cout_b                                                      ; N/A     ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                        ; Partition ; Type          ; Location           ; Status                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; FPGA_CLK2_50                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- FPGA_CLK2_50                                                                                                                                                                                                                         ; Top       ; Input Pad     ; IOPAD_X38_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_CLK2_50~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; IOIBUF_X38_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; FPGA_CLK3_50                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- FPGA_CLK3_50                                                                                                                                                                                                                         ; Top       ; Input Pad     ; IOPAD_X15_Y61_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- FPGA_CLK3_50~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; IOIBUF_X15_Y61_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[0]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[0]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X46_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[0]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X46_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[10]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[10]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X51_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[10]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X51_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[11]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[11]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X53_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[11]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X53_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[12]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[12]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X64_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[12]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[13]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[13]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X50_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[13]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[14]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[14]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[14]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[15]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[15]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X50_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[15]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[16]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[16]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X61_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[16]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X61_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[17]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[17]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X65_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[17]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X65_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[18]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[18]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X59_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[18]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X59_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[19]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[19]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X59_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[19]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X59_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[1]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[1]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X65_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[1]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X65_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[20]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[20]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X48_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[20]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X48_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[21]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[21]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X48_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[21]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X48_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[22]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[22]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X48_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[22]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X48_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[23]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[23]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X51_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[23]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X51_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[24]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[24]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X62_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[24]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[25]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[25]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X51_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[25]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X51_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[26]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[26]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X55_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[26]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X55_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[27]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[27]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X59_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[27]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X59_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[28]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[28]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X51_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[28]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X51_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[29]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[29]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X57_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[29]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X57_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[2]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[2]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X46_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[2]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X46_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[30]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[30]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X55_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[30]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X55_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[31]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[31]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X50_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[31]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[32]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[32]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X57_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[32]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X57_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[33]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[33]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X62_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[33]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[34]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[34]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X50_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[34]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[35]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[35]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; IOPAD_X64_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[35]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[3]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[3]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X65_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[3]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X65_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[4]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[4]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X62_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[4]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[5]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[5]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X61_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[5]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X61_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[6]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[6]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X59_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[6]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X59_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[7]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[7]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X57_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[7]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X57_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[8]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[8]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X55_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[8]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X55_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; GPIO[9]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO[9]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X53_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO[9]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X53_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; KEY[0]                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[0]                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- KEY[0]~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; KEY[1]                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                                                                                                                                                                                               ; Top       ; Input Pad     ; IOPAD_X46_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; IOIBUF_X46_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; LED[0]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[0]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; IOPAD_X68_Y12_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[0]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X68_Y12_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; LED[1]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[1]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; IOPAD_X68_Y13_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[1]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X68_Y13_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; LED[2]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[2]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; IOPAD_X68_Y13_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[2]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X68_Y13_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; LED[3]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[3]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; IOPAD_X68_Y13_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[3]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X68_Y13_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; LED[4]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[4]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; IOPAD_X68_Y10_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[4]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X68_Y10_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; LED[5]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[5]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; IOPAD_X68_Y10_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[5]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X68_Y10_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; LED[6]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[6]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; IOPAD_X68_Y12_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[6]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X68_Y12_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; LED[7]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LED[7]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; IOPAD_X68_Y13_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LED[7]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X68_Y13_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; SW[0]                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                                                                                                                                                                                ; Top       ; Input Pad     ; IOPAD_X4_Y61_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; IOIBUF_X4_Y61_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; SW[1]                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                                                                                                                                                                                ; Top       ; Input Pad     ; IOPAD_X4_Y61_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; IOIBUF_X4_Y61_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; SW[2]                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                                                                                                                                                                                ; Top       ; Input Pad     ; IOPAD_X4_Y61_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; IOIBUF_X4_Y61_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; SW[3]                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                                                                                                                                                                                ; Top       ; Input Pad     ; IOPAD_X4_Y61_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; IOIBUF_X4_Y61_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                          ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; lvds_freq                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- lvds_freq                                                                                                                                                                                                                            ; Top       ; Input Pad     ; IOPAD_X12_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- lvds_freq~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; IOIBUF_X12_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_clk_base                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_0_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_10_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_11_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_12_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_13_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_14_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_15_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_16_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_17_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_18_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_19_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_1_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_20_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_21_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_22_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_23_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_24_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_25_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_26_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_27_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_28_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_29_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_2_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_30_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_31_                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_3_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_4_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_5_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_6_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_7_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_8_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_freq_base_9_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_0_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_10_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_11_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_12_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_13_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_14_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_15_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_16_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_17_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_18_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_19_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_1_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_20_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_21_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_22_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_23_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_24_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_25_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_26_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_27_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_28_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_29_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_2_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_30_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_31_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_3_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_4_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_5_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_6_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_7_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_8_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.freq_meter_time_del_9_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_0_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_10_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_11_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_12_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_13_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_14_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_15_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_16_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_17_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_18_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_19_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_1_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_20_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_21_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_22_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_23_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_24_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_25_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_26_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_27_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_28_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_29_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_2_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_30_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_31_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_3_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_4_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_5_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_6_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_7_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_8_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_freq_base_export_9_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_0_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_10_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_11_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_12_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_13_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_14_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_15_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_16_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_17_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_18_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_19_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_1_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_20_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_21_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_22_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_23_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_24_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_25_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_26_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_27_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_28_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_29_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_2_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_30_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_31_                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_3_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_4_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_5_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_6_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_7_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_8_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.u0_time_del_export_9_                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
; ~QUARTUS_CREATED_GND~0                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                             ;           ;               ;                    ;                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+-------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                  ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3408                      ;
;                                             ;                           ;
; Combinational ALUT usage for logic          ; 2816                      ;
;     -- 7 input functions                    ; 52                        ;
;     -- 6 input functions                    ; 648                       ;
;     -- 5 input functions                    ; 655                       ;
;     -- 4 input functions                    ; 460                       ;
;     -- <=3 input functions                  ; 1001                      ;
;                                             ;                           ;
; Dedicated logic registers                   ; 4791                      ;
;                                             ;                           ;
; I/O pins                                    ; 55                        ;
; Total MLAB memory bits                      ; 0                         ;
; Total block memory bits                     ; 1730496                   ;
;                                             ;                           ;
; Total DSP Blocks                            ; 3                         ;
;                                             ;                           ;
; Total PLLs                                  ; 1                         ;
;     -- Fractional PLLs                      ; 1                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; FPGA_CLK1_50~inputCLKENA0 ;
; Maximum fan-out                             ; 2329                      ;
; Total fan-out                               ; 36528                     ;
; Average fan-out                             ; 3.76                      ;
+---------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; Nios_display_system:u0|Nios_display_system_jtag_uart_0:jtag_uart_0|Nios_display_system_jtag_uart_0_scfifo_r:the_Nios_display_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_jtag_uart_0:jtag_uart_0|Nios_display_system_jtag_uart_0_scfifo_w:the_Nios_display_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_bht_module:Nios_display_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_dc_data_module:Nios_display_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_dc_tag_module:Nios_display_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 11           ; 64           ; 11           ; 704     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_dc_victim_module:Nios_display_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_ic_data_module:Nios_display_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_ic_tag_module:Nios_display_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci|Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem:the_Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem|Nios_display_system_nios2_gen2_0_cpu_ociram_sp_ram_module:Nios_display_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_register_bank_a_module:Nios_display_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_register_bank_b_module:Nios_display_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                     ;
; Nios_display_system:u0|Nios_display_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4lk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 50000        ; 32           ; --           ; --           ; 1600000 ; Nios_display_system_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s784:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 512          ; 130          ; 512          ; 130          ; 66560   ; None                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Oct 09 17:05:57 2020
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35006): Using previously generated Fitter netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 294 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v Line: 10
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v Line: 11
Info (21057): Implemented 6896 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 6483 logic cells
    Info (21064): Implemented 342 RAM segments
    Info (21062): Implemented 3 DSP elements
Warning (20013): Ignored 1 assignments for entity "altsyncram_c884" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_c884 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5334 megabytes
    Info: Processing ended: Fri Oct 09 17:06:09 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


