../build/emu-compile/VSimTop.cpp ../build/emu-compile/VSimTop.h ../build/emu-compile/VSimTop.mk ../build/emu-compile/VSimTop__Dpi.cpp ../build/emu-compile/VSimTop__Dpi.h ../build/emu-compile/VSimTop__Syms.cpp ../build/emu-compile/VSimTop__Syms.h ../build/emu-compile/VSimTop__Trace.cpp ../build/emu-compile/VSimTop__Trace__Slow.cpp ../build/emu-compile/VSimTop___024root.cpp ../build/emu-compile/VSimTop___024root.h ../build/emu-compile/VSimTop___024root__Slow.cpp ../build/emu-compile/VSimTop___024unit.cpp ../build/emu-compile/VSimTop___024unit.h ../build/emu-compile/VSimTop___024unit__Slow.cpp ../build/emu-compile/VSimTop__stats.txt ../build/emu-compile/VSimTop__ver.d ../build/emu-compile/VSimTop_classes.mk  : /usr/local/bin/verilator_bin /home/tela/Arch2025/lab2/build/../vsrc/../build/../vsrc/SimTop.sv /home/tela/Arch2025/lab2/build/../vsrc/include/common.sv /home/tela/Arch2025/lab2/build/../vsrc/include/config.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/decode/decode.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/decode/decoder.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/execute/alu.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/execute/execute.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/fetch/fetch.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/fetch/pcselect.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/memory/memory.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/regfile/regfile.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_DE.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_EM.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_FD.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/regs/reg_MW.sv /home/tela/Arch2025/lab2/build/../vsrc/pipeline/writeback/writeback.sv /home/tela/Arch2025/lab2/build/../vsrc/src/core.sv /home/tela/Arch2025/lab2/build/../vsrc/util/CBusArbiter.sv /home/tela/Arch2025/lab2/build/../vsrc/util/DBusToCBus.sv /home/tela/Arch2025/lab2/build/../vsrc/util/IBusToCBus.sv /usr/local/bin/verilator_bin src/test/vsrc/common/EICG_wrapper.v src/test/vsrc/common/SimJTAG.v src/test/vsrc/common/assert.v src/test/vsrc/common/difftest.v src/test/vsrc/common/ram.sv src/test/vsrc/common/ram.v src/test/vsrc/common/ref.v 
