Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: SRM_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SRM_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SRM_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : SRM_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\smr.vhd" into library work
Parsing entity <SRM>.
Parsing architecture <Behavioral> of entity <srm>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\shift_add3.vhd" into library work
Parsing entity <SHIFT_ADD>.
Parsing architecture <Behavioral> of entity <shift_add>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\divisor.vhd" into library work
Parsing entity <DISPLAYS>.
Parsing architecture <Behavioral> of entity <displays>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\disp.vhd" into library work
Parsing entity <DIV_CLK>.
Parsing architecture <Behavioral> of entity <div_clk>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\SRM_TOP_LEVEL.vhd" into library work
Parsing entity <SRM_top>.
Parsing architecture <Behavioral> of entity <srm_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SRM_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <SRM> (architecture <Behavioral>) from library <work>.

Elaborating entity <SHIFT_ADD> (architecture <Behavioral>) from library <work>.

Elaborating entity <DISPLAYS> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\divisor.vhd" Line 43. Case statement is complete. others clause is never selected

Elaborating entity <DIV_CLK> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SRM_top>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\SRM_TOP_LEVEL.vhd".
    Summary:
	no macro.
Unit <SRM_top> synthesized.

Synthesizing Unit <SRM>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\smr.vhd".
    Found 8-bit adder for signal <GND_6_o_GND_6_o_add_0_OUT> created at line 32.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_3_OUT<7:0>> created at line 35.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_4_OUT<7:0>> created at line 36.
    Found 4x4-bit multiplier for signal <A[3]_B[3]_MuLt_6_OUT> created at line 39.
    Found 8x3-bit Read Only RAM for signal <leds>
    Found 4-bit comparator lessequal for signal <n0001> created at line 35
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <SRM> synthesized.

Synthesizing Unit <SHIFT_ADD>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\shift_add3.vhd".
    Found 4-bit adder for signal <GND_8_o_GND_8_o_add_1_OUT> created at line 58.
    Found 4-bit adder for signal <C[7]_GND_8_o_add_3_OUT> created at line 58.
    Found 4-bit adder for signal <C[6]_GND_8_o_add_5_OUT> created at line 58.
    Found 4-bit adder for signal <C[5]_GND_8_o_add_7_OUT> created at line 58.
    Found 4-bit adder for signal <GND_8_o_GND_8_o_add_9_OUT> created at line 61.
    Found 4-bit adder for signal <C[4]_GND_8_o_add_11_OUT> created at line 58.
    Found 4-bit adder for signal <GND_8_o_GND_8_o_add_13_OUT> created at line 61.
    Found 3-bit comparator greater for signal <PWR_8_o_C[7]_LessThan_1_o> created at line 57
    Found 4-bit comparator greater for signal <GND_8_o_C[7]_LessThan_3_o> created at line 57
    Found 4-bit comparator greater for signal <GND_8_o_C[6]_LessThan_5_o> created at line 57
    Found 4-bit comparator greater for signal <GND_8_o_C[5]_LessThan_7_o> created at line 57
    Found 3-bit comparator greater for signal <PWR_8_o_GND_8_o_LessThan_9_o> created at line 60
    Found 4-bit comparator greater for signal <GND_8_o_C[4]_LessThan_11_o> created at line 57
    Found 4-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_13_o> created at line 60
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <SHIFT_ADD> synthesized.

Synthesizing Unit <DISPLAYS>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\divisor.vhd".
    Found 4-bit register for signal <AN>.
    Found 4-bit register for signal <D>.
    Found 2-bit register for signal <SEL>.
    Found 2-bit adder for signal <SEL[1]_GND_9_o_add_0_OUT> created at line 36.
    Found 4x4-bit Read Only RAM for signal <SEL[1]_GND_9_o_wide_mux_1_OUT>
    Found 16x8-bit Read Only RAM for signal <DISPLAY>
    Found 4-bit 4-to-1 multiplexer for signal <SEL[1]_signo[3]_wide_mux_2_OUT> created at line 38.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DISPLAYS> synthesized.

Synthesizing Unit <DIV_CLK>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\Practica_4\disp.vhd".
    Found 16-bit register for signal <conta_1250us>.
    Found 1-bit register for signal <SAL_400Hz>.
    Found 16-bit adder for signal <conta_1250us[15]_GND_10_o_add_1_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DIV_CLK> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 7
 8-bit addsub                                          : 1
# Registers                                            : 5
 1-bit register                                        : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 2
# Comparators                                          : 8
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 28
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 11

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DISPLAYS>.
The following registers are absorbed into counter <SEL>: 1 register on signal <SEL>.
INFO:Xst:3231 - The small RAM <Mram_DISPLAY> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <D>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DISPLAY>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_SEL[1]_GND_9_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SEL>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DISPLAYS> synthesized (advanced).

Synthesizing (advanced) Unit <DIV_CLK>.
The following registers are absorbed into counter <conta_1250us>: 1 register on signal <conta_1250us>.
Unit <DIV_CLK> synthesized (advanced).

Synthesizing (advanced) Unit <SRM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_leds> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <selOp>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <leds>          |          |
    -----------------------------------------------------------------------
Unit <SRM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit addsub                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 8
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 28
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SRM_top> ...

Optimizing unit <SRM> ...

Optimizing unit <SHIFT_ADD> ...

Optimizing unit <DISPLAYS> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SRM_top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SRM_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 163
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 23
#      LUT3                        : 6
#      LUT4                        : 15
#      LUT5                        : 17
#      LUT6                        : 39
#      MUXCY                       : 21
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 27
#      FD                          : 26
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 11
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  11440     0%  
 Number of Slice LUTs:                  117  out of   5720     2%  
    Number used as Logic:               117  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    117
   Number with an unused Flip Flop:      90  out of    117    76%  
   Number with an unused LUT:             0  out of    117     0%  
   Number of fully used LUT-FF pairs:    27  out of    117    23%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    186    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 17    |
DIV/SAL_400Hz                      | NONE(DISP/SEL_1)       | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.867ns (Maximum Frequency: 258.575MHz)
   Minimum input arrival time before clock: 14.054ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: 12.677ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.867ns (frequency: 258.575MHz)
  Total number of paths / destination ports: 409 / 18
-------------------------------------------------------------------------
Delay:               3.867ns (Levels of Logic = 3)
  Source:            DIV/conta_1250us_13 (FF)
  Destination:       DIV/conta_1250us_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DIV/conta_1250us_13 to DIV/conta_1250us_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  DIV/conta_1250us_13 (DIV/conta_1250us_13)
     LUT6:I0->O            2   0.203   0.721  DIV/PWR_10_o_conta_1250us[15]_equal_1_o<15>4_SW0 (N7)
     LUT6:I4->O           16   0.203   1.005  DIV/PWR_10_o_conta_1250us[15]_equal_1_o<15>4 (DIV/PWR_10_o_conta_1250us[15]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  DIV/Mcount_conta_1250us_eqn_01 (DIV/Mcount_conta_1250us_eqn_0)
     FD:D                      0.102          DIV/conta_1250us_0
    ----------------------------------------
    Total                      3.867ns (1.160ns logic, 2.707ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV/SAL_400Hz'
  Clock period: 2.769ns (frequency: 361.122MHz)
  Total number of paths / destination ports: 21 / 10
-------------------------------------------------------------------------
Delay:               2.769ns (Levels of Logic = 2)
  Source:            DISP/SEL_1 (FF)
  Destination:       DISP/D_1 (FF)
  Source Clock:      DIV/SAL_400Hz rising
  Destination Clock: DIV/SAL_400Hz rising

  Data Path: DISP/SEL_1 to DISP/D_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.130  DISP/SEL_1 (DISP/SEL_1)
     LUT6:I2->O            1   0.203   0.684  DISP/Mmux_SEL[1]_signo[3]_wide_mux_2_OUT21 (DISP/Mmux_SEL[1]_signo[3]_wide_mux_2_OUT2)
     LUT6:I4->O            1   0.203   0.000  DISP/Mmux_SEL[1]_signo[3]_wide_mux_2_OUT23 (DISP/SEL[1]_signo[3]_wide_mux_2_OUT<1>)
     FD:D                      0.102          DISP/D_1
    ----------------------------------------
    Total                      2.769ns (0.955ns logic, 1.814ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV/SAL_400Hz'
  Total number of paths / destination ports: 48060 / 4
-------------------------------------------------------------------------
Offset:              14.054ns (Levels of Logic = 12)
  Source:            SW<4> (PAD)
  Destination:       DISP/D_1 (FF)
  Destination Clock: DIV/SAL_400Hz rising

  Data Path: SW<4> to DISP/D_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  SW_4_IBUF (SW_4_IBUF)
     LUT4:I1->O            1   0.205   0.808  SumResMul/B[3]_A[3]_LessThan_2_o1_SW0 (N5)
     LUT5:I2->O            5   0.205   0.819  SumResMul/B[3]_A[3]_LessThan_2_o1 (SumResMul/B[3]_A[3]_LessThan_2_o)
     LUT5:I3->O            3   0.203   1.015  SumResMul/Mmux__n0044_A33 (SumResMul/Mmux__n0044_rs_A<7>)
     LUT6:I0->O            4   0.203   1.028  SumResMul/Mmux__n0044_rs_lut<1>1 (SumResMul/Mmux__n0044_rs_lut<1>)
     LUT6:I1->O            1   0.203   0.580  SumResMul/Mmux_C531 (SumResMul/Mmux_C531)
     LUT5:I4->O            4   0.205   1.048  SumResMul/Mmux_C532 (SumResMul/Mmux_C53)
     LUT6:I0->O           11   0.203   1.227  SumResMul/Mmux_C54 (LED_4_OBUF)
     LUT5:I0->O            5   0.203   1.059  SHIFT_ADD_3/Mmux_C[5]_C[6]_MUX_36_o11 (SHIFT_ADD_3/Madd_C[5]_GND_8_o_add_7_OUT_lut<3>)
     LUT5:I0->O            4   0.203   1.048  SHIFT_ADD_3/Mmux_C[5]_C[5]_MUX_39_o11 (SHIFT_ADD_3/Madd_GND_8_o_GND_8_o_add_13_OUT_cy<0>)
     LUT6:I0->O            1   0.203   0.580  DISP/Mmux_SEL[1]_signo[3]_wide_mux_2_OUT22 (DISP/Mmux_SEL[1]_signo[3]_wide_mux_2_OUT21)
     LUT6:I5->O            1   0.205   0.000  DISP/Mmux_SEL[1]_signo[3]_wide_mux_2_OUT23 (DISP/SEL[1]_signo[3]_wide_mux_2_OUT<1>)
     FD:D                      0.102          DISP/D_1
    ----------------------------------------
    Total                     14.054ns (3.565ns logic, 10.489ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV/SAL_400Hz'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            DISP/D_1 (FF)
  Destination:       DISPLAY<7> (PAD)
  Source Clock:      DIV/SAL_400Hz rising

  Data Path: DISP/D_1 to DISPLAY<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  DISP/D_1 (DISP/D_1)
     LUT4:I0->O            1   0.203   0.579  DISP/Mram_DISPLAY71 (DISPLAY_7_OBUF)
     OBUF:I->O                 2.571          DISPLAY_7_OBUF (DISPLAY<7>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1458 / 11
-------------------------------------------------------------------------
Delay:               12.677ns (Levels of Logic = 9)
  Source:            SW<4> (PAD)
  Destination:       LED<4> (PAD)

  Data Path: SW<4> to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  SW_4_IBUF (SW_4_IBUF)
     LUT4:I1->O            1   0.205   0.808  SumResMul/B[3]_A[3]_LessThan_2_o1_SW0 (N5)
     LUT5:I2->O            5   0.205   0.819  SumResMul/B[3]_A[3]_LessThan_2_o1 (SumResMul/B[3]_A[3]_LessThan_2_o)
     LUT5:I3->O            3   0.203   1.015  SumResMul/Mmux__n0044_A33 (SumResMul/Mmux__n0044_rs_A<7>)
     LUT6:I0->O            4   0.203   1.028  SumResMul/Mmux__n0044_rs_lut<1>1 (SumResMul/Mmux__n0044_rs_lut<1>)
     LUT6:I1->O            1   0.203   0.580  SumResMul/Mmux_C531 (SumResMul/Mmux_C531)
     LUT5:I4->O            4   0.205   1.048  SumResMul/Mmux_C532 (SumResMul/Mmux_C53)
     LUT6:I0->O           11   0.203   0.882  SumResMul/Mmux_C54 (LED_4_OBUF)
     OBUF:I->O                 2.571          LED_4_OBUF (LED<4>)
    ----------------------------------------
    Total                     12.677ns (5.220ns logic, 7.457ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.867|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV/SAL_400Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV/SAL_400Hz  |    2.769|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.29 secs
 
--> 

Total memory usage is 4486228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    5 (   0 filtered)

