module signExtnd(outExtnd, inExtnd);
input [15:0] inExtnd;
output [31:0] outExtnd;
wire topBit;

buf newTopBit (topBit, inExtnd[15]); //Grab the top bit of the input
genvar i;
generate
for (i = 0; i < 16; i++) begin: eachBit

buf setBit (outExtnd[i], inExtnd[i]);
end
endgenerate

genvar j;
generate 
for (j = 16; j < 32; j++) begin: eachTopBit

buf setTopBit (outExtnd[i], topBit);
end
endgenerate
endmodule
