# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Report5.srcs/sources_1/new/Adder1Bit.v" \
"../../../../Report5.srcs/sources_1/new/Adder32Bit.v" \
"../../../../Report5.srcs/sources_1/new/Adder4Bit.v" \
"../../../../Report5.srcs/sources_1/new/ALU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
