
ModuleCPU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00004fa4  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000da  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800100  00800100  00004fa4  2**0
                  ALLOC
  3 .noinit       0000022a  00800102  00800102  00004fa4  2**2
                  ALLOC
  4 .comment      0000002f  00000000  00000000  00004fa4  2**0
                  CONTENTS, READONLY
  5 .stack.descriptors.hdr 00000142  00000000  00000000  00004fd3  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000500  00000000  00000000  00005115  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00008e55  00000000  00000000  00005615  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001ab6  00000000  00000000  0000e46a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000388c  00000000  00000000  0000ff20  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001220  00000000  00000000  000137ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000006e4  00000000  00000000  000149cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00004845  00000000  00000000  000150b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000004e0  00000000  00000000  000198f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .text         00000004  00004ee0  00004ee0  00004f94  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00019dd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .text.__vector_27 000000bc  000032a8  000032a8  0000335c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.ADCSetPowerOn 0000000c  00004e9a  00004e9a  00004f4e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.ADCStartConversion 0000002a  0000483c  0000483c  000048f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .progmemx.data 0000000b  00000341  00000341  000003f5  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 20 .text.ADCInit 0000013c  00002332  00002332  000023e6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .progmemx.data.sg_sMuxSelectList 0000000f  0000031a  0000031a  000003ce  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 22 .bss.sg_eCurrentType 00000001  0080094f  0080094f  00004fa4  2**0
                  ALLOC
 23 .bss.sg_eState 00000001  00800964  00800964  00004fa4  2**0
                  ALLOC
 24 .text.CANLookupCommand 00000062  00003f06  00003f06  00003fba  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .progmemx.data 0000000b  0000034c  0000034c  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 26 .text.CANMOBSet 00000212  00001afa  00001afa  00001bae  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.CANSendMessageInternal 00000178  00002054  00002054  00002108  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.CANMOBInterrupt 0000018a  00001eca  00001eca  00001f7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.__vector_18 00000118  000025a2  000025a2  00002656  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.CANSendMessage 00000016  00004d46  00004d46  00004dfa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.CANSetRXCallback 0000000a  00004eb2  00004eb2  00004f66  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.CANInit 0000009c  0000360a  0000360a  000036be  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .progmemx.data.sg_sRXCommandList 00000021  000002d5  000002d5  00000389  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 34 .progmemx.data.sg_sMOBModuleRequestTime 00000008  00000357  00000357  0000040b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 35 .progmemx.data.sg_sMOBModuleHardwareDetail 00000008  0000035f  0000035f  00000413  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 36 .progmemx.data.sg_sMOBModuleCellDetail 00000008  00000367  00000367  0000041b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 37 .progmemx.data.sg_sMOBModuleCellCommStat2 00000008  0000036f  0000036f  00000423  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 38 .progmemx.data.sg_sMOBModuleCellCommStat1 00000008  00000377  00000377  0000042b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 39 .progmemx.data.sg_sMOBModuleStatus3 00000008  0000037f  0000037f  00000433  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 40 .progmemx.data.sg_sMOBModuleStatus2 00000008  00000387  00000387  0000043b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 41 .progmemx.data.sg_sMOBModuleStatus1 00000008  0000038f  0000038f  00000443  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 42 .progmemx.data.sg_sMOBModuleAnnouncement 00000008  00000397  00000397  0000044b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 43 .progmemx.data.sg_sMOBGenericReceive 00000008  0000039f  0000039f  00000453  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 44 .progmemx.data.sg_sMOBDisabled 00000008  000003a7  000003a7  0000045b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 45 .bss.sg_bInRetransmit 00000001  00800965  00800965  00004fa4  2**0
                  ALLOC
 46 .bss.sg_u8LastTXDataLen 00000001  00800966  00800966  00004fa4  2**0
                  ALLOC
 47 .bss.sg_u8LastTXData 00000008  0080093d  0080093d  00004fa4  2**0
                  ALLOC
 48 .bss.sg_eLastTXType 00000001  00800967  00800967  00004fa4  2**0
                  ALLOC
 49 .bss.sg_u8TransmitAttempts 00000001  00800968  00800968  00004fa4  2**0
                  ALLOC
 50 .bss.sg_pfRXCallback 00000002  0080094d  0080094d  00004fa4  2**0
                  ALLOC
 51 .bss.sg_bBusy 00000001  00800969  00800969  00004fa4  2**0
                  ALLOC
 52 .text.DebugOut 0000000e  00004e62  00004e62  00004f16  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.EEPROMRead 00000012  00004dc8  00004dc8  00004e7c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.I2CBitDelay 0000000e  00004e70  00004e70  00004f24  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.I2CStart 0000002c  0000478c  0000478c  00004840  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.I2CStop 00000026  0000492e  0000492e  000049e2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.I2CUnstick 0000003c  000044d6  000044d6  0000458a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.I2CTxByte 0000006a  00003e32  00003e32  00003ee6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.I2CRxByte 0000007a  00003c58  00003c58  00003d0c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.I2CSetup 0000002c  000047b8  000047b8  0000486c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.I2CStartTransaction 00000028  00004866  00004866  0000491a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.CellCountExpectedSet 000000c4  00003122  00003122  000031d6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.SendModuleControllerStatus 00000010  00004e22  00004e22  00004ed6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.ModuleControllerStateSet 0000000a  00004ebc  00004ebc  00004f70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.ModuleControllerStateSetMax 00000016  00004d5c  00004d5c  00004e10  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.Check5VLoss 00000018  00004cfe  00004cfe  00004db2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.CellDataConvertVoltage 0000005e  00003fca  00003fca  0000407e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.CellDataConvertTemperature 0000007a  00003cd2  00003cd2  00003d86  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.ModuleCurrentConvertReadings 00000104  000026ba  000026ba  0000276e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.__vector_1 00000024  0000497a  0000497a  00004a2e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.__vector_2 00000024  0000499e  0000499e  00004a52  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.__vector_3 00000024  000049c2  000049c2  00004a76  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.__vector_4 00000024  000049e6  000049e6  00004a9a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.__vector_5 00000024  00004a0a  00004a0a  00004abe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.__vector_6 00000024  00004a2e  00004a2e  00004ae2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.__vector_22 00000024  00004a52  00004a52  00004b06  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.__vector_9 00000024  00004a76  00004a76  00004b2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.__vector_11 00000024  00004a9a  00004a9a  00004b4e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.__vector_13 00000024  00004abe  00004abe  00004b72  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.__vector_14 00000024  00004ae2  00004ae2  00004b96  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.__vector_17 00000024  00004b06  00004b06  00004bba  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.__vector_19 00000024  00004b2a  00004b2a  00004bde  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.__vector_21 00000024  00004b4e  00004b4e  00004c02  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.__vector_25 00000024  00004b72  00004b72  00004c26  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.__vector_26 00000024  00004b96  00004b96  00004c4a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.__vector_29 00000024  00004bba  00004bba  00004c6e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.__vector_30 00000024  00004bde  00004bde  00004c92  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.CurrentThresholdsGet 00000094  000036a6  000036a6  0000375a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .progmemx.data 000001a1  000000da  000000da  0000018e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 90 .text.CANReceiveCallback 00000298  000011cc  000011cc  00001280  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 91 .text.ControllerStatusMessagesSend 00000422  00000810  00000810  000008c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 92 .text.CellStringProcess 000002a6  00000f26  00000f26  00000fda  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 93 .text.Delay   00000052  00004282  00004282  00004336  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 94 .text.PlatformAssert 0000002c  000047e4  000047e4  00004898  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 95 .text.ModuleControllerStateHandle 0000021e  000018dc  000018dc  00001990  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 96 .text.PlatformGetRegistrationID 00000006  00004eda  00004eda  00004f8e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 97 .text.SetSysclock 0000000c  00004ea6  00004ea6  00004f5a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 98 .text.ModuleControllerGetUniqueID 0000007e  00003a64  00003a64  00003b18  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 99 .text.TimerInit 00000052  000042d4  000042d4  00004388  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
100 .text.__vector_12 000000ba  00003364  00003364  00003418  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
101 .text.WatchdogReset 00000002  00004ee8  00004ee8  00004f9c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
102 .text.WatchdogOff 0000001a  00004ce4  00004ce4  00004d98  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
103 .text.__vector_28 00000052  00004326  00004326  000043da  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
104 .text.__vector_23 0000008a  0000373a  0000373a  000037ee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
105 .text.__vector_24 0000004c  00004378  00004378  0000442c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
106 .text.vUARTRXStart 00000016  00004d72  00004d72  00004e26  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
107 .text.vUARTRXEnd 00000024  00004c02  00004c02  00004cb6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
108 .text.vUARTRXData 0000007a  00003d4c  00003d4c  00003e00  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
109 .text.PlatformGetSendData 00000028  0000488e  0000488e  00004942  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
110 .text.ADCCallback 00000026  00004954  00004954  00004a08  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
111 .text.FrameInit 000000cc  00002dfe  00002dfe  00002eb2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
112 .text.CellStringPowerStateMachine 00000088  0000384e  0000384e  00003902  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
113 .text.main    000002f4  00000c32  00000c32  00000ce6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
114 .bss.sg_u8PCMSK1 00000001  0080096a  0080096a  00004fa4  2**0
                  ALLOC
115 .bss.sg_u8PCMSK0 00000001  0080096b  0080096b  00004fa4  2**0
                  ALLOC
116 .bss.sg_u8UnhandledInterruptVector 00000001  0080096c  0080096c  00004fa4  2**0
                  ALLOC
117 .bss.sg_u8Reason 00000001  0080096d  0080096d  00004fa4  2**0
                  ALLOC
118 .progmemx.data.sg_u8FractionalLookup 00000010  0000030a  0000030a  000003be  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
119 .bss.sg_u8ControllerStatusMsgCount 00000001  0080096e  0080096e  00004fa4  2**0
                  ALLOC
120 .bss.sg_u8CellReports 00000001  0080096f  0080096f  00004fa4  2**0
                  ALLOC
121 .bss.sg_u16BytesReceived 00000002  0080095c  0080095c  00004fa4  2**0
                  ALLOC
122 .bss.sg_u8CellBufferTemp 00000004  00800950  00800950  00004fa4  2**2
                  ALLOC
123 .bss.sg_u8CellBufferRX 00000001  00800970  00800970  00004fa4  2**0
                  ALLOC
124 .bss.sg_u8CellIndex 00000001  00800971  00800971  00004fa4  2**0
                  ALLOC
125 .bss.sg_u8TicksSinceLastPackControllerMessage 00000001  00800972  00800972  00004fa4  2**0
                  ALLOC
126 .bss.sg_u8CellStringPowerTimer 00000001  00800973  00800973  00004fa4  2**0
                  ALLOC
127 .bss.sg_bFrameStart 00000001  00800974  00800974  00004fa4  2**0
                  ALLOC
128 .bss.sg_u8CellFrameTimer 00000001  00800975  00800975  00004fa4  2**0
                  ALLOC
129 .bss.sg_bIgnoreStatusRequests 00000001  00800976  00800976  00004fa4  2**0
                  ALLOC
130 .bss.sg_u8AnnouncementDelayTicks 00000001  00800977  00800977  00004fa4  2**0
                  ALLOC
131 .bss.sg_bAnnouncementPending 00000001  00800978  00800978  00004fa4  2**0
                  ALLOC
132 .bss.sg_u8CurrentBufferIndex 00000001  00800979  00800979  00004fa4  2**0
                  ALLOC
133 .bss.sg_sCurrenBuffer 00000010  0080091d  0080091d  00004fa4  2**0
                  ALLOC
134 .text.IsLeapYear 00000034  0000462c  0000462c  000046e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
135 .text.RTCStartTransaction 00000044  00004410  00004410  000044c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
136 .text.StructTMToHW 00000054  000041da  000041da  0000428e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
137 .text.HWToStructTM 0000007c  00003b60  00003b60  00003c14  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
138 .text.__vector_10 00000086  000038d6  000038d6  0000398a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
139 .progmemx.data 00000014  000002f6  000002f6  000003aa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
140 .text.RTCReadRegisters 0000007e  00003ae2  00003ae2  00003b96  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
141 .text.RTCReadHW 000000e2  000029b4  000029b4  00002a68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
142 .text.RTCWriteRegisters 0000006a  00003e9c  00003e9c  00003f50  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
143 .text.RTCWriteHW 000000fe  000027be  000027be  00002872  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
144 .text.RTCSetTime 000000c6  0000305c  0000305c  00003110  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
145 .text.RTCInit 00000222  000016ba  000016ba  0000176e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
146 .progmemx.data.sg_u8DaysInMonths 0000000c  00000329  00000329  000003dd  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
147 .bss.sg_u64Time 00000008  00800945  00800945  00004fa4  2**0
                  ALLOC
148 .text.SDSetCS 00000014  00004db4  00004db4  00004e68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
149 .text.SDPowerup 0000003a  0000454e  0000454e  00004602  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .text.SDCommand 000000aa  0000341e  0000341e  000034d2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
151 .text.SDGoIdle 00000022  00004c4a  00004c4a  00004cfe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
152 .text.SDSendOpCondition 00000034  00004660  00004660  00004714  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
153 .text.SDSendOpConditionArg 00000056  000040d8  000040d8  0000418c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
154 .text.SDWaitResponse7 0000000e  00004e7e  00004e7e  00004f32  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
155 .text.SDSendInterfaceCondition 00000034  00004694  00004694  00004748  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
156 .text.SDReadOCR 00000032  000046c8  000046c8  0000477c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
157 .text.SDReadCSD 0000007c  00003bdc  00003bdc  00003c90  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
158 .text.SDReceiveDataBlock 0000008a  000037c4  000037c4  00003878  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
159 .text.SDTransmitDataBlock 000000c2  000031e6  000031e6  0000329a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
160 .text.SDInit  00000166  000021cc  000021cc  00002280  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
161 .text.SDRead  000000d8  00002c4e  00002c4e  00002d02  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
162 .text.SDWrite 000000dc  00002a96  00002a96  00002b4a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
163 .bss.sg_u8CSD 00000010  0080092d  0080092d  00004fa4  2**0
                  ALLOC
164 .bss.sg_u16BlockSize 00000002  0080095e  0080095e  00004fa4  2**0
                  ALLOC
165 .bss.sg_u32SDSectorCount 00000004  00800954  00800954  00004fa4  2**0
                  ALLOC
166 .text.SPITransaction 00000058  00004028  00004028  000040dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
167 .text.SPISetBaudRate 000000ca  00002eca  00002eca  00002f7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
168 .text.SPIInit 0000002c  00004810  00004810  000048c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
169 .progmemx.data.sg_sSPIBaudRates 0000002a  000002ab  000002ab  0000035f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
170 .text.readGlobalState 0000003e  00004498  00004498  0000454c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
171 .text.writeGlobalState 00000032  000046fa  000046fa  000047ae  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
172 .text.updateSessionMap 000000dc  00002b72  00002b72  00002c26  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
173 .text.STORE_Init 00000082  000039e2  000039e2  00003a96  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
174 .text.STORE_WriteFrame 000000f8  000028bc  000028bc  00002970  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
175 .text.STORE_StartNewSession 00000054  0000422e  0000422e  000042e2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
176 .text.STORE_EndSession 00000058  00004080  00004080  00004134  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
177 .bss.frameBuffer 00000400  0080032c  0080032c  00004fa4  2**2
                  ALLOC
178 .bss.currentSector 00000004  00800958  00800958  00004fa4  2**0
                  ALLOC
179 .bss.gState   000001d8  0080072c  0080072c  00004fa4  2**2
                  ALLOC
180 .text.vUARTtxDataAvailable 00000024  00004c26  00004c26  00004cda  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
181 .text.vUARTtxDataGet 0000004c  000043c4  000043c4  00004478  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
182 .text.vUARTRXReset 0000000a  00004ec6  00004ec6  00004f7a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
183 .text.vUARTStarttx 00000056  0000412e  0000412e  000041e2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
184 .text.__vector_8 000000c8  00002f94  00002f94  00003048  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
185 .text.__vector_16 000000d8  00002d26  00002d26  00002dda  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
186 .text.__vector_15 00000134  0000246e  0000246e  00002522  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
187 .text.vUARTInit 00000036  000045c0  000045c0  00004674  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
188 .text.vUARTInitReceive 00000028  000048b6  000048b6  0000496a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
189 .bss.sg_bState 00000001  0080097a  0080097a  00004fa4  2**0
                  ALLOC
190 .bss.sg_u8SendData 00000002  00800960  00800960  00004fa4  2**0
                  ALLOC
191 .bss.sg_u8SendIndex 00000001  0080097b  0080097b  00004fa4  2**0
                  ALLOC
192 .bss.sg_edgeCorrections 00000002  00800962  00800962  00004fa4  2**0
                  ALLOC
193 .bss.sg_maxTimingError 00000001  0080097c  0080097c  00004fa4  2**0
                  ALLOC
194 .bss.sg_minTimingError 00000001  0080097d  0080097d  00004fa4  2**0
                  ALLOC
195 .bss.sg_bMCTxNextBit 00000001  0080097e  0080097e  00004fa4  2**0
                  ALLOC
196 .bss.sg_bCellReportsReuested 00000001  0080097f  0080097f  00004fa4  2**0
                  ALLOC
197 .bss.sg_etxState 00000001  00800980  00800980  00004fa4  2**0
                  ALLOC
198 .bss.sg_btxMoreAvailable 00000001  00800981  00800981  00004fa4  2**0
                  ALLOC
199 .bss.sg_u8txDataByte 00000001  00800982  00800982  00004fa4  2**0
                  ALLOC
200 .bss.sg_u8txBitCount 00000001  00800983  00800983  00004fa4  2**0
                  ALLOC
201 .bss.sg_bCell_mc_rxMoreData 00000001  00800984  00800984  00004fa4  2**0
                  ALLOC
202 .bss.sg_bCell_mc_rxPriorState 00000001  00800985  00800985  00004fa4  2**0
                  ALLOC
203 .bss.sg_eCell_mc_rxState 00000001  00800986  00800986  00004fa4  2**0
                  ALLOC
204 .bss.sg_u8rxDataByte 00000001  00800987  00800987  00004fa4  2**0
                  ALLOC
205 .bss.sg_u8Cell_mc_rxBitCount 00000001  00800988  00800988  00004fa4  2**0
                  ALLOC
206 .text.libgcc.div 00000028  000048de  000048de  00004992  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
207 .text.libgcc.div 00000044  00004454  00004454  00004508  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
208 .text.libgcc.div 0000002e  0000475e  0000475e  00004812  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
209 .text.libgcc.div 00000010  00004e32  00004e32  00004ee6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
210 .text.libgcc.mul 0000001e  00004c8c  00004c8c  00004d40  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
211 .text.libgcc.mul 0000000e  00004e8c  00004e8c  00004f40  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
212 .text.libgcc.mul 00000016  00004d88  00004d88  00004e3c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
213 .text.libgcc.mul 00000010  00004e42  00004e42  00004ef6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
214 .text.libgcc  00000010  00004e52  00004e52  00004f06  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
215 .text.libgcc  00000018  00004d16  00004d16  00004dca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
216 .text.libgcc  00000018  00004d2e  00004d2e  00004de2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
217 .text.__dummy_fini 00000002  00004eea  00004eea  00004f9e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
218 .text.__dummy_funcs_on_exit 00000002  00004eec  00004eec  00004fa0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
219 .text.__dummy_simulator_exit 00000002  00004eee  00004eee  00004fa2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
220 .text.exit    00000016  00004d9e  00004d9e  00004e52  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
221 .text.memcpy  00000032  0000472c  0000472c  000047e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
222 .text.memset  00000012  00004dda  00004dda  00004e8e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
223 .text.gmtime  0000000a  00004ed0  00004ed0  00004f84  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
224 .bss.tm.1240  00000019  00800904  00800904  00004fa4  2**0
                  ALLOC
225 .progmemx.data 00000004  000003af  000003af  00000463  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
226 .text.__gmtime_r 0000006c  00003dc6  00003dc6  00003e7a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
227 .progmemx.data 00000004  000003b3  000003b3  00000467  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
228 .text.mktime  00000086  0000395c  0000395c  00003a10  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
229 .text._Exit   00000004  00004ee4  00004ee4  00004f98  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
230 .text.__tm_to_secs 000001be  00001d0c  00001d0c  00001dc0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
231 .text.__year_to_secs 00000256  00001464  00001464  00001518  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
232 .text.__month_to_secs 0000003c  00004512  00004512  000045c6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
233 .progmemx.data.secs_through_month.1090 00000030  0000027b  0000027b  0000032f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
234 .text.__secs_to_tm 00000458  000003b8  000003b8  0000046c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
235 .progmemx.data.days_in_month.1250 0000000c  00000335  00000335  000003e9  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
236 .text.libgcc.div 00000028  00004906  00004906  000049ba  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
237 .text.libgcc.mul 000000a0  0000356a  0000356a  0000361e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
238 .text.libgcc.mul 00000012  00004dec  00004dec  00004ea0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
239 .text.libgcc.mul 0000001e  00004caa  00004caa  00004d5e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
240 .text.libgcc.mul 00000056  00004184  00004184  00004238  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
241 .text.libgcc.div 00000062  00003f68  00003f68  0000401c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
242 .text.libgcc.div 0000001c  00004cc8  00004cc8  00004d7c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
243 .text.libgcc.div 000000a2  000034c8  000034c8  0000357c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
244 .text.libgcc  00000020  00004c6c  00004c6c  00004d20  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
245 .text.libgcc.prologue 00000038  00004588  00004588  0000463c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
246 .text.libgcc.prologue 00000036  000045f6  000045f6  000046aa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
247 .text.libgcc  00000012  00004dfe  00004dfe  00004eb2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
248 .text.libgcc  00000012  00004e10  00004e10  00004ec4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 43 00 	jmp	0x86	; 0x86 <__ctors_end>
   4:	0c 94 bd 24 	jmp	0x497a	; 0x497a <__vector_1>
   8:	0c 94 cf 24 	jmp	0x499e	; 0x499e <__vector_2>
   c:	0c 94 e1 24 	jmp	0x49c2	; 0x49c2 <__vector_3>
  10:	0c 94 f3 24 	jmp	0x49e6	; 0x49e6 <__vector_4>
  14:	0c 94 05 25 	jmp	0x4a0a	; 0x4a0a <__vector_5>
  18:	0c 94 17 25 	jmp	0x4a2e	; 0x4a2e <__vector_6>
  1c:	0c 94 70 27 	jmp	0x4ee0	; 0x4ee0 <__bad_interrupt>
  20:	0c 94 ca 17 	jmp	0x2f94	; 0x2f94 <__vector_8>
  24:	0c 94 3b 25 	jmp	0x4a76	; 0x4a76 <__vector_9>
  28:	0c 94 6b 1c 	jmp	0x38d6	; 0x38d6 <__vector_10>
  2c:	0c 94 4d 25 	jmp	0x4a9a	; 0x4a9a <__vector_11>
  30:	0c 94 b2 19 	jmp	0x3364	; 0x3364 <__vector_12>
  34:	0c 94 5f 25 	jmp	0x4abe	; 0x4abe <__vector_13>
  38:	0c 94 71 25 	jmp	0x4ae2	; 0x4ae2 <__vector_14>
  3c:	0c 94 37 12 	jmp	0x246e	; 0x246e <__vector_15>
  40:	0c 94 93 16 	jmp	0x2d26	; 0x2d26 <__vector_16>
  44:	0c 94 83 25 	jmp	0x4b06	; 0x4b06 <__vector_17>
  48:	0c 94 d1 12 	jmp	0x25a2	; 0x25a2 <__vector_18>
  4c:	0c 94 95 25 	jmp	0x4b2a	; 0x4b2a <__vector_19>
  50:	0c 94 70 27 	jmp	0x4ee0	; 0x4ee0 <__bad_interrupt>
  54:	0c 94 a7 25 	jmp	0x4b4e	; 0x4b4e <__vector_21>
  58:	0c 94 29 25 	jmp	0x4a52	; 0x4a52 <__vector_22>
  5c:	0c 94 9d 1b 	jmp	0x373a	; 0x373a <__vector_23>
  60:	0c 94 bc 21 	jmp	0x4378	; 0x4378 <__vector_24>
  64:	0c 94 b9 25 	jmp	0x4b72	; 0x4b72 <__vector_25>
  68:	0c 94 cb 25 	jmp	0x4b96	; 0x4b96 <__vector_26>
  6c:	0c 94 54 19 	jmp	0x32a8	; 0x32a8 <__vector_27>
  70:	0c 94 93 21 	jmp	0x4326	; 0x4326 <__vector_28>
  74:	0c 94 dd 25 	jmp	0x4bba	; 0x4bba <__vector_29>
  78:	0c 94 ef 25 	jmp	0x4bde	; 0x4bde <__vector_30>

0000007c <.dinit>:
  7c:	01 00       	.word	0x0001	; ????
  7e:	01 02       	muls	r16, r17
  80:	80 01       	movw	r16, r0
  82:	04 09       	sbc	r16, r4
  84:	89 80       	ldd	r8, Y+1	; 0x01

00000086 <__ctors_end>:
  86:	11 24       	eor	r1, r1
  88:	1f be       	out	0x3f, r1	; 63
  8a:	cf ef       	ldi	r28, 0xFF	; 255
  8c:	d0 e1       	ldi	r29, 0x10	; 16
  8e:	de bf       	out	0x3e, r29	; 62
  90:	cd bf       	out	0x3d, r28	; 61

00000092 <__do_copy_data>:
  92:	ec e7       	ldi	r30, 0x7C	; 124
  94:	f0 e0       	ldi	r31, 0x00	; 0
  96:	40 e0       	ldi	r20, 0x00	; 0
  98:	17 c0       	rjmp	.+46     	; 0xc8 <__do_clear_bss+0x8>
  9a:	b5 91       	lpm	r27, Z+
  9c:	a5 91       	lpm	r26, Z+
  9e:	35 91       	lpm	r19, Z+
  a0:	25 91       	lpm	r18, Z+
  a2:	05 91       	lpm	r16, Z+
  a4:	07 fd       	sbrc	r16, 7
  a6:	0c c0       	rjmp	.+24     	; 0xc0 <__do_clear_bss>
  a8:	95 91       	lpm	r25, Z+
  aa:	85 91       	lpm	r24, Z+
  ac:	ef 01       	movw	r28, r30
  ae:	f9 2f       	mov	r31, r25
  b0:	e8 2f       	mov	r30, r24
  b2:	05 90       	lpm	r0, Z+
  b4:	0d 92       	st	X+, r0
  b6:	a2 17       	cp	r26, r18
  b8:	b3 07       	cpc	r27, r19
  ba:	d9 f7       	brne	.-10     	; 0xb2 <__do_copy_data+0x20>
  bc:	fe 01       	movw	r30, r28
  be:	04 c0       	rjmp	.+8      	; 0xc8 <__do_clear_bss+0x8>

000000c0 <__do_clear_bss>:
  c0:	1d 92       	st	X+, r1
  c2:	a2 17       	cp	r26, r18
  c4:	b3 07       	cpc	r27, r19
  c6:	e1 f7       	brne	.-8      	; 0xc0 <__do_clear_bss>
  c8:	e6 38       	cpi	r30, 0x86	; 134
  ca:	f4 07       	cpc	r31, r20
  cc:	31 f7       	brne	.-52     	; 0x9a <__do_copy_data+0x8>
  ce:	0e 94 19 06 	call	0xc32	; 0xc32 <main>
  d2:	0c 94 cf 26 	jmp	0x4d9e	; 0x4d9e <exit>

000000d6 <_exit>:
  d6:	f8 94       	cli

000000d8 <__stop_program>:
  d8:	ff cf       	rjmp	.-2      	; 0xd8 <__stop_program>

Disassembly of section .text:

00004ee0 <__bad_interrupt>:
    4ee0:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.__vector_27:

000032a8 <__vector_27>:

	// Disable the conversion complete interrupt
	ADCSRA &= (uint8_t)~(1 << ADIE);

	// Clear any pending interrupt	
	ADCSRA |= (1 << ADIF);
    32a8:	78 94       	sei
    32aa:	1f 92       	push	r1
    32ac:	0f 92       	push	r0
    32ae:	0f b6       	in	r0, 0x3f	; 63
    32b0:	0f 92       	push	r0
    32b2:	11 24       	eor	r1, r1
    32b4:	2f 93       	push	r18
    32b6:	3f 93       	push	r19
    32b8:	4f 93       	push	r20
    32ba:	5f 93       	push	r21
    32bc:	6f 93       	push	r22
    32be:	7f 93       	push	r23
    32c0:	8f 93       	push	r24
    32c2:	9f 93       	push	r25
    32c4:	af 93       	push	r26
    32c6:	bf 93       	push	r27
    32c8:	ef 93       	push	r30
    32ca:	ff 93       	push	r31
    32cc:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f0078>
    32d0:	70 91 79 00 	lds	r23, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f0079>
    32d4:	80 91 4f 09 	lds	r24, 0x094F	; 0x80094f <sg_eCurrentType>
    32d8:	91 e0       	ldi	r25, 0x01	; 1
    32da:	98 0f       	add	r25, r24
    32dc:	90 93 4f 09 	sts	0x094F, r25	; 0x80094f <sg_eCurrentType>
    32e0:	95 30       	cpi	r25, 0x05	; 5
    32e2:	10 f0       	brcs	.+4      	; 0x32e8 <__vector_27+0x40>
    32e4:	10 92 4f 09 	sts	0x094F, r1	; 0x80094f <sg_eCurrentType>
    32e8:	ac e7       	ldi	r26, 0x7C	; 124
    32ea:	b0 e0       	ldi	r27, 0x00	; 0
    32ec:	5c 91       	ld	r21, X
    32ee:	20 91 4f 09 	lds	r18, 0x094F	; 0x80094f <sg_eCurrentType>
    32f2:	30 e0       	ldi	r19, 0x00	; 0
    32f4:	f9 01       	movw	r30, r18
    32f6:	ee 0f       	add	r30, r30
    32f8:	ff 1f       	adc	r31, r31
    32fa:	2e 0f       	add	r18, r30
    32fc:	3f 1f       	adc	r19, r31
    32fe:	03 2e       	mov	r0, r19
    3300:	00 0c       	add	r0, r0
    3302:	44 0b       	sbc	r20, r20
    3304:	26 5e       	subi	r18, 0xE6	; 230
    3306:	3c 4f       	sbci	r19, 0xFC	; 252
    3308:	4f 4f       	sbci	r20, 0xFF	; 255
    330a:	f9 01       	movw	r30, r18
    330c:	94 91       	lpm	r25, Z
    330e:	47 fd       	sbrc	r20, 7
    3310:	90 81       	ld	r25, Z
    3312:	50 7e       	andi	r21, 0xE0	; 224
    3314:	95 2b       	or	r25, r21
    3316:	90 6c       	ori	r25, 0xC0	; 192
    3318:	9c 93       	st	X, r25
    331a:	0e 94 aa 24 	call	0x4954	; 0x4954 <ADCCallback>
    331e:	80 91 4f 09 	lds	r24, 0x094F	; 0x80094f <sg_eCurrentType>
    3322:	81 11       	cpse	r24, r1
    3324:	09 c0       	rjmp	.+18     	; 0x3338 <__vector_27+0x90>
    3326:	ea e7       	ldi	r30, 0x7A	; 122
    3328:	f0 e0       	ldi	r31, 0x00	; 0
    332a:	80 81       	ld	r24, Z
    332c:	87 7f       	andi	r24, 0xF7	; 247
    332e:	80 83       	st	Z, r24
    3330:	81 e0       	ldi	r24, 0x01	; 1
    3332:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_eState>
    3336:	05 c0       	rjmp	.+10     	; 0x3342 <__vector_27+0x9a>
    3338:	ea e7       	ldi	r30, 0x7A	; 122
    333a:	f0 e0       	ldi	r31, 0x00	; 0
    333c:	80 81       	ld	r24, Z
    333e:	88 64       	ori	r24, 0x48	; 72
    3340:	80 83       	st	Z, r24
    3342:	ff 91       	pop	r31
    3344:	ef 91       	pop	r30
    3346:	bf 91       	pop	r27
    3348:	af 91       	pop	r26
    334a:	9f 91       	pop	r25
    334c:	8f 91       	pop	r24
    334e:	7f 91       	pop	r23
    3350:	6f 91       	pop	r22
    3352:	5f 91       	pop	r21
    3354:	4f 91       	pop	r20
    3356:	3f 91       	pop	r19
    3358:	2f 91       	pop	r18
    335a:	0f 90       	pop	r0
    335c:	0f be       	out	0x3f, r0	; 63
    335e:	0f 90       	pop	r0
    3360:	1f 90       	pop	r1
    3362:	18 95       	reti

Disassembly of section .text.ADCSetPowerOn:

00004e9a <ADCSetPowerOn>:
}

// Enable ADC
void ADCSetPowerOn( void )
{
	ADCSRA |= (1 << ADEN);
    4e9a:	ea e7       	ldi	r30, 0x7A	; 122
    4e9c:	f0 e0       	ldi	r31, 0x00	; 0
    4e9e:	80 81       	ld	r24, Z
    4ea0:	80 68       	ori	r24, 0x80	; 128
    4ea2:	80 83       	st	Z, r24
    4ea4:	08 95       	ret

Disassembly of section .text.ADCStartConversion:

0000483c <ADCStartConversion>:
}

void ADCStartConversion(void)
{
	// Don't start anything if we're not idle
	if (EADCSTATE_IDLE != sg_eState)
    483c:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <sg_eState>
    4840:	81 30       	cpi	r24, 0x01	; 1
    4842:	81 f4       	brne	.+32     	; 0x4864 <ADCStartConversion+0x28>
	{
		return;
	}
	
	// Set back to the first channel
	sg_eCurrentType = EADCTYPE_FIRST;
    4844:	10 92 4f 09 	sts	0x094F, r1	; 0x80094f <sg_eCurrentType>
	
	// Set the MUX
	ADMUX = (ADMUX & MUX_MASK) | (sg_sMuxSelectList[sg_eCurrentType].u8MuxSelect) | MUX_AREF;
    4848:	ec e7       	ldi	r30, 0x7C	; 124
    484a:	f0 e0       	ldi	r31, 0x00	; 0
    484c:	80 81       	ld	r24, Z
    484e:	80 7e       	andi	r24, 0xE0	; 224
    4850:	89 6c       	ori	r24, 0xC9	; 201
    4852:	80 83       	st	Z, r24
		
	sg_eState = EADCSTATE_READING;
    4854:	82 e0       	ldi	r24, 0x02	; 2
    4856:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_eState>
	
	// Start a single conversion  - *dp run one at a time for now instead of continuous
	ADCSRA |= (1 << ADSC) | (1 << ADIE) | (1 << ADEN);  // turn power on if it isn't
    485a:	ea e7       	ldi	r30, 0x7A	; 122
    485c:	f0 e0       	ldi	r31, 0x00	; 0
    485e:	80 81       	ld	r24, Z
    4860:	88 6c       	ori	r24, 0xC8	; 200
    4862:	80 83       	st	Z, r24
    4864:	08 95       	ret

Disassembly of section .text.ADCInit:

00002332 <ADCInit>:

	// Disable the conversion complete interrupt
	ADCSRA &= (uint8_t)~(1 << ADIE);

	// Clear any pending interrupt	
	ADCSRA |= (1 << ADIF);
    2332:	cf 93       	push	r28
    2334:	82 e0       	ldi	r24, 0x02	; 2
    2336:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f007a>
    233a:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f007c>
    233e:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7f0094>
    2342:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7f0095>
    2346:	10 92 96 00 	sts	0x0096, r1	; 0x800096 <__TEXT_REGION_LENGTH__+0x7f0096>
    234a:	10 92 97 00 	sts	0x0097, r1	; 0x800097 <__TEXT_REGION_LENGTH__+0x7f0097>
    234e:	80 ea       	ldi	r24, 0xA0	; 160
    2350:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <__TEXT_REGION_LENGTH__+0x7f007b>
    2354:	c0 e0       	ldi	r28, 0x00	; 0
    2356:	83 c0       	rjmp	.+262    	; 0x245e <ADCInit+0x12c>
    2358:	2c 2f       	mov	r18, r28
    235a:	30 e0       	ldi	r19, 0x00	; 0
    235c:	c9 01       	movw	r24, r18
    235e:	88 0f       	add	r24, r24
    2360:	99 1f       	adc	r25, r25
    2362:	82 0f       	add	r24, r18
    2364:	93 1f       	adc	r25, r19
    2366:	01 96       	adiw	r24, 0x01	; 1
    2368:	09 2e       	mov	r0, r25
    236a:	00 0c       	add	r0, r0
    236c:	aa 0b       	sbc	r26, r26
    236e:	86 5e       	subi	r24, 0xE6	; 230
    2370:	9c 4f       	sbci	r25, 0xFC	; 252
    2372:	af 4f       	sbci	r26, 0xFF	; 255
    2374:	fc 01       	movw	r30, r24
    2376:	84 91       	lpm	r24, Z
    2378:	a7 fd       	sbrc	r26, 7
    237a:	80 81       	ld	r24, Z
    237c:	81 30       	cpi	r24, 0x01	; 1
    237e:	41 f0       	breq	.+16     	; 0x2390 <ADCInit+0x5e>
    2380:	08 f4       	brcc	.+2      	; 0x2384 <ADCInit+0x52>
    2382:	6c c0       	rjmp	.+216    	; 0x245c <ADCInit+0x12a>
    2384:	82 30       	cpi	r24, 0x02	; 2
    2386:	21 f1       	breq	.+72     	; 0x23d0 <ADCInit+0x9e>
    2388:	83 30       	cpi	r24, 0x03	; 3
    238a:	09 f4       	brne	.+2      	; 0x238e <ADCInit+0x5c>
    238c:	41 c0       	rjmp	.+130    	; 0x2410 <ADCInit+0xde>
    238e:	5f c0       	rjmp	.+190    	; 0x244e <ADCInit+0x11c>
    2390:	54 b1       	in	r21, 0x04	; 4
    2392:	c9 01       	movw	r24, r18
    2394:	88 0f       	add	r24, r24
    2396:	99 1f       	adc	r25, r25
    2398:	28 0f       	add	r18, r24
    239a:	39 1f       	adc	r19, r25
    239c:	2e 5f       	subi	r18, 0xFE	; 254
    239e:	3f 4f       	sbci	r19, 0xFF	; 255
    23a0:	03 2e       	mov	r0, r19
    23a2:	00 0c       	add	r0, r0
    23a4:	44 0b       	sbc	r20, r20
    23a6:	26 5e       	subi	r18, 0xE6	; 230
    23a8:	3c 4f       	sbci	r19, 0xFC	; 252
    23aa:	4f 4f       	sbci	r20, 0xFF	; 255
    23ac:	f9 01       	movw	r30, r18
    23ae:	24 91       	lpm	r18, Z
    23b0:	47 fd       	sbrc	r20, 7
    23b2:	20 81       	ld	r18, Z
    23b4:	81 e0       	ldi	r24, 0x01	; 1
    23b6:	90 e0       	ldi	r25, 0x00	; 0
    23b8:	02 c0       	rjmp	.+4      	; 0x23be <ADCInit+0x8c>
    23ba:	88 0f       	add	r24, r24
    23bc:	99 1f       	adc	r25, r25
    23be:	2a 95       	dec	r18
    23c0:	e2 f7       	brpl	.-8      	; 0x23ba <ADCInit+0x88>
    23c2:	80 95       	com	r24
    23c4:	58 23       	and	r21, r24
    23c6:	54 b9       	out	0x04, r21	; 4
    23c8:	95 b1       	in	r25, 0x05	; 5
    23ca:	89 23       	and	r24, r25
    23cc:	85 b9       	out	0x05, r24	; 5
    23ce:	46 c0       	rjmp	.+140    	; 0x245c <ADCInit+0x12a>
    23d0:	57 b1       	in	r21, 0x07	; 7
    23d2:	c9 01       	movw	r24, r18
    23d4:	88 0f       	add	r24, r24
    23d6:	99 1f       	adc	r25, r25
    23d8:	28 0f       	add	r18, r24
    23da:	39 1f       	adc	r19, r25
    23dc:	2e 5f       	subi	r18, 0xFE	; 254
    23de:	3f 4f       	sbci	r19, 0xFF	; 255
    23e0:	03 2e       	mov	r0, r19
    23e2:	00 0c       	add	r0, r0
    23e4:	44 0b       	sbc	r20, r20
    23e6:	26 5e       	subi	r18, 0xE6	; 230
    23e8:	3c 4f       	sbci	r19, 0xFC	; 252
    23ea:	4f 4f       	sbci	r20, 0xFF	; 255
    23ec:	f9 01       	movw	r30, r18
    23ee:	24 91       	lpm	r18, Z
    23f0:	47 fd       	sbrc	r20, 7
    23f2:	20 81       	ld	r18, Z
    23f4:	81 e0       	ldi	r24, 0x01	; 1
    23f6:	90 e0       	ldi	r25, 0x00	; 0
    23f8:	02 c0       	rjmp	.+4      	; 0x23fe <ADCInit+0xcc>
    23fa:	88 0f       	add	r24, r24
    23fc:	99 1f       	adc	r25, r25
    23fe:	2a 95       	dec	r18
    2400:	e2 f7       	brpl	.-8      	; 0x23fa <ADCInit+0xc8>
    2402:	80 95       	com	r24
    2404:	58 23       	and	r21, r24
    2406:	57 b9       	out	0x07, r21	; 7
    2408:	98 b1       	in	r25, 0x08	; 8
    240a:	89 23       	and	r24, r25
    240c:	88 b9       	out	0x08, r24	; 8
    240e:	26 c0       	rjmp	.+76     	; 0x245c <ADCInit+0x12a>
    2410:	4a b1       	in	r20, 0x0a	; 10
    2412:	c9 01       	movw	r24, r18
    2414:	88 0f       	add	r24, r24
    2416:	99 1f       	adc	r25, r25
    2418:	82 0f       	add	r24, r18
    241a:	93 1f       	adc	r25, r19
    241c:	02 96       	adiw	r24, 0x02	; 2
    241e:	09 2e       	mov	r0, r25
    2420:	00 0c       	add	r0, r0
    2422:	aa 0b       	sbc	r26, r26
    2424:	86 5e       	subi	r24, 0xE6	; 230
    2426:	9c 4f       	sbci	r25, 0xFC	; 252
    2428:	af 4f       	sbci	r26, 0xFF	; 255
    242a:	fc 01       	movw	r30, r24
    242c:	24 91       	lpm	r18, Z
    242e:	a7 fd       	sbrc	r26, 7
    2430:	20 81       	ld	r18, Z
    2432:	81 e0       	ldi	r24, 0x01	; 1
    2434:	90 e0       	ldi	r25, 0x00	; 0
    2436:	02 c0       	rjmp	.+4      	; 0x243c <ADCInit+0x10a>
    2438:	88 0f       	add	r24, r24
    243a:	99 1f       	adc	r25, r25
    243c:	2a 95       	dec	r18
    243e:	e2 f7       	brpl	.-8      	; 0x2438 <ADCInit+0x106>
    2440:	80 95       	com	r24
    2442:	48 23       	and	r20, r24
    2444:	4a b9       	out	0x0a, r20	; 10
    2446:	9b b1       	in	r25, 0x0b	; 11
    2448:	89 23       	and	r24, r25
    244a:	8b b9       	out	0x0b, r24	; 11
    244c:	07 c0       	rjmp	.+14     	; 0x245c <ADCInit+0x12a>
    244e:	45 eb       	ldi	r20, 0xB5	; 181
    2450:	50 e0       	ldi	r21, 0x00	; 0
    2452:	61 e4       	ldi	r22, 0x41	; 65
    2454:	73 e0       	ldi	r23, 0x03	; 3
    2456:	80 e0       	ldi	r24, 0x00	; 0
    2458:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
    245c:	cf 5f       	subi	r28, 0xFF	; 255
    245e:	c5 30       	cpi	r28, 0x05	; 5
    2460:	08 f4       	brcc	.+2      	; 0x2464 <ADCInit+0x132>
    2462:	7a cf       	rjmp	.-268    	; 0x2358 <ADCInit+0x26>
    2464:	81 e0       	ldi	r24, 0x01	; 1
    2466:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_eState>
    246a:	cf 91       	pop	r28
    246c:	08 95       	ret

Disassembly of section .text.CANLookupCommand:

00003f06 <CANLookupCommand>:
	{PKT_MODULE_SET_TIME,		ECANMessageType_SetTime},
	{PKT_MODULE_MAX_STATE,		ECANMessageType_MaxState}
};

static ECANMessageType CANLookupCommand( uint16_t u16ID )
{
    3f06:	cf 93       	push	r28
    3f08:	df 93       	push	r29
    3f0a:	ec 01       	movw	r28, r24
	uint8_t u8Index = 0;
    3f0c:	90 e0       	ldi	r25, 0x00	; 0
	
	while( u8Index < (sizeof(sg_sRXCommandList)/sizeof(sg_sRXCommandList[0])) )
    3f0e:	26 c0       	rjmp	.+76     	; 0x3f5c <CANLookupCommand+0x56>
	{
		if( sg_sRXCommandList[u8Index].u16ID == u16ID )
    3f10:	a9 2f       	mov	r26, r25
    3f12:	b0 e0       	ldi	r27, 0x00	; 0
    3f14:	9d 01       	movw	r18, r26
    3f16:	22 0f       	add	r18, r18
    3f18:	33 1f       	adc	r19, r19
    3f1a:	2a 0f       	add	r18, r26
    3f1c:	3b 1f       	adc	r19, r27
    3f1e:	03 2e       	mov	r0, r19
    3f20:	00 0c       	add	r0, r0
    3f22:	44 0b       	sbc	r20, r20
    3f24:	2b 52       	subi	r18, 0x2B	; 43
    3f26:	3d 4f       	sbci	r19, 0xFD	; 253
    3f28:	4f 4f       	sbci	r20, 0xFF	; 255
    3f2a:	f9 01       	movw	r30, r18
    3f2c:	54 2f       	mov	r21, r20
    3f2e:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    3f32:	6c 17       	cp	r22, r28
    3f34:	7d 07       	cpc	r23, r29
    3f36:	89 f4       	brne	.+34     	; 0x3f5a <CANLookupCommand+0x54>
		{
			return( sg_sRXCommandList[u8Index].eType );
    3f38:	cd 01       	movw	r24, r26
    3f3a:	88 0f       	add	r24, r24
    3f3c:	99 1f       	adc	r25, r25
    3f3e:	8a 0f       	add	r24, r26
    3f40:	9b 1f       	adc	r25, r27
    3f42:	02 96       	adiw	r24, 0x02	; 2
    3f44:	09 2e       	mov	r0, r25
    3f46:	00 0c       	add	r0, r0
    3f48:	aa 0b       	sbc	r26, r26
    3f4a:	8b 52       	subi	r24, 0x2B	; 43
    3f4c:	9d 4f       	sbci	r25, 0xFD	; 253
    3f4e:	af 4f       	sbci	r26, 0xFF	; 255
    3f50:	fc 01       	movw	r30, r24
    3f52:	84 91       	lpm	r24, Z
    3f54:	a7 fd       	sbrc	r26, 7
    3f56:	80 81       	ld	r24, Z
    3f58:	04 c0       	rjmp	.+8      	; 0x3f62 <CANLookupCommand+0x5c>
		}
		
		u8Index++;
    3f5a:	9f 5f       	subi	r25, 0xFF	; 255

static ECANMessageType CANLookupCommand( uint16_t u16ID )
{
	uint8_t u8Index = 0;
	
	while( u8Index < (sizeof(sg_sRXCommandList)/sizeof(sg_sRXCommandList[0])) )
    3f5c:	9b 30       	cpi	r25, 0x0B	; 11
    3f5e:	c0 f2       	brcs	.-80     	; 0x3f10 <CANLookupCommand+0xa>
		}
		
		u8Index++;
	}
	
	return( ECANMessageType_MAX );
    3f60:	83 e1       	ldi	r24, 0x13	; 19
}
    3f62:	df 91       	pop	r29
    3f64:	cf 91       	pop	r28
    3f66:	08 95       	ret

Disassembly of section .text.CANMOBSet:

00001afa <CANMOBSet>:

static void CANMOBSet( uint8_t u8MOBIndex,
					   const SMOBDef* psDef,
					   uint8_t* pu8Data,
					   uint8_t u8DataLen )
{
    1afa:	6f 92       	push	r6
    1afc:	7f 92       	push	r7
    1afe:	8f 92       	push	r8
    1b00:	9f 92       	push	r9
    1b02:	bf 92       	push	r11
    1b04:	cf 92       	push	r12
    1b06:	df 92       	push	r13
    1b08:	ef 92       	push	r14
    1b0a:	ff 92       	push	r15
    1b0c:	0f 93       	push	r16
    1b0e:	1f 93       	push	r17
    1b10:	cf 93       	push	r28
    1b12:	df 93       	push	r29
    1b14:	f8 2e       	mov	r15, r24
    1b16:	6a 01       	movw	r12, r20
    1b18:	e6 2e       	mov	r14, r22
    1b1a:	e9 01       	movw	r28, r18
	uint8_t u8CANCDMOBValue;
	uint32_t u32MessageID;
	uint8_t savedCANGIE;
	
	MBASSERT( u8MOBIndex <= 5 );
    1b1c:	0f 2e       	mov	r0, r31
    1b1e:	f5 e0       	ldi	r31, 0x05	; 5
    1b20:	6f 2e       	mov	r6, r31
    1b22:	f0 2d       	mov	r31, r0
    1b24:	68 16       	cp	r6, r24
    1b26:	38 f4       	brcc	.+14     	; 0x1b36 <CANMOBSet+0x3c>
    1b28:	40 ed       	ldi	r20, 0xD0	; 208
    1b2a:	50 e0       	ldi	r21, 0x00	; 0
    1b2c:	6c e4       	ldi	r22, 0x4C	; 76
    1b2e:	73 e0       	ldi	r23, 0x03	; 3
    1b30:	80 e0       	ldi	r24, 0x00	; 0
    1b32:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
	MBASSERT( u8DataLen <= 8 );
    1b36:	09 30       	cpi	r16, 0x09	; 9
    1b38:	38 f0       	brcs	.+14     	; 0x1b48 <CANMOBSet+0x4e>
    1b3a:	41 ed       	ldi	r20, 0xD1	; 209
    1b3c:	50 e0       	ldi	r21, 0x00	; 0
    1b3e:	6c e4       	ldi	r22, 0x4C	; 76
    1b40:	73 e0       	ldi	r23, 0x03	; 3
    1b42:	80 e0       	ldi	r24, 0x00	; 0
    1b44:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
	
	// Disable CAN interrupts during MOB configuration to prevent corruption
	savedCANGIE = CANGIE;
    1b48:	eb ed       	ldi	r30, 0xDB	; 219
    1b4a:	f0 e0       	ldi	r31, 0x00	; 0
    1b4c:	b0 80       	ld	r11, Z
	CANGIE &= ~(1 << ENIT);
    1b4e:	80 81       	ld	r24, Z
    1b50:	8f 77       	andi	r24, 0x7F	; 127
    1b52:	80 83       	st	Z, r24
	
	// Set the MOB page, auto increment, and data index 0
	CANPAGE = u8MOBIndex << 4;
    1b54:	8f 2d       	mov	r24, r15
    1b56:	82 95       	swap	r24
    1b58:	80 7f       	andi	r24, 0xF0	; 240
    1b5a:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f00ed>
	
	// Clear the MOB status
	CANSTMOB = 0;
    1b5e:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
	
	// Set the MOB registers for this page
	u8CANCDMOBValue = u8DataLen;
	u8CANCDMOBValue |= (psDef->u8Mode << CONMOB0);
    1b62:	f6 01       	movw	r30, r12
    1b64:	84 91       	lpm	r24, Z
    1b66:	e7 fc       	sbrc	r14, 7
    1b68:	80 81       	ld	r24, Z
    1b6a:	20 e4       	ldi	r18, 0x40	; 64
    1b6c:	82 9f       	mul	r24, r18
    1b6e:	c0 01       	movw	r24, r0
    1b70:	11 24       	eor	r1, r1
    1b72:	10 2f       	mov	r17, r16
    1b74:	18 2b       	or	r17, r24
	if( psDef->bReplyValid )
    1b76:	ae 2d       	mov	r26, r14
    1b78:	c6 01       	movw	r24, r12
    1b7a:	01 96       	adiw	r24, 0x01	; 1
    1b7c:	a1 1d       	adc	r26, r1
    1b7e:	fc 01       	movw	r30, r24
    1b80:	84 91       	lpm	r24, Z
    1b82:	a7 fd       	sbrc	r26, 7
    1b84:	80 81       	ld	r24, Z
    1b86:	81 11       	cpse	r24, r1
	{
		u8CANCDMOBValue |= (1 << RPLV);
    1b88:	10 62       	ori	r17, 0x20	; 32
	}
	u8CANCDMOBValue |= (1 << IDE);
    1b8a:	10 61       	ori	r17, 0x10	; 16
	// Extended frame address format
	//	Bits 0-7: Pack / Module registration ID of sender (if assigned, zero otherwise)
	//	Bits 8-17: Reserved, set to zero.
	//	Bits 18-28: Static message ID (eg. 0x500)
	
	u32MessageID = (uint32_t)PlatformGetRegistrationID();
    1b8c:	0e 94 6d 27 	call	0x4eda	; 0x4eda <PlatformGetRegistrationID>
	u32MessageID |= (((uint32_t)psDef->u16ID) & 0x7ff) << 18;
    1b90:	4e 2d       	mov	r20, r14
    1b92:	96 01       	movw	r18, r12
    1b94:	2e 5f       	subi	r18, 0xFE	; 254
    1b96:	3f 4f       	sbci	r19, 0xFF	; 255
    1b98:	4f 4f       	sbci	r20, 0xFF	; 255
    1b9a:	f9 01       	movw	r30, r18
    1b9c:	54 2f       	mov	r21, r20
    1b9e:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1ba2:	ab 01       	movw	r20, r22
    1ba4:	57 70       	andi	r21, 0x07	; 7
    1ba6:	60 e0       	ldi	r22, 0x00	; 0
    1ba8:	70 e0       	ldi	r23, 0x00	; 0
    1baa:	03 2e       	mov	r0, r19
    1bac:	32 e1       	ldi	r19, 0x12	; 18
    1bae:	44 0f       	add	r20, r20
    1bb0:	55 1f       	adc	r21, r21
    1bb2:	66 1f       	adc	r22, r22
    1bb4:	77 1f       	adc	r23, r23
    1bb6:	3a 95       	dec	r19
    1bb8:	d1 f7       	brne	.-12     	; 0x1bae <CANMOBSet+0xb4>
    1bba:	30 2d       	mov	r19, r0
    1bbc:	3a 01       	movw	r6, r20
    1bbe:	4b 01       	movw	r8, r22
    1bc0:	68 2a       	or	r6, r24
    1bc2:	d4 01       	movw	r26, r8
    1bc4:	c3 01       	movw	r24, r6
	
	CANIDT4 = psDef->bRTRTag?(1 << RTRTAG):0;
    1bc6:	4e 2d       	mov	r20, r14
    1bc8:	96 01       	movw	r18, r12
    1bca:	2a 5f       	subi	r18, 0xFA	; 250
    1bcc:	3f 4f       	sbci	r19, 0xFF	; 255
    1bce:	4f 4f       	sbci	r20, 0xFF	; 255
    1bd0:	f9 01       	movw	r30, r18
    1bd2:	24 91       	lpm	r18, Z
    1bd4:	47 fd       	sbrc	r20, 7
    1bd6:	20 81       	ld	r18, Z
    1bd8:	22 23       	and	r18, r18
    1bda:	11 f0       	breq	.+4      	; 0x1be0 <CANMOBSet+0xe6>
    1bdc:	24 e0       	ldi	r18, 0x04	; 4
    1bde:	01 c0       	rjmp	.+2      	; 0x1be2 <CANMOBSet+0xe8>
    1be0:	20 e0       	ldi	r18, 0x00	; 0
    1be2:	e0 ef       	ldi	r30, 0xF0	; 240
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	20 83       	st	Z, r18
	CANIDT4 |= u32MessageID << 3;
    1be8:	20 81       	ld	r18, Z
    1bea:	38 2f       	mov	r19, r24
    1bec:	33 0f       	add	r19, r19
    1bee:	33 0f       	add	r19, r19
    1bf0:	33 0f       	add	r19, r19
    1bf2:	23 2b       	or	r18, r19
    1bf4:	20 83       	st	Z, r18
	CANIDT3 = u32MessageID >> 5;
    1bf6:	ac 01       	movw	r20, r24
    1bf8:	bd 01       	movw	r22, r26
    1bfa:	68 94       	set
    1bfc:	14 f8       	bld	r1, 4
    1bfe:	76 95       	lsr	r23
    1c00:	67 95       	ror	r22
    1c02:	57 95       	ror	r21
    1c04:	47 95       	ror	r20
    1c06:	16 94       	lsr	r1
    1c08:	d1 f7       	brne	.-12     	; 0x1bfe <CANMOBSet+0x104>
    1c0a:	40 93 f1 00 	sts	0x00F1, r20	; 0x8000f1 <__TEXT_REGION_LENGTH__+0x7f00f1>
	CANIDT2 = u32MessageID >> 13;
    1c0e:	ac 01       	movw	r20, r24
    1c10:	bd 01       	movw	r22, r26
    1c12:	03 2e       	mov	r0, r19
    1c14:	3d e0       	ldi	r19, 0x0D	; 13
    1c16:	76 95       	lsr	r23
    1c18:	67 95       	ror	r22
    1c1a:	57 95       	ror	r21
    1c1c:	47 95       	ror	r20
    1c1e:	3a 95       	dec	r19
    1c20:	d1 f7       	brne	.-12     	; 0x1c16 <CANMOBSet+0x11c>
    1c22:	30 2d       	mov	r19, r0
    1c24:	40 93 f2 00 	sts	0x00F2, r20	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7f00f2>
	CANIDT1 = u32MessageID >> 21;
    1c28:	07 2e       	mov	r0, r23
    1c2a:	75 e1       	ldi	r23, 0x15	; 21
    1c2c:	b6 95       	lsr	r27
    1c2e:	a7 95       	ror	r26
    1c30:	97 95       	ror	r25
    1c32:	87 95       	ror	r24
    1c34:	7a 95       	dec	r23
    1c36:	d1 f7       	brne	.-12     	; 0x1c2c <CANMOBSet+0x132>
    1c38:	70 2d       	mov	r23, r0
    1c3a:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7f00f3>
	
	// Setup mask for the cmd (require matching ID extention bit)
	CANIDM4 = psDef->bRTRMask?(1 << RTRTAG):0;
    1c3e:	ae 2d       	mov	r26, r14
    1c40:	c6 01       	movw	r24, r12
    1c42:	07 96       	adiw	r24, 0x07	; 7
    1c44:	a1 1d       	adc	r26, r1
    1c46:	fc 01       	movw	r30, r24
    1c48:	84 91       	lpm	r24, Z
    1c4a:	a7 fd       	sbrc	r26, 7
    1c4c:	80 81       	ld	r24, Z
    1c4e:	88 23       	and	r24, r24
    1c50:	11 f0       	breq	.+4      	; 0x1c56 <CANMOBSet+0x15c>
    1c52:	84 e0       	ldi	r24, 0x04	; 4
    1c54:	01 c0       	rjmp	.+2      	; 0x1c58 <CANMOBSet+0x15e>
    1c56:	80 e0       	ldi	r24, 0x00	; 0
    1c58:	e4 ef       	ldi	r30, 0xF4	; 244
    1c5a:	f0 e0       	ldi	r31, 0x00	; 0
    1c5c:	80 83       	st	Z, r24
	CANIDM4 |= (1 << IDEMSK);
    1c5e:	80 81       	ld	r24, Z
    1c60:	81 60       	ori	r24, 0x01	; 1
    1c62:	80 83       	st	Z, r24
	CANIDM3 = 0;
    1c64:	10 92 f5 00 	sts	0x00F5, r1	; 0x8000f5 <__TEXT_REGION_LENGTH__+0x7f00f5>
	CANIDM2 = psDef->u16IDMask << 5;
    1c68:	ae 2d       	mov	r26, r14
    1c6a:	c6 01       	movw	r24, r12
    1c6c:	04 96       	adiw	r24, 0x04	; 4
    1c6e:	a1 1d       	adc	r26, r1
    1c70:	fc 01       	movw	r30, r24
    1c72:	5a 2f       	mov	r21, r26
    1c74:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1c78:	62 95       	swap	r22
    1c7a:	66 0f       	add	r22, r22
    1c7c:	60 7e       	andi	r22, 0xE0	; 224
    1c7e:	60 93 f6 00 	sts	0x00F6, r22	; 0x8000f6 <__TEXT_REGION_LENGTH__+0x7f00f6>
	CANIDM1 = psDef->u16IDMask >> 3;
    1c82:	fc 01       	movw	r30, r24
    1c84:	5a 2f       	mov	r21, r26
    1c86:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1c8a:	76 95       	lsr	r23
    1c8c:	67 95       	ror	r22
    1c8e:	76 95       	lsr	r23
    1c90:	67 95       	ror	r22
    1c92:	76 95       	lsr	r23
    1c94:	67 95       	ror	r22
    1c96:	60 93 f7 00 	sts	0x00F7, r22	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7f00f7>
	
	// Set the data into the FIFO
	while( u8DataLen )
    1c9a:	04 c0       	rjmp	.+8      	; 0x1ca4 <CANMOBSet+0x1aa>
	{
		CANMSG = *pu8Data;
    1c9c:	89 91       	ld	r24, Y+
    1c9e:	80 93 fa 00 	sts	0x00FA, r24	; 0x8000fa <__TEXT_REGION_LENGTH__+0x7f00fa>
		
		pu8Data++;
		u8DataLen--;
    1ca2:	01 50       	subi	r16, 0x01	; 1
	CANIDM3 = 0;
	CANIDM2 = psDef->u16IDMask << 5;
	CANIDM1 = psDef->u16IDMask >> 3;
	
	// Set the data into the FIFO
	while( u8DataLen )
    1ca4:	01 11       	cpse	r16, r1
    1ca6:	fa cf       	rjmp	.-12     	; 0x1c9c <CANMOBSet+0x1a2>
		pu8Data++;
		u8DataLen--;
	}
	
	// Send it now
	CANCDMOB = u8CANCDMOBValue;
    1ca8:	10 93 ef 00 	sts	0x00EF, r17	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f00ef>
	
	// Enable (activates the MOB) or disable the MOB interrupt
	if( psDef->u8Mode != CAN_DISABLED )
    1cac:	f6 01       	movw	r30, r12
    1cae:	84 91       	lpm	r24, Z
    1cb0:	e7 fc       	sbrc	r14, 7
    1cb2:	80 81       	ld	r24, Z
    1cb4:	88 23       	and	r24, r24
    1cb6:	69 f0       	breq	.+26     	; 0x1cd2 <CANMOBSet+0x1d8>
	{
		CANIE2 |= (1 << u8MOBIndex);
    1cb8:	ee ed       	ldi	r30, 0xDE	; 222
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	20 81       	ld	r18, Z
    1cbe:	81 e0       	ldi	r24, 0x01	; 1
    1cc0:	90 e0       	ldi	r25, 0x00	; 0
    1cc2:	02 c0       	rjmp	.+4      	; 0x1cc8 <CANMOBSet+0x1ce>
    1cc4:	88 0f       	add	r24, r24
    1cc6:	99 1f       	adc	r25, r25
    1cc8:	fa 94       	dec	r15
    1cca:	e2 f7       	brpl	.-8      	; 0x1cc4 <CANMOBSet+0x1ca>
    1ccc:	82 2b       	or	r24, r18
    1cce:	80 83       	st	Z, r24
    1cd0:	0d c0       	rjmp	.+26     	; 0x1cec <CANMOBSet+0x1f2>
	}
	else
	{
		CANIE2 &= (uint8_t)~(1 << u8MOBIndex);
    1cd2:	ee ed       	ldi	r30, 0xDE	; 222
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	20 81       	ld	r18, Z
    1cd8:	81 e0       	ldi	r24, 0x01	; 1
    1cda:	90 e0       	ldi	r25, 0x00	; 0
    1cdc:	02 c0       	rjmp	.+4      	; 0x1ce2 <CANMOBSet+0x1e8>
    1cde:	88 0f       	add	r24, r24
    1ce0:	99 1f       	adc	r25, r25
    1ce2:	fa 94       	dec	r15
    1ce4:	e2 f7       	brpl	.-8      	; 0x1cde <CANMOBSet+0x1e4>
    1ce6:	80 95       	com	r24
    1ce8:	82 23       	and	r24, r18
    1cea:	80 83       	st	Z, r24
	}
	
	// Restore CAN interrupts
	CANGIE = savedCANGIE;
    1cec:	b0 92 db 00 	sts	0x00DB, r11	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>
}
    1cf0:	df 91       	pop	r29
    1cf2:	cf 91       	pop	r28
    1cf4:	1f 91       	pop	r17
    1cf6:	0f 91       	pop	r16
    1cf8:	ff 90       	pop	r15
    1cfa:	ef 90       	pop	r14
    1cfc:	df 90       	pop	r13
    1cfe:	cf 90       	pop	r12
    1d00:	bf 90       	pop	r11
    1d02:	9f 90       	pop	r9
    1d04:	8f 90       	pop	r8
    1d06:	7f 90       	pop	r7
    1d08:	6f 90       	pop	r6
    1d0a:	08 95       	ret

Disassembly of section .text.CANSendMessageInternal:

00002054 <CANSendMessageInternal>:

static void CANSendMessageInternal( ECANMessageType eType,
									uint8_t* pu8Data,
									uint8_t u8DataLen,	
									bool bRetransmit )
{
    2054:	6f 92       	push	r6
    2056:	7f 92       	push	r7
    2058:	8f 92       	push	r8
    205a:	ef 92       	push	r14
    205c:	ff 92       	push	r15
    205e:	0f 93       	push	r16
    2060:	cf 93       	push	r28
    2062:	df 93       	push	r29
    2064:	c8 2f       	mov	r28, r24
    2066:	7b 01       	movw	r14, r22
    2068:	04 2f       	mov	r16, r20
    206a:	d2 2f       	mov	r29, r18
	const SMOBDef* psDef = NULL;
	
	if( ECANMessageType_ModuleAnnouncement == eType )
    206c:	88 23       	and	r24, r24
    206e:	f9 f0       	breq	.+62     	; 0x20ae <CANSendMessageInternal+0x5a>
	{
		psDef = &sg_sMOBModuleAnnouncement;
	}
	else if( ECANMessageType_ModuleStatus1 == eType )
    2070:	81 30       	cpi	r24, 0x01	; 1
    2072:	31 f1       	breq	.+76     	; 0x20c0 <CANSendMessageInternal+0x6c>
	{
		psDef = &sg_sMOBModuleStatus1;
	}
	else if( ECANMessageType_ModuleStatus2 == eType )
    2074:	82 30       	cpi	r24, 0x02	; 2
    2076:	69 f1       	breq	.+90     	; 0x20d2 <CANSendMessageInternal+0x7e>
	{
		psDef = &sg_sMOBModuleStatus2;
	}
	else if( ECANMessageType_ModuleStatus3 == eType )
    2078:	83 30       	cpi	r24, 0x03	; 3
    207a:	a1 f1       	breq	.+104    	; 0x20e4 <CANSendMessageInternal+0x90>
	{
		psDef = &sg_sMOBModuleStatus3;
	}
	else if( ECANMessageType_ModuleCellCommStat1 == eType )
    207c:	86 30       	cpi	r24, 0x06	; 6
    207e:	d9 f1       	breq	.+118    	; 0x20f6 <CANSendMessageInternal+0xa2>
	{
		psDef = &sg_sMOBModuleCellCommStat1;
	}
	else if( ECANMessageType_ModuleCellCommStat2 == eType )
    2080:	87 30       	cpi	r24, 0x07	; 7
    2082:	09 f4       	brne	.+2      	; 0x2086 <CANSendMessageInternal+0x32>
    2084:	41 c0       	rjmp	.+130    	; 0x2108 <CANSendMessageInternal+0xb4>
	{
		psDef = &sg_sMOBModuleCellCommStat2;
	}
	else if( ECANMessageType_ModuleHardwareDetail == eType )
    2086:	85 30       	cpi	r24, 0x05	; 5
    2088:	09 f4       	brne	.+2      	; 0x208c <CANSendMessageInternal+0x38>
    208a:	47 c0       	rjmp	.+142    	; 0x211a <CANSendMessageInternal+0xc6>
	{
		psDef = &sg_sMOBModuleHardwareDetail;
	}
	else if( ECANMessageType_ModuleCellDetail == eType )
    208c:	84 30       	cpi	r24, 0x04	; 4
    208e:	09 f4       	brne	.+2      	; 0x2092 <CANSendMessageInternal+0x3e>
    2090:	4d c0       	rjmp	.+154    	; 0x212c <CANSendMessageInternal+0xd8>
	{
		psDef = &sg_sMOBModuleCellDetail;
	}
	else if( ECANMessageType_ModuleRequestTime == eType )
    2092:	88 30       	cpi	r24, 0x08	; 8
    2094:	09 f4       	brne	.+2      	; 0x2098 <CANSendMessageInternal+0x44>
    2096:	53 c0       	rjmp	.+166    	; 0x213e <CANSendMessageInternal+0xea>
		psDef = &sg_sMOBModuleRequestTime;
	}
	else
	{
		// Invalid message type
		MBASSERT(0);
    2098:	43 e4       	ldi	r20, 0x43	; 67
    209a:	51 e0       	ldi	r21, 0x01	; 1
    209c:	6c e4       	ldi	r22, 0x4C	; 76
    209e:	73 e0       	ldi	r23, 0x03	; 3
    20a0:	80 e0       	ldi	r24, 0x00	; 0
    20a2:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
static void CANSendMessageInternal( ECANMessageType eType,
									uint8_t* pu8Data,
									uint8_t u8DataLen,	
									bool bRetransmit )
{
	const SMOBDef* psDef = NULL;
    20a6:	61 2c       	mov	r6, r1
    20a8:	71 2c       	mov	r7, r1
    20aa:	81 2c       	mov	r8, r1
    20ac:	50 c0       	rjmp	.+160    	; 0x214e <CANSendMessageInternal+0xfa>
	
	if( ECANMessageType_ModuleAnnouncement == eType )
	{
		psDef = &sg_sMOBModuleAnnouncement;
    20ae:	0f 2e       	mov	r0, r31
    20b0:	f7 e9       	ldi	r31, 0x97	; 151
    20b2:	6f 2e       	mov	r6, r31
    20b4:	f3 e0       	ldi	r31, 0x03	; 3
    20b6:	7f 2e       	mov	r7, r31
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	8f 2e       	mov	r8, r31
    20bc:	f0 2d       	mov	r31, r0
    20be:	47 c0       	rjmp	.+142    	; 0x214e <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus1 == eType )
	{
		psDef = &sg_sMOBModuleStatus1;
    20c0:	0f 2e       	mov	r0, r31
    20c2:	ff e8       	ldi	r31, 0x8F	; 143
    20c4:	6f 2e       	mov	r6, r31
    20c6:	f3 e0       	ldi	r31, 0x03	; 3
    20c8:	7f 2e       	mov	r7, r31
    20ca:	f0 e0       	ldi	r31, 0x00	; 0
    20cc:	8f 2e       	mov	r8, r31
    20ce:	f0 2d       	mov	r31, r0
    20d0:	3e c0       	rjmp	.+124    	; 0x214e <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus2 == eType )
	{
		psDef = &sg_sMOBModuleStatus2;
    20d2:	0f 2e       	mov	r0, r31
    20d4:	f7 e8       	ldi	r31, 0x87	; 135
    20d6:	6f 2e       	mov	r6, r31
    20d8:	f3 e0       	ldi	r31, 0x03	; 3
    20da:	7f 2e       	mov	r7, r31
    20dc:	f0 e0       	ldi	r31, 0x00	; 0
    20de:	8f 2e       	mov	r8, r31
    20e0:	f0 2d       	mov	r31, r0
    20e2:	35 c0       	rjmp	.+106    	; 0x214e <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus3 == eType )
	{
		psDef = &sg_sMOBModuleStatus3;
    20e4:	0f 2e       	mov	r0, r31
    20e6:	ff e7       	ldi	r31, 0x7F	; 127
    20e8:	6f 2e       	mov	r6, r31
    20ea:	f3 e0       	ldi	r31, 0x03	; 3
    20ec:	7f 2e       	mov	r7, r31
    20ee:	f0 e0       	ldi	r31, 0x00	; 0
    20f0:	8f 2e       	mov	r8, r31
    20f2:	f0 2d       	mov	r31, r0
    20f4:	2c c0       	rjmp	.+88     	; 0x214e <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellCommStat1 == eType )
	{
		psDef = &sg_sMOBModuleCellCommStat1;
    20f6:	0f 2e       	mov	r0, r31
    20f8:	f7 e7       	ldi	r31, 0x77	; 119
    20fa:	6f 2e       	mov	r6, r31
    20fc:	f3 e0       	ldi	r31, 0x03	; 3
    20fe:	7f 2e       	mov	r7, r31
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	8f 2e       	mov	r8, r31
    2104:	f0 2d       	mov	r31, r0
    2106:	23 c0       	rjmp	.+70     	; 0x214e <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellCommStat2 == eType )
	{
		psDef = &sg_sMOBModuleCellCommStat2;
    2108:	0f 2e       	mov	r0, r31
    210a:	ff e6       	ldi	r31, 0x6F	; 111
    210c:	6f 2e       	mov	r6, r31
    210e:	f3 e0       	ldi	r31, 0x03	; 3
    2110:	7f 2e       	mov	r7, r31
    2112:	f0 e0       	ldi	r31, 0x00	; 0
    2114:	8f 2e       	mov	r8, r31
    2116:	f0 2d       	mov	r31, r0
    2118:	1a c0       	rjmp	.+52     	; 0x214e <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleHardwareDetail == eType )
	{
		psDef = &sg_sMOBModuleHardwareDetail;
    211a:	0f 2e       	mov	r0, r31
    211c:	ff e5       	ldi	r31, 0x5F	; 95
    211e:	6f 2e       	mov	r6, r31
    2120:	f3 e0       	ldi	r31, 0x03	; 3
    2122:	7f 2e       	mov	r7, r31
    2124:	f0 e0       	ldi	r31, 0x00	; 0
    2126:	8f 2e       	mov	r8, r31
    2128:	f0 2d       	mov	r31, r0
    212a:	11 c0       	rjmp	.+34     	; 0x214e <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellDetail == eType )
	{
		psDef = &sg_sMOBModuleCellDetail;
    212c:	0f 2e       	mov	r0, r31
    212e:	f7 e6       	ldi	r31, 0x67	; 103
    2130:	6f 2e       	mov	r6, r31
    2132:	f3 e0       	ldi	r31, 0x03	; 3
    2134:	7f 2e       	mov	r7, r31
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	8f 2e       	mov	r8, r31
    213a:	f0 2d       	mov	r31, r0
    213c:	08 c0       	rjmp	.+16     	; 0x214e <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleRequestTime == eType )
	{
		psDef = &sg_sMOBModuleRequestTime;
    213e:	0f 2e       	mov	r0, r31
    2140:	f7 e5       	ldi	r31, 0x57	; 87
    2142:	6f 2e       	mov	r6, r31
    2144:	f3 e0       	ldi	r31, 0x03	; 3
    2146:	7f 2e       	mov	r7, r31
    2148:	f0 e0       	ldi	r31, 0x00	; 0
    214a:	8f 2e       	mov	r8, r31
    214c:	f0 2d       	mov	r31, r0
	{
		// Invalid message type
		MBASSERT(0);
	}
	
	if(bRetransmit && sg_bInRetransmit) {
    214e:	dd 23       	and	r29, r29
    2150:	21 f0       	breq	.+8      	; 0x215a <CANSendMessageInternal+0x106>
    2152:	80 91 65 09 	lds	r24, 0x0965	; 0x800965 <sg_bInRetransmit>
    2156:	81 11       	cpse	r24, r1
    2158:	30 c0       	rjmp	.+96     	; 0x21ba <CANSendMessageInternal+0x166>
		// Already in a retransmit, don't allow nested retries
		return;
	}
	if( bRetransmit || (false == sg_bBusy) )
    215a:	d1 11       	cpse	r29, r1
    215c:	04 c0       	rjmp	.+8      	; 0x2166 <CANSendMessageInternal+0x112>
    215e:	80 91 69 09 	lds	r24, 0x0969	; 0x800969 <sg_bBusy>
    2162:	81 11       	cpse	r24, r1
    2164:	2a c0       	rjmp	.+84     	; 0x21ba <CANSendMessageInternal+0x166>
	{
		sg_bBusy = true;
    2166:	81 e0       	ldi	r24, 0x01	; 1
    2168:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_bBusy>
		
		// Save this message info for retransmit later if needed
		if( false == bRetransmit )
    216c:	d1 11       	cpse	r29, r1
    216e:	1a c0       	rjmp	.+52     	; 0x21a4 <CANSendMessageInternal+0x150>
		{
			sg_u8TransmitAttempts = 0;
    2170:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <sg_u8TransmitAttempts>
			sg_eLastTXType = eType;
    2174:	c0 93 67 09 	sts	0x0967, r28	; 0x800967 <sg_eLastTXType>
			MBASSERT(u8DataLen <= CAN_MAX_MSG_SIZE);
    2178:	09 30       	cpi	r16, 0x09	; 9
    217a:	38 f0       	brcs	.+14     	; 0x218a <CANSendMessageInternal+0x136>
    217c:	43 e5       	ldi	r20, 0x53	; 83
    217e:	51 e0       	ldi	r21, 0x01	; 1
    2180:	6c e4       	ldi	r22, 0x4C	; 76
    2182:	73 e0       	ldi	r23, 0x03	; 3
    2184:	80 e0       	ldi	r24, 0x00	; 0
    2186:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
			memcpy(sg_u8LastTXData, pu8Data, u8DataLen);
    218a:	20 2f       	mov	r18, r16
    218c:	30 e0       	ldi	r19, 0x00	; 0
    218e:	c7 01       	movw	r24, r14
    2190:	a0 e8       	ldi	r26, 0x80	; 128
    2192:	ac 01       	movw	r20, r24
    2194:	6a 2f       	mov	r22, r26
    2196:	8d e3       	ldi	r24, 0x3D	; 61
    2198:	99 e0       	ldi	r25, 0x09	; 9
    219a:	0e 94 96 23 	call	0x472c	; 0x472c <memcpy>
			sg_u8LastTXDataLen = u8DataLen;
    219e:	00 93 66 09 	sts	0x0966, r16	; 0x800966 <sg_u8LastTXDataLen>
    21a2:	05 c0       	rjmp	.+10     	; 0x21ae <CANSendMessageInternal+0x15a>
		}
		else
		{
			sg_u8TransmitAttempts++;
    21a4:	80 91 68 09 	lds	r24, 0x0968	; 0x800968 <sg_u8TransmitAttempts>
    21a8:	8f 5f       	subi	r24, 0xFF	; 255
    21aa:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_u8TransmitAttempts>
		}
		
		// Send it now
		CANMOBSet( CANMOB_TX_IDX, psDef, pu8Data, u8DataLen );
    21ae:	97 01       	movw	r18, r14
    21b0:	68 2d       	mov	r22, r8
    21b2:	a3 01       	movw	r20, r6
    21b4:	81 e0       	ldi	r24, 0x01	; 1
    21b6:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	}
}
    21ba:	df 91       	pop	r29
    21bc:	cf 91       	pop	r28
    21be:	0f 91       	pop	r16
    21c0:	ff 90       	pop	r15
    21c2:	ef 90       	pop	r14
    21c4:	8f 90       	pop	r8
    21c6:	7f 90       	pop	r7
    21c8:	6f 90       	pop	r6
    21ca:	08 95       	ret

Disassembly of section .text.CANMOBInterrupt:

00001eca <CANMOBInterrupt>:

void CANMOBInterrupt( uint8_t u8MOBIndex )
{
    1eca:	cf 92       	push	r12
    1ecc:	df 92       	push	r13
    1ece:	ff 92       	push	r15
    1ed0:	0f 93       	push	r16
    1ed2:	1f 93       	push	r17
    1ed4:	cf 93       	push	r28
    1ed6:	df 93       	push	r29
    1ed8:	cd b7       	in	r28, 0x3d	; 61
    1eda:	de b7       	in	r29, 0x3e	; 62
    1edc:	28 97       	sbiw	r28, 0x08	; 8
    1ede:	0f b6       	in	r0, 0x3f	; 63
    1ee0:	f8 94       	cli
    1ee2:	de bf       	out	0x3e, r29	; 62
    1ee4:	0f be       	out	0x3f, r0	; 63
    1ee6:	cd bf       	out	0x3d, r28	; 61
	// Set the MOB page first (and zero the data index)
	CANPAGE = u8MOBIndex << 4;
    1ee8:	98 2f       	mov	r25, r24
    1eea:	92 95       	swap	r25
    1eec:	90 7f       	andi	r25, 0xF0	; 240
    1eee:	90 93 ed 00 	sts	0x00ED, r25	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f00ed>
	
	// Temporarily disable the MOB to examine and modify the registers
	CANIE2 &= (uint8_t)~(1 << u8MOBIndex);
    1ef2:	ee ed       	ldi	r30, 0xDE	; 222
    1ef4:	f0 e0       	ldi	r31, 0x00	; 0
    1ef6:	20 81       	ld	r18, Z
    1ef8:	01 e0       	ldi	r16, 0x01	; 1
    1efa:	10 e0       	ldi	r17, 0x00	; 0
    1efc:	08 2e       	mov	r0, r24
    1efe:	02 c0       	rjmp	.+4      	; 0x1f04 <CANMOBInterrupt+0x3a>
    1f00:	00 0f       	add	r16, r16
    1f02:	11 1f       	adc	r17, r17
    1f04:	0a 94       	dec	r0
    1f06:	e2 f7       	brpl	.-8      	; 0x1f00 <CANMOBInterrupt+0x36>
    1f08:	90 2f       	mov	r25, r16
    1f0a:	90 95       	com	r25
    1f0c:	92 23       	and	r25, r18
    1f0e:	90 83       	st	Z, r25
	CANCDMOB &= (uint8_t)~((1 << CONMOB0) | (1 << CONMOB1));
    1f10:	ef ee       	ldi	r30, 0xEF	; 239
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	90 81       	ld	r25, Z
    1f16:	9f 73       	andi	r25, 0x3F	; 63
    1f18:	90 83       	st	Z, r25
	
	if( CANMOB_RX_IDX == u8MOBIndex )
    1f1a:	81 11       	cpse	r24, r1
    1f1c:	59 c0       	rjmp	.+178    	; 0x1fd0 <CANMOBInterrupt+0x106>
	{
		// TX success?  Just clear it since this is the RX context
		if( CANSTMOB & (1 << TXOK) )
    1f1e:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1f22:	86 ff       	sbrs	r24, 6
    1f24:	05 c0       	rjmp	.+10     	; 0x1f30 <CANMOBInterrupt+0x66>
		{
			// Clear it
			CANSTMOB &= ~(1 << TXOK);
    1f26:	ee ee       	ldi	r30, 0xEE	; 238
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	80 81       	ld	r24, Z
    1f2c:	8f 7b       	andi	r24, 0xBF	; 191
    1f2e:	80 83       	st	Z, r24
			// in the TX MOB context (CANMOB_TX_IDX) at line 428.
			// sg_bBusy = false;  // WRONG - commented out to fix CAN reliability issues
			// sg_bInRetransmit = false;  // WRONG - also should not be cleared here
		}
		// RX success?
		if( CANSTMOB & (1 << RXOK) )
    1f30:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1f34:	85 ff       	sbrs	r24, 5
    1f36:	38 c0       	rjmp	.+112    	; 0x1fa8 <CANMOBInterrupt+0xde>
		{
			// Clear it
			CANSTMOB &= ~(1 << RXOK);
    1f38:	ee ee       	ldi	r30, 0xEE	; 238
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	80 81       	ld	r24, Z
    1f3e:	8f 7d       	andi	r24, 0xDF	; 223
    1f40:	80 83       	st	Z, r24
		
			if( sg_pfRXCallback )
    1f42:	c0 90 4d 09 	lds	r12, 0x094D	; 0x80094d <sg_pfRXCallback>
    1f46:	d0 90 4e 09 	lds	r13, 0x094E	; 0x80094e <sg_pfRXCallback+0x1>
    1f4a:	c1 14       	cp	r12, r1
    1f4c:	d1 04       	cpc	r13, r1
    1f4e:	61 f1       	breq	.+88     	; 0x1fa8 <CANMOBInterrupt+0xde>
			{
				ECANMessageType eType;
				uint16_t u16ID = 0;
				uint8_t u8Data[8];
				uint8_t u8DataLen = CANCDMOB & 0x0f;
    1f50:	80 91 ef 00 	lds	r24, 0x00EF	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f00ef>
    1f54:	8f 70       	andi	r24, 0x0F	; 15
    1f56:	f8 2e       	mov	r15, r24
				uint8_t u8Index = 0;
			
				// Grab the messageID from the identifier registers
				// TODO: This extraction may be wrong for extended frames
				// but it worked with the real Pack Controller somehow
				u16ID = ((uint16_t)CANIDT1) << 3;
    1f58:	40 91 f3 00 	lds	r20, 0x00F3	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7f00f3>
    1f5c:	50 e0       	ldi	r21, 0x00	; 0
    1f5e:	44 0f       	add	r20, r20
    1f60:	55 1f       	adc	r21, r21
    1f62:	44 0f       	add	r20, r20
    1f64:	55 1f       	adc	r21, r21
    1f66:	44 0f       	add	r20, r20
    1f68:	55 1f       	adc	r21, r21
				u16ID |= CANIDT2 >> 5;
    1f6a:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7f00f2>
    1f6e:	82 95       	swap	r24
    1f70:	86 95       	lsr	r24
    1f72:	87 70       	andi	r24, 0x07	; 7
    1f74:	48 2b       	or	r20, r24
			{
				ECANMessageType eType;
				uint16_t u16ID = 0;
				uint8_t u8Data[8];
				uint8_t u8DataLen = CANCDMOB & 0x0f;
				uint8_t u8Index = 0;
    1f76:	90 e0       	ldi	r25, 0x00	; 0
				// but it worked with the real Pack Controller somehow
				u16ID = ((uint16_t)CANIDT1) << 3;
				u16ID |= CANIDT2 >> 5;
			
				// Pull the data out into a temp buffer
				while( u8Index < u8DataLen )
    1f78:	0a c0       	rjmp	.+20     	; 0x1f8e <CANMOBInterrupt+0xc4>
				{
					u8Data[u8Index] = CANMSG;
    1f7a:	20 91 fa 00 	lds	r18, 0x00FA	; 0x8000fa <__TEXT_REGION_LENGTH__+0x7f00fa>
    1f7e:	e1 e0       	ldi	r30, 0x01	; 1
    1f80:	f0 e0       	ldi	r31, 0x00	; 0
    1f82:	ec 0f       	add	r30, r28
    1f84:	fd 1f       	adc	r31, r29
    1f86:	e9 0f       	add	r30, r25
    1f88:	f1 1d       	adc	r31, r1
    1f8a:	20 83       	st	Z, r18
					u8Index++;
    1f8c:	9f 5f       	subi	r25, 0xFF	; 255
				// but it worked with the real Pack Controller somehow
				u16ID = ((uint16_t)CANIDT1) << 3;
				u16ID |= CANIDT2 >> 5;
			
				// Pull the data out into a temp buffer
				while( u8Index < u8DataLen )
    1f8e:	9f 15       	cp	r25, r15
    1f90:	a0 f3       	brcs	.-24     	; 0x1f7a <CANMOBInterrupt+0xb0>
					u8Data[u8Index] = CANMSG;
					u8Index++;
				}
			
				// Lookup ID to see if it matches one of ours
				eType = CANLookupCommand( u16ID );
    1f92:	ca 01       	movw	r24, r20
    1f94:	0e 94 83 1f 	call	0x3f06	; 0x3f06 <CANLookupCommand>
			
				if( eType != ECANMessageType_MAX )
    1f98:	83 31       	cpi	r24, 0x13	; 19
    1f9a:	31 f0       	breq	.+12     	; 0x1fa8 <CANMOBInterrupt+0xde>
				{
					// Call comamnd handler
					sg_pfRXCallback( eType, u8Data, u8DataLen );
    1f9c:	4f 2d       	mov	r20, r15
    1f9e:	be 01       	movw	r22, r28
    1fa0:	6f 5f       	subi	r22, 0xFF	; 255
    1fa2:	7f 4f       	sbci	r23, 0xFF	; 255
    1fa4:	f6 01       	movw	r30, r12
    1fa6:	09 95       	icall
				}
			}
		}
	
		// If receive error, clear the bits
		if( CANSTMOB & ((1 << SERR) | (1 << CERR) | (1 << FERR)) )
    1fa8:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1fac:	8e 70       	andi	r24, 0x0E	; 14
    1fae:	29 f0       	breq	.+10     	; 0x1fba <CANMOBInterrupt+0xf0>
		{
			// Clear it.  Just ignore
			CANSTMOB &= ~((1 << SERR) | (1 << CERR) | (1 << FERR));
    1fb0:	ee ee       	ldi	r30, 0xEE	; 238
    1fb2:	f0 e0       	ldi	r31, 0x00	; 0
    1fb4:	80 81       	ld	r24, Z
    1fb6:	81 7f       	andi	r24, 0xF1	; 241
    1fb8:	80 83       	st	Z, r24
		}
	
		// Re-enable RX now
		CANIE2 |= (1 << u8MOBIndex);
    1fba:	ee ed       	ldi	r30, 0xDE	; 222
    1fbc:	f0 e0       	ldi	r31, 0x00	; 0
    1fbe:	80 81       	ld	r24, Z
    1fc0:	08 2b       	or	r16, r24
    1fc2:	00 83       	st	Z, r16
		CANCDMOB |= (1 << CONMOB1);
    1fc4:	ef ee       	ldi	r30, 0xEF	; 239
    1fc6:	f0 e0       	ldi	r31, 0x00	; 0
    1fc8:	80 81       	ld	r24, Z
    1fca:	80 68       	ori	r24, 0x80	; 128
    1fcc:	80 83       	st	Z, r24
    1fce:	34 c0       	rjmp	.+104    	; 0x2038 <CANMOBInterrupt+0x16e>
	}
	else if( CANMOB_TX_IDX == u8MOBIndex )
    1fd0:	81 30       	cpi	r24, 0x01	; 1
    1fd2:	91 f5       	brne	.+100    	; 0x2038 <CANMOBInterrupt+0x16e>
	{
		if( CANSTMOB & (1 << TXOK) )
    1fd4:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1fd8:	86 ff       	sbrs	r24, 6
    1fda:	07 c0       	rjmp	.+14     	; 0x1fea <CANMOBInterrupt+0x120>
		{
			// Clear it
			CANSTMOB &= ~(1 << TXOK);
    1fdc:	ee ee       	ldi	r30, 0xEE	; 238
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	80 81       	ld	r24, Z
    1fe2:	8f 7b       	andi	r24, 0xBF	; 191
    1fe4:	80 83       	st	Z, r24
		
			sg_bBusy = false;
    1fe6:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <sg_bBusy>
		}
		
		// RX success, just clear it since this is the TX context
		if( CANSTMOB & (1 << RXOK) )
    1fea:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1fee:	85 ff       	sbrs	r24, 5
    1ff0:	05 c0       	rjmp	.+10     	; 0x1ffc <CANMOBInterrupt+0x132>
		{
			// Clear it
			CANSTMOB &= ~(1 << RXOK);
    1ff2:	ee ee       	ldi	r30, 0xEE	; 238
    1ff4:	f0 e0       	ldi	r31, 0x00	; 0
    1ff6:	80 81       	ld	r24, Z
    1ff8:	8f 7d       	andi	r24, 0xDF	; 223
    1ffa:	80 83       	st	Z, r24
		}

		// If TX Error on transmit (collision with another device)
		// -or- ACK error (nobody listening),
		// retry send
		if( CANSTMOB & ((1 << BERR) | (1 << AERR) | (1 << SERR)) )
    1ffc:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    2000:	89 71       	andi	r24, 0x19	; 25
    2002:	d1 f0       	breq	.+52     	; 0x2038 <CANMOBInterrupt+0x16e>
		{
			// Clear it
			CANSTMOB &= ~((1 << BERR) | (1 << AERR) | (1 << SERR));
    2004:	ee ee       	ldi	r30, 0xEE	; 238
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	86 7e       	andi	r24, 0xE6	; 230
    200c:	80 83       	st	Z, r24

			if( sg_u8TransmitAttempts < 20 )
    200e:	80 91 68 09 	lds	r24, 0x0968	; 0x800968 <sg_u8TransmitAttempts>
    2012:	84 31       	cpi	r24, 0x14	; 20
    2014:	68 f4       	brcc	.+26     	; 0x2030 <CANMOBInterrupt+0x166>
			{
				// Retransmit now
               sg_bInRetransmit = true;  // Set flag before retry
    2016:	81 e0       	ldi	r24, 0x01	; 1
    2018:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_bInRetransmit>
               CANSendMessageInternal( sg_eLastTXType, sg_u8LastTXData, sg_u8LastTXDataLen, true );
    201c:	21 e0       	ldi	r18, 0x01	; 1
    201e:	40 91 66 09 	lds	r20, 0x0966	; 0x800966 <sg_u8LastTXDataLen>
    2022:	6d e3       	ldi	r22, 0x3D	; 61
    2024:	79 e0       	ldi	r23, 0x09	; 9
    2026:	80 91 67 09 	lds	r24, 0x0967	; 0x800967 <sg_eLastTXType>
    202a:	0e 94 2a 10 	call	0x2054	; 0x2054 <CANSendMessageInternal>
    202e:	04 c0       	rjmp	.+8      	; 0x2038 <CANMOBInterrupt+0x16e>
			}
			else
			{
				// Retries exhausted.  Give up
				sg_bBusy = false;
    2030:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <sg_bBusy>
                sg_bInRetransmit = false;
    2034:	10 92 65 09 	sts	0x0965, r1	; 0x800965 <sg_bInRetransmit>
			}
		}
	}
}
    2038:	28 96       	adiw	r28, 0x08	; 8
    203a:	0f b6       	in	r0, 0x3f	; 63
    203c:	f8 94       	cli
    203e:	de bf       	out	0x3e, r29	; 62
    2040:	0f be       	out	0x3f, r0	; 63
    2042:	cd bf       	out	0x3d, r28	; 61
    2044:	df 91       	pop	r29
    2046:	cf 91       	pop	r28
    2048:	1f 91       	pop	r17
    204a:	0f 91       	pop	r16
    204c:	ff 90       	pop	r15
    204e:	df 90       	pop	r13
    2050:	cf 90       	pop	r12
    2052:	08 95       	ret

Disassembly of section .text.__vector_18:

000025a2 <__vector_18>:

// Generic CAN interrupt handler
// Check interrrupt sources and clear them (by servicing or explicit clearing)
ISR(CAN_INT_vect, ISR_BLOCK)
{
    25a2:	1f 92       	push	r1
    25a4:	0f 92       	push	r0
    25a6:	0f b6       	in	r0, 0x3f	; 63
    25a8:	0f 92       	push	r0
    25aa:	11 24       	eor	r1, r1
    25ac:	0f 93       	push	r16
    25ae:	1f 93       	push	r17
    25b0:	2f 93       	push	r18
    25b2:	3f 93       	push	r19
    25b4:	4f 93       	push	r20
    25b6:	5f 93       	push	r21
    25b8:	6f 93       	push	r22
    25ba:	7f 93       	push	r23
    25bc:	8f 93       	push	r24
    25be:	9f 93       	push	r25
    25c0:	af 93       	push	r26
    25c2:	bf 93       	push	r27
    25c4:	cf 93       	push	r28
    25c6:	df 93       	push	r29
    25c8:	ef 93       	push	r30
    25ca:	ff 93       	push	r31
	// Save state we'll need to restore
	uint8_t saved_cangie = CANGIE;
    25cc:	eb ed       	ldi	r30, 0xDB	; 219
    25ce:	f0 e0       	ldi	r31, 0x00	; 0
    25d0:	d0 81       	ld	r29, Z
	uint8_t saved_canie2 = CANIE2;	// Temporarily disable CAN interrupts to prevent reentry
    25d2:	10 91 de 00 	lds	r17, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7f00de>
	CANGIE &= (uint8_t)~(1 << ENIT);
    25d6:	80 81       	ld	r24, Z
    25d8:	8f 77       	andi	r24, 0x7F	; 127
    25da:	80 83       	st	Z, r24

	// Do NOT re-enable global interrupts - this causes race conditions!
	
	 uint8_t sit = CANSIT2;
    25dc:	c0 91 e0 00 	lds	r28, 0x00E0	; 0x8000e0 <__TEXT_REGION_LENGTH__+0x7f00e0>
	 
	 // Most common interrupts first  *claude
	 if(sit & (1 << CANMOB_RX_IDX)) {
    25e0:	c0 ff       	sbrs	r28, 0
    25e2:	0c c0       	rjmp	.+24     	; 0x25fc <__vector_18+0x5a>
		 CANMOBInterrupt(CANMOB_RX_IDX);
    25e4:	80 e0       	ldi	r24, 0x00	; 0
    25e6:	0e 94 65 0f 	call	0x1eca	; 0x1eca <CANMOBInterrupt>
		 CANMOBSet(CANMOB_RX_IDX, &sg_sMOBGenericReceive, NULL, 0);
    25ea:	00 e0       	ldi	r16, 0x00	; 0
    25ec:	20 e0       	ldi	r18, 0x00	; 0
    25ee:	30 e0       	ldi	r19, 0x00	; 0
    25f0:	4f e9       	ldi	r20, 0x9F	; 159
    25f2:	53 e0       	ldi	r21, 0x03	; 3
    25f4:	60 e0       	ldi	r22, 0x00	; 0
    25f6:	80 e0       	ldi	r24, 0x00	; 0
    25f8:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	 }
	 
	
	// Check TX MOB
	if( sit & (1 << CANMOB_TX_IDX) )
    25fc:	c1 ff       	sbrs	r28, 1
    25fe:	03 c0       	rjmp	.+6      	; 0x2606 <__vector_18+0x64>
	{
		CANMOBInterrupt( CANMOB_TX_IDX );
    2600:	81 e0       	ldi	r24, 0x01	; 1
    2602:	0e 94 65 0f 	call	0x1eca	; 0x1eca <CANMOBInterrupt>
	}
	
	// Now the generic, non-MOB interrupts (some of which may have already been handled by the MOB handler)
	
	// Bus Off interrupt
	if( CANGIT & (1 << BOFFIT) )
    2606:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    260a:	86 ff       	sbrs	r24, 6
    260c:	03 c0       	rjmp	.+6      	; 0x2614 <__vector_18+0x72>
	{
		// Just clear it for now
		CANGIT = (1 << BOFFIT);
    260e:	80 e4       	ldi	r24, 0x40	; 64
    2610:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Frame buffer receive (burst receive interrupt)
	// This should not be used
	if( CANGIT & (1 << BXOK) )
    2614:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    2618:	84 ff       	sbrs	r24, 4
    261a:	0a c0       	rjmp	.+20     	; 0x2630 <__vector_18+0x8e>
	{
		MBASSERT(0);
    261c:	4a ef       	ldi	r20, 0xFA	; 250
    261e:	51 e0       	ldi	r21, 0x01	; 1
    2620:	6c e4       	ldi	r22, 0x4C	; 76
    2622:	73 e0       	ldi	r23, 0x03	; 3
    2624:	80 e0       	ldi	r24, 0x00	; 0
    2626:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
		
		// TODO: Must write the CONMOB fields of the MOB that interrupted first?
		// Just clear it for now
		CANGIT = (1 << BXOK);
    262a:	80 e1       	ldi	r24, 0x10	; 16
    262c:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Bit stuffing error on receive
	if( CANGIT & (1 << SERG) )
    2630:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    2634:	83 ff       	sbrs	r24, 3
    2636:	03 c0       	rjmp	.+6      	; 0x263e <__vector_18+0x9c>
	{
		// Just clear it for now.  Ignored.
		CANGIT = (1 << SERG);
    2638:	88 e0       	ldi	r24, 0x08	; 8
    263a:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// CRC error on receive
	if( CANGIT & (1 << CERG) )
    263e:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    2642:	82 ff       	sbrs	r24, 2
    2644:	03 c0       	rjmp	.+6      	; 0x264c <__vector_18+0xaa>
	{
		// Just clear it for now.  Ignored.
		CANGIT = (1 << CERG);
    2646:	84 e0       	ldi	r24, 0x04	; 4
    2648:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Form error
	if( CANGIT & (1 << FERG) )
    264c:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    2650:	81 ff       	sbrs	r24, 1
    2652:	03 c0       	rjmp	.+6      	; 0x265a <__vector_18+0xb8>
	{
		// If detected form error on transmit, could be duplicate to MOB error interrupt (see 16.8.2 - Interrupt Behavior)
		// Ignore this one
		
		// Just clear it for now.  Ignored.
		CANGIT = (1 << FERG);
    2654:	82 e0       	ldi	r24, 0x02	; 2
    2656:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// ACK missing on transmit (nobody's listening! (or failure on transmit???))
	if( CANGIT & (1 << AERG) )
    265a:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    265e:	80 ff       	sbrs	r24, 0
    2660:	13 c0       	rjmp	.+38     	; 0x2688 <__vector_18+0xe6>
	{
		// Clear the interrupt
		CANGIT = (1 << AERG);
    2662:	81 e0       	ldi	r24, 0x01	; 1
    2664:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
		
		if( sg_u8TransmitAttempts < 20 )
    2668:	80 91 68 09 	lds	r24, 0x0968	; 0x800968 <sg_u8TransmitAttempts>
    266c:	84 31       	cpi	r24, 0x14	; 20
    266e:	50 f4       	brcc	.+20     	; 0x2684 <__vector_18+0xe2>
		{
			// Retransmit now
			CANSendMessageInternal( sg_eLastTXType, sg_u8LastTXData, sg_u8LastTXDataLen, true );
    2670:	21 e0       	ldi	r18, 0x01	; 1
    2672:	40 91 66 09 	lds	r20, 0x0966	; 0x800966 <sg_u8LastTXDataLen>
    2676:	6d e3       	ldi	r22, 0x3D	; 61
    2678:	79 e0       	ldi	r23, 0x09	; 9
    267a:	80 91 67 09 	lds	r24, 0x0967	; 0x800967 <sg_eLastTXType>
    267e:	0e 94 2a 10 	call	0x2054	; 0x2054 <CANSendMessageInternal>
    2682:	02 c0       	rjmp	.+4      	; 0x2688 <__vector_18+0xe6>
		}
		else
		{
			// Retries exhausted.  Give up
			sg_bBusy = false;
    2684:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <sg_bBusy>
		}
	}

	// Reenable CAN general interrupt	
//	CANGIE |= (1 << ENIT);
    CANIE2 = saved_canie2;
    2688:	10 93 de 00 	sts	0x00DE, r17	; 0x8000de <__TEXT_REGION_LENGTH__+0x7f00de>
    CANGIE = saved_cangie;
    268c:	d0 93 db 00 	sts	0x00DB, r29	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>
}
    2690:	ff 91       	pop	r31
    2692:	ef 91       	pop	r30
    2694:	df 91       	pop	r29
    2696:	cf 91       	pop	r28
    2698:	bf 91       	pop	r27
    269a:	af 91       	pop	r26
    269c:	9f 91       	pop	r25
    269e:	8f 91       	pop	r24
    26a0:	7f 91       	pop	r23
    26a2:	6f 91       	pop	r22
    26a4:	5f 91       	pop	r21
    26a6:	4f 91       	pop	r20
    26a8:	3f 91       	pop	r19
    26aa:	2f 91       	pop	r18
    26ac:	1f 91       	pop	r17
    26ae:	0f 91       	pop	r16
    26b0:	0f 90       	pop	r0
    26b2:	0f be       	out	0x3f, r0	; 63
    26b4:	0f 90       	pop	r0
    26b6:	1f 90       	pop	r1
    26b8:	18 95       	reti

Disassembly of section .text.CANSendMessage:

00004d46 <CANSendMessage>:
					 uint8_t* pu8Data,
					 uint8_t u8DataLen )
{
	// If we're busy, kick it back so we're cooperatively multitasking
	// rather than spin locking
	if (sg_bBusy)
    4d46:	90 91 69 09 	lds	r25, 0x0969	; 0x800969 <sg_bBusy>
    4d4a:	91 11       	cpse	r25, r1
    4d4c:	05 c0       	rjmp	.+10     	; 0x4d58 <CANSendMessage+0x12>
	{
		return(false);
	}

	CANSendMessageInternal( eType, pu8Data, u8DataLen, false );
    4d4e:	20 e0       	ldi	r18, 0x00	; 0
    4d50:	0e 94 2a 10 	call	0x2054	; 0x2054 <CANSendMessageInternal>
	return( true );
    4d54:	81 e0       	ldi	r24, 0x01	; 1
    4d56:	08 95       	ret
{
	// If we're busy, kick it back so we're cooperatively multitasking
	// rather than spin locking
	if (sg_bBusy)
	{
		return(false);
    4d58:	80 e0       	ldi	r24, 0x00	; 0
	}

	CANSendMessageInternal( eType, pu8Data, u8DataLen, false );
	return( true );
}
    4d5a:	08 95       	ret

Disassembly of section .text.CANSetRXCallback:

00004eb2 <CANSetRXCallback>:

void CANSetRXCallback( void (*pfCallback)(ECANMessageType eType, uint8_t* pu8Data, uint8_t u8DataLen) )
{
	sg_pfRXCallback = pfCallback;
    4eb2:	90 93 4e 09 	sts	0x094E, r25	; 0x80094e <sg_pfRXCallback+0x1>
    4eb6:	80 93 4d 09 	sts	0x094D, r24	; 0x80094d <sg_pfRXCallback>
    4eba:	08 95       	ret

Disassembly of section .text.CANInit:

0000360a <CANInit>:
}

void CANInit( void )
{
    360a:	0f 93       	push	r16
    360c:	cf 93       	push	r28
	// Init clock
	// See datasheet table 16-2.
	// For 8Mhz, set CAN rate to 500 Kbps
	CANBT1 = 0x02;
    360e:	c2 e0       	ldi	r28, 0x02	; 2
    3610:	c0 93 e2 00 	sts	0x00E2, r28	; 0x8000e2 <__TEXT_REGION_LENGTH__+0x7f00e2>
	CANBT2 = 0x04;
    3614:	84 e0       	ldi	r24, 0x04	; 4
    3616:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <__TEXT_REGION_LENGTH__+0x7f00e3>
	CANBT3 = 0x12;
    361a:	82 e1       	ldi	r24, 0x12	; 18
    361c:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7f00e4>
	
	// Init message objects (MOBs) since there are no defaults at reset
	CANMOBSet( 0, &sg_sMOBDisabled, NULL, 0 );
    3620:	00 e0       	ldi	r16, 0x00	; 0
    3622:	20 e0       	ldi	r18, 0x00	; 0
    3624:	30 e0       	ldi	r19, 0x00	; 0
    3626:	47 ea       	ldi	r20, 0xA7	; 167
    3628:	53 e0       	ldi	r21, 0x03	; 3
    362a:	60 e0       	ldi	r22, 0x00	; 0
    362c:	80 e0       	ldi	r24, 0x00	; 0
    362e:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	CANMOBSet( 1, &sg_sMOBDisabled, NULL, 0 );
    3632:	20 e0       	ldi	r18, 0x00	; 0
    3634:	30 e0       	ldi	r19, 0x00	; 0
    3636:	47 ea       	ldi	r20, 0xA7	; 167
    3638:	53 e0       	ldi	r21, 0x03	; 3
    363a:	60 e0       	ldi	r22, 0x00	; 0
    363c:	81 e0       	ldi	r24, 0x01	; 1
    363e:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	CANMOBSet( 2, &sg_sMOBDisabled, NULL, 0 );
    3642:	20 e0       	ldi	r18, 0x00	; 0
    3644:	30 e0       	ldi	r19, 0x00	; 0
    3646:	47 ea       	ldi	r20, 0xA7	; 167
    3648:	53 e0       	ldi	r21, 0x03	; 3
    364a:	60 e0       	ldi	r22, 0x00	; 0
    364c:	82 e0       	ldi	r24, 0x02	; 2
    364e:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	CANMOBSet( 3, &sg_sMOBDisabled, NULL, 0 );
    3652:	20 e0       	ldi	r18, 0x00	; 0
    3654:	30 e0       	ldi	r19, 0x00	; 0
    3656:	47 ea       	ldi	r20, 0xA7	; 167
    3658:	53 e0       	ldi	r21, 0x03	; 3
    365a:	60 e0       	ldi	r22, 0x00	; 0
    365c:	83 e0       	ldi	r24, 0x03	; 3
    365e:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	CANMOBSet( 4, &sg_sMOBDisabled, NULL, 0 );
    3662:	20 e0       	ldi	r18, 0x00	; 0
    3664:	30 e0       	ldi	r19, 0x00	; 0
    3666:	47 ea       	ldi	r20, 0xA7	; 167
    3668:	53 e0       	ldi	r21, 0x03	; 3
    366a:	60 e0       	ldi	r22, 0x00	; 0
    366c:	84 e0       	ldi	r24, 0x04	; 4
    366e:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	CANMOBSet( 5, &sg_sMOBDisabled, NULL, 0 );
    3672:	20 e0       	ldi	r18, 0x00	; 0
    3674:	30 e0       	ldi	r19, 0x00	; 0
    3676:	47 ea       	ldi	r20, 0xA7	; 167
    3678:	53 e0       	ldi	r21, 0x03	; 3
    367a:	60 e0       	ldi	r22, 0x00	; 0
    367c:	85 e0       	ldi	r24, 0x05	; 5
    367e:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	
	// Setup generic RX
	CANMOBSet( CANMOB_RX_IDX, &sg_sMOBGenericReceive, NULL, 0 );
    3682:	20 e0       	ldi	r18, 0x00	; 0
    3684:	30 e0       	ldi	r19, 0x00	; 0
    3686:	4f e9       	ldi	r20, 0x9F	; 159
    3688:	53 e0       	ldi	r21, 0x03	; 3
    368a:	60 e0       	ldi	r22, 0x00	; 0
    368c:	80 e0       	ldi	r24, 0x00	; 0
    368e:	0e 94 7d 0d 	call	0x1afa	; 0x1afa <CANMOBSet>
	
	// Enable general CAN interrupts
	CANGIE = (1 << ENIT) | (1 << ENRX) | (1 << ENTX) | (1 << ENERR) | (1 << ENBX) | (1 << ENERG);
    3692:	8e eb       	ldi	r24, 0xBE	; 190
    3694:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>

//	CANGIE &= ~(1 << ENOVRT);  // Disable CAN timer overflow interrupt

	// Enable the bus
	CANGCON = (1 << ENASTB);
    3698:	c0 93 d8 00 	sts	0x00D8, r28	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7f00d8>
	sg_bBusy = false;
    369c:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <sg_bBusy>
}
    36a0:	cf 91       	pop	r28
    36a2:	0f 91       	pop	r16
    36a4:	08 95       	ret

Disassembly of section .text.DebugOut:

00004e62 <DebugOut>:
}

#endif

void DebugOut( const char* peFormat, ... )
{
    4e62:	cf 93       	push	r28
    4e64:	df 93       	push	r29
    4e66:	cd b7       	in	r28, 0x3d	; 61
    4e68:	de b7       	in	r29, 0x3e	; 62
	
	va_end( args );	 */
	
	//DebugSerialSend( (uint8_t*)u8Buffer, strlen(u8Buffer) );
#endif
}
    4e6a:	df 91       	pop	r29
    4e6c:	cf 91       	pop	r28
    4e6e:	08 95       	ret

Disassembly of section .text.EEPROMRead:

00004dc8 <EEPROMRead>:
}

uint8_t EEPROMRead(uint16_t u16Address)
{
	// Wait for any completion of writes, etc..
	while (EECR & (1 << EEWE));
    4dc8:	f9 99       	sbic	0x1f, 1	; 31
    4dca:	fe cf       	rjmp	.-4      	; 0x4dc8 <EEPROMRead>

	// Set address	
	EEAR = u16Address;
    4dcc:	92 bd       	out	0x22, r25	; 34
    4dce:	81 bd       	out	0x21, r24	; 33
	
	// Start EEPROM read
	EECR |= (1 << EERE);
    4dd0:	8f b3       	in	r24, 0x1f	; 31
    4dd2:	81 60       	ori	r24, 0x01	; 1
    4dd4:	8f bb       	out	0x1f, r24	; 31
	
	// Return the data
	return(EEDR);
    4dd6:	80 b5       	in	r24, 0x20	; 32
    4dd8:	08 95       	ret

Disassembly of section .text.I2CBitDelay:

00004e70 <I2CBitDelay>:
#define SDA_SET_INPUT()			(I2C_PORT_DDR &= ((uint8_t) ~(1 << I2C_SDA_PIN))); SDA_HIGH()

// Delays for one I2C bit's worth of time
static void I2CBitDelay(void)
{
	Delay(10);
    4e70:	6a e0       	ldi	r22, 0x0A	; 10
    4e72:	70 e0       	ldi	r23, 0x00	; 0
    4e74:	80 e0       	ldi	r24, 0x00	; 0
    4e76:	90 e0       	ldi	r25, 0x00	; 0
    4e78:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    4e7c:	08 95       	ret

Disassembly of section .text.I2CStart:

0000478c <I2CStart>:

// Send an I2C start sequence and quantize foreground code to the overflow
// timer
void I2CStart(void)
{
	SDA_SET_OUTPUT();
    478c:	8a b1       	in	r24, 0x0a	; 10
    478e:	82 60       	ori	r24, 0x02	; 2
    4790:	8a b9       	out	0x0a, r24	; 10
	SDA_HIGH();
    4792:	8b b1       	in	r24, 0x0b	; 11
    4794:	82 60       	ori	r24, 0x02	; 2
    4796:	8b b9       	out	0x0b, r24	; 11
	SCL_HIGH();
    4798:	8b b1       	in	r24, 0x0b	; 11
    479a:	81 60       	ori	r24, 0x01	; 1
    479c:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    479e:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	SDA_LOW();
    47a2:	8b b1       	in	r24, 0x0b	; 11
    47a4:	8d 7f       	andi	r24, 0xFD	; 253
    47a6:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    47a8:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	SCL_LOW();
    47ac:	8b b1       	in	r24, 0x0b	; 11
    47ae:	8e 7f       	andi	r24, 0xFE	; 254
    47b0:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    47b2:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
    47b6:	08 95       	ret

Disassembly of section .text.I2CStop:

0000492e <I2CStop>:
}

// Send an I2C stop sequence
void I2CStop(void)
{
	SDA_LOW();
    492e:	8b b1       	in	r24, 0x0b	; 11
    4930:	8d 7f       	andi	r24, 0xFD	; 253
    4932:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    4934:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	SCL_HIGH();
    4938:	8b b1       	in	r24, 0x0b	; 11
    493a:	81 60       	ori	r24, 0x01	; 1
    493c:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    493e:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	SDA_SET_INPUT();
    4942:	8a b1       	in	r24, 0x0a	; 10
    4944:	8d 7f       	andi	r24, 0xFD	; 253
    4946:	8a b9       	out	0x0a, r24	; 10
    4948:	8b b1       	in	r24, 0x0b	; 11
    494a:	82 60       	ori	r24, 0x02	; 2
    494c:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    494e:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
    4952:	08 95       	ret

Disassembly of section .text.I2CUnstick:

000044d6 <I2CUnstick>:
}

// Unsticks an I2C bus
void I2CUnstick(void)
{
    44d6:	cf 93       	push	r28
	uint8_t u8UnstickBits = 64;

	SCL_SET_OUTPUT();
    44d8:	8a b1       	in	r24, 0x0a	; 10
    44da:	81 60       	ori	r24, 0x01	; 1
    44dc:	8a b9       	out	0x0a, r24	; 10
	SDA_SET_OUTPUT();
    44de:	8a b1       	in	r24, 0x0a	; 10
    44e0:	82 60       	ori	r24, 0x02	; 2
    44e2:	8a b9       	out	0x0a, r24	; 10
}

// Unsticks an I2C bus
void I2CUnstick(void)
{
	uint8_t u8UnstickBits = 64;
    44e4:	c0 e4       	ldi	r28, 0x40	; 64

	SCL_SET_OUTPUT();
	SDA_SET_OUTPUT();
	
	while (u8UnstickBits)
    44e6:	11 c0       	rjmp	.+34     	; 0x450a <I2CUnstick+0x34>
	{
		SCL_LOW();
    44e8:	8b b1       	in	r24, 0x0b	; 11
    44ea:	8e 7f       	andi	r24, 0xFE	; 254
    44ec:	8b b9       	out	0x0b, r24	; 11
		SDA_LOW();
    44ee:	8b b1       	in	r24, 0x0b	; 11
    44f0:	8d 7f       	andi	r24, 0xFD	; 253
    44f2:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    44f4:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
		SCL_HIGH();
    44f8:	8b b1       	in	r24, 0x0b	; 11
    44fa:	81 60       	ori	r24, 0x01	; 1
    44fc:	8b b9       	out	0x0b, r24	; 11
		SDA_HIGH();
    44fe:	8b b1       	in	r24, 0x0b	; 11
    4500:	82 60       	ori	r24, 0x02	; 2
    4502:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    4504:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
		u8UnstickBits--;
    4508:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8UnstickBits = 64;

	SCL_SET_OUTPUT();
	SDA_SET_OUTPUT();
	
	while (u8UnstickBits)
    450a:	c1 11       	cpse	r28, r1
    450c:	ed cf       	rjmp	.-38     	; 0x44e8 <I2CUnstick+0x12>
		SCL_HIGH();
		SDA_HIGH();
		I2CBitDelay();
		u8UnstickBits--;
	}
}
    450e:	cf 91       	pop	r28
    4510:	08 95       	ret

Disassembly of section .text.I2CTxByte:

00003e32 <I2CTxByte>:

// Sends a single I2C byte. Returns false if the byte is not acked, or true if it is.
bool I2CTxByte(uint8_t u8Byte)
{
    3e32:	cf 93       	push	r28
    3e34:	df 93       	push	r29
    3e36:	d8 2f       	mov	r29, r24
	uint8_t u8Length = 8;			// 8 Bits to send
	bool bAck = false;

	SDA_SET_OUTPUT();
    3e38:	8a b1       	in	r24, 0x0a	; 10
    3e3a:	82 60       	ori	r24, 0x02	; 2
    3e3c:	8a b9       	out	0x0a, r24	; 10
}

// Sends a single I2C byte. Returns false if the byte is not acked, or true if it is.
bool I2CTxByte(uint8_t u8Byte)
{
	uint8_t u8Length = 8;			// 8 Bits to send
    3e3e:	c8 e0       	ldi	r28, 0x08	; 8
	bool bAck = false;

	SDA_SET_OUTPUT();

	while (u8Length)
    3e40:	15 c0       	rjmp	.+42     	; 0x3e6c <I2CTxByte+0x3a>
	{
		if (u8Byte & 0x80)
    3e42:	dd 23       	and	r29, r29
    3e44:	24 f4       	brge	.+8      	; 0x3e4e <I2CTxByte+0x1c>
		{
			SDA_HIGH();
    3e46:	8b b1       	in	r24, 0x0b	; 11
    3e48:	82 60       	ori	r24, 0x02	; 2
    3e4a:	8b b9       	out	0x0b, r24	; 11
    3e4c:	03 c0       	rjmp	.+6      	; 0x3e54 <I2CTxByte+0x22>
		}
		else
		{
			SDA_LOW();
    3e4e:	8b b1       	in	r24, 0x0b	; 11
    3e50:	8d 7f       	andi	r24, 0xFD	; 253
    3e52:	8b b9       	out	0x0b, r24	; 11
		}
		
		// Drive SCL high
		SCL_HIGH();
    3e54:	8b b1       	in	r24, 0x0b	; 11
    3e56:	81 60       	ori	r24, 0x01	; 1
    3e58:	8b b9       	out	0x0b, r24	; 11
		
		I2CBitDelay();
    3e5a:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
		
		// Ensure SCL is low
		SCL_LOW();
    3e5e:	8b b1       	in	r24, 0x0b	; 11
    3e60:	8e 7f       	andi	r24, 0xFE	; 254
    3e62:	8b b9       	out	0x0b, r24	; 11
	
		// SDA Is now set. Delay.
		I2CBitDelay();
    3e64:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
		
		// Next bit
		u8Byte <<= 1;	
    3e68:	dd 0f       	add	r29, r29
		u8Length--;
    3e6a:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8Length = 8;			// 8 Bits to send
	bool bAck = false;

	SDA_SET_OUTPUT();

	while (u8Length)
    3e6c:	c1 11       	cpse	r28, r1
    3e6e:	e9 cf       	rjmp	.-46     	; 0x3e42 <I2CTxByte+0x10>
		// Next bit
		u8Byte <<= 1;	
		u8Length--;
	}
	
	SDA_SET_INPUT();
    3e70:	8a b1       	in	r24, 0x0a	; 10
    3e72:	8d 7f       	andi	r24, 0xFD	; 253
    3e74:	8a b9       	out	0x0a, r24	; 10
    3e76:	8b b1       	in	r24, 0x0b	; 11
    3e78:	82 60       	ori	r24, 0x02	; 2
    3e7a:	8b b9       	out	0x0b, r24	; 11
	SCL_HIGH();
    3e7c:	8b b1       	in	r24, 0x0b	; 11
    3e7e:	81 60       	ori	r24, 0x01	; 1
    3e80:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3e82:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	
	// See if the byte was acknowledged
	if (SDA_READ())
    3e86:	49 9b       	sbis	0x09, 1	; 9
	{
		bAck = false;
	}
	else
	{
		bAck = true;
    3e88:	c1 e0       	ldi	r28, 0x01	; 1
	}
	
	SCL_LOW();
    3e8a:	8b b1       	in	r24, 0x0b	; 11
    3e8c:	8e 7f       	andi	r24, 0xFE	; 254
    3e8e:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3e90:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	return(bAck);
}
    3e94:	8c 2f       	mov	r24, r28
    3e96:	df 91       	pop	r29
    3e98:	cf 91       	pop	r28
    3e9a:	08 95       	ret

Disassembly of section .text.I2CRxByte:

00003c58 <I2CRxByte>:

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
    3c58:	1f 93       	push	r17
    3c5a:	cf 93       	push	r28
    3c5c:	df 93       	push	r29
    3c5e:	18 2f       	mov	r17, r24
	uint8_t u8Data = 0;
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
    3c60:	8a b1       	in	r24, 0x0a	; 10
    3c62:	8d 7f       	andi	r24, 0xFD	; 253
    3c64:	8a b9       	out	0x0a, r24	; 10
    3c66:	8b b1       	in	r24, 0x0b	; 11
    3c68:	82 60       	ori	r24, 0x02	; 2
    3c6a:	8b b9       	out	0x0b, r24	; 11

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
	uint8_t u8Data = 0;
	uint8_t u8Count = 8;
    3c6c:	c8 e0       	ldi	r28, 0x08	; 8
}

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
	uint8_t u8Data = 0;
    3c6e:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
	
	// Consume all 8 data bits
	while (u8Count)
    3c70:	0e c0       	rjmp	.+28     	; 0x3c8e <I2CRxByte+0x36>
	{
		u8Data <<= 1;
    3c72:	dd 0f       	add	r29, r29

		SCL_HIGH();
    3c74:	8b b1       	in	r24, 0x0b	; 11
    3c76:	81 60       	ori	r24, 0x01	; 1
    3c78:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    3c7a:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
			
		if (SDA_READ())
    3c7e:	49 99       	sbic	0x09, 1	; 9
		{
			u8Data |= 1;
    3c80:	d1 60       	ori	r29, 0x01	; 1
		}
		
		SCL_LOW();
    3c82:	8b b1       	in	r24, 0x0b	; 11
    3c84:	8e 7f       	andi	r24, 0xFE	; 254
    3c86:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    3c88:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
		u8Count--;
    3c8c:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
	
	// Consume all 8 data bits
	while (u8Count)
    3c8e:	c1 11       	cpse	r28, r1
    3c90:	f0 cf       	rjmp	.-32     	; 0x3c72 <I2CRxByte+0x1a>
		I2CBitDelay();
		u8Count--;
	}

	// See if we acknowledge this
	SDA_SET_OUTPUT();
    3c92:	8a b1       	in	r24, 0x0a	; 10
    3c94:	82 60       	ori	r24, 0x02	; 2
    3c96:	8a b9       	out	0x0a, r24	; 10
	if (bAck)
    3c98:	11 23       	and	r17, r17
    3c9a:	21 f0       	breq	.+8      	; 0x3ca4 <I2CRxByte+0x4c>
	{
		SDA_LOW();
    3c9c:	8b b1       	in	r24, 0x0b	; 11
    3c9e:	8d 7f       	andi	r24, 0xFD	; 253
    3ca0:	8b b9       	out	0x0b, r24	; 11
    3ca2:	03 c0       	rjmp	.+6      	; 0x3caa <I2CRxByte+0x52>
	}
	else
	{
		SDA_HIGH();
    3ca4:	8b b1       	in	r24, 0x0b	; 11
    3ca6:	82 60       	ori	r24, 0x02	; 2
    3ca8:	8b b9       	out	0x0b, r24	; 11
	}
	
	I2CBitDelay();
    3caa:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	SCL_HIGH();
    3cae:	8b b1       	in	r24, 0x0b	; 11
    3cb0:	81 60       	ori	r24, 0x01	; 1
    3cb2:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3cb4:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	SCL_LOW();
    3cb8:	8b b1       	in	r24, 0x0b	; 11
    3cba:	8e 7f       	andi	r24, 0xFE	; 254
    3cbc:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3cbe:	0e 94 38 27 	call	0x4e70	; 0x4e70 <I2CBitDelay>
	SDA_LOW();
    3cc2:	8b b1       	in	r24, 0x0b	; 11
    3cc4:	8d 7f       	andi	r24, 0xFD	; 253
    3cc6:	8b b9       	out	0x0b, r24	; 11

	return(u8Data);	
}
    3cc8:	8d 2f       	mov	r24, r29
    3cca:	df 91       	pop	r29
    3ccc:	cf 91       	pop	r28
    3cce:	1f 91       	pop	r17
    3cd0:	08 95       	ret

Disassembly of section .text.I2CSetup:

000047b8 <I2CSetup>:
// Prepares the SCL/SDA pins for I2C operation and returns when the CPU is
// quantized to the timer (for consistent bit alignment)
void I2CSetup(void)
{
	// Deassert SCL and SDA
	SCL_HIGH();
    47b8:	8b b1       	in	r24, 0x0b	; 11
    47ba:	81 60       	ori	r24, 0x01	; 1
    47bc:	8b b9       	out	0x0b, r24	; 11
	SDA_HIGH();
    47be:	8b b1       	in	r24, 0x0b	; 11
    47c0:	82 60       	ori	r24, 0x02	; 2
    47c2:	8b b9       	out	0x0b, r24	; 11

	// Set SCL and SDA lines as push/pull output drives
	SCL_SET_OUTPUT();
    47c4:	8a b1       	in	r24, 0x0a	; 10
    47c6:	81 60       	ori	r24, 0x01	; 1
    47c8:	8a b9       	out	0x0a, r24	; 10
	
	// Turn on SDA, set as an input
	SDA_SET_INPUT();
    47ca:	8a b1       	in	r24, 0x0a	; 10
    47cc:	8d 7f       	andi	r24, 0xFD	; 253
    47ce:	8a b9       	out	0x0a, r24	; 10
    47d0:	8b b1       	in	r24, 0x0b	; 11
    47d2:	82 60       	ori	r24, 0x02	; 2
    47d4:	8b b9       	out	0x0b, r24	; 11
	
	Delay(20);
    47d6:	64 e1       	ldi	r22, 0x14	; 20
    47d8:	70 e0       	ldi	r23, 0x00	; 0
    47da:	80 e0       	ldi	r24, 0x00	; 0
    47dc:	90 e0       	ldi	r25, 0x00	; 0
    47de:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    47e2:	08 95       	ret

Disassembly of section .text.I2CStartTransaction:

00004866 <I2CStartTransaction>:

// Sets up the I2C pins, sends slave address/read/write byte, and waits for acknowledgment.
// Returns false if no device is responding.
bool I2CStartTransaction(uint8_t u8SlaveAddress,
						 bool bRead)
{
    4866:	cf 93       	push	r28
    4868:	df 93       	push	r29
    486a:	c8 2f       	mov	r28, r24
    486c:	d6 2f       	mov	r29, r22
	// Set up the pins for I2C operation
	I2CSetup();
    486e:	0e 94 dc 23 	call	0x47b8	; 0x47b8 <I2CSetup>
	
	// I2C Start condition
	I2CStart();
    4872:	0e 94 c6 23 	call	0x478c	; 0x478c <I2CStart>

	// If it's a read operation, clear the lower bit
	if (bRead)
    4876:	dd 23       	and	r29, r29
    4878:	19 f0       	breq	.+6      	; 0x4880 <I2CStartTransaction+0x1a>
	{
		u8SlaveAddress |= 1;
    487a:	8c 2f       	mov	r24, r28
    487c:	81 60       	ori	r24, 0x01	; 1
    487e:	02 c0       	rjmp	.+4      	; 0x4884 <I2CStartTransaction+0x1e>
	}
	else
	{
		// Otherwise set it
		u8SlaveAddress &= (uint8_t) (~1);
    4880:	8c 2f       	mov	r24, r28
    4882:	8e 7f       	andi	r24, 0xFE	; 254
	}
	
	// Now send out the slave address + the read/write bit
	return(I2CTxByte(u8SlaveAddress));
    4884:	0e 94 19 1f 	call	0x3e32	; 0x3e32 <I2CTxByte>
}
    4888:	df 91       	pop	r29
    488a:	cf 91       	pop	r28
    488c:	08 95       	ret

Disassembly of section .text.CellCountExpectedSet:

00003122 <CellCountExpectedSet>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3122:	cf 92       	push	r12
    3124:	df 92       	push	r13
    3126:	ef 92       	push	r14
    3128:	ff 92       	push	r15
    312a:	8f 35       	cpi	r24, 0x5F	; 95
    312c:	08 f0       	brcs	.+2      	; 0x3130 <CellCountExpectedSet+0xe>
    312e:	8e e5       	ldi	r24, 0x5E	; 94
    3130:	e0 e1       	ldi	r30, 0x10	; 16
    3132:	f1 e0       	ldi	r31, 0x01	; 1
    3134:	85 8b       	std	Z+21, r24	; 0x15
    3136:	c8 2e       	mov	r12, r24
    3138:	d1 2c       	mov	r13, r1
    313a:	e1 2c       	mov	r14, r1
    313c:	f1 2c       	mov	r15, r1
    313e:	aa ec       	ldi	r26, 0xCA	; 202
    3140:	b8 e0       	ldi	r27, 0x08	; 8
    3142:	a7 01       	movw	r20, r14
    3144:	96 01       	movw	r18, r12
    3146:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <__muluhisi3>
    314a:	65 8f       	std	Z+29, r22	; 0x1d
    314c:	76 8f       	std	Z+30, r23	; 0x1e
    314e:	87 8f       	std	Z+31, r24	; 0x1f
    3150:	90 a3       	std	Z+32, r25	; 0x20
    3152:	a4 e9       	ldi	r26, 0x94	; 148
    3154:	b1 e1       	ldi	r27, 0x11	; 17
    3156:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <__muluhisi3>
    315a:	61 a3       	std	Z+33, r22	; 0x21
    315c:	72 a3       	std	Z+34, r23	; 0x22
    315e:	83 a3       	std	Z+35, r24	; 0x23
    3160:	94 a3       	std	Z+36, r25	; 0x24
    3162:	81 a1       	ldd	r24, Z+33	; 0x21
    3164:	92 a1       	ldd	r25, Z+34	; 0x22
    3166:	a3 a1       	ldd	r26, Z+35	; 0x23
    3168:	b4 a1       	ldd	r27, Z+36	; 0x24
    316a:	45 8d       	ldd	r20, Z+29	; 0x1d
    316c:	56 8d       	ldd	r21, Z+30	; 0x1e
    316e:	67 8d       	ldd	r22, Z+31	; 0x1f
    3170:	70 a1       	ldd	r23, Z+32	; 0x20
    3172:	84 1b       	sub	r24, r20
    3174:	95 0b       	sbc	r25, r21
    3176:	a6 0b       	sbc	r26, r22
    3178:	b7 0b       	sbc	r27, r23
    317a:	88 0f       	add	r24, r24
    317c:	99 1f       	adc	r25, r25
    317e:	aa 1f       	adc	r26, r26
    3180:	bb 1f       	adc	r27, r27
    3182:	88 0f       	add	r24, r24
    3184:	99 1f       	adc	r25, r25
    3186:	aa 1f       	adc	r26, r26
    3188:	bb 1f       	adc	r27, r27
    318a:	88 0f       	add	r24, r24
    318c:	99 1f       	adc	r25, r25
    318e:	aa 1f       	adc	r26, r26
    3190:	bb 1f       	adc	r27, r27
    3192:	88 0f       	add	r24, r24
    3194:	99 1f       	adc	r25, r25
    3196:	aa 1f       	adc	r26, r26
    3198:	bb 1f       	adc	r27, r27
    319a:	88 0f       	add	r24, r24
    319c:	99 1f       	adc	r25, r25
    319e:	aa 1f       	adc	r26, r26
    31a0:	bb 1f       	adc	r27, r27
    31a2:	88 0f       	add	r24, r24
    31a4:	99 1f       	adc	r25, r25
    31a6:	aa 1f       	adc	r26, r26
    31a8:	bb 1f       	adc	r27, r27
    31aa:	88 0f       	add	r24, r24
    31ac:	99 1f       	adc	r25, r25
    31ae:	aa 1f       	adc	r26, r26
    31b0:	bb 1f       	adc	r27, r27
    31b2:	ac 01       	movw	r20, r24
    31b4:	bd 01       	movw	r22, r26
    31b6:	bb 23       	and	r27, r27
    31b8:	24 f4       	brge	.+8      	; 0x31c2 <CellCountExpectedSet+0xa0>
    31ba:	41 50       	subi	r20, 0x01	; 1
    31bc:	5c 4f       	sbci	r21, 0xFC	; 252
    31be:	6f 4f       	sbci	r22, 0xFF	; 255
    31c0:	7f 4f       	sbci	r23, 0xFF	; 255
    31c2:	03 2e       	mov	r0, r19
    31c4:	3a e0       	ldi	r19, 0x0A	; 10
    31c6:	75 95       	asr	r23
    31c8:	67 95       	ror	r22
    31ca:	57 95       	ror	r21
    31cc:	47 95       	ror	r20
    31ce:	3a 95       	dec	r19
    31d0:	d1 f7       	brne	.-12     	; 0x31c6 <CellCountExpectedSet+0xa4>
    31d2:	30 2d       	mov	r19, r0
    31d4:	50 93 36 01 	sts	0x0136, r21	; 0x800136 <sg_sFrame+0x26>
    31d8:	40 93 35 01 	sts	0x0135, r20	; 0x800135 <sg_sFrame+0x25>
    31dc:	ff 90       	pop	r15
    31de:	ef 90       	pop	r14
    31e0:	df 90       	pop	r13
    31e2:	cf 90       	pop	r12
    31e4:	08 95       	ret

Disassembly of section .text.SendModuleControllerStatus:

00004e22 <SendModuleControllerStatus>:

static uint8_t sg_u8ControllerStatusMsgCount = 0;

static void SendModuleControllerStatus(void)
{
	sg_bSendModuleControllerStatus = true;
    4e22:	81 e0       	ldi	r24, 0x01	; 1
    4e24:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <sg_bSendModuleControllerStatus>
	sg_u8ControllerStatusMsgCount = 0;
    4e28:	10 92 6e 09 	sts	0x096E, r1	; 0x80096e <sg_u8ControllerStatusMsgCount>
	sg_bIgnoreStatusRequests = true;  // Start ignoring new requests
    4e2c:	80 93 76 09 	sts	0x0976, r24	; 0x800976 <sg_bIgnoreStatusRequests>
    4e30:	08 95       	ret

Disassembly of section .text.ModuleControllerStateSet:

00004ebc <ModuleControllerStateSet>:
	MBASSERT(0);
}

static void ModuleControllerStateSet( EModuleControllerState eNext )
{
	if(eNext < EMODSTATE_COUNT)
    4ebc:	84 30       	cpi	r24, 0x04	; 4
    4ebe:	10 f4       	brcc	.+4      	; 0x4ec4 <ModuleControllerStateSet+0x8>
	{
		sg_eModuleControllerStateTarget = eNext;
    4ec0:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <sg_eModuleControllerStateTarget>
    4ec4:	08 95       	ret

Disassembly of section .text.ModuleControllerStateSetMax:

00004d5c <ModuleControllerStateSetMax>:



static void ModuleControllerStateSetMax( EModuleControllerState eNext )
{
	if(eNext < EMODSTATE_COUNT)
    4d5c:	84 30       	cpi	r24, 0x04	; 4
    4d5e:	40 f4       	brcc	.+16     	; 0x4d70 <ModuleControllerStateSetMax+0x14>
	{
		sg_eModuleControllerStateMax = eNext;
    4d60:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <sg_eModuleControllerStateMax>
		if (sg_eModuleControllerStateCurrent > eNext) // we are in a higher state than allowed
    4d64:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    4d68:	89 17       	cp	r24, r25
    4d6a:	10 f4       	brcc	.+4      	; 0x4d70 <ModuleControllerStateSetMax+0x14>
		{
			sg_eModuleControllerStateTarget = eNext;
    4d6c:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <sg_eModuleControllerStateTarget>
    4d70:	08 95       	ret

Disassembly of section .text.Check5VLoss:

00004cfe <Check5VLoss>:
}

// Checks for 5V loss
static void Check5VLoss(uint8_t u8NewState)
{
	if( u8NewState & (1 << PIN_5V_DET) )
    4cfe:	86 fd       	sbrc	r24, 6
    4d00:	09 c0       	rjmp	.+18     	; 0x4d14 <Check5VLoss+0x16>
		// Not asserted
	}
	else
	{
		// 5V detect is low
		FET_EN_DEASSERT();
    4d02:	88 b1       	in	r24, 0x08	; 8
    4d04:	8f 7e       	andi	r24, 0xEF	; 239
    4d06:	88 b9       	out	0x08, r24	; 8
		RELAY_EN_DEASSERT();
    4d08:	8e b1       	in	r24, 0x0e	; 14
    4d0a:	8d 7f       	andi	r24, 0xFD	; 253
    4d0c:	8e b9       	out	0x0e, r24	; 14
		ModuleControllerStateSet( EMODSTATE_OFF );
    4d0e:	80 e0       	ldi	r24, 0x00	; 0
    4d10:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <ModuleControllerStateSet>
    4d14:	08 95       	ret

Disassembly of section .text.CellDataConvertVoltage:

00003fca <CellDataConvertVoltage>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3fca:	fb 01       	movw	r30, r22
    3fcc:	dc 01       	movw	r26, r24
    3fce:	b3 70       	andi	r27, 0x03	; 3
    3fd0:	2b ed       	ldi	r18, 0xDB	; 219
    3fd2:	36 ea       	ldi	r19, 0xA6	; 166
    3fd4:	43 e2       	ldi	r20, 0x23	; 35
    3fd6:	50 e0       	ldi	r21, 0x00	; 0
    3fd8:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <__muluhisi3>
    3fdc:	dc 01       	movw	r26, r24
    3fde:	cb 01       	movw	r24, r22
    3fe0:	07 2e       	mov	r0, r23
    3fe2:	7a e0       	ldi	r23, 0x0A	; 10
    3fe4:	b6 95       	lsr	r27
    3fe6:	a7 95       	ror	r26
    3fe8:	97 95       	ror	r25
    3fea:	87 95       	ror	r24
    3fec:	7a 95       	dec	r23
    3fee:	d1 f7       	brne	.-12     	; 0x3fe4 <CellDataConvertVoltage+0x1a>
    3ff0:	70 2d       	mov	r23, r0
    3ff2:	9f 5f       	subi	r25, 0xFF	; 255
    3ff4:	af 4f       	sbci	r26, 0xFF	; 255
    3ff6:	bf 4f       	sbci	r27, 0xFF	; 255
    3ff8:	07 2e       	mov	r0, r23
    3ffa:	79 e0       	ldi	r23, 0x09	; 9
    3ffc:	b6 95       	lsr	r27
    3ffe:	a7 95       	ror	r26
    4000:	97 95       	ror	r25
    4002:	87 95       	ror	r24
    4004:	7a 95       	dec	r23
    4006:	d1 f7       	brne	.-12     	; 0x3ffc <CellDataConvertVoltage+0x32>
    4008:	70 2d       	mov	r23, r0
    400a:	9c 01       	movw	r18, r24
    400c:	01 97       	sbiw	r24, 0x01	; 1
    400e:	8e 3f       	cpi	r24, 0xFE	; 254
    4010:	9f 4f       	sbci	r25, 0xFF	; 255
    4012:	10 f4       	brcc	.+4      	; 0x4018 <CellDataConvertVoltage+0x4e>
    4014:	81 e0       	ldi	r24, 0x01	; 1
    4016:	03 c0       	rjmp	.+6      	; 0x401e <CellDataConvertVoltage+0x54>
    4018:	80 e0       	ldi	r24, 0x00	; 0
    401a:	20 e0       	ldi	r18, 0x00	; 0
    401c:	30 e0       	ldi	r19, 0x00	; 0
    401e:	30 97       	sbiw	r30, 0x00	; 0
    4020:	11 f0       	breq	.+4      	; 0x4026 <CellDataConvertVoltage+0x5c>
    4022:	31 83       	std	Z+1, r19	; 0x01
    4024:	20 83       	st	Z, r18
    4026:	08 95       	ret

Disassembly of section .text.CellDataConvertTemperature:

00003cd2 <CellDataConvertTemperature>:
    3cd2:	8f 3f       	cpi	r24, 0xFF	; 255
    3cd4:	2f ef       	ldi	r18, 0xFF	; 255
    3cd6:	92 07       	cpc	r25, r18
    3cd8:	61 f1       	breq	.+88     	; 0x3d32 <CellDataConvertTemperature+0x60>
    3cda:	28 2f       	mov	r18, r24
    3cdc:	2f 70       	andi	r18, 0x0F	; 15
    3cde:	94 ff       	sbrs	r25, 4
    3ce0:	02 c0       	rjmp	.+4      	; 0x3ce6 <CellDataConvertTemperature+0x14>
    3ce2:	90 6f       	ori	r25, 0xF0	; 240
    3ce4:	01 c0       	rjmp	.+2      	; 0x3ce8 <CellDataConvertTemperature+0x16>
    3ce6:	9f 77       	andi	r25, 0x7F	; 127
    3ce8:	95 95       	asr	r25
    3cea:	87 95       	ror	r24
    3cec:	95 95       	asr	r25
    3cee:	87 95       	ror	r24
    3cf0:	95 95       	asr	r25
    3cf2:	87 95       	ror	r24
    3cf4:	95 95       	asr	r25
    3cf6:	87 95       	ror	r24
    3cf8:	ac 01       	movw	r20, r24
    3cfa:	4c 5e       	subi	r20, 0xEC	; 236
    3cfc:	5f 4f       	sbci	r21, 0xFF	; 255
    3cfe:	4d 38       	cpi	r20, 0x8D	; 141
    3d00:	51 05       	cpc	r21, r1
    3d02:	c8 f4       	brcc	.+50     	; 0x3d36 <CellDataConvertTemperature+0x64>
    3d04:	34 e6       	ldi	r19, 0x64	; 100
    3d06:	38 9f       	mul	r19, r24
    3d08:	d0 01       	movw	r26, r0
    3d0a:	39 9f       	mul	r19, r25
    3d0c:	b0 0d       	add	r27, r0
    3d0e:	11 24       	eor	r1, r1
    3d10:	30 e0       	ldi	r19, 0x00	; 0
    3d12:	40 e0       	ldi	r20, 0x00	; 0
    3d14:	26 5f       	subi	r18, 0xF6	; 246
    3d16:	3c 4f       	sbci	r19, 0xFC	; 252
    3d18:	4f 4f       	sbci	r20, 0xFF	; 255
    3d1a:	f9 01       	movw	r30, r18
    3d1c:	84 91       	lpm	r24, Z
    3d1e:	47 fd       	sbrc	r20, 7
    3d20:	80 81       	ld	r24, Z
    3d22:	fd 01       	movw	r30, r26
    3d24:	e8 0f       	add	r30, r24
    3d26:	f1 1d       	adc	r31, r1
    3d28:	cf 01       	movw	r24, r30
    3d2a:	81 56       	subi	r24, 0x61	; 97
    3d2c:	9a 4e       	sbci	r25, 0xEA	; 234
    3d2e:	21 e0       	ldi	r18, 0x01	; 1
    3d30:	05 c0       	rjmp	.+10     	; 0x3d3c <CellDataConvertTemperature+0x6a>
    3d32:	20 e0       	ldi	r18, 0x00	; 0
    3d34:	03 c0       	rjmp	.+6      	; 0x3d3c <CellDataConvertTemperature+0x6a>
    3d36:	8f ef       	ldi	r24, 0xFF	; 255
    3d38:	9f ef       	ldi	r25, 0xFF	; 255
    3d3a:	20 e0       	ldi	r18, 0x00	; 0
    3d3c:	61 15       	cp	r22, r1
    3d3e:	71 05       	cpc	r23, r1
    3d40:	19 f0       	breq	.+6      	; 0x3d48 <CellDataConvertTemperature+0x76>
    3d42:	fb 01       	movw	r30, r22
    3d44:	91 83       	std	Z+1, r25	; 0x01
    3d46:	80 83       	st	Z, r24
    3d48:	82 2f       	mov	r24, r18
    3d4a:	08 95       	ret

Disassembly of section .text.ModuleCurrentConvertReadings:

000026ba <ModuleCurrentConvertReadings>:
    26ba:	a0 91 59 01 	lds	r26, 0x0159	; 0x800159 <sg_sFrame+0x49>
    26be:	b0 91 5a 01 	lds	r27, 0x015A	; 0x80015a <sg_sFrame+0x4a>
    26c2:	80 91 5c 01 	lds	r24, 0x015C	; 0x80015c <sg_sFrame+0x4c>
    26c6:	90 91 5d 01 	lds	r25, 0x015D	; 0x80015d <sg_sFrame+0x4d>
    26ca:	e0 91 79 09 	lds	r30, 0x0979	; 0x800979 <sg_u8CurrentBufferIndex>
    26ce:	ef 3f       	cpi	r30, 0xFF	; 255
    26d0:	81 f4       	brne	.+32     	; 0x26f2 <ModuleCurrentConvertReadings+0x38>
    26d2:	07 c0       	rjmp	.+14     	; 0x26e2 <ModuleCurrentConvertReadings+0x28>
    26d4:	f0 e0       	ldi	r31, 0x00	; 0
    26d6:	ee 0f       	add	r30, r30
    26d8:	ff 1f       	adc	r31, r31
    26da:	e3 5e       	subi	r30, 0xE3	; 227
    26dc:	f6 4f       	sbci	r31, 0xF6	; 246
    26de:	91 83       	std	Z+1, r25	; 0x01
    26e0:	80 83       	st	Z, r24
    26e2:	e0 91 79 09 	lds	r30, 0x0979	; 0x800979 <sg_u8CurrentBufferIndex>
    26e6:	ef 5f       	subi	r30, 0xFF	; 255
    26e8:	e0 93 79 09 	sts	0x0979, r30	; 0x800979 <sg_u8CurrentBufferIndex>
    26ec:	e8 30       	cpi	r30, 0x08	; 8
    26ee:	90 f3       	brcs	.-28     	; 0x26d4 <ModuleCurrentConvertReadings+0x1a>
    26f0:	0f c0       	rjmp	.+30     	; 0x2710 <ModuleCurrentConvertReadings+0x56>
    26f2:	21 e0       	ldi	r18, 0x01	; 1
    26f4:	2e 0f       	add	r18, r30
    26f6:	20 93 79 09 	sts	0x0979, r18	; 0x800979 <sg_u8CurrentBufferIndex>
    26fa:	f0 e0       	ldi	r31, 0x00	; 0
    26fc:	ee 0f       	add	r30, r30
    26fe:	ff 1f       	adc	r31, r31
    2700:	e3 5e       	subi	r30, 0xE3	; 227
    2702:	f6 4f       	sbci	r31, 0xF6	; 246
    2704:	91 83       	std	Z+1, r25	; 0x01
    2706:	80 83       	st	Z, r24
    2708:	28 30       	cpi	r18, 0x08	; 8
    270a:	10 f0       	brcs	.+4      	; 0x2710 <ModuleCurrentConvertReadings+0x56>
    270c:	10 92 79 09 	sts	0x0979, r1	; 0x800979 <sg_u8CurrentBufferIndex>
    2710:	80 e0       	ldi	r24, 0x00	; 0
    2712:	20 e0       	ldi	r18, 0x00	; 0
    2714:	30 e0       	ldi	r19, 0x00	; 0
    2716:	0b c0       	rjmp	.+22     	; 0x272e <ModuleCurrentConvertReadings+0x74>
    2718:	e8 2f       	mov	r30, r24
    271a:	f0 e0       	ldi	r31, 0x00	; 0
    271c:	ee 0f       	add	r30, r30
    271e:	ff 1f       	adc	r31, r31
    2720:	e3 5e       	subi	r30, 0xE3	; 227
    2722:	f6 4f       	sbci	r31, 0xF6	; 246
    2724:	40 81       	ld	r20, Z
    2726:	51 81       	ldd	r21, Z+1	; 0x01
    2728:	24 0f       	add	r18, r20
    272a:	35 1f       	adc	r19, r21
    272c:	8f 5f       	subi	r24, 0xFF	; 255
    272e:	88 30       	cpi	r24, 0x08	; 8
    2730:	98 f3       	brcs	.-26     	; 0x2718 <ModuleCurrentConvertReadings+0x5e>
    2732:	c9 01       	movw	r24, r18
    2734:	99 23       	and	r25, r25
    2736:	0c f4       	brge	.+2      	; 0x273a <ModuleCurrentConvertReadings+0x80>
    2738:	07 96       	adiw	r24, 0x07	; 7
    273a:	95 95       	asr	r25
    273c:	87 95       	ror	r24
    273e:	95 95       	asr	r25
    2740:	87 95       	ror	r24
    2742:	95 95       	asr	r25
    2744:	87 95       	ror	r24
    2746:	a8 1b       	sub	r26, r24
    2748:	b9 0b       	sbc	r27, r25
    274a:	20 e8       	ldi	r18, 0x80	; 128
    274c:	3c e0       	ldi	r19, 0x0C	; 12
    274e:	0e 94 46 27 	call	0x4e8c	; 0x4e8c <__usmulhisi3>
    2752:	ab 01       	movw	r20, r22
    2754:	bc 01       	movw	r22, r24
    2756:	5f 5f       	subi	r21, 0xFF	; 255
    2758:	6f 4f       	sbci	r22, 0xFF	; 255
    275a:	7f 4f       	sbci	r23, 0xFF	; 255
    275c:	db 01       	movw	r26, r22
    275e:	ca 01       	movw	r24, r20
    2760:	77 23       	and	r23, r23
    2762:	24 f4       	brge	.+8      	; 0x276c <ModuleCurrentConvertReadings+0xb2>
    2764:	81 50       	subi	r24, 0x01	; 1
    2766:	9e 4f       	sbci	r25, 0xFE	; 254
    2768:	af 4f       	sbci	r26, 0xFF	; 255
    276a:	bf 4f       	sbci	r27, 0xFF	; 255
    276c:	07 2e       	mov	r0, r23
    276e:	79 e0       	ldi	r23, 0x09	; 9
    2770:	b5 95       	asr	r27
    2772:	a7 95       	ror	r26
    2774:	97 95       	ror	r25
    2776:	87 95       	ror	r24
    2778:	7a 95       	dec	r23
    277a:	d1 f7       	brne	.-12     	; 0x2770 <ModuleCurrentConvertReadings+0xb6>
    277c:	70 2d       	mov	r23, r0
    277e:	90 58       	subi	r25, 0x80	; 128
    2780:	af 4f       	sbci	r26, 0xFF	; 255
    2782:	bf 4f       	sbci	r27, 0xFF	; 255
    2784:	e0 e1       	ldi	r30, 0x10	; 16
    2786:	f1 e0       	ldi	r31, 0x01	; 1
    2788:	90 ab       	std	Z+48, r25	; 0x30
    278a:	87 a7       	std	Z+47, r24	; 0x2f
    278c:	27 a5       	ldd	r18, Z+47	; 0x2f
    278e:	30 a9       	ldd	r19, Z+48	; 0x30
    2790:	86 89       	ldd	r24, Z+22	; 0x16
    2792:	97 89       	ldd	r25, Z+23	; 0x17
    2794:	82 17       	cp	r24, r18
    2796:	93 07       	cpc	r25, r19
    2798:	20 f4       	brcc	.+8      	; 0x27a2 <ModuleCurrentConvertReadings+0xe8>
    279a:	87 a5       	ldd	r24, Z+47	; 0x2f
    279c:	90 a9       	ldd	r25, Z+48	; 0x30
    279e:	97 8b       	std	Z+23, r25	; 0x17
    27a0:	86 8b       	std	Z+22, r24	; 0x16
    27a2:	e0 e1       	ldi	r30, 0x10	; 16
    27a4:	f1 e0       	ldi	r31, 0x01	; 1
    27a6:	27 a5       	ldd	r18, Z+47	; 0x2f
    27a8:	30 a9       	ldd	r19, Z+48	; 0x30
    27aa:	80 8d       	ldd	r24, Z+24	; 0x18
    27ac:	91 8d       	ldd	r25, Z+25	; 0x19
    27ae:	28 17       	cp	r18, r24
    27b0:	39 07       	cpc	r19, r25
    27b2:	20 f4       	brcc	.+8      	; 0x27bc <ModuleCurrentConvertReadings+0x102>
    27b4:	87 a5       	ldd	r24, Z+47	; 0x2f
    27b6:	90 a9       	ldd	r25, Z+48	; 0x30
    27b8:	91 8f       	std	Z+25, r25	; 0x19
    27ba:	80 8f       	std	Z+24, r24	; 0x18
    27bc:	08 95       	ret

Disassembly of section .text.__vector_1:

0000497a <__vector_1>:

// NOTE: If you're getting unexpected AVR resets, uncomment these unused handlers to see
// if another interrupt is being taken that doesn't have a handler. AVR Defaults to jumping
// to 0 when not vector is programmed.
ISR(ANACOMP0_vect, ISR_BLOCK)
{
    497a:	1f 92       	push	r1
    497c:	0f 92       	push	r0
    497e:	0f b6       	in	r0, 0x3f	; 63
    4980:	0f 92       	push	r0
    4982:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP0_vect;
    4984:	8d eb       	ldi	r24, 0xBD	; 189
    4986:	94 e2       	ldi	r25, 0x24	; 36
    4988:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    498c:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4990:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4994:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4998:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    499c:	ff cf       	rjmp	.-2      	; 0x499c <__vector_1+0x22>

Disassembly of section .text.__vector_2:

0000499e <__vector_2>:
	while (1);
}

ISR(ANACOMP1_vect, ISR_BLOCK)
{
    499e:	1f 92       	push	r1
    49a0:	0f 92       	push	r0
    49a2:	0f b6       	in	r0, 0x3f	; 63
    49a4:	0f 92       	push	r0
    49a6:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP1_vect;
    49a8:	8f ec       	ldi	r24, 0xCF	; 207
    49aa:	94 e2       	ldi	r25, 0x24	; 36
    49ac:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    49b0:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    49b4:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    49b8:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    49bc:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    49c0:	ff cf       	rjmp	.-2      	; 0x49c0 <__vector_2+0x22>

Disassembly of section .text.__vector_3:

000049c2 <__vector_3>:
	while (1);
}

ISR(ANACOMP2_vect, ISR_BLOCK)
{
    49c2:	1f 92       	push	r1
    49c4:	0f 92       	push	r0
    49c6:	0f b6       	in	r0, 0x3f	; 63
    49c8:	0f 92       	push	r0
    49ca:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP2_vect;
    49cc:	81 ee       	ldi	r24, 0xE1	; 225
    49ce:	94 e2       	ldi	r25, 0x24	; 36
    49d0:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    49d4:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    49d8:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    49dc:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    49e0:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    49e4:	ff cf       	rjmp	.-2      	; 0x49e4 <__vector_3+0x22>

Disassembly of section .text.__vector_4:

000049e6 <__vector_4>:
	while (1);
}

ISR(ANACOMP3_vect, ISR_BLOCK)
{
    49e6:	1f 92       	push	r1
    49e8:	0f 92       	push	r0
    49ea:	0f b6       	in	r0, 0x3f	; 63
    49ec:	0f 92       	push	r0
    49ee:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP3_vect;
    49f0:	83 ef       	ldi	r24, 0xF3	; 243
    49f2:	94 e2       	ldi	r25, 0x24	; 36
    49f4:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    49f8:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    49fc:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4a00:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a04:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4a08:	ff cf       	rjmp	.-2      	; 0x4a08 <__vector_4+0x22>

Disassembly of section .text.__vector_5:

00004a0a <__vector_5>:
	while (1);
}

ISR(PSC_FAULT_vect, ISR_BLOCK)
{
    4a0a:	1f 92       	push	r1
    4a0c:	0f 92       	push	r0
    4a0e:	0f b6       	in	r0, 0x3f	; 63
    4a10:	0f 92       	push	r0
    4a12:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PSC_FAULT_vect;
    4a14:	85 e0       	ldi	r24, 0x05	; 5
    4a16:	95 e2       	ldi	r25, 0x25	; 37
    4a18:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a1c:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a20:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4a24:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a28:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4a2c:	ff cf       	rjmp	.-2      	; 0x4a2c <__vector_5+0x22>

Disassembly of section .text.__vector_6:

00004a2e <__vector_6>:
	while (1);
}

ISR(PSC_EC_vect, ISR_BLOCK)
{
    4a2e:	1f 92       	push	r1
    4a30:	0f 92       	push	r0
    4a32:	0f b6       	in	r0, 0x3f	; 63
    4a34:	0f 92       	push	r0
    4a36:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PSC_EC_vect;
    4a38:	87 e1       	ldi	r24, 0x17	; 23
    4a3a:	95 e2       	ldi	r25, 0x25	; 37
    4a3c:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a40:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a44:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4a48:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a4c:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4a50:	ff cf       	rjmp	.-2      	; 0x4a50 <__vector_6+0x22>

Disassembly of section .text.__vector_22:

00004a52 <__vector_22>:
	while (1);
}

ISR(PCINT0_vect, ISR_BLOCK)
{
    4a52:	1f 92       	push	r1
    4a54:	0f 92       	push	r0
    4a56:	0f b6       	in	r0, 0x3f	; 63
    4a58:	0f 92       	push	r0
    4a5a:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PCINT0_vect;
    4a5c:	89 e2       	ldi	r24, 0x29	; 41
    4a5e:	95 e2       	ldi	r25, 0x25	; 37
    4a60:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a64:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a68:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4a6c:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a70:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4a74:	ff cf       	rjmp	.-2      	; 0x4a74 <__vector_22+0x22>

Disassembly of section .text.__vector_9:

00004a76 <__vector_9>:
// 	while (1);
// }
*/

ISR(INT2_vect, ISR_BLOCK)
{
    4a76:	1f 92       	push	r1
    4a78:	0f 92       	push	r0
    4a7a:	0f b6       	in	r0, 0x3f	; 63
    4a7c:	0f 92       	push	r0
    4a7e:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) INT2_vect;
    4a80:	8b e3       	ldi	r24, 0x3B	; 59
    4a82:	95 e2       	ldi	r25, 0x25	; 37
    4a84:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a88:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a8c:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4a90:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a94:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4a98:	ff cf       	rjmp	.-2      	; 0x4a98 <__vector_9+0x22>

Disassembly of section .text.__vector_11:

00004a9a <__vector_11>:
// 	while (1);
// }


ISR(TIMER1_CAPT_vect, ISR_BLOCK)
{
    4a9a:	1f 92       	push	r1
    4a9c:	0f 92       	push	r0
    4a9e:	0f b6       	in	r0, 0x3f	; 63
    4aa0:	0f 92       	push	r0
    4aa2:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_CAPT_vect;
    4aa4:	8d e4       	ldi	r24, 0x4D	; 77
    4aa6:	95 e2       	ldi	r25, 0x25	; 37
    4aa8:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4aac:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4ab0:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4ab4:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4ab8:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4abc:	ff cf       	rjmp	.-2      	; 0x4abc <__vector_11+0x22>

Disassembly of section .text.__vector_13:

00004abe <__vector_13>:
// }



ISR(TIMER1_COMPB_vect, ISR_BLOCK)
{
    4abe:	1f 92       	push	r1
    4ac0:	0f 92       	push	r0
    4ac2:	0f b6       	in	r0, 0x3f	; 63
    4ac4:	0f 92       	push	r0
    4ac6:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_COMPB_vect;
    4ac8:	8f e5       	ldi	r24, 0x5F	; 95
    4aca:	95 e2       	ldi	r25, 0x25	; 37
    4acc:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4ad0:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4ad4:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4ad8:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4adc:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4ae0:	ff cf       	rjmp	.-2      	; 0x4ae0 <__vector_13+0x22>

Disassembly of section .text.__vector_14:

00004ae2 <__vector_14>:
	while (1);
}


ISR(TIMER1_OVF_vect, ISR_BLOCK)
{
    4ae2:	1f 92       	push	r1
    4ae4:	0f 92       	push	r0
    4ae6:	0f b6       	in	r0, 0x3f	; 63
    4ae8:	0f 92       	push	r0
    4aea:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_OVF_vect;
    4aec:	81 e7       	ldi	r24, 0x71	; 113
    4aee:	95 e2       	ldi	r25, 0x25	; 37
    4af0:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4af4:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4af8:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4afc:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b00:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4b04:	ff cf       	rjmp	.-2      	; 0x4b04 <__vector_14+0x22>

Disassembly of section .text.__vector_17:

00004b06 <__vector_17>:
	while (1);
}

ISR(TIMER0_OVF_vect, ISR_BLOCK)
{
    4b06:	1f 92       	push	r1
    4b08:	0f 92       	push	r0
    4b0a:	0f b6       	in	r0, 0x3f	; 63
    4b0c:	0f 92       	push	r0
    4b0e:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER0_OVF_vect;
    4b10:	83 e8       	ldi	r24, 0x83	; 131
    4b12:	95 e2       	ldi	r25, 0x25	; 37
    4b14:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4b18:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4b1c:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4b20:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b24:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4b28:	ff cf       	rjmp	.-2      	; 0x4b28 <__vector_17+0x22>

Disassembly of section .text.__vector_19:

00004b2a <__vector_19>:
	while (1);
}

ISR(CAN_TOVF_vect, ISR_BLOCK)
{
    4b2a:	1f 92       	push	r1
    4b2c:	0f 92       	push	r0
    4b2e:	0f b6       	in	r0, 0x3f	; 63
    4b30:	0f 92       	push	r0
    4b32:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) CAN_TOVF_vect;
    4b34:	85 e9       	ldi	r24, 0x95	; 149
    4b36:	95 e2       	ldi	r25, 0x25	; 37
    4b38:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4b3c:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4b40:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4b44:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b48:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4b4c:	ff cf       	rjmp	.-2      	; 0x4b4c <__vector_19+0x22>

Disassembly of section .text.__vector_21:

00004b4e <__vector_21>:
	while (1);
}

ISR(LIN_ERR_vect, ISR_BLOCK)
{
    4b4e:	1f 92       	push	r1
    4b50:	0f 92       	push	r0
    4b52:	0f b6       	in	r0, 0x3f	; 63
    4b54:	0f 92       	push	r0
    4b56:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) LIN_ERR_vect;
    4b58:	87 ea       	ldi	r24, 0xA7	; 167
    4b5a:	95 e2       	ldi	r25, 0x25	; 37
    4b5c:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4b60:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4b64:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4b68:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b6c:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4b70:	ff cf       	rjmp	.-2      	; 0x4b70 <__vector_21+0x22>

Disassembly of section .text.__vector_25:

00004b72 <__vector_25>:
// 	while (1);
// }


ISR(PCINT3_vect, ISR_BLOCK)
{
    4b72:	1f 92       	push	r1
    4b74:	0f 92       	push	r0
    4b76:	0f b6       	in	r0, 0x3f	; 63
    4b78:	0f 92       	push	r0
    4b7a:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PCINT3_vect;
    4b7c:	89 eb       	ldi	r24, 0xB9	; 185
    4b7e:	95 e2       	ldi	r25, 0x25	; 37
    4b80:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4b84:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4b88:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4b8c:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b90:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4b94:	ff cf       	rjmp	.-2      	; 0x4b94 <__vector_25+0x22>

Disassembly of section .text.__vector_26:

00004b96 <__vector_26>:
	while (1);
}


ISR(SPI_STC_vect, ISR_BLOCK)
{
    4b96:	1f 92       	push	r1
    4b98:	0f 92       	push	r0
    4b9a:	0f b6       	in	r0, 0x3f	; 63
    4b9c:	0f 92       	push	r0
    4b9e:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) SPI_STC_vect;
    4ba0:	8b ec       	ldi	r24, 0xCB	; 203
    4ba2:	95 e2       	ldi	r25, 0x25	; 37
    4ba4:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4ba8:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4bac:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4bb0:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4bb4:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4bb8:	ff cf       	rjmp	.-2      	; 0x4bb8 <__vector_26+0x22>

Disassembly of section .text.__vector_29:

00004bba <__vector_29>:
	while (1);
}

ISR(EE_READY_vect, ISR_BLOCK)
{
    4bba:	1f 92       	push	r1
    4bbc:	0f 92       	push	r0
    4bbe:	0f b6       	in	r0, 0x3f	; 63
    4bc0:	0f 92       	push	r0
    4bc2:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) EE_READY_vect;
    4bc4:	8d ed       	ldi	r24, 0xDD	; 221
    4bc6:	95 e2       	ldi	r25, 0x25	; 37
    4bc8:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4bcc:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4bd0:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4bd4:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4bd8:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4bdc:	ff cf       	rjmp	.-2      	; 0x4bdc <__vector_29+0x22>

Disassembly of section .text.__vector_30:

00004bde <__vector_30>:
	while (1);
}

ISR(SPM_READY_vect, ISR_BLOCK)
{
    4bde:	1f 92       	push	r1
    4be0:	0f 92       	push	r0
    4be2:	0f b6       	in	r0, 0x3f	; 63
    4be4:	0f 92       	push	r0
    4be6:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) SPM_READY_vect;
    4be8:	8f ee       	ldi	r24, 0xEF	; 239
    4bea:	95 e2       	ldi	r25, 0x25	; 37
    4bec:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4bf0:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4bf4:	80 93 6b 09 	sts	0x096B, r24	; 0x80096b <sg_u8PCMSK0>
    4bf8:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4bfc:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8PCMSK1>
    4c00:	ff cf       	rjmp	.-2      	; 0x4c00 <__vector_30+0x22>

Disassembly of section .text.CurrentThresholdsGet:

000036a6 <CurrentThresholdsGet>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    36a6:	0f 93       	push	r16
    36a8:	1f 93       	push	r17
    36aa:	cf 93       	push	r28
    36ac:	df 93       	push	r29
    36ae:	8c 01       	movw	r16, r24
    36b0:	eb 01       	movw	r28, r22
    36b2:	89 2b       	or	r24, r25
    36b4:	f9 f0       	breq	.+62     	; 0x36f4 <CurrentThresholdsGet+0x4e>
    36b6:	87 e0       	ldi	r24, 0x07	; 7
    36b8:	90 e0       	ldi	r25, 0x00	; 0
    36ba:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    36be:	90 e0       	ldi	r25, 0x00	; 0
    36c0:	f8 01       	movw	r30, r16
    36c2:	91 83       	std	Z+1, r25	; 0x01
    36c4:	80 83       	st	Z, r24
    36c6:	88 e0       	ldi	r24, 0x08	; 8
    36c8:	90 e0       	ldi	r25, 0x00	; 0
    36ca:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    36ce:	90 e0       	ldi	r25, 0x00	; 0
    36d0:	98 2f       	mov	r25, r24
    36d2:	88 27       	eor	r24, r24
    36d4:	f8 01       	movw	r30, r16
    36d6:	20 81       	ld	r18, Z
    36d8:	31 81       	ldd	r19, Z+1	; 0x01
    36da:	82 2b       	or	r24, r18
    36dc:	93 2b       	or	r25, r19
    36de:	91 83       	std	Z+1, r25	; 0x01
    36e0:	80 83       	st	Z, r24
    36e2:	01 97       	sbiw	r24, 0x01	; 1
    36e4:	8e 3f       	cpi	r24, 0xFE	; 254
    36e6:	9f 4f       	sbci	r25, 0xFF	; 255
    36e8:	28 f0       	brcs	.+10     	; 0x36f4 <CurrentThresholdsGet+0x4e>
    36ea:	8c ec       	ldi	r24, 0xCC	; 204
    36ec:	97 e7       	ldi	r25, 0x77	; 119
    36ee:	f8 01       	movw	r30, r16
    36f0:	91 83       	std	Z+1, r25	; 0x01
    36f2:	80 83       	st	Z, r24
    36f4:	20 97       	sbiw	r28, 0x00	; 0
    36f6:	e1 f0       	breq	.+56     	; 0x3730 <CurrentThresholdsGet+0x8a>
    36f8:	85 e0       	ldi	r24, 0x05	; 5
    36fa:	90 e0       	ldi	r25, 0x00	; 0
    36fc:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    3700:	90 e0       	ldi	r25, 0x00	; 0
    3702:	99 83       	std	Y+1, r25	; 0x01
    3704:	88 83       	st	Y, r24
    3706:	86 e0       	ldi	r24, 0x06	; 6
    3708:	90 e0       	ldi	r25, 0x00	; 0
    370a:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    370e:	90 e0       	ldi	r25, 0x00	; 0
    3710:	98 2f       	mov	r25, r24
    3712:	88 27       	eor	r24, r24
    3714:	28 81       	ld	r18, Y
    3716:	39 81       	ldd	r19, Y+1	; 0x01
    3718:	82 2b       	or	r24, r18
    371a:	93 2b       	or	r25, r19
    371c:	99 83       	std	Y+1, r25	; 0x01
    371e:	88 83       	st	Y, r24
    3720:	01 97       	sbiw	r24, 0x01	; 1
    3722:	8e 3f       	cpi	r24, 0xFE	; 254
    3724:	9f 4f       	sbci	r25, 0xFF	; 255
    3726:	20 f0       	brcs	.+8      	; 0x3730 <CurrentThresholdsGet+0x8a>
    3728:	84 ef       	ldi	r24, 0xF4	; 244
    372a:	91 e8       	ldi	r25, 0x81	; 129
    372c:	99 83       	std	Y+1, r25	; 0x01
    372e:	88 83       	st	Y, r24
    3730:	df 91       	pop	r29
    3732:	cf 91       	pop	r28
    3734:	1f 91       	pop	r17
    3736:	0f 91       	pop	r16
    3738:	08 95       	ret

Disassembly of section .text.CANReceiveCallback:

000011cc <CANReceiveCallback>:
    11cc:	cf 92       	push	r12
    11ce:	df 92       	push	r13
    11d0:	ef 92       	push	r14
    11d2:	ff 92       	push	r15
    11d4:	cf 93       	push	r28
    11d6:	fb 01       	movw	r30, r22
    11d8:	90 91 21 03 	lds	r25, 0x0321	; 0x800321 <sg_bModuleRegistered>
    11dc:	10 92 72 09 	sts	0x0972, r1	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    11e0:	82 31       	cpi	r24, 0x12	; 18
    11e2:	29 f4       	brne	.+10     	; 0x11ee <CANReceiveCallback+0x22>
    11e4:	80 81       	ld	r24, Z
    11e6:	8f 70       	andi	r24, 0x0F	; 15
    11e8:	0e 94 ae 26 	call	0x4d5c	; 0x4d5c <ModuleControllerStateSetMax>
    11ec:	35 c1       	rjmp	.+618    	; 0x1458 <CANReceiveCallback+0x28c>
    11ee:	8f 30       	cpi	r24, 0x0F	; 15
    11f0:	a9 f4       	brne	.+42     	; 0x121c <CANReceiveCallback+0x50>
    11f2:	8a ed       	ldi	r24, 0xDA	; 218
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	a0 e0       	ldi	r26, 0x00	; 0
    11f8:	af 93       	push	r26
    11fa:	9f 93       	push	r25
    11fc:	8f 93       	push	r24
    11fe:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
    1202:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <sg_u8ModuleRegistrationID>
    1206:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
    120a:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_bIgnoreStatusRequests>
    120e:	80 e0       	ldi	r24, 0x00	; 0
    1210:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <ModuleControllerStateSet>
    1214:	0f 90       	pop	r0
    1216:	0f 90       	pop	r0
    1218:	0f 90       	pop	r0
    121a:	1e c1       	rjmp	.+572    	; 0x1458 <CANReceiveCallback+0x28c>
    121c:	80 31       	cpi	r24, 0x10	; 16
    121e:	21 f4       	brne	.+8      	; 0x1228 <CANReceiveCallback+0x5c>
    1220:	80 e0       	ldi	r24, 0x00	; 0
    1222:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <ModuleControllerStateSet>
    1226:	18 c1       	rjmp	.+560    	; 0x1458 <CANReceiveCallback+0x28c>
    1228:	81 31       	cpi	r24, 0x11	; 17
    122a:	59 f4       	brne	.+22     	; 0x1242 <CANReceiveCallback+0x76>
    122c:	20 81       	ld	r18, Z
    122e:	31 81       	ldd	r19, Z+1	; 0x01
    1230:	42 81       	ldd	r20, Z+2	; 0x02
    1232:	53 81       	ldd	r21, Z+3	; 0x03
    1234:	64 81       	ldd	r22, Z+4	; 0x04
    1236:	75 81       	ldd	r23, Z+5	; 0x05
    1238:	86 81       	ldd	r24, Z+6	; 0x06
    123a:	97 81       	ldd	r25, Z+7	; 0x07
    123c:	0e 94 2e 18 	call	0x305c	; 0x305c <RTCSetTime>
    1240:	0b c1       	rjmp	.+534    	; 0x1458 <CANReceiveCallback+0x28c>
    1242:	8d 30       	cpi	r24, 0x0D	; 13
    1244:	09 f0       	breq	.+2      	; 0x1248 <CANReceiveCallback+0x7c>
    1246:	4f c0       	rjmp	.+158    	; 0x12e6 <CANReceiveCallback+0x11a>
    1248:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    124c:	81 11       	cpse	r24, r1
    124e:	2f c0       	rjmp	.+94     	; 0x12ae <CANReceiveCallback+0xe2>
    1250:	80 91 78 09 	lds	r24, 0x0978	; 0x800978 <sg_bAnnouncementPending>
    1254:	81 11       	cpse	r24, r1
    1256:	2b c0       	rjmp	.+86     	; 0x12ae <CANReceiveCallback+0xe2>
    1258:	c0 90 1e 01 	lds	r12, 0x011E	; 0x80011e <sg_sFrame+0xe>
    125c:	d0 90 1f 01 	lds	r13, 0x011F	; 0x80011f <sg_sFrame+0xf>
    1260:	e0 90 20 01 	lds	r14, 0x0120	; 0x800120 <sg_sFrame+0x10>
    1264:	f0 90 21 01 	lds	r15, 0x0121	; 0x800121 <sg_sFrame+0x11>
    1268:	1f 92       	push	r1
    126a:	cf 92       	push	r12
    126c:	85 e0       	ldi	r24, 0x05	; 5
    126e:	91 e0       	ldi	r25, 0x01	; 1
    1270:	a0 e0       	ldi	r26, 0x00	; 0
    1272:	af 93       	push	r26
    1274:	9f 93       	push	r25
    1276:	8f 93       	push	r24
    1278:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
    127c:	8d ec       	ldi	r24, 0xCD	; 205
    127e:	c8 9e       	mul	r12, r24
    1280:	c1 2c       	mov	r12, r1
    1282:	11 24       	eor	r1, r1
    1284:	c6 94       	lsr	r12
    1286:	c6 94       	lsr	r12
    1288:	c6 94       	lsr	r12
    128a:	c0 92 77 09 	sts	0x0977, r12	; 0x800977 <sg_u8AnnouncementDelayTicks>
    128e:	80 91 77 09 	lds	r24, 0x0977	; 0x800977 <sg_u8AnnouncementDelayTicks>
    1292:	0f 90       	pop	r0
    1294:	0f 90       	pop	r0
    1296:	0f 90       	pop	r0
    1298:	0f 90       	pop	r0
    129a:	0f 90       	pop	r0
    129c:	81 11       	cpse	r24, r1
    129e:	03 c0       	rjmp	.+6      	; 0x12a6 <CANReceiveCallback+0xda>
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	80 93 77 09 	sts	0x0977, r24	; 0x800977 <sg_u8AnnouncementDelayTicks>
    12a6:	81 e0       	ldi	r24, 0x01	; 1
    12a8:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <sg_bAnnouncementPending>
    12ac:	d5 c0       	rjmp	.+426    	; 0x1458 <CANReceiveCallback+0x28c>
    12ae:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    12b2:	88 23       	and	r24, r24
    12b4:	61 f0       	breq	.+24     	; 0x12ce <CANReceiveCallback+0x102>
    12b6:	88 e4       	ldi	r24, 0x48	; 72
    12b8:	91 e0       	ldi	r25, 0x01	; 1
    12ba:	a0 e0       	ldi	r26, 0x00	; 0
    12bc:	af 93       	push	r26
    12be:	9f 93       	push	r25
    12c0:	8f 93       	push	r24
    12c2:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
    12c6:	0f 90       	pop	r0
    12c8:	0f 90       	pop	r0
    12ca:	0f 90       	pop	r0
    12cc:	c5 c0       	rjmp	.+394    	; 0x1458 <CANReceiveCallback+0x28c>
    12ce:	86 e7       	ldi	r24, 0x76	; 118
    12d0:	91 e0       	ldi	r25, 0x01	; 1
    12d2:	a0 e0       	ldi	r26, 0x00	; 0
    12d4:	af 93       	push	r26
    12d6:	9f 93       	push	r25
    12d8:	8f 93       	push	r24
    12da:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
    12de:	0f 90       	pop	r0
    12e0:	0f 90       	pop	r0
    12e2:	0f 90       	pop	r0
    12e4:	b9 c0       	rjmp	.+370    	; 0x1458 <CANReceiveCallback+0x28c>
    12e6:	89 30       	cpi	r24, 0x09	; 9
    12e8:	09 f0       	breq	.+2      	; 0x12ec <CANReceiveCallback+0x120>
    12ea:	41 c0       	rjmp	.+130    	; 0x136e <CANReceiveCallback+0x1a2>
    12ec:	48 30       	cpi	r20, 0x08	; 8
    12ee:	09 f0       	breq	.+2      	; 0x12f2 <CANReceiveCallback+0x126>
    12f0:	b3 c0       	rjmp	.+358    	; 0x1458 <CANReceiveCallback+0x28c>
    12f2:	f0 80       	ld	r15, Z
    12f4:	82 81       	ldd	r24, Z+2	; 0x02
    12f6:	82 30       	cpi	r24, 0x02	; 2
    12f8:	09 f0       	breq	.+2      	; 0x12fc <CANReceiveCallback+0x130>
    12fa:	ae c0       	rjmp	.+348    	; 0x1458 <CANReceiveCallback+0x28c>
    12fc:	83 81       	ldd	r24, Z+3	; 0x03
    12fe:	83 30       	cpi	r24, 0x03	; 3
    1300:	09 f0       	breq	.+2      	; 0x1304 <CANReceiveCallback+0x138>
    1302:	aa c0       	rjmp	.+340    	; 0x1458 <CANReceiveCallback+0x28c>
    1304:	40 91 1e 01 	lds	r20, 0x011E	; 0x80011e <sg_sFrame+0xe>
    1308:	50 91 1f 01 	lds	r21, 0x011F	; 0x80011f <sg_sFrame+0xf>
    130c:	60 91 20 01 	lds	r22, 0x0120	; 0x800120 <sg_sFrame+0x10>
    1310:	70 91 21 01 	lds	r23, 0x0121	; 0x800121 <sg_sFrame+0x11>
    1314:	84 81       	ldd	r24, Z+4	; 0x04
    1316:	95 81       	ldd	r25, Z+5	; 0x05
    1318:	a6 81       	ldd	r26, Z+6	; 0x06
    131a:	b7 81       	ldd	r27, Z+7	; 0x07
    131c:	48 17       	cp	r20, r24
    131e:	59 07       	cpc	r21, r25
    1320:	6a 07       	cpc	r22, r26
    1322:	7b 07       	cpc	r23, r27
    1324:	09 f0       	breq	.+2      	; 0x1328 <CANReceiveCallback+0x15c>
    1326:	98 c0       	rjmp	.+304    	; 0x1458 <CANReceiveCallback+0x28c>
    1328:	10 92 72 09 	sts	0x0972, r1	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    132c:	f0 92 27 03 	sts	0x0327, r15	; 0x800327 <sg_u8ModuleRegistrationID>
    1330:	0e 94 11 27 	call	0x4e22	; 0x4e22 <SendModuleControllerStatus>
    1334:	c1 e0       	ldi	r28, 0x01	; 1
    1336:	c0 93 1c 03 	sts	0x031C, r28	; 0x80031c <sg_bSendHardwareDetail>
    133a:	c0 93 21 03 	sts	0x0321, r28	; 0x800321 <sg_bModuleRegistered>
    133e:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_bIgnoreStatusRequests>
    1342:	1f 92       	push	r1
    1344:	ff 92       	push	r15
    1346:	8e e9       	ldi	r24, 0x9E	; 158
    1348:	91 e0       	ldi	r25, 0x01	; 1
    134a:	a0 e0       	ldi	r26, 0x00	; 0
    134c:	af 93       	push	r26
    134e:	9f 93       	push	r25
    1350:	8f 93       	push	r24
    1352:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
    1356:	10 92 78 09 	sts	0x0978, r1	; 0x800978 <sg_bAnnouncementPending>
    135a:	10 92 77 09 	sts	0x0977, r1	; 0x800977 <sg_u8AnnouncementDelayTicks>
    135e:	c0 93 20 03 	sts	0x0320, r28	; 0x800320 <sg_bSendTimeRequest>
    1362:	0f 90       	pop	r0
    1364:	0f 90       	pop	r0
    1366:	0f 90       	pop	r0
    1368:	0f 90       	pop	r0
    136a:	0f 90       	pop	r0
    136c:	75 c0       	rjmp	.+234    	; 0x1458 <CANReceiveCallback+0x28c>
    136e:	44 23       	and	r20, r20
    1370:	09 f4       	brne	.+2      	; 0x1374 <CANReceiveCallback+0x1a8>
    1372:	72 c0       	rjmp	.+228    	; 0x1458 <CANReceiveCallback+0x28c>
    1374:	20 81       	ld	r18, Z
    1376:	91 11       	cpse	r25, r1
    1378:	08 c0       	rjmp	.+16     	; 0x138a <CANReceiveCallback+0x1be>
    137a:	8a 30       	cpi	r24, 0x0A	; 10
    137c:	09 f0       	breq	.+2      	; 0x1380 <CANReceiveCallback+0x1b4>
    137e:	6c c0       	rjmp	.+216    	; 0x1458 <CANReceiveCallback+0x28c>
    1380:	90 91 21 03 	lds	r25, 0x0321	; 0x800321 <sg_bModuleRegistered>
    1384:	99 23       	and	r25, r25
    1386:	09 f4       	brne	.+2      	; 0x138a <CANReceiveCallback+0x1be>
    1388:	67 c0       	rjmp	.+206    	; 0x1458 <CANReceiveCallback+0x28c>
    138a:	90 91 27 03 	lds	r25, 0x0327	; 0x800327 <sg_u8ModuleRegistrationID>
    138e:	29 13       	cpse	r18, r25
    1390:	63 c0       	rjmp	.+198    	; 0x1458 <CANReceiveCallback+0x28c>
    1392:	8a 30       	cpi	r24, 0x0A	; 10
    1394:	a9 f4       	brne	.+42     	; 0x13c0 <CANReceiveCallback+0x1f4>
    1396:	41 30       	cpi	r20, 0x01	; 1
    1398:	09 f0       	breq	.+2      	; 0x139c <CANReceiveCallback+0x1d0>
    139a:	5e c0       	rjmp	.+188    	; 0x1458 <CANReceiveCallback+0x28c>
    139c:	80 91 76 09 	lds	r24, 0x0976	; 0x800976 <sg_bIgnoreStatusRequests>
    13a0:	81 11       	cpse	r24, r1
    13a2:	5a c0       	rjmp	.+180    	; 0x1458 <CANReceiveCallback+0x28c>
    13a4:	89 ed       	ldi	r24, 0xD9	; 217
    13a6:	91 e0       	ldi	r25, 0x01	; 1
    13a8:	a0 e0       	ldi	r26, 0x00	; 0
    13aa:	af 93       	push	r26
    13ac:	9f 93       	push	r25
    13ae:	8f 93       	push	r24
    13b0:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
    13b4:	0e 94 11 27 	call	0x4e22	; 0x4e22 <SendModuleControllerStatus>
    13b8:	0f 90       	pop	r0
    13ba:	0f 90       	pop	r0
    13bc:	0f 90       	pop	r0
    13be:	4c c0       	rjmp	.+152    	; 0x1458 <CANReceiveCallback+0x28c>
    13c0:	8b 30       	cpi	r24, 0x0B	; 11
    13c2:	f9 f4       	brne	.+62     	; 0x1402 <CANReceiveCallback+0x236>
    13c4:	43 30       	cpi	r20, 0x03	; 3
    13c6:	09 f0       	breq	.+2      	; 0x13ca <CANReceiveCallback+0x1fe>
    13c8:	47 c0       	rjmp	.+142    	; 0x1458 <CANReceiveCallback+0x28c>
    13ca:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bSendCellStatus>
    13ce:	81 11       	cpse	r24, r1
    13d0:	43 c0       	rjmp	.+134    	; 0x1458 <CANReceiveCallback+0x28c>
    13d2:	81 81       	ldd	r24, Z+1	; 0x01
    13d4:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <sg_sFrame+0x15>
    13d8:	89 17       	cp	r24, r25
    13da:	f0 f5       	brcc	.+124    	; 0x1458 <CANReceiveCallback+0x28c>
    13dc:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <sg_u8CellStatus>
    13e0:	90 91 23 03 	lds	r25, 0x0323	; 0x800323 <sg_u8CellStatus>
    13e4:	9f 5f       	subi	r25, 0xFF	; 255
    13e6:	90 93 24 03 	sts	0x0324, r25	; 0x800324 <sg_u8CellStatusTarget>
    13ea:	8f 3f       	cpi	r24, 0xFF	; 255
    13ec:	31 f4       	brne	.+12     	; 0x13fa <CANReceiveCallback+0x22e>
    13ee:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <sg_sFrame+0x15>
    13f2:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <sg_u8CellStatusTarget>
    13f6:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <sg_u8CellStatus>
    13fa:	81 e0       	ldi	r24, 0x01	; 1
    13fc:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <sg_bSendCellStatus>
    1400:	2b c0       	rjmp	.+86     	; 0x1458 <CANReceiveCallback+0x28c>
    1402:	8c 30       	cpi	r24, 0x0C	; 12
    1404:	49 f4       	brne	.+18     	; 0x1418 <CANReceiveCallback+0x24c>
    1406:	10 92 72 09 	sts	0x0972, r1	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    140a:	42 30       	cpi	r20, 0x02	; 2
    140c:	29 f5       	brne	.+74     	; 0x1458 <CANReceiveCallback+0x28c>
    140e:	81 81       	ldd	r24, Z+1	; 0x01
    1410:	8f 70       	andi	r24, 0x0F	; 15
    1412:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <ModuleControllerStateSet>
    1416:	20 c0       	rjmp	.+64     	; 0x1458 <CANReceiveCallback+0x28c>
    1418:	85 30       	cpi	r24, 0x05	; 5
    141a:	21 f4       	brne	.+8      	; 0x1424 <CANReceiveCallback+0x258>
    141c:	81 e0       	ldi	r24, 0x01	; 1
    141e:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <sg_bSendHardwareDetail>
    1422:	1a c0       	rjmp	.+52     	; 0x1458 <CANReceiveCallback+0x28c>
    1424:	8e 30       	cpi	r24, 0x0E	; 14
    1426:	c1 f4       	brne	.+48     	; 0x1458 <CANReceiveCallback+0x28c>
    1428:	1f 92       	push	r1
    142a:	2f 93       	push	r18
    142c:	8e ef       	ldi	r24, 0xFE	; 254
    142e:	91 e0       	ldi	r25, 0x01	; 1
    1430:	a0 e0       	ldi	r26, 0x00	; 0
    1432:	af 93       	push	r26
    1434:	9f 93       	push	r25
    1436:	8f 93       	push	r24
    1438:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
    143c:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <sg_u8ModuleRegistrationID>
    1440:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
    1444:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_bIgnoreStatusRequests>
    1448:	80 e0       	ldi	r24, 0x00	; 0
    144a:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <ModuleControllerStateSet>
    144e:	0f 90       	pop	r0
    1450:	0f 90       	pop	r0
    1452:	0f 90       	pop	r0
    1454:	0f 90       	pop	r0
    1456:	0f 90       	pop	r0
    1458:	cf 91       	pop	r28
    145a:	ff 90       	pop	r15
    145c:	ef 90       	pop	r14
    145e:	df 90       	pop	r13
    1460:	cf 90       	pop	r12
    1462:	08 95       	ret

Disassembly of section .text.ControllerStatusMessagesSend:

00000810 <ControllerStatusMessagesSend>:
 810:	cf 92       	push	r12
 812:	df 92       	push	r13
 814:	ef 92       	push	r14
 816:	ff 92       	push	r15
 818:	0f 93       	push	r16
 81a:	1f 93       	push	r17
 81c:	cf 93       	push	r28
 81e:	df 93       	push	r29
 820:	00 d0       	rcall	.+0      	; 0x822 <ControllerStatusMessagesSend+0x12>
 822:	00 d0       	rcall	.+0      	; 0x824 <ControllerStatusMessagesSend+0x14>
 824:	cd b7       	in	r28, 0x3d	; 61
 826:	de b7       	in	r29, 0x3e	; 62
 828:	8c 01       	movw	r16, r24
 82a:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <sg_bSendTimeRequest>
 82e:	88 23       	and	r24, r24
 830:	69 f0       	breq	.+26     	; 0x84c <ControllerStatusMessagesSend+0x3c>
 832:	88 e0       	ldi	r24, 0x08	; 8
 834:	d8 01       	movw	r26, r16
 836:	1d 92       	st	X+, r1
 838:	8a 95       	dec	r24
 83a:	e9 f7       	brne	.-6      	; 0x836 <ControllerStatusMessagesSend+0x26>
 83c:	48 e0       	ldi	r20, 0x08	; 8
 83e:	b8 01       	movw	r22, r16
 840:	88 e0       	ldi	r24, 0x08	; 8
 842:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <CANSendMessage>
 846:	81 11       	cpse	r24, r1
 848:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <sg_bSendTimeRequest>
 84c:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <sg_bSendModuleControllerStatus>
 850:	88 23       	and	r24, r24
 852:	09 f4       	brne	.+2      	; 0x856 <ControllerStatusMessagesSend+0x46>
 854:	06 c1       	rjmp	.+524    	; 0xa62 <ControllerStatusMessagesSend+0x252>
 856:	80 91 6e 09 	lds	r24, 0x096E	; 0x80096e <sg_u8ControllerStatusMsgCount>
 85a:	81 11       	cpse	r24, r1
 85c:	80 c0       	rjmp	.+256    	; 0x95e <ControllerStatusMessagesSend+0x14e>
 85e:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
 862:	8f 70       	andi	r24, 0x0F	; 15
 864:	f8 01       	movw	r30, r16
 866:	80 83       	st	Z, r24
 868:	80 91 26 03 	lds	r24, 0x0326	; 0x800326 <sg_u8SOC>
 86c:	81 83       	std	Z+1, r24	; 0x01
 86e:	80 91 25 03 	lds	r24, 0x0325	; 0x800325 <sg_u8SOH>
 872:	82 83       	std	Z+2, r24	; 0x02
 874:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <sg_sFrame+0x15>
 878:	83 83       	std	Z+3, r24	; 0x03
 87a:	84 e0       	ldi	r24, 0x04	; 4
 87c:	34 96       	adiw	r30, 0x04	; 4
 87e:	df 01       	movw	r26, r30
 880:	1d 92       	st	X+, r1
 882:	8a 95       	dec	r24
 884:	e9 f7       	brne	.-6      	; 0x880 <ControllerStatusMessagesSend+0x70>
 886:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <sg_sFrame+0x48>
 88a:	88 23       	and	r24, r24
 88c:	79 f0       	breq	.+30     	; 0x8ac <ControllerStatusMessagesSend+0x9c>
 88e:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <sg_sFrame+0x4b>
 892:	88 23       	and	r24, r24
 894:	71 f0       	breq	.+28     	; 0x8b2 <ControllerStatusMessagesSend+0xa2>
 896:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
 89a:	83 30       	cpi	r24, 0x03	; 3
 89c:	69 f4       	brne	.+26     	; 0x8b8 <ControllerStatusMessagesSend+0xa8>
 89e:	0e 94 5d 13 	call	0x26ba	; 0x26ba <ModuleCurrentConvertReadings>
 8a2:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <sg_sFrame+0x2f>
 8a6:	90 91 40 01 	lds	r25, 0x0140	; 0x800140 <sg_sFrame+0x30>
 8aa:	08 c0       	rjmp	.+16     	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8ac:	80 e0       	ldi	r24, 0x00	; 0
 8ae:	90 e8       	ldi	r25, 0x80	; 128
 8b0:	05 c0       	rjmp	.+10     	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8b2:	80 e0       	ldi	r24, 0x00	; 0
 8b4:	90 e8       	ldi	r25, 0x80	; 128
 8b6:	02 c0       	rjmp	.+4      	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8b8:	80 e0       	ldi	r24, 0x00	; 0
 8ba:	90 e8       	ldi	r25, 0x80	; 128
 8bc:	f8 01       	movw	r30, r16
 8be:	84 83       	std	Z+4, r24	; 0x04
 8c0:	95 83       	std	Z+5, r25	; 0x05
 8c2:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <sg_sFrame+0x45>
 8c6:	88 23       	and	r24, r24
 8c8:	79 f0       	breq	.+30     	; 0x8e8 <ControllerStatusMessagesSend+0xd8>
 8ca:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <sg_sFrame+0x46>
 8ce:	90 91 57 01 	lds	r25, 0x0157	; 0x800157 <sg_sFrame+0x47>
 8d2:	4f ef       	ldi	r20, 0xFF	; 255
 8d4:	53 e0       	ldi	r21, 0x03	; 3
 8d6:	60 e0       	ldi	r22, 0x00	; 0
 8d8:	70 e0       	ldi	r23, 0x00	; 0
 8da:	9a 01       	movw	r18, r20
 8dc:	ab 01       	movw	r20, r22
 8de:	28 1b       	sub	r18, r24
 8e0:	39 0b       	sbc	r19, r25
 8e2:	41 09       	sbc	r20, r1
 8e4:	51 09       	sbc	r21, r1
 8e6:	03 c0       	rjmp	.+6      	; 0x8ee <ControllerStatusMessagesSend+0xde>
 8e8:	20 e0       	ldi	r18, 0x00	; 0
 8ea:	30 e0       	ldi	r19, 0x00	; 0
 8ec:	a9 01       	movw	r20, r18
 8ee:	e0 e1       	ldi	r30, 0x10	; 16
 8f0:	f1 e0       	ldi	r31, 0x01	; 1
 8f2:	a5 a1       	ldd	r26, Z+37	; 0x25
 8f4:	b6 a1       	ldd	r27, Z+38	; 0x26
 8f6:	0e 94 21 27 	call	0x4e42	; 0x4e42 <__mulshisi3>
 8fa:	dc 01       	movw	r26, r24
 8fc:	cb 01       	movw	r24, r22
 8fe:	68 94       	set
 900:	16 f8       	bld	r1, 6
 902:	b6 95       	lsr	r27
 904:	a7 95       	ror	r26
 906:	97 95       	ror	r25
 908:	87 95       	ror	r24
 90a:	16 94       	lsr	r1
 90c:	d1 f7       	brne	.-12     	; 0x902 <ControllerStatusMessagesSend+0xf2>
 90e:	c5 8c       	ldd	r12, Z+29	; 0x1d
 910:	d6 8c       	ldd	r13, Z+30	; 0x1e
 912:	e7 8c       	ldd	r14, Z+31	; 0x1f
 914:	f0 a0       	ldd	r15, Z+32	; 0x20
 916:	bc 01       	movw	r22, r24
 918:	cd 01       	movw	r24, r26
 91a:	6c 0d       	add	r22, r12
 91c:	7d 1d       	adc	r23, r13
 91e:	8e 1d       	adc	r24, r14
 920:	9f 1d       	adc	r25, r15
 922:	2f e0       	ldi	r18, 0x0F	; 15
 924:	30 e0       	ldi	r19, 0x00	; 0
 926:	40 e0       	ldi	r20, 0x00	; 0
 928:	50 e0       	ldi	r21, 0x00	; 0
 92a:	0e 94 2a 22 	call	0x4454	; 0x4454 <__udivmodsi4>
 92e:	20 93 51 01 	sts	0x0151, r18	; 0x800151 <sg_sFrame+0x41>
 932:	30 93 52 01 	sts	0x0152, r19	; 0x800152 <sg_sFrame+0x42>
 936:	40 93 53 01 	sts	0x0153, r20	; 0x800153 <sg_sFrame+0x43>
 93a:	50 93 54 01 	sts	0x0154, r21	; 0x800154 <sg_sFrame+0x44>
 93e:	d8 01       	movw	r26, r16
 940:	16 96       	adiw	r26, 0x06	; 6
 942:	2c 93       	st	X, r18
 944:	16 97       	sbiw	r26, 0x06	; 6
 946:	17 96       	adiw	r26, 0x07	; 7
 948:	3c 93       	st	X, r19
 94a:	48 e0       	ldi	r20, 0x08	; 8
 94c:	b8 01       	movw	r22, r16
 94e:	81 e0       	ldi	r24, 0x01	; 1
 950:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <CANSendMessage>
 954:	88 23       	and	r24, r24
 956:	09 f4       	brne	.+2      	; 0x95a <ControllerStatusMessagesSend+0x14a>
 958:	6b c0       	rjmp	.+214    	; 0xa30 <ControllerStatusMessagesSend+0x220>
 95a:	81 e0       	ldi	r24, 0x01	; 1
 95c:	70 c0       	rjmp	.+224    	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 95e:	81 30       	cpi	r24, 0x01	; 1
 960:	c1 f5       	brne	.+112    	; 0x9d2 <ControllerStatusMessagesSend+0x1c2>
 962:	e0 e1       	ldi	r30, 0x10	; 16
 964:	f1 e0       	ldi	r31, 0x01	; 1
 966:	81 ad       	ldd	r24, Z+57	; 0x39
 968:	92 ad       	ldd	r25, Z+58	; 0x3a
 96a:	d8 01       	movw	r26, r16
 96c:	8c 93       	st	X, r24
 96e:	81 ad       	ldd	r24, Z+57	; 0x39
 970:	92 ad       	ldd	r25, Z+58	; 0x3a
 972:	11 96       	adiw	r26, 0x01	; 1
 974:	9c 93       	st	X, r25
 976:	11 97       	sbiw	r26, 0x01	; 1
 978:	87 a9       	ldd	r24, Z+55	; 0x37
 97a:	90 ad       	ldd	r25, Z+56	; 0x38
 97c:	12 96       	adiw	r26, 0x02	; 2
 97e:	8c 93       	st	X, r24
 980:	12 97       	sbiw	r26, 0x02	; 2
 982:	87 a9       	ldd	r24, Z+55	; 0x37
 984:	90 ad       	ldd	r25, Z+56	; 0x38
 986:	13 96       	adiw	r26, 0x03	; 3
 988:	9c 93       	st	X, r25
 98a:	13 97       	sbiw	r26, 0x03	; 3
 98c:	83 ad       	ldd	r24, Z+59	; 0x3b
 98e:	94 ad       	ldd	r25, Z+60	; 0x3c
 990:	14 96       	adiw	r26, 0x04	; 4
 992:	8c 93       	st	X, r24
 994:	14 97       	sbiw	r26, 0x04	; 4
 996:	83 ad       	ldd	r24, Z+59	; 0x3b
 998:	94 ad       	ldd	r25, Z+60	; 0x3c
 99a:	15 96       	adiw	r26, 0x05	; 5
 99c:	9c 93       	st	X, r25
 99e:	60 91 4d 01 	lds	r22, 0x014D	; 0x80014d <sg_sFrame+0x3d>
 9a2:	70 91 4e 01 	lds	r23, 0x014E	; 0x80014e <sg_sFrame+0x3e>
 9a6:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <sg_sFrame+0x3f>
 9aa:	90 91 50 01 	lds	r25, 0x0150	; 0x800150 <sg_sFrame+0x40>
 9ae:	2f e0       	ldi	r18, 0x0F	; 15
 9b0:	30 e0       	ldi	r19, 0x00	; 0
 9b2:	40 e0       	ldi	r20, 0x00	; 0
 9b4:	50 e0       	ldi	r21, 0x00	; 0
 9b6:	0e 94 2a 22 	call	0x4454	; 0x4454 <__udivmodsi4>
 9ba:	f8 01       	movw	r30, r16
 9bc:	26 83       	std	Z+6, r18	; 0x06
 9be:	37 83       	std	Z+7, r19	; 0x07
 9c0:	48 e0       	ldi	r20, 0x08	; 8
 9c2:	b8 01       	movw	r22, r16
 9c4:	82 e0       	ldi	r24, 0x02	; 2
 9c6:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <CANSendMessage>
 9ca:	88 23       	and	r24, r24
 9cc:	99 f1       	breq	.+102    	; 0xa34 <ControllerStatusMessagesSend+0x224>
 9ce:	81 e0       	ldi	r24, 0x01	; 1
 9d0:	36 c0       	rjmp	.+108    	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 9d2:	82 30       	cpi	r24, 0x02	; 2
 9d4:	89 f5       	brne	.+98     	; 0xa38 <ControllerStatusMessagesSend+0x228>
 9d6:	e0 e1       	ldi	r30, 0x10	; 16
 9d8:	f1 e0       	ldi	r31, 0x01	; 1
 9da:	83 a9       	ldd	r24, Z+51	; 0x33
 9dc:	94 a9       	ldd	r25, Z+52	; 0x34
 9de:	d8 01       	movw	r26, r16
 9e0:	8c 93       	st	X, r24
 9e2:	83 a9       	ldd	r24, Z+51	; 0x33
 9e4:	94 a9       	ldd	r25, Z+52	; 0x34
 9e6:	11 96       	adiw	r26, 0x01	; 1
 9e8:	9c 93       	st	X, r25
 9ea:	11 97       	sbiw	r26, 0x01	; 1
 9ec:	81 a9       	ldd	r24, Z+49	; 0x31
 9ee:	92 a9       	ldd	r25, Z+50	; 0x32
 9f0:	12 96       	adiw	r26, 0x02	; 2
 9f2:	8c 93       	st	X, r24
 9f4:	12 97       	sbiw	r26, 0x02	; 2
 9f6:	81 a9       	ldd	r24, Z+49	; 0x31
 9f8:	92 a9       	ldd	r25, Z+50	; 0x32
 9fa:	13 96       	adiw	r26, 0x03	; 3
 9fc:	9c 93       	st	X, r25
 9fe:	13 97       	sbiw	r26, 0x03	; 3
 a00:	85 a9       	ldd	r24, Z+53	; 0x35
 a02:	96 a9       	ldd	r25, Z+54	; 0x36
 a04:	14 96       	adiw	r26, 0x04	; 4
 a06:	8c 93       	st	X, r24
 a08:	14 97       	sbiw	r26, 0x04	; 4
 a0a:	85 a9       	ldd	r24, Z+53	; 0x35
 a0c:	96 a9       	ldd	r25, Z+54	; 0x36
 a0e:	15 96       	adiw	r26, 0x05	; 5
 a10:	9c 93       	st	X, r25
 a12:	15 97       	sbiw	r26, 0x05	; 5
 a14:	16 96       	adiw	r26, 0x06	; 6
 a16:	1c 92       	st	X, r1
 a18:	16 97       	sbiw	r26, 0x06	; 6
 a1a:	17 96       	adiw	r26, 0x07	; 7
 a1c:	1c 92       	st	X, r1
 a1e:	48 e0       	ldi	r20, 0x08	; 8
 a20:	b8 01       	movw	r22, r16
 a22:	83 e0       	ldi	r24, 0x03	; 3
 a24:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <CANSendMessage>
 a28:	88 23       	and	r24, r24
 a2a:	41 f0       	breq	.+16     	; 0xa3c <ControllerStatusMessagesSend+0x22c>
 a2c:	81 e0       	ldi	r24, 0x01	; 1
 a2e:	07 c0       	rjmp	.+14     	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a30:	80 e0       	ldi	r24, 0x00	; 0
 a32:	05 c0       	rjmp	.+10     	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a34:	80 e0       	ldi	r24, 0x00	; 0
 a36:	03 c0       	rjmp	.+6      	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a38:	81 e0       	ldi	r24, 0x01	; 1
 a3a:	01 c0       	rjmp	.+2      	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a3c:	80 e0       	ldi	r24, 0x00	; 0
 a3e:	88 23       	and	r24, r24
 a40:	81 f0       	breq	.+32     	; 0xa62 <ControllerStatusMessagesSend+0x252>
 a42:	80 91 6e 09 	lds	r24, 0x096E	; 0x80096e <sg_u8ControllerStatusMsgCount>
 a46:	8f 5f       	subi	r24, 0xFF	; 255
 a48:	80 93 6e 09 	sts	0x096E, r24	; 0x80096e <sg_u8ControllerStatusMsgCount>
 a4c:	83 30       	cpi	r24, 0x03	; 3
 a4e:	48 f0       	brcs	.+18     	; 0xa62 <ControllerStatusMessagesSend+0x252>
 a50:	10 92 6e 09 	sts	0x096E, r1	; 0x80096e <sg_u8ControllerStatusMsgCount>
 a54:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <sg_bSendModuleControllerStatus>
 a58:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_bIgnoreStatusRequests>
 a5c:	81 e0       	ldi	r24, 0x01	; 1
 a5e:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bSendCellCommStatus>
 a62:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bSendCellStatus>
 a66:	88 23       	and	r24, r24
 a68:	09 f4       	brne	.+2      	; 0xa6c <ControllerStatusMessagesSend+0x25c>
 a6a:	8c c0       	rjmp	.+280    	; 0xb84 <ControllerStatusMessagesSend+0x374>
 a6c:	1c 82       	std	Y+4, r1	; 0x04
 a6e:	1b 82       	std	Y+3, r1	; 0x03
 a70:	1a 82       	std	Y+2, r1	; 0x02
 a72:	19 82       	std	Y+1, r1	; 0x01
 a74:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <sg_sFrame+0x15>
 a78:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <sg_u8CellStatus>
 a7c:	89 17       	cp	r24, r25
 a7e:	88 f5       	brcc	.+98     	; 0xae2 <ControllerStatusMessagesSend+0x2d2>
 a80:	e0 91 23 03 	lds	r30, 0x0323	; 0x800323 <sg_u8CellStatus>
 a84:	f0 e0       	ldi	r31, 0x00	; 0
 a86:	75 96       	adiw	r30, 0x15	; 21
 a88:	ee 0f       	add	r30, r30
 a8a:	ff 1f       	adc	r31, r31
 a8c:	ee 0f       	add	r30, r30
 a8e:	ff 1f       	adc	r31, r31
 a90:	e0 5f       	subi	r30, 0xF0	; 240
 a92:	fe 4f       	sbci	r31, 0xFE	; 254
 a94:	80 81       	ld	r24, Z
 a96:	91 81       	ldd	r25, Z+1	; 0x01
 a98:	e0 91 23 03 	lds	r30, 0x0323	; 0x800323 <sg_u8CellStatus>
 a9c:	f0 e0       	ldi	r31, 0x00	; 0
 a9e:	75 96       	adiw	r30, 0x15	; 21
 aa0:	ee 0f       	add	r30, r30
 aa2:	ff 1f       	adc	r31, r31
 aa4:	ee 0f       	add	r30, r30
 aa6:	ff 1f       	adc	r31, r31
 aa8:	e0 5f       	subi	r30, 0xF0	; 240
 aaa:	fe 4f       	sbci	r31, 0xFE	; 254
 aac:	e2 80       	ldd	r14, Z+2	; 0x02
 aae:	f3 80       	ldd	r15, Z+3	; 0x03
 ab0:	be 01       	movw	r22, r28
 ab2:	6d 5f       	subi	r22, 0xFD	; 253
 ab4:	7f 4f       	sbci	r23, 0xFF	; 255
 ab6:	0e 94 e5 1f 	call	0x3fca	; 0x3fca <CellDataConvertVoltage>
 aba:	81 11       	cpse	r24, r1
 abc:	02 c0       	rjmp	.+4      	; 0xac2 <ControllerStatusMessagesSend+0x2b2>
 abe:	1c 82       	std	Y+4, r1	; 0x04
 ac0:	1b 82       	std	Y+3, r1	; 0x03
 ac2:	60 e0       	ldi	r22, 0x00	; 0
 ac4:	70 e0       	ldi	r23, 0x00	; 0
 ac6:	c7 01       	movw	r24, r14
 ac8:	0e 94 69 1e 	call	0x3cd2	; 0x3cd2 <CellDataConvertTemperature>
 acc:	88 23       	and	r24, r24
 ace:	39 f0       	breq	.+14     	; 0xade <ControllerStatusMessagesSend+0x2ce>
 ad0:	be 01       	movw	r22, r28
 ad2:	6f 5f       	subi	r22, 0xFF	; 255
 ad4:	7f 4f       	sbci	r23, 0xFF	; 255
 ad6:	c7 01       	movw	r24, r14
 ad8:	0e 94 69 1e 	call	0x3cd2	; 0x3cd2 <CellDataConvertTemperature>
 adc:	02 c0       	rjmp	.+4      	; 0xae2 <ControllerStatusMessagesSend+0x2d2>
 ade:	1a 82       	std	Y+2, r1	; 0x02
 ae0:	19 82       	std	Y+1, r1	; 0x01
 ae2:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <sg_u8CellStatus>
 ae6:	f8 01       	movw	r30, r16
 ae8:	80 83       	st	Z, r24
 aea:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <sg_sFrame+0x15>
 aee:	81 83       	std	Z+1, r24	; 0x01
 af0:	99 81       	ldd	r25, Y+1	; 0x01
 af2:	8a 81       	ldd	r24, Y+2	; 0x02
 af4:	92 83       	std	Z+2, r25	; 0x02
 af6:	83 83       	std	Z+3, r24	; 0x03
 af8:	2b 81       	ldd	r18, Y+3	; 0x03
 afa:	3c 81       	ldd	r19, Y+4	; 0x04
 afc:	24 83       	std	Z+4, r18	; 0x04
 afe:	35 83       	std	Z+5, r19	; 0x05
 b00:	21 15       	cp	r18, r1
 b02:	31 05       	cpc	r19, r1
 b04:	59 f0       	breq	.+22     	; 0xb1c <ControllerStatusMessagesSend+0x30c>
 b06:	c9 01       	movw	r24, r18
 b08:	64 e0       	ldi	r22, 0x04	; 4
 b0a:	70 e1       	ldi	r23, 0x10	; 16
 b0c:	0e 94 6f 24 	call	0x48de	; 0x48de <__udivmodhi4>
 b10:	84 e6       	ldi	r24, 0x64	; 100
 b12:	68 9f       	mul	r22, r24
 b14:	60 2d       	mov	r22, r0
 b16:	11 24       	eor	r1, r1
 b18:	66 83       	std	Z+6, r22	; 0x06
 b1a:	01 c0       	rjmp	.+2      	; 0xb1e <ControllerStatusMessagesSend+0x30e>
 b1c:	16 82       	std	Z+6, r1	; 0x06
 b1e:	e0 e1       	ldi	r30, 0x10	; 16
 b20:	f1 e0       	ldi	r31, 0x01	; 1
 b22:	47 a9       	ldd	r20, Z+55	; 0x37
 b24:	50 ad       	ldd	r21, Z+56	; 0x38
 b26:	81 ad       	ldd	r24, Z+57	; 0x39
 b28:	92 ad       	ldd	r25, Z+58	; 0x3a
 b2a:	84 17       	cp	r24, r20
 b2c:	95 07       	cpc	r25, r21
 b2e:	98 f4       	brcc	.+38     	; 0xb56 <ControllerStatusMessagesSend+0x346>
 b30:	21 15       	cp	r18, r1
 b32:	31 05       	cpc	r19, r1
 b34:	81 f0       	breq	.+32     	; 0xb56 <ControllerStatusMessagesSend+0x346>
 b36:	67 a9       	ldd	r22, Z+55	; 0x37
 b38:	70 ad       	ldd	r23, Z+56	; 0x38
 b3a:	81 ad       	ldd	r24, Z+57	; 0x39
 b3c:	92 ad       	ldd	r25, Z+58	; 0x3a
 b3e:	68 1b       	sub	r22, r24
 b40:	79 0b       	sbc	r23, r25
 b42:	c9 01       	movw	r24, r18
 b44:	0e 94 6f 24 	call	0x48de	; 0x48de <__udivmodhi4>
 b48:	84 e6       	ldi	r24, 0x64	; 100
 b4a:	68 9f       	mul	r22, r24
 b4c:	60 2d       	mov	r22, r0
 b4e:	11 24       	eor	r1, r1
 b50:	f8 01       	movw	r30, r16
 b52:	67 83       	std	Z+7, r22	; 0x07
 b54:	03 c0       	rjmp	.+6      	; 0xb5c <ControllerStatusMessagesSend+0x34c>
 b56:	d8 01       	movw	r26, r16
 b58:	17 96       	adiw	r26, 0x07	; 7
 b5a:	1c 92       	st	X, r1
 b5c:	48 e0       	ldi	r20, 0x08	; 8
 b5e:	b8 01       	movw	r22, r16
 b60:	84 e0       	ldi	r24, 0x04	; 4
 b62:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <CANSendMessage>
 b66:	88 23       	and	r24, r24
 b68:	69 f0       	breq	.+26     	; 0xb84 <ControllerStatusMessagesSend+0x374>
 b6a:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <sg_u8CellStatus>
 b6e:	8f 5f       	subi	r24, 0xFF	; 255
 b70:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <sg_u8CellStatus>
 b74:	90 91 23 03 	lds	r25, 0x0323	; 0x800323 <sg_u8CellStatus>
 b78:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <sg_u8CellStatusTarget>
 b7c:	98 17       	cp	r25, r24
 b7e:	10 f0       	brcs	.+4      	; 0xb84 <ControllerStatusMessagesSend+0x374>
 b80:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <sg_bSendCellStatus>
 b84:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <sg_bSendCellCommStatus>
 b88:	88 23       	and	r24, r24
 b8a:	89 f1       	breq	.+98     	; 0xbee <ControllerStatusMessagesSend+0x3de>
 b8c:	e0 e1       	ldi	r30, 0x10	; 16
 b8e:	f1 e0       	ldi	r31, 0x01	; 1
 b90:	83 89       	ldd	r24, Z+19	; 0x13
 b92:	d8 01       	movw	r26, r16
 b94:	8c 93       	st	X, r24
 b96:	84 89       	ldd	r24, Z+20	; 0x14
 b98:	11 96       	adiw	r26, 0x01	; 1
 b9a:	8c 93       	st	X, r24
 b9c:	11 97       	sbiw	r26, 0x01	; 1
 b9e:	80 a5       	ldd	r24, Z+40	; 0x28
 ba0:	91 a5       	ldd	r25, Z+41	; 0x29
 ba2:	12 96       	adiw	r26, 0x02	; 2
 ba4:	8c 93       	st	X, r24
 ba6:	12 97       	sbiw	r26, 0x02	; 2
 ba8:	80 a5       	ldd	r24, Z+40	; 0x28
 baa:	91 a5       	ldd	r25, Z+41	; 0x29
 bac:	13 96       	adiw	r26, 0x03	; 3
 bae:	9c 93       	st	X, r25
 bb0:	13 97       	sbiw	r26, 0x03	; 3
 bb2:	86 a5       	ldd	r24, Z+46	; 0x2e
 bb4:	14 96       	adiw	r26, 0x04	; 4
 bb6:	8c 93       	st	X, r24
 bb8:	14 97       	sbiw	r26, 0x04	; 4
 bba:	82 a5       	ldd	r24, Z+42	; 0x2a
 bbc:	8f 3f       	cpi	r24, 0xFF	; 255
 bbe:	31 f0       	breq	.+12     	; 0xbcc <ControllerStatusMessagesSend+0x3bc>
 bc0:	85 a5       	ldd	r24, Z+45	; 0x2d
 bc2:	92 a5       	ldd	r25, Z+42	; 0x2a
 bc4:	89 1b       	sub	r24, r25
 bc6:	15 96       	adiw	r26, 0x05	; 5
 bc8:	8c 93       	st	X, r24
 bca:	03 c0       	rjmp	.+6      	; 0xbd2 <ControllerStatusMessagesSend+0x3c2>
 bcc:	8f ef       	ldi	r24, 0xFF	; 255
 bce:	f8 01       	movw	r30, r16
 bd0:	85 83       	std	Z+5, r24	; 0x05
 bd2:	d8 01       	movw	r26, r16
 bd4:	16 96       	adiw	r26, 0x06	; 6
 bd6:	1c 92       	st	X, r1
 bd8:	16 97       	sbiw	r26, 0x06	; 6
 bda:	17 96       	adiw	r26, 0x07	; 7
 bdc:	1c 92       	st	X, r1
 bde:	48 e0       	ldi	r20, 0x08	; 8
 be0:	b8 01       	movw	r22, r16
 be2:	86 e0       	ldi	r24, 0x06	; 6
 be4:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <CANSendMessage>
 be8:	81 11       	cpse	r24, r1
 bea:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <sg_bSendCellCommStatus>
 bee:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <sg_bSendHardwareDetail>
 bf2:	88 23       	and	r24, r24
 bf4:	89 f0       	breq	.+34     	; 0xc18 <ControllerStatusMessagesSend+0x408>
 bf6:	b8 01       	movw	r22, r16
 bf8:	c8 01       	movw	r24, r16
 bfa:	02 96       	adiw	r24, 0x02	; 2
 bfc:	0e 94 53 1b 	call	0x36a6	; 0x36a6 <CurrentThresholdsGet>
 c00:	f8 01       	movw	r30, r16
 c02:	14 82       	std	Z+4, r1	; 0x04
 c04:	15 82       	std	Z+5, r1	; 0x05
 c06:	16 82       	std	Z+6, r1	; 0x06
 c08:	17 82       	std	Z+7, r1	; 0x07
 c0a:	48 e0       	ldi	r20, 0x08	; 8
 c0c:	b8 01       	movw	r22, r16
 c0e:	85 e0       	ldi	r24, 0x05	; 5
 c10:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <CANSendMessage>
 c14:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <sg_bSendHardwareDetail>
 c18:	0f 90       	pop	r0
 c1a:	0f 90       	pop	r0
 c1c:	0f 90       	pop	r0
 c1e:	0f 90       	pop	r0
 c20:	df 91       	pop	r29
 c22:	cf 91       	pop	r28
 c24:	1f 91       	pop	r17
 c26:	0f 91       	pop	r16
 c28:	ff 90       	pop	r15
 c2a:	ef 90       	pop	r14
 c2c:	df 90       	pop	r13
 c2e:	cf 90       	pop	r12
 c30:	08 95       	ret

Disassembly of section .text.CellStringProcess:

00000f26 <CellStringProcess>:
     f26:	3f 92       	push	r3
     f28:	4f 92       	push	r4
     f2a:	5f 92       	push	r5
     f2c:	6f 92       	push	r6
     f2e:	7f 92       	push	r7
     f30:	8f 92       	push	r8
     f32:	9f 92       	push	r9
     f34:	af 92       	push	r10
     f36:	bf 92       	push	r11
     f38:	cf 92       	push	r12
     f3a:	df 92       	push	r13
     f3c:	ef 92       	push	r14
     f3e:	ff 92       	push	r15
     f40:	0f 93       	push	r16
     f42:	1f 93       	push	r17
     f44:	cf 93       	push	r28
     f46:	df 93       	push	r29
     f48:	00 d0       	rcall	.+0      	; 0xf4a <CellStringProcess+0x24>
     f4a:	00 d0       	rcall	.+0      	; 0xf4c <CellStringProcess+0x26>
     f4c:	00 d0       	rcall	.+0      	; 0xf4e <CellStringProcess+0x28>
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
     f52:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <sg_sFrame+0x2b>
     f56:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <sg_sFrame+0x2c>
     f5a:	89 2b       	or	r24, r25
     f5c:	09 f4       	brne	.+2      	; 0xf60 <CellStringProcess+0x3a>
     f5e:	1e c1       	rjmp	.+572    	; 0x119c <__stack+0x9d>
     f60:	e0 e1       	ldi	r30, 0x10	; 16
     f62:	f1 e0       	ldi	r31, 0x01	; 1
     f64:	8f ef       	ldi	r24, 0xFF	; 255
     f66:	82 a7       	std	Z+42, r24	; 0x2a
     f68:	93 89       	ldd	r25, Z+19	; 0x13
     f6a:	85 a5       	ldd	r24, Z+45	; 0x2d
     f6c:	89 17       	cp	r24, r25
     f6e:	28 f4       	brcc	.+10     	; 0xf7a <CellStringProcess+0x54>
     f70:	85 a5       	ldd	r24, Z+45	; 0x2d
     f72:	83 8b       	std	Z+19, r24	; 0x13
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bSendCellCommStatus>
     f7a:	e0 e1       	ldi	r30, 0x10	; 16
     f7c:	f1 e0       	ldi	r31, 0x01	; 1
     f7e:	94 89       	ldd	r25, Z+20	; 0x14
     f80:	85 a5       	ldd	r24, Z+45	; 0x2d
     f82:	98 17       	cp	r25, r24
     f84:	28 f4       	brcc	.+10     	; 0xf90 <CellStringProcess+0x6a>
     f86:	85 a5       	ldd	r24, Z+45	; 0x2d
     f88:	84 8b       	std	Z+20, r24	; 0x14
     f8a:	81 e0       	ldi	r24, 0x01	; 1
     f8c:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bSendCellCommStatus>
     f90:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <sg_sFrame+0x2b>
     f94:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <sg_sFrame+0x2c>
     f98:	83 70       	andi	r24, 0x03	; 3
     f9a:	99 27       	eor	r25, r25
     f9c:	89 2b       	or	r24, r25
     f9e:	61 f0       	breq	.+24     	; 0xfb8 <CellStringProcess+0x92>
     fa0:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <sg_sFrame+0x2e>
     fa4:	8f 3f       	cpi	r24, 0xFF	; 255
     fa6:	41 f0       	breq	.+16     	; 0xfb8 <CellStringProcess+0x92>
     fa8:	e0 e1       	ldi	r30, 0x10	; 16
     faa:	f1 e0       	ldi	r31, 0x01	; 1
     fac:	86 a5       	ldd	r24, Z+46	; 0x2e
     fae:	8f 5f       	subi	r24, 0xFF	; 255
     fb0:	86 a7       	std	Z+46, r24	; 0x2e
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bSendCellCommStatus>
     fb8:	e0 e1       	ldi	r30, 0x10	; 16
     fba:	f1 e0       	ldi	r31, 0x01	; 1
     fbc:	10 ae       	std	Z+56, r1	; 0x38
     fbe:	17 aa       	std	Z+55, r1	; 0x37
     fc0:	8f ef       	ldi	r24, 0xFF	; 255
     fc2:	9f ef       	ldi	r25, 0xFF	; 255
     fc4:	92 af       	std	Z+58, r25	; 0x3a
     fc6:	81 af       	std	Z+57, r24	; 0x39
     fc8:	14 ae       	std	Z+60, r1	; 0x3c
     fca:	13 ae       	std	Z+59, r1	; 0x3b
     fcc:	80 e0       	ldi	r24, 0x00	; 0
     fce:	90 e8       	ldi	r25, 0x80	; 128
     fd0:	92 ab       	std	Z+50, r25	; 0x32
     fd2:	81 ab       	std	Z+49, r24	; 0x31
     fd4:	8f ef       	ldi	r24, 0xFF	; 255
     fd6:	9f e7       	ldi	r25, 0x7F	; 127
     fd8:	94 ab       	std	Z+52, r25	; 0x34
     fda:	83 ab       	std	Z+51, r24	; 0x33
     fdc:	16 aa       	std	Z+54, r1	; 0x36
     fde:	15 aa       	std	Z+53, r1	; 0x35
     fe0:	d1 2c       	mov	r13, r1
     fe2:	31 2c       	mov	r3, r1
     fe4:	c1 2c       	mov	r12, r1
     fe6:	41 2c       	mov	r4, r1
     fe8:	51 2c       	mov	r5, r1
     fea:	32 01       	movw	r6, r4
     fec:	81 2c       	mov	r8, r1
     fee:	91 2c       	mov	r9, r1
     ff0:	54 01       	movw	r10, r8
     ff2:	2f ef       	ldi	r18, 0xFF	; 255
     ff4:	3f e7       	ldi	r19, 0x7F	; 127
     ff6:	3e 83       	std	Y+6, r19	; 0x06
     ff8:	2d 83       	std	Y+5, r18	; 0x05
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	90 e8       	ldi	r25, 0x80	; 128
     ffe:	9c 83       	std	Y+4, r25	; 0x04
    1000:	8b 83       	std	Y+3, r24	; 0x03
    1002:	6b c0       	rjmp	.+214    	; 0x10da <__DATA_REGION_LENGTH__+0xda>
    1004:	0d 2d       	mov	r16, r13
    1006:	10 e0       	ldi	r17, 0x00	; 0
    1008:	f8 01       	movw	r30, r16
    100a:	75 96       	adiw	r30, 0x15	; 21
    100c:	ee 0f       	add	r30, r30
    100e:	ff 1f       	adc	r31, r31
    1010:	ee 0f       	add	r30, r30
    1012:	ff 1f       	adc	r31, r31
    1014:	e0 5f       	subi	r30, 0xF0	; 240
    1016:	fe 4f       	sbci	r31, 0xFE	; 254
    1018:	80 81       	ld	r24, Z
    101a:	91 81       	ldd	r25, Z+1	; 0x01
    101c:	9a 83       	std	Y+2, r25	; 0x02
    101e:	89 83       	std	Y+1, r24	; 0x01
    1020:	e2 80       	ldd	r14, Z+2	; 0x02
    1022:	f3 80       	ldd	r15, Z+3	; 0x03
    1024:	60 e0       	ldi	r22, 0x00	; 0
    1026:	70 e0       	ldi	r23, 0x00	; 0
    1028:	c7 01       	movw	r24, r14
    102a:	0e 94 69 1e 	call	0x3cd2	; 0x3cd2 <CellDataConvertTemperature>
    102e:	88 23       	and	r24, r24
    1030:	f1 f0       	breq	.+60     	; 0x106e <__DATA_REGION_LENGTH__+0x6e>
    1032:	f4 fe       	sbrs	r15, 4
    1034:	03 c0       	rjmp	.+6      	; 0x103c <__DATA_REGION_LENGTH__+0x3c>
    1036:	c7 01       	movw	r24, r14
    1038:	90 6f       	ori	r25, 0xF0	; 240
    103a:	02 c0       	rjmp	.+4      	; 0x1040 <__DATA_REGION_LENGTH__+0x40>
    103c:	c7 01       	movw	r24, r14
    103e:	9f 77       	andi	r25, 0x7F	; 127
    1040:	2b 81       	ldd	r18, Y+3	; 0x03
    1042:	3c 81       	ldd	r19, Y+4	; 0x04
    1044:	28 17       	cp	r18, r24
    1046:	39 07       	cpc	r19, r25
    1048:	14 f4       	brge	.+4      	; 0x104e <__DATA_REGION_LENGTH__+0x4e>
    104a:	9c 83       	std	Y+4, r25	; 0x04
    104c:	8b 83       	std	Y+3, r24	; 0x03
    104e:	2d 81       	ldd	r18, Y+5	; 0x05
    1050:	3e 81       	ldd	r19, Y+6	; 0x06
    1052:	82 17       	cp	r24, r18
    1054:	93 07       	cpc	r25, r19
    1056:	14 f4       	brge	.+4      	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
    1058:	9e 83       	std	Y+6, r25	; 0x06
    105a:	8d 83       	std	Y+5, r24	; 0x05
    105c:	09 2e       	mov	r0, r25
    105e:	00 0c       	add	r0, r0
    1060:	aa 0b       	sbc	r26, r26
    1062:	bb 0b       	sbc	r27, r27
    1064:	88 0e       	add	r8, r24
    1066:	99 1e       	adc	r9, r25
    1068:	aa 1e       	adc	r10, r26
    106a:	bb 1e       	adc	r11, r27
    106c:	33 94       	inc	r3
    106e:	f8 01       	movw	r30, r16
    1070:	75 96       	adiw	r30, 0x15	; 21
    1072:	ee 0f       	add	r30, r30
    1074:	ff 1f       	adc	r31, r31
    1076:	ee 0f       	add	r30, r30
    1078:	ff 1f       	adc	r31, r31
    107a:	e0 5f       	subi	r30, 0xF0	; 240
    107c:	fe 4f       	sbci	r31, 0xFE	; 254
    107e:	80 81       	ld	r24, Z
    1080:	91 81       	ldd	r25, Z+1	; 0x01
    1082:	99 23       	and	r25, r25
    1084:	1c f4       	brge	.+6      	; 0x108c <__DATA_REGION_LENGTH__+0x8c>
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <sg_sFrame+0x27>
    108c:	be 01       	movw	r22, r28
    108e:	6f 5f       	subi	r22, 0xFF	; 255
    1090:	7f 4f       	sbci	r23, 0xFF	; 255
    1092:	89 81       	ldd	r24, Y+1	; 0x01
    1094:	9a 81       	ldd	r25, Y+2	; 0x02
    1096:	0e 94 e5 1f 	call	0x3fca	; 0x3fca <CellDataConvertVoltage>
    109a:	88 23       	and	r24, r24
    109c:	e9 f0       	breq	.+58     	; 0x10d8 <__DATA_REGION_LENGTH__+0xd8>
    109e:	20 91 47 01 	lds	r18, 0x0147	; 0x800147 <sg_sFrame+0x37>
    10a2:	30 91 48 01 	lds	r19, 0x0148	; 0x800148 <sg_sFrame+0x38>
    10a6:	89 81       	ldd	r24, Y+1	; 0x01
    10a8:	9a 81       	ldd	r25, Y+2	; 0x02
    10aa:	28 17       	cp	r18, r24
    10ac:	39 07       	cpc	r19, r25
    10ae:	20 f4       	brcc	.+8      	; 0x10b8 <__DATA_REGION_LENGTH__+0xb8>
    10b0:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <sg_sFrame+0x38>
    10b4:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <sg_sFrame+0x37>
    10b8:	20 91 49 01 	lds	r18, 0x0149	; 0x800149 <sg_sFrame+0x39>
    10bc:	30 91 4a 01 	lds	r19, 0x014A	; 0x80014a <sg_sFrame+0x3a>
    10c0:	82 17       	cp	r24, r18
    10c2:	93 07       	cpc	r25, r19
    10c4:	20 f4       	brcc	.+8      	; 0x10ce <__DATA_REGION_LENGTH__+0xce>
    10c6:	90 93 4a 01 	sts	0x014A, r25	; 0x80014a <sg_sFrame+0x3a>
    10ca:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <sg_sFrame+0x39>
    10ce:	48 0e       	add	r4, r24
    10d0:	59 1e       	adc	r5, r25
    10d2:	61 1c       	adc	r6, r1
    10d4:	71 1c       	adc	r7, r1
    10d6:	c3 94       	inc	r12
    10d8:	d3 94       	inc	r13
    10da:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <sg_sFrame+0x2d>
    10de:	d8 16       	cp	r13, r24
    10e0:	08 f4       	brcc	.+2      	; 0x10e4 <__DATA_REGION_LENGTH__+0xe4>
    10e2:	90 cf       	rjmp	.-224    	; 0x1004 <__DATA_REGION_LENGTH__+0x4>
    10e4:	cc 20       	and	r12, r12
    10e6:	89 f1       	breq	.+98     	; 0x114a <__stack+0x4b>
    10e8:	ed e4       	ldi	r30, 0x4D	; 77
    10ea:	f1 e0       	ldi	r31, 0x01	; 1
    10ec:	40 82       	st	Z, r4
    10ee:	51 82       	std	Z+1, r5	; 0x01
    10f0:	62 82       	std	Z+2, r6	; 0x02
    10f2:	73 82       	std	Z+3, r7	; 0x03
    10f4:	60 81       	ld	r22, Z
    10f6:	71 81       	ldd	r23, Z+1	; 0x01
    10f8:	82 81       	ldd	r24, Z+2	; 0x02
    10fa:	93 81       	ldd	r25, Z+3	; 0x03
    10fc:	2c 2d       	mov	r18, r12
    10fe:	30 e0       	ldi	r19, 0x00	; 0
    1100:	40 e0       	ldi	r20, 0x00	; 0
    1102:	50 e0       	ldi	r21, 0x00	; 0
    1104:	0e 94 2a 22 	call	0x4454	; 0x4454 <__udivmodsi4>
    1108:	30 93 4c 01 	sts	0x014C, r19	; 0x80014c <sg_sFrame+0x3c>
    110c:	20 93 4b 01 	sts	0x014B, r18	; 0x80014b <sg_sFrame+0x3b>
    1110:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    1114:	83 30       	cpi	r24, 0x03	; 3
    1116:	c9 f0       	breq	.+50     	; 0x114a <__stack+0x4b>
    1118:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <sg_bCellBalancedOnce>
    111c:	81 11       	cpse	r24, r1
    111e:	15 c0       	rjmp	.+42     	; 0x114a <__stack+0x4b>
    1120:	e0 e1       	ldi	r30, 0x10	; 16
    1122:	f1 e0       	ldi	r31, 0x01	; 1
    1124:	27 a9       	ldd	r18, Z+55	; 0x37
    1126:	30 ad       	ldd	r19, Z+56	; 0x38
    1128:	81 ad       	ldd	r24, Z+57	; 0x39
    112a:	92 ad       	ldd	r25, Z+58	; 0x3a
    112c:	28 17       	cp	r18, r24
    112e:	39 07       	cpc	r19, r25
    1130:	60 f0       	brcs	.+24     	; 0x114a <__stack+0x4b>
    1132:	87 a9       	ldd	r24, Z+55	; 0x37
    1134:	90 ad       	ldd	r25, Z+56	; 0x38
    1136:	21 ad       	ldd	r18, Z+57	; 0x39
    1138:	32 ad       	ldd	r19, Z+58	; 0x3a
    113a:	82 1b       	sub	r24, r18
    113c:	93 0b       	sbc	r25, r19
    113e:	80 34       	cpi	r24, 0x40	; 64
    1140:	91 05       	cpc	r25, r1
    1142:	18 f0       	brcs	.+6      	; 0x114a <__stack+0x4b>
    1144:	81 e0       	ldi	r24, 0x01	; 1
    1146:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <sg_bCellBalanceReady>
    114a:	33 20       	and	r3, r3
    114c:	c9 f0       	breq	.+50     	; 0x1180 <__stack+0x81>
    114e:	23 2d       	mov	r18, r3
    1150:	30 e0       	ldi	r19, 0x00	; 0
    1152:	40 e0       	ldi	r20, 0x00	; 0
    1154:	50 e0       	ldi	r21, 0x00	; 0
    1156:	c5 01       	movw	r24, r10
    1158:	b4 01       	movw	r22, r8
    115a:	0e 94 af 23 	call	0x475e	; 0x475e <__divmodsi4>
    115e:	65 e4       	ldi	r22, 0x45	; 69
    1160:	71 e0       	ldi	r23, 0x01	; 1
    1162:	c9 01       	movw	r24, r18
    1164:	0e 94 69 1e 	call	0x3cd2	; 0x3cd2 <CellDataConvertTemperature>
    1168:	61 e4       	ldi	r22, 0x41	; 65
    116a:	71 e0       	ldi	r23, 0x01	; 1
    116c:	8b 81       	ldd	r24, Y+3	; 0x03
    116e:	9c 81       	ldd	r25, Y+4	; 0x04
    1170:	0e 94 69 1e 	call	0x3cd2	; 0x3cd2 <CellDataConvertTemperature>
    1174:	63 e4       	ldi	r22, 0x43	; 67
    1176:	71 e0       	ldi	r23, 0x01	; 1
    1178:	8d 81       	ldd	r24, Y+5	; 0x05
    117a:	9e 81       	ldd	r25, Y+6	; 0x06
    117c:	0e 94 69 1e 	call	0x3cd2	; 0x3cd2 <CellDataConvertTemperature>
    1180:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <sg_bSDCardReady>
    1184:	88 23       	and	r24, r24
    1186:	51 f0       	breq	.+20     	; 0x119c <__stack+0x9d>
    1188:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    118c:	88 23       	and	r24, r24
    118e:	31 f0       	breq	.+12     	; 0x119c <__stack+0x9d>
    1190:	80 e1       	ldi	r24, 0x10	; 16
    1192:	91 e0       	ldi	r25, 0x01	; 1
    1194:	0e 94 5e 14 	call	0x28bc	; 0x28bc <STORE_WriteFrame>
    1198:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_bSDCardReady>
    119c:	26 96       	adiw	r28, 0x06	; 6
    119e:	0f b6       	in	r0, 0x3f	; 63
    11a0:	f8 94       	cli
    11a2:	de bf       	out	0x3e, r29	; 62
    11a4:	0f be       	out	0x3f, r0	; 63
    11a6:	cd bf       	out	0x3d, r28	; 61
    11a8:	df 91       	pop	r29
    11aa:	cf 91       	pop	r28
    11ac:	1f 91       	pop	r17
    11ae:	0f 91       	pop	r16
    11b0:	ff 90       	pop	r15
    11b2:	ef 90       	pop	r14
    11b4:	df 90       	pop	r13
    11b6:	cf 90       	pop	r12
    11b8:	bf 90       	pop	r11
    11ba:	af 90       	pop	r10
    11bc:	9f 90       	pop	r9
    11be:	8f 90       	pop	r8
    11c0:	7f 90       	pop	r7
    11c2:	6f 90       	pop	r6
    11c4:	5f 90       	pop	r5
    11c6:	4f 90       	pop	r4
    11c8:	3f 90       	pop	r3
    11ca:	08 95       	ret

Disassembly of section .text.Delay:

00004282 <Delay>:
    4282:	ab 01       	movw	r20, r22
    4284:	bc 01       	movw	r22, r24
    4286:	4f 5f       	subi	r20, 0xFF	; 255
    4288:	5f 4f       	sbci	r21, 0xFF	; 255
    428a:	6f 4f       	sbci	r22, 0xFF	; 255
    428c:	7f 4f       	sbci	r23, 0xFF	; 255
    428e:	76 95       	lsr	r23
    4290:	67 95       	ror	r22
    4292:	57 95       	ror	r21
    4294:	47 95       	ror	r20
    4296:	96 b5       	in	r25, 0x26	; 38
    4298:	17 c0       	rjmp	.+46     	; 0x42c8 <Delay+0x46>
    429a:	86 b5       	in	r24, 0x26	; 38
    429c:	98 17       	cp	r25, r24
    429e:	e9 f3       	breq	.-6      	; 0x429a <Delay+0x18>
    42a0:	26 b5       	in	r18, 0x26	; 38
    42a2:	82 2f       	mov	r24, r18
    42a4:	89 1b       	sub	r24, r25
    42a6:	90 e0       	ldi	r25, 0x00	; 0
    42a8:	a0 e0       	ldi	r26, 0x00	; 0
    42aa:	b0 e0       	ldi	r27, 0x00	; 0
    42ac:	48 17       	cp	r20, r24
    42ae:	59 07       	cpc	r21, r25
    42b0:	6a 07       	cpc	r22, r26
    42b2:	7b 07       	cpc	r23, r27
    42b4:	28 f0       	brcs	.+10     	; 0x42c0 <Delay+0x3e>
    42b6:	48 1b       	sub	r20, r24
    42b8:	59 0b       	sbc	r21, r25
    42ba:	6a 0b       	sbc	r22, r26
    42bc:	7b 0b       	sbc	r23, r27
    42be:	03 c0       	rjmp	.+6      	; 0x42c6 <Delay+0x44>
    42c0:	40 e0       	ldi	r20, 0x00	; 0
    42c2:	50 e0       	ldi	r21, 0x00	; 0
    42c4:	ba 01       	movw	r22, r20
    42c6:	92 2f       	mov	r25, r18
    42c8:	41 15       	cp	r20, r1
    42ca:	51 05       	cpc	r21, r1
    42cc:	61 05       	cpc	r22, r1
    42ce:	71 05       	cpc	r23, r1
    42d0:	21 f7       	brne	.-56     	; 0x429a <Delay+0x18>
    42d2:	08 95       	ret

Disassembly of section .text.PlatformAssert:

000047e4 <PlatformAssert>:



void PlatformAssert( const char* peFilename, const int s32LineNumber )
{
	DebugOut("Assert %s: %d\n", peFilename, s32LineNumber);
    47e4:	5f 93       	push	r21
    47e6:	4f 93       	push	r20
    47e8:	8f 93       	push	r24
    47ea:	7f 93       	push	r23
    47ec:	6f 93       	push	r22
    47ee:	88 e3       	ldi	r24, 0x38	; 56
    47f0:	92 e0       	ldi	r25, 0x02	; 2
    47f2:	a0 e0       	ldi	r26, 0x00	; 0
    47f4:	af 93       	push	r26
    47f6:	9f 93       	push	r25
    47f8:	8f 93       	push	r24
    47fa:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
	
//	while(1);
}
    47fe:	8d b7       	in	r24, 0x3d	; 61
    4800:	9e b7       	in	r25, 0x3e	; 62
    4802:	08 96       	adiw	r24, 0x08	; 8
    4804:	0f b6       	in	r0, 0x3f	; 63
    4806:	f8 94       	cli
    4808:	9e bf       	out	0x3e, r25	; 62
    480a:	0f be       	out	0x3f, r0	; 63
    480c:	8d bf       	out	0x3d, r24	; 61
    480e:	08 95       	ret

Disassembly of section .text.ModuleControllerStateHandle:

000018dc <ModuleControllerStateHandle>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    18dc:	1f 93       	push	r17
    18de:	cf 93       	push	r28
    18e0:	df 93       	push	r29
    18e2:	d0 91 06 01 	lds	r29, 0x0106	; 0x800106 <sg_eModuleControllerStateTarget>
    18e6:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <sg_eModuleControllerStateMax>
    18ea:	8d 17       	cp	r24, r29
    18ec:	30 f0       	brcs	.+12     	; 0x18fa <ModuleControllerStateHandle+0x1e>
    18ee:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    18f2:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <sg_eModuleControllerStateMax>
    18f6:	89 17       	cp	r24, r25
    18f8:	10 f4       	brcc	.+4      	; 0x18fe <ModuleControllerStateHandle+0x22>
    18fa:	d0 91 05 01 	lds	r29, 0x0105	; 0x800105 <sg_eModuleControllerStateMax>
    18fe:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    1902:	d8 17       	cp	r29, r24
    1904:	09 f4       	brne	.+2      	; 0x1908 <ModuleControllerStateHandle+0x2c>
    1906:	f5 c0       	rjmp	.+490    	; 0x1af2 <ModuleControllerStateHandle+0x216>
    1908:	d2 30       	cpi	r29, 0x02	; 2
    190a:	09 f4       	brne	.+2      	; 0x190e <ModuleControllerStateHandle+0x32>
    190c:	72 c0       	rjmp	.+228    	; 0x19f2 <ModuleControllerStateHandle+0x116>
    190e:	28 f4       	brcc	.+10     	; 0x191a <ModuleControllerStateHandle+0x3e>
    1910:	dd 23       	and	r29, r29
    1912:	89 f0       	breq	.+34     	; 0x1936 <ModuleControllerStateHandle+0x5a>
    1914:	d1 30       	cpi	r29, 0x01	; 1
    1916:	e1 f1       	breq	.+120    	; 0x1990 <ModuleControllerStateHandle+0xb4>
    1918:	e0 c0       	rjmp	.+448    	; 0x1ada <ModuleControllerStateHandle+0x1fe>
    191a:	d3 30       	cpi	r29, 0x03	; 3
    191c:	09 f4       	brne	.+2      	; 0x1920 <ModuleControllerStateHandle+0x44>
    191e:	a9 c0       	rjmp	.+338    	; 0x1a72 <ModuleControllerStateHandle+0x196>
    1920:	d5 30       	cpi	r29, 0x05	; 5
    1922:	09 f0       	breq	.+2      	; 0x1926 <ModuleControllerStateHandle+0x4a>
    1924:	da c0       	rjmp	.+436    	; 0x1ada <ModuleControllerStateHandle+0x1fe>
    1926:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <sg_eModuleControllerStateCurrent>
    192a:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <sg_eModuleControllerStateTarget>
    192e:	d0 91 07 01 	lds	r29, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    1932:	0e 94 4d 27 	call	0x4e9a	; 0x4e9a <ADCSetPowerOn>
    1936:	88 b1       	in	r24, 0x08	; 8
    1938:	8f 7e       	andi	r24, 0xEF	; 239
    193a:	88 b9       	out	0x08, r24	; 8
    193c:	68 e8       	ldi	r22, 0x88	; 136
    193e:	73 e1       	ldi	r23, 0x13	; 19
    1940:	80 e0       	ldi	r24, 0x00	; 0
    1942:	90 e0       	ldi	r25, 0x00	; 0
    1944:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    1948:	8e b1       	in	r24, 0x0e	; 14
    194a:	8d 7f       	andi	r24, 0xFD	; 253
    194c:	8e b9       	out	0x0e, r24	; 14
    194e:	68 e8       	ldi	r22, 0x88	; 136
    1950:	73 e1       	ldi	r23, 0x13	; 19
    1952:	80 e0       	ldi	r24, 0x00	; 0
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    195a:	eb e6       	ldi	r30, 0x6B	; 107
    195c:	f0 e0       	ldi	r31, 0x00	; 0
    195e:	80 81       	ld	r24, Z
    1960:	8d 7f       	andi	r24, 0xFD	; 253
    1962:	80 83       	st	Z, r24
    1964:	e8 e6       	ldi	r30, 0x68	; 104
    1966:	f0 e0       	ldi	r31, 0x00	; 0
    1968:	80 81       	ld	r24, Z
    196a:	8d 7f       	andi	r24, 0xFD	; 253
    196c:	80 83       	st	Z, r24
    196e:	81 e0       	ldi	r24, 0x01	; 1
    1970:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <sg_bCellBalanceReady>
    1974:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bCellBalancedOnce>
    1978:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <sg_bStopDischarge>
    197c:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <sg_bSDCardReady>
    1980:	88 23       	and	r24, r24
    1982:	09 f4       	brne	.+2      	; 0x1986 <ModuleControllerStateHandle+0xaa>
    1984:	b2 c0       	rjmp	.+356    	; 0x1aea <ModuleControllerStateHandle+0x20e>
    1986:	0e 94 40 20 	call	0x4080	; 0x4080 <STORE_EndSession>
    198a:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_bSDCardReady>
    198e:	ad c0       	rjmp	.+346    	; 0x1aea <ModuleControllerStateHandle+0x20e>
    1990:	88 b1       	in	r24, 0x08	; 8
    1992:	8f 7e       	andi	r24, 0xEF	; 239
    1994:	88 b9       	out	0x08, r24	; 8
    1996:	68 e8       	ldi	r22, 0x88	; 136
    1998:	73 e1       	ldi	r23, 0x13	; 19
    199a:	80 e0       	ldi	r24, 0x00	; 0
    199c:	90 e0       	ldi	r25, 0x00	; 0
    199e:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    19a2:	eb e6       	ldi	r30, 0x6B	; 107
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	8d 7f       	andi	r24, 0xFD	; 253
    19aa:	80 83       	st	Z, r24
    19ac:	e8 e6       	ldi	r30, 0x68	; 104
    19ae:	f0 e0       	ldi	r31, 0x00	; 0
    19b0:	80 81       	ld	r24, Z
    19b2:	8d 7f       	andi	r24, 0xFD	; 253
    19b4:	80 83       	st	Z, r24
    19b6:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    19ba:	88 23       	and	r24, r24
    19bc:	19 f0       	breq	.+6      	; 0x19c4 <ModuleControllerStateHandle+0xe8>
    19be:	8e b1       	in	r24, 0x0e	; 14
    19c0:	82 60       	ori	r24, 0x02	; 2
    19c2:	8e b9       	out	0x0e, r24	; 14
    19c4:	68 e8       	ldi	r22, 0x88	; 136
    19c6:	73 e1       	ldi	r23, 0x13	; 19
    19c8:	80 e0       	ldi	r24, 0x00	; 0
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    19d0:	81 e0       	ldi	r24, 0x01	; 1
    19d2:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <sg_bCellBalanceReady>
    19d6:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bCellBalancedOnce>
    19da:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <sg_bStopDischarge>
    19de:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <sg_bSDCardReady>
    19e2:	88 23       	and	r24, r24
    19e4:	09 f4       	brne	.+2      	; 0x19e8 <ModuleControllerStateHandle+0x10c>
    19e6:	81 c0       	rjmp	.+258    	; 0x1aea <ModuleControllerStateHandle+0x20e>
    19e8:	0e 94 17 21 	call	0x422e	; 0x422e <STORE_StartNewSession>
    19ec:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_bSDCardReady>
    19f0:	7c c0       	rjmp	.+248    	; 0x1aea <ModuleControllerStateHandle+0x20e>
    19f2:	61 99       	sbic	0x0c, 1	; 12
    19f4:	0d c0       	rjmp	.+26     	; 0x1a10 <ModuleControllerStateHandle+0x134>
    19f6:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    19fa:	88 23       	and	r24, r24
    19fc:	19 f0       	breq	.+6      	; 0x1a04 <ModuleControllerStateHandle+0x128>
    19fe:	8e b1       	in	r24, 0x0e	; 14
    1a00:	82 60       	ori	r24, 0x02	; 2
    1a02:	8e b9       	out	0x0e, r24	; 14
    1a04:	68 e8       	ldi	r22, 0x88	; 136
    1a06:	73 e1       	ldi	r23, 0x13	; 19
    1a08:	80 e0       	ldi	r24, 0x00	; 0
    1a0a:	90 e0       	ldi	r25, 0x00	; 0
    1a0c:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    1a10:	cb e0       	ldi	r28, 0x0B	; 11
    1a12:	2a c0       	rjmp	.+84     	; 0x1a68 <ModuleControllerStateHandle+0x18c>
    1a14:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    1a18:	88 23       	and	r24, r24
    1a1a:	49 f0       	breq	.+18     	; 0x1a2e <ModuleControllerStateHandle+0x152>
    1a1c:	88 b1       	in	r24, 0x08	; 8
    1a1e:	80 61       	ori	r24, 0x10	; 16
    1a20:	88 b9       	out	0x08, r24	; 8
    1a22:	88 b1       	in	r24, 0x08	; 8
    1a24:	8f 77       	andi	r24, 0x7F	; 127
    1a26:	88 b9       	out	0x08, r24	; 8
    1a28:	88 b1       	in	r24, 0x08	; 8
    1a2a:	80 68       	ori	r24, 0x80	; 128
    1a2c:	88 b9       	out	0x08, r24	; 8
    1a2e:	68 ee       	ldi	r22, 0xE8	; 232
    1a30:	73 e0       	ldi	r23, 0x03	; 3
    1a32:	80 e0       	ldi	r24, 0x00	; 0
    1a34:	90 e0       	ldi	r25, 0x00	; 0
    1a36:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    1a3a:	88 b1       	in	r24, 0x08	; 8
    1a3c:	8f 7e       	andi	r24, 0xEF	; 239
    1a3e:	88 b9       	out	0x08, r24	; 8
    1a40:	68 e8       	ldi	r22, 0x88	; 136
    1a42:	73 e1       	ldi	r23, 0x13	; 19
    1a44:	80 e0       	ldi	r24, 0x00	; 0
    1a46:	90 e0       	ldi	r25, 0x00	; 0
    1a48:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    1a4c:	60 e5       	ldi	r22, 0x50	; 80
    1a4e:	73 ec       	ldi	r23, 0xC3	; 195
    1a50:	80 e0       	ldi	r24, 0x00	; 0
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    1a58:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <sg_bOvercurrentSignal>
    1a5c:	88 23       	and	r24, r24
    1a5e:	19 f0       	breq	.+6      	; 0x1a66 <ModuleControllerStateHandle+0x18a>
    1a60:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <sg_bOvercurrentSignal>
    1a64:	01 c0       	rjmp	.+2      	; 0x1a68 <ModuleControllerStateHandle+0x18c>
    1a66:	c1 2f       	mov	r28, r17
    1a68:	1f ef       	ldi	r17, 0xFF	; 255
    1a6a:	1c 0f       	add	r17, r28
    1a6c:	c1 11       	cpse	r28, r1
    1a6e:	d2 cf       	rjmp	.-92     	; 0x1a14 <ModuleControllerStateHandle+0x138>
    1a70:	3c c0       	rjmp	.+120    	; 0x1aea <ModuleControllerStateHandle+0x20e>
    1a72:	61 99       	sbic	0x0c, 1	; 12
    1a74:	0d c0       	rjmp	.+26     	; 0x1a90 <ModuleControllerStateHandle+0x1b4>
    1a76:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    1a7a:	88 23       	and	r24, r24
    1a7c:	19 f0       	breq	.+6      	; 0x1a84 <ModuleControllerStateHandle+0x1a8>
    1a7e:	8e b1       	in	r24, 0x0e	; 14
    1a80:	82 60       	ori	r24, 0x02	; 2
    1a82:	8e b9       	out	0x0e, r24	; 14
    1a84:	68 e8       	ldi	r22, 0x88	; 136
    1a86:	73 e1       	ldi	r23, 0x13	; 19
    1a88:	80 e0       	ldi	r24, 0x00	; 0
    1a8a:	90 e0       	ldi	r25, 0x00	; 0
    1a8c:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    1a90:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
    1a94:	88 23       	and	r24, r24
    1a96:	49 f0       	breq	.+18     	; 0x1aaa <ModuleControllerStateHandle+0x1ce>
    1a98:	88 b1       	in	r24, 0x08	; 8
    1a9a:	80 61       	ori	r24, 0x10	; 16
    1a9c:	88 b9       	out	0x08, r24	; 8
    1a9e:	88 b1       	in	r24, 0x08	; 8
    1aa0:	8f 77       	andi	r24, 0x7F	; 127
    1aa2:	88 b9       	out	0x08, r24	; 8
    1aa4:	88 b1       	in	r24, 0x08	; 8
    1aa6:	80 68       	ori	r24, 0x80	; 128
    1aa8:	88 b9       	out	0x08, r24	; 8
    1aaa:	68 e8       	ldi	r22, 0x88	; 136
    1aac:	73 e1       	ldi	r23, 0x13	; 19
    1aae:	80 e0       	ldi	r24, 0x00	; 0
    1ab0:	90 e0       	ldi	r25, 0x00	; 0
    1ab2:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    1ab6:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <sg_bCellBalanceReady>
    1aba:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bCellBalancedOnce>
    1abe:	81 e0       	ldi	r24, 0x01	; 1
    1ac0:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <sg_bStopDischarge>
    1ac4:	eb e6       	ldi	r30, 0x6B	; 107
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	80 81       	ld	r24, Z
    1aca:	82 60       	ori	r24, 0x02	; 2
    1acc:	80 83       	st	Z, r24
    1ace:	e8 e6       	ldi	r30, 0x68	; 104
    1ad0:	f0 e0       	ldi	r31, 0x00	; 0
    1ad2:	80 81       	ld	r24, Z
    1ad4:	82 60       	ori	r24, 0x02	; 2
    1ad6:	80 83       	st	Z, r24
    1ad8:	08 c0       	rjmp	.+16     	; 0x1aea <ModuleControllerStateHandle+0x20e>
    1ada:	48 ef       	ldi	r20, 0xF8	; 248
    1adc:	53 e0       	ldi	r21, 0x03	; 3
    1ade:	67 e4       	ldi	r22, 0x47	; 71
    1ae0:	72 e0       	ldi	r23, 0x02	; 2
    1ae2:	80 e0       	ldi	r24, 0x00	; 0
    1ae4:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
    1ae8:	d5 e0       	ldi	r29, 0x05	; 5
    1aea:	d0 93 07 01 	sts	0x0107, r29	; 0x800107 <sg_eModuleControllerStateCurrent>
    1aee:	0e 94 11 27 	call	0x4e22	; 0x4e22 <SendModuleControllerStatus>
    1af2:	df 91       	pop	r29
    1af4:	cf 91       	pop	r28
    1af6:	1f 91       	pop	r17
    1af8:	08 95       	ret

Disassembly of section .text.PlatformGetRegistrationID:

00004eda <PlatformGetRegistrationID>:
}

uint8_t PlatformGetRegistrationID( void )
{
	return(sg_u8ModuleRegistrationID);
}
    4eda:	80 91 27 03 	lds	r24, 0x0327	; 0x800327 <sg_u8ModuleRegistrationID>
    4ede:	08 95       	ret

Disassembly of section .text.SetSysclock:

00004ea6 <SetSysclock>:

void SetSysclock( void )
{
	// First set the prescaler enable
	CLKPR = (1 << CLKPCE);
    4ea6:	e1 e6       	ldi	r30, 0x61	; 97
    4ea8:	f0 e0       	ldi	r31, 0x00	; 0
    4eaa:	80 e8       	ldi	r24, 0x80	; 128
    4eac:	80 83       	st	Z, r24
	
	// Now set the desired prescale value
	CLKPR = SYSCLOCK_PRESCALE;
    4eae:	10 82       	st	Z, r1
    4eb0:	08 95       	ret

Disassembly of section .text.ModuleControllerGetUniqueID:

00003a64 <ModuleControllerGetUniqueID>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3a64:	cf 92       	push	r12
    3a66:	df 92       	push	r13
    3a68:	ef 92       	push	r14
    3a6a:	ff 92       	push	r15
    3a6c:	80 e0       	ldi	r24, 0x00	; 0
    3a6e:	90 e0       	ldi	r25, 0x00	; 0
    3a70:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    3a74:	c8 2e       	mov	r12, r24
    3a76:	d1 2c       	mov	r13, r1
    3a78:	e1 2c       	mov	r14, r1
    3a7a:	f1 2c       	mov	r15, r1
    3a7c:	81 e0       	ldi	r24, 0x01	; 1
    3a7e:	90 e0       	ldi	r25, 0x00	; 0
    3a80:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    3a84:	90 e0       	ldi	r25, 0x00	; 0
    3a86:	a0 e0       	ldi	r26, 0x00	; 0
    3a88:	b0 e0       	ldi	r27, 0x00	; 0
    3a8a:	ba 2f       	mov	r27, r26
    3a8c:	a9 2f       	mov	r26, r25
    3a8e:	98 2f       	mov	r25, r24
    3a90:	88 27       	eor	r24, r24
    3a92:	c8 2a       	or	r12, r24
    3a94:	d9 2a       	or	r13, r25
    3a96:	ea 2a       	or	r14, r26
    3a98:	fb 2a       	or	r15, r27
    3a9a:	82 e0       	ldi	r24, 0x02	; 2
    3a9c:	90 e0       	ldi	r25, 0x00	; 0
    3a9e:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    3aa2:	90 e0       	ldi	r25, 0x00	; 0
    3aa4:	a0 e0       	ldi	r26, 0x00	; 0
    3aa6:	b0 e0       	ldi	r27, 0x00	; 0
    3aa8:	dc 01       	movw	r26, r24
    3aaa:	99 27       	eor	r25, r25
    3aac:	88 27       	eor	r24, r24
    3aae:	c8 2a       	or	r12, r24
    3ab0:	d9 2a       	or	r13, r25
    3ab2:	ea 2a       	or	r14, r26
    3ab4:	fb 2a       	or	r15, r27
    3ab6:	83 e0       	ldi	r24, 0x03	; 3
    3ab8:	90 e0       	ldi	r25, 0x00	; 0
    3aba:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    3abe:	90 e0       	ldi	r25, 0x00	; 0
    3ac0:	a0 e0       	ldi	r26, 0x00	; 0
    3ac2:	b0 e0       	ldi	r27, 0x00	; 0
    3ac4:	b8 2f       	mov	r27, r24
    3ac6:	aa 27       	eor	r26, r26
    3ac8:	99 27       	eor	r25, r25
    3aca:	88 27       	eor	r24, r24
    3acc:	bc 01       	movw	r22, r24
    3ace:	cd 01       	movw	r24, r26
    3ad0:	6c 29       	or	r22, r12
    3ad2:	7d 29       	or	r23, r13
    3ad4:	8e 29       	or	r24, r14
    3ad6:	9f 29       	or	r25, r15
    3ad8:	ff 90       	pop	r15
    3ada:	ef 90       	pop	r14
    3adc:	df 90       	pop	r13
    3ade:	cf 90       	pop	r12
    3ae0:	08 95       	ret

Disassembly of section .text.TimerInit:

000042d4 <TimerInit>:
    42d4:	14 bc       	out	0x24, r1	; 36
    42d6:	92 e0       	ldi	r25, 0x02	; 2
    42d8:	95 bd       	out	0x25, r25	; 37
    42da:	a4 e6       	ldi	r26, 0x64	; 100
    42dc:	b0 e0       	ldi	r27, 0x00	; 0
    42de:	8c 91       	ld	r24, X
    42e0:	87 7f       	andi	r24, 0xF7	; 247
    42e2:	8c 93       	st	X, r24
    42e4:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f0080>
    42e8:	84 e0       	ldi	r24, 0x04	; 4
    42ea:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f0081>
    42ee:	96 bb       	out	0x16, r25	; 22
    42f0:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f0084>
    42f4:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f0085>
    42f8:	8b 5c       	subi	r24, 0xCB	; 203
    42fa:	93 4f       	sbci	r25, 0xF3	; 243
    42fc:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f0089>
    4300:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f0088>
    4304:	ef e6       	ldi	r30, 0x6F	; 111
    4306:	f0 e0       	ldi	r31, 0x00	; 0
    4308:	80 81       	ld	r24, Z
    430a:	82 60       	ori	r24, 0x02	; 2
    430c:	80 83       	st	Z, r24
    430e:	8c 91       	ld	r24, X
    4310:	8f 7e       	andi	r24, 0xEF	; 239
    4312:	8c 93       	st	X, r24
    4314:	ae e6       	ldi	r26, 0x6E	; 110
    4316:	b0 e0       	ldi	r27, 0x00	; 0
    4318:	8c 91       	ld	r24, X
    431a:	8e 7f       	andi	r24, 0xFE	; 254
    431c:	8c 93       	st	X, r24
    431e:	80 81       	ld	r24, Z
    4320:	8e 7f       	andi	r24, 0xFE	; 254
    4322:	80 83       	st	Z, r24
    4324:	08 95       	ret

Disassembly of section .text.__vector_12:

00003364 <__vector_12>:
    3364:	78 94       	sei
    3366:	1f 92       	push	r1
    3368:	0f 92       	push	r0
    336a:	0f b6       	in	r0, 0x3f	; 63
    336c:	0f 92       	push	r0
    336e:	11 24       	eor	r1, r1
    3370:	8f 93       	push	r24
    3372:	9f 93       	push	r25
    3374:	ef 93       	push	r30
    3376:	ff 93       	push	r31
    3378:	82 e0       	ldi	r24, 0x02	; 2
    337a:	86 bb       	out	0x16, r24	; 22
    337c:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f0084>
    3380:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f0085>
    3384:	8b 5c       	subi	r24, 0xCB	; 203
    3386:	93 4f       	sbci	r25, 0xF3	; 243
    3388:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f0089>
    338c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f0088>
    3390:	ef e6       	ldi	r30, 0x6F	; 111
    3392:	f0 e0       	ldi	r31, 0x00	; 0
    3394:	80 81       	ld	r24, Z
    3396:	82 60       	ori	r24, 0x02	; 2
    3398:	80 83       	st	Z, r24
    339a:	81 e0       	ldi	r24, 0x01	; 1
    339c:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <sg_bNewTick>
    33a0:	80 91 75 09 	lds	r24, 0x0975	; 0x800975 <sg_u8CellFrameTimer>
    33a4:	8f 5f       	subi	r24, 0xFF	; 255
    33a6:	80 93 75 09 	sts	0x0975, r24	; 0x800975 <sg_u8CellFrameTimer>
    33aa:	80 91 75 09 	lds	r24, 0x0975	; 0x800975 <sg_u8CellFrameTimer>
    33ae:	83 30       	cpi	r24, 0x03	; 3
    33b0:	78 f0       	brcs	.+30     	; 0x33d0 <__vector_12+0x6c>
    33b2:	10 92 75 09 	sts	0x0975, r1	; 0x800975 <sg_u8CellFrameTimer>
    33b6:	81 e0       	ldi	r24, 0x01	; 1
    33b8:	80 93 74 09 	sts	0x0974, r24	; 0x800974 <sg_bFrameStart>
    33bc:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <sg_eFrameStatus>
    33c0:	81 30       	cpi	r24, 0x01	; 1
    33c2:	19 f4       	brne	.+6      	; 0x33ca <__vector_12+0x66>
    33c4:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <sg_eFrameStatus>
    33c8:	03 c0       	rjmp	.+6      	; 0x33d0 <__vector_12+0x6c>
    33ca:	81 e0       	ldi	r24, 0x01	; 1
    33cc:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <sg_eFrameStatus>
    33d0:	80 91 72 09 	lds	r24, 0x0972	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    33d4:	8f 3f       	cpi	r24, 0xFF	; 255
    33d6:	29 f0       	breq	.+10     	; 0x33e2 <__vector_12+0x7e>
    33d8:	80 91 72 09 	lds	r24, 0x0972	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    33dc:	8f 5f       	subi	r24, 0xFF	; 255
    33de:	80 93 72 09 	sts	0x0972, r24	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    33e2:	80 91 72 09 	lds	r24, 0x0972	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    33e6:	8f 36       	cpi	r24, 0x6F	; 111
    33e8:	40 f0       	brcs	.+16     	; 0x33fa <__vector_12+0x96>
    33ea:	80 91 72 09 	lds	r24, 0x0972	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    33ee:	8f 56       	subi	r24, 0x6F	; 111
    33f0:	80 93 72 09 	sts	0x0972, r24	; 0x800972 <sg_u8TicksSinceLastPackControllerMessage>
    33f4:	81 e0       	ldi	r24, 0x01	; 1
    33f6:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <sg_bPackControllerTimeout>
    33fa:	80 91 73 09 	lds	r24, 0x0973	; 0x800973 <sg_u8CellStringPowerTimer>
    33fe:	88 23       	and	r24, r24
    3400:	29 f0       	breq	.+10     	; 0x340c <__vector_12+0xa8>
    3402:	80 91 73 09 	lds	r24, 0x0973	; 0x800973 <sg_u8CellStringPowerTimer>
    3406:	81 50       	subi	r24, 0x01	; 1
    3408:	80 93 73 09 	sts	0x0973, r24	; 0x800973 <sg_u8CellStringPowerTimer>
    340c:	ff 91       	pop	r31
    340e:	ef 91       	pop	r30
    3410:	9f 91       	pop	r25
    3412:	8f 91       	pop	r24
    3414:	0f 90       	pop	r0
    3416:	0f be       	out	0x3f, r0	; 63
    3418:	0f 90       	pop	r0
    341a:	1f 90       	pop	r1
    341c:	18 95       	reti

Disassembly of section .text.WatchdogReset:

00004ee8 <WatchdogReset>:
		sg_u8CellStringPowerTimer--;
	}
}

void WatchdogReset( void )
{
    4ee8:	08 95       	ret

Disassembly of section .text.WatchdogOff:

00004ce4 <WatchdogOff>:
// }

// Assume interrupts are disabled
void WatchdogOff( void )  // turn it off even when WDT_ENABLE is not defined
{
	wdt_reset();
    4ce4:	a8 95       	wdr
		);
	}
	else
	{
        uint8_t register temp_reg;
		__asm__ __volatile__ (
    4ce6:	0f b6       	in	r0, 0x3f	; 63
    4ce8:	f8 94       	cli
    4cea:	a8 95       	wdr
    4cec:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4cf0:	88 61       	ori	r24, 0x18	; 24
    4cf2:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4cf6:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4cfa:	0f be       	out	0x3f, r0	; 63
    4cfc:	08 95       	ret

Disassembly of section .text.__vector_28:

00004326 <__vector_28>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    4326:	1f 92       	push	r1
    4328:	0f 92       	push	r0
    432a:	0f b6       	in	r0, 0x3f	; 63
    432c:	0f 92       	push	r0
    432e:	11 24       	eor	r1, r1
    4330:	2f 93       	push	r18
    4332:	3f 93       	push	r19
    4334:	4f 93       	push	r20
    4336:	5f 93       	push	r21
    4338:	6f 93       	push	r22
    433a:	7f 93       	push	r23
    433c:	8f 93       	push	r24
    433e:	9f 93       	push	r25
    4340:	af 93       	push	r26
    4342:	bf 93       	push	r27
    4344:	ef 93       	push	r30
    4346:	ff 93       	push	r31
    4348:	44 e0       	ldi	r20, 0x04	; 4
    434a:	53 e0       	ldi	r21, 0x03	; 3
    434c:	67 e4       	ldi	r22, 0x47	; 71
    434e:	72 e0       	ldi	r23, 0x02	; 2
    4350:	80 e0       	ldi	r24, 0x00	; 0
    4352:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
    4356:	ff 91       	pop	r31
    4358:	ef 91       	pop	r30
    435a:	bf 91       	pop	r27
    435c:	af 91       	pop	r26
    435e:	9f 91       	pop	r25
    4360:	8f 91       	pop	r24
    4362:	7f 91       	pop	r23
    4364:	6f 91       	pop	r22
    4366:	5f 91       	pop	r21
    4368:	4f 91       	pop	r20
    436a:	3f 91       	pop	r19
    436c:	2f 91       	pop	r18
    436e:	0f 90       	pop	r0
    4370:	0f be       	out	0x3f, r0	; 63
    4372:	0f 90       	pop	r0
    4374:	1f 90       	pop	r1
    4376:	18 95       	reti

Disassembly of section .text.__vector_23:

0000373a <__vector_23>:
    373a:	78 94       	sei
    373c:	1f 92       	push	r1
    373e:	0f 92       	push	r0
    3740:	0f b6       	in	r0, 0x3f	; 63
    3742:	0f 92       	push	r0
    3744:	11 24       	eor	r1, r1
    3746:	2f 93       	push	r18
    3748:	3f 93       	push	r19
    374a:	4f 93       	push	r20
    374c:	5f 93       	push	r21
    374e:	6f 93       	push	r22
    3750:	7f 93       	push	r23
    3752:	8f 93       	push	r24
    3754:	9f 93       	push	r25
    3756:	af 93       	push	r26
    3758:	bf 93       	push	r27
    375a:	ef 93       	push	r30
    375c:	ff 93       	push	r31
    375e:	96 b1       	in	r25, 0x06	; 6
    3760:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    3764:	83 30       	cpi	r24, 0x03	; 3
    3766:	21 f0       	breq	.+8      	; 0x3770 <__vector_23+0x36>
    3768:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    376c:	82 30       	cpi	r24, 0x02	; 2
    376e:	c9 f4       	brne	.+50     	; 0x37a2 <__vector_23+0x68>
    3770:	91 ff       	sbrs	r25, 1
    3772:	17 c0       	rjmp	.+46     	; 0x37a2 <__vector_23+0x68>
    3774:	88 b1       	in	r24, 0x08	; 8
    3776:	8f 7e       	andi	r24, 0xEF	; 239
    3778:	88 b9       	out	0x08, r24	; 8
    377a:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_eModuleControllerStateCurrent>
    377e:	83 30       	cpi	r24, 0x03	; 3
    3780:	19 f4       	brne	.+6      	; 0x3788 <__vector_23+0x4e>
    3782:	81 e0       	ldi	r24, 0x01	; 1
    3784:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <ModuleControllerStateSet>
    3788:	eb e6       	ldi	r30, 0x6B	; 107
    378a:	f0 e0       	ldi	r31, 0x00	; 0
    378c:	80 81       	ld	r24, Z
    378e:	8d 7f       	andi	r24, 0xFD	; 253
    3790:	80 83       	st	Z, r24
    3792:	e8 e6       	ldi	r30, 0x68	; 104
    3794:	f0 e0       	ldi	r31, 0x00	; 0
    3796:	80 81       	ld	r24, Z
    3798:	8d 7f       	andi	r24, 0xFD	; 253
    379a:	80 83       	st	Z, r24
    379c:	81 e0       	ldi	r24, 0x01	; 1
    379e:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <sg_bOvercurrentSignal>
    37a2:	ff 91       	pop	r31
    37a4:	ef 91       	pop	r30
    37a6:	bf 91       	pop	r27
    37a8:	af 91       	pop	r26
    37aa:	9f 91       	pop	r25
    37ac:	8f 91       	pop	r24
    37ae:	7f 91       	pop	r23
    37b0:	6f 91       	pop	r22
    37b2:	5f 91       	pop	r21
    37b4:	4f 91       	pop	r20
    37b6:	3f 91       	pop	r19
    37b8:	2f 91       	pop	r18
    37ba:	0f 90       	pop	r0
    37bc:	0f be       	out	0x3f, r0	; 63
    37be:	0f 90       	pop	r0
    37c0:	1f 90       	pop	r1
    37c2:	18 95       	reti

Disassembly of section .text.__vector_24:

00004378 <__vector_24>:
    4378:	78 94       	sei
    437a:	1f 92       	push	r1
    437c:	0f 92       	push	r0
    437e:	0f b6       	in	r0, 0x3f	; 63
    4380:	0f 92       	push	r0
    4382:	11 24       	eor	r1, r1
    4384:	2f 93       	push	r18
    4386:	3f 93       	push	r19
    4388:	4f 93       	push	r20
    438a:	5f 93       	push	r21
    438c:	6f 93       	push	r22
    438e:	7f 93       	push	r23
    4390:	8f 93       	push	r24
    4392:	9f 93       	push	r25
    4394:	af 93       	push	r26
    4396:	bf 93       	push	r27
    4398:	ef 93       	push	r30
    439a:	ff 93       	push	r31
    439c:	8b b1       	in	r24, 0x0b	; 11
    439e:	0e 94 7f 26 	call	0x4cfe	; 0x4cfe <Check5VLoss>
    43a2:	ff 91       	pop	r31
    43a4:	ef 91       	pop	r30
    43a6:	bf 91       	pop	r27
    43a8:	af 91       	pop	r26
    43aa:	9f 91       	pop	r25
    43ac:	8f 91       	pop	r24
    43ae:	7f 91       	pop	r23
    43b0:	6f 91       	pop	r22
    43b2:	5f 91       	pop	r21
    43b4:	4f 91       	pop	r20
    43b6:	3f 91       	pop	r19
    43b8:	2f 91       	pop	r18
    43ba:	0f 90       	pop	r0
    43bc:	0f be       	out	0x3f, r0	; 63
    43be:	0f 90       	pop	r0
    43c0:	1f 90       	pop	r1
    43c2:	18 95       	reti

Disassembly of section .text.vUARTRXStart:

00004d72 <vUARTRXStart>:
}

// Called at the start of cell string data via MC RX
void vUARTRXStart(void)
{
	sg_u8CellBufferRX = 0;
    4d72:	10 92 70 09 	sts	0x0970, r1	; 0x800970 <sg_u8CellBufferRX>
	sg_u8CellIndex = 0;
    4d76:	10 92 71 09 	sts	0x0971, r1	; 0x800971 <sg_u8CellIndex>
	sg_u16BytesReceived = 0;
    4d7a:	10 92 5d 09 	sts	0x095D, r1	; 0x80095d <sg_u16BytesReceived+0x1>
    4d7e:	10 92 5c 09 	sts	0x095C, r1	; 0x80095c <sg_u16BytesReceived>
	sg_u8CellReports = 0;
    4d82:	10 92 6f 09 	sts	0x096F, r1	; 0x80096f <sg_u8CellReports>
    4d86:	08 95       	ret

Disassembly of section .text.vUARTRXEnd:

00004c02 <vUARTRXEnd>:
	// disable the edge interrupt
//	VUART_RX_DISABLE();
	// disable bit timer interrupt, should already be off but just in case
//	TIMER_CHB_INT_DISABLE();
	// update bytes and cells received
	sg_sFrame.sg_u16BytesReceived = sg_u16BytesReceived;
    4c02:	80 91 5c 09 	lds	r24, 0x095C	; 0x80095c <sg_u16BytesReceived>
    4c06:	90 91 5d 09 	lds	r25, 0x095D	; 0x80095d <sg_u16BytesReceived+0x1>
    4c0a:	e0 e1       	ldi	r30, 0x10	; 16
    4c0c:	f1 e0       	ldi	r31, 0x01	; 1
    4c0e:	94 a7       	std	Z+44, r25	; 0x2c
    4c10:	83 a7       	std	Z+43, r24	; 0x2b
	sg_sFrame.sg_u8CellCPUCount = sg_u8CellReports;
    4c12:	80 91 6f 09 	lds	r24, 0x096F	; 0x80096f <sg_u8CellReports>
    4c16:	85 a7       	std	Z+45, r24	; 0x2d
	sg_u16BytesReceived = 0;
    4c18:	10 92 5d 09 	sts	0x095D, r1	; 0x80095d <sg_u16BytesReceived+0x1>
    4c1c:	10 92 5c 09 	sts	0x095C, r1	; 0x80095c <sg_u16BytesReceived>
	sg_u8CellReports = 0;
    4c20:	10 92 6f 09 	sts	0x096F, r1	; 0x80096f <sg_u8CellReports>
    4c24:	08 95       	ret

Disassembly of section .text.vUARTRXData:

00003d4c <vUARTRXData>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3d4c:	e0 91 70 09 	lds	r30, 0x0970	; 0x800970 <sg_u8CellBufferRX>
    3d50:	21 e0       	ldi	r18, 0x01	; 1
    3d52:	2e 0f       	add	r18, r30
    3d54:	20 93 70 09 	sts	0x0970, r18	; 0x800970 <sg_u8CellBufferRX>
    3d58:	f0 e0       	ldi	r31, 0x00	; 0
    3d5a:	e0 5b       	subi	r30, 0xB0	; 176
    3d5c:	f6 4f       	sbci	r31, 0xF6	; 246
    3d5e:	80 83       	st	Z, r24
    3d60:	80 91 5c 09 	lds	r24, 0x095C	; 0x80095c <sg_u16BytesReceived>
    3d64:	90 91 5d 09 	lds	r25, 0x095D	; 0x80095d <sg_u16BytesReceived+0x1>
    3d68:	01 96       	adiw	r24, 0x01	; 1
    3d6a:	90 93 5d 09 	sts	0x095D, r25	; 0x80095d <sg_u16BytesReceived+0x1>
    3d6e:	80 93 5c 09 	sts	0x095C, r24	; 0x80095c <sg_u16BytesReceived>
    3d72:	24 30       	cpi	r18, 0x04	; 4
    3d74:	38 f1       	brcs	.+78     	; 0x3dc4 <vUARTRXData+0x78>
    3d76:	10 92 70 09 	sts	0x0970, r1	; 0x800970 <sg_u8CellBufferRX>
    3d7a:	80 91 71 09 	lds	r24, 0x0971	; 0x800971 <sg_u8CellIndex>
    3d7e:	8c 36       	cpi	r24, 0x6C	; 108
    3d80:	08 f5       	brcc	.+66     	; 0x3dc4 <vUARTRXData+0x78>
    3d82:	e8 2f       	mov	r30, r24
    3d84:	f0 e0       	ldi	r31, 0x00	; 0
    3d86:	75 96       	adiw	r30, 0x15	; 21
    3d88:	ee 0f       	add	r30, r30
    3d8a:	ff 1f       	adc	r31, r31
    3d8c:	ee 0f       	add	r30, r30
    3d8e:	ff 1f       	adc	r31, r31
    3d90:	e0 5f       	subi	r30, 0xF0	; 240
    3d92:	fe 4f       	sbci	r31, 0xFE	; 254
    3d94:	a0 e5       	ldi	r26, 0x50	; 80
    3d96:	b9 e0       	ldi	r27, 0x09	; 9
    3d98:	4d 91       	ld	r20, X+
    3d9a:	5d 91       	ld	r21, X+
    3d9c:	6d 91       	ld	r22, X+
    3d9e:	7c 91       	ld	r23, X
    3da0:	13 97       	sbiw	r26, 0x03	; 3
    3da2:	40 83       	st	Z, r20
    3da4:	51 83       	std	Z+1, r21	; 0x01
    3da6:	62 83       	std	Z+2, r22	; 0x02
    3da8:	73 83       	std	Z+3, r23	; 0x03
    3daa:	1d 92       	st	X+, r1
    3dac:	1d 92       	st	X+, r1
    3dae:	1d 92       	st	X+, r1
    3db0:	1c 92       	st	X, r1
    3db2:	13 97       	sbiw	r26, 0x03	; 3
    3db4:	8f 5f       	subi	r24, 0xFF	; 255
    3db6:	80 93 71 09 	sts	0x0971, r24	; 0x800971 <sg_u8CellIndex>
    3dba:	80 91 6f 09 	lds	r24, 0x096F	; 0x80096f <sg_u8CellReports>
    3dbe:	8f 5f       	subi	r24, 0xFF	; 255
    3dc0:	80 93 6f 09 	sts	0x096F, r24	; 0x80096f <sg_u8CellReports>
    3dc4:	08 95       	ret

Disassembly of section .text.PlatformGetSendData:

0000488e <PlatformGetSendData>:
uint16_t PlatformGetSendData( bool bUpdateBalanceStatus )
{
	uint16_t u16SendValue = 0;
	
	
	if( sg_bStopDischarge )
    488e:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <sg_bStopDischarge>
    4892:	99 23       	and	r25, r25
    4894:	51 f0       	breq	.+20     	; 0x48aa <PlatformGetSendData+0x1c>
	{
		if (bUpdateBalanceStatus)	// don't update if ony an availability check
    4896:	88 23       	and	r24, r24
    4898:	59 f0       	breq	.+22     	; 0x48b0 <PlatformGetSendData+0x22>
		{
			sg_bStopDischarge = false;
    489a:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <sg_bStopDischarge>
			sg_bCellBalancedOnce = true;
    489e:	81 e0       	ldi	r24, 0x01	; 1
    48a0:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <sg_bCellBalancedOnce>
		}
		u16SendValue = 0x3ff;
    48a4:	8f ef       	ldi	r24, 0xFF	; 255
    48a6:	93 e0       	ldi	r25, 0x03	; 3
    48a8:	08 95       	ret
			}
		}
		else
#endif
		{
			u16SendValue |= MSG_CELL_SEND_REPORT;
    48aa:	80 e0       	ldi	r24, 0x00	; 0
    48ac:	90 e8       	ldi	r25, 0x80	; 128
    48ae:	08 95       	ret
		if (bUpdateBalanceStatus)	// don't update if ony an availability check
		{
			sg_bStopDischarge = false;
			sg_bCellBalancedOnce = true;
		}
		u16SendValue = 0x3ff;
    48b0:	8f ef       	ldi	r24, 0xFF	; 255
    48b2:	93 e0       	ldi	r25, 0x03	; 3
#endif
		}
	}
	
	return( u16SendValue );
}
    48b4:	08 95       	ret

Disassembly of section .text.ADCCallback:

00004954 <ADCCallback>:
// Called every time there's an ADC read since apparently ISR can't access global variables?  compiler fails
void ADCCallback(EADCType eType,
				 uint16_t u16Reading)
{
	// End of chain? Indicate it's time for an ADC update
	if ((EADCTYPE_COUNT-1) == eType)
    4954:	84 30       	cpi	r24, 0x04	; 4
    4956:	19 f4       	brne	.+6      	; 0x495e <ADCCallback+0xa>
	{
		sg_bADCUpdate = true;
    4958:	91 e0       	ldi	r25, 0x01	; 1
    495a:	90 93 16 03 	sts	0x0316, r25	; 0x800316 <sg_bADCUpdate>
	}
	sg_sFrame.ADCReadings[eType].u16Reading = u16Reading;
    495e:	90 e0       	ldi	r25, 0x00	; 0
    4960:	fc 01       	movw	r30, r24
    4962:	ee 0f       	add	r30, r30
    4964:	ff 1f       	adc	r31, r31
    4966:	8e 0f       	add	r24, r30
    4968:	9f 1f       	adc	r25, r31
    496a:	fc 01       	movw	r30, r24
    496c:	eb 5a       	subi	r30, 0xAB	; 171
    496e:	fe 4f       	sbci	r31, 0xFE	; 254
    4970:	72 83       	std	Z+2, r23	; 0x02
    4972:	61 83       	std	Z+1, r22	; 0x01
	sg_sFrame.ADCReadings[eType].bValid = true;
    4974:	81 e0       	ldi	r24, 0x01	; 1
    4976:	80 83       	st	Z, r24
    4978:	08 95       	ret

Disassembly of section .text.FrameInit:

00002dfe <FrameInit>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    2dfe:	cf 93       	push	r28
    2e00:	df 93       	push	r29
    2e02:	81 11       	cpse	r24, r1
    2e04:	0d c0       	rjmp	.+26     	; 0x2e20 <FrameInit+0x22>
    2e06:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <sg_sFrame>
    2e0a:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <sg_sFrame+0x1>
    2e0e:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <sg_sFrame+0x2>
    2e12:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <sg_sFrame+0x3>
    2e16:	8a 37       	cpi	r24, 0x7A	; 122
    2e18:	9a 4d       	sbci	r25, 0xDA	; 218
    2e1a:	a7 47       	sbci	r26, 0x77	; 119
    2e1c:	ba 4b       	sbci	r27, 0xBA	; 186
    2e1e:	29 f1       	breq	.+74     	; 0x2e6a <FrameInit+0x6c>
    2e20:	c0 e1       	ldi	r28, 0x10	; 16
    2e22:	d1 e0       	ldi	r29, 0x01	; 1
    2e24:	84 e0       	ldi	r24, 0x04	; 4
    2e26:	92 e0       	ldi	r25, 0x02	; 2
    2e28:	fe 01       	movw	r30, r28
    2e2a:	9c 01       	movw	r18, r24
    2e2c:	11 92       	st	Z+, r1
    2e2e:	21 50       	subi	r18, 0x01	; 1
    2e30:	30 40       	sbci	r19, 0x00	; 0
    2e32:	e1 f7       	brne	.-8      	; 0x2e2c <FrameInit+0x2e>
    2e34:	9d 83       	std	Y+5, r25	; 0x05
    2e36:	8c 83       	std	Y+4, r24	; 0x04
    2e38:	8a e7       	ldi	r24, 0x7A	; 122
    2e3a:	9a ed       	ldi	r25, 0xDA	; 218
    2e3c:	a7 e7       	ldi	r26, 0x77	; 119
    2e3e:	ba eb       	ldi	r27, 0xBA	; 186
    2e40:	88 83       	st	Y, r24
    2e42:	99 83       	std	Y+1, r25	; 0x01
    2e44:	aa 83       	std	Y+2, r26	; 0x02
    2e46:	bb 83       	std	Y+3, r27	; 0x03
    2e48:	0e 94 32 1d 	call	0x3a64	; 0x3a64 <ModuleControllerGetUniqueID>
    2e4c:	6e 87       	std	Y+14, r22	; 0x0e
    2e4e:	7f 87       	std	Y+15, r23	; 0x0f
    2e50:	88 8b       	std	Y+16, r24	; 0x10
    2e52:	99 8b       	std	Y+17, r25	; 0x11
    2e54:	8f ef       	ldi	r24, 0xFF	; 255
    2e56:	8a a7       	std	Y+42, r24	; 0x2a
    2e58:	8b 8b       	std	Y+19, r24	; 0x13
    2e5a:	1c 8a       	std	Y+20, r1	; 0x14
    2e5c:	84 e0       	ldi	r24, 0x04	; 4
    2e5e:	90 e0       	ldi	r25, 0x00	; 0
    2e60:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
    2e64:	0e 94 91 18 	call	0x3122	; 0x3122 <CellCountExpectedSet>
    2e68:	2a c0       	rjmp	.+84     	; 0x2ebe <FrameInit+0xc0>
    2e6a:	e0 e1       	ldi	r30, 0x10	; 16
    2e6c:	f1 e0       	ldi	r31, 0x01	; 1
    2e6e:	17 a2       	std	Z+39, r1	; 0x27
    2e70:	11 a6       	std	Z+41, r1	; 0x29
    2e72:	10 a6       	std	Z+40, r1	; 0x28
    2e74:	12 a6       	std	Z+42, r1	; 0x2a
    2e76:	15 a6       	std	Z+45, r1	; 0x2d
    2e78:	16 a6       	std	Z+46, r1	; 0x2e
    2e7a:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <sg_sFrame+0x3d>
    2e7e:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <sg_sFrame+0x3e>
    2e82:	a0 91 4f 01 	lds	r26, 0x014F	; 0x80014f <sg_sFrame+0x3f>
    2e86:	b0 91 50 01 	lds	r27, 0x0150	; 0x800150 <sg_sFrame+0x40>
    2e8a:	89 2b       	or	r24, r25
    2e8c:	8a 2b       	or	r24, r26
    2e8e:	8b 2b       	or	r24, r27
    2e90:	b1 f4       	brne	.+44     	; 0x2ebe <FrameInit+0xc0>
    2e92:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <sg_sFrame+0x3d>
    2e96:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <sg_sFrame+0x3e>
    2e9a:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <sg_sFrame+0x3f>
    2e9e:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <sg_sFrame+0x40>
    2ea2:	10 ae       	std	Z+56, r1	; 0x38
    2ea4:	17 aa       	std	Z+55, r1	; 0x37
    2ea6:	12 ae       	std	Z+58, r1	; 0x3a
    2ea8:	11 ae       	std	Z+57, r1	; 0x39
    2eaa:	14 ae       	std	Z+60, r1	; 0x3c
    2eac:	13 ae       	std	Z+59, r1	; 0x3b
    2eae:	8f e9       	ldi	r24, 0x9F	; 159
    2eb0:	95 e1       	ldi	r25, 0x15	; 21
    2eb2:	92 ab       	std	Z+50, r25	; 0x32
    2eb4:	81 ab       	std	Z+49, r24	; 0x31
    2eb6:	94 ab       	std	Z+52, r25	; 0x34
    2eb8:	83 ab       	std	Z+51, r24	; 0x33
    2eba:	96 ab       	std	Z+54, r25	; 0x36
    2ebc:	85 ab       	std	Z+53, r24	; 0x35
    2ebe:	8f ef       	ldi	r24, 0xFF	; 255
    2ec0:	80 93 79 09 	sts	0x0979, r24	; 0x800979 <sg_u8CurrentBufferIndex>
    2ec4:	df 91       	pop	r29
    2ec6:	cf 91       	pop	r28
    2ec8:	08 95       	ret

Disassembly of section .text.CellStringPowerStateMachine:

0000384e <CellStringPowerStateMachine>:
    384e:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <sg_eStringPowerState>
    3852:	82 30       	cpi	r24, 0x02	; 2
    3854:	49 f1       	breq	.+82     	; 0x38a8 <CellStringPowerStateMachine+0x5a>
    3856:	28 f4       	brcc	.+10     	; 0x3862 <CellStringPowerStateMachine+0x14>
    3858:	88 23       	and	r24, r24
    385a:	41 f0       	breq	.+16     	; 0x386c <CellStringPowerStateMachine+0x1e>
    385c:	81 30       	cpi	r24, 0x01	; 1
    385e:	91 f0       	breq	.+36     	; 0x3884 <CellStringPowerStateMachine+0x36>
    3860:	32 c0       	rjmp	.+100    	; 0x38c6 <CellStringPowerStateMachine+0x78>
    3862:	83 30       	cpi	r24, 0x03	; 3
    3864:	61 f1       	breq	.+88     	; 0x38be <CellStringPowerStateMachine+0x70>
    3866:	84 30       	cpi	r24, 0x04	; 4
    3868:	a9 f1       	breq	.+106    	; 0x38d4 <CellStringPowerStateMachine+0x86>
    386a:	2d c0       	rjmp	.+90     	; 0x38c6 <CellStringPowerStateMachine+0x78>
    386c:	85 b1       	in	r24, 0x05	; 5
    386e:	8f 7e       	andi	r24, 0xEF	; 239
    3870:	85 b9       	out	0x05, r24	; 5
    3872:	81 e0       	ldi	r24, 0x01	; 1
    3874:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
    3878:	80 e0       	ldi	r24, 0x00	; 0
    387a:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <FrameInit>
    387e:	0e 94 11 27 	call	0x4e22	; 0x4e22 <SendModuleControllerStatus>
    3882:	08 95       	ret
    3884:	85 b1       	in	r24, 0x05	; 5
    3886:	8f 7e       	andi	r24, 0xEF	; 239
    3888:	85 b9       	out	0x05, r24	; 5
    388a:	80 e0       	ldi	r24, 0x00	; 0
    388c:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <FrameInit>
    3890:	82 e0       	ldi	r24, 0x02	; 2
    3892:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
    3896:	81 e0       	ldi	r24, 0x01	; 1
    3898:	80 93 73 09 	sts	0x0973, r24	; 0x800973 <sg_u8CellStringPowerTimer>
    389c:	e0 e1       	ldi	r30, 0x10	; 16
    389e:	f1 e0       	ldi	r31, 0x01	; 1
    38a0:	8f ef       	ldi	r24, 0xFF	; 255
    38a2:	83 8b       	std	Z+19, r24	; 0x13
    38a4:	14 8a       	std	Z+20, r1	; 0x14
    38a6:	08 95       	ret
    38a8:	80 91 73 09 	lds	r24, 0x0973	; 0x800973 <sg_u8CellStringPowerTimer>
    38ac:	81 11       	cpse	r24, r1
    38ae:	12 c0       	rjmp	.+36     	; 0x38d4 <CellStringPowerStateMachine+0x86>
    38b0:	85 b1       	in	r24, 0x05	; 5
    38b2:	80 61       	ori	r24, 0x10	; 16
    38b4:	85 b9       	out	0x05, r24	; 5
    38b6:	83 e0       	ldi	r24, 0x03	; 3
    38b8:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
    38bc:	08 95       	ret
    38be:	84 e0       	ldi	r24, 0x04	; 4
    38c0:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
    38c4:	08 95       	ret
    38c6:	4b e6       	ldi	r20, 0x6B	; 107
    38c8:	52 e0       	ldi	r21, 0x02	; 2
    38ca:	67 e4       	ldi	r22, 0x47	; 71
    38cc:	72 e0       	ldi	r23, 0x02	; 2
    38ce:	80 e0       	ldi	r24, 0x00	; 0
    38d0:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
    38d4:	08 95       	ret

Disassembly of section .text.main:

00000c32 <main>:
 c32:	cf 93       	push	r28
 c34:	df 93       	push	r29
 c36:	cd b7       	in	r28, 0x3d	; 61
 c38:	de b7       	in	r29, 0x3e	; 62
 c3a:	28 97       	sbiw	r28, 0x08	; 8
 c3c:	0f b6       	in	r0, 0x3f	; 63
 c3e:	f8 94       	cli
 c40:	de bf       	out	0x3e, r29	; 62
 c42:	0f be       	out	0x3f, r0	; 63
 c44:	cd bf       	out	0x3d, r28	; 61
 c46:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <WatchdogOff>
 c4a:	88 b1       	in	r24, 0x08	; 8
 c4c:	8f 7e       	andi	r24, 0xEF	; 239
 c4e:	88 b9       	out	0x08, r24	; 8
 c50:	87 b1       	in	r24, 0x07	; 7
 c52:	80 61       	ori	r24, 0x10	; 16
 c54:	87 b9       	out	0x07, r24	; 7
 c56:	87 b1       	in	r24, 0x07	; 7
 c58:	8d 7f       	andi	r24, 0xFD	; 253
 c5a:	87 b9       	out	0x07, r24	; 7
 c5c:	87 b1       	in	r24, 0x07	; 7
 c5e:	80 68       	ori	r24, 0x80	; 128
 c60:	87 b9       	out	0x07, r24	; 7
 c62:	88 b1       	in	r24, 0x08	; 8
 c64:	8f 7e       	andi	r24, 0xEF	; 239
 c66:	88 b9       	out	0x08, r24	; 8
 c68:	8d b1       	in	r24, 0x0d	; 13
 c6a:	82 60       	ori	r24, 0x02	; 2
 c6c:	8d b9       	out	0x0d, r24	; 13
 c6e:	8e b1       	in	r24, 0x0e	; 14
 c70:	8d 7f       	andi	r24, 0xFD	; 253
 c72:	8e b9       	out	0x0e, r24	; 14
 c74:	84 b1       	in	r24, 0x04	; 4
 c76:	80 61       	ori	r24, 0x10	; 16
 c78:	84 b9       	out	0x04, r24	; 4
 c7a:	85 b1       	in	r24, 0x05	; 5
 c7c:	8f 7e       	andi	r24, 0xEF	; 239
 c7e:	85 b9       	out	0x05, r24	; 5
 c80:	84 b7       	in	r24, 0x34	; 52
 c82:	80 93 6d 09 	sts	0x096D, r24	; 0x80096d <sg_u8Reason>
 c86:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8Reason>
 c8a:	83 ff       	sbrs	r24, 3
 c8c:	0a c0       	rjmp	.+20     	; 0xca2 <main+0x70>
 c8e:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <sg_eWDTCurrentStatus>
 c92:	e0 e1       	ldi	r30, 0x10	; 16
 c94:	f1 e0       	ldi	r31, 0x01	; 1
 c96:	82 89       	ldd	r24, Z+18	; 0x12
 c98:	8f 5f       	subi	r24, 0xFF	; 255
 c9a:	82 8b       	std	Z+18, r24	; 0x12
 c9c:	0e 94 6e 0c 	call	0x18dc	; 0x18dc <ModuleControllerStateHandle>
 ca0:	70 c0       	rjmp	.+224    	; 0xd82 <main+0x150>
 ca2:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8Reason>
 ca6:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8Reason>
 caa:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8Reason>
 cae:	f8 94       	cli
 cb0:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <SetSysclock>
 cb4:	0e 94 6a 21 	call	0x42d4	; 0x42d4 <TimerInit>
 cb8:	0e 94 e0 22 	call	0x45c0	; 0x45c0 <vUARTInit>
 cbc:	0e 94 99 11 	call	0x2332	; 0x2332 <ADCInit>
 cc0:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <STORE_Init>
 cc4:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_bSDCardReady>
 cc8:	81 e0       	ldi	r24, 0x01	; 1
 cca:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <FrameInit>
 cce:	89 e0       	ldi	r24, 0x09	; 9
 cd0:	90 e0       	ldi	r25, 0x00	; 0
 cd2:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <EEPROMRead>
 cd6:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 cda:	8a b1       	in	r24, 0x0a	; 10
 cdc:	8f 7b       	andi	r24, 0xBF	; 191
 cde:	8a b9       	out	0x0a, r24	; 10
 ce0:	8b b1       	in	r24, 0x0b	; 11
 ce2:	80 64       	ori	r24, 0x40	; 64
 ce4:	8b b9       	out	0x0b, r24	; 11
 ce6:	11 e0       	ldi	r17, 0x01	; 1
 ce8:	1b bb       	out	0x1b, r17	; 27
 cea:	82 e0       	ldi	r24, 0x02	; 2
 cec:	8b bb       	out	0x1b, r24	; 27
 cee:	84 e0       	ldi	r24, 0x04	; 4
 cf0:	8b bb       	out	0x1b, r24	; 27
 cf2:	88 e0       	ldi	r24, 0x08	; 8
 cf4:	8b bb       	out	0x1b, r24	; 27
 cf6:	ec e6       	ldi	r30, 0x6C	; 108
 cf8:	f0 e0       	ldi	r31, 0x00	; 0
 cfa:	80 81       	ld	r24, Z
 cfc:	80 64       	ori	r24, 0x40	; 64
 cfe:	80 83       	st	Z, r24
 d00:	8b b3       	in	r24, 0x1b	; 27
 d02:	84 60       	ori	r24, 0x04	; 4
 d04:	8b bb       	out	0x1b, r24	; 27
 d06:	86 ee       	ldi	r24, 0xE6	; 230
 d08:	98 e0       	ldi	r25, 0x08	; 8
 d0a:	0e 94 59 27 	call	0x4eb2	; 0x4eb2 <CANSetRXCallback>
 d0e:	0e 94 05 1b 	call	0x360a	; 0x360a <CANInit>
 d12:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <sg_u8ModuleRegistrationID>
 d16:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
 d1a:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_bIgnoreStatusRequests>
 d1e:	80 e0       	ldi	r24, 0x00	; 0
 d20:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <ModuleControllerStateSet>
 d24:	10 93 22 03 	sts	0x0322, r17	; 0x800322 <sg_bSendAnnouncement>
 d28:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <sg_bPackControllerTimeout>
 d2c:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <sg_bSendModuleControllerStatus>
 d30:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <sg_bSendCellStatus>
 d34:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <sg_bSendHardwareDetail>
 d38:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <sg_bSendCellCommStatus>
 d3c:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <sg_bCellBalanceReady>
 d40:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bCellBalancedOnce>
 d44:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <sg_bStopDischarge>
 d48:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <sg_bOvercurrentSignal>
 d4c:	10 92 24 03 	sts	0x0324, r1	; 0x800324 <sg_u8CellStatusTarget>
 d50:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <sg_u8CellStatus>
 d54:	10 92 26 03 	sts	0x0326, r1	; 0x800326 <sg_u8SOC>
 d58:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <sg_u8SOH>
 d5c:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 d60:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <sg_u8SequentailCellCountMismatches>
 d64:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <RTCInit>
 d68:	85 e0       	ldi	r24, 0x05	; 5
 d6a:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <sg_eModuleControllerStateCurrent>
 d6e:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <sg_eModuleControllerStateTarget>
 d72:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <sg_eModuleControllerStateMax>
 d76:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
 d7a:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <sg_eStringPowerState>
 d7e:	10 93 0c 01 	sts	0x010C, r17	; 0x80010c <sg_eFrameStatus>
 d82:	78 94       	sei
 d84:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <sg_bNewTick>
 d88:	88 23       	and	r24, r24
 d8a:	e1 f3       	breq	.-8      	; 0xd84 <main+0x152>
 d8c:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <sg_bNewTick>
 d90:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_bModuleRegistered>
 d94:	81 11       	cpse	r24, r1
 d96:	22 c0       	rjmp	.+68     	; 0xddc <main+0x1aa>
 d98:	80 91 78 09 	lds	r24, 0x0978	; 0x800978 <sg_bAnnouncementPending>
 d9c:	88 23       	and	r24, r24
 d9e:	11 f1       	breq	.+68     	; 0xde4 <main+0x1b2>
 da0:	80 91 77 09 	lds	r24, 0x0977	; 0x800977 <sg_u8AnnouncementDelayTicks>
 da4:	88 23       	and	r24, r24
 da6:	29 f0       	breq	.+10     	; 0xdb2 <main+0x180>
 da8:	80 91 77 09 	lds	r24, 0x0977	; 0x800977 <sg_u8AnnouncementDelayTicks>
 dac:	81 50       	subi	r24, 0x01	; 1
 dae:	80 93 77 09 	sts	0x0977, r24	; 0x800977 <sg_u8AnnouncementDelayTicks>
 db2:	80 91 77 09 	lds	r24, 0x0977	; 0x800977 <sg_u8AnnouncementDelayTicks>
 db6:	81 11       	cpse	r24, r1
 db8:	15 c0       	rjmp	.+42     	; 0xde4 <main+0x1b2>
 dba:	81 e0       	ldi	r24, 0x01	; 1
 dbc:	80 93 22 03 	sts	0x0322, r24	; 0x800322 <sg_bSendAnnouncement>
 dc0:	10 92 78 09 	sts	0x0978, r1	; 0x800978 <sg_bAnnouncementPending>
 dc4:	83 e5       	ldi	r24, 0x53	; 83
 dc6:	92 e0       	ldi	r25, 0x02	; 2
 dc8:	a0 e0       	ldi	r26, 0x00	; 0
 dca:	af 93       	push	r26
 dcc:	9f 93       	push	r25
 dce:	8f 93       	push	r24
 dd0:	0e 94 31 27 	call	0x4e62	; 0x4e62 <DebugOut>
 dd4:	0f 90       	pop	r0
 dd6:	0f 90       	pop	r0
 dd8:	0f 90       	pop	r0
 dda:	04 c0       	rjmp	.+8      	; 0xde4 <main+0x1b2>
 ddc:	ce 01       	movw	r24, r28
 dde:	01 96       	adiw	r24, 0x01	; 1
 de0:	0e 94 08 04 	call	0x810	; 0x810 <ControllerStatusMessagesSend>
 de4:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <sg_bPackControllerTimeout>
 de8:	88 23       	and	r24, r24
 dea:	81 f0       	breq	.+32     	; 0xe0c <main+0x1da>
 dec:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <sg_bPackControllerTimeout>
 df0:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <sg_u8ModuleRegistrationID>
 df4:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <sg_bModuleRegistered>
 df8:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_bIgnoreStatusRequests>
 dfc:	81 e0       	ldi	r24, 0x01	; 1
 dfe:	80 93 22 03 	sts	0x0322, r24	; 0x800322 <sg_bSendAnnouncement>
 e02:	0e 94 11 27 	call	0x4e22	; 0x4e22 <SendModuleControllerStatus>
 e06:	80 e0       	ldi	r24, 0x00	; 0
 e08:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <ModuleControllerStateSet>
 e0c:	ef e6       	ldi	r30, 0x6F	; 111
 e0e:	f0 e0       	ldi	r31, 0x00	; 0
 e10:	90 81       	ld	r25, Z
 e12:	80 81       	ld	r24, Z
 e14:	8d 7f       	andi	r24, 0xFD	; 253
 e16:	80 83       	st	Z, r24
 e18:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <sg_eFrameStatus>
 e1c:	20 91 74 09 	lds	r18, 0x0974	; 0x800974 <sg_bFrameStart>
 e20:	90 83       	st	Z, r25
 e22:	81 30       	cpi	r24, 0x01	; 1
 e24:	09 f0       	breq	.+2      	; 0xe28 <main+0x1f6>
 e26:	61 c0       	rjmp	.+194    	; 0xeea <main+0x2b8>
 e28:	22 23       	and	r18, r18
 e2a:	09 f4       	brne	.+2      	; 0xe2e <main+0x1fc>
 e2c:	55 c0       	rjmp	.+170    	; 0xed8 <main+0x2a6>
 e2e:	10 92 74 09 	sts	0x0974, r1	; 0x800974 <sg_bFrameStart>
 e32:	0e 94 27 1c 	call	0x384e	; 0x384e <CellStringPowerStateMachine>
 e36:	0e 94 01 26 	call	0x4c02	; 0x4c02 <vUARTRXEnd>
 e3a:	ce 01       	movw	r24, r28
 e3c:	01 96       	adiw	r24, 0x01	; 1
 e3e:	0e 94 93 07 	call	0xf26	; 0xf26 <CellStringProcess>
 e42:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <sg_eStringPowerState>
 e46:	84 30       	cpi	r24, 0x04	; 4
 e48:	29 f5       	brne	.+74     	; 0xe94 <main+0x262>
 e4a:	e0 e1       	ldi	r30, 0x10	; 16
 e4c:	f1 e0       	ldi	r31, 0x01	; 1
 e4e:	95 a5       	ldd	r25, Z+45	; 0x2d
 e50:	85 89       	ldd	r24, Z+21	; 0x15
 e52:	98 17       	cp	r25, r24
 e54:	e9 f0       	breq	.+58     	; 0xe90 <main+0x25e>
 e56:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <sg_sFrame+0x15>
 e5a:	88 23       	and	r24, r24
 e5c:	c9 f0       	breq	.+50     	; 0xe90 <main+0x25e>
 e5e:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 e62:	88 23       	and	r24, r24
 e64:	b9 f0       	breq	.+46     	; 0xe94 <main+0x262>
 e66:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 e6a:	8f 3f       	cpi	r24, 0xFF	; 255
 e6c:	99 f0       	breq	.+38     	; 0xe94 <main+0x262>
 e6e:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e72:	8f 5f       	subi	r24, 0xFF	; 255
 e74:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e78:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e7c:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <sg_u8SequentailCountMismatchThreshold>
 e80:	98 17       	cp	r25, r24
 e82:	40 f0       	brcs	.+16     	; 0xe94 <main+0x262>
 e84:	81 e0       	ldi	r24, 0x01	; 1
 e86:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eStringPowerState>
 e8a:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e8e:	02 c0       	rjmp	.+4      	; 0xe94 <main+0x262>
 e90:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <sg_u8SequentailCellCountMismatches>
 e94:	80 91 22 03 	lds	r24, 0x0322	; 0x800322 <sg_bSendAnnouncement>
 e98:	88 23       	and	r24, r24
 e9a:	f1 f0       	breq	.+60     	; 0xed8 <main+0x2a6>
 e9c:	86 e5       	ldi	r24, 0x56	; 86
 e9e:	89 83       	std	Y+1, r24	; 0x01
 ea0:	80 e2       	ldi	r24, 0x20	; 32
 ea2:	8a 83       	std	Y+2, r24	; 0x02
 ea4:	82 e0       	ldi	r24, 0x02	; 2
 ea6:	8b 83       	std	Y+3, r24	; 0x03
 ea8:	83 e0       	ldi	r24, 0x03	; 3
 eaa:	8c 83       	std	Y+4, r24	; 0x04
 eac:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <sg_sFrame+0xe>
 eb0:	90 91 1f 01 	lds	r25, 0x011F	; 0x80011f <sg_sFrame+0xf>
 eb4:	a0 91 20 01 	lds	r26, 0x0120	; 0x800120 <sg_sFrame+0x10>
 eb8:	b0 91 21 01 	lds	r27, 0x0121	; 0x800121 <sg_sFrame+0x11>
 ebc:	8d 83       	std	Y+5, r24	; 0x05
 ebe:	9e 83       	std	Y+6, r25	; 0x06
 ec0:	af 83       	std	Y+7, r26	; 0x07
 ec2:	b8 87       	std	Y+8, r27	; 0x08
 ec4:	48 e0       	ldi	r20, 0x08	; 8
 ec6:	be 01       	movw	r22, r28
 ec8:	6f 5f       	subi	r22, 0xFF	; 255
 eca:	7f 4f       	sbci	r23, 0xFF	; 255
 ecc:	80 e0       	ldi	r24, 0x00	; 0
 ece:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <CANSendMessage>
 ed2:	81 11       	cpse	r24, r1
 ed4:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <sg_bSendAnnouncement>
 ed8:	0e 94 6e 0c 	call	0x18dc	; 0x18dc <ModuleControllerStateHandle>
 edc:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <sg_bOvercurrentSignal>
 ee0:	88 23       	and	r24, r24
 ee2:	b1 f0       	breq	.+44     	; 0xf10 <main+0x2de>
 ee4:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <sg_bOvercurrentSignal>
 ee8:	13 c0       	rjmp	.+38     	; 0xf10 <main+0x2de>
 eea:	22 23       	and	r18, r18
 eec:	89 f0       	breq	.+34     	; 0xf10 <main+0x2de>
 eee:	10 92 74 09 	sts	0x0974, r1	; 0x800974 <sg_bFrameStart>
 ef2:	0e 94 27 1c 	call	0x384e	; 0x384e <CellStringPowerStateMachine>
 ef6:	80 e0       	ldi	r24, 0x00	; 0
 ef8:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <FrameInit>
 efc:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <sg_eStringPowerState>
 f00:	84 30       	cpi	r24, 0x04	; 4
 f02:	31 f4       	brne	.+12     	; 0xf10 <main+0x2de>
 f04:	0e 94 5b 24 	call	0x48b6	; 0x48b6 <vUARTInitReceive>
 f08:	0e 94 63 27 	call	0x4ec6	; 0x4ec6 <vUARTRXReset>
 f0c:	0e 94 97 20 	call	0x412e	; 0x412e <vUARTStarttx>
 f10:	80 91 16 03 	lds	r24, 0x0316	; 0x800316 <sg_bADCUpdate>
 f14:	88 23       	and	r24, r24
 f16:	21 f0       	breq	.+8      	; 0xf20 <main+0x2ee>
 f18:	10 92 16 03 	sts	0x0316, r1	; 0x800316 <sg_bADCUpdate>
 f1c:	0e 94 5d 13 	call	0x26ba	; 0x26ba <ModuleCurrentConvertReadings>
 f20:	0e 94 1e 24 	call	0x483c	; 0x483c <ADCStartConversion>
 f24:	2f cf       	rjmp	.-418    	; 0xd84 <main+0x152>

Disassembly of section .text.IsLeapYear:

0000462c <IsLeapYear>:
	return( bResult );
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
    462c:	9c 01       	movw	r18, r24
	bool bLeapYear = false;
	
	if ((u16Year % 400) == 0)
    462e:	60 e9       	ldi	r22, 0x90	; 144
    4630:	71 e0       	ldi	r23, 0x01	; 1
    4632:	0e 94 6f 24 	call	0x48de	; 0x48de <__udivmodhi4>
    4636:	89 2b       	or	r24, r25
    4638:	69 f0       	breq	.+26     	; 0x4654 <IsLeapYear+0x28>
	{
		bLeapYear = true;
	}
	else
	if ((u16Year % 100) == 0)
    463a:	c9 01       	movw	r24, r18
    463c:	64 e6       	ldi	r22, 0x64	; 100
    463e:	70 e0       	ldi	r23, 0x00	; 0
    4640:	0e 94 6f 24 	call	0x48de	; 0x48de <__udivmodhi4>
    4644:	89 2b       	or	r24, r25
    4646:	41 f0       	breq	.+16     	; 0x4658 <IsLeapYear+0x2c>
	{
		// Not a leap year if divisible by 100 but not by 400
	}
	else
	if ((u16Year % 4) == 0)
    4648:	23 70       	andi	r18, 0x03	; 3
    464a:	33 27       	eor	r19, r19
    464c:	23 2b       	or	r18, r19
    464e:	31 f0       	breq	.+12     	; 0x465c <IsLeapYear+0x30>
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
	bool bLeapYear = false;
    4650:	80 e0       	ldi	r24, 0x00	; 0
    4652:	08 95       	ret
	
	if ((u16Year % 400) == 0)
	{
		bLeapYear = true;
    4654:	81 e0       	ldi	r24, 0x01	; 1
    4656:	08 95       	ret
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
	bool bLeapYear = false;
    4658:	80 e0       	ldi	r24, 0x00	; 0
    465a:	08 95       	ret
		// Not a leap year if divisible by 100 but not by 400
	}
	else
	if ((u16Year % 4) == 0)
	{
		bLeapYear = true;
    465c:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return(bLeapYear);
}
    465e:	08 95       	ret

Disassembly of section .text.RTCStartTransaction:

00004410 <RTCStartTransaction>:
}

static bool RTCStartTransaction( uint8_t u8Address, 
								 bool bRead, 
								 bool bAllowUnstick )
{
    4410:	ff 92       	push	r15
    4412:	0f 93       	push	r16
    4414:	1f 93       	push	r17
    4416:	cf 93       	push	r28
    4418:	df 93       	push	r29
    441a:	f8 2e       	mov	r15, r24
    441c:	06 2f       	mov	r16, r22
    441e:	14 2f       	mov	r17, r20
	bool bResult = false;
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
    4420:	d3 e0       	ldi	r29, 0x03	; 3

static bool RTCStartTransaction( uint8_t u8Address, 
								 bool bRead, 
								 bool bAllowUnstick )
{
	bool bResult = false;
    4422:	c0 e0       	ldi	r28, 0x00	; 0
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
	
	while( (false == bResult) && u8Tries )
    4424:	0c c0       	rjmp	.+24     	; 0x443e <RTCStartTransaction+0x2e>
	{
		u8Tries--;
    4426:	d1 50       	subi	r29, 0x01	; 1
		
		bResult = I2CStartTransaction( u8Address, bRead );
    4428:	60 2f       	mov	r22, r16
    442a:	8f 2d       	mov	r24, r15
    442c:	0e 94 33 24 	call	0x4866	; 0x4866 <I2CStartTransaction>
    4430:	c8 2f       	mov	r28, r24
	
		if( false == bAllowUnstick )
    4432:	11 23       	and	r17, r17
    4434:	41 f0       	breq	.+16     	; 0x4446 <RTCStartTransaction+0x36>
		{
			break;
		}
		
		// Unstick and retry on failure
		if( false == bResult )
    4436:	81 11       	cpse	r24, r1
    4438:	02 c0       	rjmp	.+4      	; 0x443e <RTCStartTransaction+0x2e>
		{
			I2CUnstick();
    443a:	0e 94 6b 22 	call	0x44d6	; 0x44d6 <I2CUnstick>
								 bool bAllowUnstick )
{
	bool bResult = false;
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
	
	while( (false == bResult) && u8Tries )
    443e:	c1 11       	cpse	r28, r1
    4440:	02 c0       	rjmp	.+4      	; 0x4446 <RTCStartTransaction+0x36>
    4442:	d1 11       	cpse	r29, r1
    4444:	f0 cf       	rjmp	.-32     	; 0x4426 <RTCStartTransaction+0x16>
			I2CUnstick();
		}
	}
	
	return( bResult );
}
    4446:	8c 2f       	mov	r24, r28
    4448:	df 91       	pop	r29
    444a:	cf 91       	pop	r28
    444c:	1f 91       	pop	r17
    444e:	0f 91       	pop	r16
    4450:	ff 90       	pop	r15
    4452:	08 95       	ret

Disassembly of section .text.StructTMToHW:

000041da <StructTMToHW>:
}

// Converts struct tm to SMCP7940NTime structure
static void StructTMToHW(struct tm *psTimeTM,
						 SMCP7940NTime *psTime)
{
    41da:	cf 93       	push	r28
    41dc:	df 93       	push	r29
    41de:	dc 01       	movw	r26, r24
    41e0:	fb 01       	movw	r30, r22
	memset((void *) psTime, 0, sizeof(*psTime));
    41e2:	87 e0       	ldi	r24, 0x07	; 7
    41e4:	eb 01       	movw	r28, r22
    41e6:	19 92       	st	Y+, r1
    41e8:	8a 95       	dec	r24
    41ea:	e9 f7       	brne	.-6      	; 0x41e6 <StructTMToHW+0xc>
	
	psTime->u8Seconds = psTimeTM->tm_sec;
    41ec:	8c 91       	ld	r24, X
    41ee:	80 83       	st	Z, r24
	psTime->u8Minutes = psTimeTM->tm_min;
    41f0:	12 96       	adiw	r26, 0x02	; 2
    41f2:	8c 91       	ld	r24, X
    41f4:	12 97       	sbiw	r26, 0x02	; 2
    41f6:	81 83       	std	Z+1, r24	; 0x01
	psTime->u8Hours = psTimeTM->tm_hour;
    41f8:	14 96       	adiw	r26, 0x04	; 4
    41fa:	8c 91       	ld	r24, X
    41fc:	14 97       	sbiw	r26, 0x04	; 4
    41fe:	82 83       	std	Z+2, r24	; 0x02
	psTime->u8Day = psTimeTM->tm_mday;
    4200:	16 96       	adiw	r26, 0x06	; 6
    4202:	8c 91       	ld	r24, X
    4204:	16 97       	sbiw	r26, 0x06	; 6
    4206:	84 83       	std	Z+4, r24	; 0x04
	psTime->u8Month = psTimeTM->tm_mon;
    4208:	18 96       	adiw	r26, 0x08	; 8
    420a:	8c 91       	ld	r24, X
    420c:	18 97       	sbiw	r26, 0x08	; 8
    420e:	85 83       	std	Z+5, r24	; 0x05
	
	if (psTimeTM->tm_year > (2099-1900))
    4210:	1a 96       	adiw	r26, 0x0a	; 10
    4212:	8d 91       	ld	r24, X+
    4214:	9c 91       	ld	r25, X
    4216:	1b 97       	sbiw	r26, 0x0b	; 11
    4218:	88 3c       	cpi	r24, 0xC8	; 200
    421a:	91 05       	cpc	r25, r1
    421c:	1c f0       	brlt	.+6      	; 0x4224 <StructTMToHW+0x4a>
	{
		psTime->u8Year = psTimeTM->tm_year - 2100;
    421e:	84 53       	subi	r24, 0x34	; 52
    4220:	86 83       	std	Z+6, r24	; 0x06
    4222:	02 c0       	rjmp	.+4      	; 0x4228 <StructTMToHW+0x4e>
	}
	else
	{
		psTime->u8Year = psTimeTM->tm_year - 2000;
    4224:	80 5d       	subi	r24, 0xD0	; 208
    4226:	86 83       	std	Z+6, r24	; 0x06
	}
	
}
    4228:	df 91       	pop	r29
    422a:	cf 91       	pop	r28
    422c:	08 95       	ret

Disassembly of section .text.HWToStructTM:

00003b60 <HWToStructTM>:
}

// Converts an SMCP7940NTime structure to struct tm
static void HWToStructTM(SMCP7940NTime *psTime,
						 struct tm *psTimeTM)
{
    3b60:	cf 93       	push	r28
    3b62:	df 93       	push	r29
    3b64:	dc 01       	movw	r26, r24
    3b66:	fb 01       	movw	r30, r22
	// At this point, the time is in STime and we should
	// turn that in to time_t
	memset((void *) psTimeTM, 0, sizeof(*psTimeTM));
    3b68:	89 e1       	ldi	r24, 0x19	; 25
    3b6a:	eb 01       	movw	r28, r22
    3b6c:	19 92       	st	Y+, r1
    3b6e:	8a 95       	dec	r24
    3b70:	e9 f7       	brne	.-6      	; 0x3b6c <HWToStructTM+0xc>
	
	psTimeTM->tm_sec = psTime->u8Seconds;
    3b72:	8c 91       	ld	r24, X
    3b74:	90 e0       	ldi	r25, 0x00	; 0
    3b76:	91 83       	std	Z+1, r25	; 0x01
    3b78:	80 83       	st	Z, r24
	psTimeTM->tm_min = psTime->u8Minutes;
    3b7a:	11 96       	adiw	r26, 0x01	; 1
    3b7c:	8c 91       	ld	r24, X
    3b7e:	11 97       	sbiw	r26, 0x01	; 1
    3b80:	90 e0       	ldi	r25, 0x00	; 0
    3b82:	93 83       	std	Z+3, r25	; 0x03
    3b84:	82 83       	std	Z+2, r24	; 0x02
	psTimeTM->tm_hour = psTime->u8Hours;
    3b86:	12 96       	adiw	r26, 0x02	; 2
    3b88:	8c 91       	ld	r24, X
    3b8a:	12 97       	sbiw	r26, 0x02	; 2
    3b8c:	90 e0       	ldi	r25, 0x00	; 0
    3b8e:	95 83       	std	Z+5, r25	; 0x05
    3b90:	84 83       	std	Z+4, r24	; 0x04
	psTimeTM->tm_mday = psTime->u8Day;
    3b92:	14 96       	adiw	r26, 0x04	; 4
    3b94:	8c 91       	ld	r24, X
    3b96:	14 97       	sbiw	r26, 0x04	; 4
    3b98:	90 e0       	ldi	r25, 0x00	; 0
    3b9a:	97 83       	std	Z+7, r25	; 0x07
    3b9c:	86 83       	std	Z+6, r24	; 0x06
	psTimeTM->tm_mon = psTime->u8Month - 1;
    3b9e:	15 96       	adiw	r26, 0x05	; 5
    3ba0:	8c 91       	ld	r24, X
    3ba2:	15 97       	sbiw	r26, 0x05	; 5
    3ba4:	90 e0       	ldi	r25, 0x00	; 0
    3ba6:	01 97       	sbiw	r24, 0x01	; 1
    3ba8:	91 87       	std	Z+9, r25	; 0x09
    3baa:	80 87       	std	Z+8, r24	; 0x08
	
	if (psTime->u8Year < YEAR_ROLLOVER_CUTOFF)
    3bac:	16 96       	adiw	r26, 0x06	; 6
    3bae:	8c 91       	ld	r24, X
    3bb0:	84 31       	cpi	r24, 0x14	; 20
    3bb2:	30 f4       	brcc	.+12     	; 0x3bc0 <HWToStructTM+0x60>
	{
		psTimeTM->tm_year = 2100 + psTime->u8Year;
    3bb4:	90 e0       	ldi	r25, 0x00	; 0
    3bb6:	8c 5c       	subi	r24, 0xCC	; 204
    3bb8:	97 4f       	sbci	r25, 0xF7	; 247
    3bba:	93 87       	std	Z+11, r25	; 0x0b
    3bbc:	82 87       	std	Z+10, r24	; 0x0a
    3bbe:	05 c0       	rjmp	.+10     	; 0x3bca <HWToStructTM+0x6a>
	}
	else
	{
		psTimeTM->tm_year = 2000 + psTime->u8Year;
    3bc0:	90 e0       	ldi	r25, 0x00	; 0
    3bc2:	80 53       	subi	r24, 0x30	; 48
    3bc4:	98 4f       	sbci	r25, 0xF8	; 248
    3bc6:	93 87       	std	Z+11, r25	; 0x0b
    3bc8:	82 87       	std	Z+10, r24	; 0x0a
	}	
	
	psTimeTM->tm_year -= 1900;
    3bca:	82 85       	ldd	r24, Z+10	; 0x0a
    3bcc:	93 85       	ldd	r25, Z+11	; 0x0b
    3bce:	8c 56       	subi	r24, 0x6C	; 108
    3bd0:	97 40       	sbci	r25, 0x07	; 7
    3bd2:	93 87       	std	Z+11, r25	; 0x0b
    3bd4:	82 87       	std	Z+10, r24	; 0x0a
}
    3bd6:	df 91       	pop	r29
    3bd8:	cf 91       	pop	r28
    3bda:	08 95       	ret

Disassembly of section .text.__vector_10:

000038d6 <__vector_10>:
// # Of seconds since January 1, 1970
static volatile uint64_t sg_u64Time;

// Called once per second on rev 1 and newer hardware
ISR(INT3_vect, ISR_NOBLOCK)
{
    38d6:	78 94       	sei
    38d8:	1f 92       	push	r1
    38da:	0f 92       	push	r0
    38dc:	0f b6       	in	r0, 0x3f	; 63
    38de:	0f 92       	push	r0
    38e0:	11 24       	eor	r1, r1
    38e2:	2f 93       	push	r18
    38e4:	3f 93       	push	r19
    38e6:	4f 93       	push	r20
    38e8:	5f 93       	push	r21
    38ea:	6f 93       	push	r22
    38ec:	7f 93       	push	r23
    38ee:	8f 93       	push	r24
    38f0:	9f 93       	push	r25
    38f2:	af 93       	push	r26
	EIFR |= (1 << INTF3);
    38f4:	8c b3       	in	r24, 0x1c	; 28
    38f6:	88 60       	ori	r24, 0x08	; 8
    38f8:	8c bb       	out	0x1c, r24	; 28
	sg_u64Time++;
    38fa:	20 91 45 09 	lds	r18, 0x0945	; 0x800945 <sg_u64Time>
    38fe:	30 91 46 09 	lds	r19, 0x0946	; 0x800946 <sg_u64Time+0x1>
    3902:	40 91 47 09 	lds	r20, 0x0947	; 0x800947 <sg_u64Time+0x2>
    3906:	50 91 48 09 	lds	r21, 0x0948	; 0x800948 <sg_u64Time+0x3>
    390a:	60 91 49 09 	lds	r22, 0x0949	; 0x800949 <sg_u64Time+0x4>
    390e:	70 91 4a 09 	lds	r23, 0x094A	; 0x80094a <sg_u64Time+0x5>
    3912:	80 91 4b 09 	lds	r24, 0x094B	; 0x80094b <sg_u64Time+0x6>
    3916:	90 91 4c 09 	lds	r25, 0x094C	; 0x80094c <sg_u64Time+0x7>
    391a:	a1 e0       	ldi	r26, 0x01	; 1
    391c:	0e 94 97 26 	call	0x4d2e	; 0x4d2e <__adddi3_s8>
    3920:	20 93 45 09 	sts	0x0945, r18	; 0x800945 <sg_u64Time>
    3924:	30 93 46 09 	sts	0x0946, r19	; 0x800946 <sg_u64Time+0x1>
    3928:	40 93 47 09 	sts	0x0947, r20	; 0x800947 <sg_u64Time+0x2>
    392c:	50 93 48 09 	sts	0x0948, r21	; 0x800948 <sg_u64Time+0x3>
    3930:	60 93 49 09 	sts	0x0949, r22	; 0x800949 <sg_u64Time+0x4>
    3934:	70 93 4a 09 	sts	0x094A, r23	; 0x80094a <sg_u64Time+0x5>
    3938:	80 93 4b 09 	sts	0x094B, r24	; 0x80094b <sg_u64Time+0x6>
    393c:	90 93 4c 09 	sts	0x094C, r25	; 0x80094c <sg_u64Time+0x7>
}
    3940:	af 91       	pop	r26
    3942:	9f 91       	pop	r25
    3944:	8f 91       	pop	r24
    3946:	7f 91       	pop	r23
    3948:	6f 91       	pop	r22
    394a:	5f 91       	pop	r21
    394c:	4f 91       	pop	r20
    394e:	3f 91       	pop	r19
    3950:	2f 91       	pop	r18
    3952:	0f 90       	pop	r0
    3954:	0f be       	out	0x3f, r0	; 63
    3956:	0f 90       	pop	r0
    3958:	1f 90       	pop	r1
    395a:	18 95       	reti

Disassembly of section .text.RTCReadRegisters:

00003ae2 <RTCReadRegisters>:
}

bool RTCReadRegisters( uint8_t u8RegisterAddr, 
					   uint8_t* pu8Data, 
					   uint8_t u8Length )
{
    3ae2:	ff 92       	push	r15
    3ae4:	0f 93       	push	r16
    3ae6:	1f 93       	push	r17
    3ae8:	cf 93       	push	r28
    3aea:	df 93       	push	r29
    3aec:	f8 2e       	mov	r15, r24
    3aee:	8b 01       	movw	r16, r22
    3af0:	c4 2f       	mov	r28, r20
	bool bResult;
	
	MBASSERT( u8Length >= 1 );
    3af2:	41 11       	cpse	r20, r1
    3af4:	07 c0       	rjmp	.+14     	; 0x3b04 <RTCReadRegisters+0x22>
    3af6:	4f e5       	ldi	r20, 0x5F	; 95
    3af8:	50 e0       	ldi	r21, 0x00	; 0
    3afa:	66 ef       	ldi	r22, 0xF6	; 246
    3afc:	72 e0       	ldi	r23, 0x02	; 2
    3afe:	80 e0       	ldi	r24, 0x00	; 0
    3b00:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
	
	// First send device address and write register address
	bResult = RTCStartTransaction( RTC_ADDRESS, false, true );
    3b04:	41 e0       	ldi	r20, 0x01	; 1
    3b06:	60 e0       	ldi	r22, 0x00	; 0
    3b08:	8e ed       	ldi	r24, 0xDE	; 222
    3b0a:	0e 94 08 22 	call	0x4410	; 0x4410 <RTCStartTransaction>
    3b0e:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    3b10:	88 23       	and	r24, r24
    3b12:	e9 f0       	breq	.+58     	; 0x3b4e <RTCReadRegisters+0x6c>
	{
		goto errorExit;
	}
	
	// Send the register address
	bResult = I2CTxByte( u8RegisterAddr );
    3b14:	8f 2d       	mov	r24, r15
    3b16:	0e 94 19 1f 	call	0x3e32	; 0x3e32 <I2CTxByte>
    3b1a:	d8 2f       	mov	r29, r24
	
	if( false == bResult )
    3b1c:	88 23       	and	r24, r24
    3b1e:	b9 f0       	breq	.+46     	; 0x3b4e <RTCReadRegisters+0x6c>
	{
		goto errorExit;
	}
	
	// Send repeated start with read
	bResult = RTCStartTransaction( RTC_ADDRESS, true, false );
    3b20:	40 e0       	ldi	r20, 0x00	; 0
    3b22:	61 e0       	ldi	r22, 0x01	; 1
    3b24:	8e ed       	ldi	r24, 0xDE	; 222
    3b26:	0e 94 08 22 	call	0x4410	; 0x4410 <RTCStartTransaction>
    3b2a:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    3b2c:	81 11       	cpse	r24, r1
    3b2e:	08 c0       	rjmp	.+16     	; 0x3b40 <RTCReadRegisters+0x5e>
    3b30:	0e c0       	rjmp	.+28     	; 0x3b4e <RTCReadRegisters+0x6c>
		goto errorExit;
	}
	
	while( u8Length >= 2 )
	{
		*pu8Data = I2CRxByte( true );
    3b32:	81 e0       	ldi	r24, 0x01	; 1
    3b34:	0e 94 2c 1e 	call	0x3c58	; 0x3c58 <I2CRxByte>
    3b38:	f8 01       	movw	r30, r16
    3b3a:	81 93       	st	Z+, r24
    3b3c:	8f 01       	movw	r16, r30
		pu8Data++;
		u8Length--;
    3b3e:	c1 50       	subi	r28, 0x01	; 1
	if( false == bResult )
	{
		goto errorExit;
	}
	
	while( u8Length >= 2 )
    3b40:	c2 30       	cpi	r28, 0x02	; 2
    3b42:	b8 f7       	brcc	.-18     	; 0x3b32 <RTCReadRegisters+0x50>
		pu8Data++;
		u8Length--;
	}
	
	// Final read with NACK
	*pu8Data = I2CRxByte( false );
    3b44:	80 e0       	ldi	r24, 0x00	; 0
    3b46:	0e 94 2c 1e 	call	0x3c58	; 0x3c58 <I2CRxByte>
    3b4a:	f8 01       	movw	r30, r16
    3b4c:	80 83       	st	Z, r24
	
errorExit:

	I2CStop();
    3b4e:	0e 94 97 24 	call	0x492e	; 0x492e <I2CStop>
	
	return(bResult);
}
    3b52:	8d 2f       	mov	r24, r29
    3b54:	df 91       	pop	r29
    3b56:	cf 91       	pop	r28
    3b58:	1f 91       	pop	r17
    3b5a:	0f 91       	pop	r16
    3b5c:	ff 90       	pop	r15
    3b5e:	08 95       	ret

Disassembly of section .text.RTCReadHW:

000029b4 <RTCReadHW>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    29b4:	cf 93       	push	r28
    29b6:	df 93       	push	r29
    29b8:	ec 01       	movw	r28, r24
    29ba:	47 e0       	ldi	r20, 0x07	; 7
    29bc:	bc 01       	movw	r22, r24
    29be:	80 e0       	ldi	r24, 0x00	; 0
    29c0:	0e 94 71 1d 	call	0x3ae2	; 0x3ae2 <RTCReadRegisters>
    29c4:	88 23       	and	r24, r24
    29c6:	09 f4       	brne	.+2      	; 0x29ca <RTCReadHW+0x16>
    29c8:	63 c0       	rjmp	.+198    	; 0x2a90 <RTCReadHW+0xdc>
    29ca:	98 81       	ld	r25, Y
    29cc:	29 2f       	mov	r18, r25
    29ce:	22 95       	swap	r18
    29d0:	2f 70       	andi	r18, 0x0F	; 15
    29d2:	27 70       	andi	r18, 0x07	; 7
    29d4:	22 0f       	add	r18, r18
    29d6:	32 2f       	mov	r19, r18
    29d8:	33 0f       	add	r19, r19
    29da:	33 0f       	add	r19, r19
    29dc:	23 0f       	add	r18, r19
    29de:	9f 70       	andi	r25, 0x0F	; 15
    29e0:	92 0f       	add	r25, r18
    29e2:	98 83       	st	Y, r25
    29e4:	99 81       	ldd	r25, Y+1	; 0x01
    29e6:	29 2f       	mov	r18, r25
    29e8:	22 95       	swap	r18
    29ea:	2f 70       	andi	r18, 0x0F	; 15
    29ec:	27 70       	andi	r18, 0x07	; 7
    29ee:	22 0f       	add	r18, r18
    29f0:	32 2f       	mov	r19, r18
    29f2:	33 0f       	add	r19, r19
    29f4:	33 0f       	add	r19, r19
    29f6:	23 0f       	add	r18, r19
    29f8:	9f 70       	andi	r25, 0x0F	; 15
    29fa:	92 0f       	add	r25, r18
    29fc:	99 83       	std	Y+1, r25	; 0x01
    29fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2a00:	96 ff       	sbrs	r25, 6
    2a02:	11 c0       	rjmp	.+34     	; 0x2a26 <RTCReadHW+0x72>
    2a04:	94 fb       	bst	r25, 4
    2a06:	22 27       	eor	r18, r18
    2a08:	20 f9       	bld	r18, 0
    2a0a:	22 0f       	add	r18, r18
    2a0c:	32 2f       	mov	r19, r18
    2a0e:	33 0f       	add	r19, r19
    2a10:	33 0f       	add	r19, r19
    2a12:	23 0f       	add	r18, r19
    2a14:	39 2f       	mov	r19, r25
    2a16:	3f 70       	andi	r19, 0x0F	; 15
    2a18:	23 0f       	add	r18, r19
    2a1a:	2a 83       	std	Y+2, r18	; 0x02
    2a1c:	95 ff       	sbrs	r25, 5
    2a1e:	0f c0       	rjmp	.+30     	; 0x2a3e <RTCReadHW+0x8a>
    2a20:	24 5f       	subi	r18, 0xF4	; 244
    2a22:	2a 83       	std	Y+2, r18	; 0x02
    2a24:	0c c0       	rjmp	.+24     	; 0x2a3e <RTCReadHW+0x8a>
    2a26:	29 2f       	mov	r18, r25
    2a28:	22 95       	swap	r18
    2a2a:	2f 70       	andi	r18, 0x0F	; 15
    2a2c:	23 70       	andi	r18, 0x03	; 3
    2a2e:	22 0f       	add	r18, r18
    2a30:	32 2f       	mov	r19, r18
    2a32:	33 0f       	add	r19, r19
    2a34:	33 0f       	add	r19, r19
    2a36:	23 0f       	add	r18, r19
    2a38:	9f 70       	andi	r25, 0x0F	; 15
    2a3a:	92 0f       	add	r25, r18
    2a3c:	9a 83       	std	Y+2, r25	; 0x02
    2a3e:	9b 81       	ldd	r25, Y+3	; 0x03
    2a40:	97 70       	andi	r25, 0x07	; 7
    2a42:	9b 83       	std	Y+3, r25	; 0x03
    2a44:	9c 81       	ldd	r25, Y+4	; 0x04
    2a46:	29 2f       	mov	r18, r25
    2a48:	22 95       	swap	r18
    2a4a:	2f 70       	andi	r18, 0x0F	; 15
    2a4c:	23 70       	andi	r18, 0x03	; 3
    2a4e:	22 0f       	add	r18, r18
    2a50:	32 2f       	mov	r19, r18
    2a52:	33 0f       	add	r19, r19
    2a54:	33 0f       	add	r19, r19
    2a56:	23 0f       	add	r18, r19
    2a58:	9f 70       	andi	r25, 0x0F	; 15
    2a5a:	92 0f       	add	r25, r18
    2a5c:	9c 83       	std	Y+4, r25	; 0x04
    2a5e:	9d 81       	ldd	r25, Y+5	; 0x05
    2a60:	94 fb       	bst	r25, 4
    2a62:	22 27       	eor	r18, r18
    2a64:	20 f9       	bld	r18, 0
    2a66:	22 0f       	add	r18, r18
    2a68:	32 2f       	mov	r19, r18
    2a6a:	33 0f       	add	r19, r19
    2a6c:	33 0f       	add	r19, r19
    2a6e:	23 0f       	add	r18, r19
    2a70:	9f 70       	andi	r25, 0x0F	; 15
    2a72:	92 0f       	add	r25, r18
    2a74:	9d 83       	std	Y+5, r25	; 0x05
    2a76:	9e 81       	ldd	r25, Y+6	; 0x06
    2a78:	29 2f       	mov	r18, r25
    2a7a:	22 95       	swap	r18
    2a7c:	2f 70       	andi	r18, 0x0F	; 15
    2a7e:	22 0f       	add	r18, r18
    2a80:	32 2f       	mov	r19, r18
    2a82:	33 0f       	add	r19, r19
    2a84:	33 0f       	add	r19, r19
    2a86:	23 0f       	add	r18, r19
    2a88:	9f 70       	andi	r25, 0x0F	; 15
    2a8a:	92 0f       	add	r25, r18
    2a8c:	9c 5e       	subi	r25, 0xEC	; 236
    2a8e:	9e 83       	std	Y+6, r25	; 0x06
    2a90:	df 91       	pop	r29
    2a92:	cf 91       	pop	r28
    2a94:	08 95       	ret

Disassembly of section .text.RTCWriteRegisters:

00003e9c <RTCWriteRegisters>:
}

bool RTCWriteRegisters( uint8_t u8RegisterAddr,
						uint8_t* pu8Data, 
						uint8_t u8Length )
{
    3e9c:	ff 92       	push	r15
    3e9e:	0f 93       	push	r16
    3ea0:	1f 93       	push	r17
    3ea2:	cf 93       	push	r28
    3ea4:	df 93       	push	r29
    3ea6:	f8 2e       	mov	r15, r24
    3ea8:	8b 01       	movw	r16, r22
    3eaa:	c4 2f       	mov	r28, r20
	bool bResult;
	
	MBASSERT( u8Length >= 1 );
    3eac:	41 11       	cpse	r20, r1
    3eae:	07 c0       	rjmp	.+14     	; 0x3ebe <RTCWriteRegisters+0x22>
    3eb0:	42 e9       	ldi	r20, 0x92	; 146
    3eb2:	50 e0       	ldi	r21, 0x00	; 0
    3eb4:	66 ef       	ldi	r22, 0xF6	; 246
    3eb6:	72 e0       	ldi	r23, 0x02	; 2
    3eb8:	80 e0       	ldi	r24, 0x00	; 0
    3eba:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
	
	// First send device address and write register address
	bResult = RTCStartTransaction( RTC_ADDRESS, false, true );
    3ebe:	41 e0       	ldi	r20, 0x01	; 1
    3ec0:	60 e0       	ldi	r22, 0x00	; 0
    3ec2:	8e ed       	ldi	r24, 0xDE	; 222
    3ec4:	0e 94 08 22 	call	0x4410	; 0x4410 <RTCStartTransaction>
    3ec8:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    3eca:	88 23       	and	r24, r24
    3ecc:	99 f0       	breq	.+38     	; 0x3ef4 <RTCWriteRegisters+0x58>
	{
		goto errorExit;
	}
	
	// Send the register address
	bResult = I2CTxByte( u8RegisterAddr );
    3ece:	8f 2d       	mov	r24, r15
    3ed0:	0e 94 19 1f 	call	0x3e32	; 0x3e32 <I2CTxByte>
    3ed4:	d8 2f       	mov	r29, r24
	
	if( false == bResult )
    3ed6:	81 11       	cpse	r24, r1
    3ed8:	0b c0       	rjmp	.+22     	; 0x3ef0 <RTCWriteRegisters+0x54>
    3eda:	0c c0       	rjmp	.+24     	; 0x3ef4 <RTCWriteRegisters+0x58>
	}
	
	// Now immediately send the sequential data
	while( u8Length )
	{
		bResult = I2CTxByte( *pu8Data );
    3edc:	f8 01       	movw	r30, r16
    3ede:	80 81       	ld	r24, Z
    3ee0:	0e 94 19 1f 	call	0x3e32	; 0x3e32 <I2CTxByte>
    3ee4:	d8 2f       	mov	r29, r24
		
		if( false == bResult )
    3ee6:	88 23       	and	r24, r24
    3ee8:	29 f0       	breq	.+10     	; 0x3ef4 <RTCWriteRegisters+0x58>
		{
			goto errorExit;
		}
		
		pu8Data++;
    3eea:	0f 5f       	subi	r16, 0xFF	; 255
    3eec:	1f 4f       	sbci	r17, 0xFF	; 255
		u8Length--;
    3eee:	c1 50       	subi	r28, 0x01	; 1
	{
		goto errorExit;
	}
	
	// Now immediately send the sequential data
	while( u8Length )
    3ef0:	c1 11       	cpse	r28, r1
    3ef2:	f4 cf       	rjmp	.-24     	; 0x3edc <RTCWriteRegisters+0x40>
		u8Length--;
	}
	
errorExit:

	I2CStop();
    3ef4:	0e 94 97 24 	call	0x492e	; 0x492e <I2CStop>
	
	return( bResult );
}
    3ef8:	8d 2f       	mov	r24, r29
    3efa:	df 91       	pop	r29
    3efc:	cf 91       	pop	r28
    3efe:	1f 91       	pop	r17
    3f00:	0f 91       	pop	r16
    3f02:	ff 90       	pop	r15
    3f04:	08 95       	ret

Disassembly of section .text.RTCWriteHW:

000027be <RTCWriteHW>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    27be:	fc 01       	movw	r30, r24
    27c0:	20 81       	ld	r18, Z
    27c2:	8d ec       	ldi	r24, 0xCD	; 205
    27c4:	28 9f       	mul	r18, r24
    27c6:	91 2d       	mov	r25, r1
    27c8:	11 24       	eor	r1, r1
    27ca:	96 95       	lsr	r25
    27cc:	96 95       	lsr	r25
    27ce:	96 95       	lsr	r25
    27d0:	30 e1       	ldi	r19, 0x10	; 16
    27d2:	93 9f       	mul	r25, r19
    27d4:	a0 01       	movw	r20, r0
    27d6:	11 24       	eor	r1, r1
    27d8:	99 0f       	add	r25, r25
    27da:	39 2f       	mov	r19, r25
    27dc:	33 0f       	add	r19, r19
    27de:	33 0f       	add	r19, r19
    27e0:	93 0f       	add	r25, r19
    27e2:	29 1b       	sub	r18, r25
    27e4:	24 2b       	or	r18, r20
    27e6:	20 83       	st	Z, r18
    27e8:	21 81       	ldd	r18, Z+1	; 0x01
    27ea:	28 9f       	mul	r18, r24
    27ec:	91 2d       	mov	r25, r1
    27ee:	11 24       	eor	r1, r1
    27f0:	96 95       	lsr	r25
    27f2:	96 95       	lsr	r25
    27f4:	96 95       	lsr	r25
    27f6:	30 e1       	ldi	r19, 0x10	; 16
    27f8:	93 9f       	mul	r25, r19
    27fa:	a0 01       	movw	r20, r0
    27fc:	11 24       	eor	r1, r1
    27fe:	99 0f       	add	r25, r25
    2800:	39 2f       	mov	r19, r25
    2802:	33 0f       	add	r19, r19
    2804:	33 0f       	add	r19, r19
    2806:	93 0f       	add	r25, r19
    2808:	29 1b       	sub	r18, r25
    280a:	24 2b       	or	r18, r20
    280c:	21 83       	std	Z+1, r18	; 0x01
    280e:	42 81       	ldd	r20, Z+2	; 0x02
    2810:	48 9f       	mul	r20, r24
    2812:	91 2d       	mov	r25, r1
    2814:	11 24       	eor	r1, r1
    2816:	96 95       	lsr	r25
    2818:	96 95       	lsr	r25
    281a:	96 95       	lsr	r25
    281c:	50 e1       	ldi	r21, 0x10	; 16
    281e:	95 9f       	mul	r25, r21
    2820:	90 01       	movw	r18, r0
    2822:	11 24       	eor	r1, r1
    2824:	99 0f       	add	r25, r25
    2826:	39 2f       	mov	r19, r25
    2828:	33 0f       	add	r19, r19
    282a:	33 0f       	add	r19, r19
    282c:	93 0f       	add	r25, r19
    282e:	49 1b       	sub	r20, r25
    2830:	24 2b       	or	r18, r20
    2832:	2f 7b       	andi	r18, 0xBF	; 191
    2834:	22 83       	std	Z+2, r18	; 0x02
    2836:	93 81       	ldd	r25, Z+3	; 0x03
    2838:	97 70       	andi	r25, 0x07	; 7
    283a:	98 60       	ori	r25, 0x08	; 8
    283c:	93 83       	std	Z+3, r25	; 0x03
    283e:	24 81       	ldd	r18, Z+4	; 0x04
    2840:	28 9f       	mul	r18, r24
    2842:	91 2d       	mov	r25, r1
    2844:	11 24       	eor	r1, r1
    2846:	96 95       	lsr	r25
    2848:	96 95       	lsr	r25
    284a:	96 95       	lsr	r25
    284c:	30 e1       	ldi	r19, 0x10	; 16
    284e:	93 9f       	mul	r25, r19
    2850:	a0 01       	movw	r20, r0
    2852:	11 24       	eor	r1, r1
    2854:	99 0f       	add	r25, r25
    2856:	39 2f       	mov	r19, r25
    2858:	33 0f       	add	r19, r19
    285a:	33 0f       	add	r19, r19
    285c:	93 0f       	add	r25, r19
    285e:	29 1b       	sub	r18, r25
    2860:	24 2b       	or	r18, r20
    2862:	24 83       	std	Z+4, r18	; 0x04
    2864:	25 81       	ldd	r18, Z+5	; 0x05
    2866:	28 9f       	mul	r18, r24
    2868:	91 2d       	mov	r25, r1
    286a:	11 24       	eor	r1, r1
    286c:	96 95       	lsr	r25
    286e:	96 95       	lsr	r25
    2870:	96 95       	lsr	r25
    2872:	30 e1       	ldi	r19, 0x10	; 16
    2874:	93 9f       	mul	r25, r19
    2876:	a0 01       	movw	r20, r0
    2878:	11 24       	eor	r1, r1
    287a:	99 0f       	add	r25, r25
    287c:	39 2f       	mov	r19, r25
    287e:	33 0f       	add	r19, r19
    2880:	33 0f       	add	r19, r19
    2882:	93 0f       	add	r25, r19
    2884:	29 1b       	sub	r18, r25
    2886:	24 2b       	or	r18, r20
    2888:	25 83       	std	Z+5, r18	; 0x05
    288a:	96 81       	ldd	r25, Z+6	; 0x06
    288c:	98 9f       	mul	r25, r24
    288e:	81 2d       	mov	r24, r1
    2890:	11 24       	eor	r1, r1
    2892:	86 95       	lsr	r24
    2894:	86 95       	lsr	r24
    2896:	86 95       	lsr	r24
    2898:	40 e1       	ldi	r20, 0x10	; 16
    289a:	84 9f       	mul	r24, r20
    289c:	90 01       	movw	r18, r0
    289e:	11 24       	eor	r1, r1
    28a0:	88 0f       	add	r24, r24
    28a2:	38 2f       	mov	r19, r24
    28a4:	33 0f       	add	r19, r19
    28a6:	33 0f       	add	r19, r19
    28a8:	83 0f       	add	r24, r19
    28aa:	98 1b       	sub	r25, r24
    28ac:	92 2b       	or	r25, r18
    28ae:	96 83       	std	Z+6, r25	; 0x06
    28b0:	47 e0       	ldi	r20, 0x07	; 7
    28b2:	bf 01       	movw	r22, r30
    28b4:	80 e0       	ldi	r24, 0x00	; 0
    28b6:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <RTCWriteRegisters>
    28ba:	08 95       	ret

Disassembly of section .text.RTCSetTime:

0000305c <RTCSetTime>:

// This sets the RTC to the specific time passed in. True is returned
// if it's 
bool RTCSetTime(uint64_t u64Timet)
{
    305c:	0f 93       	push	r16
    305e:	1f 93       	push	r17
    3060:	cf 93       	push	r28
    3062:	df 93       	push	r29
    3064:	cd b7       	in	r28, 0x3d	; 61
    3066:	de b7       	in	r29, 0x3e	; 62
    3068:	a8 97       	sbiw	r28, 0x28	; 40
    306a:	0f b6       	in	r0, 0x3f	; 63
    306c:	f8 94       	cli
    306e:	de bf       	out	0x3e, r29	; 62
    3070:	0f be       	out	0x3f, r0	; 63
    3072:	cd bf       	out	0x3d, r28	; 61
    3074:	29 a3       	std	Y+33, r18	; 0x21
    3076:	3a a3       	std	Y+34, r19	; 0x22
    3078:	4b a3       	std	Y+35, r20	; 0x23
    307a:	5c a3       	std	Y+36, r21	; 0x24
    307c:	6d a3       	std	Y+37, r22	; 0x25
    307e:	7e a3       	std	Y+38, r23	; 0x26
    3080:	8f a3       	std	Y+39, r24	; 0x27
    3082:	98 a7       	std	Y+40, r25	; 0x28
	struct tm sTime;
	struct tm *psTime;
	SMCP7940NTime sTimeHW;

	// Convert to GMTime
	memset((void *) &sTime, 0, sizeof(sTime));
    3084:	fe 01       	movw	r30, r28
    3086:	31 96       	adiw	r30, 0x01	; 1
    3088:	89 e1       	ldi	r24, 0x19	; 25
    308a:	df 01       	movw	r26, r30
    308c:	1d 92       	st	X+, r1
    308e:	8a 95       	dec	r24
    3090:	e9 f7       	brne	.-6      	; 0x308c <RTCSetTime+0x30>
	psTime = gmtime((const time_t *) &u64Timet);
    3092:	be 01       	movw	r22, r28
    3094:	6f 5d       	subi	r22, 0xDF	; 223
    3096:	7f 4f       	sbci	r23, 0xFF	; 255
    3098:	80 e8       	ldi	r24, 0x80	; 128
    309a:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <gmtime>
    309e:	8c 01       	movw	r16, r24
	MBASSERT(psTime);
    30a0:	89 2b       	or	r24, r25
    30a2:	39 f4       	brne	.+14     	; 0x30b2 <RTCSetTime+0x56>
    30a4:	42 e8       	ldi	r20, 0x82	; 130
    30a6:	51 e0       	ldi	r21, 0x01	; 1
    30a8:	66 ef       	ldi	r22, 0xF6	; 246
    30aa:	72 e0       	ldi	r23, 0x02	; 2
    30ac:	80 e0       	ldi	r24, 0x00	; 0
    30ae:	0e 94 f2 23 	call	0x47e4	; 0x47e4 <PlatformAssert>
	memcpy((void *) &sTime, (void *) psTime, sizeof(sTime));
    30b2:	a8 01       	movw	r20, r16
    30b4:	60 e8       	ldi	r22, 0x80	; 128
    30b6:	29 e1       	ldi	r18, 0x19	; 25
    30b8:	30 e0       	ldi	r19, 0x00	; 0
    30ba:	ce 01       	movw	r24, r28
    30bc:	01 96       	adiw	r24, 0x01	; 1
    30be:	0e 94 96 23 	call	0x472c	; 0x472c <memcpy>
	
	// Now convert to hardware
	StructTMToHW(&sTime,
    30c2:	be 01       	movw	r22, r28
    30c4:	66 5e       	subi	r22, 0xE6	; 230
    30c6:	7f 4f       	sbci	r23, 0xFF	; 255
    30c8:	ce 01       	movw	r24, r28
    30ca:	01 96       	adiw	r24, 0x01	; 1
    30cc:	0e 94 ed 20 	call	0x41da	; 0x41da <StructTMToHW>
				 &sTimeHW);
	
	// Set the time			 
	cli();
    30d0:	f8 94       	cli
	sg_u64Time = u64Timet;
    30d2:	79 a1       	ldd	r23, Y+33	; 0x21
    30d4:	6a a1       	ldd	r22, Y+34	; 0x22
    30d6:	5b a1       	ldd	r21, Y+35	; 0x23
    30d8:	4c a1       	ldd	r20, Y+36	; 0x24
    30da:	3d a1       	ldd	r19, Y+37	; 0x25
    30dc:	2e a1       	ldd	r18, Y+38	; 0x26
    30de:	9f a1       	ldd	r25, Y+39	; 0x27
    30e0:	88 a5       	ldd	r24, Y+40	; 0x28
    30e2:	70 93 45 09 	sts	0x0945, r23	; 0x800945 <sg_u64Time>
    30e6:	60 93 46 09 	sts	0x0946, r22	; 0x800946 <sg_u64Time+0x1>
    30ea:	50 93 47 09 	sts	0x0947, r21	; 0x800947 <sg_u64Time+0x2>
    30ee:	40 93 48 09 	sts	0x0948, r20	; 0x800948 <sg_u64Time+0x3>
    30f2:	30 93 49 09 	sts	0x0949, r19	; 0x800949 <sg_u64Time+0x4>
    30f6:	20 93 4a 09 	sts	0x094A, r18	; 0x80094a <sg_u64Time+0x5>
    30fa:	90 93 4b 09 	sts	0x094B, r25	; 0x80094b <sg_u64Time+0x6>
    30fe:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <sg_u64Time+0x7>
	sei();
    3102:	78 94       	sei
	
	// Now go tell the hardware about it
	return(RTCWriteHW(&sTimeHW));
    3104:	ce 01       	movw	r24, r28
    3106:	4a 96       	adiw	r24, 0x1a	; 26
    3108:	0e 94 df 13 	call	0x27be	; 0x27be <RTCWriteHW>
}
    310c:	a8 96       	adiw	r28, 0x28	; 40
    310e:	0f b6       	in	r0, 0x3f	; 63
    3110:	f8 94       	cli
    3112:	de bf       	out	0x3e, r29	; 62
    3114:	0f be       	out	0x3f, r0	; 63
    3116:	cd bf       	out	0x3d, r28	; 61
    3118:	df 91       	pop	r29
    311a:	cf 91       	pop	r28
    311c:	1f 91       	pop	r17
    311e:	0f 91       	pop	r16
    3120:	08 95       	ret

Disassembly of section .text.RTCInit:

000016ba <RTCInit>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    16ba:	ff 92       	push	r15
    16bc:	0f 93       	push	r16
    16be:	1f 93       	push	r17
    16c0:	cf 93       	push	r28
    16c2:	df 93       	push	r29
    16c4:	cd b7       	in	r28, 0x3d	; 61
    16c6:	de b7       	in	r29, 0x3e	; 62
    16c8:	a1 97       	sbiw	r28, 0x21	; 33
    16ca:	0f b6       	in	r0, 0x3f	; 63
    16cc:	f8 94       	cli
    16ce:	de bf       	out	0x3e, r29	; 62
    16d0:	0f be       	out	0x3f, r0	; 63
    16d2:	cd bf       	out	0x3d, r28	; 61
    16d4:	19 82       	std	Y+1, r1	; 0x01
    16d6:	41 e0       	ldi	r20, 0x01	; 1
    16d8:	be 01       	movw	r22, r28
    16da:	6f 5f       	subi	r22, 0xFF	; 255
    16dc:	7f 4f       	sbci	r23, 0xFF	; 255
    16de:	87 e0       	ldi	r24, 0x07	; 7
    16e0:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <RTCWriteRegisters>
    16e4:	18 2f       	mov	r17, r24
    16e6:	88 23       	and	r24, r24
    16e8:	09 f4       	brne	.+2      	; 0x16ec <RTCInit+0x32>
    16ea:	eb c0       	rjmp	.+470    	; 0x18c2 <RTCInit+0x208>
    16ec:	80 e8       	ldi	r24, 0x80	; 128
    16ee:	89 83       	std	Y+1, r24	; 0x01
    16f0:	41 e0       	ldi	r20, 0x01	; 1
    16f2:	be 01       	movw	r22, r28
    16f4:	6f 5f       	subi	r22, 0xFF	; 255
    16f6:	7f 4f       	sbci	r23, 0xFF	; 255
    16f8:	80 e0       	ldi	r24, 0x00	; 0
    16fa:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <RTCWriteRegisters>
    16fe:	18 2f       	mov	r17, r24
    1700:	81 11       	cpse	r24, r1
    1702:	17 c0       	rjmp	.+46     	; 0x1732 <RTCInit+0x78>
    1704:	de c0       	rjmp	.+444    	; 0x18c2 <RTCInit+0x208>
    1706:	19 82       	std	Y+1, r1	; 0x01
    1708:	41 e0       	ldi	r20, 0x01	; 1
    170a:	be 01       	movw	r22, r28
    170c:	6f 5f       	subi	r22, 0xFF	; 255
    170e:	7f 4f       	sbci	r23, 0xFF	; 255
    1710:	83 e0       	ldi	r24, 0x03	; 3
    1712:	0e 94 71 1d 	call	0x3ae2	; 0x3ae2 <RTCReadRegisters>
    1716:	18 2f       	mov	r17, r24
    1718:	88 23       	and	r24, r24
    171a:	09 f4       	brne	.+2      	; 0x171e <RTCInit+0x64>
    171c:	d2 c0       	rjmp	.+420    	; 0x18c2 <RTCInit+0x208>
    171e:	89 81       	ldd	r24, Y+1	; 0x01
    1720:	85 fd       	sbrc	r24, 5
    1722:	0a c0       	rjmp	.+20     	; 0x1738 <RTCInit+0x7e>
    1724:	60 e0       	ldi	r22, 0x00	; 0
    1726:	70 e0       	ldi	r23, 0x00	; 0
    1728:	cb 01       	movw	r24, r22
    172a:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    172e:	0f 5f       	subi	r16, 0xFF	; 255
    1730:	01 c0       	rjmp	.+2      	; 0x1734 <RTCInit+0x7a>
    1732:	00 e0       	ldi	r16, 0x00	; 0
    1734:	08 3c       	cpi	r16, 0xC8	; 200
    1736:	38 f3       	brcs	.-50     	; 0x1706 <RTCInit+0x4c>
    1738:	08 3c       	cpi	r16, 0xC8	; 200
    173a:	08 f0       	brcs	.+2      	; 0x173e <RTCInit+0x84>
    173c:	c2 c0       	rjmp	.+388    	; 0x18c2 <RTCInit+0x208>
    173e:	89 81       	ldd	r24, Y+1	; 0x01
    1740:	88 60       	ori	r24, 0x08	; 8
    1742:	89 83       	std	Y+1, r24	; 0x01
    1744:	41 e0       	ldi	r20, 0x01	; 1
    1746:	be 01       	movw	r22, r28
    1748:	6f 5f       	subi	r22, 0xFF	; 255
    174a:	7f 4f       	sbci	r23, 0xFF	; 255
    174c:	83 e0       	ldi	r24, 0x03	; 3
    174e:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <RTCWriteRegisters>
    1752:	18 2f       	mov	r17, r24
    1754:	88 23       	and	r24, r24
    1756:	09 f4       	brne	.+2      	; 0x175a <RTCInit+0xa0>
    1758:	b4 c0       	rjmp	.+360    	; 0x18c2 <RTCInit+0x208>
    175a:	41 e0       	ldi	r20, 0x01	; 1
    175c:	be 01       	movw	r22, r28
    175e:	6f 5f       	subi	r22, 0xFF	; 255
    1760:	7f 4f       	sbci	r23, 0xFF	; 255
    1762:	82 e0       	ldi	r24, 0x02	; 2
    1764:	0e 94 71 1d 	call	0x3ae2	; 0x3ae2 <RTCReadRegisters>
    1768:	18 2f       	mov	r17, r24
    176a:	88 23       	and	r24, r24
    176c:	09 f4       	brne	.+2      	; 0x1770 <RTCInit+0xb6>
    176e:	a9 c0       	rjmp	.+338    	; 0x18c2 <RTCInit+0x208>
    1770:	89 81       	ldd	r24, Y+1	; 0x01
    1772:	8f 7b       	andi	r24, 0xBF	; 191
    1774:	89 83       	std	Y+1, r24	; 0x01
    1776:	41 e0       	ldi	r20, 0x01	; 1
    1778:	be 01       	movw	r22, r28
    177a:	6f 5f       	subi	r22, 0xFF	; 255
    177c:	7f 4f       	sbci	r23, 0xFF	; 255
    177e:	82 e0       	ldi	r24, 0x02	; 2
    1780:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <RTCWriteRegisters>
    1784:	18 2f       	mov	r17, r24
    1786:	88 23       	and	r24, r24
    1788:	09 f4       	brne	.+2      	; 0x178c <RTCInit+0xd2>
    178a:	9b c0       	rjmp	.+310    	; 0x18c2 <RTCInit+0x208>
    178c:	ce 01       	movw	r24, r28
    178e:	02 96       	adiw	r24, 0x02	; 2
    1790:	0e 94 da 14 	call	0x29b4	; 0x29b4 <RTCReadHW>
    1794:	18 2f       	mov	r17, r24
    1796:	88 23       	and	r24, r24
    1798:	09 f4       	brne	.+2      	; 0x179c <RTCInit+0xe2>
    179a:	93 c0       	rjmp	.+294    	; 0x18c2 <RTCInit+0x208>
    179c:	8a 81       	ldd	r24, Y+2	; 0x02
    179e:	8c 33       	cpi	r24, 0x3C	; 60
    17a0:	10 f4       	brcc	.+4      	; 0x17a6 <RTCInit+0xec>
    17a2:	10 e0       	ldi	r17, 0x00	; 0
    17a4:	01 c0       	rjmp	.+2      	; 0x17a8 <RTCInit+0xee>
    17a6:	11 e0       	ldi	r17, 0x01	; 1
    17a8:	8b 81       	ldd	r24, Y+3	; 0x03
    17aa:	8c 33       	cpi	r24, 0x3C	; 60
    17ac:	08 f0       	brcs	.+2      	; 0x17b0 <RTCInit+0xf6>
    17ae:	11 e0       	ldi	r17, 0x01	; 1
    17b0:	8c 81       	ldd	r24, Y+4	; 0x04
    17b2:	8c 33       	cpi	r24, 0x3C	; 60
    17b4:	08 f0       	brcs	.+2      	; 0x17b8 <RTCInit+0xfe>
    17b6:	11 e0       	ldi	r17, 0x01	; 1
    17b8:	8d 81       	ldd	r24, Y+5	; 0x05
    17ba:	81 50       	subi	r24, 0x01	; 1
    17bc:	87 30       	cpi	r24, 0x07	; 7
    17be:	08 f0       	brcs	.+2      	; 0x17c2 <RTCInit+0x108>
    17c0:	11 e0       	ldi	r17, 0x01	; 1
    17c2:	2f 81       	ldd	r18, Y+7	; 0x07
    17c4:	8f ef       	ldi	r24, 0xFF	; 255
    17c6:	82 0f       	add	r24, r18
    17c8:	8c 30       	cpi	r24, 0x0C	; 12
    17ca:	18 f5       	brcc	.+70     	; 0x1812 <RTCInit+0x158>
    17cc:	0e 81       	ldd	r16, Y+6	; 0x06
    17ce:	00 23       	and	r16, r16
    17d0:	11 f1       	breq	.+68     	; 0x1816 <RTCInit+0x15c>
    17d2:	82 2f       	mov	r24, r18
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	01 97       	sbiw	r24, 0x01	; 1
    17d8:	09 2e       	mov	r0, r25
    17da:	00 0c       	add	r0, r0
    17dc:	aa 0b       	sbc	r26, r26
    17de:	87 5d       	subi	r24, 0xD7	; 215
    17e0:	9c 4f       	sbci	r25, 0xFC	; 252
    17e2:	af 4f       	sbci	r26, 0xFF	; 255
    17e4:	fc 01       	movw	r30, r24
    17e6:	f4 90       	lpm	r15, Z
    17e8:	a7 fd       	sbrc	r26, 7
    17ea:	f0 80       	ld	r15, Z
    17ec:	22 30       	cpi	r18, 0x02	; 2
    17ee:	71 f4       	brne	.+28     	; 0x180c <RTCInit+0x152>
    17f0:	88 85       	ldd	r24, Y+8	; 0x08
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	84 31       	cpi	r24, 0x14	; 20
    17f6:	91 05       	cpc	r25, r1
    17f8:	18 f4       	brcc	.+6      	; 0x1800 <RTCInit+0x146>
    17fa:	8c 5c       	subi	r24, 0xCC	; 204
    17fc:	97 4f       	sbci	r25, 0xF7	; 247
    17fe:	02 c0       	rjmp	.+4      	; 0x1804 <RTCInit+0x14a>
    1800:	80 53       	subi	r24, 0x30	; 48
    1802:	98 4f       	sbci	r25, 0xF8	; 248
    1804:	0e 94 16 23 	call	0x462c	; 0x462c <IsLeapYear>
    1808:	81 11       	cpse	r24, r1
    180a:	f3 94       	inc	r15
    180c:	f0 16       	cp	r15, r16
    180e:	28 f0       	brcs	.+10     	; 0x181a <RTCInit+0x160>
    1810:	05 c0       	rjmp	.+10     	; 0x181c <RTCInit+0x162>
    1812:	11 e0       	ldi	r17, 0x01	; 1
    1814:	03 c0       	rjmp	.+6      	; 0x181c <RTCInit+0x162>
    1816:	11 e0       	ldi	r17, 0x01	; 1
    1818:	01 c0       	rjmp	.+2      	; 0x181c <RTCInit+0x162>
    181a:	11 e0       	ldi	r17, 0x01	; 1
    181c:	11 23       	and	r17, r17
    181e:	b9 f0       	breq	.+46     	; 0x184e <RTCInit+0x194>
    1820:	1a 82       	std	Y+2, r1	; 0x02
    1822:	1b 82       	std	Y+3, r1	; 0x03
    1824:	1c 82       	std	Y+4, r1	; 0x04
    1826:	81 e0       	ldi	r24, 0x01	; 1
    1828:	8e 83       	std	Y+6, r24	; 0x06
    182a:	8f 83       	std	Y+7, r24	; 0x07
    182c:	88 e1       	ldi	r24, 0x18	; 24
    182e:	88 87       	std	Y+8, r24	; 0x08
    1830:	ce 01       	movw	r24, r28
    1832:	02 96       	adiw	r24, 0x02	; 2
    1834:	0e 94 df 13 	call	0x27be	; 0x27be <RTCWriteHW>
    1838:	18 2f       	mov	r17, r24
    183a:	88 23       	and	r24, r24
    183c:	09 f4       	brne	.+2      	; 0x1840 <RTCInit+0x186>
    183e:	41 c0       	rjmp	.+130    	; 0x18c2 <RTCInit+0x208>
    1840:	ce 01       	movw	r24, r28
    1842:	02 96       	adiw	r24, 0x02	; 2
    1844:	0e 94 da 14 	call	0x29b4	; 0x29b4 <RTCReadHW>
    1848:	18 2f       	mov	r17, r24
    184a:	88 23       	and	r24, r24
    184c:	d1 f1       	breq	.+116    	; 0x18c2 <RTCInit+0x208>
    184e:	be 01       	movw	r22, r28
    1850:	67 5f       	subi	r22, 0xF7	; 247
    1852:	7f 4f       	sbci	r23, 0xFF	; 255
    1854:	ce 01       	movw	r24, r28
    1856:	02 96       	adiw	r24, 0x02	; 2
    1858:	0e 94 b0 1d 	call	0x3b60	; 0x3b60 <HWToStructTM>
    185c:	ce 01       	movw	r24, r28
    185e:	09 96       	adiw	r24, 0x09	; 9
    1860:	0e 94 ae 1c 	call	0x395c	; 0x395c <mktime>
    1864:	8b 01       	movw	r16, r22
    1866:	9c 01       	movw	r18, r24
    1868:	f8 94       	cli
    186a:	00 93 45 09 	sts	0x0945, r16	; 0x800945 <sg_u64Time>
    186e:	10 93 46 09 	sts	0x0946, r17	; 0x800946 <sg_u64Time+0x1>
    1872:	20 93 47 09 	sts	0x0947, r18	; 0x800947 <sg_u64Time+0x2>
    1876:	30 93 48 09 	sts	0x0948, r19	; 0x800948 <sg_u64Time+0x3>
    187a:	10 92 49 09 	sts	0x0949, r1	; 0x800949 <sg_u64Time+0x4>
    187e:	10 92 4a 09 	sts	0x094A, r1	; 0x80094a <sg_u64Time+0x5>
    1882:	10 92 4b 09 	sts	0x094B, r1	; 0x80094b <sg_u64Time+0x6>
    1886:	10 92 4c 09 	sts	0x094C, r1	; 0x80094c <sg_u64Time+0x7>
    188a:	78 94       	sei
    188c:	87 b1       	in	r24, 0x07	; 7
    188e:	8e 7f       	andi	r24, 0xFE	; 254
    1890:	87 b9       	out	0x07, r24	; 7
    1892:	88 b1       	in	r24, 0x08	; 8
    1894:	81 60       	ori	r24, 0x01	; 1
    1896:	88 b9       	out	0x08, r24	; 8
    1898:	41 e0       	ldi	r20, 0x01	; 1
    189a:	be 01       	movw	r22, r28
    189c:	6f 5f       	subi	r22, 0xFF	; 255
    189e:	7f 4f       	sbci	r23, 0xFF	; 255
    18a0:	87 e0       	ldi	r24, 0x07	; 7
    18a2:	0e 94 71 1d 	call	0x3ae2	; 0x3ae2 <RTCReadRegisters>
    18a6:	18 2f       	mov	r17, r24
    18a8:	88 23       	and	r24, r24
    18aa:	59 f0       	breq	.+22     	; 0x18c2 <RTCInit+0x208>
    18ac:	89 81       	ldd	r24, Y+1	; 0x01
    18ae:	80 64       	ori	r24, 0x40	; 64
    18b0:	89 83       	std	Y+1, r24	; 0x01
    18b2:	41 e0       	ldi	r20, 0x01	; 1
    18b4:	be 01       	movw	r22, r28
    18b6:	6f 5f       	subi	r22, 0xFF	; 255
    18b8:	7f 4f       	sbci	r23, 0xFF	; 255
    18ba:	87 e0       	ldi	r24, 0x07	; 7
    18bc:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <RTCWriteRegisters>
    18c0:	18 2f       	mov	r17, r24
    18c2:	81 2f       	mov	r24, r17
    18c4:	a1 96       	adiw	r28, 0x21	; 33
    18c6:	0f b6       	in	r0, 0x3f	; 63
    18c8:	f8 94       	cli
    18ca:	de bf       	out	0x3e, r29	; 62
    18cc:	0f be       	out	0x3f, r0	; 63
    18ce:	cd bf       	out	0x3d, r28	; 61
    18d0:	df 91       	pop	r29
    18d2:	cf 91       	pop	r28
    18d4:	1f 91       	pop	r17
    18d6:	0f 91       	pop	r16
    18d8:	ff 90       	pop	r15
    18da:	08 95       	ret

Disassembly of section .text.SDSetCS:

00004db4 <SDSetCS>:
static uint8_t sg_u8CSD[16];

// This will provide a !CS assertion or deassertion with pre/postamble clock
static void SDSetCS(bool bAsserted)
{
	if (bAsserted)
    4db4:	88 23       	and	r24, r24
    4db6:	21 f0       	breq	.+8      	; 0x4dc0 <SDSetCS+0xc>
	{
		SD_CS_ASSERT();
    4db8:	88 b1       	in	r24, 0x08	; 8
    4dba:	8f 7b       	andi	r24, 0xBF	; 191
    4dbc:	88 b9       	out	0x08, r24	; 8
    4dbe:	08 95       	ret
	}
	else
	{
		SD_CS_DEASSERT();
    4dc0:	88 b1       	in	r24, 0x08	; 8
    4dc2:	80 64       	ori	r24, 0x40	; 64
    4dc4:	88 b9       	out	0x08, r24	; 8
    4dc6:	08 95       	ret

Disassembly of section .text.SDPowerup:

0000454e <SDPowerup>:

// Sends SD powerup sequence to card and attempts to initialize it
static void SDPowerup(void)
{
	// Set SPI baud rate to (SD_SPEED_SLOW, which is the max for the init sequence)
	(void) SPISetBaudRate(SD_SPEED_SLOW);
    454e:	60 e8       	ldi	r22, 0x80	; 128
    4550:	7a e1       	ldi	r23, 0x1A	; 26
    4552:	86 e0       	ldi	r24, 0x06	; 6
    4554:	90 e0       	ldi	r25, 0x00	; 0
    4556:	0e 94 65 17 	call	0x2eca	; 0x2eca <SPISetBaudRate>
	
	// Deassert chip select
	SD_CS_DEASSERT();
    455a:	88 b1       	in	r24, 0x08	; 8
    455c:	80 64       	ori	r24, 0x40	; 64
    455e:	88 b9       	out	0x08, r24	; 8
	
	// Delay time after possible deassertion (2ms)
	Delay(2000);
    4560:	60 ed       	ldi	r22, 0xD0	; 208
    4562:	77 e0       	ldi	r23, 0x07	; 7
    4564:	80 e0       	ldi	r24, 0x00	; 0
    4566:	90 e0       	ldi	r25, 0x00	; 0
    4568:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
	
	// Send 74/80 bits of 0xff as a reset (80 bits required since we're byte-
	// sized transactions)
	SPIWritePattern(0xff,
    456c:	40 e1       	ldi	r20, 0x10	; 16
    456e:	50 e0       	ldi	r21, 0x00	; 0
    4570:	6f ef       	ldi	r22, 0xFF	; 255
    4572:	70 e0       	ldi	r23, 0x00	; 0
    4574:	82 e0       	ldi	r24, 0x02	; 2
    4576:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
				    128/8);

	// Delay time after write
	Delay(2000);
    457a:	60 ed       	ldi	r22, 0xD0	; 208
    457c:	77 e0       	ldi	r23, 0x07	; 7
    457e:	80 e0       	ldi	r24, 0x00	; 0
    4580:	90 e0       	ldi	r25, 0x00	; 0
    4582:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    4586:	08 95       	ret

Disassembly of section .text.SDCommand:

0000341e <SDCommand>:
#define CMD8_CRC    0x87

// Sends a command to the SD card, including argument an CRC
static uint8_t SDCommand(uint8_t u8Cmd,
						 uint32_t u32Arg)
{
    341e:	df 92       	push	r13
    3420:	ef 92       	push	r14
    3422:	ff 92       	push	r15
    3424:	0f 93       	push	r16
    3426:	1f 93       	push	r17
    3428:	cf 93       	push	r28
    342a:	df 93       	push	r29
    342c:	cd b7       	in	r28, 0x3d	; 61
    342e:	de b7       	in	r29, 0x3e	; 62
    3430:	27 97       	sbiw	r28, 0x07	; 7
    3432:	0f b6       	in	r0, 0x3f	; 63
    3434:	f8 94       	cli
    3436:	de bf       	out	0x3e, r29	; 62
    3438:	0f be       	out	0x3f, r0	; 63
    343a:	cd bf       	out	0x3d, r28	; 61
    343c:	18 2f       	mov	r17, r24
    343e:	04 2f       	mov	r16, r20
    3440:	f5 2e       	mov	r15, r21
    3442:	e6 2e       	mov	r14, r22
    3444:	d7 2e       	mov	r13, r23
	uint8_t u8Buffer[sizeof(u8Cmd) + sizeof(u32Arg) + sizeof(u8CRC)];
	uint8_t u8Response;
	uint8_t u8Count;
	
	// If this is an ACMD, prefix a CMD55
	if (u8Cmd & 0x80)
    3446:	88 23       	and	r24, r24
    3448:	4c f4       	brge	.+18     	; 0x345c <SDCommand+0x3e>
	{
		u8Response = SDCommand(CMD55,
    344a:	40 e0       	ldi	r20, 0x00	; 0
    344c:	50 e0       	ldi	r21, 0x00	; 0
    344e:	ba 01       	movw	r22, r20
    3450:	87 e3       	ldi	r24, 0x37	; 55
    3452:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    3456:	8f 83       	std	Y+7, r24	; 0x07
							   CMD55_ARG);
							   
		if (u8Response > 1)
    3458:	82 30       	cpi	r24, 0x02	; 2
    345a:	40 f5       	brcc	.+80     	; 0x34ac <SDCommand+0x8e>
			return(u8Response);
		}
	}
	
	// SD Command (OR in 0x40 so bit 47 is always a 1
	u8Buffer[0] = (u8Cmd & 0x7f) | 0x40;
    345c:	81 2f       	mov	r24, r17
    345e:	8f 73       	andi	r24, 0x3F	; 63
    3460:	80 64       	ori	r24, 0x40	; 64
    3462:	89 83       	std	Y+1, r24	; 0x01
	
	// 32 Bits of argument
	u8Buffer[1] = (uint8_t) (u32Arg >> 24);
    3464:	da 82       	std	Y+2, r13	; 0x02
	u8Buffer[2] = (uint8_t) (u32Arg >> 16);
    3466:	eb 82       	std	Y+3, r14	; 0x03
	u8Buffer[3] = (uint8_t) (u32Arg >> 8);
    3468:	fc 82       	std	Y+4, r15	; 0x04
	u8Buffer[4] = (uint8_t) (u32Arg >> 0);
    346a:	0d 83       	std	Y+5, r16	; 0x05
	
	// Valid CRCs for specific commands
	u8CRC = 0;
	if (CMD0 == u8Cmd)
    346c:	11 23       	and	r17, r17
    346e:	11 f0       	breq	.+4      	; 0x3474 <SDCommand+0x56>
	u8Buffer[2] = (uint8_t) (u32Arg >> 16);
	u8Buffer[3] = (uint8_t) (u32Arg >> 8);
	u8Buffer[4] = (uint8_t) (u32Arg >> 0);
	
	// Valid CRCs for specific commands
	u8CRC = 0;
    3470:	80 e0       	ldi	r24, 0x00	; 0
    3472:	01 c0       	rjmp	.+2      	; 0x3476 <SDCommand+0x58>
	if (CMD0 == u8Cmd)
	{
		u8CRC = 0x95;
    3474:	85 e9       	ldi	r24, 0x95	; 149
	}
	
	if (CMD8 == u8Cmd)
    3476:	18 30       	cpi	r17, 0x08	; 8
    3478:	09 f4       	brne	.+2      	; 0x347c <SDCommand+0x5e>
	{
		u8CRC = 0x87;
    347a:	87 e8       	ldi	r24, 0x87	; 135
	}
	
	// Now the CRC - Bit 0 means "ignore CRC"
	u8Buffer[5] = (uint8_t) (u8CRC | 0x01);
    347c:	81 60       	ori	r24, 0x01	; 1
    347e:	8e 83       	std	Y+6, r24	; 0x06
	
	// Send all bytes to the SD card
	SPIWrite(u8Buffer,
    3480:	46 e0       	ldi	r20, 0x06	; 6
    3482:	50 e0       	ldi	r21, 0x00	; 0
    3484:	be 01       	movw	r22, r28
    3486:	6f 5f       	subi	r22, 0xFF	; 255
    3488:	7f 4f       	sbci	r23, 0xFF	; 255
    348a:	81 e0       	ldi	r24, 0x01	; 1
    348c:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
			 sizeof(u8Buffer));
			 
	u8Count = 10;
    3490:	1a e0       	ldi	r17, 0x0A	; 10
	
	do 
	{
		SPIRead(&u8Response,
    3492:	41 e0       	ldi	r20, 0x01	; 1
    3494:	50 e0       	ldi	r21, 0x00	; 0
    3496:	be 01       	movw	r22, r28
    3498:	69 5f       	subi	r22, 0xF9	; 249
    349a:	7f 4f       	sbci	r23, 0xFF	; 255
    349c:	83 e0       	ldi	r24, 0x03	; 3
    349e:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
				sizeof(u8Response));
	} while ((u8Response & 0x80) && --u8Count);
    34a2:	8f 81       	ldd	r24, Y+7	; 0x07
    34a4:	88 23       	and	r24, r24
    34a6:	14 f4       	brge	.+4      	; 0x34ac <SDCommand+0x8e>
    34a8:	11 50       	subi	r17, 0x01	; 1
    34aa:	99 f7       	brne	.-26     	; 0x3492 <SDCommand+0x74>
	
	return(u8Response);
}
    34ac:	27 96       	adiw	r28, 0x07	; 7
    34ae:	0f b6       	in	r0, 0x3f	; 63
    34b0:	f8 94       	cli
    34b2:	de bf       	out	0x3e, r29	; 62
    34b4:	0f be       	out	0x3f, r0	; 63
    34b6:	cd bf       	out	0x3d, r28	; 61
    34b8:	df 91       	pop	r29
    34ba:	cf 91       	pop	r28
    34bc:	1f 91       	pop	r17
    34be:	0f 91       	pop	r16
    34c0:	ff 90       	pop	r15
    34c2:	ef 90       	pop	r14
    34c4:	df 90       	pop	r13
    34c6:	08 95       	ret

Disassembly of section .text.SDGoIdle:

00004c4a <SDGoIdle>:
			sizeof(uint32_t));
}

// SD - Go idle!
static uint8_t SDGoIdle(uint8_t *pu8Response)
{
    4c4a:	cf 93       	push	r28
	uint8_t u8Response;
	
	SDSetCS(true);
    4c4c:	81 e0       	ldi	r24, 0x01	; 1
    4c4e:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
	
	// Send our CMD0 (go idle)
	u8Response = SDCommand(CMD0,
    4c52:	40 e0       	ldi	r20, 0x00	; 0
    4c54:	50 e0       	ldi	r21, 0x00	; 0
    4c56:	ba 01       	movw	r22, r20
    4c58:	80 e0       	ldi	r24, 0x00	; 0
    4c5a:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    4c5e:	c8 2f       	mov	r28, r24
						   CMD0_ARG);
						   
	SDSetCS(false);
    4c60:	80 e0       	ldi	r24, 0x00	; 0
    4c62:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>

	return(u8Response);
}
    4c66:	8c 2f       	mov	r24, r28
    4c68:	cf 91       	pop	r28
    4c6a:	08 95       	ret

Disassembly of section .text.SDSendOpCondition:

00004660 <SDSendOpCondition>:
#define ACMD41_CRC  0x00

// Send operation condition
static uint8_t SDSendOpCondition(uint8_t *pu8Response,
								 uint32_t u32Arg)
{
    4660:	cf 92       	push	r12
    4662:	df 92       	push	r13
    4664:	ef 92       	push	r14
    4666:	ff 92       	push	r15
    4668:	cf 93       	push	r28
    466a:	6a 01       	movw	r12, r20
    466c:	7b 01       	movw	r14, r22
	uint8_t u8Response;
	
	// Assert chip select
	SDSetCS(true);
    466e:	81 e0       	ldi	r24, 0x01	; 1
    4670:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
	
	// Send the app command
	u8Response = SDCommand(ACMD41,
    4674:	b7 01       	movw	r22, r14
    4676:	a6 01       	movw	r20, r12
    4678:	89 ea       	ldi	r24, 0xA9	; 169
    467a:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    467e:	c8 2f       	mov	r28, r24
						   u32Arg);
	// Deassert chip select
	SDSetCS(false);
    4680:	80 e0       	ldi	r24, 0x00	; 0
    4682:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
	
	return(u8Response);
}
    4686:	8c 2f       	mov	r24, r28
    4688:	cf 91       	pop	r28
    468a:	ff 90       	pop	r15
    468c:	ef 90       	pop	r14
    468e:	df 90       	pop	r13
    4690:	cf 90       	pop	r12
    4692:	08 95       	ret

Disassembly of section .text.SDSendOpConditionArg:

000040d8 <SDSendOpConditionArg>:
	return(u8Response);
}

static uint8_t SDSendOpConditionArg(uint8_t *pu8Resp,
									uint32_t u32Arg)
{
    40d8:	cf 92       	push	r12
    40da:	df 92       	push	r13
    40dc:	ef 92       	push	r14
    40de:	ff 92       	push	r15
    40e0:	0f 93       	push	r16
    40e2:	1f 93       	push	r17
    40e4:	cf 93       	push	r28
    40e6:	df 93       	push	r29
    40e8:	8c 01       	movw	r16, r24
    40ea:	6a 01       	movw	r12, r20
    40ec:	7b 01       	movw	r14, r22
	uint8_t u8Attempts;
	uint8_t u8Response;
	
	u8Attempts = 0;
    40ee:	c0 e0       	ldi	r28, 0x00	; 0
		
	// Loop until it comes alive - if it comes alive. Put the card in idle state.
	while (u8Attempts < SD_GO_IDLE_RETRIES)
    40f0:	0f c0       	rjmp	.+30     	; 0x4110 <SDSendOpConditionArg+0x38>
	{
		u8Response = SDSendOpCondition(pu8Resp,
    40f2:	b7 01       	movw	r22, r14
    40f4:	a6 01       	movw	r20, r12
    40f6:	c8 01       	movw	r24, r16
    40f8:	0e 94 30 23 	call	0x4660	; 0x4660 <SDSendOpCondition>
    40fc:	d8 2f       	mov	r29, r24
									   u32Arg);
		if (0 == u8Response)
    40fe:	88 23       	and	r24, r24
    4100:	49 f0       	breq	.+18     	; 0x4114 <SDSendOpConditionArg+0x3c>
		{
			break;
		}
			
		// Give it a little time to settle
		Delay(10000);
    4102:	60 e1       	ldi	r22, 0x10	; 16
    4104:	77 e2       	ldi	r23, 0x27	; 39
    4106:	80 e0       	ldi	r24, 0x00	; 0
    4108:	90 e0       	ldi	r25, 0x00	; 0
    410a:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
		u8Attempts++;
    410e:	cf 5f       	subi	r28, 0xFF	; 255
	uint8_t u8Response;
	
	u8Attempts = 0;
		
	// Loop until it comes alive - if it comes alive. Put the card in idle state.
	while (u8Attempts < SD_GO_IDLE_RETRIES)
    4110:	c4 36       	cpi	r28, 0x64	; 100
    4112:	78 f3       	brcs	.-34     	; 0x40f2 <SDSendOpConditionArg+0x1a>
		Delay(10000);
		u8Attempts++;
	}

	// If we've retried too much, bail out. We're done.
	if (SD_GO_IDLE_RETRIES == u8Attempts)
    4114:	c4 36       	cpi	r28, 0x64	; 100
    4116:	09 f4       	brne	.+2      	; 0x411a <SDSendOpConditionArg+0x42>
	{
		u8Response = 0x80;
    4118:	d0 e8       	ldi	r29, 0x80	; 128
	}
	
	return(u8Response);
}
    411a:	8d 2f       	mov	r24, r29
    411c:	df 91       	pop	r29
    411e:	cf 91       	pop	r28
    4120:	1f 91       	pop	r17
    4122:	0f 91       	pop	r16
    4124:	ff 90       	pop	r15
    4126:	ef 90       	pop	r14
    4128:	df 90       	pop	r13
    412a:	cf 90       	pop	r12
    412c:	08 95       	ret

Disassembly of section .text.SDWaitResponse7:

00004e7e <SDWaitResponse7>:

// This will return true if a response 7 was received, otherwise false
static void SDWaitResponse7(uint8_t *pu8ResponseByte)
{
	// Go read the remaining 4 bytes
	SPIRead(pu8ResponseByte,
    4e7e:	44 e0       	ldi	r20, 0x04	; 4
    4e80:	50 e0       	ldi	r21, 0x00	; 0
    4e82:	bc 01       	movw	r22, r24
    4e84:	83 e0       	ldi	r24, 0x03	; 3
    4e86:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
    4e8a:	08 95       	ret

Disassembly of section .text.SDSendInterfaceCondition:

00004694 <SDSendInterfaceCondition>:
	return(u8Response);
}

// Send interface condition
static uint8_t SDSendInterfaceCondition(uint8_t *pu8Response)
{
    4694:	0f 93       	push	r16
    4696:	1f 93       	push	r17
    4698:	cf 93       	push	r28
    469a:	8c 01       	movw	r16, r24
	uint8_t u8Response;
	
	SDSetCS(true);
    469c:	81 e0       	ldi	r24, 0x01	; 1
    469e:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
	
	// Send our CMD8 Send interface condition
	u8Response = SDCommand(CMD8,
    46a2:	4a ea       	ldi	r20, 0xAA	; 170
    46a4:	51 e0       	ldi	r21, 0x01	; 1
    46a6:	60 e0       	ldi	r22, 0x00	; 0
    46a8:	70 e0       	ldi	r23, 0x00	; 0
    46aa:	88 e0       	ldi	r24, 0x08	; 8
    46ac:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    46b0:	c8 2f       	mov	r28, r24
						   CMD8_ARG);
						   
	SDWaitResponse7(pu8Response);
    46b2:	c8 01       	movw	r24, r16
    46b4:	0e 94 3f 27 	call	0x4e7e	; 0x4e7e <SDWaitResponse7>
		
	SDSetCS(false);
    46b8:	80 e0       	ldi	r24, 0x00	; 0
    46ba:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>

	return(u8Response);
}
    46be:	8c 2f       	mov	r24, r28
    46c0:	cf 91       	pop	r28
    46c2:	1f 91       	pop	r17
    46c4:	0f 91       	pop	r16
    46c6:	08 95       	ret

Disassembly of section .text.SDReadOCR:

000046c8 <SDReadOCR>:
#define CMD58_ARG   0x00000000
#define CMD58_CRC   0x00

// Go read the OCR
static uint8_t SDReadOCR(uint8_t *pu8Response)
{
    46c8:	0f 93       	push	r16
    46ca:	1f 93       	push	r17
    46cc:	cf 93       	push	r28
    46ce:	8c 01       	movw	r16, r24
	uint8_t u8Response;
	
	// Assert chip select
	SDSetCS(true);
    46d0:	81 e0       	ldi	r24, 0x01	; 1
    46d2:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
	
	// Send the app command
	u8Response = SDCommand(CMD58,
    46d6:	40 e0       	ldi	r20, 0x00	; 0
    46d8:	50 e0       	ldi	r21, 0x00	; 0
    46da:	ba 01       	movw	r22, r20
    46dc:	8a e3       	ldi	r24, 0x3A	; 58
    46de:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    46e2:	c8 2f       	mov	r28, r24
						   CMD58_ARG);

	// Read response
	SDWaitResponse7(pu8Response);
    46e4:	c8 01       	movw	r24, r16
    46e6:	0e 94 3f 27 	call	0x4e7e	; 0x4e7e <SDWaitResponse7>

	// Deassert chip select
	SDSetCS(false);
    46ea:	80 e0       	ldi	r24, 0x00	; 0
    46ec:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
	
	return(u8Response);
}
    46f0:	8c 2f       	mov	r24, r28
    46f2:	cf 91       	pop	r28
    46f4:	1f 91       	pop	r17
    46f6:	0f 91       	pop	r16
    46f8:	08 95       	ret

Disassembly of section .text.SDReadCSD:

00003bdc <SDReadCSD>:
#define CMD9_ARG    0x000000000
#define CMD9_CRC    0x00

// Read CSD (card specific data) - CSD is 128 bits - see the SD spec for details.
static uint8_t SDReadCSD(uint8_t *pu8CSD)
{
    3bdc:	ef 92       	push	r14
    3bde:	ff 92       	push	r15
    3be0:	0f 93       	push	r16
    3be2:	1f 93       	push	r17
    3be4:	cf 93       	push	r28
    3be6:	df 93       	push	r29
    3be8:	0f 92       	push	r0
    3bea:	cd b7       	in	r28, 0x3d	; 61
    3bec:	de b7       	in	r29, 0x3e	; 62
    3bee:	7c 01       	movw	r14, r24
	uint8_t u8Response;
	uint8_t u8CmdResponse;
	uint8_t u8Count = 8;
	
	SDSetCS(true);
    3bf0:	81 e0       	ldi	r24, 0x01	; 1
    3bf2:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
	
	// Send our CMD9 (read CSD)
	u8CmdResponse = SDCommand(CMD9,
    3bf6:	40 e0       	ldi	r20, 0x00	; 0
    3bf8:	50 e0       	ldi	r21, 0x00	; 0
    3bfa:	ba 01       	movw	r22, r20
    3bfc:	89 e0       	ldi	r24, 0x09	; 9
    3bfe:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    3c02:	08 2f       	mov	r16, r24
							  CMD9_ARG);
	
	// Success! Let's get a response
	if (u8CmdResponse)
    3c04:	81 11       	cpse	r24, r1
    3c06:	1c c0       	rjmp	.+56     	; 0x3c40 <SDReadCSD+0x64>
    3c08:	18 e0       	ldi	r17, 0x08	; 8
    3c0a:	01 c0       	rjmp	.+2      	; 0x3c0e <SDReadCSD+0x32>
	do 
	{
		SPIRead(&u8Response,
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
			 (u8Count--));
    3c0c:	18 2f       	mov	r17, r24
	}
	
	// Wait until SD_START_TOKEN (start of data sector). We should easily see it in a few bytes.
	do 
	{
		SPIRead(&u8Response,
    3c0e:	41 e0       	ldi	r20, 0x01	; 1
    3c10:	50 e0       	ldi	r21, 0x00	; 0
    3c12:	be 01       	movw	r22, r28
    3c14:	6f 5f       	subi	r22, 0xFF	; 255
    3c16:	7f 4f       	sbci	r23, 0xFF	; 255
    3c18:	83 e0       	ldi	r24, 0x03	; 3
    3c1a:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
    3c1e:	89 81       	ldd	r24, Y+1	; 0x01
			 (u8Count--));
    3c20:	8e 3f       	cpi	r24, 0xFE	; 254
    3c22:	29 f0       	breq	.+10     	; 0x3c2e <SDReadCSD+0x52>
    3c24:	8f ef       	ldi	r24, 0xFF	; 255
    3c26:	81 0f       	add	r24, r17
	// Wait until SD_START_TOKEN (start of data sector). We should easily see it in a few bytes.
	do 
	{
		SPIRead(&u8Response,
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
    3c28:	11 11       	cpse	r17, r1
    3c2a:	f0 cf       	rjmp	.-32     	; 0x3c0c <SDReadCSD+0x30>
    3c2c:	01 c0       	rjmp	.+2      	; 0x3c30 <SDReadCSD+0x54>
    3c2e:	81 2f       	mov	r24, r17
			 (u8Count--));
			 
	// If we haven't seen it in u8Count bytes, then error the call
	if (0 == u8Count)
    3c30:	88 23       	and	r24, r24
    3c32:	31 f0       	breq	.+12     	; 0x3c40 <SDReadCSD+0x64>
	{
		goto errorExit;
	}
	
	// Go read the remaining 16 bytes
	SPIRead(pu8CSD,
    3c34:	40 e1       	ldi	r20, 0x10	; 16
    3c36:	50 e0       	ldi	r21, 0x00	; 0
    3c38:	b7 01       	movw	r22, r14
    3c3a:	83 e0       	ldi	r24, 0x03	; 3
    3c3c:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
		    16);
	
errorExit:	
	SDSetCS(false);
    3c40:	80 e0       	ldi	r24, 0x00	; 0
    3c42:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
	return(u8CmdResponse);
	
}
    3c46:	80 2f       	mov	r24, r16
    3c48:	0f 90       	pop	r0
    3c4a:	df 91       	pop	r29
    3c4c:	cf 91       	pop	r28
    3c4e:	1f 91       	pop	r17
    3c50:	0f 91       	pop	r16
    3c52:	ff 90       	pop	r15
    3c54:	ef 90       	pop	r14
    3c56:	08 95       	ret

Disassembly of section .text.SDReceiveDataBlock:

000037c4 <SDReceiveDataBlock>:
}

// Receives a datablock during the data phase which may take some time
static bool SDReceiveDataBlock(uint8_t *pu8Buffer,
							   uint16_t u16RXCount)
{
    37c4:	cf 92       	push	r12
    37c6:	df 92       	push	r13
    37c8:	ef 92       	push	r14
    37ca:	ff 92       	push	r15
    37cc:	0f 93       	push	r16
    37ce:	1f 93       	push	r17
    37d0:	cf 93       	push	r28
    37d2:	df 93       	push	r29
    37d4:	0f 92       	push	r0
    37d6:	cd b7       	in	r28, 0x3d	; 61
    37d8:	de b7       	in	r29, 0x3e	; 62
    37da:	7c 01       	movw	r14, r24
    37dc:	6b 01       	movw	r12, r22
	uint8_t u8Response;
	uint16_t u16Count = 4096;
    37de:	00 e0       	ldi	r16, 0x00	; 0
    37e0:	10 e1       	ldi	r17, 0x10	; 16
    37e2:	01 c0       	rjmp	.+2      	; 0x37e6 <SDReceiveDataBlock+0x22>
	{
		SPIRead(&u8Response,
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
		   (u16Count--));
    37e4:	89 01       	movw	r16, r18
	uint16_t u16Count = 4096;
	
	// Wait for response token
	do 
	{
		SPIRead(&u8Response,
    37e6:	41 e0       	ldi	r20, 0x01	; 1
    37e8:	50 e0       	ldi	r21, 0x00	; 0
    37ea:	be 01       	movw	r22, r28
    37ec:	6f 5f       	subi	r22, 0xFF	; 255
    37ee:	7f 4f       	sbci	r23, 0xFF	; 255
    37f0:	83 e0       	ldi	r24, 0x03	; 3
    37f2:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
    37f6:	89 81       	ldd	r24, Y+1	; 0x01
		   (u16Count--));
    37f8:	8e 3f       	cpi	r24, 0xFE	; 254
    37fa:	29 f0       	breq	.+10     	; 0x3806 <SDReceiveDataBlock+0x42>
    37fc:	98 01       	movw	r18, r16
    37fe:	21 50       	subi	r18, 0x01	; 1
    3800:	31 09       	sbc	r19, r1
	do 
	{
		SPIRead(&u8Response,
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
    3802:	01 2b       	or	r16, r17
    3804:	79 f7       	brne	.-34     	; 0x37e4 <SDReceiveDataBlock+0x20>
		   (u16Count--));
		   
	if (u8Response != SD_START_TOKEN)
    3806:	8e 3f       	cpi	r24, 0xFE	; 254
    3808:	b9 f4       	brne	.+46     	; 0x3838 <SDReceiveDataBlock+0x74>
	{
		return(false);
	}
	
	// Start of data. Pull it down.
	SPIRead(pu8Buffer,
    380a:	a6 01       	movw	r20, r12
    380c:	b7 01       	movw	r22, r14
    380e:	83 e0       	ldi	r24, 0x03	; 3
    3810:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
			u16RXCount);
			
	// Discard CRC
	SPIRead(&u8Response,
    3814:	41 e0       	ldi	r20, 0x01	; 1
    3816:	50 e0       	ldi	r21, 0x00	; 0
    3818:	be 01       	movw	r22, r28
    381a:	6f 5f       	subi	r22, 0xFF	; 255
    381c:	7f 4f       	sbci	r23, 0xFF	; 255
    381e:	83 e0       	ldi	r24, 0x03	; 3
    3820:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
			sizeof(u8Response));
	SPIRead(&u8Response,
    3824:	41 e0       	ldi	r20, 0x01	; 1
    3826:	50 e0       	ldi	r21, 0x00	; 0
    3828:	be 01       	movw	r22, r28
    382a:	6f 5f       	subi	r22, 0xFF	; 255
    382c:	7f 4f       	sbci	r23, 0xFF	; 255
    382e:	83 e0       	ldi	r24, 0x03	; 3
    3830:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
			sizeof(u8Response));
	return(true);			   
    3834:	81 e0       	ldi	r24, 0x01	; 1
    3836:	01 c0       	rjmp	.+2      	; 0x383a <SDReceiveDataBlock+0x76>
	while ((u8Response != SD_START_TOKEN) &&
		   (u16Count--));
		   
	if (u8Response != SD_START_TOKEN)
	{
		return(false);
    3838:	80 e0       	ldi	r24, 0x00	; 0
	SPIRead(&u8Response,
			sizeof(u8Response));
	SPIRead(&u8Response,
			sizeof(u8Response));
	return(true);			   
}
    383a:	0f 90       	pop	r0
    383c:	df 91       	pop	r29
    383e:	cf 91       	pop	r28
    3840:	1f 91       	pop	r17
    3842:	0f 91       	pop	r16
    3844:	ff 90       	pop	r15
    3846:	ef 90       	pop	r14
    3848:	df 90       	pop	r13
    384a:	cf 90       	pop	r12
    384c:	08 95       	ret

Disassembly of section .text.SDTransmitDataBlock:

000031e6 <SDTransmitDataBlock>:

// Transmits a datablock during the data phase which may take some time
static bool SDTransmitDataBlock(uint8_t *pu8Buffer,
							    uint16_t u16TXCount,
								uint8_t u8DataPhaseToken)
{
    31e6:	ef 92       	push	r14
    31e8:	ff 92       	push	r15
    31ea:	0f 93       	push	r16
    31ec:	1f 93       	push	r17
    31ee:	cf 93       	push	r28
    31f0:	df 93       	push	r29
    31f2:	00 d0       	rcall	.+0      	; 0x31f4 <SDTransmitDataBlock+0xe>
    31f4:	cd b7       	in	r28, 0x3d	; 61
    31f6:	de b7       	in	r29, 0x3e	; 62
    31f8:	8c 01       	movw	r16, r24
    31fa:	7b 01       	movw	r14, r22
    31fc:	4a 83       	std	Y+2, r20	; 0x02
	uint8_t u8Response;
	uint16_t u16Attempts;
	bool bResult = true;

	// Send the data phase token (whatever it is)
	SPIWrite(&u8DataPhaseToken,
    31fe:	41 e0       	ldi	r20, 0x01	; 1
    3200:	50 e0       	ldi	r21, 0x00	; 0
    3202:	be 01       	movw	r22, r28
    3204:	6e 5f       	subi	r22, 0xFE	; 254
    3206:	7f 4f       	sbci	r23, 0xFF	; 255
    3208:	81 e0       	ldi	r24, 0x01	; 1
    320a:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
			 sizeof(u8DataPhaseToken));
	
	if (u8DataPhaseToken != SD_STOP_TRANSACTION)
    320e:	8a 81       	ldd	r24, Y+2	; 0x02
    3210:	8d 3f       	cpi	r24, 0xFD	; 253
    3212:	e1 f1       	breq	.+120    	; 0x328c <SDTransmitDataBlock+0xa6>
	{
		// As long as we're not stopping a transaction, we're writing data
		SPIWrite(pu8Buffer,
    3214:	a7 01       	movw	r20, r14
    3216:	b8 01       	movw	r22, r16
    3218:	81 e0       	ldi	r24, 0x01	; 1
    321a:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
				 u16TXCount);
				 
		// Wait for acceptance of the sector
		u16Attempts = 0;
    321e:	00 e0       	ldi	r16, 0x00	; 0
    3220:	10 e0       	ldi	r17, 0x00	; 0
		while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    3222:	0d c0       	rjmp	.+26     	; 0x323e <SDTransmitDataBlock+0x58>
		{
			// Get some data
			SPIRead(&u8Response,
    3224:	41 e0       	ldi	r20, 0x01	; 1
    3226:	50 e0       	ldi	r21, 0x00	; 0
    3228:	be 01       	movw	r22, r28
    322a:	6f 5f       	subi	r22, 0xFF	; 255
    322c:	7f 4f       	sbci	r23, 0xFF	; 255
    322e:	83 e0       	ldi	r24, 0x03	; 3
    3230:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
					sizeof(u8Response));
			if (u8Response != 0xff)
    3234:	89 81       	ldd	r24, Y+1	; 0x01
    3236:	8f 3f       	cpi	r24, 0xFF	; 255
    3238:	31 f4       	brne	.+12     	; 0x3246 <SDTransmitDataBlock+0x60>
			{
				break;
			}
				
			++u16Attempts;
    323a:	0f 5f       	subi	r16, 0xFF	; 255
    323c:	1f 4f       	sbci	r17, 0xFF	; 255
		SPIWrite(pu8Buffer,
				 u16TXCount);
				 
		// Wait for acceptance of the sector
		u16Attempts = 0;
		while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    323e:	0e 39       	cpi	r16, 0x9E	; 158
    3240:	88 e9       	ldi	r24, 0x98	; 152
    3242:	18 07       	cpc	r17, r24
    3244:	78 f3       	brcs	.-34     	; 0x3224 <SDTransmitDataBlock+0x3e>
				
			++u16Attempts;
		}
			
		// We've timed out or else the card is dead
		if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
    3246:	0e 39       	cpi	r16, 0x9E	; 158
    3248:	18 49       	sbci	r17, 0x98	; 152
    324a:	11 f1       	breq	.+68     	; 0x3290 <SDTransmitDataBlock+0xaa>
			bResult = false;
			goto errorExit;
		}
			
		// See if the data was accepted
		u8Response &= 0x1f;
    324c:	89 81       	ldd	r24, Y+1	; 0x01
    324e:	8f 71       	andi	r24, 0x1F	; 31
    3250:	89 83       	std	Y+1, r24	; 0x01
		if (0x05 == u8Response)
    3252:	85 30       	cpi	r24, 0x05	; 5
    3254:	81 f0       	breq	.+32     	; 0x3276 <SDTransmitDataBlock+0x90>
			// Success!
		}
		else
		{
			// Sector not accepted
			bResult = false;
    3256:	80 e0       	ldi	r24, 0x00	; 0
    3258:	1e c0       	rjmp	.+60     	; 0x3296 <SDTransmitDataBlock+0xb0>
			// Wait for the write to finish
			u16Attempts = 0;
			while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
			{
				// Wait for the card to accept writing the sector
				SPIRead(&u8Response,
    325a:	41 e0       	ldi	r20, 0x01	; 1
    325c:	50 e0       	ldi	r21, 0x00	; 0
    325e:	be 01       	movw	r22, r28
    3260:	6f 5f       	subi	r22, 0xFF	; 255
    3262:	7f 4f       	sbci	r23, 0xFF	; 255
    3264:	83 e0       	ldi	r24, 0x03	; 3
    3266:	0e 94 14 20 	call	0x4028	; 0x4028 <SPITransaction>
						sizeof(u8Response));
				if (u8Response)
    326a:	89 81       	ldd	r24, Y+1	; 0x01
    326c:	81 11       	cpse	r24, r1
    326e:	09 c0       	rjmp	.+18     	; 0x3282 <SDTransmitDataBlock+0x9c>
				{
					break;
				}
					
				++u16Attempts;
    3270:	0f 5f       	subi	r16, 0xFF	; 255
    3272:	1f 4f       	sbci	r17, 0xFF	; 255
    3274:	02 c0       	rjmp	.+4      	; 0x327a <SDTransmitDataBlock+0x94>
    3276:	00 e0       	ldi	r16, 0x00	; 0
    3278:	10 e0       	ldi	r17, 0x00	; 0
		u8Response &= 0x1f;
		if (0x05 == u8Response)
		{
			// Wait for the write to finish
			u16Attempts = 0;
			while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    327a:	0e 39       	cpi	r16, 0x9E	; 158
    327c:	88 e9       	ldi	r24, 0x98	; 152
    327e:	18 07       	cpc	r17, r24
    3280:	60 f3       	brcs	.-40     	; 0x325a <SDTransmitDataBlock+0x74>
				}
					
				++u16Attempts;
			}
				
			if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
    3282:	0e 39       	cpi	r16, 0x9E	; 158
    3284:	18 49       	sbci	r17, 0x98	; 152
    3286:	31 f0       	breq	.+12     	; 0x3294 <SDTransmitDataBlock+0xae>
							    uint16_t u16TXCount,
								uint8_t u8DataPhaseToken)
{
	uint8_t u8Response;
	uint16_t u16Attempts;
	bool bResult = true;
    3288:	81 e0       	ldi	r24, 0x01	; 1
    328a:	05 c0       	rjmp	.+10     	; 0x3296 <SDTransmitDataBlock+0xb0>
    328c:	81 e0       	ldi	r24, 0x01	; 1
    328e:	03 c0       	rjmp	.+6      	; 0x3296 <SDTransmitDataBlock+0xb0>
		}
			
		// We've timed out or else the card is dead
		if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
		{
			bResult = false;
    3290:	80 e0       	ldi	r24, 0x00	; 0
    3292:	01 c0       	rjmp	.+2      	; 0x3296 <SDTransmitDataBlock+0xb0>
				++u16Attempts;
			}
				
			if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
			{
				bResult = false;
    3294:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	
errorExit:
	return(bResult);
}
    3296:	0f 90       	pop	r0
    3298:	0f 90       	pop	r0
    329a:	df 91       	pop	r29
    329c:	cf 91       	pop	r28
    329e:	1f 91       	pop	r17
    32a0:	0f 91       	pop	r16
    32a2:	ff 90       	pop	r15
    32a4:	ef 90       	pop	r14
    32a6:	08 95       	ret

Disassembly of section .text.SDInit:

000021cc <SDInit>:

bool SDGetBlockSize(uint32_t *pu32BlockSize)
{
	*pu32BlockSize = sg_u16BlockSize;
	return(true);
}
    21cc:	1f 93       	push	r17
    21ce:	cf 93       	push	r28
    21d0:	df 93       	push	r29
    21d2:	00 d0       	rcall	.+0      	; 0x21d4 <SDInit+0x8>
    21d4:	00 d0       	rcall	.+0      	; 0x21d6 <SDInit+0xa>
    21d6:	0f 92       	push	r0
    21d8:	cd b7       	in	r28, 0x3d	; 61
    21da:	de b7       	in	r29, 0x3e	; 62
    21dc:	87 b1       	in	r24, 0x07	; 7
    21de:	80 64       	ori	r24, 0x40	; 64
    21e0:	87 b9       	out	0x07, r24	; 7
    21e2:	88 b1       	in	r24, 0x08	; 8
    21e4:	80 64       	ori	r24, 0x40	; 64
    21e6:	88 b9       	out	0x08, r24	; 8
    21e8:	88 b1       	in	r24, 0x08	; 8
    21ea:	80 64       	ori	r24, 0x40	; 64
    21ec:	88 b9       	out	0x08, r24	; 8
    21ee:	0e 94 08 24 	call	0x4810	; 0x4810 <SPIInit>
    21f2:	0e 94 a7 22 	call	0x454e	; 0x454e <SDPowerup>
    21f6:	10 e0       	ldi	r17, 0x00	; 0
    21f8:	0d c0       	rjmp	.+26     	; 0x2214 <SDInit+0x48>
    21fa:	ce 01       	movw	r24, r28
    21fc:	01 96       	adiw	r24, 0x01	; 1
    21fe:	0e 94 25 26 	call	0x4c4a	; 0x4c4a <SDGoIdle>
    2202:	81 30       	cpi	r24, 0x01	; 1
    2204:	49 f0       	breq	.+18     	; 0x2218 <SDInit+0x4c>
    2206:	60 e1       	ldi	r22, 0x10	; 16
    2208:	77 e2       	ldi	r23, 0x27	; 39
    220a:	80 e0       	ldi	r24, 0x00	; 0
    220c:	90 e0       	ldi	r25, 0x00	; 0
    220e:	0e 94 41 21 	call	0x4282	; 0x4282 <Delay>
    2212:	1f 5f       	subi	r17, 0xFF	; 255
    2214:	14 36       	cpi	r17, 0x64	; 100
    2216:	88 f3       	brcs	.-30     	; 0x21fa <SDInit+0x2e>
    2218:	14 36       	cpi	r17, 0x64	; 100
    221a:	09 f4       	brne	.+2      	; 0x221e <SDInit+0x52>
    221c:	76 c0       	rjmp	.+236    	; 0x230a <SDInit+0x13e>
    221e:	ce 01       	movw	r24, r28
    2220:	01 96       	adiw	r24, 0x01	; 1
    2222:	25 e0       	ldi	r18, 0x05	; 5
    2224:	fc 01       	movw	r30, r24
    2226:	11 92       	st	Z+, r1
    2228:	2a 95       	dec	r18
    222a:	e9 f7       	brne	.-6      	; 0x2226 <SDInit+0x5a>
    222c:	0e 94 4a 23 	call	0x4694	; 0x4694 <SDSendInterfaceCondition>
    2230:	81 30       	cpi	r24, 0x01	; 1
    2232:	09 f0       	breq	.+2      	; 0x2236 <SDInit+0x6a>
    2234:	5e c0       	rjmp	.+188    	; 0x22f2 <SDInit+0x126>
    2236:	8c 81       	ldd	r24, Y+4	; 0x04
    2238:	8a 3a       	cpi	r24, 0xAA	; 170
    223a:	09 f0       	breq	.+2      	; 0x223e <SDInit+0x72>
    223c:	68 c0       	rjmp	.+208    	; 0x230e <SDInit+0x142>
    223e:	40 e0       	ldi	r20, 0x00	; 0
    2240:	50 e0       	ldi	r21, 0x00	; 0
    2242:	60 e0       	ldi	r22, 0x00	; 0
    2244:	70 e4       	ldi	r23, 0x40	; 64
    2246:	ce 01       	movw	r24, r28
    2248:	01 96       	adiw	r24, 0x01	; 1
    224a:	0e 94 6c 20 	call	0x40d8	; 0x40d8 <SDSendOpConditionArg>
    224e:	81 11       	cpse	r24, r1
    2250:	60 c0       	rjmp	.+192    	; 0x2312 <SDInit+0x146>
    2252:	ce 01       	movw	r24, r28
    2254:	01 96       	adiw	r24, 0x01	; 1
    2256:	0e 94 64 23 	call	0x46c8	; 0x46c8 <SDReadOCR>
    225a:	88 23       	and	r24, r24
    225c:	0c f4       	brge	.+2      	; 0x2260 <SDInit+0x94>
    225e:	5b c0       	rjmp	.+182    	; 0x2316 <SDInit+0x14a>
    2260:	8d e2       	ldi	r24, 0x2D	; 45
    2262:	99 e0       	ldi	r25, 0x09	; 9
    2264:	0e 94 ee 1d 	call	0x3bdc	; 0x3bdc <SDReadCSD>
    2268:	88 23       	and	r24, r24
    226a:	0c f4       	brge	.+2      	; 0x226e <SDInit+0xa2>
    226c:	56 c0       	rjmp	.+172    	; 0x231a <SDInit+0x14e>
    226e:	ed e2       	ldi	r30, 0x2D	; 45
    2270:	f9 e0       	ldi	r31, 0x09	; 9
    2272:	87 81       	ldd	r24, Z+7	; 0x07
    2274:	8f 73       	andi	r24, 0x3F	; 63
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	a0 e0       	ldi	r26, 0x00	; 0
    227a:	b0 e0       	ldi	r27, 0x00	; 0
    227c:	bc 01       	movw	r22, r24
    227e:	55 27       	eor	r21, r21
    2280:	44 27       	eor	r20, r20
    2282:	90 85       	ldd	r25, Z+8	; 0x08
    2284:	89 2f       	mov	r24, r25
    2286:	90 e0       	ldi	r25, 0x00	; 0
    2288:	a0 e0       	ldi	r26, 0x00	; 0
    228a:	b0 e0       	ldi	r27, 0x00	; 0
    228c:	ba 2f       	mov	r27, r26
    228e:	a9 2f       	mov	r26, r25
    2290:	98 2f       	mov	r25, r24
    2292:	88 27       	eor	r24, r24
    2294:	84 2b       	or	r24, r20
    2296:	95 2b       	or	r25, r21
    2298:	a6 2b       	or	r26, r22
    229a:	b7 2b       	or	r27, r23
    229c:	21 85       	ldd	r18, Z+9	; 0x09
    229e:	82 2b       	or	r24, r18
    22a0:	01 96       	adiw	r24, 0x01	; 1
    22a2:	a1 1d       	adc	r26, r1
    22a4:	b1 1d       	adc	r27, r1
    22a6:	07 2e       	mov	r0, r23
    22a8:	7a e0       	ldi	r23, 0x0A	; 10
    22aa:	88 0f       	add	r24, r24
    22ac:	99 1f       	adc	r25, r25
    22ae:	aa 1f       	adc	r26, r26
    22b0:	bb 1f       	adc	r27, r27
    22b2:	7a 95       	dec	r23
    22b4:	d1 f7       	brne	.-12     	; 0x22aa <SDInit+0xde>
    22b6:	70 2d       	mov	r23, r0
    22b8:	80 93 54 09 	sts	0x0954, r24	; 0x800954 <sg_u32SDSectorCount>
    22bc:	90 93 55 09 	sts	0x0955, r25	; 0x800955 <sg_u32SDSectorCount+0x1>
    22c0:	a0 93 56 09 	sts	0x0956, r26	; 0x800956 <sg_u32SDSectorCount+0x2>
    22c4:	b0 93 57 09 	sts	0x0957, r27	; 0x800957 <sg_u32SDSectorCount+0x3>
    22c8:	25 81       	ldd	r18, Z+5	; 0x05
    22ca:	2f 70       	andi	r18, 0x0F	; 15
    22cc:	81 e0       	ldi	r24, 0x01	; 1
    22ce:	90 e0       	ldi	r25, 0x00	; 0
    22d0:	02 c0       	rjmp	.+4      	; 0x22d6 <SDInit+0x10a>
    22d2:	88 0f       	add	r24, r24
    22d4:	99 1f       	adc	r25, r25
    22d6:	2a 95       	dec	r18
    22d8:	e2 f7       	brpl	.-8      	; 0x22d2 <SDInit+0x106>
    22da:	90 93 5f 09 	sts	0x095F, r25	; 0x80095f <sg_u16BlockSize+0x1>
    22de:	80 93 5e 09 	sts	0x095E, r24	; 0x80095e <sg_u16BlockSize>
    22e2:	60 ec       	ldi	r22, 0xC0	; 192
    22e4:	78 ed       	ldi	r23, 0xD8	; 216
    22e6:	87 ea       	ldi	r24, 0xA7	; 167
    22e8:	90 e0       	ldi	r25, 0x00	; 0
    22ea:	0e 94 65 17 	call	0x2eca	; 0x2eca <SPISetBaudRate>
    22ee:	81 e0       	ldi	r24, 0x01	; 1
    22f0:	17 c0       	rjmp	.+46     	; 0x2320 <SDInit+0x154>
    22f2:	40 e0       	ldi	r20, 0x00	; 0
    22f4:	50 e0       	ldi	r21, 0x00	; 0
    22f6:	60 e0       	ldi	r22, 0x00	; 0
    22f8:	70 e4       	ldi	r23, 0x40	; 64
    22fa:	ce 01       	movw	r24, r28
    22fc:	01 96       	adiw	r24, 0x01	; 1
    22fe:	0e 94 6c 20 	call	0x40d8	; 0x40d8 <SDSendOpConditionArg>
    2302:	81 11       	cpse	r24, r1
    2304:	0c c0       	rjmp	.+24     	; 0x231e <SDInit+0x152>
    2306:	81 e0       	ldi	r24, 0x01	; 1
    2308:	0b c0       	rjmp	.+22     	; 0x2320 <SDInit+0x154>
    230a:	80 e0       	ldi	r24, 0x00	; 0
    230c:	09 c0       	rjmp	.+18     	; 0x2320 <SDInit+0x154>
    230e:	80 e0       	ldi	r24, 0x00	; 0
    2310:	07 c0       	rjmp	.+14     	; 0x2320 <SDInit+0x154>
    2312:	80 e0       	ldi	r24, 0x00	; 0
    2314:	05 c0       	rjmp	.+10     	; 0x2320 <SDInit+0x154>
    2316:	80 e0       	ldi	r24, 0x00	; 0
    2318:	03 c0       	rjmp	.+6      	; 0x2320 <SDInit+0x154>
    231a:	80 e0       	ldi	r24, 0x00	; 0
    231c:	01 c0       	rjmp	.+2      	; 0x2320 <SDInit+0x154>
    231e:	80 e0       	ldi	r24, 0x00	; 0
    2320:	0f 90       	pop	r0
    2322:	0f 90       	pop	r0
    2324:	0f 90       	pop	r0
    2326:	0f 90       	pop	r0
    2328:	0f 90       	pop	r0
    232a:	df 91       	pop	r29
    232c:	cf 91       	pop	r28
    232e:	1f 91       	pop	r17
    2330:	08 95       	ret

Disassembly of section .text.SDRead:

00002c4e <SDRead>:

// Read one or more sectors from SD
bool SDRead(uint32_t u32Sector,
			uint8_t *pu8Buffer,
			uint32_t u32SectorCount)
{
    2c4e:	8f 92       	push	r8
    2c50:	9f 92       	push	r9
    2c52:	af 92       	push	r10
    2c54:	bf 92       	push	r11
    2c56:	cf 92       	push	r12
    2c58:	df 92       	push	r13
    2c5a:	ef 92       	push	r14
    2c5c:	ff 92       	push	r15
    2c5e:	0f 93       	push	r16
    2c60:	1f 93       	push	r17
    2c62:	cf 93       	push	r28
    2c64:	df 93       	push	r29
    2c66:	4b 01       	movw	r8, r22
    2c68:	5c 01       	movw	r10, r24
    2c6a:	ea 01       	movw	r28, r20
    2c6c:	68 01       	movw	r12, r16
    2c6e:	79 01       	movw	r14, r18
	bool bResult = false;
	
	// Pet the watchdog
	WatchdogReset();
    2c70:	0e 94 74 27 	call	0x4ee8	; 0x4ee8 <WatchdogReset>
		
	// Assert chip select
	SDSetCS(true);
    2c74:	81 e0       	ldi	r24, 0x01	; 1
    2c76:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>

	if (1 == u32SectorCount)
    2c7a:	81 e0       	ldi	r24, 0x01	; 1
    2c7c:	c8 16       	cp	r12, r24
    2c7e:	d1 04       	cpc	r13, r1
    2c80:	e1 04       	cpc	r14, r1
    2c82:	f1 04       	cpc	r15, r1
    2c84:	81 f4       	brne	.+32     	; 0x2ca6 <SDRead+0x58>
	{
		if (0 == SDCommand(CMD17,
    2c86:	b5 01       	movw	r22, r10
    2c88:	a4 01       	movw	r20, r8
    2c8a:	81 e1       	ldi	r24, 0x11	; 17
    2c8c:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    2c90:	81 11       	cpse	r24, r1
    2c92:	35 c0       	rjmp	.+106    	; 0x2cfe <SDRead+0xb0>
						   u32Sector))
		{
			bResult = SDReceiveDataBlock(pu8Buffer,
    2c94:	60 91 5e 09 	lds	r22, 0x095E	; 0x80095e <sg_u16BlockSize>
    2c98:	70 91 5f 09 	lds	r23, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2c9c:	ce 01       	movw	r24, r28
    2c9e:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <SDReceiveDataBlock>
    2ca2:	18 2f       	mov	r17, r24
    2ca4:	2f c0       	rjmp	.+94     	; 0x2d04 <SDRead+0xb6>
		}
	}
	else
	{
		// Multisector
		if (0 == SDCommand(CMD18,
    2ca6:	b5 01       	movw	r22, r10
    2ca8:	a4 01       	movw	r20, r8
    2caa:	82 e1       	ldi	r24, 0x12	; 18
    2cac:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    2cb0:	88 23       	and	r24, r24
    2cb2:	19 f0       	breq	.+6      	; 0x2cba <SDRead+0x6c>
    2cb4:	26 c0       	rjmp	.+76     	; 0x2d02 <SDRead+0xb4>
				WatchdogReset();
				
				pu8Buffer += sg_u16BlockSize;
			} 
			while ((bResult) &&
				   (u32SectorCount--));
    2cb6:	6c 01       	movw	r12, r24
    2cb8:	7d 01       	movw	r14, r26
		if (0 == SDCommand(CMD18,
						   u32Sector))
		{
			do 
			{
				bResult = SDReceiveDataBlock(pu8Buffer,
    2cba:	60 91 5e 09 	lds	r22, 0x095E	; 0x80095e <sg_u16BlockSize>
    2cbe:	70 91 5f 09 	lds	r23, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2cc2:	ce 01       	movw	r24, r28
    2cc4:	0e 94 e2 1b 	call	0x37c4	; 0x37c4 <SDReceiveDataBlock>
    2cc8:	18 2f       	mov	r17, r24
							 				 sg_u16BlockSize);
				// Pet the watchdog
				WatchdogReset();
    2cca:	0e 94 74 27 	call	0x4ee8	; 0x4ee8 <WatchdogReset>
				
				pu8Buffer += sg_u16BlockSize;
    2cce:	80 91 5e 09 	lds	r24, 0x095E	; 0x80095e <sg_u16BlockSize>
    2cd2:	90 91 5f 09 	lds	r25, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2cd6:	c8 0f       	add	r28, r24
    2cd8:	d9 1f       	adc	r29, r25
			} 
			while ((bResult) &&
				   (u32SectorCount--));
    2cda:	11 23       	and	r17, r17
    2cdc:	49 f0       	breq	.+18     	; 0x2cf0 <SDRead+0xa2>
    2cde:	d7 01       	movw	r26, r14
    2ce0:	c6 01       	movw	r24, r12
    2ce2:	01 97       	sbiw	r24, 0x01	; 1
    2ce4:	a1 09       	sbc	r26, r1
    2ce6:	b1 09       	sbc	r27, r1
				// Pet the watchdog
				WatchdogReset();
				
				pu8Buffer += sg_u16BlockSize;
			} 
			while ((bResult) &&
    2ce8:	cd 28       	or	r12, r13
    2cea:	ce 28       	or	r12, r14
    2cec:	cf 28       	or	r12, r15
    2cee:	19 f7       	brne	.-58     	; 0x2cb6 <SDRead+0x68>
				   (u32SectorCount--));
				   
			// Regardless, send a stop command
			(void) SDCommand(CMD12,
    2cf0:	40 e0       	ldi	r20, 0x00	; 0
    2cf2:	50 e0       	ldi	r21, 0x00	; 0
    2cf4:	ba 01       	movw	r22, r20
    2cf6:	8c e0       	ldi	r24, 0x0C	; 12
    2cf8:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    2cfc:	03 c0       	rjmp	.+6      	; 0x2d04 <SDRead+0xb6>
// Read one or more sectors from SD
bool SDRead(uint32_t u32Sector,
			uint8_t *pu8Buffer,
			uint32_t u32SectorCount)
{
	bool bResult = false;
    2cfe:	10 e0       	ldi	r17, 0x00	; 0
    2d00:	01 c0       	rjmp	.+2      	; 0x2d04 <SDRead+0xb6>
    2d02:	10 e0       	ldi	r17, 0x00	; 0
		{
			// Failed
		}
	}
	
	SDSetCS(false);
    2d04:	80 e0       	ldi	r24, 0x00	; 0
    2d06:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>

	return(bResult);
}
    2d0a:	81 2f       	mov	r24, r17
    2d0c:	df 91       	pop	r29
    2d0e:	cf 91       	pop	r28
    2d10:	1f 91       	pop	r17
    2d12:	0f 91       	pop	r16
    2d14:	ff 90       	pop	r15
    2d16:	ef 90       	pop	r14
    2d18:	df 90       	pop	r13
    2d1a:	cf 90       	pop	r12
    2d1c:	bf 90       	pop	r11
    2d1e:	af 90       	pop	r10
    2d20:	9f 90       	pop	r9
    2d22:	8f 90       	pop	r8
    2d24:	08 95       	ret

Disassembly of section .text.SDWrite:

00002a96 <SDWrite>:

bool SDGetBlockSize(uint32_t *pu32BlockSize)
{
	*pu32BlockSize = sg_u16BlockSize;
	return(true);
}
    2a96:	8f 92       	push	r8
    2a98:	9f 92       	push	r9
    2a9a:	af 92       	push	r10
    2a9c:	bf 92       	push	r11
    2a9e:	cf 92       	push	r12
    2aa0:	df 92       	push	r13
    2aa2:	ef 92       	push	r14
    2aa4:	ff 92       	push	r15
    2aa6:	0f 93       	push	r16
    2aa8:	1f 93       	push	r17
    2aaa:	cf 93       	push	r28
    2aac:	df 93       	push	r29
    2aae:	4b 01       	movw	r8, r22
    2ab0:	5c 01       	movw	r10, r24
    2ab2:	ea 01       	movw	r28, r20
    2ab4:	68 01       	movw	r12, r16
    2ab6:	79 01       	movw	r14, r18
    2ab8:	0e 94 74 27 	call	0x4ee8	; 0x4ee8 <WatchdogReset>
    2abc:	81 e0       	ldi	r24, 0x01	; 1
    2abe:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
    2ac2:	81 e0       	ldi	r24, 0x01	; 1
    2ac4:	c8 16       	cp	r12, r24
    2ac6:	d1 04       	cpc	r13, r1
    2ac8:	e1 04       	cpc	r14, r1
    2aca:	f1 04       	cpc	r15, r1
    2acc:	89 f4       	brne	.+34     	; 0x2af0 <SDWrite+0x5a>
    2ace:	b5 01       	movw	r22, r10
    2ad0:	a4 01       	movw	r20, r8
    2ad2:	88 e1       	ldi	r24, 0x18	; 24
    2ad4:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    2ad8:	81 11       	cpse	r24, r1
    2ada:	37 c0       	rjmp	.+110    	; 0x2b4a <SDWrite+0xb4>
    2adc:	60 91 5e 09 	lds	r22, 0x095E	; 0x80095e <sg_u16BlockSize>
    2ae0:	70 91 5f 09 	lds	r23, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2ae4:	4e ef       	ldi	r20, 0xFE	; 254
    2ae6:	ce 01       	movw	r24, r28
    2ae8:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <SDTransmitDataBlock>
    2aec:	18 2f       	mov	r17, r24
    2aee:	30 c0       	rjmp	.+96     	; 0x2b50 <SDWrite+0xba>
    2af0:	b5 01       	movw	r22, r10
    2af2:	a4 01       	movw	r20, r8
    2af4:	89 e1       	ldi	r24, 0x19	; 25
    2af6:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    2afa:	88 23       	and	r24, r24
    2afc:	19 f0       	breq	.+6      	; 0x2b04 <SDWrite+0x6e>
    2afe:	27 c0       	rjmp	.+78     	; 0x2b4e <SDWrite+0xb8>
    2b00:	6c 01       	movw	r12, r24
    2b02:	7d 01       	movw	r14, r26
    2b04:	60 91 5e 09 	lds	r22, 0x095E	; 0x80095e <sg_u16BlockSize>
    2b08:	70 91 5f 09 	lds	r23, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2b0c:	4c ef       	ldi	r20, 0xFC	; 252
    2b0e:	ce 01       	movw	r24, r28
    2b10:	0e 94 f3 18 	call	0x31e6	; 0x31e6 <SDTransmitDataBlock>
    2b14:	18 2f       	mov	r17, r24
    2b16:	0e 94 74 27 	call	0x4ee8	; 0x4ee8 <WatchdogReset>
    2b1a:	80 91 5e 09 	lds	r24, 0x095E	; 0x80095e <sg_u16BlockSize>
    2b1e:	90 91 5f 09 	lds	r25, 0x095F	; 0x80095f <sg_u16BlockSize+0x1>
    2b22:	c8 0f       	add	r28, r24
    2b24:	d9 1f       	adc	r29, r25
    2b26:	11 23       	and	r17, r17
    2b28:	49 f0       	breq	.+18     	; 0x2b3c <SDWrite+0xa6>
    2b2a:	d7 01       	movw	r26, r14
    2b2c:	c6 01       	movw	r24, r12
    2b2e:	01 97       	sbiw	r24, 0x01	; 1
    2b30:	a1 09       	sbc	r26, r1
    2b32:	b1 09       	sbc	r27, r1
    2b34:	cd 28       	or	r12, r13
    2b36:	ce 28       	or	r12, r14
    2b38:	cf 28       	or	r12, r15
    2b3a:	11 f7       	brne	.-60     	; 0x2b00 <SDWrite+0x6a>
    2b3c:	40 e0       	ldi	r20, 0x00	; 0
    2b3e:	50 e0       	ldi	r21, 0x00	; 0
    2b40:	ba 01       	movw	r22, r20
    2b42:	8c e0       	ldi	r24, 0x0C	; 12
    2b44:	0e 94 0f 1a 	call	0x341e	; 0x341e <SDCommand>
    2b48:	03 c0       	rjmp	.+6      	; 0x2b50 <SDWrite+0xba>
    2b4a:	10 e0       	ldi	r17, 0x00	; 0
    2b4c:	01 c0       	rjmp	.+2      	; 0x2b50 <SDWrite+0xba>
    2b4e:	10 e0       	ldi	r17, 0x00	; 0
    2b50:	80 e0       	ldi	r24, 0x00	; 0
    2b52:	0e 94 da 26 	call	0x4db4	; 0x4db4 <SDSetCS>
    2b56:	81 2f       	mov	r24, r17
    2b58:	df 91       	pop	r29
    2b5a:	cf 91       	pop	r28
    2b5c:	1f 91       	pop	r17
    2b5e:	0f 91       	pop	r16
    2b60:	ff 90       	pop	r15
    2b62:	ef 90       	pop	r14
    2b64:	df 90       	pop	r13
    2b66:	cf 90       	pop	r12
    2b68:	bf 90       	pop	r11
    2b6a:	af 90       	pop	r10
    2b6c:	9f 90       	pop	r9
    2b6e:	8f 90       	pop	r8
    2b70:	08 95       	ret

Disassembly of section .text.SPITransaction:

00004028 <SPITransaction>:

// Do a SPI transaction - read or write (or write pattern)
void SPITransaction(ESPIBusState eSPIBusState,
					uint8_t *pu8Buffer,
					uint16_t u16ByteCount)
{
    4028:	fb 01       	movw	r30, r22
	// If we're transmitting, start the transaction
	if (ESTATE_RX_DATA == eSPIBusState)
    402a:	83 30       	cpi	r24, 0x03	; 3
    402c:	71 f4       	brne	.+28     	; 0x404a <SPITransaction+0x22>
    402e:	08 c0       	rjmp	.+16     	; 0x4040 <SPITransaction+0x18>
	{
		while (u16ByteCount--)
		{
			// Clock out 0xff so we can receive the data
			SPDR = 0xff;
    4030:	2f ef       	ldi	r18, 0xFF	; 255
    4032:	2e bd       	out	0x2e, r18	; 46

			// Wait for data to be available
			while (0 == (SPSR & (1 << SPIF)));
    4034:	0d b4       	in	r0, 0x2d	; 45
    4036:	07 fe       	sbrs	r0, 7
    4038:	fd cf       	rjmp	.-6      	; 0x4034 <SPITransaction+0xc>
			
			// Read the byte
			*pu8Buffer = SPDR;
    403a:	2e b5       	in	r18, 0x2e	; 46
    403c:	21 93       	st	Z+, r18
					uint16_t u16ByteCount)
{
	// If we're transmitting, start the transaction
	if (ESTATE_RX_DATA == eSPIBusState)
	{
		while (u16ByteCount--)
    403e:	ac 01       	movw	r20, r24
    4040:	ca 01       	movw	r24, r20
    4042:	01 97       	sbiw	r24, 0x01	; 1
    4044:	45 2b       	or	r20, r21
    4046:	a1 f7       	brne	.-24     	; 0x4030 <SPITransaction+0x8>
    4048:	08 95       	ret
			*pu8Buffer = SPDR;
			++pu8Buffer;
		}
	}
	else
	if (ESTATE_TX_DATA == eSPIBusState)
    404a:	81 30       	cpi	r24, 0x01	; 1
    404c:	61 f4       	brne	.+24     	; 0x4066 <SPITransaction+0x3e>
    404e:	06 c0       	rjmp	.+12     	; 0x405c <SPITransaction+0x34>
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
		{
			SPDR = *pu8Buffer;
    4050:	21 91       	ld	r18, Z+
    4052:	2e bd       	out	0x2e, r18	; 46
			++pu8Buffer;
			
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
    4054:	0d b4       	in	r0, 0x2d	; 45
    4056:	07 fe       	sbrs	r0, 7
    4058:	fd cf       	rjmp	.-6      	; 0x4054 <SPITransaction+0x2c>
	}
	else
	if (ESTATE_TX_DATA == eSPIBusState)
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
    405a:	ac 01       	movw	r20, r24
    405c:	ca 01       	movw	r24, r20
    405e:	01 97       	sbiw	r24, 0x01	; 1
    4060:	45 2b       	or	r20, r21
    4062:	b1 f7       	brne	.-20     	; 0x4050 <SPITransaction+0x28>
    4064:	08 95       	ret
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
		}
	}
	else
	if (ESTATE_TX_PATTERN == eSPIBusState)
    4066:	82 30       	cpi	r24, 0x02	; 2
    4068:	51 f4       	brne	.+20     	; 0x407e <SPITransaction+0x56>
    406a:	05 c0       	rjmp	.+10     	; 0x4076 <SPITransaction+0x4e>
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
		{
			// This is OK - as the position where the pointer would normally
			// be is just the pattern (single byte)
			SPDR = (uint8_t) (pu8Buffer);
    406c:	ee bd       	out	0x2e, r30	; 46
		
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
    406e:	0d b4       	in	r0, 0x2d	; 45
    4070:	07 fe       	sbrs	r0, 7
    4072:	fd cf       	rjmp	.-6      	; 0x406e <SPITransaction+0x46>
	}
	else
	if (ESTATE_TX_PATTERN == eSPIBusState)
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
    4074:	ac 01       	movw	r20, r24
    4076:	ca 01       	movw	r24, r20
    4078:	01 97       	sbiw	r24, 0x01	; 1
    407a:	45 2b       	or	r20, r21
    407c:	b9 f7       	brne	.-18     	; 0x406c <SPITransaction+0x44>
    407e:	08 95       	ret

Disassembly of section .text.SPISetBaudRate:

00002eca <SPISetBaudRate>:
	{FCLKIO >> 7,	(1 << SPR1) | (0 << SPR0),	0},					// /128
};

// Sets the SPI baud rate and returns the actual baud rate selected
uint32_t SPISetBaudRate(uint32_t u32BaudRate)
{
    2eca:	cf 92       	push	r12
    2ecc:	df 92       	push	r13
    2ece:	ef 92       	push	r14
    2ed0:	ff 92       	push	r15
    2ed2:	6b 01       	movw	r12, r22
    2ed4:	7c 01       	movw	r14, r24
	uint8_t u8Loop;
	
	// Find the baud rate that's the closest
	for (u8Loop = 0; u8Loop < (sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])); u8Loop++)
    2ed6:	20 e0       	ldi	r18, 0x00	; 0
    2ed8:	19 c0       	rjmp	.+50     	; 0x2f0c <SPISetBaudRate+0x42>
	{
		if (u32BaudRate >= sg_sSPIBaudRates[u8Loop].u32BaudRate)
    2eda:	82 2f       	mov	r24, r18
    2edc:	90 e0       	ldi	r25, 0x00	; 0
    2ede:	ac 01       	movw	r20, r24
    2ee0:	44 0f       	add	r20, r20
    2ee2:	55 1f       	adc	r21, r21
    2ee4:	84 0f       	add	r24, r20
    2ee6:	95 1f       	adc	r25, r21
    2ee8:	88 0f       	add	r24, r24
    2eea:	99 1f       	adc	r25, r25
    2eec:	09 2e       	mov	r0, r25
    2eee:	00 0c       	add	r0, r0
    2ef0:	aa 0b       	sbc	r26, r26
    2ef2:	85 55       	subi	r24, 0x55	; 85
    2ef4:	9d 4f       	sbci	r25, 0xFD	; 253
    2ef6:	af 4f       	sbci	r26, 0xFF	; 255
    2ef8:	fc 01       	movw	r30, r24
    2efa:	5a 2f       	mov	r21, r26
    2efc:	0e 94 8b 26 	call	0x4d16	; 0x4d16 <__xload_4>
    2f00:	c6 16       	cp	r12, r22
    2f02:	d7 06       	cpc	r13, r23
    2f04:	e8 06       	cpc	r14, r24
    2f06:	f9 06       	cpc	r15, r25
    2f08:	18 f4       	brcc	.+6      	; 0x2f10 <SPISetBaudRate+0x46>
uint32_t SPISetBaudRate(uint32_t u32BaudRate)
{
	uint8_t u8Loop;
	
	// Find the baud rate that's the closest
	for (u8Loop = 0; u8Loop < (sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])); u8Loop++)
    2f0a:	2f 5f       	subi	r18, 0xFF	; 255
    2f0c:	27 30       	cpi	r18, 0x07	; 7
    2f0e:	28 f3       	brcs	.-54     	; 0x2eda <SPISetBaudRate+0x10>
			break;
		}
	}

	// If we've hit the end, use the slowest speed
	if ((sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])) == u8Loop)
    2f10:	27 30       	cpi	r18, 0x07	; 7
    2f12:	09 f4       	brne	.+2      	; 0x2f16 <SPISetBaudRate+0x4c>
	{
		u8Loop--;
    2f14:	21 50       	subi	r18, 0x01	; 1
	}

	// Found one!
	SPCR = (SPCR & (uint8_t) ~((1 << SPR1) | (1 << SPR0))) | sg_sSPIBaudRates[u8Loop].u8SPCR;
    2f16:	6c b5       	in	r22, 0x2c	; 44
    2f18:	30 e0       	ldi	r19, 0x00	; 0
    2f1a:	a9 01       	movw	r20, r18
    2f1c:	44 0f       	add	r20, r20
    2f1e:	55 1f       	adc	r21, r21
    2f20:	ca 01       	movw	r24, r20
    2f22:	82 0f       	add	r24, r18
    2f24:	93 1f       	adc	r25, r19
    2f26:	88 0f       	add	r24, r24
    2f28:	99 1f       	adc	r25, r25
    2f2a:	04 96       	adiw	r24, 0x04	; 4
    2f2c:	09 2e       	mov	r0, r25
    2f2e:	00 0c       	add	r0, r0
    2f30:	aa 0b       	sbc	r26, r26
    2f32:	85 55       	subi	r24, 0x55	; 85
    2f34:	9d 4f       	sbci	r25, 0xFD	; 253
    2f36:	af 4f       	sbci	r26, 0xFF	; 255
    2f38:	fc 01       	movw	r30, r24
    2f3a:	84 91       	lpm	r24, Z
    2f3c:	a7 fd       	sbrc	r26, 7
    2f3e:	80 81       	ld	r24, Z
    2f40:	6c 7f       	andi	r22, 0xFC	; 252
    2f42:	86 2b       	or	r24, r22
    2f44:	8c bd       	out	0x2c, r24	; 44
	SPSR = (SPSR & (uint8_t) ~(1 << SPI2X)) | sg_sSPIBaudRates[u8Loop].u8SPSR;
    2f46:	6d b5       	in	r22, 0x2d	; 45
    2f48:	ca 01       	movw	r24, r20
    2f4a:	82 0f       	add	r24, r18
    2f4c:	93 1f       	adc	r25, r19
    2f4e:	88 0f       	add	r24, r24
    2f50:	99 1f       	adc	r25, r25
    2f52:	05 96       	adiw	r24, 0x05	; 5
    2f54:	09 2e       	mov	r0, r25
    2f56:	00 0c       	add	r0, r0
    2f58:	aa 0b       	sbc	r26, r26
    2f5a:	85 55       	subi	r24, 0x55	; 85
    2f5c:	9d 4f       	sbci	r25, 0xFD	; 253
    2f5e:	af 4f       	sbci	r26, 0xFF	; 255
    2f60:	fc 01       	movw	r30, r24
    2f62:	84 91       	lpm	r24, Z
    2f64:	a7 fd       	sbrc	r26, 7
    2f66:	80 81       	ld	r24, Z
    2f68:	6e 7f       	andi	r22, 0xFE	; 254
    2f6a:	86 2b       	or	r24, r22
    2f6c:	8d bd       	out	0x2d, r24	; 45
	return(sg_sSPIBaudRates[u8Loop].u32BaudRate);
    2f6e:	24 0f       	add	r18, r20
    2f70:	35 1f       	adc	r19, r21
    2f72:	22 0f       	add	r18, r18
    2f74:	33 1f       	adc	r19, r19
    2f76:	03 2e       	mov	r0, r19
    2f78:	00 0c       	add	r0, r0
    2f7a:	44 0b       	sbc	r20, r20
    2f7c:	25 55       	subi	r18, 0x55	; 85
    2f7e:	3d 4f       	sbci	r19, 0xFD	; 253
    2f80:	4f 4f       	sbci	r20, 0xFF	; 255
    2f82:	f9 01       	movw	r30, r18
    2f84:	54 2f       	mov	r21, r20
    2f86:	0e 94 8b 26 	call	0x4d16	; 0x4d16 <__xload_4>
}
    2f8a:	ff 90       	pop	r15
    2f8c:	ef 90       	pop	r14
    2f8e:	df 90       	pop	r13
    2f90:	cf 90       	pop	r12
    2f92:	08 95       	ret

Disassembly of section .text.SPIInit:

00004810 <SPIInit>:

void SPIInit(void)
{
	// Set MOSI and SCK to output
	DDR_SPI |= (1 << MOSI) | (1 << SCK);
    4810:	84 b1       	in	r24, 0x04	; 4
    4812:	82 68       	ori	r24, 0x82	; 130
    4814:	84 b9       	out	0x04, r24	; 4
	DDR_SPI &= (uint8_t) ~(1 << MISO);
    4816:	84 b1       	in	r24, 0x04	; 4
    4818:	8e 7f       	andi	r24, 0xFE	; 254
    481a:	84 b9       	out	0x04, r24	; 4
	
	// MISO As input (need our pullup)
	PORT_SPI |= (1 << MISO);
    481c:	85 b1       	in	r24, 0x05	; 5
    481e:	81 60       	ori	r24, 0x01	; 1
    4820:	85 b9       	out	0x05, r24	; 5
	
	// Enable SPI engine, master only, and clock to fosc/128 and SPI mode 0 (which is what SD wants)
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR1) | (1 << SPR0);
    4822:	83 e5       	ldi	r24, 0x53	; 83
    4824:	8c bd       	out	0x2c, r24	; 44
	
	// Zero out SPSR (all zeroes)
	SPSR = 0;
    4826:	1d bc       	out	0x2d, r1	; 45
	
	// Zero out SPIPS so the SPI IP is connected to MISO, MOSI, SCK, and SS
	MCUCR &= (uint8_t) ~(1 << SPIPS);
    4828:	85 b7       	in	r24, 0x35	; 53
    482a:	8f 77       	andi	r24, 0x7F	; 127
    482c:	85 bf       	out	0x35, r24	; 53

	// Set to something slow/compatible
	(void) SPISetBaudRate(400000);
    482e:	60 e8       	ldi	r22, 0x80	; 128
    4830:	7a e1       	ldi	r23, 0x1A	; 26
    4832:	86 e0       	ldi	r24, 0x06	; 6
    4834:	90 e0       	ldi	r25, 0x00	; 0
    4836:	0e 94 65 17 	call	0x2eca	; 0x2eca <SPISetBaudRate>
    483a:	08 95       	ret

Disassembly of section .text.readGlobalState:

00004498 <readGlobalState>:

static GlobalState gState;
static uint32_t currentSector;
static uint8_t __attribute__((aligned(4))) frameBuffer[FRAME_BUFFER_SIZE];  // Enlarged to handle full frame

static bool readGlobalState(void) {
    4498:	0f 93       	push	r16
    449a:	1f 93       	push	r17
    449c:	cf 93       	push	r28
	if (!SDRead(0, frameBuffer, 1)) {
    449e:	01 e0       	ldi	r16, 0x01	; 1
    44a0:	10 e0       	ldi	r17, 0x00	; 0
    44a2:	20 e0       	ldi	r18, 0x00	; 0
    44a4:	30 e0       	ldi	r19, 0x00	; 0
    44a6:	4c e2       	ldi	r20, 0x2C	; 44
    44a8:	53 e0       	ldi	r21, 0x03	; 3
    44aa:	60 e0       	ldi	r22, 0x00	; 0
    44ac:	70 e0       	ldi	r23, 0x00	; 0
    44ae:	cb 01       	movw	r24, r22
    44b0:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <SDRead>
    44b4:	c8 2f       	mov	r28, r24
    44b6:	88 23       	and	r24, r24
    44b8:	49 f0       	breq	.+18     	; 0x44cc <readGlobalState+0x34>
		return false;
	}
	memcpy(&gState, frameBuffer, sizeof(GlobalState));
    44ba:	4c e2       	ldi	r20, 0x2C	; 44
    44bc:	53 e0       	ldi	r21, 0x03	; 3
    44be:	60 e8       	ldi	r22, 0x80	; 128
    44c0:	28 ed       	ldi	r18, 0xD8	; 216
    44c2:	31 e0       	ldi	r19, 0x01	; 1
    44c4:	8c e2       	ldi	r24, 0x2C	; 44
    44c6:	97 e0       	ldi	r25, 0x07	; 7
    44c8:	0e 94 96 23 	call	0x472c	; 0x472c <memcpy>
	// TODO: Implement checksum verification
	return true;
}
    44cc:	8c 2f       	mov	r24, r28
    44ce:	cf 91       	pop	r28
    44d0:	1f 91       	pop	r17
    44d2:	0f 91       	pop	r16
    44d4:	08 95       	ret

Disassembly of section .text.writeGlobalState:

000046fa <writeGlobalState>:

static bool writeGlobalState(void) {
    46fa:	0f 93       	push	r16
    46fc:	1f 93       	push	r17
	memcpy(frameBuffer, &gState, sizeof(GlobalState));
    46fe:	4c e2       	ldi	r20, 0x2C	; 44
    4700:	57 e0       	ldi	r21, 0x07	; 7
    4702:	60 e8       	ldi	r22, 0x80	; 128
    4704:	28 ed       	ldi	r18, 0xD8	; 216
    4706:	31 e0       	ldi	r19, 0x01	; 1
    4708:	8c e2       	ldi	r24, 0x2C	; 44
    470a:	93 e0       	ldi	r25, 0x03	; 3
    470c:	0e 94 96 23 	call	0x472c	; 0x472c <memcpy>
	// TODO: Calculate and update checksum
	return SDWrite(0, frameBuffer, 1);
    4710:	01 e0       	ldi	r16, 0x01	; 1
    4712:	10 e0       	ldi	r17, 0x00	; 0
    4714:	20 e0       	ldi	r18, 0x00	; 0
    4716:	30 e0       	ldi	r19, 0x00	; 0
    4718:	4c e2       	ldi	r20, 0x2C	; 44
    471a:	53 e0       	ldi	r21, 0x03	; 3
    471c:	60 e0       	ldi	r22, 0x00	; 0
    471e:	70 e0       	ldi	r23, 0x00	; 0
    4720:	cb 01       	movw	r24, r22
    4722:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <SDWrite>
}
    4726:	1f 91       	pop	r17
    4728:	0f 91       	pop	r16
    472a:	08 95       	ret

Disassembly of section .text.updateSessionMap:

00002b72 <updateSessionMap>:

static bool updateSessionMap(void) {
    2b72:	8f 92       	push	r8
    2b74:	9f 92       	push	r9
    2b76:	af 92       	push	r10
    2b78:	bf 92       	push	r11
    2b7a:	cf 92       	push	r12
    2b7c:	df 92       	push	r13
    2b7e:	ef 92       	push	r14
    2b80:	ff 92       	push	r15
    2b82:	0f 93       	push	r16
    2b84:	1f 93       	push	r17
	uint32_t mapSector = gState.activeSessionMapSector;
    2b86:	ec e2       	ldi	r30, 0x2C	; 44
    2b88:	f7 e0       	ldi	r31, 0x07	; 7
    2b8a:	c4 8c       	ldd	r12, Z+28	; 0x1c
    2b8c:	d5 8c       	ldd	r13, Z+29	; 0x1d
    2b8e:	e6 8c       	ldd	r14, Z+30	; 0x1e
    2b90:	f7 8c       	ldd	r15, Z+31	; 0x1f
	uint32_t mapOffset = gState.activeSessionMapOffset;
    2b92:	80 a0       	ldd	r8, Z+32	; 0x20
    2b94:	91 a0       	ldd	r9, Z+33	; 0x21
    2b96:	a2 a0       	ldd	r10, Z+34	; 0x22
    2b98:	b3 a0       	ldd	r11, Z+35	; 0x23

	if (!SDRead(mapSector, frameBuffer, 1)) {
    2b9a:	01 e0       	ldi	r16, 0x01	; 1
    2b9c:	10 e0       	ldi	r17, 0x00	; 0
    2b9e:	20 e0       	ldi	r18, 0x00	; 0
    2ba0:	30 e0       	ldi	r19, 0x00	; 0
    2ba2:	4c e2       	ldi	r20, 0x2C	; 44
    2ba4:	53 e0       	ldi	r21, 0x03	; 3
    2ba6:	c7 01       	movw	r24, r14
    2ba8:	b6 01       	movw	r22, r12
    2baa:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <SDRead>
    2bae:	88 23       	and	r24, r24
    2bb0:	09 f4       	brne	.+2      	; 0x2bb4 <updateSessionMap+0x42>
    2bb2:	42 c0       	rjmp	.+132    	; 0x2c38 <updateSessionMap+0xc6>
		return false;
	}

	// Update session map
	*(uint64_t*)(frameBuffer + mapOffset) = gState.newSessionSector;
    2bb4:	f4 01       	movw	r30, r8
    2bb6:	e4 5d       	subi	r30, 0xD4	; 212
    2bb8:	fc 4f       	sbci	r31, 0xFC	; 252
    2bba:	00 91 44 07 	lds	r16, 0x0744	; 0x800744 <gState+0x18>
    2bbe:	10 91 45 07 	lds	r17, 0x0745	; 0x800745 <gState+0x19>
    2bc2:	20 91 46 07 	lds	r18, 0x0746	; 0x800746 <gState+0x1a>
    2bc6:	30 91 47 07 	lds	r19, 0x0747	; 0x800747 <gState+0x1b>
    2bca:	00 83       	st	Z, r16
    2bcc:	11 83       	std	Z+1, r17	; 0x01
    2bce:	22 83       	std	Z+2, r18	; 0x02
    2bd0:	33 83       	std	Z+3, r19	; 0x03
    2bd2:	14 82       	std	Z+4, r1	; 0x04
    2bd4:	15 82       	std	Z+5, r1	; 0x05
    2bd6:	16 82       	std	Z+6, r1	; 0x06
    2bd8:	17 82       	std	Z+7, r1	; 0x07

	if (!SDWrite(mapSector, frameBuffer, 1)) {
    2bda:	01 e0       	ldi	r16, 0x01	; 1
    2bdc:	10 e0       	ldi	r17, 0x00	; 0
    2bde:	20 e0       	ldi	r18, 0x00	; 0
    2be0:	30 e0       	ldi	r19, 0x00	; 0
    2be2:	4c e2       	ldi	r20, 0x2C	; 44
    2be4:	53 e0       	ldi	r21, 0x03	; 3
    2be6:	c7 01       	movw	r24, r14
    2be8:	b6 01       	movw	r22, r12
    2bea:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <SDWrite>
    2bee:	88 23       	and	r24, r24
    2bf0:	19 f1       	breq	.+70     	; 0x2c38 <updateSessionMap+0xc6>
		return false;
	}

	// Update map pointers
	gState.activeSessionMapOffset += sizeof(uint64_t);
    2bf2:	ec e2       	ldi	r30, 0x2C	; 44
    2bf4:	f7 e0       	ldi	r31, 0x07	; 7
    2bf6:	80 a1       	ldd	r24, Z+32	; 0x20
    2bf8:	91 a1       	ldd	r25, Z+33	; 0x21
    2bfa:	a2 a1       	ldd	r26, Z+34	; 0x22
    2bfc:	b3 a1       	ldd	r27, Z+35	; 0x23
    2bfe:	08 96       	adiw	r24, 0x08	; 8
    2c00:	a1 1d       	adc	r26, r1
    2c02:	b1 1d       	adc	r27, r1
    2c04:	80 a3       	std	Z+32, r24	; 0x20
    2c06:	91 a3       	std	Z+33, r25	; 0x21
    2c08:	a2 a3       	std	Z+34, r26	; 0x22
    2c0a:	b3 a3       	std	Z+35, r27	; 0x23
	if (gState.activeSessionMapOffset >= SECTOR_SIZE) {
    2c0c:	81 15       	cp	r24, r1
    2c0e:	92 40       	sbci	r25, 0x02	; 2
    2c10:	a1 05       	cpc	r26, r1
    2c12:	b1 05       	cpc	r27, r1
    2c14:	78 f0       	brcs	.+30     	; 0x2c34 <updateSessionMap+0xc2>
		gState.activeSessionMapSector++;
    2c16:	84 8d       	ldd	r24, Z+28	; 0x1c
    2c18:	95 8d       	ldd	r25, Z+29	; 0x1d
    2c1a:	a6 8d       	ldd	r26, Z+30	; 0x1e
    2c1c:	b7 8d       	ldd	r27, Z+31	; 0x1f
    2c1e:	01 96       	adiw	r24, 0x01	; 1
    2c20:	a1 1d       	adc	r26, r1
    2c22:	b1 1d       	adc	r27, r1
    2c24:	84 8f       	std	Z+28, r24	; 0x1c
    2c26:	95 8f       	std	Z+29, r25	; 0x1d
    2c28:	a6 8f       	std	Z+30, r26	; 0x1e
    2c2a:	b7 8f       	std	Z+31, r27	; 0x1f
		gState.activeSessionMapOffset = 0;
    2c2c:	10 a2       	std	Z+32, r1	; 0x20
    2c2e:	11 a2       	std	Z+33, r1	; 0x21
    2c30:	12 a2       	std	Z+34, r1	; 0x22
    2c32:	13 a2       	std	Z+35, r1	; 0x23
	}

	return writeGlobalState();
    2c34:	0e 94 7d 23 	call	0x46fa	; 0x46fa <writeGlobalState>
}
    2c38:	1f 91       	pop	r17
    2c3a:	0f 91       	pop	r16
    2c3c:	ff 90       	pop	r15
    2c3e:	ef 90       	pop	r14
    2c40:	df 90       	pop	r13
    2c42:	cf 90       	pop	r12
    2c44:	bf 90       	pop	r11
    2c46:	af 90       	pop	r10
    2c48:	9f 90       	pop	r9
    2c4a:	8f 90       	pop	r8
    2c4c:	08 95       	ret

Disassembly of section .text.STORE_Init:

000039e2 <STORE_Init>:

bool STORE_Init(void) {
    39e2:	cf 93       	push	r28
	if (!SDInit()) {
    39e4:	0e 94 e6 10 	call	0x21cc	; 0x21cc <SDInit>
    39e8:	c8 2f       	mov	r28, r24
    39ea:	88 23       	and	r24, r24
    39ec:	c1 f1       	breq	.+112    	; 0x3a5e <STORE_Init+0x7c>
		return false;
	}

	if (!readGlobalState()) {
    39ee:	0e 94 4c 22 	call	0x4498	; 0x4498 <readGlobalState>
    39f2:	81 11       	cpse	r24, r1
    39f4:	22 c0       	rjmp	.+68     	; 0x3a3a <STORE_Init+0x58>
		// Initialize global state if it doesn't exist
		memset(&gState, 0, sizeof(GlobalState));
    39f6:	ec e2       	ldi	r30, 0x2C	; 44
    39f8:	f7 e0       	ldi	r31, 0x07	; 7
    39fa:	88 ed       	ldi	r24, 0xD8	; 216
    39fc:	91 e0       	ldi	r25, 0x01	; 1
    39fe:	df 01       	movw	r26, r30
    3a00:	9c 01       	movw	r18, r24
    3a02:	1d 92       	st	X+, r1
    3a04:	21 50       	subi	r18, 0x01	; 1
    3a06:	30 40       	sbci	r19, 0x00	; 0
    3a08:	e1 f7       	brne	.-8      	; 0x3a02 <STORE_Init+0x20>
		gState.firstSessionSector = 1;
    3a0a:	81 e0       	ldi	r24, 0x01	; 1
    3a0c:	90 e0       	ldi	r25, 0x00	; 0
    3a0e:	a0 e0       	ldi	r26, 0x00	; 0
    3a10:	b0 e0       	ldi	r27, 0x00	; 0
    3a12:	84 87       	std	Z+12, r24	; 0x0c
    3a14:	95 87       	std	Z+13, r25	; 0x0d
    3a16:	a6 87       	std	Z+14, r26	; 0x0e
    3a18:	b7 87       	std	Z+15, r27	; 0x0f
		gState.newSessionSector = 1;
    3a1a:	80 8f       	std	Z+24, r24	; 0x18
    3a1c:	91 8f       	std	Z+25, r25	; 0x19
    3a1e:	a2 8f       	std	Z+26, r26	; 0x1a
    3a20:	b3 8f       	std	Z+27, r27	; 0x1b
		gState.activeSessionMapSector = 4;
    3a22:	84 e0       	ldi	r24, 0x04	; 4
    3a24:	90 e0       	ldi	r25, 0x00	; 0
    3a26:	a0 e0       	ldi	r26, 0x00	; 0
    3a28:	b0 e0       	ldi	r27, 0x00	; 0
    3a2a:	84 8f       	std	Z+28, r24	; 0x1c
    3a2c:	95 8f       	std	Z+29, r25	; 0x1d
    3a2e:	a6 8f       	std	Z+30, r26	; 0x1e
    3a30:	b7 8f       	std	Z+31, r27	; 0x1f
		gState.activeSessionMapOffset = 0;
		// TODO: Initialize other fields as needed
		if (!writeGlobalState()) {
    3a32:	0e 94 7d 23 	call	0x46fa	; 0x46fa <writeGlobalState>
    3a36:	88 23       	and	r24, r24
    3a38:	89 f0       	breq	.+34     	; 0x3a5c <STORE_Init+0x7a>
			return false;
		}
	}

	currentSector = gState.newSessionSector;
    3a3a:	80 91 44 07 	lds	r24, 0x0744	; 0x800744 <gState+0x18>
    3a3e:	90 91 45 07 	lds	r25, 0x0745	; 0x800745 <gState+0x19>
    3a42:	a0 91 46 07 	lds	r26, 0x0746	; 0x800746 <gState+0x1a>
    3a46:	b0 91 47 07 	lds	r27, 0x0747	; 0x800747 <gState+0x1b>
    3a4a:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <currentSector>
    3a4e:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <currentSector+0x1>
    3a52:	a0 93 5a 09 	sts	0x095A, r26	; 0x80095a <currentSector+0x2>
    3a56:	b0 93 5b 09 	sts	0x095B, r27	; 0x80095b <currentSector+0x3>
	return true;
    3a5a:	01 c0       	rjmp	.+2      	; 0x3a5e <STORE_Init+0x7c>
		gState.newSessionSector = 1;
		gState.activeSessionMapSector = 4;
		gState.activeSessionMapOffset = 0;
		// TODO: Initialize other fields as needed
		if (!writeGlobalState()) {
			return false;
    3a5c:	c8 2f       	mov	r28, r24
		}
	}

	currentSector = gState.newSessionSector;
	return true;
}
    3a5e:	8c 2f       	mov	r24, r28
    3a60:	cf 91       	pop	r28
    3a62:	08 95       	ret

Disassembly of section .text.STORE_WriteFrame:

000028bc <STORE_WriteFrame>:

bool STORE_WriteFrame(volatile FrameData* frame) {
    28bc:	8f 92       	push	r8
    28be:	9f 92       	push	r9
    28c0:	af 92       	push	r10
    28c2:	bf 92       	push	r11
    28c4:	cf 92       	push	r12
    28c6:	df 92       	push	r13
    28c8:	ef 92       	push	r14
    28ca:	ff 92       	push	r15
    28cc:	0f 93       	push	r16
    28ce:	1f 93       	push	r17
    28d0:	cf 93       	push	r28
    28d2:	df 93       	push	r29
	uint32_t bytesWritten = 0;
	uint32_t currentOffset = 0;
	uint32_t sectorsToWrite;
	
	// Verify frame size
	if(frame->frameBytes > FRAME_BUFFER_SIZE) {
    28d4:	fc 01       	movw	r30, r24
    28d6:	24 81       	ldd	r18, Z+4	; 0x04
    28d8:	35 81       	ldd	r19, Z+5	; 0x05
    28da:	21 30       	cpi	r18, 0x01	; 1
    28dc:	34 40       	sbci	r19, 0x04	; 4
    28de:	08 f0       	brcs	.+2      	; 0x28e2 <STORE_WriteFrame+0x26>
    28e0:	5b c0       	rjmp	.+182    	; 0x2998 <STORE_WriteFrame+0xdc>
    28e2:	ec 01       	movw	r28, r24
		return false;
	}
	
	// Copy frame data to our buffer
	memcpy(frameBuffer, (const void*)frame, frame->frameBytes);
    28e4:	2c 81       	ldd	r18, Y+4	; 0x04
    28e6:	3d 81       	ldd	r19, Y+5	; 0x05
    28e8:	ac 01       	movw	r20, r24
    28ea:	60 e8       	ldi	r22, 0x80	; 128
    28ec:	8c e2       	ldi	r24, 0x2C	; 44
    28ee:	93 e0       	ldi	r25, 0x03	; 3
    28f0:	0e 94 96 23 	call	0x472c	; 0x472c <memcpy>
	
	// Zero out any remaining buffer space in last sector
	if(frame->frameBytes < FRAME_BUFFER_SIZE) {
    28f4:	8c 81       	ldd	r24, Y+4	; 0x04
    28f6:	9d 81       	ldd	r25, Y+5	; 0x05
    28f8:	81 15       	cp	r24, r1
    28fa:	94 40       	sbci	r25, 0x04	; 4
    28fc:	70 f4       	brcc	.+28     	; 0x291a <STORE_WriteFrame+0x5e>
		memset(frameBuffer + frame->frameBytes, 0, FRAME_BUFFER_SIZE - frame->frameBytes);
    28fe:	2c 81       	ldd	r18, Y+4	; 0x04
    2900:	3d 81       	ldd	r19, Y+5	; 0x05
    2902:	8c 81       	ldd	r24, Y+4	; 0x04
    2904:	9d 81       	ldd	r25, Y+5	; 0x05
    2906:	40 e0       	ldi	r20, 0x00	; 0
    2908:	54 e0       	ldi	r21, 0x04	; 4
    290a:	42 1b       	sub	r20, r18
    290c:	53 0b       	sbc	r21, r19
    290e:	60 e0       	ldi	r22, 0x00	; 0
    2910:	70 e0       	ldi	r23, 0x00	; 0
    2912:	84 5d       	subi	r24, 0xD4	; 212
    2914:	9c 4f       	sbci	r25, 0xFC	; 252
    2916:	0e 94 ed 26 	call	0x4dda	; 0x4dda <memset>

	currentSector = gState.newSessionSector;
	return true;
}

bool STORE_WriteFrame(volatile FrameData* frame) {
    291a:	c1 2c       	mov	r12, r1
    291c:	d1 2c       	mov	r13, r1
    291e:	76 01       	movw	r14, r12
    2920:	68 94       	set
    2922:	c1 f8       	bld	r12, 1
    2924:	81 2c       	mov	r8, r1
    2926:	91 2c       	mov	r9, r1
    2928:	54 01       	movw	r10, r8
    292a:	2f c0       	rjmp	.+94     	; 0x298a <STORE_WriteFrame+0xce>
	// Calculate how many complete sectors we need to write
	sectorsToWrite = SECTORS_PER_FRAME;
	
	// Write all sectors
	while(sectorsToWrite > 0) {
		if(!SDWrite(currentSector, frameBuffer + currentOffset, 1)) {
    292c:	60 91 58 09 	lds	r22, 0x0958	; 0x800958 <currentSector>
    2930:	70 91 59 09 	lds	r23, 0x0959	; 0x800959 <currentSector+0x1>
    2934:	80 91 5a 09 	lds	r24, 0x095A	; 0x80095a <currentSector+0x2>
    2938:	90 91 5b 09 	lds	r25, 0x095B	; 0x80095b <currentSector+0x3>
    293c:	01 e0       	ldi	r16, 0x01	; 1
    293e:	10 e0       	ldi	r17, 0x00	; 0
    2940:	20 e0       	ldi	r18, 0x00	; 0
    2942:	30 e0       	ldi	r19, 0x00	; 0
    2944:	a4 01       	movw	r20, r8
    2946:	44 5d       	subi	r20, 0xD4	; 212
    2948:	5c 4f       	sbci	r21, 0xFC	; 252
    294a:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <SDWrite>
    294e:	88 23       	and	r24, r24
    2950:	21 f1       	breq	.+72     	; 0x299a <STORE_WriteFrame+0xde>
			return false;
		}
		currentSector++;
    2952:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <currentSector>
    2956:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <currentSector+0x1>
    295a:	a0 91 5a 09 	lds	r26, 0x095A	; 0x80095a <currentSector+0x2>
    295e:	b0 91 5b 09 	lds	r27, 0x095B	; 0x80095b <currentSector+0x3>
    2962:	01 96       	adiw	r24, 0x01	; 1
    2964:	a1 1d       	adc	r26, r1
    2966:	b1 1d       	adc	r27, r1
    2968:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <currentSector>
    296c:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <currentSector+0x1>
    2970:	a0 93 5a 09 	sts	0x095A, r26	; 0x80095a <currentSector+0x2>
    2974:	b0 93 5b 09 	sts	0x095B, r27	; 0x80095b <currentSector+0x3>
		currentOffset += SECTOR_SIZE;
    2978:	42 e0       	ldi	r20, 0x02	; 2
    297a:	94 0e       	add	r9, r20
    297c:	a1 1c       	adc	r10, r1
    297e:	b1 1c       	adc	r11, r1
		sectorsToWrite--;
    2980:	81 e0       	ldi	r24, 0x01	; 1
    2982:	c8 1a       	sub	r12, r24
    2984:	d1 08       	sbc	r13, r1
    2986:	e1 08       	sbc	r14, r1
    2988:	f1 08       	sbc	r15, r1
	
	// Calculate how many complete sectors we need to write
	sectorsToWrite = SECTORS_PER_FRAME;
	
	// Write all sectors
	while(sectorsToWrite > 0) {
    298a:	c1 14       	cp	r12, r1
    298c:	d1 04       	cpc	r13, r1
    298e:	e1 04       	cpc	r14, r1
    2990:	f1 04       	cpc	r15, r1
    2992:	61 f6       	brne	.-104    	; 0x292c <STORE_WriteFrame+0x70>
		currentSector++;
		currentOffset += SECTOR_SIZE;
		sectorsToWrite--;
	}
	
	return true;
    2994:	81 e0       	ldi	r24, 0x01	; 1
    2996:	01 c0       	rjmp	.+2      	; 0x299a <STORE_WriteFrame+0xde>
	uint32_t currentOffset = 0;
	uint32_t sectorsToWrite;
	
	// Verify frame size
	if(frame->frameBytes > FRAME_BUFFER_SIZE) {
		return false;
    2998:	80 e0       	ldi	r24, 0x00	; 0
		currentOffset += SECTOR_SIZE;
		sectorsToWrite--;
	}
	
	return true;
}
    299a:	df 91       	pop	r29
    299c:	cf 91       	pop	r28
    299e:	1f 91       	pop	r17
    29a0:	0f 91       	pop	r16
    29a2:	ff 90       	pop	r15
    29a4:	ef 90       	pop	r14
    29a6:	df 90       	pop	r13
    29a8:	cf 90       	pop	r12
    29aa:	bf 90       	pop	r11
    29ac:	af 90       	pop	r10
    29ae:	9f 90       	pop	r9
    29b0:	8f 90       	pop	r8
    29b2:	08 95       	ret

Disassembly of section .text.STORE_StartNewSession:

0000422e <STORE_StartNewSession>:

bool STORE_StartNewSession(void) {
	// Update session info
	gState.sessionCount++;
    422e:	ec e2       	ldi	r30, 0x2C	; 44
    4230:	f7 e0       	ldi	r31, 0x07	; 7
    4232:	84 89       	ldd	r24, Z+20	; 0x14
    4234:	95 89       	ldd	r25, Z+21	; 0x15
    4236:	a6 89       	ldd	r26, Z+22	; 0x16
    4238:	b7 89       	ldd	r27, Z+23	; 0x17
    423a:	01 96       	adiw	r24, 0x01	; 1
    423c:	a1 1d       	adc	r26, r1
    423e:	b1 1d       	adc	r27, r1
    4240:	84 8b       	std	Z+20, r24	; 0x14
    4242:	95 8b       	std	Z+21, r25	; 0x15
    4244:	a6 8b       	std	Z+22, r26	; 0x16
    4246:	b7 8b       	std	Z+23, r27	; 0x17
	gState.newSessionSector = currentSector;
    4248:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <currentSector>
    424c:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <currentSector+0x1>
    4250:	a0 91 5a 09 	lds	r26, 0x095A	; 0x80095a <currentSector+0x2>
    4254:	b0 91 5b 09 	lds	r27, 0x095B	; 0x80095b <currentSector+0x3>
    4258:	80 8f       	std	Z+24, r24	; 0x18
    425a:	91 8f       	std	Z+25, r25	; 0x19
    425c:	a2 8f       	std	Z+26, r26	; 0x1a
    425e:	b3 8f       	std	Z+27, r27	; 0x1b
	
	// Ensure sector alignment for new sessions
	if(currentSector % SECTORS_PER_FRAME != 0) {
    4260:	80 ff       	sbrs	r24, 0
    4262:	0c c0       	rjmp	.+24     	; 0x427c <STORE_StartNewSession+0x4e>
		currentSector += SECTORS_PER_FRAME - (currentSector % SECTORS_PER_FRAME);
    4264:	8e 7f       	andi	r24, 0xFE	; 254
    4266:	02 96       	adiw	r24, 0x02	; 2
    4268:	a1 1d       	adc	r26, r1
    426a:	b1 1d       	adc	r27, r1
    426c:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <currentSector>
    4270:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <currentSector+0x1>
    4274:	a0 93 5a 09 	sts	0x095A, r26	; 0x80095a <currentSector+0x2>
    4278:	b0 93 5b 09 	sts	0x095B, r27	; 0x80095b <currentSector+0x3>
	}
	
	return updateSessionMap();
    427c:	0e 94 b9 15 	call	0x2b72	; 0x2b72 <updateSessionMap>
}
    4280:	08 95       	ret

Disassembly of section .text.STORE_EndSession:

00004080 <STORE_EndSession>:

bool STORE_EndSession(void) {
	// Ensure we end on a frame boundary
	if(currentSector % SECTORS_PER_FRAME != 0) {
    4080:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <currentSector>
    4084:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <currentSector+0x1>
    4088:	a0 91 5a 09 	lds	r26, 0x095A	; 0x80095a <currentSector+0x2>
    408c:	b0 91 5b 09 	lds	r27, 0x095B	; 0x80095b <currentSector+0x3>
    4090:	80 ff       	sbrs	r24, 0
    4092:	0c c0       	rjmp	.+24     	; 0x40ac <STORE_EndSession+0x2c>
		currentSector += SECTORS_PER_FRAME - (currentSector % SECTORS_PER_FRAME);
    4094:	8e 7f       	andi	r24, 0xFE	; 254
    4096:	02 96       	adiw	r24, 0x02	; 2
    4098:	a1 1d       	adc	r26, r1
    409a:	b1 1d       	adc	r27, r1
    409c:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <currentSector>
    40a0:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <currentSector+0x1>
    40a4:	a0 93 5a 09 	sts	0x095A, r26	; 0x80095a <currentSector+0x2>
    40a8:	b0 93 5b 09 	sts	0x095B, r27	; 0x80095b <currentSector+0x3>
	}
	
	gState.lastSessionSector = currentSector - 1;
    40ac:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <currentSector>
    40b0:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <currentSector+0x1>
    40b4:	a0 91 5a 09 	lds	r26, 0x095A	; 0x80095a <currentSector+0x2>
    40b8:	b0 91 5b 09 	lds	r27, 0x095B	; 0x80095b <currentSector+0x3>
    40bc:	01 97       	sbiw	r24, 0x01	; 1
    40be:	a1 09       	sbc	r26, r1
    40c0:	b1 09       	sbc	r27, r1
    40c2:	80 93 3c 07 	sts	0x073C, r24	; 0x80073c <gState+0x10>
    40c6:	90 93 3d 07 	sts	0x073D, r25	; 0x80073d <gState+0x11>
    40ca:	a0 93 3e 07 	sts	0x073E, r26	; 0x80073e <gState+0x12>
    40ce:	b0 93 3f 07 	sts	0x073F, r27	; 0x80073f <gState+0x13>
	return writeGlobalState();
    40d2:	0e 94 7d 23 	call	0x46fa	; 0x46fa <writeGlobalState>
}
    40d6:	08 95       	ret

Disassembly of section .text.vUARTtxDataAvailable:

00004c26 <vUARTtxDataAvailable>:
#endif

bool vUARTIsBusy(void) {
	return ((sg_etxState != ESTATE_IDLE) ||
		(sg_eCell_mc_rxState != ESTATE_IDLE));
}
    4c26:	80 91 7b 09 	lds	r24, 0x097B	; 0x80097b <sg_u8SendIndex>
    4c2a:	81 11       	cpse	r24, r1
    4c2c:	06 c0       	rjmp	.+12     	; 0x4c3a <vUARTtxDataAvailable+0x14>
    4c2e:	0e 94 47 24 	call	0x488e	; 0x488e <PlatformGetSendData>
    4c32:	90 93 61 09 	sts	0x0961, r25	; 0x800961 <sg_u8SendData+0x1>
    4c36:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <sg_u8SendData>
    4c3a:	80 91 7b 09 	lds	r24, 0x097B	; 0x80097b <sg_u8SendIndex>
    4c3e:	81 11       	cpse	r24, r1
    4c40:	02 c0       	rjmp	.+4      	; 0x4c46 <vUARTtxDataAvailable+0x20>
    4c42:	81 e0       	ldi	r24, 0x01	; 1
    4c44:	08 95       	ret
    4c46:	80 e0       	ldi	r24, 0x00	; 0
    4c48:	08 95       	ret

Disassembly of section .text.vUARTtxDataGet:

000043c4 <vUARTtxDataGet>:
    43c4:	80 91 7b 09 	lds	r24, 0x097B	; 0x80097b <sg_u8SendIndex>
    43c8:	81 11       	cpse	r24, r1
    43ca:	10 c0       	rjmp	.+32     	; 0x43ec <vUARTtxDataGet+0x28>
    43cc:	81 e0       	ldi	r24, 0x01	; 1
    43ce:	0e 94 47 24 	call	0x488e	; 0x488e <PlatformGetSendData>
    43d2:	e0 e6       	ldi	r30, 0x60	; 96
    43d4:	f9 e0       	ldi	r31, 0x09	; 9
    43d6:	90 83       	st	Z, r25
    43d8:	81 83       	std	Z+1, r24	; 0x01
    43da:	80 81       	ld	r24, Z
    43dc:	88 23       	and	r24, r24
    43de:	24 f4       	brge	.+8      	; 0x43e8 <vUARTtxDataGet+0x24>
    43e0:	81 e0       	ldi	r24, 0x01	; 1
    43e2:	80 93 7f 09 	sts	0x097F, r24	; 0x80097f <sg_bCellReportsReuested>
    43e6:	02 c0       	rjmp	.+4      	; 0x43ec <vUARTtxDataGet+0x28>
    43e8:	10 92 7f 09 	sts	0x097F, r1	; 0x80097f <sg_bCellReportsReuested>
    43ec:	e0 91 7b 09 	lds	r30, 0x097B	; 0x80097b <sg_u8SendIndex>
    43f0:	f0 e0       	ldi	r31, 0x00	; 0
    43f2:	e0 5a       	subi	r30, 0xA0	; 160
    43f4:	f6 4f       	sbci	r31, 0xF6	; 246
    43f6:	80 81       	ld	r24, Z
    43f8:	90 91 7b 09 	lds	r25, 0x097B	; 0x80097b <sg_u8SendIndex>
    43fc:	9f 5f       	subi	r25, 0xFF	; 255
    43fe:	90 93 7b 09 	sts	0x097B, r25	; 0x80097b <sg_u8SendIndex>
    4402:	90 91 7b 09 	lds	r25, 0x097B	; 0x80097b <sg_u8SendIndex>
    4406:	92 30       	cpi	r25, 0x02	; 2
    4408:	10 f0       	brcs	.+4      	; 0x440e <vUARTtxDataGet+0x4a>
    440a:	10 92 7b 09 	sts	0x097B, r1	; 0x80097b <sg_u8SendIndex>
    440e:	08 95       	ret

Disassembly of section .text.vUARTRXReset:

00004ec6 <vUARTRXReset>:

// Called when we have a string timeout or need to reset the state machine
// for the MC RX side of things
void vUARTRXReset(void)
{
	sg_eCell_mc_rxState = ESTATE_IDLE;
    4ec6:	10 92 86 09 	sts	0x0986, r1	; 0x800986 <sg_eCell_mc_rxState>
	vUARTRXStart();
    4eca:	0e 94 b9 26 	call	0x4d72	; 0x4d72 <vUARTRXStart>
    4ece:	08 95       	ret

Disassembly of section .text.vUARTStarttx:

0000412e <vUARTStarttx>:
#endif

bool vUARTIsBusy(void) {
	return ((sg_etxState != ESTATE_IDLE) ||
		(sg_eCell_mc_rxState != ESTATE_IDLE));
}
    412e:	80 91 80 09 	lds	r24, 0x0980	; 0x800980 <sg_etxState>
    4132:	81 11       	cpse	r24, r1
    4134:	23 c0       	rjmp	.+70     	; 0x417c <vUARTStarttx+0x4e>
    4136:	80 91 86 09 	lds	r24, 0x0986	; 0x800986 <sg_eCell_mc_rxState>
    413a:	81 11       	cpse	r24, r1
    413c:	21 c0       	rjmp	.+66     	; 0x4180 <vUARTStarttx+0x52>
    413e:	82 e0       	ldi	r24, 0x02	; 2
    4140:	80 93 80 09 	sts	0x0980, r24	; 0x800980 <sg_etxState>
    4144:	10 92 7b 09 	sts	0x097B, r1	; 0x80097b <sg_u8SendIndex>
    4148:	10 92 83 09 	sts	0x0983, r1	; 0x800983 <sg_u8txBitCount>
    414c:	81 e0       	ldi	r24, 0x01	; 1
    414e:	80 93 7e 09 	sts	0x097E, r24	; 0x80097e <sg_bMCTxNextBit>
    4152:	86 b5       	in	r24, 0x26	; 38
    4154:	8e 5c       	subi	r24, 0xCE	; 206
    4156:	87 bd       	out	0x27, r24	; 39
    4158:	85 b3       	in	r24, 0x15	; 21
    415a:	82 60       	ori	r24, 0x02	; 2
    415c:	85 bb       	out	0x15, r24	; 21
    415e:	ee e6       	ldi	r30, 0x6E	; 110
    4160:	f0 e0       	ldi	r31, 0x00	; 0
    4162:	80 81       	ld	r24, Z
    4164:	82 60       	ori	r24, 0x02	; 2
    4166:	80 83       	st	Z, r24
    4168:	0e 94 13 26 	call	0x4c26	; 0x4c26 <vUARTtxDataAvailable>
    416c:	80 93 81 09 	sts	0x0981, r24	; 0x800981 <sg_btxMoreAvailable>
    4170:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <vUARTtxDataGet>
    4174:	80 93 82 09 	sts	0x0982, r24	; 0x800982 <sg_u8txDataByte>
    4178:	81 e0       	ldi	r24, 0x01	; 1
    417a:	08 95       	ret
    417c:	80 e0       	ldi	r24, 0x00	; 0
    417e:	08 95       	ret
    4180:	80 e0       	ldi	r24, 0x00	; 0
    4182:	08 95       	ret

Disassembly of section .text.__vector_8:

00002f94 <__vector_8>:
    2f94:	1f 92       	push	r1
    2f96:	0f 92       	push	r0
    2f98:	0f b6       	in	r0, 0x3f	; 63
    2f9a:	0f 92       	push	r0
    2f9c:	11 24       	eor	r1, r1
    2f9e:	8f 93       	push	r24
    2fa0:	9f 93       	push	r25
    2fa2:	ef 93       	push	r30
    2fa4:	ff 93       	push	r31
    2fa6:	80 91 86 09 	lds	r24, 0x0986	; 0x800986 <sg_eCell_mc_rxState>
    2faa:	88 23       	and	r24, r24
    2fac:	11 f0       	breq	.+4      	; 0x2fb2 <__vector_8+0x1e>
    2fae:	83 30       	cpi	r24, 0x03	; 3
    2fb0:	51 f5       	brne	.+84     	; 0x3006 <__vector_8+0x72>
    2fb2:	86 b5       	in	r24, 0x26	; 38
    2fb4:	8c 5b       	subi	r24, 0xBC	; 188
    2fb6:	88 bd       	out	0x28, r24	; 40
    2fb8:	85 b3       	in	r24, 0x15	; 21
    2fba:	84 60       	ori	r24, 0x04	; 4
    2fbc:	85 bb       	out	0x15, r24	; 21
    2fbe:	ee e6       	ldi	r30, 0x6E	; 110
    2fc0:	f0 e0       	ldi	r31, 0x00	; 0
    2fc2:	80 81       	ld	r24, Z
    2fc4:	84 60       	ori	r24, 0x04	; 4
    2fc6:	80 83       	st	Z, r24
    2fc8:	e9 e6       	ldi	r30, 0x69	; 105
    2fca:	f0 e0       	ldi	r31, 0x00	; 0
    2fcc:	80 81       	ld	r24, Z
    2fce:	83 7f       	andi	r24, 0xF3	; 243
    2fd0:	84 60       	ori	r24, 0x04	; 4
    2fd2:	80 83       	st	Z, r24
    2fd4:	8c b3       	in	r24, 0x1c	; 28
    2fd6:	82 60       	ori	r24, 0x02	; 2
    2fd8:	8c bb       	out	0x1c, r24	; 28
    2fda:	80 91 7a 09 	lds	r24, 0x097A	; 0x80097a <sg_bState>
    2fde:	88 23       	and	r24, r24
    2fe0:	31 f0       	breq	.+12     	; 0x2fee <__vector_8+0x5a>
    2fe2:	8b b1       	in	r24, 0x0b	; 11
    2fe4:	80 62       	ori	r24, 0x20	; 32
    2fe6:	8b b9       	out	0x0b, r24	; 11
    2fe8:	10 92 7a 09 	sts	0x097A, r1	; 0x80097a <sg_bState>
    2fec:	06 c0       	rjmp	.+12     	; 0x2ffa <__vector_8+0x66>
    2fee:	8b b1       	in	r24, 0x0b	; 11
    2ff0:	8f 7d       	andi	r24, 0xDF	; 223
    2ff2:	8b b9       	out	0x0b, r24	; 11
    2ff4:	81 e0       	ldi	r24, 0x01	; 1
    2ff6:	80 93 7a 09 	sts	0x097A, r24	; 0x80097a <sg_bState>
    2ffa:	81 e0       	ldi	r24, 0x01	; 1
    2ffc:	80 93 86 09 	sts	0x0986, r24	; 0x800986 <sg_eCell_mc_rxState>
    3000:	10 92 88 09 	sts	0x0988, r1	; 0x800988 <sg_u8Cell_mc_rxBitCount>
    3004:	22 c0       	rjmp	.+68     	; 0x304a <__vector_8+0xb6>
    3006:	81 30       	cpi	r24, 0x01	; 1
    3008:	01 f5       	brne	.+64     	; 0x304a <__vector_8+0xb6>
    300a:	80 91 88 09 	lds	r24, 0x0988	; 0x800988 <sg_u8Cell_mc_rxBitCount>
    300e:	88 23       	and	r24, r24
    3010:	e1 f0       	breq	.+56     	; 0x304a <__vector_8+0xb6>
    3012:	86 b5       	in	r24, 0x26	; 38
    3014:	98 b5       	in	r25, 0x28	; 40
    3016:	99 51       	subi	r25, 0x19	; 25
    3018:	89 1b       	sub	r24, r25
    301a:	90 91 7d 09 	lds	r25, 0x097D	; 0x80097d <sg_minTimingError>
    301e:	89 17       	cp	r24, r25
    3020:	14 f4       	brge	.+4      	; 0x3026 <__vector_8+0x92>
    3022:	80 93 7d 09 	sts	0x097D, r24	; 0x80097d <sg_minTimingError>
    3026:	90 91 7c 09 	lds	r25, 0x097C	; 0x80097c <sg_maxTimingError>
    302a:	98 17       	cp	r25, r24
    302c:	14 f4       	brge	.+4      	; 0x3032 <__vector_8+0x9e>
    302e:	80 93 7c 09 	sts	0x097C, r24	; 0x80097c <sg_maxTimingError>
    3032:	86 b5       	in	r24, 0x26	; 38
    3034:	8e 5e       	subi	r24, 0xEE	; 238
    3036:	88 bd       	out	0x28, r24	; 40
    3038:	80 91 62 09 	lds	r24, 0x0962	; 0x800962 <sg_edgeCorrections>
    303c:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <sg_edgeCorrections+0x1>
    3040:	01 96       	adiw	r24, 0x01	; 1
    3042:	90 93 63 09 	sts	0x0963, r25	; 0x800963 <sg_edgeCorrections+0x1>
    3046:	80 93 62 09 	sts	0x0962, r24	; 0x800962 <sg_edgeCorrections>
    304a:	ff 91       	pop	r31
    304c:	ef 91       	pop	r30
    304e:	9f 91       	pop	r25
    3050:	8f 91       	pop	r24
    3052:	0f 90       	pop	r0
    3054:	0f be       	out	0x3f, r0	; 63
    3056:	0f 90       	pop	r0
    3058:	1f 90       	pop	r1
    305a:	18 95       	reti

Disassembly of section .text.__vector_16:

00002d26 <__vector_16>:
    2d26:	1f 92       	push	r1
    2d28:	0f 92       	push	r0
    2d2a:	0f b6       	in	r0, 0x3f	; 63
    2d2c:	0f 92       	push	r0
    2d2e:	11 24       	eor	r1, r1
    2d30:	2f 93       	push	r18
    2d32:	3f 93       	push	r19
    2d34:	4f 93       	push	r20
    2d36:	5f 93       	push	r21
    2d38:	6f 93       	push	r22
    2d3a:	7f 93       	push	r23
    2d3c:	8f 93       	push	r24
    2d3e:	9f 93       	push	r25
    2d40:	af 93       	push	r26
    2d42:	bf 93       	push	r27
    2d44:	ef 93       	push	r30
    2d46:	ff 93       	push	r31
    2d48:	86 b5       	in	r24, 0x26	; 38
    2d4a:	85 5d       	subi	r24, 0xD5	; 213
    2d4c:	88 bd       	out	0x28, r24	; 40
    2d4e:	85 b3       	in	r24, 0x15	; 21
    2d50:	84 60       	ori	r24, 0x04	; 4
    2d52:	85 bb       	out	0x15, r24	; 21
    2d54:	ee e6       	ldi	r30, 0x6E	; 110
    2d56:	f0 e0       	ldi	r31, 0x00	; 0
    2d58:	80 81       	ld	r24, Z
    2d5a:	84 60       	ori	r24, 0x04	; 4
    2d5c:	80 83       	st	Z, r24
    2d5e:	20 91 85 09 	lds	r18, 0x0985	; 0x800985 <sg_bCell_mc_rxPriorState>
    2d62:	83 b1       	in	r24, 0x03	; 3
    2d64:	82 fb       	bst	r24, 2
    2d66:	88 27       	eor	r24, r24
    2d68:	80 f9       	bld	r24, 0
    2d6a:	80 93 85 09 	sts	0x0985, r24	; 0x800985 <sg_bCell_mc_rxPriorState>
    2d6e:	90 91 7a 09 	lds	r25, 0x097A	; 0x80097a <sg_bState>
    2d72:	99 23       	and	r25, r25
    2d74:	31 f0       	breq	.+12     	; 0x2d82 <__vector_16+0x5c>
    2d76:	9b b1       	in	r25, 0x0b	; 11
    2d78:	90 62       	ori	r25, 0x20	; 32
    2d7a:	9b b9       	out	0x0b, r25	; 11
    2d7c:	10 92 7a 09 	sts	0x097A, r1	; 0x80097a <sg_bState>
    2d80:	06 c0       	rjmp	.+12     	; 0x2d8e <__vector_16+0x68>
    2d82:	9b b1       	in	r25, 0x0b	; 11
    2d84:	9f 7d       	andi	r25, 0xDF	; 223
    2d86:	9b b9       	out	0x0b, r25	; 11
    2d88:	81 e0       	ldi	r24, 0x01	; 1
    2d8a:	80 93 7a 09 	sts	0x097A, r24	; 0x80097a <sg_bState>
    2d8e:	80 91 88 09 	lds	r24, 0x0988	; 0x800988 <sg_u8Cell_mc_rxBitCount>
    2d92:	8f 5f       	subi	r24, 0xFF	; 255
    2d94:	80 93 88 09 	sts	0x0988, r24	; 0x800988 <sg_u8Cell_mc_rxBitCount>
    2d98:	81 30       	cpi	r24, 0x01	; 1
    2d9a:	19 f4       	brne	.+6      	; 0x2da2 <__vector_16+0x7c>
    2d9c:	10 92 87 09 	sts	0x0987, r1	; 0x800987 <sg_u8rxDataByte>
    2da0:	1d c0       	rjmp	.+58     	; 0x2ddc <__vector_16+0xb6>
    2da2:	8a 30       	cpi	r24, 0x0A	; 10
    2da4:	38 f4       	brcc	.+14     	; 0x2db4 <__vector_16+0x8e>
    2da6:	80 91 87 09 	lds	r24, 0x0987	; 0x800987 <sg_u8rxDataByte>
    2daa:	88 0f       	add	r24, r24
    2dac:	82 2b       	or	r24, r18
    2dae:	80 93 87 09 	sts	0x0987, r24	; 0x800987 <sg_u8rxDataByte>
    2db2:	14 c0       	rjmp	.+40     	; 0x2ddc <__vector_16+0xb6>
    2db4:	20 93 84 09 	sts	0x0984, r18	; 0x800984 <sg_bCell_mc_rxMoreData>
    2db8:	88 e0       	ldi	r24, 0x08	; 8
    2dba:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f0069>
    2dbe:	8c b3       	in	r24, 0x1c	; 28
    2dc0:	82 60       	ori	r24, 0x02	; 2
    2dc2:	8c bb       	out	0x1c, r24	; 28
    2dc4:	ee e6       	ldi	r30, 0x6E	; 110
    2dc6:	f0 e0       	ldi	r31, 0x00	; 0
    2dc8:	80 81       	ld	r24, Z
    2dca:	8b 7f       	andi	r24, 0xFB	; 251
    2dcc:	80 83       	st	Z, r24
    2dce:	80 91 87 09 	lds	r24, 0x0987	; 0x800987 <sg_u8rxDataByte>
    2dd2:	0e 94 a6 1e 	call	0x3d4c	; 0x3d4c <vUARTRXData>
    2dd6:	83 e0       	ldi	r24, 0x03	; 3
    2dd8:	80 93 86 09 	sts	0x0986, r24	; 0x800986 <sg_eCell_mc_rxState>
    2ddc:	ff 91       	pop	r31
    2dde:	ef 91       	pop	r30
    2de0:	bf 91       	pop	r27
    2de2:	af 91       	pop	r26
    2de4:	9f 91       	pop	r25
    2de6:	8f 91       	pop	r24
    2de8:	7f 91       	pop	r23
    2dea:	6f 91       	pop	r22
    2dec:	5f 91       	pop	r21
    2dee:	4f 91       	pop	r20
    2df0:	3f 91       	pop	r19
    2df2:	2f 91       	pop	r18
    2df4:	0f 90       	pop	r0
    2df6:	0f be       	out	0x3f, r0	; 63
    2df8:	0f 90       	pop	r0
    2dfa:	1f 90       	pop	r1
    2dfc:	18 95       	reti

Disassembly of section .text.__vector_15:

0000246e <__vector_15>:
    246e:	1f 92       	push	r1
    2470:	0f 92       	push	r0
    2472:	0f b6       	in	r0, 0x3f	; 63
    2474:	0f 92       	push	r0
    2476:	11 24       	eor	r1, r1
    2478:	2f 93       	push	r18
    247a:	3f 93       	push	r19
    247c:	4f 93       	push	r20
    247e:	5f 93       	push	r21
    2480:	6f 93       	push	r22
    2482:	7f 93       	push	r23
    2484:	8f 93       	push	r24
    2486:	9f 93       	push	r25
    2488:	af 93       	push	r26
    248a:	bf 93       	push	r27
    248c:	ef 93       	push	r30
    248e:	ff 93       	push	r31
    2490:	86 b5       	in	r24, 0x26	; 38
    2492:	83 5d       	subi	r24, 0xD3	; 211
    2494:	87 bd       	out	0x27, r24	; 39
    2496:	85 b3       	in	r24, 0x15	; 21
    2498:	82 60       	ori	r24, 0x02	; 2
    249a:	85 bb       	out	0x15, r24	; 21
    249c:	ee e6       	ldi	r30, 0x6E	; 110
    249e:	f0 e0       	ldi	r31, 0x00	; 0
    24a0:	80 81       	ld	r24, Z
    24a2:	82 60       	ori	r24, 0x02	; 2
    24a4:	80 83       	st	Z, r24
    24a6:	80 91 7e 09 	lds	r24, 0x097E	; 0x80097e <sg_bMCTxNextBit>
    24aa:	88 23       	and	r24, r24
    24ac:	21 f0       	breq	.+8      	; 0x24b6 <__vector_15+0x48>
    24ae:	85 b1       	in	r24, 0x05	; 5
    24b0:	88 60       	ori	r24, 0x08	; 8
    24b2:	85 b9       	out	0x05, r24	; 5
    24b4:	03 c0       	rjmp	.+6      	; 0x24bc <__vector_15+0x4e>
    24b6:	85 b1       	in	r24, 0x05	; 5
    24b8:	87 7f       	andi	r24, 0xF7	; 247
    24ba:	85 b9       	out	0x05, r24	; 5
    24bc:	80 91 83 09 	lds	r24, 0x0983	; 0x800983 <sg_u8txBitCount>
    24c0:	8f 5f       	subi	r24, 0xFF	; 255
    24c2:	80 93 83 09 	sts	0x0983, r24	; 0x800983 <sg_u8txBitCount>
    24c6:	80 91 83 09 	lds	r24, 0x0983	; 0x800983 <sg_u8txBitCount>
    24ca:	83 30       	cpi	r24, 0x03	; 3
    24cc:	61 f4       	brne	.+24     	; 0x24e6 <__vector_15+0x78>
    24ce:	80 91 7f 09 	lds	r24, 0x097F	; 0x80097f <sg_bCellReportsReuested>
    24d2:	88 23       	and	r24, r24
    24d4:	41 f0       	breq	.+16     	; 0x24e6 <__vector_15+0x78>
    24d6:	8b e0       	ldi	r24, 0x0B	; 11
    24d8:	80 93 83 09 	sts	0x0983, r24	; 0x800983 <sg_u8txBitCount>
    24dc:	10 92 7e 09 	sts	0x097E, r1	; 0x80097e <sg_bMCTxNextBit>
    24e0:	10 92 81 09 	sts	0x0981, r1	; 0x800981 <sg_btxMoreAvailable>
    24e4:	4d c0       	rjmp	.+154    	; 0x2580 <__vector_15+0x112>
    24e6:	80 91 83 09 	lds	r24, 0x0983	; 0x800983 <sg_u8txBitCount>
    24ea:	8a 30       	cpi	r24, 0x0A	; 10
    24ec:	80 f4       	brcc	.+32     	; 0x250e <__vector_15+0xa0>
    24ee:	80 91 82 09 	lds	r24, 0x0982	; 0x800982 <sg_u8txDataByte>
    24f2:	88 23       	and	r24, r24
    24f4:	24 f4       	brge	.+8      	; 0x24fe <__vector_15+0x90>
    24f6:	81 e0       	ldi	r24, 0x01	; 1
    24f8:	80 93 7e 09 	sts	0x097E, r24	; 0x80097e <sg_bMCTxNextBit>
    24fc:	02 c0       	rjmp	.+4      	; 0x2502 <__vector_15+0x94>
    24fe:	10 92 7e 09 	sts	0x097E, r1	; 0x80097e <sg_bMCTxNextBit>
    2502:	80 91 82 09 	lds	r24, 0x0982	; 0x800982 <sg_u8txDataByte>
    2506:	88 0f       	add	r24, r24
    2508:	80 93 82 09 	sts	0x0982, r24	; 0x800982 <sg_u8txDataByte>
    250c:	39 c0       	rjmp	.+114    	; 0x2580 <__vector_15+0x112>
    250e:	80 91 83 09 	lds	r24, 0x0983	; 0x800983 <sg_u8txBitCount>
    2512:	8a 30       	cpi	r24, 0x0A	; 10
    2514:	29 f4       	brne	.+10     	; 0x2520 <__vector_15+0xb2>
    2516:	80 91 81 09 	lds	r24, 0x0981	; 0x800981 <sg_btxMoreAvailable>
    251a:	80 93 7e 09 	sts	0x097E, r24	; 0x80097e <sg_bMCTxNextBit>
    251e:	30 c0       	rjmp	.+96     	; 0x2580 <__vector_15+0x112>
    2520:	80 91 83 09 	lds	r24, 0x0983	; 0x800983 <sg_u8txBitCount>
    2524:	8b 30       	cpi	r24, 0x0B	; 11
    2526:	19 f4       	brne	.+6      	; 0x252e <__vector_15+0xc0>
    2528:	10 92 7e 09 	sts	0x097E, r1	; 0x80097e <sg_bMCTxNextBit>
    252c:	29 c0       	rjmp	.+82     	; 0x2580 <__vector_15+0x112>
    252e:	80 91 83 09 	lds	r24, 0x0983	; 0x800983 <sg_u8txBitCount>
    2532:	8c 30       	cpi	r24, 0x0C	; 12
    2534:	29 f5       	brne	.+74     	; 0x2580 <__vector_15+0x112>
    2536:	80 91 81 09 	lds	r24, 0x0981	; 0x800981 <sg_btxMoreAvailable>
    253a:	80 93 7e 09 	sts	0x097E, r24	; 0x80097e <sg_bMCTxNextBit>
    253e:	10 92 83 09 	sts	0x0983, r1	; 0x800983 <sg_u8txBitCount>
    2542:	80 91 81 09 	lds	r24, 0x0981	; 0x800981 <sg_btxMoreAvailable>
    2546:	81 11       	cpse	r24, r1
    2548:	08 c0       	rjmp	.+16     	; 0x255a <__vector_15+0xec>
    254a:	10 92 80 09 	sts	0x0980, r1	; 0x800980 <sg_etxState>
    254e:	ee e6       	ldi	r30, 0x6E	; 110
    2550:	f0 e0       	ldi	r31, 0x00	; 0
    2552:	80 81       	ld	r24, Z
    2554:	8d 7f       	andi	r24, 0xFD	; 253
    2556:	80 83       	st	Z, r24
    2558:	13 c0       	rjmp	.+38     	; 0x2580 <__vector_15+0x112>
    255a:	0e 94 13 26 	call	0x4c26	; 0x4c26 <vUARTtxDataAvailable>
    255e:	80 93 81 09 	sts	0x0981, r24	; 0x800981 <sg_btxMoreAvailable>
    2562:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <vUARTtxDataGet>
    2566:	80 93 82 09 	sts	0x0982, r24	; 0x800982 <sg_u8txDataByte>
    256a:	86 b5       	in	r24, 0x26	; 38
    256c:	88 53       	subi	r24, 0x38	; 56
    256e:	87 bd       	out	0x27, r24	; 39
    2570:	85 b3       	in	r24, 0x15	; 21
    2572:	82 60       	ori	r24, 0x02	; 2
    2574:	85 bb       	out	0x15, r24	; 21
    2576:	ee e6       	ldi	r30, 0x6E	; 110
    2578:	f0 e0       	ldi	r31, 0x00	; 0
    257a:	80 81       	ld	r24, Z
    257c:	82 60       	ori	r24, 0x02	; 2
    257e:	80 83       	st	Z, r24
    2580:	ff 91       	pop	r31
    2582:	ef 91       	pop	r30
    2584:	bf 91       	pop	r27
    2586:	af 91       	pop	r26
    2588:	9f 91       	pop	r25
    258a:	8f 91       	pop	r24
    258c:	7f 91       	pop	r23
    258e:	6f 91       	pop	r22
    2590:	5f 91       	pop	r21
    2592:	4f 91       	pop	r20
    2594:	3f 91       	pop	r19
    2596:	2f 91       	pop	r18
    2598:	0f 90       	pop	r0
    259a:	0f be       	out	0x3f, r0	; 63
    259c:	0f 90       	pop	r0
    259e:	1f 90       	pop	r1
    25a0:	18 95       	reti

Disassembly of section .text.vUARTInit:

000045c0 <vUARTInit>:
    45c0:	85 b7       	in	r24, 0x35	; 53
    45c2:	8f 7e       	andi	r24, 0xEF	; 239
    45c4:	85 bf       	out	0x35, r24	; 53
    45c6:	84 b1       	in	r24, 0x04	; 4
    45c8:	88 60       	ori	r24, 0x08	; 8
    45ca:	84 b9       	out	0x04, r24	; 4
    45cc:	84 b1       	in	r24, 0x04	; 4
    45ce:	8b 7f       	andi	r24, 0xFB	; 251
    45d0:	84 b9       	out	0x04, r24	; 4
    45d2:	85 b1       	in	r24, 0x05	; 5
    45d4:	8b 7f       	andi	r24, 0xFB	; 251
    45d6:	85 b9       	out	0x05, r24	; 5
    45d8:	8a b1       	in	r24, 0x0a	; 10
    45da:	80 62       	ori	r24, 0x20	; 32
    45dc:	8a b9       	out	0x0a, r24	; 10
    45de:	8b b1       	in	r24, 0x0b	; 11
    45e0:	80 62       	ori	r24, 0x20	; 32
    45e2:	8b b9       	out	0x0b, r24	; 11
    45e4:	8d b3       	in	r24, 0x1d	; 29
    45e6:	8d 7f       	andi	r24, 0xFD	; 253
    45e8:	8d bb       	out	0x1d, r24	; 29
    45ea:	10 92 80 09 	sts	0x0980, r1	; 0x800980 <sg_etxState>
    45ee:	85 b1       	in	r24, 0x05	; 5
    45f0:	87 7f       	andi	r24, 0xF7	; 247
    45f2:	85 b9       	out	0x05, r24	; 5
    45f4:	08 95       	ret

Disassembly of section .text.vUARTInitReceive:

000048b6 <vUARTInitReceive>:
    48b6:	8f e7       	ldi	r24, 0x7F	; 127
    48b8:	80 93 7d 09 	sts	0x097D, r24	; 0x80097d <sg_minTimingError>
    48bc:	80 e8       	ldi	r24, 0x80	; 128
    48be:	80 93 7c 09 	sts	0x097C, r24	; 0x80097c <sg_maxTimingError>
    48c2:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <sg_edgeCorrections+0x1>
    48c6:	10 92 62 09 	sts	0x0962, r1	; 0x800962 <sg_edgeCorrections>
    48ca:	88 e0       	ldi	r24, 0x08	; 8
    48cc:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f0069>
    48d0:	8c b3       	in	r24, 0x1c	; 28
    48d2:	82 60       	ori	r24, 0x02	; 2
    48d4:	8c bb       	out	0x1c, r24	; 28
    48d6:	8d b3       	in	r24, 0x1d	; 29
    48d8:	82 60       	ori	r24, 0x02	; 2
    48da:	8d bb       	out	0x1d, r24	; 29
    48dc:	08 95       	ret

Disassembly of section .text.libgcc.div:

000048de <__udivmodhi4>:
    48de:	aa 1b       	sub	r26, r26
    48e0:	bb 1b       	sub	r27, r27
    48e2:	51 e1       	ldi	r21, 0x11	; 17
    48e4:	07 c0       	rjmp	.+14     	; 0x48f4 <__udivmodhi4_ep>

000048e6 <__udivmodhi4_loop>:
    48e6:	aa 1f       	adc	r26, r26
    48e8:	bb 1f       	adc	r27, r27
    48ea:	a6 17       	cp	r26, r22
    48ec:	b7 07       	cpc	r27, r23
    48ee:	10 f0       	brcs	.+4      	; 0x48f4 <__udivmodhi4_ep>
    48f0:	a6 1b       	sub	r26, r22
    48f2:	b7 0b       	sbc	r27, r23

000048f4 <__udivmodhi4_ep>:
    48f4:	88 1f       	adc	r24, r24
    48f6:	99 1f       	adc	r25, r25
    48f8:	5a 95       	dec	r21
    48fa:	a9 f7       	brne	.-22     	; 0x48e6 <__udivmodhi4_loop>
    48fc:	80 95       	com	r24
    48fe:	90 95       	com	r25
    4900:	bc 01       	movw	r22, r24
    4902:	cd 01       	movw	r24, r26
    4904:	08 95       	ret

Disassembly of section .text.libgcc.div:

00004454 <__udivmodsi4>:
    4454:	a1 e2       	ldi	r26, 0x21	; 33
    4456:	1a 2e       	mov	r1, r26
    4458:	aa 1b       	sub	r26, r26
    445a:	bb 1b       	sub	r27, r27
    445c:	fd 01       	movw	r30, r26
    445e:	0d c0       	rjmp	.+26     	; 0x447a <__udivmodsi4_ep>

00004460 <__udivmodsi4_loop>:
    4460:	aa 1f       	adc	r26, r26
    4462:	bb 1f       	adc	r27, r27
    4464:	ee 1f       	adc	r30, r30
    4466:	ff 1f       	adc	r31, r31
    4468:	a2 17       	cp	r26, r18
    446a:	b3 07       	cpc	r27, r19
    446c:	e4 07       	cpc	r30, r20
    446e:	f5 07       	cpc	r31, r21
    4470:	20 f0       	brcs	.+8      	; 0x447a <__udivmodsi4_ep>
    4472:	a2 1b       	sub	r26, r18
    4474:	b3 0b       	sbc	r27, r19
    4476:	e4 0b       	sbc	r30, r20
    4478:	f5 0b       	sbc	r31, r21

0000447a <__udivmodsi4_ep>:
    447a:	66 1f       	adc	r22, r22
    447c:	77 1f       	adc	r23, r23
    447e:	88 1f       	adc	r24, r24
    4480:	99 1f       	adc	r25, r25
    4482:	1a 94       	dec	r1
    4484:	69 f7       	brne	.-38     	; 0x4460 <__udivmodsi4_loop>
    4486:	60 95       	com	r22
    4488:	70 95       	com	r23
    448a:	80 95       	com	r24
    448c:	90 95       	com	r25
    448e:	9b 01       	movw	r18, r22
    4490:	ac 01       	movw	r20, r24
    4492:	bd 01       	movw	r22, r26
    4494:	cf 01       	movw	r24, r30
    4496:	08 95       	ret

Disassembly of section .text.libgcc.div:

0000475e <__divmodsi4>:
    475e:	05 2e       	mov	r0, r21
    4760:	97 fb       	bst	r25, 7
    4762:	1e f4       	brtc	.+6      	; 0x476a <__divmodsi4+0xc>
    4764:	00 94       	com	r0
    4766:	0e 94 19 27 	call	0x4e32	; 0x4e32 <__negsi2>
    476a:	57 fd       	sbrc	r21, 7
    476c:	07 d0       	rcall	.+14     	; 0x477c <__divmodsi4_neg2>
    476e:	0e 94 2a 22 	call	0x4454	; 0x4454 <__udivmodsi4>
    4772:	07 fc       	sbrc	r0, 7
    4774:	03 d0       	rcall	.+6      	; 0x477c <__divmodsi4_neg2>
    4776:	4e f4       	brtc	.+18     	; 0x478a <__divmodsi4_exit>
    4778:	0c 94 19 27 	jmp	0x4e32	; 0x4e32 <__negsi2>

0000477c <__divmodsi4_neg2>:
    477c:	50 95       	com	r21
    477e:	40 95       	com	r20
    4780:	30 95       	com	r19
    4782:	21 95       	neg	r18
    4784:	3f 4f       	sbci	r19, 0xFF	; 255
    4786:	4f 4f       	sbci	r20, 0xFF	; 255
    4788:	5f 4f       	sbci	r21, 0xFF	; 255

0000478a <__divmodsi4_exit>:
    478a:	08 95       	ret

Disassembly of section .text.libgcc.div:

00004e32 <__negsi2>:
    4e32:	90 95       	com	r25
    4e34:	80 95       	com	r24
    4e36:	70 95       	com	r23
    4e38:	61 95       	neg	r22
    4e3a:	7f 4f       	sbci	r23, 0xFF	; 255
    4e3c:	8f 4f       	sbci	r24, 0xFF	; 255
    4e3e:	9f 4f       	sbci	r25, 0xFF	; 255
    4e40:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004c8c <__umulhisi3>:
    4c8c:	a2 9f       	mul	r26, r18
    4c8e:	b0 01       	movw	r22, r0
    4c90:	b3 9f       	mul	r27, r19
    4c92:	c0 01       	movw	r24, r0
    4c94:	a3 9f       	mul	r26, r19
    4c96:	70 0d       	add	r23, r0
    4c98:	81 1d       	adc	r24, r1
    4c9a:	11 24       	eor	r1, r1
    4c9c:	91 1d       	adc	r25, r1
    4c9e:	b2 9f       	mul	r27, r18
    4ca0:	70 0d       	add	r23, r0
    4ca2:	81 1d       	adc	r24, r1
    4ca4:	11 24       	eor	r1, r1
    4ca6:	91 1d       	adc	r25, r1
    4ca8:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004e8c <__usmulhisi3>:
    4e8c:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>

00004e90 <__usmulhisi3_tail>:
    4e90:	b7 ff       	sbrs	r27, 7
    4e92:	08 95       	ret
    4e94:	82 1b       	sub	r24, r18
    4e96:	93 0b       	sbc	r25, r19
    4e98:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004d88 <__muluhisi3>:
    4d88:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    4d8c:	a5 9f       	mul	r26, r21
    4d8e:	90 0d       	add	r25, r0
    4d90:	b4 9f       	mul	r27, r20
    4d92:	90 0d       	add	r25, r0
    4d94:	a4 9f       	mul	r26, r20
    4d96:	80 0d       	add	r24, r0
    4d98:	91 1d       	adc	r25, r1
    4d9a:	11 24       	eor	r1, r1
    4d9c:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004e42 <__mulshisi3>:
    4e42:	b7 ff       	sbrs	r27, 7
    4e44:	0c 94 c4 26 	jmp	0x4d88	; 0x4d88 <__muluhisi3>

00004e48 <__mulohisi3>:
    4e48:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <__muluhisi3>
    4e4c:	82 1b       	sub	r24, r18
    4e4e:	93 0b       	sbc	r25, r19
    4e50:	08 95       	ret

Disassembly of section .text.libgcc:

00004e52 <__xload_2>:
    4e52:	57 fd       	sbrc	r21, 7
    4e54:	03 c0       	rjmp	.+6      	; 0x4e5c <__xload_2+0xa>
    4e56:	65 91       	lpm	r22, Z+
    4e58:	75 91       	lpm	r23, Z+
    4e5a:	08 95       	ret
    4e5c:	61 91       	ld	r22, Z+
    4e5e:	71 91       	ld	r23, Z+
    4e60:	08 95       	ret

Disassembly of section .text.libgcc:

00004d16 <__xload_4>:
    4d16:	57 fd       	sbrc	r21, 7
    4d18:	05 c0       	rjmp	.+10     	; 0x4d24 <__xload_4+0xe>
    4d1a:	65 91       	lpm	r22, Z+
    4d1c:	75 91       	lpm	r23, Z+
    4d1e:	85 91       	lpm	r24, Z+
    4d20:	95 91       	lpm	r25, Z+
    4d22:	08 95       	ret
    4d24:	61 91       	ld	r22, Z+
    4d26:	71 91       	ld	r23, Z+
    4d28:	81 91       	ld	r24, Z+
    4d2a:	91 91       	ld	r25, Z+
    4d2c:	08 95       	ret

Disassembly of section .text.libgcc:

00004d2e <__adddi3_s8>:
    4d2e:	00 24       	eor	r0, r0
    4d30:	a7 fd       	sbrc	r26, 7
    4d32:	00 94       	com	r0
    4d34:	2a 0f       	add	r18, r26
    4d36:	30 1d       	adc	r19, r0
    4d38:	40 1d       	adc	r20, r0
    4d3a:	50 1d       	adc	r21, r0
    4d3c:	60 1d       	adc	r22, r0
    4d3e:	70 1d       	adc	r23, r0
    4d40:	80 1d       	adc	r24, r0
    4d42:	90 1d       	adc	r25, r0
    4d44:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00004eea <_fini>:
    4eea:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00004eec <__funcs_on_exit>:
    4eec:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00004eee <__simulator_exit>:
    4eee:	08 95       	ret

Disassembly of section .text.exit:

00004d9e <exit>:
    4d9e:	ec 01       	movw	r28, r24
    4da0:	0e 94 76 27 	call	0x4eec	; 0x4eec <__funcs_on_exit>
    4da4:	0e 94 75 27 	call	0x4eea	; 0x4eea <_fini>
    4da8:	ce 01       	movw	r24, r28
    4daa:	0e 94 77 27 	call	0x4eee	; 0x4eee <__simulator_exit>
    4dae:	ce 01       	movw	r24, r28
    4db0:	0e 94 72 27 	call	0x4ee4	; 0x4ee4 <_Exit>

Disassembly of section .text.memcpy:

0000472c <memcpy>:
    472c:	cf 92       	push	r12
    472e:	df 92       	push	r13
    4730:	ef 92       	push	r14
    4732:	6a 01       	movw	r12, r20
    4734:	e6 2e       	mov	r14, r22
    4736:	dc 01       	movw	r26, r24
    4738:	28 0f       	add	r18, r24
    473a:	39 1f       	adc	r19, r25
    473c:	a2 17       	cp	r26, r18
    473e:	b3 07       	cpc	r27, r19
    4740:	51 f0       	breq	.+20     	; 0x4756 <memcpy+0x2a>
    4742:	f6 01       	movw	r30, r12
    4744:	44 91       	lpm	r20, Z
    4746:	e7 fc       	sbrc	r14, 7
    4748:	40 81       	ld	r20, Z
    474a:	4d 93       	st	X+, r20
    474c:	4f ef       	ldi	r20, 0xFF	; 255
    474e:	c4 1a       	sub	r12, r20
    4750:	d4 0a       	sbc	r13, r20
    4752:	e4 0a       	sbc	r14, r20
    4754:	f3 cf       	rjmp	.-26     	; 0x473c <memcpy+0x10>
    4756:	ef 90       	pop	r14
    4758:	df 90       	pop	r13
    475a:	cf 90       	pop	r12
    475c:	08 95       	ret

Disassembly of section .text.memset:

00004dda <memset>:
    4dda:	fc 01       	movw	r30, r24
    4ddc:	48 0f       	add	r20, r24
    4dde:	59 1f       	adc	r21, r25
    4de0:	e4 17       	cp	r30, r20
    4de2:	f5 07       	cpc	r31, r21
    4de4:	11 f0       	breq	.+4      	; 0x4dea <memset+0x10>
    4de6:	61 93       	st	Z+, r22
    4de8:	fb cf       	rjmp	.-10     	; 0x4de0 <memset+0x6>
    4dea:	08 95       	ret

Disassembly of section .text.gmtime:

00004ed0 <gmtime>:
    4ed0:	44 e0       	ldi	r20, 0x04	; 4
    4ed2:	59 e0       	ldi	r21, 0x09	; 9
    4ed4:	0e 94 e3 1e 	call	0x3dc6	; 0x3dc6 <__gmtime_r>
    4ed8:	08 95       	ret

Disassembly of section .text.__gmtime_r:

00003dc6 <__gmtime_r>:
    3dc6:	a0 e0       	ldi	r26, 0x00	; 0
    3dc8:	b0 e0       	ldi	r27, 0x00	; 0
    3dca:	e9 ee       	ldi	r30, 0xE9	; 233
    3dcc:	fe e1       	ldi	r31, 0x1E	; 30
    3dce:	0c 94 ca 22 	jmp	0x4594	; 0x4594 <__prologue_saves__+0xc>
    3dd2:	ea 01       	movw	r28, r20
    3dd4:	fb 01       	movw	r30, r22
    3dd6:	58 2f       	mov	r21, r24
    3dd8:	0e 94 8b 26 	call	0x4d16	; 0x4d16 <__xload_4>
    3ddc:	4b 01       	movw	r8, r22
    3dde:	5c 01       	movw	r10, r24
    3de0:	c1 2c       	mov	r12, r1
    3de2:	d1 2c       	mov	r13, r1
    3de4:	76 01       	movw	r14, r12
    3de6:	8e 01       	movw	r16, r28
    3de8:	9b 01       	movw	r18, r22
    3dea:	a5 01       	movw	r20, r10
    3dec:	60 e0       	ldi	r22, 0x00	; 0
    3dee:	70 e0       	ldi	r23, 0x00	; 0
    3df0:	80 e0       	ldi	r24, 0x00	; 0
    3df2:	90 e0       	ldi	r25, 0x00	; 0
    3df4:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <__secs_to_tm>
    3df8:	97 ff       	sbrs	r25, 7
    3dfa:	09 c0       	rjmp	.+18     	; 0x3e0e <__gmtime_r+0x48>
    3dfc:	8f e4       	ldi	r24, 0x4F	; 79
    3dfe:	90 e0       	ldi	r25, 0x00	; 0
    3e00:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    3e04:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
    3e08:	80 e0       	ldi	r24, 0x00	; 0
    3e0a:	90 e0       	ldi	r25, 0x00	; 0
    3e0c:	0d c0       	rjmp	.+26     	; 0x3e28 <__gmtime_r+0x62>
    3e0e:	19 8a       	std	Y+17, r1	; 0x11
    3e10:	18 8a       	std	Y+16, r1	; 0x10
    3e12:	1a 8a       	std	Y+18, r1	; 0x12
    3e14:	1b 8a       	std	Y+19, r1	; 0x13
    3e16:	1c 8a       	std	Y+20, r1	; 0x14
    3e18:	1d 8a       	std	Y+21, r1	; 0x15
    3e1a:	8f ea       	ldi	r24, 0xAF	; 175
    3e1c:	93 e0       	ldi	r25, 0x03	; 3
    3e1e:	a0 e0       	ldi	r26, 0x00	; 0
    3e20:	8e 8b       	std	Y+22, r24	; 0x16
    3e22:	9f 8b       	std	Y+23, r25	; 0x17
    3e24:	a8 8f       	std	Y+24, r26	; 0x18
    3e26:	ce 01       	movw	r24, r28
    3e28:	cd b7       	in	r28, 0x3d	; 61
    3e2a:	de b7       	in	r29, 0x3e	; 62
    3e2c:	ec e0       	ldi	r30, 0x0C	; 12
    3e2e:	0c 94 01 23 	jmp	0x4602	; 0x4602 <__epilogue_restores__+0xc>

Disassembly of section .text.mktime:

0000395c <mktime>:
    395c:	a9 e1       	ldi	r26, 0x19	; 25
    395e:	b0 e0       	ldi	r27, 0x00	; 0
    3960:	e4 eb       	ldi	r30, 0xB4	; 180
    3962:	fc e1       	ldi	r31, 0x1C	; 28
    3964:	0c 94 c6 22 	jmp	0x458c	; 0x458c <__prologue_saves__+0x4>
    3968:	2c 01       	movw	r4, r24
    396a:	bc 01       	movw	r22, r24
    396c:	80 e8       	ldi	r24, 0x80	; 128
    396e:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__tm_to_secs>
    3972:	39 01       	movw	r6, r18
    3974:	4a 01       	movw	r8, r20
    3976:	59 01       	movw	r10, r18
    3978:	6a 01       	movw	r12, r20
    397a:	e1 2c       	mov	r14, r1
    397c:	f1 2c       	mov	r15, r1
    397e:	00 e0       	ldi	r16, 0x00	; 0
    3980:	10 e0       	ldi	r17, 0x00	; 0
    3982:	0e 94 08 27 	call	0x4e10	; 0x4e10 <__cmpdi2>
    3986:	f9 f4       	brne	.+62     	; 0x39c6 <mktime+0x6a>
    3988:	1a 8a       	std	Y+18, r1	; 0x12
    398a:	19 8a       	std	Y+17, r1	; 0x11
    398c:	1b 8a       	std	Y+19, r1	; 0x13
    398e:	1c 8a       	std	Y+20, r1	; 0x14
    3990:	1d 8a       	std	Y+21, r1	; 0x15
    3992:	1e 8a       	std	Y+22, r1	; 0x16
    3994:	23 eb       	ldi	r18, 0xB3	; 179
    3996:	33 e0       	ldi	r19, 0x03	; 3
    3998:	40 e0       	ldi	r20, 0x00	; 0
    399a:	2f 8b       	std	Y+23, r18	; 0x17
    399c:	38 8f       	std	Y+24, r19	; 0x18
    399e:	49 8f       	std	Y+25, r20	; 0x19
    39a0:	8e 01       	movw	r16, r28
    39a2:	0f 5f       	subi	r16, 0xFF	; 255
    39a4:	1f 4f       	sbci	r17, 0xFF	; 255
    39a6:	93 01       	movw	r18, r6
    39a8:	48 2d       	mov	r20, r8
    39aa:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <__secs_to_tm>
    39ae:	97 fd       	sbrc	r25, 7
    39b0:	0a c0       	rjmp	.+20     	; 0x39c6 <mktime+0x6a>
    39b2:	89 e1       	ldi	r24, 0x19	; 25
    39b4:	f8 01       	movw	r30, r16
    39b6:	d2 01       	movw	r26, r4
    39b8:	01 90       	ld	r0, Z+
    39ba:	0d 92       	st	X+, r0
    39bc:	8a 95       	dec	r24
    39be:	e1 f7       	brne	.-8      	; 0x39b8 <mktime+0x5c>
    39c0:	b3 01       	movw	r22, r6
    39c2:	c4 01       	movw	r24, r8
    39c4:	0a c0       	rjmp	.+20     	; 0x39da <mktime+0x7e>
    39c6:	8f e4       	ldi	r24, 0x4F	; 79
    39c8:	90 e0       	ldi	r25, 0x00	; 0
    39ca:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    39ce:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
    39d2:	6f ef       	ldi	r22, 0xFF	; 255
    39d4:	7f ef       	ldi	r23, 0xFF	; 255
    39d6:	8f ef       	ldi	r24, 0xFF	; 255
    39d8:	9f ef       	ldi	r25, 0xFF	; 255
    39da:	69 96       	adiw	r28, 0x19	; 25
    39dc:	e0 e1       	ldi	r30, 0x10	; 16
    39de:	0c 94 fd 22 	jmp	0x45fa	; 0x45fa <__epilogue_restores__+0x4>

Disassembly of section .text._Exit:

00004ee4 <_Exit>:
    4ee4:	0e 94 6b 00 	call	0xd6	; 0xd6 <_exit>

Disassembly of section .text.__tm_to_secs:

00001d0c <__tm_to_secs>:
    1d0c:	a5 e0       	ldi	r26, 0x05	; 5
    1d0e:	b0 e0       	ldi	r27, 0x00	; 0
    1d10:	ec e8       	ldi	r30, 0x8C	; 140
    1d12:	fe e0       	ldi	r31, 0x0E	; 14
    1d14:	0c 94 c4 22 	jmp	0x4588	; 0x4588 <__prologue_saves__>
    1d18:	3b 01       	movw	r6, r22
    1d1a:	88 2e       	mov	r8, r24
    1d1c:	a8 2f       	mov	r26, r24
    1d1e:	cb 01       	movw	r24, r22
    1d20:	0a 96       	adiw	r24, 0x0a	; 10
    1d22:	a1 1d       	adc	r26, r1
    1d24:	fc 01       	movw	r30, r24
    1d26:	5a 2f       	mov	r21, r26
    1d28:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1d2c:	5b 01       	movw	r10, r22
    1d2e:	9b 01       	movw	r18, r22
    1d30:	9b 2c       	mov	r9, r11
    1d32:	99 0c       	add	r9, r9
    1d34:	99 08       	sbc	r9, r9
    1d36:	f9 2c       	mov	r15, r9
    1d38:	b9 2d       	mov	r27, r9
    1d3a:	a9 2d       	mov	r26, r9
    1d3c:	89 2d       	mov	r24, r9
    1d3e:	99 2d       	mov	r25, r9
    1d40:	e8 2c       	mov	r14, r8
    1d42:	63 01       	movw	r12, r6
    1d44:	48 e0       	ldi	r20, 0x08	; 8
    1d46:	c4 0e       	add	r12, r20
    1d48:	d1 1c       	adc	r13, r1
    1d4a:	e1 1c       	adc	r14, r1
    1d4c:	f6 01       	movw	r30, r12
    1d4e:	5e 2d       	mov	r21, r14
    1d50:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1d54:	2b 01       	movw	r4, r22
    1d56:	6c 30       	cpi	r22, 0x0C	; 12
    1d58:	71 05       	cpc	r23, r1
    1d5a:	10 f1       	brcs	.+68     	; 0x1da0 <__tm_to_secs+0x94>
    1d5c:	cb 01       	movw	r24, r22
    1d5e:	6c e0       	ldi	r22, 0x0C	; 12
    1d60:	70 e0       	ldi	r23, 0x00	; 0
    1d62:	0e 94 83 24 	call	0x4906	; 0x4906 <__divmodhi4>
    1d66:	2c 01       	movw	r4, r24
    1d68:	97 ff       	sbrs	r25, 7
    1d6a:	05 c0       	rjmp	.+10     	; 0x1d76 <__tm_to_secs+0x6a>
    1d6c:	61 50       	subi	r22, 0x01	; 1
    1d6e:	71 09       	sbc	r23, r1
    1d70:	8c e0       	ldi	r24, 0x0C	; 12
    1d72:	48 0e       	add	r4, r24
    1d74:	51 1c       	adc	r5, r1
    1d76:	97 2f       	mov	r25, r23
    1d78:	99 0f       	add	r25, r25
    1d7a:	99 0b       	sbc	r25, r25
    1d7c:	9b 01       	movw	r18, r22
    1d7e:	49 2f       	mov	r20, r25
    1d80:	59 2f       	mov	r21, r25
    1d82:	69 2f       	mov	r22, r25
    1d84:	79 2f       	mov	r23, r25
    1d86:	89 2f       	mov	r24, r25
    1d88:	c9 2c       	mov	r12, r9
    1d8a:	d9 2c       	mov	r13, r9
    1d8c:	e9 2c       	mov	r14, r9
    1d8e:	f9 2c       	mov	r15, r9
    1d90:	09 2d       	mov	r16, r9
    1d92:	19 2d       	mov	r17, r9
    1d94:	0e 94 ff 26 	call	0x4dfe	; 0x4dfe <__adddi3>
    1d98:	94 2e       	mov	r9, r20
    1d9a:	f5 2e       	mov	r15, r21
    1d9c:	b6 2f       	mov	r27, r22
    1d9e:	a7 2f       	mov	r26, r23
    1da0:	8e 01       	movw	r16, r28
    1da2:	0f 5f       	subi	r16, 0xFF	; 255
    1da4:	1f 4f       	sbci	r17, 0xFF	; 255
    1da6:	49 2d       	mov	r20, r9
    1da8:	5f 2d       	mov	r21, r15
    1daa:	6b 2f       	mov	r22, r27
    1dac:	7a 2f       	mov	r23, r26
    1dae:	0e 94 32 0a 	call	0x1464	; 0x1464 <__year_to_secs>
    1db2:	59 01       	movw	r10, r18
    1db4:	6a 01       	movw	r12, r20
    1db6:	7b 01       	movw	r14, r22
    1db8:	8c 01       	movw	r16, r24
    1dba:	69 81       	ldd	r22, Y+1	; 0x01
    1dbc:	7a 81       	ldd	r23, Y+2	; 0x02
    1dbe:	c2 01       	movw	r24, r4
    1dc0:	0e 94 89 22 	call	0x4512	; 0x4512 <__month_to_secs>
    1dc4:	1b 01       	movw	r2, r22
    1dc6:	2c 01       	movw	r4, r24
    1dc8:	55 0c       	add	r5, r5
    1dca:	22 08       	sbc	r2, r2
    1dcc:	32 2c       	mov	r3, r2
    1dce:	21 01       	movw	r4, r2
    1dd0:	9b 01       	movw	r18, r22
    1dd2:	ac 01       	movw	r20, r24
    1dd4:	62 2d       	mov	r22, r2
    1dd6:	72 2d       	mov	r23, r2
    1dd8:	82 2d       	mov	r24, r2
    1dda:	92 2d       	mov	r25, r2
    1ddc:	0e 94 ff 26 	call	0x4dfe	; 0x4dfe <__adddi3>
    1de0:	19 01       	movw	r2, r18
    1de2:	2a 01       	movw	r4, r20
    1de4:	96 2e       	mov	r9, r22
    1de6:	7b 83       	std	Y+3, r23	; 0x03
    1de8:	8c 83       	std	Y+4, r24	; 0x04
    1dea:	9d 83       	std	Y+5, r25	; 0x05
    1dec:	a8 2d       	mov	r26, r8
    1dee:	c3 01       	movw	r24, r6
    1df0:	06 96       	adiw	r24, 0x06	; 6
    1df2:	a1 1d       	adc	r26, r1
    1df4:	fc 01       	movw	r30, r24
    1df6:	5a 2f       	mov	r21, r26
    1df8:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1dfc:	61 50       	subi	r22, 0x01	; 1
    1dfe:	71 09       	sbc	r23, r1
    1e00:	97 2f       	mov	r25, r23
    1e02:	99 0f       	add	r25, r25
    1e04:	99 0b       	sbc	r25, r25
    1e06:	30 e8       	ldi	r19, 0x80	; 128
    1e08:	a3 2e       	mov	r10, r19
    1e0a:	41 e5       	ldi	r20, 0x51	; 81
    1e0c:	b4 2e       	mov	r11, r20
    1e0e:	cc 24       	eor	r12, r12
    1e10:	c3 94       	inc	r12
    1e12:	d1 2c       	mov	r13, r1
    1e14:	e1 2c       	mov	r14, r1
    1e16:	f1 2c       	mov	r15, r1
    1e18:	00 e0       	ldi	r16, 0x00	; 0
    1e1a:	10 e0       	ldi	r17, 0x00	; 0
    1e1c:	9b 01       	movw	r18, r22
    1e1e:	49 2f       	mov	r20, r25
    1e20:	59 2f       	mov	r21, r25
    1e22:	69 2f       	mov	r22, r25
    1e24:	79 2f       	mov	r23, r25
    1e26:	89 2f       	mov	r24, r25
    1e28:	0e 94 b5 1a 	call	0x356a	; 0x356a <__muldi3>
    1e2c:	51 01       	movw	r10, r2
    1e2e:	62 01       	movw	r12, r4
    1e30:	e9 2c       	mov	r14, r9
    1e32:	fb 80       	ldd	r15, Y+3	; 0x03
    1e34:	0c 81       	ldd	r16, Y+4	; 0x04
    1e36:	1d 81       	ldd	r17, Y+5	; 0x05
    1e38:	0e 94 ff 26 	call	0x4dfe	; 0x4dfe <__adddi3>
    1e3c:	59 01       	movw	r10, r18
    1e3e:	6a 01       	movw	r12, r20
    1e40:	7b 01       	movw	r14, r22
    1e42:	8c 01       	movw	r16, r24
    1e44:	a8 2d       	mov	r26, r8
    1e46:	c3 01       	movw	r24, r6
    1e48:	04 96       	adiw	r24, 0x04	; 4
    1e4a:	a1 1d       	adc	r26, r1
    1e4c:	fc 01       	movw	r30, r24
    1e4e:	5a 2f       	mov	r21, r26
    1e50:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1e54:	07 2e       	mov	r0, r23
    1e56:	00 0c       	add	r0, r0
    1e58:	88 0b       	sbc	r24, r24
    1e5a:	99 0b       	sbc	r25, r25
    1e5c:	20 e1       	ldi	r18, 0x10	; 16
    1e5e:	3e e0       	ldi	r19, 0x0E	; 14
    1e60:	40 e0       	ldi	r20, 0x00	; 0
    1e62:	50 e0       	ldi	r21, 0x00	; 0
    1e64:	0e 94 55 26 	call	0x4caa	; 0x4caa <__mulsidi3>
    1e68:	0e 94 ff 26 	call	0x4dfe	; 0x4dfe <__adddi3>
    1e6c:	59 01       	movw	r10, r18
    1e6e:	6a 01       	movw	r12, r20
    1e70:	7b 01       	movw	r14, r22
    1e72:	8c 01       	movw	r16, r24
    1e74:	a8 2d       	mov	r26, r8
    1e76:	c3 01       	movw	r24, r6
    1e78:	02 96       	adiw	r24, 0x02	; 2
    1e7a:	a1 1d       	adc	r26, r1
    1e7c:	fc 01       	movw	r30, r24
    1e7e:	5a 2f       	mov	r21, r26
    1e80:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1e84:	07 2e       	mov	r0, r23
    1e86:	00 0c       	add	r0, r0
    1e88:	88 0b       	sbc	r24, r24
    1e8a:	99 0b       	sbc	r25, r25
    1e8c:	2c e3       	ldi	r18, 0x3C	; 60
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	40 e0       	ldi	r20, 0x00	; 0
    1e92:	50 e0       	ldi	r21, 0x00	; 0
    1e94:	0e 94 55 26 	call	0x4caa	; 0x4caa <__mulsidi3>
    1e98:	0e 94 ff 26 	call	0x4dfe	; 0x4dfe <__adddi3>
    1e9c:	59 01       	movw	r10, r18
    1e9e:	6a 01       	movw	r12, r20
    1ea0:	7b 01       	movw	r14, r22
    1ea2:	8c 01       	movw	r16, r24
    1ea4:	f3 01       	movw	r30, r6
    1ea6:	58 2d       	mov	r21, r8
    1ea8:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__xload_2>
    1eac:	9b 01       	movw	r18, r22
    1eae:	93 2f       	mov	r25, r19
    1eb0:	99 0f       	add	r25, r25
    1eb2:	99 0b       	sbc	r25, r25
    1eb4:	49 2f       	mov	r20, r25
    1eb6:	59 2f       	mov	r21, r25
    1eb8:	69 2f       	mov	r22, r25
    1eba:	79 2f       	mov	r23, r25
    1ebc:	89 2f       	mov	r24, r25
    1ebe:	0e 94 ff 26 	call	0x4dfe	; 0x4dfe <__adddi3>
    1ec2:	25 96       	adiw	r28, 0x05	; 5
    1ec4:	e2 e1       	ldi	r30, 0x12	; 18
    1ec6:	0c 94 fb 22 	jmp	0x45f6	; 0x45f6 <__epilogue_restores__>

Disassembly of section .text.__year_to_secs:

00001464 <__year_to_secs>:
    1464:	ac e0       	ldi	r26, 0x0C	; 12
    1466:	b0 e0       	ldi	r27, 0x00	; 0
    1468:	e8 e3       	ldi	r30, 0x38	; 56
    146a:	fa e0       	ldi	r31, 0x0A	; 10
    146c:	0c 94 c4 22 	jmp	0x4588	; 0x4588 <__prologue_saves__>
    1470:	49 01       	movw	r8, r18
    1472:	5a 01       	movw	r10, r20
    1474:	6b 01       	movw	r12, r22
    1476:	7c 01       	movw	r14, r24
    1478:	1c 83       	std	Y+4, r17	; 0x04
    147a:	0b 83       	std	Y+3, r16	; 0x03
    147c:	2a 38       	cpi	r18, 0x8A	; 138
    147e:	31 05       	cpc	r19, r1
    1480:	41 05       	cpc	r20, r1
    1482:	51 05       	cpc	r21, r1
    1484:	61 05       	cpc	r22, r1
    1486:	71 05       	cpc	r23, r1
    1488:	81 05       	cpc	r24, r1
    148a:	91 05       	cpc	r25, r1
    148c:	11 f0       	breq	.+4      	; 0x1492 <__year_to_secs+0x2e>
    148e:	0c f0       	brlt	.+2      	; 0x1492 <__year_to_secs+0x2e>
    1490:	42 c0       	rjmp	.+132    	; 0x1516 <__year_to_secs+0xb2>
    1492:	f9 01       	movw	r30, r18
    1494:	e4 54       	subi	r30, 0x44	; 68
    1496:	f1 09       	sbc	r31, r1
    1498:	f5 95       	asr	r31
    149a:	e7 95       	ror	r30
    149c:	f5 95       	asr	r31
    149e:	e7 95       	ror	r30
    14a0:	c9 01       	movw	r24, r18
    14a2:	83 70       	andi	r24, 0x03	; 3
    14a4:	99 27       	eor	r25, r25
    14a6:	89 2b       	or	r24, r25
    14a8:	51 f4       	brne	.+20     	; 0x14be <__year_to_secs+0x5a>
    14aa:	31 97       	sbiw	r30, 0x01	; 1
    14ac:	01 15       	cp	r16, r1
    14ae:	11 05       	cpc	r17, r1
    14b0:	69 f0       	breq	.+26     	; 0x14cc <__year_to_secs+0x68>
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	d8 01       	movw	r26, r16
    14b8:	8d 93       	st	X+, r24
    14ba:	9c 93       	st	X, r25
    14bc:	07 c0       	rjmp	.+14     	; 0x14cc <__year_to_secs+0x68>
    14be:	8b 81       	ldd	r24, Y+3	; 0x03
    14c0:	9c 81       	ldd	r25, Y+4	; 0x04
    14c2:	00 97       	sbiw	r24, 0x00	; 0
    14c4:	19 f0       	breq	.+6      	; 0x14cc <__year_to_secs+0x68>
    14c6:	dc 01       	movw	r26, r24
    14c8:	1d 92       	st	X+, r1
    14ca:	1c 92       	st	X, r1
    14cc:	d9 01       	movw	r26, r18
    14ce:	a6 54       	subi	r26, 0x46	; 70
    14d0:	b1 09       	sbc	r27, r1
    14d2:	20 e8       	ldi	r18, 0x80	; 128
    14d4:	33 e3       	ldi	r19, 0x33	; 51
    14d6:	41 ee       	ldi	r20, 0xE1	; 225
    14d8:	51 e0       	ldi	r21, 0x01	; 1
    14da:	0e 94 21 27 	call	0x4e42	; 0x4e42 <__mulshisi3>
    14de:	6b 01       	movw	r12, r22
    14e0:	7c 01       	movw	r14, r24
    14e2:	df 01       	movw	r26, r30
    14e4:	20 e8       	ldi	r18, 0x80	; 128
    14e6:	31 e5       	ldi	r19, 0x51	; 81
    14e8:	41 e0       	ldi	r20, 0x01	; 1
    14ea:	50 e0       	ldi	r21, 0x00	; 0
    14ec:	0e 94 21 27 	call	0x4e42	; 0x4e42 <__mulshisi3>
    14f0:	dc 01       	movw	r26, r24
    14f2:	cb 01       	movw	r24, r22
    14f4:	8c 0d       	add	r24, r12
    14f6:	9d 1d       	adc	r25, r13
    14f8:	ae 1d       	adc	r26, r14
    14fa:	bf 1d       	adc	r27, r15
    14fc:	9c 01       	movw	r18, r24
    14fe:	ad 01       	movw	r20, r26
    1500:	6c 01       	movw	r12, r24
    1502:	7d 01       	movw	r14, r26
    1504:	ff 0c       	add	r15, r15
    1506:	cc 08       	sbc	r12, r12
    1508:	dc 2c       	mov	r13, r12
    150a:	76 01       	movw	r14, r12
    150c:	ac 2d       	mov	r26, r12
    150e:	fc 2d       	mov	r31, r12
    1510:	ec 2d       	mov	r30, r12
    1512:	9c 2d       	mov	r25, r12
    1514:	cb c0       	rjmp	.+406    	; 0x16ac <__year_to_secs+0x248>
    1516:	eb 81       	ldd	r30, Y+3	; 0x03
    1518:	fc 81       	ldd	r31, Y+4	; 0x04
    151a:	ef 2b       	or	r30, r31
    151c:	31 f4       	brne	.+12     	; 0x152a <__year_to_secs+0xc6>
    151e:	1a 82       	std	Y+2, r1	; 0x02
    1520:	19 82       	std	Y+1, r1	; 0x01
    1522:	ce 01       	movw	r24, r28
    1524:	01 96       	adiw	r24, 0x01	; 1
    1526:	9c 83       	std	Y+4, r25	; 0x04
    1528:	8b 83       	std	Y+3, r24	; 0x03
    152a:	c4 01       	movw	r24, r8
    152c:	84 56       	subi	r24, 0x64	; 100
    152e:	91 09       	sbc	r25, r1
    1530:	60 e9       	ldi	r22, 0x90	; 144
    1532:	71 e0       	ldi	r23, 0x01	; 1
    1534:	0e 94 83 24 	call	0x4906	; 0x4906 <__divmodhi4>
    1538:	7e 83       	std	Y+6, r23	; 0x06
    153a:	6d 83       	std	Y+5, r22	; 0x05
    153c:	94 01       	movw	r18, r8
    153e:	a5 01       	movw	r20, r10
    1540:	b6 01       	movw	r22, r12
    1542:	c7 01       	movw	r24, r14
    1544:	ac e9       	ldi	r26, 0x9C	; 156
    1546:	0e 94 97 26 	call	0x4d2e	; 0x4d2e <__adddi3_s8>
    154a:	19 01       	movw	r2, r18
    154c:	2a 01       	movw	r4, r20
    154e:	3b 01       	movw	r6, r22
    1550:	8f 83       	std	Y+7, r24	; 0x07
    1552:	98 87       	std	Y+8, r25	; 0x08
    1554:	70 e9       	ldi	r23, 0x90	; 144
    1556:	a7 2e       	mov	r10, r23
    1558:	bb 24       	eor	r11, r11
    155a:	b3 94       	inc	r11
    155c:	c1 2c       	mov	r12, r1
    155e:	d1 2c       	mov	r13, r1
    1560:	e1 2c       	mov	r14, r1
    1562:	f1 2c       	mov	r15, r1
    1564:	00 e0       	ldi	r16, 0x00	; 0
    1566:	10 e0       	ldi	r17, 0x00	; 0
    1568:	91 01       	movw	r18, r2
    156a:	a2 01       	movw	r20, r4
    156c:	b3 01       	movw	r22, r6
    156e:	0e 94 b4 1f 	call	0x3f68	; 0x3f68 <__moddi3>
    1572:	c9 01       	movw	r24, r18
    1574:	00 97       	sbiw	r24, 0x00	; 0
    1576:	59 f4       	brne	.+22     	; 0x158e <__year_to_secs+0x12a>
    1578:	81 e0       	ldi	r24, 0x01	; 1
    157a:	90 e0       	ldi	r25, 0x00	; 0
    157c:	ab 81       	ldd	r26, Y+3	; 0x03
    157e:	bc 81       	ldd	r27, Y+4	; 0x04
    1580:	8d 93       	st	X+, r24
    1582:	9c 93       	st	X, r25
    1584:	20 e0       	ldi	r18, 0x00	; 0
    1586:	30 e0       	ldi	r19, 0x00	; 0
    1588:	40 e0       	ldi	r20, 0x00	; 0
    158a:	50 e0       	ldi	r21, 0x00	; 0
    158c:	33 c0       	rjmp	.+102    	; 0x15f4 <__year_to_secs+0x190>
    158e:	28 3c       	cpi	r18, 0xC8	; 200
    1590:	31 05       	cpc	r19, r1
    1592:	6c f0       	brlt	.+26     	; 0x15ae <__year_to_secs+0x14a>
    1594:	2c 32       	cpi	r18, 0x2C	; 44
    1596:	31 40       	sbci	r19, 0x01	; 1
    1598:	2c f0       	brlt	.+10     	; 0x15a4 <__year_to_secs+0x140>
    159a:	8c 52       	subi	r24, 0x2C	; 44
    159c:	91 40       	sbci	r25, 0x01	; 1
    159e:	43 e0       	ldi	r20, 0x03	; 3
    15a0:	50 e0       	ldi	r21, 0x00	; 0
    15a2:	0c c0       	rjmp	.+24     	; 0x15bc <__year_to_secs+0x158>
    15a4:	88 5c       	subi	r24, 0xC8	; 200
    15a6:	91 09       	sbc	r25, r1
    15a8:	42 e0       	ldi	r20, 0x02	; 2
    15aa:	50 e0       	ldi	r21, 0x00	; 0
    15ac:	07 c0       	rjmp	.+14     	; 0x15bc <__year_to_secs+0x158>
    15ae:	24 36       	cpi	r18, 0x64	; 100
    15b0:	31 05       	cpc	r19, r1
    15b2:	6c f0       	brlt	.+26     	; 0x15ce <__year_to_secs+0x16a>
    15b4:	84 56       	subi	r24, 0x64	; 100
    15b6:	91 09       	sbc	r25, r1
    15b8:	41 e0       	ldi	r20, 0x01	; 1
    15ba:	50 e0       	ldi	r21, 0x00	; 0
    15bc:	00 97       	sbiw	r24, 0x00	; 0
    15be:	49 f4       	brne	.+18     	; 0x15d2 <__year_to_secs+0x16e>
    15c0:	eb 81       	ldd	r30, Y+3	; 0x03
    15c2:	fc 81       	ldd	r31, Y+4	; 0x04
    15c4:	11 82       	std	Z+1, r1	; 0x01
    15c6:	10 82       	st	Z, r1
    15c8:	20 e0       	ldi	r18, 0x00	; 0
    15ca:	30 e0       	ldi	r19, 0x00	; 0
    15cc:	13 c0       	rjmp	.+38     	; 0x15f4 <__year_to_secs+0x190>
    15ce:	40 e0       	ldi	r20, 0x00	; 0
    15d0:	50 e0       	ldi	r21, 0x00	; 0
    15d2:	9c 01       	movw	r18, r24
    15d4:	36 95       	lsr	r19
    15d6:	27 95       	ror	r18
    15d8:	36 95       	lsr	r19
    15da:	27 95       	ror	r18
    15dc:	83 70       	andi	r24, 0x03	; 3
    15de:	99 27       	eor	r25, r25
    15e0:	61 e0       	ldi	r22, 0x01	; 1
    15e2:	70 e0       	ldi	r23, 0x00	; 0
    15e4:	89 2b       	or	r24, r25
    15e6:	11 f0       	breq	.+4      	; 0x15ec <__year_to_secs+0x188>
    15e8:	60 e0       	ldi	r22, 0x00	; 0
    15ea:	70 e0       	ldi	r23, 0x00	; 0
    15ec:	ab 81       	ldd	r26, Y+3	; 0x03
    15ee:	bc 81       	ldd	r27, Y+4	; 0x04
    15f0:	6d 93       	st	X+, r22
    15f2:	7c 93       	st	X, r23
    15f4:	81 e6       	ldi	r24, 0x61	; 97
    15f6:	ed 81       	ldd	r30, Y+5	; 0x05
    15f8:	fe 81       	ldd	r31, Y+6	; 0x06
    15fa:	8e 9f       	mul	r24, r30
    15fc:	b0 01       	movw	r22, r0
    15fe:	8f 9f       	mul	r24, r31
    1600:	70 0d       	add	r23, r0
    1602:	11 24       	eor	r1, r1
    1604:	e8 e1       	ldi	r30, 0x18	; 24
    1606:	e4 9f       	mul	r30, r20
    1608:	c0 01       	movw	r24, r0
    160a:	e5 9f       	mul	r30, r21
    160c:	90 0d       	add	r25, r0
    160e:	11 24       	eor	r1, r1
    1610:	86 0f       	add	r24, r22
    1612:	97 1f       	adc	r25, r23
    1614:	ab 81       	ldd	r26, Y+3	; 0x03
    1616:	bc 81       	ldd	r27, Y+4	; 0x04
    1618:	4d 91       	ld	r20, X+
    161a:	5c 91       	ld	r21, X
    161c:	84 1b       	sub	r24, r20
    161e:	95 0b       	sbc	r25, r21
    1620:	82 0f       	add	r24, r18
    1622:	93 1f       	adc	r25, r19
    1624:	e9 2f       	mov	r30, r25
    1626:	ee 0f       	add	r30, r30
    1628:	ee 0b       	sbc	r30, r30
    162a:	20 e8       	ldi	r18, 0x80	; 128
    162c:	a2 2e       	mov	r10, r18
    162e:	31 e5       	ldi	r19, 0x51	; 81
    1630:	b3 2e       	mov	r11, r19
    1632:	cc 24       	eor	r12, r12
    1634:	c3 94       	inc	r12
    1636:	d1 2c       	mov	r13, r1
    1638:	e1 2c       	mov	r14, r1
    163a:	f1 2c       	mov	r15, r1
    163c:	00 e0       	ldi	r16, 0x00	; 0
    163e:	10 e0       	ldi	r17, 0x00	; 0
    1640:	9c 01       	movw	r18, r24
    1642:	4e 2f       	mov	r20, r30
    1644:	5e 2f       	mov	r21, r30
    1646:	6e 2f       	mov	r22, r30
    1648:	7e 2f       	mov	r23, r30
    164a:	8e 2f       	mov	r24, r30
    164c:	9e 2f       	mov	r25, r30
    164e:	0e 94 b5 1a 	call	0x356a	; 0x356a <__muldi3>
    1652:	92 2e       	mov	r9, r18
    1654:	83 2e       	mov	r8, r19
    1656:	4b 83       	std	Y+3, r20	; 0x03
    1658:	5d 83       	std	Y+5, r21	; 0x05
    165a:	69 87       	std	Y+9, r22	; 0x09
    165c:	7a 87       	std	Y+10, r23	; 0x0a
    165e:	8b 87       	std	Y+11, r24	; 0x0b
    1660:	9c 87       	std	Y+12, r25	; 0x0c
    1662:	43 e3       	ldi	r20, 0x33	; 51
    1664:	b4 2e       	mov	r11, r20
    1666:	51 ee       	ldi	r21, 0xE1	; 225
    1668:	c5 2e       	mov	r12, r21
    166a:	dd 24       	eor	r13, r13
    166c:	d3 94       	inc	r13
    166e:	91 01       	movw	r18, r2
    1670:	a2 01       	movw	r20, r4
    1672:	b3 01       	movw	r22, r6
    1674:	8f 81       	ldd	r24, Y+7	; 0x07
    1676:	98 85       	ldd	r25, Y+8	; 0x08
    1678:	0e 94 b5 1a 	call	0x356a	; 0x356a <__muldi3>
    167c:	59 01       	movw	r10, r18
    167e:	6a 01       	movw	r12, r20
    1680:	7b 01       	movw	r14, r22
    1682:	8c 01       	movw	r16, r24
    1684:	29 2d       	mov	r18, r9
    1686:	38 2d       	mov	r19, r8
    1688:	4b 81       	ldd	r20, Y+3	; 0x03
    168a:	5d 81       	ldd	r21, Y+5	; 0x05
    168c:	69 85       	ldd	r22, Y+9	; 0x09
    168e:	7a 85       	ldd	r23, Y+10	; 0x0a
    1690:	8b 85       	ldd	r24, Y+11	; 0x0b
    1692:	9c 85       	ldd	r25, Y+12	; 0x0c
    1694:	0e 94 ff 26 	call	0x4dfe	; 0x4dfe <__adddi3>
    1698:	3b 56       	subi	r19, 0x6B	; 107
    169a:	41 49       	sbci	r20, 0x91	; 145
    169c:	57 4c       	sbci	r21, 0xC7	; 199
    169e:	6f 4f       	sbci	r22, 0xFF	; 255
    16a0:	7f 4f       	sbci	r23, 0xFF	; 255
    16a2:	8f 4f       	sbci	r24, 0xFF	; 255
    16a4:	9f 4f       	sbci	r25, 0xFF	; 255
    16a6:	a6 2f       	mov	r26, r22
    16a8:	f7 2f       	mov	r31, r23
    16aa:	e8 2f       	mov	r30, r24
    16ac:	6a 2f       	mov	r22, r26
    16ae:	7f 2f       	mov	r23, r31
    16b0:	8e 2f       	mov	r24, r30
    16b2:	2c 96       	adiw	r28, 0x0c	; 12
    16b4:	e2 e1       	ldi	r30, 0x12	; 18
    16b6:	0c 94 fb 22 	jmp	0x45f6	; 0x45f6 <__epilogue_restores__>

Disassembly of section .text.__month_to_secs:

00004512 <__month_to_secs>:
    4512:	cf 93       	push	r28
    4514:	df 93       	push	r29
    4516:	9c 01       	movw	r18, r24
    4518:	eb 01       	movw	r28, r22
    451a:	88 0f       	add	r24, r24
    451c:	99 1f       	adc	r25, r25
    451e:	88 0f       	add	r24, r24
    4520:	99 1f       	adc	r25, r25
    4522:	09 2e       	mov	r0, r25
    4524:	00 0c       	add	r0, r0
    4526:	aa 0b       	sbc	r26, r26
    4528:	85 58       	subi	r24, 0x85	; 133
    452a:	9d 4f       	sbci	r25, 0xFD	; 253
    452c:	af 4f       	sbci	r26, 0xFF	; 255
    452e:	fc 01       	movw	r30, r24
    4530:	5a 2f       	mov	r21, r26
    4532:	0e 94 8b 26 	call	0x4d16	; 0x4d16 <__xload_4>
    4536:	cd 2b       	or	r28, r29
    4538:	39 f0       	breq	.+14     	; 0x4548 <__month_to_secs+0x36>
    453a:	22 30       	cpi	r18, 0x02	; 2
    453c:	31 05       	cpc	r19, r1
    453e:	24 f0       	brlt	.+8      	; 0x4548 <__month_to_secs+0x36>
    4540:	60 58       	subi	r22, 0x80	; 128
    4542:	7e 4a       	sbci	r23, 0xAE	; 174
    4544:	8e 4f       	sbci	r24, 0xFE	; 254
    4546:	9f 4f       	sbci	r25, 0xFF	; 255
    4548:	df 91       	pop	r29
    454a:	cf 91       	pop	r28
    454c:	08 95       	ret

Disassembly of section .text.__secs_to_tm:

000003b8 <__secs_to_tm>:
 3b8:	a6 e1       	ldi	r26, 0x16	; 22
 3ba:	b0 e0       	ldi	r27, 0x00	; 0
 3bc:	e2 ee       	ldi	r30, 0xE2	; 226
 3be:	f1 e0       	ldi	r31, 0x01	; 1
 3c0:	0c 94 c4 22 	jmp	0x4588	; 0x4588 <__prologue_saves__>
 3c4:	79 01       	movw	r14, r18
 3c6:	d4 2e       	mov	r13, r20
 3c8:	c5 2e       	mov	r12, r21
 3ca:	b6 2f       	mov	r27, r22
 3cc:	a7 2f       	mov	r26, r23
 3ce:	f8 2f       	mov	r31, r24
 3d0:	b9 2e       	mov	r11, r25
 3d2:	40 58       	subi	r20, 0x80	; 128
 3d4:	5d 4b       	sbci	r21, 0xBD	; 189
 3d6:	6e 40       	sbci	r22, 0x0E	; 14
 3d8:	7f 4f       	sbci	r23, 0xFF	; 255
 3da:	8f 4f       	sbci	r24, 0xFF	; 255
 3dc:	9f 4f       	sbci	r25, 0xFF	; 255
 3de:	21 15       	cp	r18, r1
 3e0:	3b 47       	sbci	r19, 0x7B	; 123
 3e2:	4d 41       	sbci	r20, 0x1D	; 29
 3e4:	53 48       	sbci	r21, 0x83	; 131
 3e6:	62 4e       	sbci	r22, 0xE2	; 226
 3e8:	71 40       	sbci	r23, 0x01	; 1
 3ea:	81 05       	cpc	r24, r1
 3ec:	91 05       	cpc	r25, r1
 3ee:	11 f0       	breq	.+4      	; 0x3f4 <__secs_to_tm+0x3c>
 3f0:	08 f0       	brcs	.+2      	; 0x3f4 <__secs_to_tm+0x3c>
 3f2:	08 c2       	rjmp	.+1040   	; 0x804 <__EEPROM_REGION_LENGTH__+0x4>
 3f4:	18 8b       	std	Y+16, r17	; 0x10
 3f6:	0f 87       	std	Y+15, r16	; 0x0f
 3f8:	9b 2d       	mov	r25, r11
 3fa:	8f 2f       	mov	r24, r31
 3fc:	7a 2f       	mov	r23, r26
 3fe:	6b 2f       	mov	r22, r27
 400:	5c 2d       	mov	r21, r12
 402:	4d 2d       	mov	r20, r13
 404:	97 01       	movw	r18, r14
 406:	20 58       	subi	r18, 0x80	; 128
 408:	3d 45       	sbci	r19, 0x5D	; 93
 40a:	4c 4b       	sbci	r20, 0xBC	; 188
 40c:	58 43       	sbci	r21, 0x38	; 56
 40e:	61 09       	sbc	r22, r1
 410:	71 09       	sbc	r23, r1
 412:	81 09       	sbc	r24, r1
 414:	91 09       	sbc	r25, r1
 416:	19 01       	movw	r2, r18
 418:	4d 83       	std	Y+5, r20	; 0x05
 41a:	59 87       	std	Y+9, r21	; 0x09
 41c:	6d 87       	std	Y+13, r22	; 0x0d
 41e:	79 83       	std	Y+1, r23	; 0x01
 420:	89 8b       	std	Y+17, r24	; 0x11
 422:	9a 8b       	std	Y+18, r25	; 0x12
 424:	f0 e8       	ldi	r31, 0x80	; 128
 426:	af 2e       	mov	r10, r31
 428:	a1 e5       	ldi	r26, 0x51	; 81
 42a:	ba 2e       	mov	r11, r26
 42c:	cc 24       	eor	r12, r12
 42e:	c3 94       	inc	r12
 430:	d1 2c       	mov	r13, r1
 432:	e1 2c       	mov	r14, r1
 434:	f1 2c       	mov	r15, r1
 436:	00 e0       	ldi	r16, 0x00	; 0
 438:	10 e0       	ldi	r17, 0x00	; 0
 43a:	0e 94 b6 1f 	call	0x3f6c	; 0x3f6c <__divdi3>
 43e:	29 01       	movw	r4, r18
 440:	3a 01       	movw	r6, r20
 442:	4b 01       	movw	r8, r22
 444:	8e 8b       	std	Y+22, r24	; 0x16
 446:	9b 8b       	std	Y+19, r25	; 0x13
 448:	91 01       	movw	r18, r2
 44a:	4d 81       	ldd	r20, Y+5	; 0x05
 44c:	59 85       	ldd	r21, Y+9	; 0x09
 44e:	6d 85       	ldd	r22, Y+13	; 0x0d
 450:	79 81       	ldd	r23, Y+1	; 0x01
 452:	89 89       	ldd	r24, Y+17	; 0x11
 454:	9a 89       	ldd	r25, Y+18	; 0x12
 456:	0e 94 b4 1f 	call	0x3f68	; 0x3f68 <__moddi3>
 45a:	2d 83       	std	Y+5, r18	; 0x05
 45c:	3e 83       	std	Y+6, r19	; 0x06
 45e:	4f 83       	std	Y+7, r20	; 0x07
 460:	58 87       	std	Y+8, r21	; 0x08
 462:	8d 81       	ldd	r24, Y+5	; 0x05
 464:	9e 81       	ldd	r25, Y+6	; 0x06
 466:	af 81       	ldd	r26, Y+7	; 0x07
 468:	b8 85       	ldd	r27, Y+8	; 0x08
 46a:	b7 ff       	sbrs	r27, 7
 46c:	15 c0       	rjmp	.+42     	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
 46e:	80 58       	subi	r24, 0x80	; 128
 470:	9e 4a       	sbci	r25, 0xAE	; 174
 472:	ae 4f       	sbci	r26, 0xFE	; 254
 474:	bf 4f       	sbci	r27, 0xFF	; 255
 476:	8d 83       	std	Y+5, r24	; 0x05
 478:	9e 83       	std	Y+6, r25	; 0x06
 47a:	af 83       	std	Y+7, r26	; 0x07
 47c:	b8 87       	std	Y+8, r27	; 0x08
 47e:	92 01       	movw	r18, r4
 480:	a3 01       	movw	r20, r6
 482:	b4 01       	movw	r22, r8
 484:	8e 89       	ldd	r24, Y+22	; 0x16
 486:	9b 89       	ldd	r25, Y+19	; 0x13
 488:	af ef       	ldi	r26, 0xFF	; 255
 48a:	0e 94 97 26 	call	0x4d2e	; 0x4d2e <__adddi3_s8>
 48e:	29 01       	movw	r4, r18
 490:	3a 01       	movw	r6, r20
 492:	4b 01       	movw	r8, r22
 494:	8e 8b       	std	Y+22, r24	; 0x16
 496:	9b 8b       	std	Y+19, r25	; 0x13
 498:	92 01       	movw	r18, r4
 49a:	a3 01       	movw	r20, r6
 49c:	b4 01       	movw	r22, r8
 49e:	8e 89       	ldd	r24, Y+22	; 0x16
 4a0:	9b 89       	ldd	r25, Y+19	; 0x13
 4a2:	a3 e0       	ldi	r26, 0x03	; 3
 4a4:	0e 94 97 26 	call	0x4d2e	; 0x4d2e <__adddi3_s8>
 4a8:	e7 e0       	ldi	r30, 0x07	; 7
 4aa:	ae 2e       	mov	r10, r30
 4ac:	b1 2c       	mov	r11, r1
 4ae:	c1 2c       	mov	r12, r1
 4b0:	d1 2c       	mov	r13, r1
 4b2:	e1 2c       	mov	r14, r1
 4b4:	f1 2c       	mov	r15, r1
 4b6:	00 e0       	ldi	r16, 0x00	; 0
 4b8:	10 e0       	ldi	r17, 0x00	; 0
 4ba:	0e 94 b4 1f 	call	0x3f68	; 0x3f68 <__moddi3>
 4be:	2d 87       	std	Y+13, r18	; 0x0d
 4c0:	3e 87       	std	Y+14, r19	; 0x0e
 4c2:	ad 85       	ldd	r26, Y+13	; 0x0d
 4c4:	be 85       	ldd	r27, Y+14	; 0x0e
 4c6:	b7 ff       	sbrs	r27, 7
 4c8:	03 c0       	rjmp	.+6      	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
 4ca:	17 96       	adiw	r26, 0x07	; 7
 4cc:	be 87       	std	Y+14, r27	; 0x0e
 4ce:	ad 87       	std	Y+13, r26	; 0x0d
 4d0:	51 eb       	ldi	r21, 0xB1	; 177
 4d2:	a5 2e       	mov	r10, r21
 4d4:	6a e3       	ldi	r22, 0x3A	; 58
 4d6:	b6 2e       	mov	r11, r22
 4d8:	72 e0       	ldi	r23, 0x02	; 2
 4da:	c7 2e       	mov	r12, r23
 4dc:	d1 2c       	mov	r13, r1
 4de:	e1 2c       	mov	r14, r1
 4e0:	f1 2c       	mov	r15, r1
 4e2:	00 e0       	ldi	r16, 0x00	; 0
 4e4:	10 e0       	ldi	r17, 0x00	; 0
 4e6:	92 01       	movw	r18, r4
 4e8:	a3 01       	movw	r20, r6
 4ea:	b4 01       	movw	r22, r8
 4ec:	8e 89       	ldd	r24, Y+22	; 0x16
 4ee:	9b 89       	ldd	r25, Y+19	; 0x13
 4f0:	0e 94 b6 1f 	call	0x3f6c	; 0x3f6c <__divdi3>
 4f4:	29 87       	std	Y+9, r18	; 0x09
 4f6:	3a 87       	std	Y+10, r19	; 0x0a
 4f8:	4b 87       	std	Y+11, r20	; 0x0b
 4fa:	5c 87       	std	Y+12, r21	; 0x0c
 4fc:	92 01       	movw	r18, r4
 4fe:	a3 01       	movw	r20, r6
 500:	b4 01       	movw	r22, r8
 502:	8e 89       	ldd	r24, Y+22	; 0x16
 504:	9b 89       	ldd	r25, Y+19	; 0x13
 506:	0e 94 b4 1f 	call	0x3f68	; 0x3f68 <__moddi3>
 50a:	82 2e       	mov	r8, r18
 50c:	93 2e       	mov	r9, r19
 50e:	a4 2e       	mov	r10, r20
 510:	b5 2e       	mov	r11, r21
 512:	b7 fe       	sbrs	r11, 7
 514:	12 c0       	rjmp	.+36     	; 0x53a <__LOCK_REGION_LENGTH__+0x13a>
 516:	b1 eb       	ldi	r27, 0xB1	; 177
 518:	8b 0e       	add	r8, r27
 51a:	ba e3       	ldi	r27, 0x3A	; 58
 51c:	9b 1e       	adc	r9, r27
 51e:	b2 e0       	ldi	r27, 0x02	; 2
 520:	ab 1e       	adc	r10, r27
 522:	b1 1c       	adc	r11, r1
 524:	89 85       	ldd	r24, Y+9	; 0x09
 526:	9a 85       	ldd	r25, Y+10	; 0x0a
 528:	ab 85       	ldd	r26, Y+11	; 0x0b
 52a:	bc 85       	ldd	r27, Y+12	; 0x0c
 52c:	01 97       	sbiw	r24, 0x01	; 1
 52e:	a1 09       	sbc	r26, r1
 530:	b1 09       	sbc	r27, r1
 532:	89 87       	std	Y+9, r24	; 0x09
 534:	9a 87       	std	Y+10, r25	; 0x0a
 536:	ab 87       	std	Y+11, r26	; 0x0b
 538:	bc 87       	std	Y+12, r27	; 0x0c
 53a:	c5 01       	movw	r24, r10
 53c:	b4 01       	movw	r22, r8
 53e:	2c ea       	ldi	r18, 0xAC	; 172
 540:	3e e8       	ldi	r19, 0x8E	; 142
 542:	40 e0       	ldi	r20, 0x00	; 0
 544:	50 e0       	ldi	r21, 0x00	; 0
 546:	0e 94 af 23 	call	0x475e	; 0x475e <__divmodsi4>
 54a:	69 01       	movw	r12, r18
 54c:	7a 01       	movw	r14, r20
 54e:	24 30       	cpi	r18, 0x04	; 4
 550:	31 05       	cpc	r19, r1
 552:	41 05       	cpc	r20, r1
 554:	51 05       	cpc	r21, r1
 556:	29 f4       	brne	.+10     	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
 558:	43 e0       	ldi	r20, 0x03	; 3
 55a:	c4 2e       	mov	r12, r20
 55c:	d1 2c       	mov	r13, r1
 55e:	e1 2c       	mov	r14, r1
 560:	f1 2c       	mov	r15, r1
 562:	a4 e5       	ldi	r26, 0x54	; 84
 564:	b1 e7       	ldi	r27, 0x71	; 113
 566:	a7 01       	movw	r20, r14
 568:	96 01       	movw	r18, r12
 56a:	0e 94 24 27 	call	0x4e48	; 0x4e48 <__mulohisi3>
 56e:	2b 01       	movw	r4, r22
 570:	3c 01       	movw	r6, r24
 572:	48 0c       	add	r4, r8
 574:	59 1c       	adc	r5, r9
 576:	6a 1c       	adc	r6, r10
 578:	7b 1c       	adc	r7, r11
 57a:	c3 01       	movw	r24, r6
 57c:	b2 01       	movw	r22, r4
 57e:	25 eb       	ldi	r18, 0xB5	; 181
 580:	35 e0       	ldi	r19, 0x05	; 5
 582:	40 e0       	ldi	r20, 0x00	; 0
 584:	50 e0       	ldi	r21, 0x00	; 0
 586:	0e 94 af 23 	call	0x475e	; 0x475e <__divmodsi4>
 58a:	49 01       	movw	r8, r18
 58c:	5a 01       	movw	r10, r20
 58e:	29 31       	cpi	r18, 0x19	; 25
 590:	31 05       	cpc	r19, r1
 592:	41 05       	cpc	r20, r1
 594:	51 05       	cpc	r21, r1
 596:	29 f4       	brne	.+10     	; 0x5a2 <__LOCK_REGION_LENGTH__+0x1a2>
 598:	38 e1       	ldi	r19, 0x18	; 24
 59a:	83 2e       	mov	r8, r19
 59c:	91 2c       	mov	r9, r1
 59e:	a1 2c       	mov	r10, r1
 5a0:	b1 2c       	mov	r11, r1
 5a2:	ab e4       	ldi	r26, 0x4B	; 75
 5a4:	ba ef       	ldi	r27, 0xFA	; 250
 5a6:	a5 01       	movw	r20, r10
 5a8:	94 01       	movw	r18, r8
 5aa:	0e 94 24 27 	call	0x4e48	; 0x4e48 <__mulohisi3>
 5ae:	46 0e       	add	r4, r22
 5b0:	57 1e       	adc	r5, r23
 5b2:	68 1e       	adc	r6, r24
 5b4:	79 1e       	adc	r7, r25
 5b6:	c3 01       	movw	r24, r6
 5b8:	b2 01       	movw	r22, r4
 5ba:	2d e6       	ldi	r18, 0x6D	; 109
 5bc:	31 e0       	ldi	r19, 0x01	; 1
 5be:	40 e0       	ldi	r20, 0x00	; 0
 5c0:	50 e0       	ldi	r21, 0x00	; 0
 5c2:	0e 94 af 23 	call	0x475e	; 0x475e <__divmodsi4>
 5c6:	29 83       	std	Y+1, r18	; 0x01
 5c8:	3a 83       	std	Y+2, r19	; 0x02
 5ca:	4b 83       	std	Y+3, r20	; 0x03
 5cc:	5c 83       	std	Y+4, r21	; 0x04
 5ce:	24 30       	cpi	r18, 0x04	; 4
 5d0:	31 05       	cpc	r19, r1
 5d2:	41 05       	cpc	r20, r1
 5d4:	51 05       	cpc	r21, r1
 5d6:	41 f4       	brne	.+16     	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
 5d8:	83 e0       	ldi	r24, 0x03	; 3
 5da:	90 e0       	ldi	r25, 0x00	; 0
 5dc:	a0 e0       	ldi	r26, 0x00	; 0
 5de:	b0 e0       	ldi	r27, 0x00	; 0
 5e0:	89 83       	std	Y+1, r24	; 0x01
 5e2:	9a 83       	std	Y+2, r25	; 0x02
 5e4:	ab 83       	std	Y+3, r26	; 0x03
 5e6:	bc 83       	std	Y+4, r27	; 0x04
 5e8:	a3 e9       	ldi	r26, 0x93	; 147
 5ea:	be ef       	ldi	r27, 0xFE	; 254
 5ec:	29 81       	ldd	r18, Y+1	; 0x01
 5ee:	3a 81       	ldd	r19, Y+2	; 0x02
 5f0:	4b 81       	ldd	r20, Y+3	; 0x03
 5f2:	5c 81       	ldd	r21, Y+4	; 0x04
 5f4:	0e 94 24 27 	call	0x4e48	; 0x4e48 <__mulohisi3>
 5f8:	46 0e       	add	r4, r22
 5fa:	57 1e       	adc	r5, r23
 5fc:	68 1e       	adc	r6, r24
 5fe:	79 1e       	adc	r7, r25
 600:	23 2b       	or	r18, r19
 602:	24 2b       	or	r18, r20
 604:	25 2b       	or	r18, r21
 606:	81 f4       	brne	.+32     	; 0x628 <__LOCK_REGION_LENGTH__+0x228>
 608:	81 14       	cp	r8, r1
 60a:	91 04       	cpc	r9, r1
 60c:	a1 04       	cpc	r10, r1
 60e:	b1 04       	cpc	r11, r1
 610:	71 f4       	brne	.+28     	; 0x62e <__LOCK_REGION_LENGTH__+0x22e>
 612:	31 e0       	ldi	r19, 0x01	; 1
 614:	20 e0       	ldi	r18, 0x00	; 0
 616:	c1 14       	cp	r12, r1
 618:	d1 04       	cpc	r13, r1
 61a:	e1 04       	cpc	r14, r1
 61c:	f1 04       	cpc	r15, r1
 61e:	09 f0       	breq	.+2      	; 0x622 <__LOCK_REGION_LENGTH__+0x222>
 620:	30 e0       	ldi	r19, 0x00	; 0
 622:	83 2f       	mov	r24, r19
 624:	92 2f       	mov	r25, r18
 626:	05 c0       	rjmp	.+10     	; 0x632 <__LOCK_REGION_LENGTH__+0x232>
 628:	80 e0       	ldi	r24, 0x00	; 0
 62a:	90 e0       	ldi	r25, 0x00	; 0
 62c:	02 c0       	rjmp	.+4      	; 0x632 <__LOCK_REGION_LENGTH__+0x232>
 62e:	81 e0       	ldi	r24, 0x01	; 1
 630:	90 e0       	ldi	r25, 0x00	; 0
 632:	12 01       	movw	r2, r4
 634:	ab e3       	ldi	r26, 0x3B	; 59
 636:	2a 0e       	add	r2, r26
 638:	31 1c       	adc	r3, r1
 63a:	28 0e       	add	r2, r24
 63c:	39 1e       	adc	r3, r25
 63e:	9c 01       	movw	r18, r24
 640:	24 59       	subi	r18, 0x94	; 148
 642:	3e 4f       	sbci	r19, 0xFE	; 254
 644:	22 15       	cp	r18, r2
 646:	33 05       	cpc	r19, r3
 648:	24 f4       	brge	.+8      	; 0x652 <__LOCK_REGION_LENGTH__+0x252>
 64a:	83 59       	subi	r24, 0x93	; 147
 64c:	9e 4f       	sbci	r25, 0xFE	; 254
 64e:	28 1a       	sub	r2, r24
 650:	39 0a       	sbc	r3, r25
 652:	92 e0       	ldi	r25, 0x02	; 2
 654:	88 0c       	add	r8, r8
 656:	99 1c       	adc	r9, r9
 658:	aa 1c       	adc	r10, r10
 65a:	bb 1c       	adc	r11, r11
 65c:	9a 95       	dec	r25
 65e:	d1 f7       	brne	.-12     	; 0x654 <__LOCK_REGION_LENGTH__+0x254>
 660:	89 81       	ldd	r24, Y+1	; 0x01
 662:	9a 81       	ldd	r25, Y+2	; 0x02
 664:	ab 81       	ldd	r26, Y+3	; 0x03
 666:	bc 81       	ldd	r27, Y+4	; 0x04
 668:	88 0e       	add	r8, r24
 66a:	99 1e       	adc	r9, r25
 66c:	aa 1e       	adc	r10, r26
 66e:	bb 1e       	adc	r11, r27
 670:	a4 e6       	ldi	r26, 0x64	; 100
 672:	b0 e0       	ldi	r27, 0x00	; 0
 674:	a7 01       	movw	r20, r14
 676:	96 01       	movw	r18, r12
 678:	0e 94 c4 26 	call	0x4d88	; 0x4d88 <__muluhisi3>
 67c:	86 0e       	add	r8, r22
 67e:	97 1e       	adc	r9, r23
 680:	a8 1e       	adc	r10, r24
 682:	b9 1e       	adc	r11, r25
 684:	d5 01       	movw	r26, r10
 686:	c4 01       	movw	r24, r8
 688:	bb 0f       	add	r27, r27
 68a:	88 0b       	sbc	r24, r24
 68c:	98 2f       	mov	r25, r24
 68e:	dc 01       	movw	r26, r24
 690:	89 83       	std	Y+1, r24	; 0x01
 692:	9a 83       	std	Y+2, r25	; 0x02
 694:	ab 83       	std	Y+3, r26	; 0x03
 696:	bc 83       	std	Y+4, r27	; 0x04
 698:	69 85       	ldd	r22, Y+9	; 0x09
 69a:	7a 85       	ldd	r23, Y+10	; 0x0a
 69c:	8b 85       	ldd	r24, Y+11	; 0x0b
 69e:	9c 85       	ldd	r25, Y+12	; 0x0c
 6a0:	20 e9       	ldi	r18, 0x90	; 144
 6a2:	31 e0       	ldi	r19, 0x01	; 1
 6a4:	40 e0       	ldi	r20, 0x00	; 0
 6a6:	50 e0       	ldi	r21, 0x00	; 0
 6a8:	0e 94 55 26 	call	0x4caa	; 0x4caa <__mulsidi3>
 6ac:	f2 2f       	mov	r31, r18
 6ae:	e3 2f       	mov	r30, r19
 6b0:	6a 01       	movw	r12, r20
 6b2:	7b 01       	movw	r14, r22
 6b4:	8c 01       	movw	r16, r24
 6b6:	94 01       	movw	r18, r8
 6b8:	a5 01       	movw	r20, r10
 6ba:	69 81       	ldd	r22, Y+1	; 0x01
 6bc:	76 2f       	mov	r23, r22
 6be:	86 2f       	mov	r24, r22
 6c0:	96 2f       	mov	r25, r22
 6c2:	af 2e       	mov	r10, r31
 6c4:	be 2e       	mov	r11, r30
 6c6:	0e 94 ff 26 	call	0x4dfe	; 0x4dfe <__adddi3>
 6ca:	49 01       	movw	r8, r18
 6cc:	5a 01       	movw	r10, r20
 6ce:	6b 01       	movw	r12, r22
 6d0:	7c 01       	movw	r14, r24
 6d2:	25 e3       	ldi	r18, 0x35	; 53
 6d4:	33 e0       	ldi	r19, 0x03	; 3
 6d6:	40 e0       	ldi	r20, 0x00	; 0
 6d8:	1a 82       	std	Y+2, r1	; 0x02
 6da:	19 82       	std	Y+1, r1	; 0x01
 6dc:	f9 01       	movw	r30, r18
 6de:	84 91       	lpm	r24, Z
 6e0:	47 fd       	sbrc	r20, 7
 6e2:	80 81       	ld	r24, Z
 6e4:	08 2e       	mov	r0, r24
 6e6:	00 0c       	add	r0, r0
 6e8:	99 0b       	sbc	r25, r25
 6ea:	aa 0b       	sbc	r26, r26
 6ec:	bb 0b       	sbc	r27, r27
 6ee:	2f 5f       	subi	r18, 0xFF	; 255
 6f0:	3f 4f       	sbci	r19, 0xFF	; 255
 6f2:	4f 4f       	sbci	r20, 0xFF	; 255
 6f4:	48 16       	cp	r4, r24
 6f6:	59 06       	cpc	r5, r25
 6f8:	6a 06       	cpc	r6, r26
 6fa:	7b 06       	cpc	r7, r27
 6fc:	54 f0       	brlt	.+20     	; 0x712 <__LOCK_REGION_LENGTH__+0x312>
 6fe:	48 1a       	sub	r4, r24
 700:	59 0a       	sbc	r5, r25
 702:	6a 0a       	sbc	r6, r26
 704:	7b 0a       	sbc	r7, r27
 706:	a9 81       	ldd	r26, Y+1	; 0x01
 708:	ba 81       	ldd	r27, Y+2	; 0x02
 70a:	11 96       	adiw	r26, 0x01	; 1
 70c:	ba 83       	std	Y+2, r27	; 0x02
 70e:	a9 83       	std	Y+1, r26	; 0x01
 710:	e5 cf       	rjmp	.-54     	; 0x6dc <__LOCK_REGION_LENGTH__+0x2dc>
 712:	e9 81       	ldd	r30, Y+1	; 0x01
 714:	fa 81       	ldd	r31, Y+2	; 0x02
 716:	ea 30       	cpi	r30, 0x0A	; 10
 718:	f1 05       	cpc	r31, r1
 71a:	74 f0       	brlt	.+28     	; 0x738 <__LOCK_REGION_LENGTH__+0x338>
 71c:	3c 97       	sbiw	r30, 0x0c	; 12
 71e:	fa 83       	std	Y+2, r31	; 0x02
 720:	e9 83       	std	Y+1, r30	; 0x01
 722:	94 01       	movw	r18, r8
 724:	a5 01       	movw	r20, r10
 726:	b6 01       	movw	r22, r12
 728:	c7 01       	movw	r24, r14
 72a:	a1 e0       	ldi	r26, 0x01	; 1
 72c:	0e 94 97 26 	call	0x4d2e	; 0x4d2e <__adddi3_s8>
 730:	49 01       	movw	r8, r18
 732:	5a 01       	movw	r10, r20
 734:	6b 01       	movw	r12, r22
 736:	7c 01       	movw	r14, r24
 738:	94 01       	movw	r18, r8
 73a:	a5 01       	movw	r20, r10
 73c:	b6 01       	movw	r22, r12
 73e:	c7 01       	movw	r24, r14
 740:	2c 59       	subi	r18, 0x9C	; 156
 742:	3f 47       	sbci	r19, 0x7F	; 127
 744:	4f 4f       	sbci	r20, 0xFF	; 255
 746:	5f 4f       	sbci	r21, 0xFF	; 255
 748:	6f 4f       	sbci	r22, 0xFF	; 255
 74a:	7f 4f       	sbci	r23, 0xFF	; 255
 74c:	8f 4f       	sbci	r24, 0xFF	; 255
 74e:	9f 4f       	sbci	r25, 0xFF	; 255
 750:	2f 3f       	cpi	r18, 0xFF	; 255
 752:	3f 4f       	sbci	r19, 0xFF	; 255
 754:	41 05       	cpc	r20, r1
 756:	51 05       	cpc	r21, r1
 758:	61 05       	cpc	r22, r1
 75a:	71 05       	cpc	r23, r1
 75c:	81 05       	cpc	r24, r1
 75e:	91 05       	cpc	r25, r1
 760:	11 f0       	breq	.+4      	; 0x766 <__LOCK_REGION_LENGTH__+0x366>
 762:	08 f0       	brcs	.+2      	; 0x766 <__LOCK_REGION_LENGTH__+0x366>
 764:	4f c0       	rjmp	.+158    	; 0x804 <__EEPROM_REGION_LENGTH__+0x4>
 766:	24 e6       	ldi	r18, 0x64	; 100
 768:	82 0e       	add	r8, r18
 76a:	91 1c       	adc	r9, r1
 76c:	af 85       	ldd	r26, Y+15	; 0x0f
 76e:	b8 89       	ldd	r27, Y+16	; 0x10
 770:	1b 96       	adiw	r26, 0x0b	; 11
 772:	9c 92       	st	X, r9
 774:	8e 92       	st	-X, r8
 776:	1a 97       	sbiw	r26, 0x0a	; 10
 778:	e9 81       	ldd	r30, Y+1	; 0x01
 77a:	fa 81       	ldd	r31, Y+2	; 0x02
 77c:	32 96       	adiw	r30, 0x02	; 2
 77e:	19 96       	adiw	r26, 0x09	; 9
 780:	fc 93       	st	X, r31
 782:	ee 93       	st	-X, r30
 784:	18 97       	sbiw	r26, 0x08	; 8
 786:	ff ef       	ldi	r31, 0xFF	; 255
 788:	4f 1a       	sub	r4, r31
 78a:	5f 0a       	sbc	r5, r31
 78c:	17 96       	adiw	r26, 0x07	; 7
 78e:	5c 92       	st	X, r5
 790:	4e 92       	st	-X, r4
 792:	16 97       	sbiw	r26, 0x06	; 6
 794:	8d 85       	ldd	r24, Y+13	; 0x0d
 796:	9e 85       	ldd	r25, Y+14	; 0x0e
 798:	1d 96       	adiw	r26, 0x0d	; 13
 79a:	9c 93       	st	X, r25
 79c:	8e 93       	st	-X, r24
 79e:	1c 97       	sbiw	r26, 0x0c	; 12
 7a0:	1f 96       	adiw	r26, 0x0f	; 15
 7a2:	3c 92       	st	X, r3
 7a4:	2e 92       	st	-X, r2
 7a6:	1e 97       	sbiw	r26, 0x0e	; 14
 7a8:	6d 81       	ldd	r22, Y+5	; 0x05
 7aa:	7e 81       	ldd	r23, Y+6	; 0x06
 7ac:	8f 81       	ldd	r24, Y+7	; 0x07
 7ae:	98 85       	ldd	r25, Y+8	; 0x08
 7b0:	20 e1       	ldi	r18, 0x10	; 16
 7b2:	3e e0       	ldi	r19, 0x0E	; 14
 7b4:	40 e0       	ldi	r20, 0x00	; 0
 7b6:	50 e0       	ldi	r21, 0x00	; 0
 7b8:	0e 94 af 23 	call	0x475e	; 0x475e <__divmodsi4>
 7bc:	af 85       	ldd	r26, Y+15	; 0x0f
 7be:	b8 89       	ldd	r27, Y+16	; 0x10
 7c0:	15 96       	adiw	r26, 0x05	; 5
 7c2:	3c 93       	st	X, r19
 7c4:	2e 93       	st	-X, r18
 7c6:	14 97       	sbiw	r26, 0x04	; 4
 7c8:	8c e3       	ldi	r24, 0x3C	; 60
 7ca:	c8 2e       	mov	r12, r24
 7cc:	d1 2c       	mov	r13, r1
 7ce:	e1 2c       	mov	r14, r1
 7d0:	f1 2c       	mov	r15, r1
 7d2:	6d 81       	ldd	r22, Y+5	; 0x05
 7d4:	7e 81       	ldd	r23, Y+6	; 0x06
 7d6:	8f 81       	ldd	r24, Y+7	; 0x07
 7d8:	98 85       	ldd	r25, Y+8	; 0x08
 7da:	a7 01       	movw	r20, r14
 7dc:	96 01       	movw	r18, r12
 7de:	0e 94 af 23 	call	0x475e	; 0x475e <__divmodsi4>
 7e2:	4b 01       	movw	r8, r22
 7e4:	5c 01       	movw	r10, r24
 7e6:	ca 01       	movw	r24, r20
 7e8:	b9 01       	movw	r22, r18
 7ea:	a7 01       	movw	r20, r14
 7ec:	96 01       	movw	r18, r12
 7ee:	0e 94 af 23 	call	0x475e	; 0x475e <__divmodsi4>
 7f2:	ef 85       	ldd	r30, Y+15	; 0x0f
 7f4:	f8 89       	ldd	r31, Y+16	; 0x10
 7f6:	73 83       	std	Z+3, r23	; 0x03
 7f8:	62 83       	std	Z+2, r22	; 0x02
 7fa:	91 82       	std	Z+1, r9	; 0x01
 7fc:	80 82       	st	Z, r8
 7fe:	80 e0       	ldi	r24, 0x00	; 0
 800:	90 e0       	ldi	r25, 0x00	; 0
 802:	02 c0       	rjmp	.+4      	; 0x808 <__EEPROM_REGION_LENGTH__+0x8>
 804:	8f ef       	ldi	r24, 0xFF	; 255
 806:	9f ef       	ldi	r25, 0xFF	; 255
 808:	66 96       	adiw	r28, 0x16	; 22
 80a:	e2 e1       	ldi	r30, 0x12	; 18
 80c:	0c 94 fb 22 	jmp	0x45f6	; 0x45f6 <__epilogue_restores__>

Disassembly of section .text.libgcc.div:

00004906 <__divmodhi4>:
    4906:	97 fb       	bst	r25, 7
    4908:	07 2e       	mov	r0, r23
    490a:	16 f4       	brtc	.+4      	; 0x4910 <__divmodhi4+0xa>
    490c:	00 94       	com	r0
    490e:	07 d0       	rcall	.+14     	; 0x491e <__divmodhi4_neg1>
    4910:	77 fd       	sbrc	r23, 7
    4912:	09 d0       	rcall	.+18     	; 0x4926 <__divmodhi4_neg2>
    4914:	0e 94 6f 24 	call	0x48de	; 0x48de <__udivmodhi4>
    4918:	07 fc       	sbrc	r0, 7
    491a:	05 d0       	rcall	.+10     	; 0x4926 <__divmodhi4_neg2>
    491c:	3e f4       	brtc	.+14     	; 0x492c <__divmodhi4_exit>

0000491e <__divmodhi4_neg1>:
    491e:	90 95       	com	r25
    4920:	81 95       	neg	r24
    4922:	9f 4f       	sbci	r25, 0xFF	; 255
    4924:	08 95       	ret

00004926 <__divmodhi4_neg2>:
    4926:	70 95       	com	r23
    4928:	61 95       	neg	r22
    492a:	7f 4f       	sbci	r23, 0xFF	; 255

0000492c <__divmodhi4_exit>:
    492c:	08 95       	ret

Disassembly of section .text.libgcc.mul:

0000356a <__muldi3>:
    356a:	df 93       	push	r29
    356c:	cf 93       	push	r28
    356e:	1f 93       	push	r17
    3570:	0f 93       	push	r16
    3572:	9a 9d       	mul	r25, r10
    3574:	f0 2d       	mov	r31, r0
    3576:	21 9f       	mul	r18, r17
    3578:	f0 0d       	add	r31, r0
    357a:	8b 9d       	mul	r24, r11
    357c:	f0 0d       	add	r31, r0
    357e:	8a 9d       	mul	r24, r10
    3580:	e0 2d       	mov	r30, r0
    3582:	f1 0d       	add	r31, r1
    3584:	03 9f       	mul	r16, r19
    3586:	f0 0d       	add	r31, r0
    3588:	02 9f       	mul	r16, r18
    358a:	e0 0d       	add	r30, r0
    358c:	f1 1d       	adc	r31, r1
    358e:	4e 9d       	mul	r20, r14
    3590:	e0 0d       	add	r30, r0
    3592:	f1 1d       	adc	r31, r1
    3594:	5e 9d       	mul	r21, r14
    3596:	f0 0d       	add	r31, r0
    3598:	4f 9d       	mul	r20, r15
    359a:	f0 0d       	add	r31, r0
    359c:	7f 93       	push	r23
    359e:	6f 93       	push	r22
    35a0:	bf 92       	push	r11
    35a2:	af 92       	push	r10
    35a4:	5f 93       	push	r21
    35a6:	4f 93       	push	r20
    35a8:	d5 01       	movw	r26, r10
    35aa:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    35ae:	8b 01       	movw	r16, r22
    35b0:	ac 01       	movw	r20, r24
    35b2:	d7 01       	movw	r26, r14
    35b4:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    35b8:	eb 01       	movw	r28, r22
    35ba:	e8 0f       	add	r30, r24
    35bc:	f9 1f       	adc	r31, r25
    35be:	d6 01       	movw	r26, r12
    35c0:	0e 94 f6 26 	call	0x4dec	; 0x4dec <__muldi3_6>
    35c4:	2f 91       	pop	r18
    35c6:	3f 91       	pop	r19
    35c8:	d6 01       	movw	r26, r12
    35ca:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    35ce:	c6 0f       	add	r28, r22
    35d0:	d7 1f       	adc	r29, r23
    35d2:	e8 1f       	adc	r30, r24
    35d4:	f9 1f       	adc	r31, r25
    35d6:	af 91       	pop	r26
    35d8:	bf 91       	pop	r27
    35da:	0e 94 f6 26 	call	0x4dec	; 0x4dec <__muldi3_6>
    35de:	2f 91       	pop	r18
    35e0:	3f 91       	pop	r19
    35e2:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    35e6:	c6 0f       	add	r28, r22
    35e8:	d7 1f       	adc	r29, r23
    35ea:	e8 1f       	adc	r30, r24
    35ec:	f9 1f       	adc	r31, r25
    35ee:	d6 01       	movw	r26, r12
    35f0:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    35f4:	e6 0f       	add	r30, r22
    35f6:	f7 1f       	adc	r31, r23
    35f8:	98 01       	movw	r18, r16
    35fa:	be 01       	movw	r22, r28
    35fc:	cf 01       	movw	r24, r30
    35fe:	11 24       	eor	r1, r1
    3600:	0f 91       	pop	r16
    3602:	1f 91       	pop	r17
    3604:	cf 91       	pop	r28
    3606:	df 91       	pop	r29
    3608:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004dec <__muldi3_6>:
    4dec:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    4df0:	46 0f       	add	r20, r22
    4df2:	57 1f       	adc	r21, r23
    4df4:	c8 1f       	adc	r28, r24
    4df6:	d9 1f       	adc	r29, r25
    4df8:	08 f4       	brcc	.+2      	; 0x4dfc <__muldi3_6+0x10>
    4dfa:	31 96       	adiw	r30, 0x01	; 1
    4dfc:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004caa <__mulsidi3>:
    4caa:	97 fb       	bst	r25, 7
    4cac:	57 ff       	sbrs	r21, 7
    4cae:	0c 94 c3 20 	jmp	0x4186	; 0x4186 <__umulsidi3_helper>
    4cb2:	9f 93       	push	r25
    4cb4:	8f 93       	push	r24
    4cb6:	0e 94 c3 20 	call	0x4186	; 0x4186 <__umulsidi3_helper>
    4cba:	6e 1b       	sub	r22, r30
    4cbc:	7f 0b       	sbc	r23, r31
    4cbe:	af 91       	pop	r26
    4cc0:	bf 91       	pop	r27
    4cc2:	8a 0b       	sbc	r24, r26
    4cc4:	9b 0b       	sbc	r25, r27
    4cc6:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004184 <__umulsidi3>:
    4184:	e8 94       	clt

00004186 <__umulsidi3_helper>:
    4186:	df 93       	push	r29
    4188:	cf 93       	push	r28
    418a:	fc 01       	movw	r30, r24
    418c:	db 01       	movw	r26, r22
    418e:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    4192:	7f 93       	push	r23
    4194:	6f 93       	push	r22
    4196:	e9 01       	movw	r28, r18
    4198:	9a 01       	movw	r18, r20
    419a:	ac 01       	movw	r20, r24
    419c:	bf 93       	push	r27
    419e:	af 93       	push	r26
    41a0:	3f 93       	push	r19
    41a2:	2f 93       	push	r18
    41a4:	df 01       	movw	r26, r30
    41a6:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <__umulhisi3>
    41aa:	26 f4       	brtc	.+8      	; 0x41b4 <__umulsidi3_helper+0x2e>
    41ac:	6c 1b       	sub	r22, r28
    41ae:	7d 0b       	sbc	r23, r29
    41b0:	82 0b       	sbc	r24, r18
    41b2:	93 0b       	sbc	r25, r19
    41b4:	9e 01       	movw	r18, r28
    41b6:	eb 01       	movw	r28, r22
    41b8:	fc 01       	movw	r30, r24
    41ba:	0e 94 f6 26 	call	0x4dec	; 0x4dec <__muldi3_6>
    41be:	af 91       	pop	r26
    41c0:	bf 91       	pop	r27
    41c2:	2f 91       	pop	r18
    41c4:	3f 91       	pop	r19
    41c6:	0e 94 f6 26 	call	0x4dec	; 0x4dec <__muldi3_6>
    41ca:	be 01       	movw	r22, r28
    41cc:	cf 01       	movw	r24, r30
    41ce:	f9 01       	movw	r30, r18
    41d0:	2f 91       	pop	r18
    41d2:	3f 91       	pop	r19
    41d4:	cf 91       	pop	r28
    41d6:	df 91       	pop	r29
    41d8:	08 95       	ret

Disassembly of section .text.libgcc.div:

00003f68 <__moddi3>:
    3f68:	68 94       	set
    3f6a:	01 c0       	rjmp	.+2      	; 0x3f6e <__divdi3_moddi3>

00003f6c <__divdi3>:
    3f6c:	e8 94       	clt

00003f6e <__divdi3_moddi3>:
    3f6e:	f9 2f       	mov	r31, r25
    3f70:	f1 2b       	or	r31, r17
    3f72:	12 f0       	brmi	.+4      	; 0x3f78 <__divdi3_moddi3+0xa>
    3f74:	0c 94 67 26 	jmp	0x4cce	; 0x4cce <__udivdi3_umoddi3>
    3f78:	a0 e0       	ldi	r26, 0x00	; 0
    3f7a:	b0 e0       	ldi	r27, 0x00	; 0
    3f7c:	e2 ec       	ldi	r30, 0xC2	; 194
    3f7e:	ff e1       	ldi	r31, 0x1F	; 31
    3f80:	0c 94 ca 22 	jmp	0x4594	; 0x4594 <__prologue_saves__+0xc>
    3f84:	09 2e       	mov	r0, r25
    3f86:	05 94       	asr	r0
    3f88:	22 f4       	brpl	.+8      	; 0x3f92 <__divdi3_moddi3+0x24>
    3f8a:	0e 94 36 26 	call	0x4c6c	; 0x4c6c <__negdi2>
    3f8e:	11 23       	and	r17, r17
    3f90:	92 f4       	brpl	.+36     	; 0x3fb6 <__divdi3_moddi3+0x48>
    3f92:	f0 e8       	ldi	r31, 0x80	; 128
    3f94:	0f 26       	eor	r0, r31
    3f96:	ff ef       	ldi	r31, 0xFF	; 255
    3f98:	e0 94       	com	r14
    3f9a:	f0 94       	com	r15
    3f9c:	00 95       	com	r16
    3f9e:	10 95       	com	r17
    3fa0:	b0 94       	com	r11
    3fa2:	c0 94       	com	r12
    3fa4:	d0 94       	com	r13
    3fa6:	a1 94       	neg	r10
    3fa8:	bf 0a       	sbc	r11, r31
    3faa:	cf 0a       	sbc	r12, r31
    3fac:	df 0a       	sbc	r13, r31
    3fae:	ef 0a       	sbc	r14, r31
    3fb0:	ff 0a       	sbc	r15, r31
    3fb2:	0f 0b       	sbc	r16, r31
    3fb4:	1f 0b       	sbc	r17, r31
    3fb6:	0e 94 64 1a 	call	0x34c8	; 0x34c8 <__udivmod64>
    3fba:	07 fc       	sbrc	r0, 7
    3fbc:	0e 94 36 26 	call	0x4c6c	; 0x4c6c <__negdi2>
    3fc0:	cd b7       	in	r28, 0x3d	; 61
    3fc2:	de b7       	in	r29, 0x3e	; 62
    3fc4:	ec e0       	ldi	r30, 0x0C	; 12
    3fc6:	0c 94 01 23 	jmp	0x4602	; 0x4602 <__epilogue_restores__+0xc>

Disassembly of section .text.libgcc.div:

00004cc8 <__umoddi3>:
    4cc8:	68 94       	set
    4cca:	01 c0       	rjmp	.+2      	; 0x4cce <__udivdi3_umoddi3>

00004ccc <__udivdi3>:
    4ccc:	e8 94       	clt

00004cce <__udivdi3_umoddi3>:
    4cce:	8f 92       	push	r8
    4cd0:	9f 92       	push	r9
    4cd2:	cf 93       	push	r28
    4cd4:	df 93       	push	r29
    4cd6:	0e 94 64 1a 	call	0x34c8	; 0x34c8 <__udivmod64>
    4cda:	df 91       	pop	r29
    4cdc:	cf 91       	pop	r28
    4cde:	9f 90       	pop	r9
    4ce0:	8f 90       	pop	r8
    4ce2:	08 95       	ret

Disassembly of section .text.libgcc.div:

000034c8 <__udivmod64>:
    34c8:	88 24       	eor	r8, r8
    34ca:	99 24       	eor	r9, r9
    34cc:	f4 01       	movw	r30, r8
    34ce:	e4 01       	movw	r28, r8
    34d0:	b0 e4       	ldi	r27, 0x40	; 64
    34d2:	9f 93       	push	r25
    34d4:	aa 27       	eor	r26, r26
    34d6:	9a 15       	cp	r25, r10
    34d8:	8b 04       	cpc	r8, r11
    34da:	9c 04       	cpc	r9, r12
    34dc:	ed 05       	cpc	r30, r13
    34de:	fe 05       	cpc	r31, r14
    34e0:	cf 05       	cpc	r28, r15
    34e2:	d0 07       	cpc	r29, r16
    34e4:	a1 07       	cpc	r26, r17
    34e6:	98 f4       	brcc	.+38     	; 0x350e <__udivmod64+0x46>
    34e8:	ad 2f       	mov	r26, r29
    34ea:	dc 2f       	mov	r29, r28
    34ec:	cf 2f       	mov	r28, r31
    34ee:	fe 2f       	mov	r31, r30
    34f0:	e9 2d       	mov	r30, r9
    34f2:	98 2c       	mov	r9, r8
    34f4:	89 2e       	mov	r8, r25
    34f6:	98 2f       	mov	r25, r24
    34f8:	87 2f       	mov	r24, r23
    34fa:	76 2f       	mov	r23, r22
    34fc:	65 2f       	mov	r22, r21
    34fe:	54 2f       	mov	r21, r20
    3500:	43 2f       	mov	r20, r19
    3502:	32 2f       	mov	r19, r18
    3504:	22 27       	eor	r18, r18
    3506:	b8 50       	subi	r27, 0x08	; 8
    3508:	31 f7       	brne	.-52     	; 0x34d6 <__udivmod64+0xe>
    350a:	bf 91       	pop	r27
    350c:	27 c0       	rjmp	.+78     	; 0x355c <__udivmod64+0x94>
    350e:	1b 2e       	mov	r1, r27
    3510:	bf 91       	pop	r27
    3512:	bb 27       	eor	r27, r27
    3514:	22 0f       	add	r18, r18
    3516:	33 1f       	adc	r19, r19
    3518:	44 1f       	adc	r20, r20
    351a:	55 1f       	adc	r21, r21
    351c:	66 1f       	adc	r22, r22
    351e:	77 1f       	adc	r23, r23
    3520:	88 1f       	adc	r24, r24
    3522:	99 1f       	adc	r25, r25
    3524:	88 1c       	adc	r8, r8
    3526:	99 1c       	adc	r9, r9
    3528:	ee 1f       	adc	r30, r30
    352a:	ff 1f       	adc	r31, r31
    352c:	cc 1f       	adc	r28, r28
    352e:	dd 1f       	adc	r29, r29
    3530:	aa 1f       	adc	r26, r26
    3532:	bb 1f       	adc	r27, r27
    3534:	8a 14       	cp	r8, r10
    3536:	9b 04       	cpc	r9, r11
    3538:	ec 05       	cpc	r30, r12
    353a:	fd 05       	cpc	r31, r13
    353c:	ce 05       	cpc	r28, r14
    353e:	df 05       	cpc	r29, r15
    3540:	a0 07       	cpc	r26, r16
    3542:	b1 07       	cpc	r27, r17
    3544:	48 f0       	brcs	.+18     	; 0x3558 <__udivmod64+0x90>
    3546:	8a 18       	sub	r8, r10
    3548:	9b 08       	sbc	r9, r11
    354a:	ec 09       	sbc	r30, r12
    354c:	fd 09       	sbc	r31, r13
    354e:	ce 09       	sbc	r28, r14
    3550:	df 09       	sbc	r29, r15
    3552:	a0 0b       	sbc	r26, r16
    3554:	b1 0b       	sbc	r27, r17
    3556:	21 60       	ori	r18, 0x01	; 1
    3558:	1a 94       	dec	r1
    355a:	e1 f6       	brne	.-72     	; 0x3514 <__udivmod64+0x4c>
    355c:	2e f4       	brtc	.+10     	; 0x3568 <__udivmod64+0xa0>
    355e:	94 01       	movw	r18, r8
    3560:	af 01       	movw	r20, r30
    3562:	be 01       	movw	r22, r28
    3564:	cd 01       	movw	r24, r26
    3566:	00 0c       	add	r0, r0
    3568:	08 95       	ret

Disassembly of section .text.libgcc:

00004c6c <__negdi2>:
    4c6c:	60 95       	com	r22
    4c6e:	70 95       	com	r23
    4c70:	80 95       	com	r24
    4c72:	90 95       	com	r25
    4c74:	30 95       	com	r19
    4c76:	40 95       	com	r20
    4c78:	50 95       	com	r21
    4c7a:	21 95       	neg	r18
    4c7c:	3f 4f       	sbci	r19, 0xFF	; 255
    4c7e:	4f 4f       	sbci	r20, 0xFF	; 255
    4c80:	5f 4f       	sbci	r21, 0xFF	; 255
    4c82:	6f 4f       	sbci	r22, 0xFF	; 255
    4c84:	7f 4f       	sbci	r23, 0xFF	; 255
    4c86:	8f 4f       	sbci	r24, 0xFF	; 255
    4c88:	9f 4f       	sbci	r25, 0xFF	; 255
    4c8a:	08 95       	ret

Disassembly of section .text.libgcc.prologue:

00004588 <__prologue_saves__>:
    4588:	2f 92       	push	r2
    458a:	3f 92       	push	r3
    458c:	4f 92       	push	r4
    458e:	5f 92       	push	r5
    4590:	6f 92       	push	r6
    4592:	7f 92       	push	r7
    4594:	8f 92       	push	r8
    4596:	9f 92       	push	r9
    4598:	af 92       	push	r10
    459a:	bf 92       	push	r11
    459c:	cf 92       	push	r12
    459e:	df 92       	push	r13
    45a0:	ef 92       	push	r14
    45a2:	ff 92       	push	r15
    45a4:	0f 93       	push	r16
    45a6:	1f 93       	push	r17
    45a8:	cf 93       	push	r28
    45aa:	df 93       	push	r29
    45ac:	cd b7       	in	r28, 0x3d	; 61
    45ae:	de b7       	in	r29, 0x3e	; 62
    45b0:	ca 1b       	sub	r28, r26
    45b2:	db 0b       	sbc	r29, r27
    45b4:	0f b6       	in	r0, 0x3f	; 63
    45b6:	f8 94       	cli
    45b8:	de bf       	out	0x3e, r29	; 62
    45ba:	0f be       	out	0x3f, r0	; 63
    45bc:	cd bf       	out	0x3d, r28	; 61
    45be:	09 94       	ijmp

Disassembly of section .text.libgcc.prologue:

000045f6 <__epilogue_restores__>:
    45f6:	2a 88       	ldd	r2, Y+18	; 0x12
    45f8:	39 88       	ldd	r3, Y+17	; 0x11
    45fa:	48 88       	ldd	r4, Y+16	; 0x10
    45fc:	5f 84       	ldd	r5, Y+15	; 0x0f
    45fe:	6e 84       	ldd	r6, Y+14	; 0x0e
    4600:	7d 84       	ldd	r7, Y+13	; 0x0d
    4602:	8c 84       	ldd	r8, Y+12	; 0x0c
    4604:	9b 84       	ldd	r9, Y+11	; 0x0b
    4606:	aa 84       	ldd	r10, Y+10	; 0x0a
    4608:	b9 84       	ldd	r11, Y+9	; 0x09
    460a:	c8 84       	ldd	r12, Y+8	; 0x08
    460c:	df 80       	ldd	r13, Y+7	; 0x07
    460e:	ee 80       	ldd	r14, Y+6	; 0x06
    4610:	fd 80       	ldd	r15, Y+5	; 0x05
    4612:	0c 81       	ldd	r16, Y+4	; 0x04
    4614:	1b 81       	ldd	r17, Y+3	; 0x03
    4616:	aa 81       	ldd	r26, Y+2	; 0x02
    4618:	b9 81       	ldd	r27, Y+1	; 0x01
    461a:	ce 0f       	add	r28, r30
    461c:	d1 1d       	adc	r29, r1
    461e:	0f b6       	in	r0, 0x3f	; 63
    4620:	f8 94       	cli
    4622:	de bf       	out	0x3e, r29	; 62
    4624:	0f be       	out	0x3f, r0	; 63
    4626:	cd bf       	out	0x3d, r28	; 61
    4628:	ed 01       	movw	r28, r26
    462a:	08 95       	ret

Disassembly of section .text.libgcc:

00004dfe <__adddi3>:
    4dfe:	2a 0d       	add	r18, r10
    4e00:	3b 1d       	adc	r19, r11
    4e02:	4c 1d       	adc	r20, r12
    4e04:	5d 1d       	adc	r21, r13
    4e06:	6e 1d       	adc	r22, r14
    4e08:	7f 1d       	adc	r23, r15
    4e0a:	80 1f       	adc	r24, r16
    4e0c:	91 1f       	adc	r25, r17
    4e0e:	08 95       	ret

Disassembly of section .text.libgcc:

00004e10 <__cmpdi2>:
    4e10:	2a 15       	cp	r18, r10
    4e12:	3b 05       	cpc	r19, r11
    4e14:	4c 05       	cpc	r20, r12
    4e16:	5d 05       	cpc	r21, r13
    4e18:	6e 05       	cpc	r22, r14
    4e1a:	7f 05       	cpc	r23, r15
    4e1c:	80 07       	cpc	r24, r16
    4e1e:	91 07       	cpc	r25, r17
    4e20:	08 95       	ret
