Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/rising_edge_det_tb_isim_beh.exe -prj /home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/rising_edge_det_tb_beh.prj work.rising_edge_det_tb 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/rising_edge_det.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/rising_edge_det_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95076 KB
Fuse CPU Usage: 780 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity rising_edge_det [rising_edge_det_default]
Compiling architecture behavior of entity rising_edge_det_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/rising_edge_det_tb_isim_beh.exe
Fuse Memory Usage: 1185100 KB
Fuse CPU Usage: 800 ms
GCC CPU Usage: 120 ms
