Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 23 20:03:21 2019
| Host         : DESKTOP-7GAUGUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.443        0.000                      0                  349        0.185        0.000                      0                  349        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.443        0.000                      0                  232        0.185        0.000                      0                  232        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.205        0.000                      0                  117        0.438        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 Lfbits/l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.828ns (12.678%)  route 5.703ns (87.322%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.617     5.138    Lfbits/CLK
    SLICE_X58Y83         FDCE                                         r  Lfbits/l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Lfbits/l_reg[0]/Q
                         net (fo=4, routed)           2.809     8.403    Lfbits/l_reg_n_1_[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  Lfbits/x[0]_i_8/O
                         net (fo=1, routed)           2.297    10.823    Lfbits/x[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  Lfbits/x[0]_i_2/O
                         net (fo=8, routed)           0.597    11.545    Lfbits/x[4]
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.669 r  Lfbits/x[5]_i_1/O
                         net (fo=1, routed)           0.000    11.669    Lfbits/x[5]_i_1_n_1
    SLICE_X59Y86         FDPE                                         r  Lfbits/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    Lfbits/CLK
    SLICE_X59Y86         FDPE                                         r  Lfbits/x_reg[5]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y86         FDPE (Setup_fdpe_C_D)        0.031    15.112    Lfbits/x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 Lfbits/l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 0.828ns (12.686%)  route 5.699ns (87.314%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.617     5.138    Lfbits/CLK
    SLICE_X58Y83         FDCE                                         r  Lfbits/l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Lfbits/l_reg[0]/Q
                         net (fo=4, routed)           2.809     8.403    Lfbits/l_reg_n_1_[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  Lfbits/x[0]_i_8/O
                         net (fo=1, routed)           2.297    10.823    Lfbits/x[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  Lfbits/x[0]_i_2/O
                         net (fo=8, routed)           0.593    11.541    Lfbits/x[4]
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.665 r  Lfbits/x[4]_i_1/O
                         net (fo=1, routed)           0.000    11.665    Lfbits/x[4]_i_1_n_1
    SLICE_X59Y86         FDPE                                         r  Lfbits/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    Lfbits/CLK
    SLICE_X59Y86         FDPE                                         r  Lfbits/x_reg[4]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y86         FDPE (Setup_fdpe_C_D)        0.029    15.110    Lfbits/x_reg[4]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 Lfbits/l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.828ns (12.907%)  route 5.587ns (87.093%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.617     5.138    Lfbits/CLK
    SLICE_X58Y83         FDCE                                         r  Lfbits/l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Lfbits/l_reg[0]/Q
                         net (fo=4, routed)           2.809     8.403    Lfbits/l_reg_n_1_[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  Lfbits/x[0]_i_8/O
                         net (fo=1, routed)           2.297    10.823    Lfbits/x[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  Lfbits/x[0]_i_2/O
                         net (fo=8, routed)           0.481    11.429    Lfbits/x[4]
    SLICE_X59Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  Lfbits/x[0]_i_1/O
                         net (fo=1, routed)           0.000    11.553    Lfbits/x[0]_i_1_n_1
    SLICE_X59Y86         FDPE                                         r  Lfbits/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    Lfbits/CLK
    SLICE_X59Y86         FDPE                                         r  Lfbits/x_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y86         FDPE (Setup_fdpe_C_D)        0.031    15.112    Lfbits/x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 Lfbits/l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.828ns (12.915%)  route 5.583ns (87.085%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.617     5.138    Lfbits/CLK
    SLICE_X58Y83         FDCE                                         r  Lfbits/l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Lfbits/l_reg[0]/Q
                         net (fo=4, routed)           2.809     8.403    Lfbits/l_reg_n_1_[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  Lfbits/x[0]_i_8/O
                         net (fo=1, routed)           2.297    10.823    Lfbits/x[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  Lfbits/x[0]_i_2/O
                         net (fo=8, routed)           0.477    11.425    Lfbits/x[4]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.549 r  Lfbits/x[1]_i_1/O
                         net (fo=1, routed)           0.000    11.549    Lfbits/x[1]_i_1_n_1
    SLICE_X58Y86         FDPE                                         r  Lfbits/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    Lfbits/CLK
    SLICE_X58Y86         FDPE                                         r  Lfbits/x_reg[1]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y86         FDPE (Setup_fdpe_C_D)        0.029    15.110    Lfbits/x_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 Lfbits/l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.828ns (12.921%)  route 5.580ns (87.079%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.617     5.138    Lfbits/CLK
    SLICE_X58Y83         FDCE                                         r  Lfbits/l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Lfbits/l_reg[0]/Q
                         net (fo=4, routed)           2.809     8.403    Lfbits/l_reg_n_1_[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  Lfbits/x[0]_i_8/O
                         net (fo=1, routed)           2.297    10.823    Lfbits/x[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  Lfbits/x[0]_i_2/O
                         net (fo=8, routed)           0.474    11.422    Lfbits/x[4]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.546 r  Lfbits/x[2]_i_1/O
                         net (fo=1, routed)           0.000    11.546    Lfbits/x[2]_i_1_n_1
    SLICE_X58Y86         FDPE                                         r  Lfbits/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    Lfbits/CLK
    SLICE_X58Y86         FDPE                                         r  Lfbits/x_reg[2]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y86         FDPE (Setup_fdpe_C_D)        0.031    15.112    Lfbits/x_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 Lfbits/l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.828ns (12.965%)  route 5.558ns (87.035%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.617     5.138    Lfbits/CLK
    SLICE_X58Y83         FDCE                                         r  Lfbits/l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Lfbits/l_reg[0]/Q
                         net (fo=4, routed)           2.809     8.403    Lfbits/l_reg_n_1_[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  Lfbits/x[0]_i_8/O
                         net (fo=1, routed)           2.297    10.823    Lfbits/x[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  Lfbits/x[0]_i_2/O
                         net (fo=8, routed)           0.453    11.400    Lfbits/x[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    11.524 r  Lfbits/x[7]_i_1/O
                         net (fo=1, routed)           0.000    11.524    Lfbits/x[7]_i_1_n_1
    SLICE_X59Y85         FDPE                                         r  Lfbits/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    Lfbits/CLK
    SLICE_X59Y85         FDPE                                         r  Lfbits/x_reg[7]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDPE (Setup_fdpe_C_D)        0.031    15.112    Lfbits/x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Lfbits/l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 0.828ns (13.221%)  route 5.435ns (86.779%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.617     5.138    Lfbits/CLK
    SLICE_X58Y83         FDCE                                         r  Lfbits/l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Lfbits/l_reg[0]/Q
                         net (fo=4, routed)           2.809     8.403    Lfbits/l_reg_n_1_[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  Lfbits/x[0]_i_8/O
                         net (fo=1, routed)           2.297    10.823    Lfbits/x[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  Lfbits/x[0]_i_2/O
                         net (fo=8, routed)           0.329    11.277    Lfbits/x[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    11.401 r  Lfbits/x[3]_i_1/O
                         net (fo=1, routed)           0.000    11.401    Lfbits/x[3]_i_1_n_1
    SLICE_X59Y85         FDPE                                         r  Lfbits/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    Lfbits/CLK
    SLICE_X59Y85         FDPE                                         r  Lfbits/x_reg[3]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDPE (Setup_fdpe_C_D)        0.029    15.110    Lfbits/x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 Lfbits/l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.828ns (13.227%)  route 5.432ns (86.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.617     5.138    Lfbits/CLK
    SLICE_X58Y83         FDCE                                         r  Lfbits/l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  Lfbits/l_reg[0]/Q
                         net (fo=4, routed)           2.809     8.403    Lfbits/l_reg_n_1_[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  Lfbits/x[0]_i_8/O
                         net (fo=1, routed)           2.297    10.823    Lfbits/x[0]_i_8_n_1
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.947 r  Lfbits/x[0]_i_2/O
                         net (fo=8, routed)           0.326    11.274    Lfbits/x[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    11.398 r  Lfbits/x[6]_i_1/O
                         net (fo=1, routed)           0.000    11.398    Lfbits/x[6]_i_1_n_1
    SLICE_X59Y85         FDPE                                         r  Lfbits/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.503    14.844    Lfbits/CLK
    SLICE_X59Y85         FDPE                                         r  Lfbits/x_reg[6]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDPE (Setup_fdpe_C_D)        0.031    15.112    Lfbits/x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/j_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.761ns (34.684%)  route 3.316ns (65.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.554     5.075    Lfbits/CLK
    SLICE_X56Y86         FDCE                                         r  Lfbits/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  Lfbits/j_reg[1]/Q
                         net (fo=9, routed)           1.112     6.665    Lfbits/j_reg_n_1_[1]
    SLICE_X56Y88         LUT2 (Prop_lut2_I0_O)        0.295     6.960 r  Lfbits/x1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.960    Lfbits/x1_carry_i_6_n_1
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Lfbits/x1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Lfbits/x1_carry_n_1
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  Lfbits/x1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    Lfbits/x1_carry__0_n_1
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  Lfbits/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.707    Lfbits/x1_carry__1_n_1
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  Lfbits/x1_carry__2/CO[3]
                         net (fo=8, routed)           0.940     8.764    Lfbits/x1_carry__2_n_1
    SLICE_X58Y85         LUT4 (Prop_lut4_I1_O)        0.124     8.888 r  Lfbits/j[31]_i_1/O
                         net (fo=32, routed)          1.264    10.152    Lfbits/j_1
    SLICE_X55Y91         FDCE                                         r  Lfbits/j_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.441    14.782    Lfbits/CLK
    SLICE_X55Y91         FDCE                                         r  Lfbits/j_reg[18]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X55Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.800    Lfbits/j_reg[18]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 Lfbits/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/j_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.761ns (34.684%)  route 3.316ns (65.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.554     5.075    Lfbits/CLK
    SLICE_X56Y86         FDCE                                         r  Lfbits/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  Lfbits/j_reg[1]/Q
                         net (fo=9, routed)           1.112     6.665    Lfbits/j_reg_n_1_[1]
    SLICE_X56Y88         LUT2 (Prop_lut2_I0_O)        0.295     6.960 r  Lfbits/x1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.960    Lfbits/x1_carry_i_6_n_1
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.473 r  Lfbits/x1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.473    Lfbits/x1_carry_n_1
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  Lfbits/x1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    Lfbits/x1_carry__0_n_1
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  Lfbits/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.707    Lfbits/x1_carry__1_n_1
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  Lfbits/x1_carry__2/CO[3]
                         net (fo=8, routed)           0.940     8.764    Lfbits/x1_carry__2_n_1
    SLICE_X58Y85         LUT4 (Prop_lut4_I1_O)        0.124     8.888 r  Lfbits/j[31]_i_1/O
                         net (fo=32, routed)          1.264    10.152    Lfbits/j_1
    SLICE_X55Y91         FDCE                                         r  Lfbits/j_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.441    14.782    Lfbits/CLK
    SLICE_X55Y91         FDCE                                         r  Lfbits/j_reg[21]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X55Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.800    Lfbits/j_reg[21]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Lfbits/x_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.858%)  route 0.136ns (49.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    Lfbits/CLK
    SLICE_X59Y85         FDPE                                         r  Lfbits/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  Lfbits/x_reg[7]/Q
                         net (fo=10, routed)          0.136     1.748    Lxversy/D[0]
    SLICE_X59Y84         FDCE                                         r  Lxversy/y_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     1.983    Lxversy/CLK
    SLICE_X59Y84         FDCE                                         r  Lxversy/y_reg[7]_lopt_replica/C
                         clock pessimism             -0.498     1.485    
    SLICE_X59Y84         FDCE (Hold_fdce_C_D)         0.078     1.563    Lxversy/y_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/rightshiftsignal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.647%)  route 0.170ns (47.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    Lxversy/CLK
    SLICE_X62Y84         FDCE                                         r  Lxversy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  Lxversy/y_reg[2]/Q
                         net (fo=1, routed)           0.170     1.783    transmit/Q[5]
    SLICE_X64Y84         LUT3 (Prop_lut3_I2_O)        0.048     1.831 r  transmit/rightshiftsignal[6]_i_1/O
                         net (fo=1, routed)           0.000     1.831    transmit/rightshiftsignal[6]_i_1_n_1
    SLICE_X64Y84         FDRE                                         r  transmit/rightshiftsignal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.985    transmit/CLK
    SLICE_X64Y84         FDRE                                         r  transmit/rightshiftsignal_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.131     1.617    transmit/rightshiftsignal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 transmit/nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.691%)  route 0.150ns (44.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    transmit/CLK
    SLICE_X65Y86         FDRE                                         r  transmit/nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  transmit/nextstate_reg/Q
                         net (fo=2, routed)           0.150     1.764    transmit/nextstate
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.048     1.812 r  transmit/state_i_1/O
                         net (fo=1, routed)           0.000     1.812    transmit/state_i_1_n_1
    SLICE_X65Y87         FDCE                                         r  transmit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     1.987    transmit/CLK
    SLICE_X65Y87         FDCE                                         r  transmit/state_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X65Y87         FDCE (Hold_fdce_C_D)         0.107     1.595    transmit/state_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Lfbits/enabl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/startFbits_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.189ns (55.556%)  route 0.151ns (44.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    Lfbits/CLK
    SLICE_X58Y84         FDCE                                         r  Lfbits/enabl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  Lfbits/enabl_reg/Q
                         net (fo=5, routed)           0.151     1.763    Lcontrole/SendFbits
    SLICE_X61Y85         LUT5 (Prop_lut5_I2_O)        0.048     1.811 r  Lcontrole/startFbits_i_1/O
                         net (fo=1, routed)           0.000     1.811    Lcontrole/startFbits_i_1_n_1
    SLICE_X61Y85         FDCE                                         r  Lcontrole/startFbits_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.984    Lcontrole/CLK
    SLICE_X61Y85         FDCE                                         r  Lcontrole/startFbits_reg/C
                         clock pessimism             -0.498     1.486    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.107     1.593    Lcontrole/startFbits_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Lcontrole/startXtoY_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/startXtoY_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.250%)  route 0.128ns (40.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    Lcontrole/CLK
    SLICE_X61Y85         FDCE                                         r  Lcontrole/startXtoY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Lcontrole/startXtoY_reg/Q
                         net (fo=19, routed)          0.128     1.740    Lcontrole/E[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.785 r  Lcontrole/startXtoY_i_1/O
                         net (fo=1, routed)           0.000     1.785    Lcontrole/startXtoY_i_1_n_1
    SLICE_X61Y85         FDCE                                         r  Lcontrole/startXtoY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.984    Lcontrole/CLK
    SLICE_X61Y85         FDCE                                         r  Lcontrole/startXtoY_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.092     1.563    Lcontrole/startXtoY_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Lfbits/enabl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/FSM_sequential_setat_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.161%)  route 0.151ns (44.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    Lfbits/CLK
    SLICE_X58Y84         FDCE                                         r  Lfbits/enabl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Lfbits/enabl_reg/Q
                         net (fo=5, routed)           0.151     1.763    Lcontrole/SendFbits
    SLICE_X61Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.808 r  Lcontrole/FSM_sequential_setat[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    Lcontrole/FSM_sequential_setat[1]_i_1_n_1
    SLICE_X61Y85         FDCE                                         r  Lcontrole/FSM_sequential_setat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.984    Lcontrole/CLK
    SLICE_X61Y85         FDCE                                         r  Lcontrole/FSM_sequential_setat_reg[1]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.091     1.577    Lcontrole/FSM_sequential_setat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Lxversy/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/FSM_sequential_setat_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.188%)  route 0.157ns (45.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    Lxversy/CLK
    SLICE_X61Y84         FDCE                                         r  Lxversy/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Lxversy/enable_reg/Q
                         net (fo=3, routed)           0.157     1.769    Lcontrole/SendXtoY
    SLICE_X61Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  Lcontrole/FSM_sequential_setat[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Lcontrole/FSM_sequential_setat[0]_i_1_n_1
    SLICE_X61Y85         FDCE                                         r  Lcontrole/FSM_sequential_setat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.984    Lcontrole/CLK
    SLICE_X61Y85         FDCE                                         r  Lcontrole/FSM_sequential_setat_reg[0]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.092     1.578    Lcontrole/FSM_sequential_setat_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Lcontrole/FSM_sequential_setat_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/startTransmit_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    Lcontrole/CLK
    SLICE_X61Y85         FDCE                                         r  Lcontrole/FSM_sequential_setat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Lcontrole/FSM_sequential_setat_reg[1]/Q
                         net (fo=5, routed)           0.143     1.755    Lcontrole/setat[1]
    SLICE_X61Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.800 r  Lcontrole/startTransmit_i_1/O
                         net (fo=1, routed)           0.000     1.800    Lcontrole/startTransmit_i_1_n_1
    SLICE_X61Y85         FDCE                                         r  Lcontrole/startTransmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.984    Lcontrole/CLK
    SLICE_X61Y85         FDCE                                         r  Lcontrole/startTransmit_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.092     1.563    Lcontrole/startTransmit_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Lxversy/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/rightshiftsignal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.528%)  route 0.194ns (50.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    Lxversy/CLK
    SLICE_X62Y84         FDCE                                         r  Lxversy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  Lxversy/y_reg[1]/Q
                         net (fo=1, routed)           0.194     1.807    transmit/Q[6]
    SLICE_X64Y84         LUT3 (Prop_lut3_I2_O)        0.049     1.856 r  transmit/rightshiftsignal[7]_i_1/O
                         net (fo=1, routed)           0.000     1.856    transmit/rightshiftsignal[7]_i_1_n_1
    SLICE_X64Y84         FDRE                                         r  transmit/rightshiftsignal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.985    transmit/CLK
    SLICE_X64Y84         FDRE                                         r  transmit/rightshiftsignal_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.131     1.617    transmit/rightshiftsignal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 transmit/rightshiftsignal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/rightshiftsignal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    transmit/CLK
    SLICE_X64Y84         FDRE                                         r  transmit/rightshiftsignal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  transmit/rightshiftsignal_reg[5]/Q
                         net (fo=1, routed)           0.162     1.798    transmit/rightshiftsignal_reg_n_1_[5]
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  transmit/rightshiftsignal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    transmit/rightshiftsignal[4]_i_1_n_1
    SLICE_X64Y84         FDRE                                         r  transmit/rightshiftsignal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.985    transmit/CLK
    SLICE_X64Y84         FDRE                                         r  transmit/rightshiftsignal_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.121     1.593    transmit/rightshiftsignal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   Lcontrole/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   Lcontrole/FSM_sequential_setat_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X57Y84   Lcontrole/resetFbits_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   Lcontrole/startFbits_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   Lcontrole/startTransmit_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   Lcontrole/startXtoY_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   Lfbits/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   Lfbits/FSM_sequential_setat_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y86   Lfbits/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   Lfbits/FSM_sequential_setat_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Lfbits/i_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   Lfbits/i_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   Lfbits/i_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Lfbits/i_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Lfbits/i_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Lfbits/i_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Lfbits/i_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   Lfbits/i_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Lfbits/i_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   Lfbits/i_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   Lfbits/i_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   Lfbits/i_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   Lfbits/i_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   Lfbits/i_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   Lfbits/i_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   Lfbits/i_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   Lfbits/i_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89   Lfbits/j_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   Lfbits/j_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.745%)  route 1.977ns (81.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.977     7.505    Lfbits/reset
    SLICE_X64Y91         FDCE                                         f  Lfbits/i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    Lfbits/CLK
    SLICE_X64Y91         FDCE                                         r  Lfbits/i_reg[27]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.361    14.711    Lfbits/i_reg[27]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.745%)  route 1.977ns (81.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.977     7.505    Lfbits/reset
    SLICE_X64Y91         FDCE                                         f  Lfbits/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    Lfbits/CLK
    SLICE_X64Y91         FDCE                                         r  Lfbits/i_reg[28]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.361    14.711    Lfbits/i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.745%)  route 1.977ns (81.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.977     7.505    Lfbits/reset
    SLICE_X64Y91         FDCE                                         f  Lfbits/i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    Lfbits/CLK
    SLICE_X64Y91         FDCE                                         r  Lfbits/i_reg[29]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.361    14.711    Lfbits/i_reg[29]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.745%)  route 1.977ns (81.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.977     7.505    Lfbits/reset
    SLICE_X64Y91         FDCE                                         f  Lfbits/i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    Lfbits/CLK
    SLICE_X64Y91         FDCE                                         r  Lfbits/i_reg[30]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.361    14.711    Lfbits/i_reg[30]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.745%)  route 1.977ns (81.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.977     7.505    Lfbits/reset
    SLICE_X64Y91         FDCE                                         f  Lfbits/i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    Lfbits/CLK
    SLICE_X64Y91         FDCE                                         r  Lfbits/i_reg[21]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.753    Lfbits/i_reg[21]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.745%)  route 1.977ns (81.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.977     7.505    Lfbits/reset
    SLICE_X64Y91         FDCE                                         f  Lfbits/i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    Lfbits/CLK
    SLICE_X64Y91         FDCE                                         r  Lfbits/i_reg[22]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.753    Lfbits/i_reg[22]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.745%)  route 1.977ns (81.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.977     7.505    Lfbits/reset
    SLICE_X64Y91         FDCE                                         f  Lfbits/i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    Lfbits/CLK
    SLICE_X64Y91         FDCE                                         r  Lfbits/i_reg[23]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.753    Lfbits/i_reg[23]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.745%)  route 1.977ns (81.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.977     7.505    Lfbits/reset
    SLICE_X64Y91         FDCE                                         f  Lfbits/i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    Lfbits/CLK
    SLICE_X64Y91         FDCE                                         r  Lfbits/i_reg[24]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X64Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.753    Lfbits/i_reg[24]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.456ns (19.785%)  route 1.849ns (80.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.849     7.378    Lfbits/reset
    SLICE_X62Y87         FDCE                                         f  Lfbits/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.505    14.846    Lfbits/CLK
    SLICE_X62Y87         FDCE                                         r  Lfbits/i_reg[4]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    Lfbits/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.456ns (19.785%)  route 1.849ns (80.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.552     5.073    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         1.849     7.378    Lfbits/reset
    SLICE_X62Y87         FDCE                                         f  Lfbits/i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         1.505    14.846    Lfbits/CLK
    SLICE_X62Y87         FDCE                                         r  Lfbits/i_reg[5]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    Lfbits/i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  7.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/j_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.499%)  route 0.245ns (63.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.245     1.832    Lfbits/reset
    SLICE_X56Y86         FDCE                                         f  Lfbits/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.829     1.957    Lfbits/CLK
    SLICE_X56Y86         FDCE                                         r  Lfbits/j_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    Lfbits/j_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/j_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.499%)  route 0.245ns (63.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.245     1.832    Lfbits/reset
    SLICE_X56Y86         FDCE                                         f  Lfbits/j_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.829     1.957    Lfbits/CLK
    SLICE_X56Y86         FDCE                                         r  Lfbits/j_reg[1]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    Lfbits/j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/j_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.499%)  route 0.245ns (63.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.245     1.832    Lfbits/reset
    SLICE_X56Y86         FDCE                                         f  Lfbits/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.829     1.957    Lfbits/CLK
    SLICE_X56Y86         FDCE                                         r  Lfbits/j_reg[2]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    Lfbits/j_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/j_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.499%)  route 0.245ns (63.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.245     1.832    Lfbits/reset
    SLICE_X56Y86         FDCE                                         f  Lfbits/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.829     1.957    Lfbits/CLK
    SLICE_X56Y86         FDCE                                         r  Lfbits/j_reg[3]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    Lfbits/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/j_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.499%)  route 0.245ns (63.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.245     1.832    Lfbits/reset
    SLICE_X56Y86         FDCE                                         f  Lfbits/j_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.829     1.957    Lfbits/CLK
    SLICE_X56Y86         FDCE                                         r  Lfbits/j_reg[4]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    Lfbits/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/j_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.499%)  route 0.245ns (63.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.245     1.832    Lfbits/reset
    SLICE_X56Y86         FDCE                                         f  Lfbits/j_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.829     1.957    Lfbits/CLK
    SLICE_X56Y86         FDCE                                         r  Lfbits/j_reg[5]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X56Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    Lfbits/j_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.035%)  route 0.313ns (68.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.313     1.900    Lxversy/reset
    SLICE_X59Y84         FDCE                                         f  Lxversy/y_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     1.983    Lxversy/CLK
    SLICE_X59Y84         FDCE                                         r  Lxversy/y_reg[0]_lopt_replica/C
                         clock pessimism             -0.478     1.505    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Lxversy/y_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[1]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.035%)  route 0.313ns (68.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.313     1.900    Lxversy/reset
    SLICE_X59Y84         FDCE                                         f  Lxversy/y_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     1.983    Lxversy/CLK
    SLICE_X59Y84         FDCE                                         r  Lxversy/y_reg[1]_lopt_replica/C
                         clock pessimism             -0.478     1.505    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Lxversy/y_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.035%)  route 0.313ns (68.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.313     1.900    Lxversy/reset
    SLICE_X59Y84         FDCE                                         f  Lxversy/y_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     1.983    Lxversy/CLK
    SLICE_X59Y84         FDCE                                         r  Lxversy/y_reg[2]_lopt_replica/C
                         clock pessimism             -0.478     1.505    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Lxversy/y_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lxversy/y_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.035%)  route 0.313ns (68.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    Lcontrole/CLK
    SLICE_X57Y84         FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  Lcontrole/resetFbits_reg/Q
                         net (fo=121, routed)         0.313     1.900    Lxversy/reset
    SLICE_X59Y84         FDCE                                         f  Lxversy/y_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     1.983    Lxversy/CLK
    SLICE_X59Y84         FDCE                                         r  Lxversy/y_reg[3]_lopt_replica/C
                         clock pessimism             -0.478     1.505    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Lxversy/y_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.486    





