# Jeeva Nandhipatti 

ğŸ“ **Electronics and Communication Engineering Graduate (2025)**
 ğŸ’» **VLSI Design Verification | ASIC / SoC Verification**

I am an ECE graduate with a strong interest in **VLSI Design Verification**, particularly in **ASIC and SoC verification environments**. I am actively building skills in **Verilog**, **SystemVerilog** and **UVM**, with hands-on practice in writing testbenches, assertions, coverage models, and automation scripts.

This GitHub profile documents my **technical learning, verification projects**, and continuous skill development in **VLSI Design Verification**.

---

## ğŸ› ï¸ Technical Expertise

| **Domain**                     | **Skills / Tools**                                    |
|--------------------------------|-------------------------------------------------------|
| **HDL & Verification**         | Verilog, SystemVerilog, Assertions, Coverage          |
| **Verification Methodologies** | Universal Verification Methodology (UVM)              |
| **Scripting**                  | **TCL** (Strong), Python (Beginner)                   |
| **Tools**                      | Synopsys VCS (via VNC), QuestaSim, Git                |
| **Core Knowledge**             | Digital Design, Basic Electronics, Fabrication Basics |

---

## ğŸŒ¿ Current Focus Areas

- UVM Testbench Architecture and Components
- Functional Coverage and Coverage-Driven Verification
- Regression Setup and Verification Flow Automation

## ğŸŒ Contact Information

- ğŸ“§ **Email:** [jeevanandhipatti@gmail.com](mailto:jeevanandhipatti@gmail.com)  
- ğŸ’¼ **LinkedIn:** [Jeeva-Nandhipatti](https://www.linkedin.com/in/nandhipatti-jeeva/)

---

âœ¨ *This profile reflects my structured learning path and practical exposure to VLSI Design Verification, with a focus on industry-relevant tools and methodologies.*
