
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.206358                       # Number of seconds simulated
sim_ticks                                206357588000                       # Number of ticks simulated
final_tick                               206357588000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1034612                       # Simulator instruction rate (inst/s)
host_op_rate                                  1695850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2293716182                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658472                       # Number of bytes of host memory used
host_seconds                                    89.97                       # Real time elapsed on the host
sim_insts                                    93080393                       # Number of instructions simulated
sim_ops                                     152569652                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4240704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4263424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3927552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3927552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            66261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               66616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         61368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61368                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             110100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           20550269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20660369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        110100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           110100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19032748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19032748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19032748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            110100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          20550269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39693118                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43764309                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    12054228                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           715                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           203                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   125185663                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        412715176                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    93080393                       # Number of instructions committed
system.cpu.committedOps                     152569652                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             151550766                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1891168                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      8772472                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    151550766                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           340121203                       # number of times the integer registers were read
system.cpu.num_int_register_writes          132133774                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             56809853                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52010957                       # number of times the CC registers were written
system.cpu.num_mem_refs                      55818534                       # number of memory refs
system.cpu.num_load_insts                    43764306                       # Number of load instructions
system.cpu.num_store_insts                   12054228                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  412715176                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          11500753                       # Number of branches fetched
system.cpu.op_class::No_OpClass                326540      0.21%      0.21% # Class of executed instruction
system.cpu.op_class::IntAlu                  94517844     61.95%     62.16% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.16% # Class of executed instruction
system.cpu.op_class::IntDiv                   1905770      1.25%     63.41% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.41% # Class of executed instruction
system.cpu.op_class::MemRead                 43764238     28.68%     92.10% # Class of executed instruction
system.cpu.op_class::MemWrite                12053793      7.90%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  152569652                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.143805                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55818537                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            108247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            515.658974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.143805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         111745321                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        111745321                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     43669442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43669442                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     12036481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12036481                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      55705923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55705923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     55705923                       # number of overall hits
system.cpu.dcache.overall_hits::total        55705923                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        94867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         94867                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        17747                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17747                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       112614                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         112614                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       112614                       # number of overall misses
system.cpu.dcache.overall_misses::total        112614                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  21558278500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21558278500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3834101500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3834101500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  25392380000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25392380000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  25392380000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25392380000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     43764309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43764309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12054228                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12054228                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     55818537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55818537                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     55818537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55818537                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002168                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001472                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002018                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 227247.393720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 227247.393720                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 216042.232490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 216042.232490                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 225481.556467                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 225481.556467                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 225481.556467                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 225481.556467                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       102700                       # number of writebacks
system.cpu.dcache.writebacks::total            102700                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        94867                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        94867                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17747                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17747                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       112614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       112614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       112614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       112614                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  21463411500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21463411500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3816354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3816354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  25279766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25279766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  25279766000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25279766000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002018                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002018                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 226247.393720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 226247.393720                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 215042.232490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 215042.232490                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 224481.556467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 224481.556467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 224481.556467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 224481.556467                       # average overall mshr miss latency
system.cpu.dcache.replacements                 107735                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.391758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           125185663                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          352635.670423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.391758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         250371681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        250371681                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    125185308                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       125185308                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     125185308                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        125185308                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    125185308                       # number of overall hits
system.cpu.icache.overall_hits::total       125185308                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     73980000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73980000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     73980000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73980000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     73980000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73980000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    125185663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    125185663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    125185663                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    125185663                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    125185663                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    125185663                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 208394.366197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 208394.366197                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 208394.366197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 208394.366197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 208394.366197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 208394.366197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73625000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73625000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73625000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73625000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73625000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73625000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 207394.366197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 207394.366197                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 207394.366197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 207394.366197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 207394.366197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 207394.366197                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.223312                       # Cycle average of tags in use
system.l2.tags.total_refs                      220750                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     71590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.083531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.230689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.889886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2029.102737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.990773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993761                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1971                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1837590                       # Number of tag accesses
system.l2.tags.data_accesses                  1837590                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       102700                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           102700                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              4367                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4367                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   671                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          36371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36371                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 37042                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37042                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                37042                       # number of overall hits
system.l2.overall_hits::total                   37042                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            12709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12709                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        58496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58496                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               71205                       # number of demand (read+write) misses
system.l2.demand_misses::total                  71560                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data              71205                       # number of overall misses
system.l2.overall_misses::total                 71560                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3736834000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3736834000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73090500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73090500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  20939215000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20939215000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73090500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   24676049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24749139500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73090500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  24676049000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24749139500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       102700                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       102700                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          4367                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4367                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          13380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        94867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         94867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            108247                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               108602                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           108247                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              108602                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.949851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949851                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.616611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.616611                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.657801                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658920                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.657801                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658920                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 294030.529546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 294030.529546                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 205888.732394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 205888.732394                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 357959.775027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 357959.775027                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 205888.732394                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 346549.385577                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 345851.586082                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 205888.732394                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 346549.385577                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 345851.586082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                67570                       # number of writebacks
system.l2.writebacks::total                     67570                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        12709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12709                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        58496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58496                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          71205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             71560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         71205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71560                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3609744000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3609744000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     69540500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69540500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  20354255000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20354255000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     69540500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  23963999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24033539500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     69540500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  23963999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24033539500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.949851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.616611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.616611                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.657801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.658920                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.657801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.658920                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 284030.529546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 284030.529546                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 195888.732394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 195888.732394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 347959.775027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 347959.775027                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 195888.732394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 336549.385577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 335851.586082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 195888.732394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 336549.385577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 335851.586082                       # average overall mshr miss latency
system.l2.replacements                          69542                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2030.253634                       # Cycle average of tags in use
system.l3.tags.total_refs                      139811                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    117750                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.187355                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1126.236620                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          2.463298                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        901.553715                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.549920                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.001203                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.440212                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.991335                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1955                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    258551                       # Number of tag accesses
system.l3.tags.data_accesses                   258551                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        67570                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            67570                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 32                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           4912                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              4912                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  4944                       # number of demand (read+write) hits
system.l3.demand_hits::total                     4944                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 4944                       # number of overall hits
system.l3.overall_hits::total                    4944                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            12677                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               12677                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        53584                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           53939                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               66261                       # number of demand (read+write) misses
system.l3.demand_misses::total                  66616                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data              66261                       # number of overall misses
system.l3.overall_misses::total                 66616                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   3469609000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3469609000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     65635500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  19633319000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  19698954500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      65635500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   23102928000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      23168563500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     65635500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  23102928000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     23168563500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        67570                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        67570                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          12709                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             12709                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        58496                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         58851                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             71205                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                71560                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            71205                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               71560                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.997482                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997482                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.916028                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.916535                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.930567                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.930911                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.930567                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.930911                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 273693.223949                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 273693.223949                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 184888.732394                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 366402.638847                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 365208.003485                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 184888.732394                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 348665.549871                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 347792.775009                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 184888.732394                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 348665.549871                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 347792.775009                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                61368                       # number of writebacks
system.l3.writebacks::total                     61368                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          990                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           990                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        12677                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          12677                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        53584                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        53939                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          66261                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             66616                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         66261                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            66616                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3342839000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3342839000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     62085500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  19097479000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  19159564500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     62085500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  22440318000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  22502403500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     62085500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  22440318000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  22502403500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.997482                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997482                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.916028                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.916535                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.930567                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.930911                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.930567                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.930911                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 263693.223949                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 263693.223949                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 174888.732394                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 356402.638847                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 355208.003485                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 174888.732394                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 338665.549871                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 337792.775009                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 174888.732394                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 338665.549871                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 337792.775009                       # average overall mshr miss latency
system.l3.replacements                         115702                       # number of replacements
system.membus.snoop_filter.tot_requests        137491                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        70875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53939                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        61368                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1627                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12677                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53939                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       196227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       196227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 196227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      8190976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      8190976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8190976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66616                       # Request fanout histogram
system.membus.reqLayer2.occupancy           383118500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          333084500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       220750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       112148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          27587                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        27587                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             95222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       170270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4367                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13380                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        94867                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       332963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                333719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13500608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13526272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          123239                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4324480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           236208                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.116791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.321172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 208621     88.32%     88.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27587     11.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             236208                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          213121000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         164554000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       140819                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        69241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          53697                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        53697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 206357588000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             58851                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       128938                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           56005                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            12709                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           12709                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        58851                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       212361                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      8904320                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          115702                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3927552                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           187280                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.286720                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.452231                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 133583     71.33%     71.33% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  53697     28.67%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             187280                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          137988482                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         107340018                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
