// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrix_div_1_HH_
#define _matrix_div_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "operator_div_float.h"

namespace ap_rtl {

struct matrix_div_1 : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > fft_kernel_modu2_M_s_dout;
    sc_in< sc_logic > fft_kernel_modu2_M_s_empty_n;
    sc_out< sc_logic > fft_kernel_modu2_M_s_read;
    sc_in< sc_lv<32> > fft_kernel_modu2_M_1_dout;
    sc_in< sc_logic > fft_kernel_modu2_M_1_empty_n;
    sc_out< sc_logic > fft_kernel_modu2_M_1_read;
    sc_in< sc_lv<32> > G1_M_real_dout;
    sc_in< sc_logic > G1_M_real_empty_n;
    sc_out< sc_logic > G1_M_real_read;
    sc_out< sc_lv<32> > G1_M_real_din;
    sc_in< sc_logic > G1_M_real_full_n;
    sc_out< sc_logic > G1_M_real_write;
    sc_in< sc_lv<32> > G1_M_imag_dout;
    sc_in< sc_logic > G1_M_imag_empty_n;
    sc_out< sc_logic > G1_M_imag_read;
    sc_out< sc_lv<32> > G1_M_imag_din;
    sc_in< sc_logic > G1_M_imag_full_n;
    sc_out< sc_logic > G1_M_imag_write;


    // Module declarations
    matrix_div_1(sc_module_name name);
    SC_HAS_PROCESS(matrix_div_1);

    ~matrix_div_1();

    sc_trace_file* mVcdFile;

    operator_div_float* grp_operator_div_float_fu_68;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > G1_M_real_o_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > G1_M_imag_o_blk_n;
    sc_signal< sc_lv<9> > r_3_fu_86_p2;
    sc_signal< sc_lv<9> > r_3_reg_115;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > c_3_fu_98_p2;
    sc_signal< sc_lv<9> > c_3_reg_123;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > p_0_reg_128;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_ap_ready;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_ap_done;
    sc_signal< sc_lv<32> > p_1_reg_133;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_ap_start;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_ap_idle;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_p_x_M_real_read;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_p_x_M_imag_read;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_p_y_M_real_read;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_p_y_M_imag_read;
    sc_signal< sc_lv<32> > grp_operator_div_float_fu_68_ap_return_0;
    sc_signal< sc_lv<32> > grp_operator_div_float_fu_68_ap_return_1;
    sc_signal< sc_lv<9> > r_reg_46;
    sc_signal< sc_lv<1> > exitcond_fu_92_p2;
    sc_signal< sc_lv<9> > c_reg_57;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<1> > exitcond1_fu_80_p2;
    sc_signal< sc_logic > grp_operator_div_float_fu_68_ap_start_reg;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_G1_M_imag_din();
    void thread_G1_M_imag_o_blk_n();
    void thread_G1_M_imag_read();
    void thread_G1_M_imag_write();
    void thread_G1_M_real_din();
    void thread_G1_M_real_o_blk_n();
    void thread_G1_M_real_read();
    void thread_G1_M_real_write();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_c_3_fu_98_p2();
    void thread_exitcond1_fu_80_p2();
    void thread_exitcond_fu_92_p2();
    void thread_fft_kernel_modu2_M_1_read();
    void thread_fft_kernel_modu2_M_s_read();
    void thread_grp_operator_div_float_fu_68_ap_start();
    void thread_r_3_fu_86_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
