// Seed: 3321894518
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  wor   id_2;
  tri0  id_3 = id_2;
  logic id_4;
  logic id_5;
  logic id_6 = 1;
  assign id_5 = 1;
  assign id_5 = id_4 ? id_2[1'b0] : 1 - 1'b0;
endmodule
