{"sha": "0ea3c6ba7d2cb9279bc4b81130f7750895b21562", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGVhM2M2YmE3ZDJjYjkyNzliYzRiODExMzBmNzc1MDg5NWIyMTU2Mg==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-09-20T23:32:01Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-09-20T23:32:01Z"}, "message": "Initial revision\n\nFrom-SVN: r8110", "tree": {"sha": "03f09852176ea170fc0c2ebcbdef83d61444ed00", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/03f09852176ea170fc0c2ebcbdef83d61444ed00"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0ea3c6ba7d2cb9279bc4b81130f7750895b21562", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0ea3c6ba7d2cb9279bc4b81130f7750895b21562", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0ea3c6ba7d2cb9279bc4b81130f7750895b21562", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0ea3c6ba7d2cb9279bc4b81130f7750895b21562/comments", "author": null, "committer": null, "parents": [{"sha": "b33f0da5105dae52771feabcecda1d9559307bb1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b33f0da5105dae52771feabcecda1d9559307bb1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b33f0da5105dae52771feabcecda1d9559307bb1"}], "stats": {"total": 73, "additions": 73, "deletions": 0}, "files": [{"sha": "1c4370cdd36ce6255557dc52c387248ccb984c33", "filename": "gcc/config/1750a/ms1750.inc", "status": "added", "additions": 73, "deletions": 0, "changes": 73, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0ea3c6ba7d2cb9279bc4b81130f7750895b21562/gcc%2Fconfig%2F1750a%2Fms1750.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0ea3c6ba7d2cb9279bc4b81130f7750895b21562/gcc%2Fconfig%2F1750a%2Fms1750.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2F1750a%2Fms1750.inc?ref=0ea3c6ba7d2cb9279bc4b81130f7750895b21562", "patch": "@@ -0,0 +1,73 @@\n+;; GCC assembler includefile for AS1750\n+;;\n+;; Macros defined:\n+;;   EFLR.M  #d,#s\tLoad the three regs starting at R#s to R#d following.\n+;;   RET.M   #fs\tReturn from function (uses the framesize #fs)\n+\n+\n+UC\tSET\t15\n+\n+; Return from function ; parameter: framesize\n+     MACRO RET.M\n+\tIF `1` > 0\n+\t    IF `1` <= 16\n+\t\tAISP R14,`1`\n+\t    ELSE\n+\t\tAIM  R14,`1`\n+\t    ENDIF\n+\tENDIF\n+\tLR   R15,R14\n+\tURS  R15\n+     ENDMACRO\n+\n+; Useful instructions missing from the 1750A standard:\n+\n+; Extended Float Load from Registers\n+     MACRO EFLR.M\t; args : #1=dest-regno, #2=source-regno\n+ONE \tSET  `1` + 2\n+TWO \tSET  `2` + 2\n+\tIF `1` >= `2` || `1`+2 < `2`\n+\t    LR    R`ONE`,R`TWO`\n+\t    DLR   R`1`,R`2`\n+\tELSE\n+\t    DLR   R`1`,R`2`\n+\t    LR    R`ONE`,R`TWO`\n+\t    DLR   R`1`,R`1`\t; Just to update condition codes\n+\tENDIF\n+     ENDMACRO\n+\n+; The following leave the condition codes haywire. But that is\n+; accounted for (see notice_update_cc in config/1750a.c.)\n+\n+; Double ANd Register with Register\n+     MACRO DANR.M\n+ONE \tSET  `1` + 1\n+TWO \tSET  `2` + 1\n+\tANDR  R`1`,R`2`\n+\tANDR  R`ONE`,R`TWO`\n+     ENDMACRO\n+\n+; Double OR Register with Register\n+     MACRO DORR.M\n+ONE \tSET  `1` + 1\n+TWO \tSET  `2` + 1\n+\tORR   R`1`,R`2`\n+\tORR   R`ONE`,R`TWO`\n+     ENDMACRO\n+\n+; Double eXoR Register with Register\n+     MACRO DXRR.M\n+ONE \tSET  `1` + 1\n+TWO \tSET  `2` + 1\n+\tXORR  R`1`,R`2`\n+\tXORR  R`ONE`,R`TWO`\n+     ENDMACRO\n+\n+; Double Nand Register with register\n+     MACRO DNR.M\n+ONE \tSET  `1` + 1\n+TWO \tSET  `2` + 1\n+\tNR    R`1`,R`2`\n+\tNR    R`ONE`,R`TWO`\n+     ENDMACRO\n+"}]}