Classic Timing Analyzer report for LVDS_complete
Tue Mar 27 19:48:19 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
  7. Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
  8. Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
  9. Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+
; Type                                                                        ; Slack     ; Required Time                    ; Actual Time                      ; From                                              ; To                                                ; From Clock                                                   ; To Clock                                                     ; Failed Paths ;
+-----------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+
; Worst-case tco                                                              ; N/A       ; None                             ; 5.744 ns                         ; LVDS_tx:comp_LVDS_tx|tx2_out                      ; tx2                                               ; clock                                                        ; --                                                           ; 0            ;
; Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1' ; 2.912 ns  ; 175.01 MHz ( period = 5.714 ns ) ; N/A                              ; VGA_Timer:comp_VGA_Timer|vsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[5]                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0' ; 27.667 ns ; 25.00 MHz ( period = 40.000 ns ) ; 81.08 MHz ( period = 12.333 ns ) ; VGA_Timer:comp_VGA_Timer|column[7]                ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'  ; 0.445 ns  ; 25.00 MHz ( period = 40.000 ns ) ; N/A                              ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'  ; 0.445 ns  ; 175.01 MHz ( period = 5.714 ns ) ; N/A                              ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                                ;           ;                                  ;                                  ;                                                   ;                                                   ;                                                              ;                                                              ; 0            ;
+-----------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                               ;
+--------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clock    ; 1                     ; 2                   ; -2.419 ns ;              ;
; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ;                    ; PLL output ; 175.01 MHz       ; 0.000 ns      ; 0.000 ns     ; clock    ; 7                     ; 2                   ; -2.419 ns ;              ;
; clock                                                        ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                                ; From Clock                                                   ; To Clock                                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 27.667 ns                               ; 81.08 MHz ( period = 12.333 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 12.102 ns               ;
; 28.009 ns                               ; 83.40 MHz ( period = 11.991 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 11.761 ns               ;
; 28.300 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 11.462 ns               ;
; 28.344 ns                               ; 85.79 MHz ( period = 11.656 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 11.418 ns               ;
; 28.642 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.763 ns                 ; 11.121 ns               ;
; 28.686 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.763 ns                 ; 11.077 ns               ;
; 29.622 ns                               ; 96.36 MHz ( period = 10.378 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 10.147 ns               ;
; 29.744 ns                               ; 97.50 MHz ( period = 10.256 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 10.007 ns               ;
; 29.964 ns                               ; 99.64 MHz ( period = 10.036 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 9.806 ns                ;
; 30.377 ns                               ; 103.92 MHz ( period = 9.623 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.744 ns                 ; 9.367 ns                ;
; 30.421 ns                               ; 104.40 MHz ( period = 9.579 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.744 ns                 ; 9.323 ns                ;
; 30.422 ns                               ; 104.41 MHz ( period = 9.578 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 9.339 ns                ;
; 30.432 ns                               ; 104.52 MHz ( period = 9.568 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 9.340 ns                ;
; 30.467 ns                               ; 104.90 MHz ( period = 9.533 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.304 ns                ;
; 30.623 ns                               ; 106.64 MHz ( period = 9.377 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 9.138 ns                ;
; 30.647 ns                               ; 106.92 MHz ( period = 9.353 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 9.125 ns                ;
; 30.668 ns                               ; 107.16 MHz ( period = 9.332 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 9.104 ns                ;
; 30.703 ns                               ; 107.56 MHz ( period = 9.297 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.068 ns                ;
; 30.720 ns                               ; 107.76 MHz ( period = 9.280 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[0]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.032 ns                ;
; 30.842 ns                               ; 109.19 MHz ( period = 9.158 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[25] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.930 ns                ;
; 30.880 ns                               ; 109.65 MHz ( period = 9.120 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.768 ns                 ; 8.888 ns                ;
; 30.883 ns                               ; 109.69 MHz ( period = 9.117 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.889 ns                ;
; 30.899 ns                               ; 109.88 MHz ( period = 9.101 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.873 ns                ;
; 30.932 ns                               ; 110.28 MHz ( period = 9.068 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[27] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.840 ns                ;
; 30.956 ns                               ; 110.57 MHz ( period = 9.044 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[0]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.796 ns                ;
; 30.975 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.768 ns                 ; 8.793 ns                ;
; 30.979 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; VGA_Timer:comp_VGA_Timer|column[0]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.796 ns                ;
; 30.993 ns                               ; 111.02 MHz ( period = 9.007 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[15] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.779 ns                ;
; 30.995 ns                               ; 111.05 MHz ( period = 9.005 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[30] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.777 ns                ;
; 31.055 ns                               ; 111.79 MHz ( period = 8.945 ns )                    ; VGA_Timer:comp_VGA_Timer|column[1]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.720 ns                ;
; 31.078 ns                               ; 112.08 MHz ( period = 8.922 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[25] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.694 ns                ;
; 31.081 ns                               ; 112.12 MHz ( period = 8.919 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.768 ns                 ; 8.687 ns                ;
; 31.098 ns                               ; 112.33 MHz ( period = 8.902 ns )                    ; VGA_Timer:comp_VGA_Timer|column[2]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.677 ns                ;
; 31.109 ns                               ; 112.47 MHz ( period = 8.891 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[2]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.643 ns                ;
; 31.135 ns                               ; 112.80 MHz ( period = 8.865 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.637 ns                ;
; 31.168 ns                               ; 113.22 MHz ( period = 8.832 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[27] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.604 ns                ;
; 31.176 ns                               ; 113.33 MHz ( period = 8.824 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.768 ns                 ; 8.592 ns                ;
; 31.180 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; VGA_Timer:comp_VGA_Timer|column[0]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.595 ns                ;
; 31.212 ns                               ; 113.79 MHz ( period = 8.788 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[21] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.560 ns                ;
; 31.214 ns                               ; 113.82 MHz ( period = 8.786 ns )                    ; VGA_Timer:comp_VGA_Timer|column[3]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.561 ns                ;
; 31.229 ns                               ; 114.01 MHz ( period = 8.771 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[15] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.543 ns                ;
; 31.231 ns                               ; 114.04 MHz ( period = 8.769 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[30] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.541 ns                ;
; 31.241 ns                               ; 114.17 MHz ( period = 8.759 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[3]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.511 ns                ;
; 31.256 ns                               ; 114.36 MHz ( period = 8.744 ns )                    ; VGA_Timer:comp_VGA_Timer|column[1]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.519 ns                ;
; 31.258 ns                               ; 114.39 MHz ( period = 8.742 ns )                    ; VGA_Timer:comp_VGA_Timer|column[4]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.517 ns                ;
; 31.286 ns                               ; 114.76 MHz ( period = 8.714 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[10] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 8.485 ns                ;
; 31.299 ns                               ; 114.93 MHz ( period = 8.701 ns )                    ; VGA_Timer:comp_VGA_Timer|column[2]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.476 ns                ;
; 31.322 ns                               ; 115.23 MHz ( period = 8.678 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 8.439 ns                ;
; 31.330 ns                               ; 115.34 MHz ( period = 8.670 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[4]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.422 ns                ;
; 31.336 ns                               ; 115.42 MHz ( period = 8.664 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[26] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.436 ns                ;
; 31.345 ns                               ; 115.54 MHz ( period = 8.655 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[2]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.407 ns                ;
; 31.356 ns                               ; 115.69 MHz ( period = 8.644 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[5]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.396 ns                ;
; 31.362 ns                               ; 115.77 MHz ( period = 8.638 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[24] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.410 ns                ;
; 31.415 ns                               ; 116.48 MHz ( period = 8.585 ns )                    ; VGA_Timer:comp_VGA_Timer|column[3]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.360 ns                ;
; 31.428 ns                               ; 116.66 MHz ( period = 8.572 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[23] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.344 ns                ;
; 31.431 ns                               ; 116.70 MHz ( period = 8.569 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.344 ns                ;
; 31.447 ns                               ; 116.92 MHz ( period = 8.553 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.328 ns                ;
; 31.448 ns                               ; 116.93 MHz ( period = 8.552 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[21] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.324 ns                ;
; 31.459 ns                               ; 117.08 MHz ( period = 8.541 ns )                    ; VGA_Timer:comp_VGA_Timer|column[4]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.316 ns                ;
; 31.467 ns                               ; 117.19 MHz ( period = 8.533 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[6]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.285 ns                ;
; 31.477 ns                               ; 117.33 MHz ( period = 8.523 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[3]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.275 ns                ;
; 31.501 ns                               ; 117.66 MHz ( period = 8.499 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.768 ns                 ; 8.267 ns                ;
; 31.521 ns                               ; 117.94 MHz ( period = 8.479 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[22] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.251 ns                ;
; 31.522 ns                               ; 117.95 MHz ( period = 8.478 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[10] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 8.249 ns                ;
; 31.566 ns                               ; 118.57 MHz ( period = 8.434 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[4]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.186 ns                ;
; 31.572 ns                               ; 118.65 MHz ( period = 8.428 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[26] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.200 ns                ;
; 31.592 ns                               ; 118.93 MHz ( period = 8.408 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[5]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.160 ns                ;
; 31.593 ns                               ; 118.95 MHz ( period = 8.407 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.182 ns                ;
; 31.595 ns                               ; 118.98 MHz ( period = 8.405 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[10] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.180 ns                ;
; 31.598 ns                               ; 119.02 MHz ( period = 8.402 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[24] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.174 ns                ;
; 31.600 ns                               ; 119.05 MHz ( period = 8.400 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[7]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.152 ns                ;
; 31.604 ns                               ; 119.10 MHz ( period = 8.396 ns )                    ; VGA_Timer:comp_VGA_Timer|column[1]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.171 ns                ;
; 31.604 ns                               ; 119.10 MHz ( period = 8.396 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.171 ns                ;
; 31.644 ns                               ; 119.67 MHz ( period = 8.356 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[12] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 8.127 ns                ;
; 31.650 ns                               ; 119.76 MHz ( period = 8.350 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[20] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.122 ns                ;
; 31.664 ns                               ; 119.96 MHz ( period = 8.336 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[23] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.108 ns                ;
; 31.667 ns                               ; 120.00 MHz ( period = 8.333 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.108 ns                ;
; 31.686 ns                               ; 120.28 MHz ( period = 8.314 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.086 ns                ;
; 31.699 ns                               ; 120.47 MHz ( period = 8.301 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 8.052 ns                ;
; 31.703 ns                               ; 120.53 MHz ( period = 8.297 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[6]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 8.049 ns                ;
; 31.714 ns                               ; 120.69 MHz ( period = 8.286 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[11] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.061 ns                ;
; 31.719 ns                               ; 120.76 MHz ( period = 8.281 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[14] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 8.056 ns                ;
; 31.753 ns                               ; 121.26 MHz ( period = 8.247 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[8]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 7.999 ns                ;
; 31.757 ns                               ; 121.32 MHz ( period = 8.243 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[22] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 8.015 ns                ;
; 31.766 ns                               ; 121.45 MHz ( period = 8.234 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[13] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 8.005 ns                ;
; 31.782 ns                               ; 121.68 MHz ( period = 8.218 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[12] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.993 ns                ;
; 31.795 ns                               ; 121.88 MHz ( period = 8.205 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.768 ns                 ; 7.973 ns                ;
; 31.796 ns                               ; 121.89 MHz ( period = 8.204 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[10] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.979 ns                ;
; 31.803 ns                               ; 122.00 MHz ( period = 8.197 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[9]  ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 7.949 ns                ;
; 31.807 ns                               ; 122.06 MHz ( period = 8.193 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[17] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.965 ns                ;
; 31.822 ns                               ; 122.28 MHz ( period = 8.178 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[14] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.949 ns                ;
; 31.836 ns                               ; 122.49 MHz ( period = 8.164 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[7]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 7.916 ns                ;
; 31.839 ns                               ; 122.53 MHz ( period = 8.161 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[13] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.936 ns                ;
; 31.840 ns                               ; 122.55 MHz ( period = 8.160 ns )                    ; VGA_Timer:comp_VGA_Timer|column[6]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.935 ns                ;
; 31.876 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[13] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.899 ns                ;
; 31.880 ns                               ; 123.15 MHz ( period = 8.120 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[12] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.891 ns                ;
; 31.886 ns                               ; 123.24 MHz ( period = 8.114 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[20] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.886 ns                ;
; 31.889 ns                               ; 123.29 MHz ( period = 8.111 ns )                    ; VGA_Timer:comp_VGA_Timer|column[4]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.886 ns                ;
; 31.905 ns                               ; 123.53 MHz ( period = 8.095 ns )                    ; VGA_Timer:comp_VGA_Timer|column[0]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.870 ns                ;
; 31.911 ns                               ; 123.62 MHz ( period = 8.089 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[11] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.864 ns                ;
; 31.920 ns                               ; 123.76 MHz ( period = 8.080 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[11] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 7.832 ns                ;
; 31.922 ns                               ; 123.79 MHz ( period = 8.078 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.850 ns                ;
; 31.952 ns                               ; 124.25 MHz ( period = 8.048 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.820 ns                ;
; 31.955 ns                               ; 124.30 MHz ( period = 8.045 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[14] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.820 ns                ;
; 31.985 ns                               ; 124.77 MHz ( period = 8.015 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[20] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.786 ns                ;
; 31.989 ns                               ; 124.83 MHz ( period = 8.011 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[8]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 7.763 ns                ;
; 32.002 ns                               ; 125.03 MHz ( period = 7.998 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[13] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.769 ns                ;
; 32.018 ns                               ; 125.28 MHz ( period = 7.982 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[12] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.757 ns                ;
; 32.028 ns                               ; 125.44 MHz ( period = 7.972 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[12] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.747 ns                ;
; 32.039 ns                               ; 125.61 MHz ( period = 7.961 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[9]  ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 7.713 ns                ;
; 32.043 ns                               ; 125.68 MHz ( period = 7.957 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[17] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.729 ns                ;
; 32.058 ns                               ; 125.91 MHz ( period = 7.942 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[14] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.713 ns                ;
; 32.106 ns                               ; 126.68 MHz ( period = 7.894 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[16] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.648 ns                ;
; 32.107 ns                               ; 126.69 MHz ( period = 7.893 ns )                    ; VGA_Timer:comp_VGA_Timer|column[2]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.668 ns                ;
; 32.112 ns                               ; 126.77 MHz ( period = 7.888 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[13] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.663 ns                ;
; 32.133 ns                               ; 127.11 MHz ( period = 7.867 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 7.622 ns                ;
; 32.147 ns                               ; 127.34 MHz ( period = 7.853 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[11] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.628 ns                ;
; 32.156 ns                               ; 127.49 MHz ( period = 7.844 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[11] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 7.596 ns                ;
; 32.169 ns                               ; 127.70 MHz ( period = 7.831 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[14] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.606 ns                ;
; 32.188 ns                               ; 128.01 MHz ( period = 7.812 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.584 ns                ;
; 32.190 ns                               ; 128.04 MHz ( period = 7.810 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[26] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.564 ns                ;
; 32.252 ns                               ; 129.07 MHz ( period = 7.748 ns )                    ; VGA_Timer:comp_VGA_Timer|column[3]     ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.523 ns                ;
; 32.253 ns                               ; 129.08 MHz ( period = 7.747 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[20] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.518 ns                ;
; 32.278 ns                               ; 129.50 MHz ( period = 7.722 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[27] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.476 ns                ;
; 32.309 ns                               ; 130.02 MHz ( period = 7.691 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[18] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.462 ns                ;
; 32.322 ns                               ; 130.24 MHz ( period = 7.678 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[19] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.432 ns                ;
; 32.332 ns                               ; 130.41 MHz ( period = 7.668 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[10] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.775 ns                 ; 7.443 ns                ;
; 32.350 ns                               ; 130.72 MHz ( period = 7.650 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[25] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.421 ns                ;
; 32.355 ns                               ; 130.80 MHz ( period = 7.645 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[15] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.417 ns                ;
; 32.366 ns                               ; 130.99 MHz ( period = 7.634 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[29] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.405 ns                ;
; 32.374 ns                               ; 131.13 MHz ( period = 7.626 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[16] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.380 ns                ;
; 32.423 ns                               ; 131.98 MHz ( period = 7.577 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[23] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.331 ns                ;
; 32.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[15] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.347 ns                ;
; 32.424 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[22] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.330 ns                ;
; 32.428 ns                               ; 132.07 MHz ( period = 7.572 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.344 ns                ;
; 32.458 ns                               ; 132.59 MHz ( period = 7.542 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[26] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.296 ns                ;
; 32.475 ns                               ; 132.89 MHz ( period = 7.525 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.756 ns                 ; 7.281 ns                ;
; 32.507 ns                               ; 133.46 MHz ( period = 7.493 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[17] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.265 ns                ;
; 32.528 ns                               ; 133.83 MHz ( period = 7.472 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[30] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.226 ns                ;
; 32.531 ns                               ; 133.89 MHz ( period = 7.469 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[21] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.240 ns                ;
; 32.533 ns                               ; 133.92 MHz ( period = 7.467 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[17] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.238 ns                ;
; 32.545 ns                               ; 134.14 MHz ( period = 7.455 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[18] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.226 ns                ;
; 32.546 ns                               ; 134.16 MHz ( period = 7.454 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[18] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.226 ns                ;
; 32.546 ns                               ; 134.16 MHz ( period = 7.454 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[27] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.208 ns                ;
; 32.590 ns                               ; 134.95 MHz ( period = 7.410 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[19] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.164 ns                ;
; 32.618 ns                               ; 135.46 MHz ( period = 7.382 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[25] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.153 ns                ;
; 32.634 ns                               ; 135.76 MHz ( period = 7.366 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[29] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.137 ns                ;
; 32.660 ns                               ; 136.24 MHz ( period = 7.340 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[15] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.111 ns                ;
; 32.666 ns                               ; 136.35 MHz ( period = 7.334 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[19] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.106 ns                ;
; 32.691 ns                               ; 136.82 MHz ( period = 7.309 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[23] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.063 ns                ;
; 32.692 ns                               ; 136.84 MHz ( period = 7.308 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[22] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.062 ns                ;
; 32.705 ns                               ; 137.08 MHz ( period = 7.295 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[24] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.049 ns                ;
; 32.706 ns                               ; 137.10 MHz ( period = 7.294 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[20] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.066 ns                ;
; 32.707 ns                               ; 137.12 MHz ( period = 7.293 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 7.065 ns                ;
; 32.748 ns                               ; 137.89 MHz ( period = 7.252 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[28] ; VGA_Timer:comp_VGA_Timer|video_on                 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 7.006 ns                ;
; 32.770 ns                               ; 138.31 MHz ( period = 7.230 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[17] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 7.001 ns                ;
; 32.786 ns                               ; 138.62 MHz ( period = 7.214 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[21] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.986 ns                ;
; 32.796 ns                               ; 138.81 MHz ( period = 7.204 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[30] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 6.958 ns                ;
; 32.799 ns                               ; 138.87 MHz ( period = 7.201 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[21] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 6.972 ns                ;
; 32.899 ns                               ; 140.83 MHz ( period = 7.101 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[22] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.873 ns                ;
; 32.973 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[24] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 6.781 ns                ;
; 33.016 ns                               ; 143.18 MHz ( period = 6.984 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[28] ; VGA_Timer:comp_VGA_Timer|vsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.754 ns                 ; 6.738 ns                ;
; 33.041 ns                               ; 143.70 MHz ( period = 6.959 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[23] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.731 ns                ;
; 33.117 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[25] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.655 ns                ;
; 33.161 ns                               ; 146.22 MHz ( period = 6.839 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[24] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.611 ns                ;
; 33.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[29] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.598 ns                ;
; 33.207 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[27] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.565 ns                ;
; 33.270 ns                               ; 148.59 MHz ( period = 6.730 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[30] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.502 ns                ;
; 33.434 ns                               ; 152.30 MHz ( period = 6.566 ns )                    ; VGA_Timer:comp_VGA_Timer|column[7]     ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 6.335 ns                ;
; 33.452 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; VGA_Timer:comp_VGA_Timer|column[4]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 6.317 ns                ;
; 33.611 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[26] ; VGA_Timer:comp_VGA_Timer|hsync                    ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.772 ns                 ; 6.161 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; VGA_Timer:comp_VGA_Timer|column[4]     ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.770 ns                 ; 5.976 ns                ;
; 33.994 ns                               ; 166.50 MHz ( period = 6.006 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 5.767 ns                ;
; 33.995 ns                               ; 166.53 MHz ( period = 6.005 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.778 ns                 ; 5.783 ns                ;
; 34.061 ns                               ; 168.38 MHz ( period = 5.939 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.778 ns                 ; 5.717 ns                ;
; 34.067 ns                               ; 168.55 MHz ( period = 5.933 ns )                    ; VGA_Timer:comp_VGA_Timer|column[8]     ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 5.695 ns                ;
; 34.111 ns                               ; 169.81 MHz ( period = 5.889 ns )                    ; VGA_Timer:comp_VGA_Timer|column[9]     ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 5.651 ns                ;
; 34.176 ns                               ; 171.70 MHz ( period = 5.824 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.778 ns                 ; 5.602 ns                ;
; 34.187 ns                               ; 172.03 MHz ( period = 5.813 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[6]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.594 ns                ;
; 34.187 ns                               ; 172.03 MHz ( period = 5.813 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[3]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.594 ns                ;
; 34.190 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[8]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.591 ns                ;
; 34.191 ns                               ; 172.15 MHz ( period = 5.809 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[4]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.590 ns                ;
; 34.192 ns                               ; 172.18 MHz ( period = 5.808 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[5]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.589 ns                ;
; 34.197 ns                               ; 172.32 MHz ( period = 5.803 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.584 ns                ;
; 34.200 ns                               ; 172.41 MHz ( period = 5.800 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.581 ns                ;
; 34.210 ns                               ; 172.71 MHz ( period = 5.790 ns )                    ; VGA_Timer:comp_VGA_Timer|column[5]     ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 5.527 ns                ;
; 34.219 ns                               ; 172.98 MHz ( period = 5.781 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[0]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.562 ns                ;
; 34.225 ns                               ; 173.16 MHz ( period = 5.775 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[2]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.556 ns                ;
; 34.226 ns                               ; 173.19 MHz ( period = 5.774 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[28] ; VGA_Timer:comp_VGA_Timer|counter_v[7]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.555 ns                ;
; 34.247 ns                               ; 173.82 MHz ( period = 5.753 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[0]  ; VGA_Timer:comp_VGA_Timer|counter_v[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 5.495 ns                ;
; 34.248 ns                               ; 173.85 MHz ( period = 5.752 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[0]  ; VGA_Timer:comp_VGA_Timer|counter_v[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.759 ns                 ; 5.511 ns                ;
; 34.258 ns                               ; 174.16 MHz ( period = 5.742 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.778 ns                 ; 5.520 ns                ;
; 34.286 ns                               ; 175.01 MHz ( period = 5.714 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[1]  ; VGA_Timer:comp_VGA_Timer|counter_v[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 5.475 ns                ;
; 34.314 ns                               ; 175.87 MHz ( period = 5.686 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_v[0]  ; VGA_Timer:comp_VGA_Timer|counter_v[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.759 ns                 ; 5.445 ns                ;
; 34.402 ns                               ; 178.64 MHz ( period = 5.598 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|counter_v[6]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.379 ns                ;
; 34.402 ns                               ; 178.64 MHz ( period = 5.598 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|counter_v[3]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.379 ns                ;
; 34.405 ns                               ; 178.73 MHz ( period = 5.595 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|counter_v[8]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.376 ns                ;
; 34.406 ns                               ; 178.76 MHz ( period = 5.594 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|counter_v[4]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.375 ns                ;
; 34.407 ns                               ; 178.79 MHz ( period = 5.593 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|counter_v[5]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.374 ns                ;
; 34.412 ns                               ; 178.95 MHz ( period = 5.588 ns )                    ; VGA_Timer:comp_VGA_Timer|counter_h[16] ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 5.369 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                                   ;                                                              ;                                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                        ;
+----------+-----------------------------------------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack    ; Actual fmax (period)                          ; From                                              ; To                                ; From Clock                                                   ; To Clock                                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------+-----------------------------------------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.912 ns ; None                                          ; VGA_Timer:comp_VGA_Timer|vsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[5] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.451 ns                  ; 2.539 ns                ;
; 3.031 ns ; None                                          ; VGA_Timer:comp_VGA_Timer|hsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[4] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.451 ns                  ; 2.420 ns                ;
; 3.076 ns ; 379.08 MHz ( period = 2.638 ns )              ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 2.399 ns                ;
; 3.157 ns ; 391.08 MHz ( period = 2.557 ns )              ; LVDS_Coder:comp_LVDS_Coder|tx2[4]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 2.318 ns                ;
; 3.208 ns ; None                                          ; VGA_Timer:comp_VGA_Timer|video_on                 ; LVDS_Coder:comp_LVDS_Coder|tx2[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.451 ns                  ; 2.243 ns                ;
; 3.377 ns ; 427.90 MHz ( period = 2.337 ns )              ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 2.098 ns                ;
; 3.462 ns ; 444.05 MHz ( period = 2.252 ns )              ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 2.013 ns                ;
; 3.487 ns ; 449.03 MHz ( period = 2.227 ns )              ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.988 ns                ;
; 3.545 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.930 ns                ;
; 3.707 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx2[6]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.768 ns                ;
; 3.711 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.764 ns                ;
; 3.753 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.722 ns                ;
; 3.798 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.677 ns                ;
; 3.947 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.528 ns                ;
; 3.980 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[0]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.495 ns                ;
; 4.100 ns ; None                                          ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; LVDS_Coder:comp_LVDS_Coder|tx1[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.456 ns                  ; 1.356 ns                ;
; 4.106 ns ; None                                          ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; LVDS_Coder:comp_LVDS_Coder|tx3[4] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.457 ns                  ; 1.351 ns                ;
; 4.131 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx1[6]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.344 ns                ;
; 4.145 ns ; None                                          ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; LVDS_Coder:comp_LVDS_Coder|tx3[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.330 ns                ;
; 4.258 ns ; None                                          ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; LVDS_Coder:comp_LVDS_Coder|tx0[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.457 ns                  ; 1.199 ns                ;
; 4.298 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.177 ns                ;
; 4.412 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.063 ns                ;
; 4.416 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[0]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.059 ns                ;
; 4.421 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.054 ns                ;
; 4.424 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.051 ns                ;
; 4.439 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.036 ns                ;
; 4.447 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 1.028 ns                ;
; 4.522 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx2[5]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.953 ns                ;
; 4.645 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.830 ns                ;
; 4.646 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.829 ns                ;
; 4.663 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.812 ns                ;
; 4.777 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[0]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.698 ns                ;
; 4.796 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.679 ns                ;
; 4.797 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.678 ns                ;
; 4.802 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.673 ns                ;
; 4.845 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_Coder:comp_LVDS_Coder|tx3[0]                 ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.630 ns                ;
; 5.021 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.454 ns                ;
; 5.021 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.454 ns                ;
; 5.021 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[0]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 5.714 ns                    ; 5.475 ns                  ; 0.454 ns                ;
+----------+-----------------------------------------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                ; From Clock                                                   ; To Clock                                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2]   ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0]   ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0]   ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[15]              ; VGA_Timer:comp_VGA_Timer|counter_v[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[16]              ; VGA_Timer:comp_VGA_Timer|counter_v[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[18]              ; VGA_Timer:comp_VGA_Timer|counter_v[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[17]              ; VGA_Timer:comp_VGA_Timer|counter_v[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[20]              ; VGA_Timer:comp_VGA_Timer|counter_v[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[21]              ; VGA_Timer:comp_VGA_Timer|counter_v[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[22]              ; VGA_Timer:comp_VGA_Timer|counter_v[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[19]              ; VGA_Timer:comp_VGA_Timer|counter_v[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[30]              ; VGA_Timer:comp_VGA_Timer|counter_v[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[29]              ; VGA_Timer:comp_VGA_Timer|counter_v[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[28]              ; VGA_Timer:comp_VGA_Timer|counter_v[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[27]              ; VGA_Timer:comp_VGA_Timer|counter_v[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[23]              ; VGA_Timer:comp_VGA_Timer|counter_v[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[25]              ; VGA_Timer:comp_VGA_Timer|counter_v[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[24]              ; VGA_Timer:comp_VGA_Timer|counter_v[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[26]              ; VGA_Timer:comp_VGA_Timer|counter_v[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[6]               ; VGA_Timer:comp_VGA_Timer|counter_v[6]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[3]               ; VGA_Timer:comp_VGA_Timer|counter_v[3]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[4]               ; VGA_Timer:comp_VGA_Timer|counter_v[4]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[5]               ; VGA_Timer:comp_VGA_Timer|counter_v[5]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[12]              ; VGA_Timer:comp_VGA_Timer|counter_v[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[13]              ; VGA_Timer:comp_VGA_Timer|counter_v[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[11]              ; VGA_Timer:comp_VGA_Timer|counter_v[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[14]              ; VGA_Timer:comp_VGA_Timer|counter_v[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[1]               ; VGA_Timer:comp_VGA_Timer|counter_v[1]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[2]               ; VGA_Timer:comp_VGA_Timer|counter_v[2]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[10]              ; VGA_Timer:comp_VGA_Timer|counter_v[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[7]               ; VGA_Timer:comp_VGA_Timer|counter_v[7]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[8]               ; VGA_Timer:comp_VGA_Timer|counter_v[8]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[9]               ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[0]               ; VGA_Timer:comp_VGA_Timer|counter_v[0]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.629 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[30]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.968 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.972 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[0]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.975 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.976 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[1]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[28]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[29]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|column[3]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 1.011 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.020 ns                 ;
; 1.012 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[2]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.021 ns                 ;
; 1.012 ns                                ; VGA_Timer:comp_VGA_Timer|column[4]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.021 ns                 ;
; 1.015 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[27]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.211 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.220 ns                 ;
; 1.245 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.254 ns                 ;
; 1.249 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.258 ns                 ;
; 1.400 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.404 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[1]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.407 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.408 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[2]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[28]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[29]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.445 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[3]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.454 ns                 ;
; 1.448 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.457 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[27]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.480 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.489 ns                 ;
; 1.484 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[2]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.487 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.496 ns                 ;
; 1.488 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[3]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.489 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[28]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.506 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.518 ns                 ;
; 1.510 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.519 ns                 ;
; 1.510 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.519 ns                 ;
; 1.525 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.534 ns                 ;
; 1.525 ns                                ; VGA_Timer:comp_VGA_Timer|column[4]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.534 ns                 ;
; 1.528 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.537 ns                 ;
; 1.529 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[27]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.560 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.564 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[3]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.573 ns                 ;
; 1.567 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.576 ns                 ;
; 1.568 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.569 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.586 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.598 ns                 ;
; 1.590 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.599 ns                 ;
; 1.604 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.613 ns                 ;
; 1.608 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.617 ns                 ;
; 1.609 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[27]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.623 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.632 ns                 ;
; 1.640 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.649 ns                 ;
; 1.643 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.652 ns                 ;
; 1.644 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[4]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.653 ns                 ;
; 1.647 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.659 ns                 ;
; 1.647 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.656 ns                 ;
; 1.648 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.657 ns                 ;
; 1.648 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.657 ns                 ;
; 1.649 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[26]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.658 ns                 ;
; 1.666 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.678 ns                 ;
; 1.670 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.679 ns                 ;
; 1.678 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.687 ns                 ;
; 1.682 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.691 ns                 ;
; 1.684 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.693 ns                 ;
; 1.685 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.694 ns                 ;
; 1.688 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.697 ns                 ;
; 1.689 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.698 ns                 ;
; 1.689 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.698 ns                 ;
; 1.699 ns                                ; VGA_Timer:comp_VGA_Timer|column[4]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.708 ns                 ;
; 1.703 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.703 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.720 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.729 ns                 ;
; 1.723 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.732 ns                 ;
; 1.727 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.739 ns                 ;
; 1.727 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.736 ns                 ;
; 1.728 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.737 ns                 ;
; 1.728 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.737 ns                 ;
; 1.728 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.737 ns                 ;
; 1.743 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.752 ns                 ;
; 1.743 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.752 ns                 ;
; 1.746 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.758 ns                 ;
; 1.750 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.759 ns                 ;
; 1.750 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.759 ns                 ;
; 1.762 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.771 ns                 ;
; 1.764 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.773 ns                 ;
; 1.768 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.777 ns                 ;
; 1.769 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[25]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.778 ns                 ;
; 1.783 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.792 ns                 ;
; 1.783 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.792 ns                 ;
; 1.800 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[21]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.809 ns                 ;
; 1.803 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.812 ns                 ;
; 1.804 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[6]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.813 ns                 ;
; 1.807 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[17]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.819 ns                 ;
; 1.807 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.816 ns                 ;
; 1.808 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[24]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.817 ns                 ;
; 1.823 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.832 ns                 ;
; 1.826 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.838 ns                 ;
; 1.830 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.839 ns                 ;
; 1.830 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|counter_h[11]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.839 ns                 ;
; 1.836 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.848 ns                 ;
; 1.842 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.851 ns                 ;
; 1.844 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[13]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.853 ns                 ;
; 1.848 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[29]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.857 ns                 ;
; 1.859 ns                                ; VGA_Timer:comp_VGA_Timer|column[2]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.868 ns                 ;
; 1.863 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.872 ns                 ;
; 1.863 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.872 ns                 ;
; 1.863 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.872 ns                 ;
; 1.880 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[15]              ; VGA_Timer:comp_VGA_Timer|counter_h[22]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.889 ns                 ;
; 1.887 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[18]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.899 ns                 ;
; 1.889 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[11]              ; VGA_Timer:comp_VGA_Timer|counter_v[3]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.898 ns                 ;
; 1.893 ns                                ; VGA_Timer:comp_VGA_Timer|counter_v[11]              ; VGA_Timer:comp_VGA_Timer|counter_v[9]             ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.902 ns                 ;
; 1.902 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.911 ns                 ;
; 1.902 ns                                ; VGA_Timer:comp_VGA_Timer|column[1]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.911 ns                 ;
; 1.903 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[25]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.912 ns                 ;
; 1.906 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[14]              ; VGA_Timer:comp_VGA_Timer|counter_h[20]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.918 ns                 ;
; 1.910 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[22]              ; VGA_Timer:comp_VGA_Timer|counter_h[28]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.919 ns                 ;
; 1.910 ns                                ; VGA_Timer:comp_VGA_Timer|column[6]                  ; VGA_Timer:comp_VGA_Timer|counter_h[12]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.919 ns                 ;
; 1.914 ns                                ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1]   ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.923 ns                 ;
; 1.916 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[13]              ; VGA_Timer:comp_VGA_Timer|counter_h[16]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.928 ns                 ;
; 1.922 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[10]              ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.931 ns                 ;
; 1.924 ns                                ; VGA_Timer:comp_VGA_Timer|column[7]                  ; VGA_Timer:comp_VGA_Timer|counter_h[14]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.933 ns                 ;
; 1.928 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[23]              ; VGA_Timer:comp_VGA_Timer|counter_h[30]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.937 ns                 ;
; 1.939 ns                                ; VGA_Timer:comp_VGA_Timer|column[4]                  ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.948 ns                 ;
; 1.943 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[20]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.952 ns                 ;
; 1.943 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[21]              ; VGA_Timer:comp_VGA_Timer|counter_h[27]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.952 ns                 ;
; 1.943 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[18]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.952 ns                 ;
; 1.961 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[11]              ; VGA_Timer:comp_VGA_Timer|counter_h[15]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.973 ns                 ;
; 1.967 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[12]              ; VGA_Timer:comp_VGA_Timer|counter_h[19]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.979 ns                 ;
; 1.978 ns                                ; VGA_Timer:comp_VGA_Timer|column[0]                  ; VGA_Timer:comp_VGA_Timer|column[7]                ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.987 ns                 ;
; 1.981 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[16]              ; VGA_Timer:comp_VGA_Timer|counter_h[23]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.990 ns                 ;
; 1.982 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[17]              ; VGA_Timer:comp_VGA_Timer|counter_h[24]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.991 ns                 ;
; 1.983 ns                                ; VGA_Timer:comp_VGA_Timer|counter_h[19]              ; VGA_Timer:comp_VGA_Timer|counter_h[26]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.992 ns                 ;
; 1.983 ns                                ; VGA_Timer:comp_VGA_Timer|column[3]                  ; VGA_Timer:comp_VGA_Timer|counter_h[10]            ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.992 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                   ;                                                              ;                                                              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                               ;
+---------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                              ; To                                ; From Clock                                                   ; To Clock                                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[0]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.621 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[0]                 ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.630 ns                 ;
; 0.664 ns      ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.673 ns                 ;
; 0.669 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.678 ns                 ;
; 0.670 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.679 ns                 ;
; 0.685 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.694 ns                 ;
; 0.689 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[0]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.698 ns                 ;
; 0.803 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.812 ns                 ;
; 0.820 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.829 ns                 ;
; 0.821 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.830 ns                 ;
; 0.944 ns      ; LVDS_Coder:comp_LVDS_Coder|tx2[5]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 0.953 ns                 ;
; 0.991 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.000 ns                 ;
; 1.019 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[1]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.028 ns                 ;
; 1.027 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.042 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|counter[2]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.051 ns                 ;
; 1.045 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.054 ns                 ;
; 1.050 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|counter[0]   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.059 ns                 ;
; 1.054 ns      ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.063 ns                 ;
; 1.168 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.177 ns                 ;
; 1.208 ns      ; VGA_Video_Generator:comp_VGA_Video_Generator|G[0] ; LVDS_Coder:comp_LVDS_Coder|tx0[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.009 ns                  ; 1.199 ns                 ;
; 1.321 ns      ; VGA_Video_Generator:comp_VGA_Video_Generator|R[0] ; LVDS_Coder:comp_LVDS_Coder|tx3[0] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.330 ns                 ;
; 1.335 ns      ; LVDS_Coder:comp_LVDS_Coder|tx1[6]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.344 ns                 ;
; 1.360 ns      ; VGA_Video_Generator:comp_VGA_Video_Generator|B[2] ; LVDS_Coder:comp_LVDS_Coder|tx3[4] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.009 ns                  ; 1.351 ns                 ;
; 1.366 ns      ; VGA_Video_Generator:comp_VGA_Video_Generator|B[1] ; LVDS_Coder:comp_LVDS_Coder|tx1[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.010 ns                  ; 1.356 ns                 ;
; 1.486 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[0]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.495 ns                 ;
; 1.558 ns      ; LVDS_tx:comp_LVDS_tx|counter[0]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.567 ns                 ;
; 1.573 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.582 ns                 ;
; 1.668 ns      ; LVDS_tx:comp_LVDS_tx|counter[2]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.677 ns                 ;
; 1.713 ns      ; LVDS_Coder:comp_LVDS_Coder|tx0[6]                 ; LVDS_tx:comp_LVDS_tx|tx3_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.722 ns                 ;
; 1.755 ns      ; LVDS_Coder:comp_LVDS_Coder|tx3[4]                 ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.764 ns                 ;
; 1.759 ns      ; LVDS_Coder:comp_LVDS_Coder|tx2[6]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.768 ns                 ;
; 1.921 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx0_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.930 ns                 ;
; 1.969 ns      ; LVDS_tx:comp_LVDS_tx|counter[1]                   ; LVDS_tx:comp_LVDS_tx|tx1_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 1.978 ns                 ;
; 2.258 ns      ; VGA_Timer:comp_VGA_Timer|video_on                 ; LVDS_Coder:comp_LVDS_Coder|tx2[6] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.015 ns                  ; 2.243 ns                 ;
; 2.309 ns      ; LVDS_Coder:comp_LVDS_Coder|tx2[4]                 ; LVDS_tx:comp_LVDS_tx|tx2_out      ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.009 ns                   ; 2.318 ns                 ;
; 2.435 ns      ; VGA_Timer:comp_VGA_Timer|hsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[4] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.015 ns                  ; 2.420 ns                 ;
; 2.554 ns      ; VGA_Timer:comp_VGA_Timer|vsync                    ; LVDS_Coder:comp_LVDS_Coder|tx2[5] ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.015 ns                  ; 2.539 ns                 ;
+---------------+---------------------------------------------------+-----------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                        ;
+-------+--------------+------------+--------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                         ; To         ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 5.744 ns   ; LVDS_tx:comp_LVDS_tx|tx2_out                                 ; tx2        ; clock      ;
; N/A   ; None         ; 5.478 ns   ; LVDS_tx:comp_LVDS_tx|tx3_out                                 ; tx3        ; clock      ;
; N/A   ; None         ; 4.790 ns   ; LVDS_tx:comp_LVDS_tx|tx0_out                                 ; tx0        ; clock      ;
; N/A   ; None         ; 4.781 ns   ; LVDS_tx:comp_LVDS_tx|tx1_out                                 ; tx1        ; clock      ;
; N/A   ; None         ; 2.926 ns   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 ; txc        ; clock      ;
; N/A   ; None         ; 1.072 ns   ; pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 ; debug_port ; clock      ;
+-------+--------------+------------+--------------------------------------------------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 27 19:48:18 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 27.667 ns for clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" between source register "VGA_Timer:comp_VGA_Timer|column[7]" and destination register "VGA_Video_Generator:comp_VGA_Video_Generator|B[2]"
    Info: Fmax is 81.08 MHz (period= 12.333 ns)
    Info: + Largest register to register requirement is 39.769 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 37.581 ns
                Info: Clock period of Destination clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.008 ns
            Info: + Shortest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to destination register is 2.519 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X23_Y17_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
                Info: Total cell delay = 0.602 ns ( 23.90 % )
                Info: Total interconnect delay = 1.917 ns ( 76.10 % )
            Info: - Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to source register is 2.511 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X15_Y17_N17; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer|column[7]'
                Info: Total cell delay = 0.602 ns ( 23.97 % )
                Info: Total interconnect delay = 1.909 ns ( 76.03 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 12.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y17_N17; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer|column[7]'
        Info: 2: + IC(0.936 ns) + CELL(0.495 ns) = 1.431 ns; Loc. = LCCOMB_X19_Y17_N0; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.511 ns; Loc. = LCCOMB_X19_Y17_N2; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.591 ns; Loc. = LCCOMB_X19_Y17_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.049 ns; Loc. = LCCOMB_X19_Y17_N6; Fanout = 17; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6'
        Info: 6: + IC(0.850 ns) + CELL(0.178 ns) = 3.077 ns; Loc. = LCCOMB_X16_Y17_N8; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[51]~52'
        Info: 7: + IC(0.837 ns) + CELL(0.517 ns) = 4.431 ns; Loc. = LCCOMB_X19_Y17_N20; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~1'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.511 ns; Loc. = LCCOMB_X19_Y17_N22; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.591 ns; Loc. = LCCOMB_X19_Y17_N24; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.671 ns; Loc. = LCCOMB_X19_Y17_N26; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7'
        Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 5.129 ns; Loc. = LCCOMB_X19_Y17_N28; Fanout = 14; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8'
        Info: 12: + IC(0.830 ns) + CELL(0.178 ns) = 6.137 ns; Loc. = LCCOMB_X16_Y17_N12; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[60]~35'
        Info: 13: + IC(1.113 ns) + CELL(0.517 ns) = 7.767 ns; Loc. = LCCOMB_X24_Y17_N12; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~3'
        Info: 14: + IC(0.000 ns) + CELL(0.174 ns) = 7.941 ns; Loc. = LCCOMB_X24_Y17_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.021 ns; Loc. = LCCOMB_X24_Y17_N16; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7'
        Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 8.479 ns; Loc. = LCCOMB_X24_Y17_N18; Fanout = 10; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8'
        Info: 17: + IC(0.873 ns) + CELL(0.177 ns) = 9.529 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25'
        Info: 18: + IC(0.536 ns) + CELL(0.517 ns) = 10.582 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7'
        Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 11.040 ns; Loc. = LCCOMB_X24_Y17_N8; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8'
        Info: 20: + IC(0.788 ns) + CELL(0.178 ns) = 12.006 ns; Loc. = LCCOMB_X23_Y17_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B~10'
        Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 12.102 ns; Loc. = LCFF_X23_Y17_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
        Info: Total cell delay = 5.339 ns ( 44.12 % )
        Info: Total interconnect delay = 6.763 ns ( 55.88 % )
Info: Slack time is 2.912 ns for clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" between source register "VGA_Timer:comp_VGA_Timer|vsync" and destination register "LVDS_Coder:comp_LVDS_Coder|tx2[5]"
    Info: + Largest register to register requirement is 5.451 ns
        Info: + Setup relationship between source and destination is 5.714 ns
            Info: + Latch edge is 9.009 ns
                Info: Clock period of Destination clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 3.295 ns
                Info: Clock period of Source clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.024 ns
            Info: + Shortest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to destination register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X24_Y20_N31; Fanout = 1; REG Node = 'LVDS_Coder:comp_LVDS_Coder|tx2[5]'
                Info: Total cell delay = 0.602 ns ( 24.07 % )
                Info: Total interconnect delay = 1.899 ns ( 75.93 % )
            Info: - Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to source register is 2.525 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X14_Y15_N5; Fanout = 1; REG Node = 'VGA_Timer:comp_VGA_Timer|vsync'
                Info: Total cell delay = 0.602 ns ( 23.84 % )
                Info: Total interconnect delay = 1.923 ns ( 76.16 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 2.539 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N5; Fanout = 1; REG Node = 'VGA_Timer:comp_VGA_Timer|vsync'
        Info: 2: + IC(2.126 ns) + CELL(0.413 ns) = 2.539 ns; Loc. = LCFF_X24_Y20_N31; Fanout = 1; REG Node = 'LVDS_Coder:comp_LVDS_Coder|tx2[5]'
        Info: Total cell delay = 0.413 ns ( 16.27 % )
        Info: Total interconnect delay = 2.126 ns ( 83.73 % )
Info: No valid register-to-register data paths exist for clock "clock"
Info: Minimum slack time is 445 ps for clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" between source register "VGA_Video_Generator:comp_VGA_Video_Generator|B[2]" and destination register "VGA_Video_Generator:comp_VGA_Video_Generator|B[2]"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y17_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X23_Y17_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B~10'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X23_Y17_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to destination register is 2.519 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X23_Y17_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
                Info: Total cell delay = 0.602 ns ( 23.90 % )
                Info: Total interconnect delay = 1.917 ns ( 76.10 % )
            Info: - Shortest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0" to source register is 2.519 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X23_Y17_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator|B[2]'
                Info: Total cell delay = 0.602 ns ( 23.90 % )
                Info: Total interconnect delay = 1.917 ns ( 76.10 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is 445 ps for clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" between source register "LVDS_tx:comp_LVDS_tx|counter[2]" and destination register "LVDS_tx:comp_LVDS_tx|counter[2]"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N21; Fanout = 7; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X24_Y20_N20; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx|counter~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X24_Y20_N21; Fanout = 7; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[2]'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to destination register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X24_Y20_N21; Fanout = 7; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[2]'
                Info: Total cell delay = 0.602 ns ( 24.07 % )
                Info: Total interconnect delay = 1.899 ns ( 75.93 % )
            Info: - Shortest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to source register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X24_Y20_N21; Fanout = 7; REG Node = 'LVDS_tx:comp_LVDS_tx|counter[2]'
                Info: Total cell delay = 0.602 ns ( 24.07 % )
                Info: Total interconnect delay = 1.899 ns ( 75.93 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tco from clock "clock" to destination pin "tx2" through register "LVDS_tx:comp_LVDS_tx|tx2_out" is 5.744 ns
    Info: + Offset between input clock "clock" and output clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" is -2.419 ns
    Info: + Longest clock path from clock "pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1" to source register is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.501 ns; Loc. = LCFF_X24_Y20_N9; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx|tx2_out'
        Info: Total cell delay = 0.602 ns ( 24.07 % )
        Info: Total interconnect delay = 1.899 ns ( 75.93 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.385 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N9; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx|tx2_out'
        Info: 2: + IC(2.535 ns) + CELL(2.850 ns) = 5.385 ns; Loc. = PIN_F22; Fanout = 0; PIN Node = 'tx2'
        Info: Total cell delay = 2.850 ns ( 52.92 % )
        Info: Total interconnect delay = 2.535 ns ( 47.08 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 249 megabytes
    Info: Processing ended: Tue Mar 27 19:48:19 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


