
Hand_Lmcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800ea68  0800ea68  0001ea68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef2c  0800ef2c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef2c  0800ef2c  0001ef2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef34  0800ef34  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef34  0800ef34  0001ef34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef38  0800ef38  0001ef38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800ef3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000974  200001d8  0800f110  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b4c  0800f110  00020b4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c8a1  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003edb  00000000  00000000  0003cae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001798  00000000  00000000  000409c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001243  00000000  00000000  00042160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bb95  00000000  00000000  000433a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e442  00000000  00000000  0006ef38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010b290  00000000  00000000  0008d37a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007758  00000000  00000000  0019860c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0019fd64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ea50 	.word	0x0800ea50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800ea50 	.word	0x0800ea50

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b9a6 	b.w	8000f4c <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f83c 	bl	8000c84 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2lz>:
 8000c18:	b538      	push	{r3, r4, r5, lr}
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	4604      	mov	r4, r0
 8000c20:	460d      	mov	r5, r1
 8000c22:	f7ff ff5b 	bl	8000adc <__aeabi_dcmplt>
 8000c26:	b928      	cbnz	r0, 8000c34 <__aeabi_d2lz+0x1c>
 8000c28:	4620      	mov	r0, r4
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c30:	f000 b80a 	b.w	8000c48 <__aeabi_d2ulz>
 8000c34:	4620      	mov	r0, r4
 8000c36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c3a:	f000 f805 	bl	8000c48 <__aeabi_d2ulz>
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	bd38      	pop	{r3, r4, r5, pc}
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2ulz>:
 8000c48:	b5d0      	push	{r4, r6, r7, lr}
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <__aeabi_d2ulz+0x34>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	4606      	mov	r6, r0
 8000c50:	460f      	mov	r7, r1
 8000c52:	f7ff fcd1 	bl	80005f8 <__aeabi_dmul>
 8000c56:	f7ff ffa7 	bl	8000ba8 <__aeabi_d2uiz>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	f7ff fc52 	bl	8000504 <__aeabi_ui2d>
 8000c60:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <__aeabi_d2ulz+0x38>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f7ff fcc8 	bl	80005f8 <__aeabi_dmul>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	4639      	mov	r1, r7
 8000c70:	f7ff fb0a 	bl	8000288 <__aeabi_dsub>
 8000c74:	f7ff ff98 	bl	8000ba8 <__aeabi_d2uiz>
 8000c78:	4621      	mov	r1, r4
 8000c7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c7c:	3df00000 	.word	0x3df00000
 8000c80:	41f00000 	.word	0x41f00000

08000c84 <__udivmoddi4>:
 8000c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c88:	9e08      	ldr	r6, [sp, #32]
 8000c8a:	460d      	mov	r5, r1
 8000c8c:	4604      	mov	r4, r0
 8000c8e:	460f      	mov	r7, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14a      	bne.n	8000d2a <__udivmoddi4+0xa6>
 8000c94:	428a      	cmp	r2, r1
 8000c96:	4694      	mov	ip, r2
 8000c98:	d965      	bls.n	8000d66 <__udivmoddi4+0xe2>
 8000c9a:	fab2 f382 	clz	r3, r2
 8000c9e:	b143      	cbz	r3, 8000cb2 <__udivmoddi4+0x2e>
 8000ca0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca4:	f1c3 0220 	rsb	r2, r3, #32
 8000ca8:	409f      	lsls	r7, r3
 8000caa:	fa20 f202 	lsr.w	r2, r0, r2
 8000cae:	4317      	orrs	r7, r2
 8000cb0:	409c      	lsls	r4, r3
 8000cb2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cb6:	fa1f f58c 	uxth.w	r5, ip
 8000cba:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cbe:	0c22      	lsrs	r2, r4, #16
 8000cc0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cc8:	fb01 f005 	mul.w	r0, r1, r5
 8000ccc:	4290      	cmp	r0, r2
 8000cce:	d90a      	bls.n	8000ce6 <__udivmoddi4+0x62>
 8000cd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cd8:	f080 811c 	bcs.w	8000f14 <__udivmoddi4+0x290>
 8000cdc:	4290      	cmp	r0, r2
 8000cde:	f240 8119 	bls.w	8000f14 <__udivmoddi4+0x290>
 8000ce2:	3902      	subs	r1, #2
 8000ce4:	4462      	add	r2, ip
 8000ce6:	1a12      	subs	r2, r2, r0
 8000ce8:	b2a4      	uxth	r4, r4
 8000cea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cf6:	fb00 f505 	mul.w	r5, r0, r5
 8000cfa:	42a5      	cmp	r5, r4
 8000cfc:	d90a      	bls.n	8000d14 <__udivmoddi4+0x90>
 8000cfe:	eb1c 0404 	adds.w	r4, ip, r4
 8000d02:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x294>
 8000d0a:	42a5      	cmp	r5, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x294>
 8000d10:	4464      	add	r4, ip
 8000d12:	3802      	subs	r0, #2
 8000d14:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d18:	1b64      	subs	r4, r4, r5
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	b11e      	cbz	r6, 8000d26 <__udivmoddi4+0xa2>
 8000d1e:	40dc      	lsrs	r4, r3
 8000d20:	2300      	movs	r3, #0
 8000d22:	e9c6 4300 	strd	r4, r3, [r6]
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0xbc>
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f000 80ed 	beq.w	8000f0e <__udivmoddi4+0x28a>
 8000d34:	2100      	movs	r1, #0
 8000d36:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d40:	fab3 f183 	clz	r1, r3
 8000d44:	2900      	cmp	r1, #0
 8000d46:	d149      	bne.n	8000ddc <__udivmoddi4+0x158>
 8000d48:	42ab      	cmp	r3, r5
 8000d4a:	d302      	bcc.n	8000d52 <__udivmoddi4+0xce>
 8000d4c:	4282      	cmp	r2, r0
 8000d4e:	f200 80f8 	bhi.w	8000f42 <__udivmoddi4+0x2be>
 8000d52:	1a84      	subs	r4, r0, r2
 8000d54:	eb65 0203 	sbc.w	r2, r5, r3
 8000d58:	2001      	movs	r0, #1
 8000d5a:	4617      	mov	r7, r2
 8000d5c:	2e00      	cmp	r6, #0
 8000d5e:	d0e2      	beq.n	8000d26 <__udivmoddi4+0xa2>
 8000d60:	e9c6 4700 	strd	r4, r7, [r6]
 8000d64:	e7df      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000d66:	b902      	cbnz	r2, 8000d6a <__udivmoddi4+0xe6>
 8000d68:	deff      	udf	#255	; 0xff
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8090 	bne.w	8000e94 <__udivmoddi4+0x210>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7a:	fa1f fe8c 	uxth.w	lr, ip
 8000d7e:	2101      	movs	r1, #1
 8000d80:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d84:	fb07 2015 	mls	r0, r7, r5, r2
 8000d88:	0c22      	lsrs	r2, r4, #16
 8000d8a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d8e:	fb0e f005 	mul.w	r0, lr, r5
 8000d92:	4290      	cmp	r0, r2
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x124>
 8000d96:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d9e:	d202      	bcs.n	8000da6 <__udivmoddi4+0x122>
 8000da0:	4290      	cmp	r0, r2
 8000da2:	f200 80cb 	bhi.w	8000f3c <__udivmoddi4+0x2b8>
 8000da6:	4645      	mov	r5, r8
 8000da8:	1a12      	subs	r2, r2, r0
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db0:	fb07 2210 	mls	r2, r7, r0, r2
 8000db4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db8:	fb0e fe00 	mul.w	lr, lr, r0
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x14e>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc8:	d202      	bcs.n	8000dd0 <__udivmoddi4+0x14c>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	f200 80bb 	bhi.w	8000f46 <__udivmoddi4+0x2c2>
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	eba4 040e 	sub.w	r4, r4, lr
 8000dd6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dda:	e79f      	b.n	8000d1c <__udivmoddi4+0x98>
 8000ddc:	f1c1 0720 	rsb	r7, r1, #32
 8000de0:	408b      	lsls	r3, r1
 8000de2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dea:	fa05 f401 	lsl.w	r4, r5, r1
 8000dee:	fa20 f307 	lsr.w	r3, r0, r7
 8000df2:	40fd      	lsrs	r5, r7
 8000df4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df8:	4323      	orrs	r3, r4
 8000dfa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	fb09 5518 	mls	r5, r9, r8, r5
 8000e06:	0c1c      	lsrs	r4, r3, #16
 8000e08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e0c:	fb08 f50e 	mul.w	r5, r8, lr
 8000e10:	42a5      	cmp	r5, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1a:	d90b      	bls.n	8000e34 <__udivmoddi4+0x1b0>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e24:	f080 8088 	bcs.w	8000f38 <__udivmoddi4+0x2b4>
 8000e28:	42a5      	cmp	r5, r4
 8000e2a:	f240 8085 	bls.w	8000f38 <__udivmoddi4+0x2b4>
 8000e2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e32:	4464      	add	r4, ip
 8000e34:	1b64      	subs	r4, r4, r5
 8000e36:	b29d      	uxth	r5, r3
 8000e38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000e40:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e44:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e48:	45a6      	cmp	lr, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x1da>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e54:	d26c      	bcs.n	8000f30 <__udivmoddi4+0x2ac>
 8000e56:	45a6      	cmp	lr, r4
 8000e58:	d96a      	bls.n	8000f30 <__udivmoddi4+0x2ac>
 8000e5a:	3b02      	subs	r3, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e62:	fba3 9502 	umull	r9, r5, r3, r2
 8000e66:	eba4 040e 	sub.w	r4, r4, lr
 8000e6a:	42ac      	cmp	r4, r5
 8000e6c:	46c8      	mov	r8, r9
 8000e6e:	46ae      	mov	lr, r5
 8000e70:	d356      	bcc.n	8000f20 <__udivmoddi4+0x29c>
 8000e72:	d053      	beq.n	8000f1c <__udivmoddi4+0x298>
 8000e74:	b156      	cbz	r6, 8000e8c <__udivmoddi4+0x208>
 8000e76:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7a:	eb64 040e 	sbc.w	r4, r4, lr
 8000e7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e82:	40ca      	lsrs	r2, r1
 8000e84:	40cc      	lsrs	r4, r1
 8000e86:	4317      	orrs	r7, r2
 8000e88:	e9c6 7400 	strd	r7, r4, [r6]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	2100      	movs	r1, #0
 8000e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e94:	f1c3 0120 	rsb	r1, r3, #32
 8000e98:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e9c:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea0:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea4:	409d      	lsls	r5, r3
 8000ea6:	432a      	orrs	r2, r5
 8000ea8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb4:	fb07 1510 	mls	r5, r7, r0, r1
 8000eb8:	0c11      	lsrs	r1, r2, #16
 8000eba:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ebe:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec2:	428d      	cmp	r5, r1
 8000ec4:	fa04 f403 	lsl.w	r4, r4, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x258>
 8000eca:	eb1c 0101 	adds.w	r1, ip, r1
 8000ece:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed2:	d22f      	bcs.n	8000f34 <__udivmoddi4+0x2b0>
 8000ed4:	428d      	cmp	r5, r1
 8000ed6:	d92d      	bls.n	8000f34 <__udivmoddi4+0x2b0>
 8000ed8:	3802      	subs	r0, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1b49      	subs	r1, r1, r5
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee4:	fb07 1115 	mls	r1, r7, r5, r1
 8000ee8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eec:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef0:	4291      	cmp	r1, r2
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x282>
 8000ef4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ef8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000efc:	d216      	bcs.n	8000f2c <__udivmoddi4+0x2a8>
 8000efe:	4291      	cmp	r1, r2
 8000f00:	d914      	bls.n	8000f2c <__udivmoddi4+0x2a8>
 8000f02:	3d02      	subs	r5, #2
 8000f04:	4462      	add	r2, ip
 8000f06:	1a52      	subs	r2, r2, r1
 8000f08:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f0c:	e738      	b.n	8000d80 <__udivmoddi4+0xfc>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e708      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000f14:	4639      	mov	r1, r7
 8000f16:	e6e6      	b.n	8000ce6 <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x90>
 8000f1c:	4548      	cmp	r0, r9
 8000f1e:	d2a9      	bcs.n	8000e74 <__udivmoddi4+0x1f0>
 8000f20:	ebb9 0802 	subs.w	r8, r9, r2
 8000f24:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	e7a3      	b.n	8000e74 <__udivmoddi4+0x1f0>
 8000f2c:	4645      	mov	r5, r8
 8000f2e:	e7ea      	b.n	8000f06 <__udivmoddi4+0x282>
 8000f30:	462b      	mov	r3, r5
 8000f32:	e794      	b.n	8000e5e <__udivmoddi4+0x1da>
 8000f34:	4640      	mov	r0, r8
 8000f36:	e7d1      	b.n	8000edc <__udivmoddi4+0x258>
 8000f38:	46d0      	mov	r8, sl
 8000f3a:	e77b      	b.n	8000e34 <__udivmoddi4+0x1b0>
 8000f3c:	3d02      	subs	r5, #2
 8000f3e:	4462      	add	r2, ip
 8000f40:	e732      	b.n	8000da8 <__udivmoddi4+0x124>
 8000f42:	4608      	mov	r0, r1
 8000f44:	e70a      	b.n	8000d5c <__udivmoddi4+0xd8>
 8000f46:	4464      	add	r4, ip
 8000f48:	3802      	subs	r0, #2
 8000f4a:	e742      	b.n	8000dd2 <__udivmoddi4+0x14e>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <ProcessUartData>:

/*
 * Function1--------------------------
 */
void ProcessUartData(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
	//remove noise in receive packet
	uint16_t counter=0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	80fb      	strh	r3, [r7, #6]
	for(counter=uartCounter;counter>0;counter--)
 8000f5a:	4b90      	ldr	r3, [pc, #576]	; (800119c <ProcessUartData+0x24c>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	80fb      	strh	r3, [r7, #6]
 8000f60:	e034      	b.n	8000fcc <ProcessUartData+0x7c>
	{
		if ((uartRecieveBuffer[counter] == '{'&&uartRecieveBuffer[counter+2] == 'P'&& uartRecieveBuffer[counter+3] == ':')&&(uartRecieveBuffer[counter+1] == 'P'||uartRecieveBuffer[counter+1] == 'S')) {
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	4a8e      	ldr	r2, [pc, #568]	; (80011a0 <ProcessUartData+0x250>)
 8000f66:	5cd3      	ldrb	r3, [r2, r3]
 8000f68:	2b7b      	cmp	r3, #123	; 0x7b
 8000f6a:	d12c      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f6c:	88fb      	ldrh	r3, [r7, #6]
 8000f6e:	3302      	adds	r3, #2
 8000f70:	4a8b      	ldr	r2, [pc, #556]	; (80011a0 <ProcessUartData+0x250>)
 8000f72:	5cd3      	ldrb	r3, [r2, r3]
 8000f74:	2b50      	cmp	r3, #80	; 0x50
 8000f76:	d126      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f78:	88fb      	ldrh	r3, [r7, #6]
 8000f7a:	3303      	adds	r3, #3
 8000f7c:	4a88      	ldr	r2, [pc, #544]	; (80011a0 <ProcessUartData+0x250>)
 8000f7e:	5cd3      	ldrb	r3, [r2, r3]
 8000f80:	2b3a      	cmp	r3, #58	; 0x3a
 8000f82:	d120      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	3301      	adds	r3, #1
 8000f88:	4a85      	ldr	r2, [pc, #532]	; (80011a0 <ProcessUartData+0x250>)
 8000f8a:	5cd3      	ldrb	r3, [r2, r3]
 8000f8c:	2b50      	cmp	r3, #80	; 0x50
 8000f8e:	d005      	beq.n	8000f9c <ProcessUartData+0x4c>
 8000f90:	88fb      	ldrh	r3, [r7, #6]
 8000f92:	3301      	adds	r3, #1
 8000f94:	4a82      	ldr	r2, [pc, #520]	; (80011a0 <ProcessUartData+0x250>)
 8000f96:	5cd3      	ldrb	r3, [r2, r3]
 8000f98:	2b53      	cmp	r3, #83	; 0x53
 8000f9a:	d114      	bne.n	8000fc6 <ProcessUartData+0x76>
			for(uint16_t i=0 ; i<uartCounter ; i++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	80bb      	strh	r3, [r7, #4]
 8000fa0:	e00a      	b.n	8000fb8 <ProcessUartData+0x68>
			{
				uartRecieveBuffer[i]=uartRecieveBuffer[counter+i];
 8000fa2:	88fa      	ldrh	r2, [r7, #6]
 8000fa4:	88bb      	ldrh	r3, [r7, #4]
 8000fa6:	441a      	add	r2, r3
 8000fa8:	88bb      	ldrh	r3, [r7, #4]
 8000faa:	497d      	ldr	r1, [pc, #500]	; (80011a0 <ProcessUartData+0x250>)
 8000fac:	5c89      	ldrb	r1, [r1, r2]
 8000fae:	4a7c      	ldr	r2, [pc, #496]	; (80011a0 <ProcessUartData+0x250>)
 8000fb0:	54d1      	strb	r1, [r2, r3]
			for(uint16_t i=0 ; i<uartCounter ; i++)
 8000fb2:	88bb      	ldrh	r3, [r7, #4]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	80bb      	strh	r3, [r7, #4]
 8000fb8:	4b78      	ldr	r3, [pc, #480]	; (800119c <ProcessUartData+0x24c>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	88ba      	ldrh	r2, [r7, #4]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d3ee      	bcc.n	8000fa2 <ProcessUartData+0x52>
			}
			break;
 8000fc4:	e005      	b.n	8000fd2 <ProcessUartData+0x82>
	for(counter=uartCounter;counter>0;counter--)
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	80fb      	strh	r3, [r7, #6]
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d1c7      	bne.n	8000f62 <ProcessUartData+0x12>
		}
	}
	if(strstr(uartRecieveBuffer,"{SP:"))
 8000fd2:	4974      	ldr	r1, [pc, #464]	; (80011a4 <ProcessUartData+0x254>)
 8000fd4:	4872      	ldr	r0, [pc, #456]	; (80011a0 <ProcessUartData+0x250>)
 8000fd6:	f00a ffa2 	bl	800bf1e <strstr>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d003      	beq.n	8000fe8 <ProcessUartData+0x98>
	{
		control_mode=speed_mode;
 8000fe0:	4b71      	ldr	r3, [pc, #452]	; (80011a8 <ProcessUartData+0x258>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	e009      	b.n	8000ffc <ProcessUartData+0xac>
	}
	else if(strstr(uartRecieveBuffer,"{PP:"))
 8000fe8:	4970      	ldr	r1, [pc, #448]	; (80011ac <ProcessUartData+0x25c>)
 8000fea:	486d      	ldr	r0, [pc, #436]	; (80011a0 <ProcessUartData+0x250>)
 8000fec:	f00a ff97 	bl	800bf1e <strstr>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d002      	beq.n	8000ffc <ProcessUartData+0xac>
	{
		control_mode=position_mode;
 8000ff6:	4b6c      	ldr	r3, [pc, #432]	; (80011a8 <ProcessUartData+0x258>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	701a      	strb	r2, [r3, #0]
	}
	//parse receive data
	char* result;
	result= memchr(uartRecieveBuffer, ':', strlen(uartRecieveBuffer));
 8000ffc:	4868      	ldr	r0, [pc, #416]	; (80011a0 <ProcessUartData+0x250>)
 8000ffe:	f7ff f937 	bl	8000270 <strlen>
 8001002:	4603      	mov	r3, r0
 8001004:	461a      	mov	r2, r3
 8001006:	213a      	movs	r1, #58	; 0x3a
 8001008:	4865      	ldr	r0, [pc, #404]	; (80011a0 <ProcessUartData+0x250>)
 800100a:	f7ff f8e1 	bl	80001d0 <memchr>
 800100e:	6038      	str	r0, [r7, #0]
	Fingers_Status.Pinky.SetPoint = atof(result+1);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	3301      	adds	r3, #1
 8001014:	4618      	mov	r0, r3
 8001016:	f009 fbd3 	bl	800a7c0 <atof>
 800101a:	eeb0 7a40 	vmov.f32	s14, s0
 800101e:	eef0 7a60 	vmov.f32	s15, s1
 8001022:	4b63      	ldr	r3, [pc, #396]	; (80011b0 <ProcessUartData+0x260>)
 8001024:	ed83 7b98 	vstr	d7, [r3, #608]	; 0x260
	if(Fingers_Status.Pinky.SetPoint>100)
 8001028:	4b61      	ldr	r3, [pc, #388]	; (80011b0 <ProcessUartData+0x260>)
 800102a:	e9d3 0198 	ldrd	r0, r1, [r3, #608]	; 0x260
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	4b60      	ldr	r3, [pc, #384]	; (80011b4 <ProcessUartData+0x264>)
 8001034:	f7ff fd70 	bl	8000b18 <__aeabi_dcmpgt>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d005      	beq.n	800104a <ProcessUartData+0xfa>
		Fingers_Status.Pinky.SetPoint=100;
 800103e:	495c      	ldr	r1, [pc, #368]	; (80011b0 <ProcessUartData+0x260>)
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	4b5b      	ldr	r3, [pc, #364]	; (80011b4 <ProcessUartData+0x264>)
 8001046:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
	result= memchr(uartRecieveBuffer, 'R', strlen(uartRecieveBuffer));
 800104a:	4855      	ldr	r0, [pc, #340]	; (80011a0 <ProcessUartData+0x250>)
 800104c:	f7ff f910 	bl	8000270 <strlen>
 8001050:	4603      	mov	r3, r0
 8001052:	461a      	mov	r2, r3
 8001054:	2152      	movs	r1, #82	; 0x52
 8001056:	4852      	ldr	r0, [pc, #328]	; (80011a0 <ProcessUartData+0x250>)
 8001058:	f7ff f8ba 	bl	80001d0 <memchr>
 800105c:	6038      	str	r0, [r7, #0]
	Fingers_Status.Ring.SetPoint = atof(result+2);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	3302      	adds	r3, #2
 8001062:	4618      	mov	r0, r3
 8001064:	f009 fbac 	bl	800a7c0 <atof>
 8001068:	eeb0 7a40 	vmov.f32	s14, s0
 800106c:	eef0 7a60 	vmov.f32	s15, s1
 8001070:	4b4f      	ldr	r3, [pc, #316]	; (80011b0 <ProcessUartData+0x260>)
 8001072:	ed83 7b72 	vstr	d7, [r3, #456]	; 0x1c8
	if(Fingers_Status.Ring.SetPoint>100)
 8001076:	4b4e      	ldr	r3, [pc, #312]	; (80011b0 <ProcessUartData+0x260>)
 8001078:	e9d3 0172 	ldrd	r0, r1, [r3, #456]	; 0x1c8
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	4b4c      	ldr	r3, [pc, #304]	; (80011b4 <ProcessUartData+0x264>)
 8001082:	f7ff fd49 	bl	8000b18 <__aeabi_dcmpgt>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d005      	beq.n	8001098 <ProcessUartData+0x148>
		Fingers_Status.Ring.SetPoint=100;
 800108c:	4948      	ldr	r1, [pc, #288]	; (80011b0 <ProcessUartData+0x260>)
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	4b48      	ldr	r3, [pc, #288]	; (80011b4 <ProcessUartData+0x264>)
 8001094:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
	result= memchr(uartRecieveBuffer, 'M', strlen(uartRecieveBuffer));
 8001098:	4841      	ldr	r0, [pc, #260]	; (80011a0 <ProcessUartData+0x250>)
 800109a:	f7ff f8e9 	bl	8000270 <strlen>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	214d      	movs	r1, #77	; 0x4d
 80010a4:	483e      	ldr	r0, [pc, #248]	; (80011a0 <ProcessUartData+0x250>)
 80010a6:	f7ff f893 	bl	80001d0 <memchr>
 80010aa:	6038      	str	r0, [r7, #0]
	Fingers_Status.Middle.SetPoint= atof(result+2);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	3302      	adds	r3, #2
 80010b0:	4618      	mov	r0, r3
 80010b2:	f009 fb85 	bl	800a7c0 <atof>
 80010b6:	eeb0 7a40 	vmov.f32	s14, s0
 80010ba:	eef0 7a60 	vmov.f32	s15, s1
 80010be:	4b3c      	ldr	r3, [pc, #240]	; (80011b0 <ProcessUartData+0x260>)
 80010c0:	ed83 7b4c 	vstr	d7, [r3, #304]	; 0x130
	if(Fingers_Status.Middle.SetPoint>100)
 80010c4:	4b3a      	ldr	r3, [pc, #232]	; (80011b0 <ProcessUartData+0x260>)
 80010c6:	e9d3 014c 	ldrd	r0, r1, [r3, #304]	; 0x130
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b39      	ldr	r3, [pc, #228]	; (80011b4 <ProcessUartData+0x264>)
 80010d0:	f7ff fd22 	bl	8000b18 <__aeabi_dcmpgt>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d005      	beq.n	80010e6 <ProcessUartData+0x196>
		Fingers_Status.Middle.SetPoint=100;
 80010da:	4935      	ldr	r1, [pc, #212]	; (80011b0 <ProcessUartData+0x260>)
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	4b34      	ldr	r3, [pc, #208]	; (80011b4 <ProcessUartData+0x264>)
 80010e2:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
	result= memchr(uartRecieveBuffer, 'I', strlen(uartRecieveBuffer));
 80010e6:	482e      	ldr	r0, [pc, #184]	; (80011a0 <ProcessUartData+0x250>)
 80010e8:	f7ff f8c2 	bl	8000270 <strlen>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	2149      	movs	r1, #73	; 0x49
 80010f2:	482b      	ldr	r0, [pc, #172]	; (80011a0 <ProcessUartData+0x250>)
 80010f4:	f7ff f86c 	bl	80001d0 <memchr>
 80010f8:	6038      	str	r0, [r7, #0]
	Fingers_Status.Index.SetPoint= atof(result+2);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	3302      	adds	r3, #2
 80010fe:	4618      	mov	r0, r3
 8001100:	f009 fb5e 	bl	800a7c0 <atof>
 8001104:	eeb0 7a40 	vmov.f32	s14, s0
 8001108:	eef0 7a60 	vmov.f32	s15, s1
 800110c:	4b28      	ldr	r3, [pc, #160]	; (80011b0 <ProcessUartData+0x260>)
 800110e:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
	if(Fingers_Status.Index.SetPoint>100)
 8001112:	4b27      	ldr	r3, [pc, #156]	; (80011b0 <ProcessUartData+0x260>)
 8001114:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8001118:	f04f 0200 	mov.w	r2, #0
 800111c:	4b25      	ldr	r3, [pc, #148]	; (80011b4 <ProcessUartData+0x264>)
 800111e:	f7ff fcfb 	bl	8000b18 <__aeabi_dcmpgt>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d005      	beq.n	8001134 <ProcessUartData+0x1e4>
		Fingers_Status.Index.SetPoint=100;
 8001128:	4921      	ldr	r1, [pc, #132]	; (80011b0 <ProcessUartData+0x260>)
 800112a:	f04f 0200 	mov.w	r2, #0
 800112e:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <ProcessUartData+0x264>)
 8001130:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
	result= memchr(uartRecieveBuffer, 'T', strlen(uartRecieveBuffer));
 8001134:	481a      	ldr	r0, [pc, #104]	; (80011a0 <ProcessUartData+0x250>)
 8001136:	f7ff f89b 	bl	8000270 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	2154      	movs	r1, #84	; 0x54
 8001140:	4817      	ldr	r0, [pc, #92]	; (80011a0 <ProcessUartData+0x250>)
 8001142:	f7ff f845 	bl	80001d0 <memchr>
 8001146:	6038      	str	r0, [r7, #0]
	Fingers_Status.Thumb.SetPoint= atof(result+2);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	3302      	adds	r3, #2
 800114c:	4618      	mov	r0, r3
 800114e:	f009 fb37 	bl	800a7c0 <atof>
 8001152:	eeb0 7a40 	vmov.f32	s14, s0
 8001156:	eef0 7a60 	vmov.f32	s15, s1
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <ProcessUartData+0x260>)
 800115c:	ed83 7b00 	vstr	d7, [r3]
	if(Fingers_Status.Thumb.SetPoint>100)
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <ProcessUartData+0x260>)
 8001162:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <ProcessUartData+0x264>)
 800116c:	f7ff fcd4 	bl	8000b18 <__aeabi_dcmpgt>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d005      	beq.n	8001182 <ProcessUartData+0x232>
		Fingers_Status.Thumb.SetPoint=100;
 8001176:	490e      	ldr	r1, [pc, #56]	; (80011b0 <ProcessUartData+0x260>)
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <ProcessUartData+0x264>)
 800117e:	e9c1 2300 	strd	r2, r3, [r1]
	send_data_UART=1;
 8001182:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <ProcessUartData+0x268>)
 8001184:	2201      	movs	r2, #1
 8001186:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800118c:	480b      	ldr	r0, [pc, #44]	; (80011bc <ProcessUartData+0x26c>)
 800118e:	f005 fae9 	bl	8006764 <HAL_GPIO_TogglePin>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200001f4 	.word	0x200001f4
 80011a0:	200001f8 	.word	0x200001f8
 80011a4:	0800ea68 	.word	0x0800ea68
 80011a8:	20000327 	.word	0x20000327
 80011ac:	0800ea70 	.word	0x0800ea70
 80011b0:	200006f0 	.word	0x200006f0
 80011b4:	40590000 	.word	0x40590000
 80011b8:	20000326 	.word	0x20000326
 80011bc:	48000800 	.word	0x48000800

080011c0 <HAL_UART_RxCpltCallback>:
/*
 * Function2--------------------------
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART4) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a1c      	ldr	r2, [pc, #112]	; (8001240 <HAL_UART_RxCpltCallback+0x80>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d132      	bne.n	8001238 <HAL_UART_RxCpltCallback+0x78>
		uartRecieveBuffer[uartCounter]=RXuart;
 80011d2:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <HAL_UART_RxCpltCallback+0x88>)
 80011da:	7819      	ldrb	r1, [r3, #0]
 80011dc:	4b1b      	ldr	r3, [pc, #108]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011de:	5499      	strb	r1, [r3, r2]
		if(uartCounter>1)
 80011e0:	4b18      	ldr	r3, [pc, #96]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d91c      	bls.n	8001222 <HAL_UART_RxCpltCallback+0x62>
		{
			if (uartRecieveBuffer[uartCounter] == '\n'&&uartRecieveBuffer[uartCounter-1] == '\r'&& uartRecieveBuffer[uartCounter-2] == '}') {
 80011e8:	4b16      	ldr	r3, [pc, #88]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b17      	ldr	r3, [pc, #92]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011f0:	5c9b      	ldrb	r3, [r3, r2]
 80011f2:	2b0a      	cmp	r3, #10
 80011f4:	d115      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
 80011f6:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	4a13      	ldr	r2, [pc, #76]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011fe:	5cd3      	ldrb	r3, [r2, r3]
 8001200:	2b0d      	cmp	r3, #13
 8001202:	d10e      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
 8001204:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	3b02      	subs	r3, #2
 800120a:	4a10      	ldr	r2, [pc, #64]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 800120c:	5cd3      	ldrb	r3, [r2, r3]
 800120e:	2b7d      	cmp	r3, #125	; 0x7d
 8001210:	d107      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
				ProcessUartData();
 8001212:	f7ff fe9d 	bl	8000f50 <ProcessUartData>
				ManualControl=1;
 8001216:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <HAL_UART_RxCpltCallback+0x90>)
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]
				uartCounter=-1;
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 800121e:	22ff      	movs	r2, #255	; 0xff
 8001220:	701a      	strb	r2, [r3, #0]

//				for(uint16_t cleanCounter=0;cleanCounter<500;cleanCounter++)
//					uartRecieveBuffer[cleanCounter]=0;
			}
		}
		uartCounter++;
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 800122c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart4, &RXuart, 1);
 800122e:	2201      	movs	r2, #1
 8001230:	4905      	ldr	r1, [pc, #20]	; (8001248 <HAL_UART_RxCpltCallback+0x88>)
 8001232:	4808      	ldr	r0, [pc, #32]	; (8001254 <HAL_UART_RxCpltCallback+0x94>)
 8001234:	f007 ffde 	bl	80091f4 <HAL_UART_Receive_IT>
	}
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40004c00 	.word	0x40004c00
 8001244:	200001f4 	.word	0x200001f4
 8001248:	20000324 	.word	0x20000324
 800124c:	200001f8 	.word	0x200001f8
 8001250:	200009e8 	.word	0x200009e8
 8001254:	20000664 	.word	0x20000664

08001258 <HAL_UART_TxCpltCallback>:
/*
 * Function2--------------------------
*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a05      	ldr	r2, [pc, #20]	; (800127c <HAL_UART_TxCpltCallback+0x24>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d102      	bne.n	8001270 <HAL_UART_TxCpltCallback+0x18>
	{
		TX_State=idel;
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <HAL_UART_TxCpltCallback+0x28>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
	}
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	40013800 	.word	0x40013800
 8001280:	20000325 	.word	0x20000325

08001284 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	; 0x28
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
 80012a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012a6:	4b4c      	ldr	r3, [pc, #304]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012a8:	4a4c      	ldr	r2, [pc, #304]	; (80013dc <MX_ADC1_Init+0x158>)
 80012aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80012ac:	4b4a      	ldr	r3, [pc, #296]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80012b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b4:	4b48      	ldr	r3, [pc, #288]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ba:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012bc:	2200      	movs	r2, #0
 80012be:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012c0:	4b45      	ldr	r3, [pc, #276]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c6:	4b44      	ldr	r3, [pc, #272]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012c8:	2204      	movs	r2, #4
 80012ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012cc:	4b42      	ldr	r3, [pc, #264]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012d2:	4b41      	ldr	r3, [pc, #260]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 80012d8:	4b3f      	ldr	r3, [pc, #252]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012da:	2205      	movs	r2, #5
 80012dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012de:	4b3e      	ldr	r3, [pc, #248]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e6:	4b3c      	ldr	r3, [pc, #240]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ec:	4b3a      	ldr	r3, [pc, #232]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012f2:	4b39      	ldr	r3, [pc, #228]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012fa:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001300:	4b35      	ldr	r3, [pc, #212]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001308:	4833      	ldr	r0, [pc, #204]	; (80013d8 <MX_ADC1_Init+0x154>)
 800130a:	f003 fbc1 	bl	8004a90 <HAL_ADC_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001314:	f001 f93a 	bl	800258c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	482d      	ldr	r0, [pc, #180]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001324:	f004 fb10 	bl	8005948 <HAL_ADCEx_MultiModeConfigChannel>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800132e:	f001 f92d 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001332:	4b2b      	ldr	r3, [pc, #172]	; (80013e0 <MX_ADC1_Init+0x15c>)
 8001334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001336:	2306      	movs	r3, #6
 8001338:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800133a:	2307      	movs	r3, #7
 800133c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800133e:	237f      	movs	r3, #127	; 0x7f
 8001340:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001342:	2304      	movs	r3, #4
 8001344:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4619      	mov	r1, r3
 800134e:	4822      	ldr	r0, [pc, #136]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001350:	f003 fdc8 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800135a:	f001 f917 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800135e:	4b21      	ldr	r3, [pc, #132]	; (80013e4 <MX_ADC1_Init+0x160>)
 8001360:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001362:	230c      	movs	r3, #12
 8001364:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	4619      	mov	r1, r3
 800136a:	481b      	ldr	r0, [pc, #108]	; (80013d8 <MX_ADC1_Init+0x154>)
 800136c:	f003 fdba 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8001376:	f001 f909 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800137a:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <MX_ADC1_Init+0x164>)
 800137c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800137e:	2312      	movs	r3, #18
 8001380:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4619      	mov	r1, r3
 8001386:	4814      	ldr	r0, [pc, #80]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001388:	f003 fdac 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8001392:	f001 f8fb 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001396:	4b15      	ldr	r3, [pc, #84]	; (80013ec <MX_ADC1_Init+0x168>)
 8001398:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800139a:	2318      	movs	r3, #24
 800139c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	480d      	ldr	r0, [pc, #52]	; (80013d8 <MX_ADC1_Init+0x154>)
 80013a4:	f003 fd9e 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_ADC1_Init+0x12e>
  {
    Error_Handler();
 80013ae:	f001 f8ed 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <MX_ADC1_Init+0x16c>)
 80013b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80013b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_ADC1_Init+0x154>)
 80013c2:	f003 fd8f 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 80013cc:	f001 f8de 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	3728      	adds	r7, #40	; 0x28
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000328 	.word	0x20000328
 80013dc:	50040000 	.word	0x50040000
 80013e0:	2a000400 	.word	0x2a000400
 80013e4:	25b00200 	.word	0x25b00200
 80013e8:	1d500080 	.word	0x1d500080
 80013ec:	0c900008 	.word	0x0c900008
 80013f0:	10c00010 	.word	0x10c00010

080013f4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013fa:	463b      	mov	r3, r7
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
 8001408:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800140a:	4b4d      	ldr	r3, [pc, #308]	; (8001540 <MX_ADC2_Init+0x14c>)
 800140c:	4a4d      	ldr	r2, [pc, #308]	; (8001544 <MX_ADC2_Init+0x150>)
 800140e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8001410:	4b4b      	ldr	r3, [pc, #300]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001412:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001416:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001418:	4b49      	ldr	r3, [pc, #292]	; (8001540 <MX_ADC2_Init+0x14c>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800141e:	4b48      	ldr	r3, [pc, #288]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001420:	2200      	movs	r2, #0
 8001422:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001424:	4b46      	ldr	r3, [pc, #280]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001426:	2201      	movs	r2, #1
 8001428:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800142a:	4b45      	ldr	r3, [pc, #276]	; (8001540 <MX_ADC2_Init+0x14c>)
 800142c:	2204      	movs	r2, #4
 800142e:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001430:	4b43      	ldr	r3, [pc, #268]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001432:	2200      	movs	r2, #0
 8001434:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001436:	4b42      	ldr	r3, [pc, #264]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001438:	2201      	movs	r2, #1
 800143a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 6;
 800143c:	4b40      	ldr	r3, [pc, #256]	; (8001540 <MX_ADC2_Init+0x14c>)
 800143e:	2206      	movs	r2, #6
 8001440:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001442:	4b3f      	ldr	r3, [pc, #252]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001444:	2200      	movs	r2, #0
 8001446:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800144a:	4b3d      	ldr	r3, [pc, #244]	; (8001540 <MX_ADC2_Init+0x14c>)
 800144c:	2200      	movs	r2, #0
 800144e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001450:	4b3b      	ldr	r3, [pc, #236]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001452:	2200      	movs	r2, #0
 8001454:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001456:	4b3a      	ldr	r3, [pc, #232]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001458:	2201      	movs	r2, #1
 800145a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800145e:	4b38      	ldr	r3, [pc, #224]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001460:	2200      	movs	r2, #0
 8001462:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001464:	4b36      	ldr	r3, [pc, #216]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800146c:	4834      	ldr	r0, [pc, #208]	; (8001540 <MX_ADC2_Init+0x14c>)
 800146e:	f003 fb0f 	bl	8004a90 <HAL_ADC_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001478:	f001 f888 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800147c:	4b32      	ldr	r3, [pc, #200]	; (8001548 <MX_ADC2_Init+0x154>)
 800147e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001480:	2306      	movs	r3, #6
 8001482:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001484:	2307      	movs	r3, #7
 8001486:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001488:	237f      	movs	r3, #127	; 0x7f
 800148a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800148c:	2304      	movs	r3, #4
 800148e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	4619      	mov	r1, r3
 8001498:	4829      	ldr	r0, [pc, #164]	; (8001540 <MX_ADC2_Init+0x14c>)
 800149a:	f003 fd23 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 80014a4:	f001 f872 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80014a8:	4b28      	ldr	r3, [pc, #160]	; (800154c <MX_ADC2_Init+0x158>)
 80014aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014ac:	230c      	movs	r3, #12
 80014ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014b0:	463b      	mov	r3, r7
 80014b2:	4619      	mov	r1, r3
 80014b4:	4822      	ldr	r0, [pc, #136]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014b6:	f003 fd15 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 80014c0:	f001 f864 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80014c4:	4b22      	ldr	r3, [pc, #136]	; (8001550 <MX_ADC2_Init+0x15c>)
 80014c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014c8:	2312      	movs	r3, #18
 80014ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014cc:	463b      	mov	r3, r7
 80014ce:	4619      	mov	r1, r3
 80014d0:	481b      	ldr	r0, [pc, #108]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014d2:	f003 fd07 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC2_Init+0xec>
  {
    Error_Handler();
 80014dc:	f001 f856 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <MX_ADC2_Init+0x160>)
 80014e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80014e4:	2318      	movs	r3, #24
 80014e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014e8:	463b      	mov	r3, r7
 80014ea:	4619      	mov	r1, r3
 80014ec:	4814      	ldr	r0, [pc, #80]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014ee:	f003 fcf9 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_ADC2_Init+0x108>
  {
    Error_Handler();
 80014f8:	f001 f848 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <MX_ADC2_Init+0x164>)
 80014fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001500:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001504:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001506:	463b      	mov	r3, r7
 8001508:	4619      	mov	r1, r3
 800150a:	480d      	ldr	r0, [pc, #52]	; (8001540 <MX_ADC2_Init+0x14c>)
 800150c:	f003 fcea 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_ADC2_Init+0x126>
  {
    Error_Handler();
 8001516:	f001 f839 	bl	800258c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_ADC2_Init+0x168>)
 800151c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800151e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8001522:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_ADC2_Init+0x14c>)
 800152a:	f003 fcdb 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_ADC2_Init+0x144>
  {
    Error_Handler();
 8001534:	f001 f82a 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	2000038c 	.word	0x2000038c
 8001544:	50040100 	.word	0x50040100
 8001548:	04300002 	.word	0x04300002
 800154c:	08600004 	.word	0x08600004
 8001550:	19200040 	.word	0x19200040
 8001554:	21800100 	.word	0x21800100
 8001558:	2e300800 	.word	0x2e300800
 800155c:	32601000 	.word	0x32601000

08001560 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08e      	sub	sp, #56	; 0x38
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a61      	ldr	r2, [pc, #388]	; (8001704 <HAL_ADC_MspInit+0x1a4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d146      	bne.n	8001610 <HAL_ADC_MspInit+0xb0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001582:	4b61      	ldr	r3, [pc, #388]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	3301      	adds	r3, #1
 8001588:	4a5f      	ldr	r2, [pc, #380]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800158a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800158c:	4b5e      	ldr	r3, [pc, #376]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d10b      	bne.n	80015ac <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001594:	4b5d      	ldr	r3, [pc, #372]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001598:	4a5c      	ldr	r2, [pc, #368]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800159a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800159e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015a0:	4b5a      	ldr	r3, [pc, #360]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015a8:	623b      	str	r3, [r7, #32]
 80015aa:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ac:	4b57      	ldr	r3, [pc, #348]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b0:	4a56      	ldr	r2, [pc, #344]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015b2:	f043 0304 	orr.w	r3, r3, #4
 80015b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b8:	4b54      	ldr	r3, [pc, #336]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	61fb      	str	r3, [r7, #28]
 80015c2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	4b51      	ldr	r3, [pc, #324]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c8:	4a50      	ldr	r2, [pc, #320]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d0:	4b4e      	ldr	r3, [pc, #312]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> ADC1_IN4
    PA2     ------> ADC1_IN7
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = Iprop_Motor4_Pin|Iprop_Motor5_Pin;
 80015dc:	230c      	movs	r3, #12
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015e0:	230b      	movs	r3, #11
 80015e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ec:	4619      	mov	r1, r3
 80015ee:	4848      	ldr	r0, [pc, #288]	; (8001710 <HAL_ADC_MspInit+0x1b0>)
 80015f0:	f004 fede 	bl	80063b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Iprop_Motor3_Pin|Iprop_Motor2_Pin|Iprop_Motor1_Pin;
 80015f4:	2334      	movs	r3, #52	; 0x34
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015f8:	230b      	movs	r3, #11
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001604:	4619      	mov	r1, r3
 8001606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160a:	f004 fed1 	bl	80063b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800160e:	e075      	b.n	80016fc <HAL_ADC_MspInit+0x19c>
  else if(adcHandle->Instance==ADC2)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a3f      	ldr	r2, [pc, #252]	; (8001714 <HAL_ADC_MspInit+0x1b4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d170      	bne.n	80016fc <HAL_ADC_MspInit+0x19c>
    HAL_RCC_ADC_CLK_ENABLED++;
 800161a:	4b3b      	ldr	r3, [pc, #236]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	3301      	adds	r3, #1
 8001620:	4a39      	ldr	r2, [pc, #228]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001622:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001624:	4b38      	ldr	r3, [pc, #224]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d10b      	bne.n	8001644 <HAL_ADC_MspInit+0xe4>
      __HAL_RCC_ADC_CLK_ENABLE();
 800162c:	4b37      	ldr	r3, [pc, #220]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800162e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001630:	4a36      	ldr	r2, [pc, #216]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001632:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001636:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001638:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800163a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001644:	4b31      	ldr	r3, [pc, #196]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001648:	4a30      	ldr	r2, [pc, #192]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800164a:	f043 0304 	orr.w	r3, r3, #4
 800164e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001650:	4b2e      	ldr	r3, [pc, #184]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001652:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	613b      	str	r3, [r7, #16]
 800165a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165c:	4b2b      	ldr	r3, [pc, #172]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800165e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001660:	4a2a      	ldr	r2, [pc, #168]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001668:	4b28      	ldr	r3, [pc, #160]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800166a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ACS_Motor5_Pin|ACS_Motor4_Pin;
 8001674:	2303      	movs	r3, #3
 8001676:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001678:	230b      	movs	r3, #11
 800167a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001680:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001684:	4619      	mov	r1, r3
 8001686:	4822      	ldr	r0, [pc, #136]	; (8001710 <HAL_ADC_MspInit+0x1b0>)
 8001688:	f004 fe92 	bl	80063b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ACS_Motor3_Pin|ACS_Motor2_Pin|ACS_Motor1_Pin|battery_Pin;
 800168c:	23ca      	movs	r3, #202	; 0xca
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001690:	230b      	movs	r3, #11
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800169c:	4619      	mov	r1, r3
 800169e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a2:	f004 fe85 	bl	80063b0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80016a6:	4b1c      	ldr	r3, [pc, #112]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016a8:	4a1c      	ldr	r2, [pc, #112]	; (800171c <HAL_ADC_MspInit+0x1bc>)
 80016aa:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_0;
 80016ac:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016b2:	4b19      	ldr	r3, [pc, #100]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80016b8:	4b17      	ldr	r3, [pc, #92]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80016be:	4b16      	ldr	r3, [pc, #88]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016c4:	4b14      	ldr	r3, [pc, #80]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016ca:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016cc:	4b12      	ldr	r3, [pc, #72]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016d2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80016d4:	4b10      	ldr	r3, [pc, #64]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016d6:	2220      	movs	r2, #32
 80016d8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80016da:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80016e0:	480d      	ldr	r0, [pc, #52]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016e2:	f004 fbef 	bl	8005ec4 <HAL_DMA_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <HAL_ADC_MspInit+0x190>
      Error_Handler();
 80016ec:	f000 ff4e 	bl	800258c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4a09      	ldr	r2, [pc, #36]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80016f6:	4a08      	ldr	r2, [pc, #32]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6293      	str	r3, [r2, #40]	; 0x28
}
 80016fc:	bf00      	nop
 80016fe:	3738      	adds	r7, #56	; 0x38
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	50040000 	.word	0x50040000
 8001708:	20000438 	.word	0x20000438
 800170c:	40021000 	.word	0x40021000
 8001710:	48000800 	.word	0x48000800
 8001714:	50040100 	.word	0x50040100
 8001718:	200003f0 	.word	0x200003f0
 800171c:	4002001c 	.word	0x4002001c

08001720 <ADC_ReadCurrent_Pinky>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Pinky()
{
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	af00      	add	r7, sp, #0
	Fingers_Status.Pinky.Current=(Fingers_Status.Pinky.Current+(0.01*ADCData[Pinky]))/1.01;
 8001724:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001726:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fefa 	bl	8000524 <__aeabi_i2d>
 8001730:	4604      	mov	r4, r0
 8001732:	460d      	mov	r5, r1
 8001734:	4b23      	ldr	r3, [pc, #140]	; (80017c4 <ADC_ReadCurrent_Pinky+0xa4>)
 8001736:	891b      	ldrh	r3, [r3, #8]
 8001738:	b29b      	uxth	r3, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe fef2 	bl	8000524 <__aeabi_i2d>
 8001740:	a31b      	add	r3, pc, #108	; (adr r3, 80017b0 <ADC_ReadCurrent_Pinky+0x90>)
 8001742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001746:	f7fe ff57 	bl	80005f8 <__aeabi_dmul>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4620      	mov	r0, r4
 8001750:	4629      	mov	r1, r5
 8001752:	f7fe fd9b 	bl	800028c <__adddf3>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	a316      	add	r3, pc, #88	; (adr r3, 80017b8 <ADC_ReadCurrent_Pinky+0x98>)
 8001760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001764:	f7ff f872 	bl	800084c <__aeabi_ddiv>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f7ff fa1a 	bl	8000ba8 <__aeabi_d2uiz>
 8001774:	4603      	mov	r3, r0
 8001776:	b29a      	uxth	r2, r3
 8001778:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 800177a:	f8a3 2280 	strh.w	r2, [r3, #640]	; 0x280
	if(Fingers_Status.Pinky.Current>Max_Current_Close_Pinky || Fingers_Status.Pinky.Current<Min_Current_Open_Pinky)
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001780:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8001784:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001788:	d805      	bhi.n	8001796 <ADC_ReadCurrent_Pinky+0x76>
 800178a:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 800178c:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8001790:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001794:	d204      	bcs.n	80017a0 <ADC_ReadCurrent_Pinky+0x80>
		Fingers_Status.Pinky.Stuck_Finger=1;
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001798:	2201      	movs	r2, #1
 800179a:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 800179e:	e004      	b.n	80017aa <ADC_ReadCurrent_Pinky+0x8a>
	else
		Fingers_Status.Pinky.Stuck_Finger=0;
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
}
 80017a8:	bf00      	nop
 80017aa:	bf00      	nop
 80017ac:	bdb0      	pop	{r4, r5, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	47ae147b 	.word	0x47ae147b
 80017b4:	3f847ae1 	.word	0x3f847ae1
 80017b8:	c28f5c29 	.word	0xc28f5c29
 80017bc:	3ff028f5 	.word	0x3ff028f5
 80017c0:	200006f0 	.word	0x200006f0
 80017c4:	200009ec 	.word	0x200009ec

080017c8 <ADC_ReadCurrent_Ring>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Ring()
{
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	Fingers_Status.Ring.Current=(Fingers_Status.Ring.Current+(0.01*ADCData[Ring]))/1.01;
 80017cc:	4b28      	ldr	r3, [pc, #160]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 80017ce:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fea6 	bl	8000524 <__aeabi_i2d>
 80017d8:	4604      	mov	r4, r0
 80017da:	460d      	mov	r5, r1
 80017dc:	4b25      	ldr	r3, [pc, #148]	; (8001874 <ADC_ReadCurrent_Ring+0xac>)
 80017de:	88db      	ldrh	r3, [r3, #6]
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fe9e 	bl	8000524 <__aeabi_i2d>
 80017e8:	a31d      	add	r3, pc, #116	; (adr r3, 8001860 <ADC_ReadCurrent_Ring+0x98>)
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	f7fe ff03 	bl	80005f8 <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7fe fd47 	bl	800028c <__adddf3>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	a318      	add	r3, pc, #96	; (adr r3, 8001868 <ADC_ReadCurrent_Ring+0xa0>)
 8001808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180c:	f7ff f81e 	bl	800084c <__aeabi_ddiv>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	f7ff f9c6 	bl	8000ba8 <__aeabi_d2uiz>
 800181c:	4603      	mov	r3, r0
 800181e:	b29a      	uxth	r2, r3
 8001820:	4b13      	ldr	r3, [pc, #76]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001822:	f8a3 21e8 	strh.w	r2, [r3, #488]	; 0x1e8
	if(Fingers_Status.Ring.Current>Max_Current_Close_Ring || Fingers_Status.Ring.Current<Min_Current_Open_Ring)
 8001826:	4b12      	ldr	r3, [pc, #72]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001828:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 800182c:	f240 729e 	movw	r2, #1950	; 0x79e
 8001830:	4293      	cmp	r3, r2
 8001832:	d806      	bhi.n	8001842 <ADC_ReadCurrent_Ring+0x7a>
 8001834:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001836:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 800183a:	f240 620d 	movw	r2, #1549	; 0x60d
 800183e:	4293      	cmp	r3, r2
 8001840:	d804      	bhi.n	800184c <ADC_ReadCurrent_Ring+0x84>
		Fingers_Status.Ring.Stuck_Finger=1;
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001844:	2201      	movs	r2, #1
 8001846:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 800184a:	e004      	b.n	8001856 <ADC_ReadCurrent_Ring+0x8e>
	else
		Fingers_Status.Ring.Stuck_Finger=0;
 800184c:	4b08      	ldr	r3, [pc, #32]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 800184e:	2200      	movs	r2, #0
 8001850:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
}
 8001854:	bf00      	nop
 8001856:	bf00      	nop
 8001858:	bdb0      	pop	{r4, r5, r7, pc}
 800185a:	bf00      	nop
 800185c:	f3af 8000 	nop.w
 8001860:	47ae147b 	.word	0x47ae147b
 8001864:	3f847ae1 	.word	0x3f847ae1
 8001868:	c28f5c29 	.word	0xc28f5c29
 800186c:	3ff028f5 	.word	0x3ff028f5
 8001870:	200006f0 	.word	0x200006f0
 8001874:	200009ec 	.word	0x200009ec

08001878 <ADC_ReadCurrent_Middle>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Middle()
{
 8001878:	b5b0      	push	{r4, r5, r7, lr}
 800187a:	af00      	add	r7, sp, #0
	Fingers_Status.Middle.Current=(Fingers_Status.Middle.Current+(0.01*ADCData[Middle]))/1.01;
 800187c:	4b26      	ldr	r3, [pc, #152]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 800187e:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fe4e 	bl	8000524 <__aeabi_i2d>
 8001888:	4604      	mov	r4, r0
 800188a:	460d      	mov	r5, r1
 800188c:	4b23      	ldr	r3, [pc, #140]	; (800191c <ADC_ReadCurrent_Middle+0xa4>)
 800188e:	889b      	ldrh	r3, [r3, #4]
 8001890:	b29b      	uxth	r3, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe46 	bl	8000524 <__aeabi_i2d>
 8001898:	a31b      	add	r3, pc, #108	; (adr r3, 8001908 <ADC_ReadCurrent_Middle+0x90>)
 800189a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800189e:	f7fe feab 	bl	80005f8 <__aeabi_dmul>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4620      	mov	r0, r4
 80018a8:	4629      	mov	r1, r5
 80018aa:	f7fe fcef 	bl	800028c <__adddf3>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4610      	mov	r0, r2
 80018b4:	4619      	mov	r1, r3
 80018b6:	a316      	add	r3, pc, #88	; (adr r3, 8001910 <ADC_ReadCurrent_Middle+0x98>)
 80018b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018bc:	f7fe ffc6 	bl	800084c <__aeabi_ddiv>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	f7ff f96e 	bl	8000ba8 <__aeabi_d2uiz>
 80018cc:	4603      	mov	r3, r0
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018d2:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	if(Fingers_Status.Middle.Current>Max_Current_Close_Middle || Fingers_Status.Middle.Current<Min_Current_Open_Middle)
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018d8:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 80018dc:	f240 72bc 	movw	r2, #1980	; 0x7bc
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d805      	bhi.n	80018f0 <ADC_ReadCurrent_Middle+0x78>
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018e6:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 80018ea:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80018ee:	d204      	bcs.n	80018fa <ADC_ReadCurrent_Middle+0x82>
		Fingers_Status.Middle.Stuck_Finger=1;
 80018f0:	4b09      	ldr	r3, [pc, #36]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 80018f8:	e004      	b.n	8001904 <ADC_ReadCurrent_Middle+0x8c>
	else
		Fingers_Status.Middle.Stuck_Finger=0;
 80018fa:	4b07      	ldr	r3, [pc, #28]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
}
 8001902:	bf00      	nop
 8001904:	bf00      	nop
 8001906:	bdb0      	pop	{r4, r5, r7, pc}
 8001908:	47ae147b 	.word	0x47ae147b
 800190c:	3f847ae1 	.word	0x3f847ae1
 8001910:	c28f5c29 	.word	0xc28f5c29
 8001914:	3ff028f5 	.word	0x3ff028f5
 8001918:	200006f0 	.word	0x200006f0
 800191c:	200009ec 	.word	0x200009ec

08001920 <ADC_ReadCurrent_Index>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Index()
{
 8001920:	b5b0      	push	{r4, r5, r7, lr}
 8001922:	af00      	add	r7, sp, #0
	Fingers_Status.Index.Current=(Fingers_Status.Index.Current+(0.01*ADCData[Index]))/1.01;
 8001924:	4b28      	ldr	r3, [pc, #160]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 8001926:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fdfa 	bl	8000524 <__aeabi_i2d>
 8001930:	4604      	mov	r4, r0
 8001932:	460d      	mov	r5, r1
 8001934:	4b25      	ldr	r3, [pc, #148]	; (80019cc <ADC_ReadCurrent_Index+0xac>)
 8001936:	885b      	ldrh	r3, [r3, #2]
 8001938:	b29b      	uxth	r3, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fdf2 	bl	8000524 <__aeabi_i2d>
 8001940:	a31d      	add	r3, pc, #116	; (adr r3, 80019b8 <ADC_ReadCurrent_Index+0x98>)
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	f7fe fe57 	bl	80005f8 <__aeabi_dmul>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4620      	mov	r0, r4
 8001950:	4629      	mov	r1, r5
 8001952:	f7fe fc9b 	bl	800028c <__adddf3>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4610      	mov	r0, r2
 800195c:	4619      	mov	r1, r3
 800195e:	a318      	add	r3, pc, #96	; (adr r3, 80019c0 <ADC_ReadCurrent_Index+0xa0>)
 8001960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001964:	f7fe ff72 	bl	800084c <__aeabi_ddiv>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4610      	mov	r0, r2
 800196e:	4619      	mov	r1, r3
 8001970:	f7ff f91a 	bl	8000ba8 <__aeabi_d2uiz>
 8001974:	4603      	mov	r3, r0
 8001976:	b29a      	uxth	r2, r3
 8001978:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800197a:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
	if(Fingers_Status.Index.Current>Max_Current_Close_Index || Fingers_Status.Index.Current<Min_Current_Open_Index)
 800197e:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 8001980:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8001984:	f240 729e 	movw	r2, #1950	; 0x79e
 8001988:	4293      	cmp	r3, r2
 800198a:	d806      	bhi.n	800199a <ADC_ReadCurrent_Index+0x7a>
 800198c:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800198e:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8001992:	f240 52db 	movw	r2, #1499	; 0x5db
 8001996:	4293      	cmp	r3, r2
 8001998:	d804      	bhi.n	80019a4 <ADC_ReadCurrent_Index+0x84>
		Fingers_Status.Index.Stuck_Finger=1;
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800199c:	2201      	movs	r2, #1
 800199e:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 80019a2:	e004      	b.n	80019ae <ADC_ReadCurrent_Index+0x8e>
	else
		Fingers_Status.Index.Stuck_Finger=0;
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	bdb0      	pop	{r4, r5, r7, pc}
 80019b2:	bf00      	nop
 80019b4:	f3af 8000 	nop.w
 80019b8:	47ae147b 	.word	0x47ae147b
 80019bc:	3f847ae1 	.word	0x3f847ae1
 80019c0:	c28f5c29 	.word	0xc28f5c29
 80019c4:	3ff028f5 	.word	0x3ff028f5
 80019c8:	200006f0 	.word	0x200006f0
 80019cc:	200009ec 	.word	0x200009ec

080019d0 <ADC_ReadCurrent_Thumb>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Thumb()
{
 80019d0:	b5b0      	push	{r4, r5, r7, lr}
 80019d2:	af00      	add	r7, sp, #0
	Fingers_Status.Thumb.Current=(Fingers_Status.Thumb.Current+(0.01*ADCData[Thumb]))/1.01;
 80019d4:	4b24      	ldr	r3, [pc, #144]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 80019d6:	8c1b      	ldrh	r3, [r3, #32]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7fe fda3 	bl	8000524 <__aeabi_i2d>
 80019de:	4604      	mov	r4, r0
 80019e0:	460d      	mov	r5, r1
 80019e2:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <ADC_ReadCurrent_Thumb+0x9c>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7fe fd9b 	bl	8000524 <__aeabi_i2d>
 80019ee:	a31a      	add	r3, pc, #104	; (adr r3, 8001a58 <ADC_ReadCurrent_Thumb+0x88>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	f7fe fe00 	bl	80005f8 <__aeabi_dmul>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4620      	mov	r0, r4
 80019fe:	4629      	mov	r1, r5
 8001a00:	f7fe fc44 	bl	800028c <__adddf3>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	a314      	add	r3, pc, #80	; (adr r3, 8001a60 <ADC_ReadCurrent_Thumb+0x90>)
 8001a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a12:	f7fe ff1b 	bl	800084c <__aeabi_ddiv>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f7ff f8c3 	bl	8000ba8 <__aeabi_d2uiz>
 8001a22:	4603      	mov	r3, r0
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a28:	841a      	strh	r2, [r3, #32]
	if(Fingers_Status.Thumb.Current<Min_Current_Close_Thumb || Fingers_Status.Thumb.Current>Max_Current_Open_Thumb)
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a2c:	8c1b      	ldrh	r3, [r3, #32]
 8001a2e:	f5b3 6fbe 	cmp.w	r3, #1520	; 0x5f0
 8001a32:	d304      	bcc.n	8001a3e <ADC_ReadCurrent_Thumb+0x6e>
 8001a34:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a36:	8c1b      	ldrh	r3, [r3, #32]
 8001a38:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 8001a3c:	d903      	bls.n	8001a46 <ADC_ReadCurrent_Thumb+0x76>
		Fingers_Status.Thumb.Stuck_Finger=1;
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	75da      	strb	r2, [r3, #23]
 8001a44:	e003      	b.n	8001a4e <ADC_ReadCurrent_Thumb+0x7e>
	else
		Fingers_Status.Thumb.Stuck_Finger=0;
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	75da      	strb	r2, [r3, #23]
}
 8001a4c:	bf00      	nop
 8001a4e:	bf00      	nop
 8001a50:	bdb0      	pop	{r4, r5, r7, pc}
 8001a52:	bf00      	nop
 8001a54:	f3af 8000 	nop.w
 8001a58:	47ae147b 	.word	0x47ae147b
 8001a5c:	3f847ae1 	.word	0x3f847ae1
 8001a60:	c28f5c29 	.word	0xc28f5c29
 8001a64:	3ff028f5 	.word	0x3ff028f5
 8001a68:	200006f0 	.word	0x200006f0
 8001a6c:	200009ec 	.word	0x200009ec

08001a70 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a76:	4a18      	ldr	r2, [pc, #96]	; (8001ad8 <MX_CAN1_Init+0x68>)
 8001a78:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a86:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a8e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001a92:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ab8:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001abe:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001ac0:	f003 fff2 	bl	8005aa8 <HAL_CAN_Init>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001aca:	f000 fd5f 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2000043c 	.word	0x2000043c
 8001ad8:	40006400 	.word	0x40006400

08001adc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a18      	ldr	r2, [pc, #96]	; (8001b5c <HAL_CAN_MspInit+0x80>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d129      	bne.n	8001b52 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001afe:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b02:	4a17      	ldr	r2, [pc, #92]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b08:	6593      	str	r3, [r2, #88]	; 0x58
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b16:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1a:	4a11      	ldr	r2, [pc, #68]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b2e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b40:	2309      	movs	r3, #9
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4e:	f004 fc2f 	bl	80063b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001b52:	bf00      	nop
 8001b54:	3728      	adds	r7, #40	; 0x28
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40006400 	.word	0x40006400
 8001b60:	40021000 	.word	0x40021000

08001b64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b6a:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6493      	str	r3, [r2, #72]	; 0x48
 8001b76:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	200c      	movs	r0, #12
 8001b88:	f004 f965 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b8c:	200c      	movs	r0, #12
 8001b8e:	f004 f97e 	bl	8005e8e <HAL_NVIC_EnableIRQ>

}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40021000 	.word	0x40021000

08001ba0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	; 0x28
 8001ba4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
 8001bb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb6:	4b51      	ldr	r3, [pc, #324]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bba:	4a50      	ldr	r2, [pc, #320]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bc2:	4b4e      	ldr	r3, [pc, #312]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bce:	4b4b      	ldr	r3, [pc, #300]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd2:	4a4a      	ldr	r2, [pc, #296]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bda:	4b48      	ldr	r3, [pc, #288]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be6:	4b45      	ldr	r3, [pc, #276]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bea:	4a44      	ldr	r2, [pc, #272]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bf2:	4b42      	ldr	r3, [pc, #264]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	60bb      	str	r3, [r7, #8]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	4b3f      	ldr	r3, [pc, #252]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c02:	4a3e      	ldr	r2, [pc, #248]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c0a:	4b3c      	ldr	r3, [pc, #240]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001c1c:	4838      	ldr	r0, [pc, #224]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c1e:	f004 fd89 	bl	8006734 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001c22:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	2300      	movs	r3, #0
 8001c32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4831      	ldr	r0, [pc, #196]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c3c:	f004 fbb8 	bl	80063b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Motor3_Encoder2_Pin|Motor3_Encoder1_Pin;
 8001c40:	2330      	movs	r3, #48	; 0x30
 8001c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c44:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4e:	f107 0314 	add.w	r3, r7, #20
 8001c52:	4619      	mov	r1, r3
 8001c54:	482a      	ldr	r0, [pc, #168]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c56:	f004 fbab 	bl	80063b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Motor4_Encoder1_Pin|Motor4_Encoder2_Pin|Motor5_Encoder1_Pin|Motor1_Encoder2_Pin
 8001c5a:	f24f 0307 	movw	r3, #61447	; 0xf007
 8001c5e:	617b      	str	r3, [r7, #20]
                          |Motor1_Encoder1_Pin|Motor2_Encoder1_Pin|Motor2_Encoder2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c60:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4824      	ldr	r0, [pc, #144]	; (8001d04 <MX_GPIO_Init+0x164>)
 8001c72:	f004 fb9d 	bl	80063b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Motor5_Encoder2_Pin;
 8001c76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c7c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Motor5_Encoder2_GPIO_Port, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c90:	f004 fb8e 	bl	80063b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001c94:	2200      	movs	r2, #0
 8001c96:	2100      	movs	r1, #0
 8001c98:	2006      	movs	r0, #6
 8001c9a:	f004 f8dc 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c9e:	2006      	movs	r0, #6
 8001ca0:	f004 f8f5 	bl	8005e8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	2007      	movs	r0, #7
 8001caa:	f004 f8d4 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001cae:	2007      	movs	r0, #7
 8001cb0:	f004 f8ed 	bl	8005e8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	2008      	movs	r0, #8
 8001cba:	f004 f8cc 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001cbe:	2008      	movs	r0, #8
 8001cc0:	f004 f8e5 	bl	8005e8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	200a      	movs	r0, #10
 8001cca:	f004 f8c4 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001cce:	200a      	movs	r0, #10
 8001cd0:	f004 f8dd 	bl	8005e8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2017      	movs	r0, #23
 8001cda:	f004 f8bc 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001cde:	2017      	movs	r0, #23
 8001ce0:	f004 f8d5 	bl	8005e8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	2028      	movs	r0, #40	; 0x28
 8001cea:	f004 f8b4 	bl	8005e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001cee:	2028      	movs	r0, #40	; 0x28
 8001cf0:	f004 f8cd 	bl	8005e8e <HAL_NVIC_EnableIRQ>

}
 8001cf4:	bf00      	nop
 8001cf6:	3728      	adds	r7, #40	; 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	48000800 	.word	0x48000800
 8001d04:	48000400 	.word	0x48000400

08001d08 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d18:	f000 811b 	beq.w	8001f52 <HAL_GPIO_EXTI_Callback+0x24a>
 8001d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d20:	f300 8282 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d28:	f000 80d9 	beq.w	8001ede <HAL_GPIO_EXTI_Callback+0x1d6>
 8001d2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d30:	f300 827a 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d38:	d05d      	beq.n	8001df6 <HAL_GPIO_EXTI_Callback+0xee>
 8001d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d3e:	f300 8273 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d46:	f000 8090 	beq.w	8001e6a <HAL_GPIO_EXTI_Callback+0x162>
 8001d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d4e:	f300 826b 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d52:	2b20      	cmp	r3, #32
 8001d54:	dc4a      	bgt.n	8001dec <HAL_GPIO_EXTI_Callback+0xe4>
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f340 8266 	ble.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	2b1f      	cmp	r3, #31
 8001d60:	f200 8262 	bhi.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d64:	a201      	add	r2, pc, #4	; (adr r2, 8001d6c <HAL_GPIO_EXTI_Callback+0x64>)
 8001d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6a:	bf00      	nop
 8001d6c:	080020b5 	.word	0x080020b5
 8001d70:	08002129 	.word	0x08002129
 8001d74:	08002229 	.word	0x08002229
 8001d78:	0800219d 	.word	0x0800219d
 8001d7c:	08002229 	.word	0x08002229
 8001d80:	08002229 	.word	0x08002229
 8001d84:	08002229 	.word	0x08002229
 8001d88:	08002229 	.word	0x08002229
 8001d8c:	08002229 	.word	0x08002229
 8001d90:	08002229 	.word	0x08002229
 8001d94:	08002229 	.word	0x08002229
 8001d98:	08002229 	.word	0x08002229
 8001d9c:	08002229 	.word	0x08002229
 8001da0:	08002229 	.word	0x08002229
 8001da4:	08002229 	.word	0x08002229
 8001da8:	0800203b 	.word	0x0800203b
 8001dac:	08002229 	.word	0x08002229
 8001db0:	08002229 	.word	0x08002229
 8001db4:	08002229 	.word	0x08002229
 8001db8:	08002229 	.word	0x08002229
 8001dbc:	08002229 	.word	0x08002229
 8001dc0:	08002229 	.word	0x08002229
 8001dc4:	08002229 	.word	0x08002229
 8001dc8:	08002229 	.word	0x08002229
 8001dcc:	08002229 	.word	0x08002229
 8001dd0:	08002229 	.word	0x08002229
 8001dd4:	08002229 	.word	0x08002229
 8001dd8:	08002229 	.word	0x08002229
 8001ddc:	08002229 	.word	0x08002229
 8001de0:	08002229 	.word	0x08002229
 8001de4:	08002229 	.word	0x08002229
 8001de8:	08001fc7 	.word	0x08001fc7
 8001dec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001df0:	f000 81f7 	beq.w	80021e2 <HAL_GPIO_EXTI_Callback+0x4da>
				default:
					break;
			}
			break;
		default:
			break;
 8001df4:	e218      	b.n	8002228 <HAL_GPIO_EXTI_Callback+0x520>
			switch (Fingers_Status.Pinky.Direction_Encoder) {
 8001df6:	4bad      	ldr	r3, [pc, #692]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001df8:	f893 3273 	ldrb.w	r3, [r3, #627]	; 0x273
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d002      	beq.n	8001e06 <HAL_GPIO_EXTI_Callback+0xfe>
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d015      	beq.n	8001e30 <HAL_GPIO_EXTI_Callback+0x128>
					break;
 8001e04:	e030      	b.n	8001e68 <HAL_GPIO_EXTI_Callback+0x160>
					Fingers_Status.Pinky.Encoder++;
 8001e06:	4ba9      	ldr	r3, [pc, #676]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e08:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	4ba6      	ldr	r3, [pc, #664]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e12:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>Max_Encoder_Pinky)
 8001e16:	4ba5      	ldr	r3, [pc, #660]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e18:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e1c:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d91e      	bls.n	8001e62 <HAL_GPIO_EXTI_Callback+0x15a>
						Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
 8001e24:	4ba1      	ldr	r3, [pc, #644]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e26:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e2a:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001e2e:	e018      	b.n	8001e62 <HAL_GPIO_EXTI_Callback+0x15a>
					Fingers_Status.Pinky.Encoder--;
 8001e30:	4b9e      	ldr	r3, [pc, #632]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e32:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e36:	3b01      	subs	r3, #1
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	4b9c      	ldr	r3, [pc, #624]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e3c:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>65400 || Fingers_Status.Pinky.Encoder<200)
 8001e40:	4b9a      	ldr	r3, [pc, #616]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e42:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e46:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d804      	bhi.n	8001e58 <HAL_GPIO_EXTI_Callback+0x150>
 8001e4e:	4b97      	ldr	r3, [pc, #604]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e50:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e54:	2bc7      	cmp	r3, #199	; 0xc7
 8001e56:	d806      	bhi.n	8001e66 <HAL_GPIO_EXTI_Callback+0x15e>
						Fingers_Status.Pinky.Encoder=0;
 8001e58:	4b94      	ldr	r3, [pc, #592]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001e60:	e001      	b.n	8001e66 <HAL_GPIO_EXTI_Callback+0x15e>
					break;
 8001e62:	bf00      	nop
 8001e64:	e1e1      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001e66:	bf00      	nop
			break;
 8001e68:	e1df      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Pinky.Direction_Encoder) {
 8001e6a:	4b90      	ldr	r3, [pc, #576]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e6c:	f893 3273 	ldrb.w	r3, [r3, #627]	; 0x273
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d002      	beq.n	8001e7a <HAL_GPIO_EXTI_Callback+0x172>
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d015      	beq.n	8001ea4 <HAL_GPIO_EXTI_Callback+0x19c>
					break;
 8001e78:	e030      	b.n	8001edc <HAL_GPIO_EXTI_Callback+0x1d4>
					Fingers_Status.Pinky.Encoder++;
 8001e7a:	4b8c      	ldr	r3, [pc, #560]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e7c:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e80:	3301      	adds	r3, #1
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	4b89      	ldr	r3, [pc, #548]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e86:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>Max_Encoder_Pinky)
 8001e8a:	4b88      	ldr	r3, [pc, #544]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e8c:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e90:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d91e      	bls.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x1ce>
						Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
 8001e98:	4b84      	ldr	r3, [pc, #528]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e9a:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e9e:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001ea2:	e018      	b.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x1ce>
					Fingers_Status.Pinky.Encoder--;
 8001ea4:	4b81      	ldr	r3, [pc, #516]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ea6:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	4b7f      	ldr	r3, [pc, #508]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001eb0:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>65400 || Fingers_Status.Pinky.Encoder<200)
 8001eb4:	4b7d      	ldr	r3, [pc, #500]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001eb6:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001eba:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d804      	bhi.n	8001ecc <HAL_GPIO_EXTI_Callback+0x1c4>
 8001ec2:	4b7a      	ldr	r3, [pc, #488]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ec4:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001ec8:	2bc7      	cmp	r3, #199	; 0xc7
 8001eca:	d806      	bhi.n	8001eda <HAL_GPIO_EXTI_Callback+0x1d2>
						Fingers_Status.Pinky.Encoder=0;
 8001ecc:	4b77      	ldr	r3, [pc, #476]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001ed4:	e001      	b.n	8001eda <HAL_GPIO_EXTI_Callback+0x1d2>
					break;
 8001ed6:	bf00      	nop
 8001ed8:	e1a7      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001eda:	bf00      	nop
			break;
 8001edc:	e1a5      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Ring.Direction_Encoder) {
 8001ede:	4b73      	ldr	r3, [pc, #460]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ee0:	f893 31db 	ldrb.w	r3, [r3, #475]	; 0x1db
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d002      	beq.n	8001eee <HAL_GPIO_EXTI_Callback+0x1e6>
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d015      	beq.n	8001f18 <HAL_GPIO_EXTI_Callback+0x210>
					break;
 8001eec:	e030      	b.n	8001f50 <HAL_GPIO_EXTI_Callback+0x248>
					Fingers_Status.Ring.Encoder++;
 8001eee:	4b6f      	ldr	r3, [pc, #444]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ef0:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	4b6c      	ldr	r3, [pc, #432]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001efa:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>Max_Encoder_Ring)
 8001efe:	4b6b      	ldr	r3, [pc, #428]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f00:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f04:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d91e      	bls.n	8001f4a <HAL_GPIO_EXTI_Callback+0x242>
						Fingers_Status.Ring.Encoder=Max_Encoder_Ring;
 8001f0c:	4b67      	ldr	r3, [pc, #412]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f0e:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f12:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f16:	e018      	b.n	8001f4a <HAL_GPIO_EXTI_Callback+0x242>
					Fingers_Status.Ring.Encoder--;
 8001f18:	4b64      	ldr	r3, [pc, #400]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f1a:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	4b62      	ldr	r3, [pc, #392]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f24:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>65400 || Fingers_Status.Ring.Encoder<200)
 8001f28:	4b60      	ldr	r3, [pc, #384]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f2a:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f2e:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d804      	bhi.n	8001f40 <HAL_GPIO_EXTI_Callback+0x238>
 8001f36:	4b5d      	ldr	r3, [pc, #372]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f38:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f3c:	2bc7      	cmp	r3, #199	; 0xc7
 8001f3e:	d806      	bhi.n	8001f4e <HAL_GPIO_EXTI_Callback+0x246>
						Fingers_Status.Ring.Encoder=0;
 8001f40:	4b5a      	ldr	r3, [pc, #360]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f48:	e001      	b.n	8001f4e <HAL_GPIO_EXTI_Callback+0x246>
					break;
 8001f4a:	bf00      	nop
 8001f4c:	e16d      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001f4e:	bf00      	nop
			break;
 8001f50:	e16b      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Ring.Direction_Encoder) {
 8001f52:	4b56      	ldr	r3, [pc, #344]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f54:	f893 31db 	ldrb.w	r3, [r3, #475]	; 0x1db
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d002      	beq.n	8001f62 <HAL_GPIO_EXTI_Callback+0x25a>
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d015      	beq.n	8001f8c <HAL_GPIO_EXTI_Callback+0x284>
					break;
 8001f60:	e030      	b.n	8001fc4 <HAL_GPIO_EXTI_Callback+0x2bc>
					Fingers_Status.Ring.Encoder++;
 8001f62:	4b52      	ldr	r3, [pc, #328]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f64:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f68:	3301      	adds	r3, #1
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	4b4f      	ldr	r3, [pc, #316]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f6e:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>Max_Encoder_Ring)
 8001f72:	4b4e      	ldr	r3, [pc, #312]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f74:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f78:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d91e      	bls.n	8001fbe <HAL_GPIO_EXTI_Callback+0x2b6>
						Fingers_Status.Ring.Encoder=Max_Encoder_Ring;
 8001f80:	4b4a      	ldr	r3, [pc, #296]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f82:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f86:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f8a:	e018      	b.n	8001fbe <HAL_GPIO_EXTI_Callback+0x2b6>
					Fingers_Status.Ring.Encoder--;
 8001f8c:	4b47      	ldr	r3, [pc, #284]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f8e:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f92:	3b01      	subs	r3, #1
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	4b45      	ldr	r3, [pc, #276]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f98:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>65400 || Fingers_Status.Ring.Encoder<200)
 8001f9c:	4b43      	ldr	r3, [pc, #268]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f9e:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001fa2:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d804      	bhi.n	8001fb4 <HAL_GPIO_EXTI_Callback+0x2ac>
 8001faa:	4b40      	ldr	r3, [pc, #256]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fac:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001fb0:	2bc7      	cmp	r3, #199	; 0xc7
 8001fb2:	d806      	bhi.n	8001fc2 <HAL_GPIO_EXTI_Callback+0x2ba>
						Fingers_Status.Ring.Encoder=0;
 8001fb4:	4b3d      	ldr	r3, [pc, #244]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001fbc:	e001      	b.n	8001fc2 <HAL_GPIO_EXTI_Callback+0x2ba>
					break;
 8001fbe:	bf00      	nop
 8001fc0:	e133      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001fc2:	bf00      	nop
			break;
 8001fc4:	e131      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Middle.Direction_Encoder) {
 8001fc6:	4b39      	ldr	r3, [pc, #228]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fc8:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d002      	beq.n	8001fd6 <HAL_GPIO_EXTI_Callback+0x2ce>
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d015      	beq.n	8002000 <HAL_GPIO_EXTI_Callback+0x2f8>
					break;
 8001fd4:	e030      	b.n	8002038 <HAL_GPIO_EXTI_Callback+0x330>
					Fingers_Status.Middle.Encoder++;
 8001fd6:	4b35      	ldr	r3, [pc, #212]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fd8:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8001fdc:	3301      	adds	r3, #1
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	4b32      	ldr	r3, [pc, #200]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fe2:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>Max_Encoder_Middle)
 8001fe6:	4b31      	ldr	r3, [pc, #196]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fe8:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8001fec:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d91e      	bls.n	8002032 <HAL_GPIO_EXTI_Callback+0x32a>
						Fingers_Status.Middle.Encoder=Max_Encoder_Middle;
 8001ff4:	4b2d      	ldr	r3, [pc, #180]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ff6:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8001ffa:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8001ffe:	e018      	b.n	8002032 <HAL_GPIO_EXTI_Callback+0x32a>
					Fingers_Status.Middle.Encoder--;
 8002000:	4b2a      	ldr	r3, [pc, #168]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002002:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002006:	3b01      	subs	r3, #1
 8002008:	b29a      	uxth	r2, r3
 800200a:	4b28      	ldr	r3, [pc, #160]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800200c:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>65400 || Fingers_Status.Middle.Encoder<200)
 8002010:	4b26      	ldr	r3, [pc, #152]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002012:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002016:	f64f 7278 	movw	r2, #65400	; 0xff78
 800201a:	4293      	cmp	r3, r2
 800201c:	d804      	bhi.n	8002028 <HAL_GPIO_EXTI_Callback+0x320>
 800201e:	4b23      	ldr	r3, [pc, #140]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002020:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002024:	2bc7      	cmp	r3, #199	; 0xc7
 8002026:	d806      	bhi.n	8002036 <HAL_GPIO_EXTI_Callback+0x32e>
					Fingers_Status.Middle.Encoder=0;
 8002028:	4b20      	ldr	r3, [pc, #128]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800202a:	2200      	movs	r2, #0
 800202c:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8002030:	e001      	b.n	8002036 <HAL_GPIO_EXTI_Callback+0x32e>
					break;
 8002032:	bf00      	nop
 8002034:	e0f9      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002036:	bf00      	nop
			break;
 8002038:	e0f7      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Middle.Direction_Encoder) {
 800203a:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800203c:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8002040:	2b01      	cmp	r3, #1
 8002042:	d002      	beq.n	800204a <HAL_GPIO_EXTI_Callback+0x342>
 8002044:	2b02      	cmp	r3, #2
 8002046:	d015      	beq.n	8002074 <HAL_GPIO_EXTI_Callback+0x36c>
					break;
 8002048:	e033      	b.n	80020b2 <HAL_GPIO_EXTI_Callback+0x3aa>
					Fingers_Status.Middle.Encoder++;
 800204a:	4b18      	ldr	r3, [pc, #96]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800204c:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002050:	3301      	adds	r3, #1
 8002052:	b29a      	uxth	r2, r3
 8002054:	4b15      	ldr	r3, [pc, #84]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002056:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>Max_Encoder_Middle)
 800205a:	4b14      	ldr	r3, [pc, #80]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800205c:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002060:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8002064:	4293      	cmp	r3, r2
 8002066:	d91e      	bls.n	80020a6 <HAL_GPIO_EXTI_Callback+0x39e>
						Fingers_Status.Middle.Encoder=Max_Encoder_Middle;
 8002068:	4b10      	ldr	r3, [pc, #64]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800206a:	f246 42c8 	movw	r2, #25800	; 0x64c8
 800206e:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8002072:	e018      	b.n	80020a6 <HAL_GPIO_EXTI_Callback+0x39e>
					Fingers_Status.Middle.Encoder--;
 8002074:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002076:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 800207a:	3b01      	subs	r3, #1
 800207c:	b29a      	uxth	r2, r3
 800207e:	4b0b      	ldr	r3, [pc, #44]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002080:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>65400 || Fingers_Status.Middle.Encoder<200)
 8002084:	4b09      	ldr	r3, [pc, #36]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002086:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 800208a:	f64f 7278 	movw	r2, #65400	; 0xff78
 800208e:	4293      	cmp	r3, r2
 8002090:	d804      	bhi.n	800209c <HAL_GPIO_EXTI_Callback+0x394>
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002094:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002098:	2bc7      	cmp	r3, #199	; 0xc7
 800209a:	d809      	bhi.n	80020b0 <HAL_GPIO_EXTI_Callback+0x3a8>
					Fingers_Status.Middle.Encoder=0;
 800209c:	4b03      	ldr	r3, [pc, #12]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800209e:	2200      	movs	r2, #0
 80020a0:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 80020a4:	e004      	b.n	80020b0 <HAL_GPIO_EXTI_Callback+0x3a8>
					break;
 80020a6:	bf00      	nop
 80020a8:	e0bf      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
 80020aa:	bf00      	nop
 80020ac:	200006f0 	.word	0x200006f0
					break;
 80020b0:	bf00      	nop
			break;
 80020b2:	e0ba      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Index.Direction_Encoder) {
 80020b4:	4b60      	ldr	r3, [pc, #384]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020b6:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d002      	beq.n	80020c4 <HAL_GPIO_EXTI_Callback+0x3bc>
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d015      	beq.n	80020ee <HAL_GPIO_EXTI_Callback+0x3e6>
					break;
 80020c2:	e030      	b.n	8002126 <HAL_GPIO_EXTI_Callback+0x41e>
					Fingers_Status.Index.Encoder++;
 80020c4:	4b5c      	ldr	r3, [pc, #368]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020c6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020ca:	3301      	adds	r3, #1
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	4b5a      	ldr	r3, [pc, #360]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020d0:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>Max_Encoder_Index)
 80020d4:	4b58      	ldr	r3, [pc, #352]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020d6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020da:	f246 7284 	movw	r2, #26500	; 0x6784
 80020de:	4293      	cmp	r3, r2
 80020e0:	d91e      	bls.n	8002120 <HAL_GPIO_EXTI_Callback+0x418>
						Fingers_Status.Index.Encoder=Max_Encoder_Index;
 80020e2:	4b55      	ldr	r3, [pc, #340]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020e4:	f246 7284 	movw	r2, #26500	; 0x6784
 80020e8:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 80020ec:	e018      	b.n	8002120 <HAL_GPIO_EXTI_Callback+0x418>
					Fingers_Status.Index.Encoder--;
 80020ee:	4b52      	ldr	r3, [pc, #328]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020f0:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020f4:	3b01      	subs	r3, #1
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	4b4f      	ldr	r3, [pc, #316]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020fa:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>65400 || Fingers_Status.Index.Encoder<200)
 80020fe:	4b4e      	ldr	r3, [pc, #312]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002100:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002104:	f64f 7278 	movw	r2, #65400	; 0xff78
 8002108:	4293      	cmp	r3, r2
 800210a:	d804      	bhi.n	8002116 <HAL_GPIO_EXTI_Callback+0x40e>
 800210c:	4b4a      	ldr	r3, [pc, #296]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800210e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002112:	2bc7      	cmp	r3, #199	; 0xc7
 8002114:	d806      	bhi.n	8002124 <HAL_GPIO_EXTI_Callback+0x41c>
					Fingers_Status.Index.Encoder=0;
 8002116:	4b48      	ldr	r3, [pc, #288]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002118:	2200      	movs	r2, #0
 800211a:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 800211e:	e001      	b.n	8002124 <HAL_GPIO_EXTI_Callback+0x41c>
					break;
 8002120:	bf00      	nop
 8002122:	e082      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002124:	bf00      	nop
			break;
 8002126:	e080      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Index.Direction_Encoder) {
 8002128:	4b43      	ldr	r3, [pc, #268]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800212a:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800212e:	2b01      	cmp	r3, #1
 8002130:	d002      	beq.n	8002138 <HAL_GPIO_EXTI_Callback+0x430>
 8002132:	2b02      	cmp	r3, #2
 8002134:	d015      	beq.n	8002162 <HAL_GPIO_EXTI_Callback+0x45a>
					break;
 8002136:	e030      	b.n	800219a <HAL_GPIO_EXTI_Callback+0x492>
					Fingers_Status.Index.Encoder++;
 8002138:	4b3f      	ldr	r3, [pc, #252]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800213a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800213e:	3301      	adds	r3, #1
 8002140:	b29a      	uxth	r2, r3
 8002142:	4b3d      	ldr	r3, [pc, #244]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002144:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>Max_Encoder_Index)
 8002148:	4b3b      	ldr	r3, [pc, #236]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800214a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800214e:	f246 7284 	movw	r2, #26500	; 0x6784
 8002152:	4293      	cmp	r3, r2
 8002154:	d91e      	bls.n	8002194 <HAL_GPIO_EXTI_Callback+0x48c>
						Fingers_Status.Index.Encoder=Max_Encoder_Index;
 8002156:	4b38      	ldr	r3, [pc, #224]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002158:	f246 7284 	movw	r2, #26500	; 0x6784
 800215c:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 8002160:	e018      	b.n	8002194 <HAL_GPIO_EXTI_Callback+0x48c>
					Fingers_Status.Index.Encoder--;
 8002162:	4b35      	ldr	r3, [pc, #212]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002164:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002168:	3b01      	subs	r3, #1
 800216a:	b29a      	uxth	r2, r3
 800216c:	4b32      	ldr	r3, [pc, #200]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800216e:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>65400 || Fingers_Status.Index.Encoder<200)
 8002172:	4b31      	ldr	r3, [pc, #196]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002174:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002178:	f64f 7278 	movw	r2, #65400	; 0xff78
 800217c:	4293      	cmp	r3, r2
 800217e:	d804      	bhi.n	800218a <HAL_GPIO_EXTI_Callback+0x482>
 8002180:	4b2d      	ldr	r3, [pc, #180]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002182:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002186:	2bc7      	cmp	r3, #199	; 0xc7
 8002188:	d806      	bhi.n	8002198 <HAL_GPIO_EXTI_Callback+0x490>
					Fingers_Status.Index.Encoder=0;
 800218a:	4b2b      	ldr	r3, [pc, #172]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800218c:	2200      	movs	r2, #0
 800218e:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 8002192:	e001      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x490>
					break;
 8002194:	bf00      	nop
 8002196:	e048      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002198:	bf00      	nop
			break;
 800219a:	e046      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Thumb.Direction_Encoder) {
 800219c:	4b26      	ldr	r3, [pc, #152]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800219e:	7cdb      	ldrb	r3, [r3, #19]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d002      	beq.n	80021aa <HAL_GPIO_EXTI_Callback+0x4a2>
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d007      	beq.n	80021b8 <HAL_GPIO_EXTI_Callback+0x4b0>
					break;
 80021a8:	e01a      	b.n	80021e0 <HAL_GPIO_EXTI_Callback+0x4d8>
					Fingers_Status.Thumb.Encoder++;
 80021aa:	4b23      	ldr	r3, [pc, #140]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021ac:	8a1b      	ldrh	r3, [r3, #16]
 80021ae:	3301      	adds	r3, #1
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	4b21      	ldr	r3, [pc, #132]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021b4:	821a      	strh	r2, [r3, #16]
					break;
 80021b6:	e013      	b.n	80021e0 <HAL_GPIO_EXTI_Callback+0x4d8>
					Fingers_Status.Thumb.Encoder--;
 80021b8:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021ba:	8a1b      	ldrh	r3, [r3, #16]
 80021bc:	3b01      	subs	r3, #1
 80021be:	b29a      	uxth	r2, r3
 80021c0:	4b1d      	ldr	r3, [pc, #116]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021c2:	821a      	strh	r2, [r3, #16]
					if(Fingers_Status.Thumb.Encoder>65400 || Fingers_Status.Thumb.Encoder<200)
 80021c4:	4b1c      	ldr	r3, [pc, #112]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021c6:	8a1b      	ldrh	r3, [r3, #16]
 80021c8:	f64f 7278 	movw	r2, #65400	; 0xff78
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d803      	bhi.n	80021d8 <HAL_GPIO_EXTI_Callback+0x4d0>
 80021d0:	4b19      	ldr	r3, [pc, #100]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021d2:	8a1b      	ldrh	r3, [r3, #16]
 80021d4:	2bc7      	cmp	r3, #199	; 0xc7
 80021d6:	d802      	bhi.n	80021de <HAL_GPIO_EXTI_Callback+0x4d6>
					Fingers_Status.Thumb.Encoder=0;
 80021d8:	4b17      	ldr	r3, [pc, #92]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021da:	2200      	movs	r2, #0
 80021dc:	821a      	strh	r2, [r3, #16]
					break;
 80021de:	bf00      	nop
			break;
 80021e0:	e023      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Thumb.Direction_Encoder) {
 80021e2:	4b15      	ldr	r3, [pc, #84]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021e4:	7cdb      	ldrb	r3, [r3, #19]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d002      	beq.n	80021f0 <HAL_GPIO_EXTI_Callback+0x4e8>
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d007      	beq.n	80021fe <HAL_GPIO_EXTI_Callback+0x4f6>
					break;
 80021ee:	e01a      	b.n	8002226 <HAL_GPIO_EXTI_Callback+0x51e>
					Fingers_Status.Thumb.Encoder++;
 80021f0:	4b11      	ldr	r3, [pc, #68]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021f2:	8a1b      	ldrh	r3, [r3, #16]
 80021f4:	3301      	adds	r3, #1
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	4b0f      	ldr	r3, [pc, #60]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021fa:	821a      	strh	r2, [r3, #16]
					break;
 80021fc:	e013      	b.n	8002226 <HAL_GPIO_EXTI_Callback+0x51e>
					Fingers_Status.Thumb.Encoder--;
 80021fe:	4b0e      	ldr	r3, [pc, #56]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002200:	8a1b      	ldrh	r3, [r3, #16]
 8002202:	3b01      	subs	r3, #1
 8002204:	b29a      	uxth	r2, r3
 8002206:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002208:	821a      	strh	r2, [r3, #16]
					if(Fingers_Status.Thumb.Encoder>65400 || Fingers_Status.Thumb.Encoder<200)
 800220a:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800220c:	8a1b      	ldrh	r3, [r3, #16]
 800220e:	f64f 7278 	movw	r2, #65400	; 0xff78
 8002212:	4293      	cmp	r3, r2
 8002214:	d803      	bhi.n	800221e <HAL_GPIO_EXTI_Callback+0x516>
 8002216:	4b08      	ldr	r3, [pc, #32]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002218:	8a1b      	ldrh	r3, [r3, #16]
 800221a:	2bc7      	cmp	r3, #199	; 0xc7
 800221c:	d802      	bhi.n	8002224 <HAL_GPIO_EXTI_Callback+0x51c>
					Fingers_Status.Thumb.Encoder=0;
 800221e:	4b06      	ldr	r3, [pc, #24]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002220:	2200      	movs	r2, #0
 8002222:	821a      	strh	r2, [r3, #16]
					break;
 8002224:	bf00      	nop
			break;
 8002226:	e000      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			break;
 8002228:	bf00      	nop
	}
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	200006f0 	.word	0x200006f0

0800223c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800223c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002240:	b084      	sub	sp, #16
 8002242:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002244:	f002 f9b5 	bl	80045b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002248:	f000 f91c 	bl	8002484 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800224c:	f000 f969 	bl	8002522 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002250:	f7ff fca6 	bl	8001ba0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002254:	f7ff fc86 	bl	8001b64 <MX_DMA_Init>
  MX_ADC1_Init();
 8002258:	f7ff f814 	bl	8001284 <MX_ADC1_Init>
  MX_ADC2_Init();
 800225c:	f7ff f8ca 	bl	80013f4 <MX_ADC2_Init>
  MX_CAN1_Init();
 8002260:	f7ff fc06 	bl	8001a70 <MX_CAN1_Init>
  MX_TIM1_Init();
 8002264:	f000 fb78 	bl	8002958 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002268:	f000 fc10 	bl	8002a8c <MX_TIM2_Init>
  MX_TIM3_Init();
 800226c:	f000 fc72 	bl	8002b54 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002270:	f000 fcd4 	bl	8002c1c <MX_TIM4_Init>
  MX_TIM8_Init();
 8002274:	f000 fd6e 	bl	8002d54 <MX_TIM8_Init>
  MX_UART4_Init();
 8002278:	f000 ff64 	bl	8003144 <MX_UART4_Init>
  MX_TIM7_Init();
 800227c:	f000 fd32 	bl	8002ce4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	init_motor_controller();
 8002280:	f001 fe4e 	bl	8003f20 <init_motor_controller>
	//start fingers calibration
	Fingers_Calibration();
 8002284:	f001 ff86 	bl	8004194 <Fingers_Calibration>
	//feedback for end of calibration
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,1);
 8002288:	2201      	movs	r2, #1
 800228a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800228e:	4871      	ldr	r0, [pc, #452]	; (8002454 <main+0x218>)
 8002290:	f004 fa50 	bl	8006734 <HAL_GPIO_WritePin>
//		Control_Motor(Thumb, &Fingers_Status.Thumb);
//		ADC_ReadCurrent_Thumb();
//		if(Fingers_Status.Thumb.Direction_motor==Stop)
//			Read_Encoder(Thumb, &Fingers_Status.Thumb);
		//------------------------------| Index finger |----------------------------------------
		ADC_ReadCurrent_Index();
 8002294:	f7ff fb44 	bl	8001920 <ADC_ReadCurrent_Index>
		Control_Motor(Index,&Fingers_Status.Index);
 8002298:	496f      	ldr	r1, [pc, #444]	; (8002458 <main+0x21c>)
 800229a:	2001      	movs	r0, #1
 800229c:	f002 f89c 	bl	80043d8 <Control_Motor>
		SetMotor(Index, &Fingers_Status.Index);
 80022a0:	496d      	ldr	r1, [pc, #436]	; (8002458 <main+0x21c>)
 80022a2:	2001      	movs	r0, #1
 80022a4:	f001 fc4e 	bl	8003b44 <SetMotor>
		if(Fingers_Status.Index.Direction_motor==Stop)
 80022a8:	4b6c      	ldr	r3, [pc, #432]	; (800245c <main+0x220>)
 80022aa:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d103      	bne.n	80022ba <main+0x7e>
			Read_Encoder(Index, &Fingers_Status.Index);
 80022b2:	4969      	ldr	r1, [pc, #420]	; (8002458 <main+0x21c>)
 80022b4:	2001      	movs	r0, #1
 80022b6:	f001 fb1f 	bl	80038f8 <Read_Encoder>
		//------------------------------| Middle finger |----------------------------------------
		ADC_ReadCurrent_Middle();
 80022ba:	f7ff fadd 	bl	8001878 <ADC_ReadCurrent_Middle>
		Control_Motor(Middle,&Fingers_Status.Middle);
 80022be:	4968      	ldr	r1, [pc, #416]	; (8002460 <main+0x224>)
 80022c0:	2002      	movs	r0, #2
 80022c2:	f002 f889 	bl	80043d8 <Control_Motor>
		SetMotor(Middle, &Fingers_Status.Middle);
 80022c6:	4966      	ldr	r1, [pc, #408]	; (8002460 <main+0x224>)
 80022c8:	2002      	movs	r0, #2
 80022ca:	f001 fc3b 	bl	8003b44 <SetMotor>
		if(Fingers_Status.Middle.Direction_motor==Stop)
 80022ce:	4b63      	ldr	r3, [pc, #396]	; (800245c <main+0x220>)
 80022d0:	f893 3142 	ldrb.w	r3, [r3, #322]	; 0x142
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d103      	bne.n	80022e0 <main+0xa4>
			Read_Encoder(Middle, &Fingers_Status.Middle);
 80022d8:	4961      	ldr	r1, [pc, #388]	; (8002460 <main+0x224>)
 80022da:	2002      	movs	r0, #2
 80022dc:	f001 fb0c 	bl	80038f8 <Read_Encoder>
		//------------------------------| Ring finger |----------------------------------------
		SetMotor(Ring, &Fingers_Status.Ring);
 80022e0:	4960      	ldr	r1, [pc, #384]	; (8002464 <main+0x228>)
 80022e2:	2003      	movs	r0, #3
 80022e4:	f001 fc2e 	bl	8003b44 <SetMotor>
		Control_Motor(Ring,&Fingers_Status.Ring);
 80022e8:	495e      	ldr	r1, [pc, #376]	; (8002464 <main+0x228>)
 80022ea:	2003      	movs	r0, #3
 80022ec:	f002 f874 	bl	80043d8 <Control_Motor>
		ADC_ReadCurrent_Ring();
 80022f0:	f7ff fa6a 	bl	80017c8 <ADC_ReadCurrent_Ring>
		if(Fingers_Status.Ring.Direction_motor==Stop)
 80022f4:	4b59      	ldr	r3, [pc, #356]	; (800245c <main+0x220>)
 80022f6:	f893 31da 	ldrb.w	r3, [r3, #474]	; 0x1da
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d103      	bne.n	8002306 <main+0xca>
			Read_Encoder(Ring, &Fingers_Status.Ring);
 80022fe:	4959      	ldr	r1, [pc, #356]	; (8002464 <main+0x228>)
 8002300:	2003      	movs	r0, #3
 8002302:	f001 faf9 	bl	80038f8 <Read_Encoder>
		//------------------------------| Pinky finger |----------------------------------------
		SetMotor(Pinky, &Fingers_Status.Pinky);
 8002306:	4958      	ldr	r1, [pc, #352]	; (8002468 <main+0x22c>)
 8002308:	2004      	movs	r0, #4
 800230a:	f001 fc1b 	bl	8003b44 <SetMotor>
		Control_Motor(Pinky,&Fingers_Status.Pinky);
 800230e:	4956      	ldr	r1, [pc, #344]	; (8002468 <main+0x22c>)
 8002310:	2004      	movs	r0, #4
 8002312:	f002 f861 	bl	80043d8 <Control_Motor>
		ADC_ReadCurrent_Pinky();
 8002316:	f7ff fa03 	bl	8001720 <ADC_ReadCurrent_Pinky>
		if(Fingers_Status.Pinky.Direction_motor==Stop)
 800231a:	4b50      	ldr	r3, [pc, #320]	; (800245c <main+0x220>)
 800231c:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8002320:	2b00      	cmp	r3, #0
 8002322:	d103      	bne.n	800232c <main+0xf0>
			Read_Encoder(Pinky, &Fingers_Status.Pinky);
 8002324:	4950      	ldr	r1, [pc, #320]	; (8002468 <main+0x22c>)
 8002326:	2004      	movs	r0, #4
 8002328:	f001 fae6 	bl	80038f8 <Read_Encoder>
		//------------------------------| Communication |----------------------------------------
		if(send_data_UART)
 800232c:	4b4f      	ldr	r3, [pc, #316]	; (800246c <main+0x230>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0af      	beq.n	8002294 <main+0x58>
//			if(Fingers_Status.Thumb.Current<1701)
//				current_map[Thumb]=((1701-Fingers_Status.Thumb.Current)/(1701-1233))*1000;
//			else
//				current_map[Thumb]=((Fingers_Status.Thumb.Current-1701)/(2279-1701))*1000;
//			sprintf(uartTX,"{CP:%dCR:%dCM:%dCI:%dCT:%d}\n",current_map[Pinky],current_map[Ring],current_map[Middle],current_map[Index],current_map[Thumb]);
			sprintf(uartTX,"{CP:%dCR:%dCM:%dCI:%dCT:%d}\n",Fingers_Status.Pinky.Current,Fingers_Status.Ring.Current,Fingers_Status.Middle.Current,Fingers_Status.Index.Current,Fingers_Status.Thumb.Current);
 8002334:	4b49      	ldr	r3, [pc, #292]	; (800245c <main+0x220>)
 8002336:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 800233a:	4618      	mov	r0, r3
 800233c:	4b47      	ldr	r3, [pc, #284]	; (800245c <main+0x220>)
 800233e:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 8002342:	461c      	mov	r4, r3
 8002344:	4b45      	ldr	r3, [pc, #276]	; (800245c <main+0x220>)
 8002346:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 800234a:	461a      	mov	r2, r3
 800234c:	4b43      	ldr	r3, [pc, #268]	; (800245c <main+0x220>)
 800234e:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8002352:	4619      	mov	r1, r3
 8002354:	4b41      	ldr	r3, [pc, #260]	; (800245c <main+0x220>)
 8002356:	8c1b      	ldrh	r3, [r3, #32]
 8002358:	9302      	str	r3, [sp, #8]
 800235a:	9101      	str	r1, [sp, #4]
 800235c:	9200      	str	r2, [sp, #0]
 800235e:	4623      	mov	r3, r4
 8002360:	4602      	mov	r2, r0
 8002362:	4943      	ldr	r1, [pc, #268]	; (8002470 <main+0x234>)
 8002364:	4843      	ldr	r0, [pc, #268]	; (8002474 <main+0x238>)
 8002366:	f009 fd5d 	bl	800be24 <siprintf>
			HAL_UART_Transmit(&huart4, (uint8_t*)uartTX, strlen(uartTX), 5);
 800236a:	4842      	ldr	r0, [pc, #264]	; (8002474 <main+0x238>)
 800236c:	f7fd ff80 	bl	8000270 <strlen>
 8002370:	4603      	mov	r3, r0
 8002372:	b29a      	uxth	r2, r3
 8002374:	2305      	movs	r3, #5
 8002376:	493f      	ldr	r1, [pc, #252]	; (8002474 <main+0x238>)
 8002378:	483f      	ldr	r0, [pc, #252]	; (8002478 <main+0x23c>)
 800237a:	f006 feb1 	bl	80090e0 <HAL_UART_Transmit>
			HAL_Delay(1);
 800237e:	2001      	movs	r0, #1
 8002380:	f002 f98c 	bl	800469c <HAL_Delay>
			sprintf(uartTX,"{PP:%dPR:%dPM:%dPI:%dPT:%d}\n",((uint16_t)(Fingers_Status.Pinky.position*100)),((uint16_t)(Fingers_Status.Ring.position*100)),((uint16_t)(Fingers_Status.Middle.position*100)),((uint16_t)(Fingers_Status.Index.position*100)),((uint16_t)(Fingers_Status.Thumb.position*100)));
 8002384:	4b35      	ldr	r3, [pc, #212]	; (800245c <main+0x220>)
 8002386:	e9d3 019a 	ldrd	r0, r1, [r3, #616]	; 0x268
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	4b3b      	ldr	r3, [pc, #236]	; (800247c <main+0x240>)
 8002390:	f7fe f932 	bl	80005f8 <__aeabi_dmul>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4610      	mov	r0, r2
 800239a:	4619      	mov	r1, r3
 800239c:	f7fe fc04 	bl	8000ba8 <__aeabi_d2uiz>
 80023a0:	4603      	mov	r3, r0
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	461e      	mov	r6, r3
 80023a6:	4b2d      	ldr	r3, [pc, #180]	; (800245c <main+0x220>)
 80023a8:	e9d3 0174 	ldrd	r0, r1, [r3, #464]	; 0x1d0
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	4b32      	ldr	r3, [pc, #200]	; (800247c <main+0x240>)
 80023b2:	f7fe f921 	bl	80005f8 <__aeabi_dmul>
 80023b6:	4602      	mov	r2, r0
 80023b8:	460b      	mov	r3, r1
 80023ba:	4610      	mov	r0, r2
 80023bc:	4619      	mov	r1, r3
 80023be:	f7fe fbf3 	bl	8000ba8 <__aeabi_d2uiz>
 80023c2:	4603      	mov	r3, r0
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	4698      	mov	r8, r3
 80023c8:	4b24      	ldr	r3, [pc, #144]	; (800245c <main+0x220>)
 80023ca:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 80023ce:	f04f 0200 	mov.w	r2, #0
 80023d2:	4b2a      	ldr	r3, [pc, #168]	; (800247c <main+0x240>)
 80023d4:	f7fe f910 	bl	80005f8 <__aeabi_dmul>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4610      	mov	r0, r2
 80023de:	4619      	mov	r1, r3
 80023e0:	f7fe fbe2 	bl	8000ba8 <__aeabi_d2uiz>
 80023e4:	4603      	mov	r3, r0
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	461c      	mov	r4, r3
 80023ea:	4b1c      	ldr	r3, [pc, #112]	; (800245c <main+0x220>)
 80023ec:	e9d3 0128 	ldrd	r0, r1, [r3, #160]	; 0xa0
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	4b21      	ldr	r3, [pc, #132]	; (800247c <main+0x240>)
 80023f6:	f7fe f8ff 	bl	80005f8 <__aeabi_dmul>
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4610      	mov	r0, r2
 8002400:	4619      	mov	r1, r3
 8002402:	f7fe fbd1 	bl	8000ba8 <__aeabi_d2uiz>
 8002406:	4603      	mov	r3, r0
 8002408:	b29b      	uxth	r3, r3
 800240a:	461d      	mov	r5, r3
 800240c:	4b13      	ldr	r3, [pc, #76]	; (800245c <main+0x220>)
 800240e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002412:	f04f 0200 	mov.w	r2, #0
 8002416:	4b19      	ldr	r3, [pc, #100]	; (800247c <main+0x240>)
 8002418:	f7fe f8ee 	bl	80005f8 <__aeabi_dmul>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	4610      	mov	r0, r2
 8002422:	4619      	mov	r1, r3
 8002424:	f7fe fbc0 	bl	8000ba8 <__aeabi_d2uiz>
 8002428:	4603      	mov	r3, r0
 800242a:	b29b      	uxth	r3, r3
 800242c:	9302      	str	r3, [sp, #8]
 800242e:	9501      	str	r5, [sp, #4]
 8002430:	9400      	str	r4, [sp, #0]
 8002432:	4643      	mov	r3, r8
 8002434:	4632      	mov	r2, r6
 8002436:	4912      	ldr	r1, [pc, #72]	; (8002480 <main+0x244>)
 8002438:	480e      	ldr	r0, [pc, #56]	; (8002474 <main+0x238>)
 800243a:	f009 fcf3 	bl	800be24 <siprintf>
			HAL_UART_Transmit(&huart4, (uint8_t*)uartTX, strlen(uartTX), 5);
 800243e:	480d      	ldr	r0, [pc, #52]	; (8002474 <main+0x238>)
 8002440:	f7fd ff16 	bl	8000270 <strlen>
 8002444:	4603      	mov	r3, r0
 8002446:	b29a      	uxth	r2, r3
 8002448:	2305      	movs	r3, #5
 800244a:	490a      	ldr	r1, [pc, #40]	; (8002474 <main+0x238>)
 800244c:	480a      	ldr	r0, [pc, #40]	; (8002478 <main+0x23c>)
 800244e:	f006 fe47 	bl	80090e0 <HAL_UART_Transmit>
		ADC_ReadCurrent_Index();
 8002452:	e71f      	b.n	8002294 <main+0x58>
 8002454:	48000800 	.word	0x48000800
 8002458:	20000788 	.word	0x20000788
 800245c:	200006f0 	.word	0x200006f0
 8002460:	20000820 	.word	0x20000820
 8002464:	200008b8 	.word	0x200008b8
 8002468:	20000950 	.word	0x20000950
 800246c:	20000326 	.word	0x20000326
 8002470:	0800ea78 	.word	0x0800ea78
 8002474:	20000464 	.word	0x20000464
 8002478:	20000664 	.word	0x20000664
 800247c:	40590000 	.word	0x40590000
 8002480:	0800ea98 	.word	0x0800ea98

08002484 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b096      	sub	sp, #88	; 0x58
 8002488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800248a:	f107 0314 	add.w	r3, r7, #20
 800248e:	2244      	movs	r2, #68	; 0x44
 8002490:	2100      	movs	r1, #0
 8002492:	4618      	mov	r0, r3
 8002494:	f009 fd29 	bl	800beea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002498:	463b      	mov	r3, r7
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	605a      	str	r2, [r3, #4]
 80024a0:	609a      	str	r2, [r3, #8]
 80024a2:	60da      	str	r2, [r3, #12]
 80024a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80024a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80024aa:	f004 f99b 	bl	80067e4 <HAL_PWREx_ControlVoltageScaling>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80024b4:	f000 f86a 	bl	800258c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024b8:	2301      	movs	r3, #1
 80024ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80024bc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80024c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024c2:	2302      	movs	r3, #2
 80024c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024c6:	2303      	movs	r3, #3
 80024c8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80024ca:	2301      	movs	r3, #1
 80024cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80024ce:	2314      	movs	r3, #20
 80024d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80024d2:	2307      	movs	r3, #7
 80024d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80024d6:	2302      	movs	r3, #2
 80024d8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80024da:	2302      	movs	r3, #2
 80024dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024de:	f107 0314 	add.w	r3, r7, #20
 80024e2:	4618      	mov	r0, r3
 80024e4:	f004 f9d4 	bl	8006890 <HAL_RCC_OscConfig>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80024ee:	f000 f84d 	bl	800258c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024f2:	230f      	movs	r3, #15
 80024f4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024f6:	2303      	movs	r3, #3
 80024f8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024fa:	2300      	movs	r3, #0
 80024fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002502:	2300      	movs	r3, #0
 8002504:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002506:	463b      	mov	r3, r7
 8002508:	2104      	movs	r1, #4
 800250a:	4618      	mov	r0, r3
 800250c:	f004 fd9c 	bl	8007048 <HAL_RCC_ClockConfig>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002516:	f000 f839 	bl	800258c <Error_Handler>
  }
}
 800251a:	bf00      	nop
 800251c:	3758      	adds	r7, #88	; 0x58
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b0a2      	sub	sp, #136	; 0x88
 8002526:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002528:	463b      	mov	r3, r7
 800252a:	2288      	movs	r2, #136	; 0x88
 800252c:	2100      	movs	r1, #0
 800252e:	4618      	mov	r0, r3
 8002530:	f009 fcdb 	bl	800beea <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002534:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002538:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800253a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800253e:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8002540:	2303      	movs	r3, #3
 8002542:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002544:	2301      	movs	r3, #1
 8002546:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002548:	2308      	movs	r3, #8
 800254a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800254c:	2307      	movs	r3, #7
 800254e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002550:	2302      	movs	r3, #2
 8002552:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV8;
 8002554:	2308      	movs	r3, #8
 8002556:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002558:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800255c:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800255e:	463b      	mov	r3, r7
 8002560:	4618      	mov	r0, r3
 8002562:	f004 ff95 	bl	8007490 <HAL_RCCEx_PeriphCLKConfig>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 800256c:	f000 f80e 	bl	800258c <Error_Handler>
  }
}
 8002570:	bf00      	nop
 8002572:	3788      	adds	r7, #136	; 0x88
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM7)
	{
	}
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002590:	b672      	cpsid	i
}
 8002592:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002594:	e7fe      	b.n	8002594 <Error_Handler+0x8>
	...

08002598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800259e:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <HAL_MspInit+0x44>)
 80025a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025a2:	4a0e      	ldr	r2, [pc, #56]	; (80025dc <HAL_MspInit+0x44>)
 80025a4:	f043 0301 	orr.w	r3, r3, #1
 80025a8:	6613      	str	r3, [r2, #96]	; 0x60
 80025aa:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <HAL_MspInit+0x44>)
 80025ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	607b      	str	r3, [r7, #4]
 80025b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025b6:	4b09      	ldr	r3, [pc, #36]	; (80025dc <HAL_MspInit+0x44>)
 80025b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ba:	4a08      	ldr	r2, [pc, #32]	; (80025dc <HAL_MspInit+0x44>)
 80025bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025c0:	6593      	str	r3, [r2, #88]	; 0x58
 80025c2:	4b06      	ldr	r3, [pc, #24]	; (80025dc <HAL_MspInit+0x44>)
 80025c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ca:	603b      	str	r3, [r7, #0]
 80025cc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80025ce:	2004      	movs	r0, #4
 80025d0:	f003 fc36 	bl	8005e40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025d4:	bf00      	nop
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000

080025e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025e4:	e7fe      	b.n	80025e4 <NMI_Handler+0x4>
	...

080025e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,0);
 80025ec:	2200      	movs	r2, #0
 80025ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025f2:	4802      	ldr	r0, [pc, #8]	; (80025fc <HardFault_Handler+0x14>)
 80025f4:	f004 f89e 	bl	8006734 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025f8:	e7fe      	b.n	80025f8 <HardFault_Handler+0x10>
 80025fa:	bf00      	nop
 80025fc:	48000800 	.word	0x48000800

08002600 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002604:	e7fe      	b.n	8002604 <MemManage_Handler+0x4>

08002606 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002606:	b480      	push	{r7}
 8002608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800260a:	e7fe      	b.n	800260a <BusFault_Handler+0x4>

0800260c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002610:	e7fe      	b.n	8002610 <UsageFault_Handler+0x4>

08002612 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002612:	b480      	push	{r7}
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002624:	bf00      	nop
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800262e:	b480      	push	{r7}
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002640:	f002 f80c 	bl	800465c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  calibration_counter++;
 8002644:	4b23      	ldr	r3, [pc, #140]	; (80026d4 <SysTick_Handler+0x98>)
 8002646:	881b      	ldrh	r3, [r3, #0]
 8002648:	b29b      	uxth	r3, r3
 800264a:	3301      	adds	r3, #1
 800264c:	b29a      	uxth	r2, r3
 800264e:	4b21      	ldr	r3, [pc, #132]	; (80026d4 <SysTick_Handler+0x98>)
 8002650:	801a      	strh	r2, [r3, #0]
  Fingers_Status.Index.Current_Counter++;
 8002652:	4b21      	ldr	r3, [pc, #132]	; (80026d8 <SysTick_Handler+0x9c>)
 8002654:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8002658:	b29b      	uxth	r3, r3
 800265a:	3301      	adds	r3, #1
 800265c:	b29a      	uxth	r2, r3
 800265e:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <SysTick_Handler+0x9c>)
 8002660:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
  Fingers_Status.Middle.Current_Counter++;
 8002664:	4b1c      	ldr	r3, [pc, #112]	; (80026d8 <SysTick_Handler+0x9c>)
 8002666:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
 800266a:	b29b      	uxth	r3, r3
 800266c:	3301      	adds	r3, #1
 800266e:	b29a      	uxth	r2, r3
 8002670:	4b19      	ldr	r3, [pc, #100]	; (80026d8 <SysTick_Handler+0x9c>)
 8002672:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
  Fingers_Status.Pinky.Current_Counter++;
 8002676:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <SysTick_Handler+0x9c>)
 8002678:	f8b3 3284 	ldrh.w	r3, [r3, #644]	; 0x284
 800267c:	b29b      	uxth	r3, r3
 800267e:	3301      	adds	r3, #1
 8002680:	b29a      	uxth	r2, r3
 8002682:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <SysTick_Handler+0x9c>)
 8002684:	f8a3 2284 	strh.w	r2, [r3, #644]	; 0x284
  Fingers_Status.Ring.Current_Counter++;
 8002688:	4b13      	ldr	r3, [pc, #76]	; (80026d8 <SysTick_Handler+0x9c>)
 800268a:	f8b3 31ec 	ldrh.w	r3, [r3, #492]	; 0x1ec
 800268e:	b29b      	uxth	r3, r3
 8002690:	3301      	adds	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	4b10      	ldr	r3, [pc, #64]	; (80026d8 <SysTick_Handler+0x9c>)
 8002696:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
  Fingers_Status.Thumb.Current_Counter++;
 800269a:	4b0f      	ldr	r3, [pc, #60]	; (80026d8 <SysTick_Handler+0x9c>)
 800269c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800269e:	b29b      	uxth	r3, r3
 80026a0:	3301      	adds	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <SysTick_Handler+0x9c>)
 80026a6:	849a      	strh	r2, [r3, #36]	; 0x24

  if(control_mode==position_mode)
 80026a8:	4b0c      	ldr	r3, [pc, #48]	; (80026dc <SysTick_Handler+0xa0>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d10e      	bne.n	80026d0 <SysTick_Handler+0x94>
  {
	  PID_Compute(&Fingers_Status.Thumb.PID_Struct);
 80026b2:	480b      	ldr	r0, [pc, #44]	; (80026e0 <SysTick_Handler+0xa4>)
 80026b4:	f000 fe64 	bl	8003380 <PID_Compute>
	  PID_Compute(&Fingers_Status.Index.PID_Struct);
 80026b8:	480a      	ldr	r0, [pc, #40]	; (80026e4 <SysTick_Handler+0xa8>)
 80026ba:	f000 fe61 	bl	8003380 <PID_Compute>
	  PID_Compute(&Fingers_Status.Middle.PID_Struct);
 80026be:	480a      	ldr	r0, [pc, #40]	; (80026e8 <SysTick_Handler+0xac>)
 80026c0:	f000 fe5e 	bl	8003380 <PID_Compute>
	  PID_Compute(&Fingers_Status.Ring.PID_Struct);
 80026c4:	4809      	ldr	r0, [pc, #36]	; (80026ec <SysTick_Handler+0xb0>)
 80026c6:	f000 fe5b 	bl	8003380 <PID_Compute>
	  PID_Compute(&Fingers_Status.Pinky.PID_Struct);
 80026ca:	4809      	ldr	r0, [pc, #36]	; (80026f0 <SysTick_Handler+0xb4>)
 80026cc:	f000 fe58 	bl	8003380 <PID_Compute>
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 80026d0:	bf00      	nop
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	200009f8 	.word	0x200009f8
 80026d8:	200006f0 	.word	0x200006f0
 80026dc:	20000327 	.word	0x20000327
 80026e0:	20000718 	.word	0x20000718
 80026e4:	200007b0 	.word	0x200007b0
 80026e8:	20000848 	.word	0x20000848
 80026ec:	200008e0 	.word	0x200008e0
 80026f0:	20000978 	.word	0x20000978

080026f4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor4_Encoder1_Pin);
 80026f8:	2001      	movs	r0, #1
 80026fa:	f004 f84d 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}

08002702 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor4_Encoder2_Pin);
 8002706:	2002      	movs	r0, #2
 8002708:	f004 f846 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800270c:	bf00      	nop
 800270e:	bd80      	pop	{r7, pc}

08002710 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor5_Encoder1_Pin);
 8002714:	2004      	movs	r0, #4
 8002716:	f004 f83f 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}

0800271e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor3_Encoder2_Pin);
 8002722:	2010      	movs	r0, #16
 8002724:	f004 f838 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002728:	bf00      	nop
 800272a:	bd80      	pop	{r7, pc}

0800272c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002730:	4802      	ldr	r0, [pc, #8]	; (800273c <DMA1_Channel2_IRQHandler+0x10>)
 8002732:	f003 fd5e 	bl	80061f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	200003f0 	.word	0x200003f0

08002740 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor3_Encoder1_Pin);
 8002744:	2020      	movs	r0, #32
 8002746:	f004 f827 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}

0800274e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor5_Encoder2_Pin);
 8002752:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002756:	f004 f81f 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor1_Encoder2_Pin);
 800275a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800275e:	f004 f81b 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor1_Encoder1_Pin);
 8002762:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002766:	f004 f817 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor2_Encoder1_Pin);
 800276a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800276e:	f004 f813 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor2_Encoder2_Pin);
 8002772:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002776:	f004 f80f 	bl	8006798 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800277a:	bf00      	nop
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002784:	4802      	ldr	r0, [pc, #8]	; (8002790 <UART4_IRQHandler+0x10>)
 8002786:	f006 fd81 	bl	800928c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800278a:	bf00      	nop
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	20000664 	.word	0x20000664

08002794 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002798:	4802      	ldr	r0, [pc, #8]	; (80027a4 <TIM7_IRQHandler+0x10>)
 800279a:	f005 fd5b 	bl	8008254 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800279e:	bf00      	nop
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	200005cc 	.word	0x200005cc

080027a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
	return 1;
 80027ac:	2301      	movs	r3, #1
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <_kill>:

int _kill(int pid, int sig)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80027c2:	f009 fc0d 	bl	800bfe0 <__errno>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2216      	movs	r2, #22
 80027ca:	601a      	str	r2, [r3, #0]
	return -1;
 80027cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <_exit>:

void _exit (int status)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80027e0:	f04f 31ff 	mov.w	r1, #4294967295
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f7ff ffe7 	bl	80027b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80027ea:	e7fe      	b.n	80027ea <_exit+0x12>

080027ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f8:	2300      	movs	r3, #0
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	e00a      	b.n	8002814 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027fe:	f3af 8000 	nop.w
 8002802:	4601      	mov	r1, r0
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	1c5a      	adds	r2, r3, #1
 8002808:	60ba      	str	r2, [r7, #8]
 800280a:	b2ca      	uxtb	r2, r1
 800280c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	3301      	adds	r3, #1
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	697a      	ldr	r2, [r7, #20]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	429a      	cmp	r2, r3
 800281a:	dbf0      	blt.n	80027fe <_read+0x12>
	}

return len;
 800281c:	687b      	ldr	r3, [r7, #4]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3718      	adds	r7, #24
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b086      	sub	sp, #24
 800282a:	af00      	add	r7, sp, #0
 800282c:	60f8      	str	r0, [r7, #12]
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	e009      	b.n	800284c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	60ba      	str	r2, [r7, #8]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	4618      	mov	r0, r3
 8002842:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	3301      	adds	r3, #1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	429a      	cmp	r2, r3
 8002852:	dbf1      	blt.n	8002838 <_write+0x12>
	}
	return len;
 8002854:	687b      	ldr	r3, [r7, #4]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3718      	adds	r7, #24
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <_close>:

int _close(int file)
{
 800285e:	b480      	push	{r7}
 8002860:	b083      	sub	sp, #12
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
	return -1;
 8002866:	f04f 33ff 	mov.w	r3, #4294967295
}
 800286a:	4618      	mov	r0, r3
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
 800287e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002886:	605a      	str	r2, [r3, #4]
	return 0;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <_isatty>:

int _isatty(int file)
{
 8002896:	b480      	push	{r7}
 8002898:	b083      	sub	sp, #12
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
	return 1;
 800289e:	2301      	movs	r3, #1
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
	return 0;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028d0:	4a14      	ldr	r2, [pc, #80]	; (8002924 <_sbrk+0x5c>)
 80028d2:	4b15      	ldr	r3, [pc, #84]	; (8002928 <_sbrk+0x60>)
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028dc:	4b13      	ldr	r3, [pc, #76]	; (800292c <_sbrk+0x64>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d102      	bne.n	80028ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <_sbrk+0x64>)
 80028e6:	4a12      	ldr	r2, [pc, #72]	; (8002930 <_sbrk+0x68>)
 80028e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028ea:	4b10      	ldr	r3, [pc, #64]	; (800292c <_sbrk+0x64>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d207      	bcs.n	8002908 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028f8:	f009 fb72 	bl	800bfe0 <__errno>
 80028fc:	4603      	mov	r3, r0
 80028fe:	220c      	movs	r2, #12
 8002900:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002902:	f04f 33ff 	mov.w	r3, #4294967295
 8002906:	e009      	b.n	800291c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002908:	4b08      	ldr	r3, [pc, #32]	; (800292c <_sbrk+0x64>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800290e:	4b07      	ldr	r3, [pc, #28]	; (800292c <_sbrk+0x64>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4413      	add	r3, r2
 8002916:	4a05      	ldr	r2, [pc, #20]	; (800292c <_sbrk+0x64>)
 8002918:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800291a:	68fb      	ldr	r3, [r7, #12]
}
 800291c:	4618      	mov	r0, r3
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20018000 	.word	0x20018000
 8002928:	00000400 	.word	0x00000400
 800292c:	20000498 	.word	0x20000498
 8002930:	20000b50 	.word	0x20000b50

08002934 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002938:	4b06      	ldr	r3, [pc, #24]	; (8002954 <SystemInit+0x20>)
 800293a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800293e:	4a05      	ldr	r2, [pc, #20]	; (8002954 <SystemInit+0x20>)
 8002940:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002944:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <MX_TIM1_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b096      	sub	sp, #88	; 0x58
 800295c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800295e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	605a      	str	r2, [r3, #4]
 8002968:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800296a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	605a      	str	r2, [r3, #4]
 8002974:	609a      	str	r2, [r3, #8]
 8002976:	60da      	str	r2, [r3, #12]
 8002978:	611a      	str	r2, [r3, #16]
 800297a:	615a      	str	r2, [r3, #20]
 800297c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800297e:	1d3b      	adds	r3, r7, #4
 8002980:	222c      	movs	r2, #44	; 0x2c
 8002982:	2100      	movs	r1, #0
 8002984:	4618      	mov	r0, r3
 8002986:	f009 fab0 	bl	800beea <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800298a:	4b3e      	ldr	r3, [pc, #248]	; (8002a84 <MX_TIM1_Init+0x12c>)
 800298c:	4a3e      	ldr	r2, [pc, #248]	; (8002a88 <MX_TIM1_Init+0x130>)
 800298e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8002990:	4b3c      	ldr	r3, [pc, #240]	; (8002a84 <MX_TIM1_Init+0x12c>)
 8002992:	2218      	movs	r2, #24
 8002994:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002996:	4b3b      	ldr	r3, [pc, #236]	; (8002a84 <MX_TIM1_Init+0x12c>)
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 800299c:	4b39      	ldr	r3, [pc, #228]	; (8002a84 <MX_TIM1_Init+0x12c>)
 800299e:	2263      	movs	r2, #99	; 0x63
 80029a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a2:	4b38      	ldr	r3, [pc, #224]	; (8002a84 <MX_TIM1_Init+0x12c>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80029a8:	4b36      	ldr	r3, [pc, #216]	; (8002a84 <MX_TIM1_Init+0x12c>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ae:	4b35      	ldr	r3, [pc, #212]	; (8002a84 <MX_TIM1_Init+0x12c>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029b4:	4833      	ldr	r0, [pc, #204]	; (8002a84 <MX_TIM1_Init+0x12c>)
 80029b6:	f005 faef 	bl	8007f98 <HAL_TIM_PWM_Init>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80029c0:	f7ff fde4 	bl	800258c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029c4:	2300      	movs	r3, #0
 80029c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80029c8:	2300      	movs	r3, #0
 80029ca:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029cc:	2300      	movs	r3, #0
 80029ce:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80029d4:	4619      	mov	r1, r3
 80029d6:	482b      	ldr	r0, [pc, #172]	; (8002a84 <MX_TIM1_Init+0x12c>)
 80029d8:	f006 fa10 	bl	8008dfc <HAL_TIMEx_MasterConfigSynchronization>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80029e2:	f7ff fdd3 	bl	800258c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029e6:	2360      	movs	r3, #96	; 0x60
 80029e8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029ee:	2300      	movs	r3, #0
 80029f0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80029f2:	2300      	movs	r3, #0
 80029f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80029f6:	2304      	movs	r3, #4
 80029f8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80029fa:	2300      	movs	r3, #0
 80029fc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80029fe:	2300      	movs	r3, #0
 8002a00:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a02:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a06:	2200      	movs	r2, #0
 8002a08:	4619      	mov	r1, r3
 8002a0a:	481e      	ldr	r0, [pc, #120]	; (8002a84 <MX_TIM1_Init+0x12c>)
 8002a0c:	f005 fd24 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002a16:	f7ff fdb9 	bl	800258c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a1e:	2204      	movs	r2, #4
 8002a20:	4619      	mov	r1, r3
 8002a22:	4818      	ldr	r0, [pc, #96]	; (8002a84 <MX_TIM1_Init+0x12c>)
 8002a24:	f005 fd18 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8002a2e:	f7ff fdad 	bl	800258c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a32:	2300      	movs	r3, #0
 8002a34:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a36:	2300      	movs	r3, #0
 8002a38:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a4a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002a50:	2300      	movs	r3, #0
 8002a52:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002a54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a58:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a62:	1d3b      	adds	r3, r7, #4
 8002a64:	4619      	mov	r1, r3
 8002a66:	4807      	ldr	r0, [pc, #28]	; (8002a84 <MX_TIM1_Init+0x12c>)
 8002a68:	f006 fa50 	bl	8008f0c <HAL_TIMEx_ConfigBreakDeadTime>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8002a72:	f7ff fd8b 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002a76:	4803      	ldr	r0, [pc, #12]	; (8002a84 <MX_TIM1_Init+0x12c>)
 8002a78:	f000 fa9a 	bl	8002fb0 <HAL_TIM_MspPostInit>

}
 8002a7c:	bf00      	nop
 8002a7e:	3758      	adds	r7, #88	; 0x58
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	2000049c 	.word	0x2000049c
 8002a88:	40012c00 	.word	0x40012c00

08002a8c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08a      	sub	sp, #40	; 0x28
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a92:	f107 031c 	add.w	r3, r7, #28
 8002a96:	2200      	movs	r2, #0
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	605a      	str	r2, [r3, #4]
 8002a9c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a9e:	463b      	mov	r3, r7
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	60da      	str	r2, [r3, #12]
 8002aaa:	611a      	str	r2, [r3, #16]
 8002aac:	615a      	str	r2, [r3, #20]
 8002aae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ab0:	4b27      	ldr	r3, [pc, #156]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002ab2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ab6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24;
 8002ab8:	4b25      	ldr	r3, [pc, #148]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002aba:	2218      	movs	r2, #24
 8002abc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002abe:	4b24      	ldr	r3, [pc, #144]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8002ac4:	4b22      	ldr	r3, [pc, #136]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002ac6:	2263      	movs	r2, #99	; 0x63
 8002ac8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aca:	4b21      	ldr	r3, [pc, #132]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ad0:	4b1f      	ldr	r3, [pc, #124]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002ad6:	481e      	ldr	r0, [pc, #120]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002ad8:	f005 fa5e 	bl	8007f98 <HAL_TIM_PWM_Init>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002ae2:	f7ff fd53 	bl	800258c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aea:	2300      	movs	r3, #0
 8002aec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002aee:	f107 031c 	add.w	r3, r7, #28
 8002af2:	4619      	mov	r1, r3
 8002af4:	4816      	ldr	r0, [pc, #88]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002af6:	f006 f981 	bl	8008dfc <HAL_TIMEx_MasterConfigSynchronization>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002b00:	f7ff fd44 	bl	800258c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b04:	2360      	movs	r3, #96	; 0x60
 8002b06:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002b10:	2304      	movs	r3, #4
 8002b12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b14:	463b      	mov	r3, r7
 8002b16:	2208      	movs	r2, #8
 8002b18:	4619      	mov	r1, r3
 8002b1a:	480d      	ldr	r0, [pc, #52]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002b1c:	f005 fc9c 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002b26:	f7ff fd31 	bl	800258c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b2a:	463b      	mov	r3, r7
 8002b2c:	220c      	movs	r2, #12
 8002b2e:	4619      	mov	r1, r3
 8002b30:	4807      	ldr	r0, [pc, #28]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002b32:	f005 fc91 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002b3c:	f7ff fd26 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002b40:	4803      	ldr	r0, [pc, #12]	; (8002b50 <MX_TIM2_Init+0xc4>)
 8002b42:	f000 fa35 	bl	8002fb0 <HAL_TIM_MspPostInit>

}
 8002b46:	bf00      	nop
 8002b48:	3728      	adds	r7, #40	; 0x28
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	200004e8 	.word	0x200004e8

08002b54 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08a      	sub	sp, #40	; 0x28
 8002b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b5a:	f107 031c 	add.w	r3, r7, #28
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	605a      	str	r2, [r3, #4]
 8002b64:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b66:	463b      	mov	r3, r7
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	605a      	str	r2, [r3, #4]
 8002b6e:	609a      	str	r2, [r3, #8]
 8002b70:	60da      	str	r2, [r3, #12]
 8002b72:	611a      	str	r2, [r3, #16]
 8002b74:	615a      	str	r2, [r3, #20]
 8002b76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b78:	4b26      	ldr	r3, [pc, #152]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002b7a:	4a27      	ldr	r2, [pc, #156]	; (8002c18 <MX_TIM3_Init+0xc4>)
 8002b7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 24;
 8002b7e:	4b25      	ldr	r3, [pc, #148]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002b80:	2218      	movs	r2, #24
 8002b82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b84:	4b23      	ldr	r3, [pc, #140]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002b8a:	4b22      	ldr	r3, [pc, #136]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002b8c:	2263      	movs	r2, #99	; 0x63
 8002b8e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b90:	4b20      	ldr	r3, [pc, #128]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b96:	4b1f      	ldr	r3, [pc, #124]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002b9c:	481d      	ldr	r0, [pc, #116]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002b9e:	f005 f9fb 	bl	8007f98 <HAL_TIM_PWM_Init>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002ba8:	f7ff fcf0 	bl	800258c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002bb4:	f107 031c 	add.w	r3, r7, #28
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4816      	ldr	r0, [pc, #88]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002bbc:	f006 f91e 	bl	8008dfc <HAL_TIMEx_MasterConfigSynchronization>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002bc6:	f7ff fce1 	bl	800258c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bca:	2360      	movs	r3, #96	; 0x60
 8002bcc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002bd6:	2304      	movs	r3, #4
 8002bd8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bda:	463b      	mov	r3, r7
 8002bdc:	2200      	movs	r2, #0
 8002bde:	4619      	mov	r1, r3
 8002be0:	480c      	ldr	r0, [pc, #48]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002be2:	f005 fc39 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002bec:	f7ff fcce 	bl	800258c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002bf0:	463b      	mov	r3, r7
 8002bf2:	2204      	movs	r2, #4
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4807      	ldr	r0, [pc, #28]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002bf8:	f005 fc2e 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002c02:	f7ff fcc3 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002c06:	4803      	ldr	r0, [pc, #12]	; (8002c14 <MX_TIM3_Init+0xc0>)
 8002c08:	f000 f9d2 	bl	8002fb0 <HAL_TIM_MspPostInit>

}
 8002c0c:	bf00      	nop
 8002c0e:	3728      	adds	r7, #40	; 0x28
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000534 	.word	0x20000534
 8002c18:	40000400 	.word	0x40000400

08002c1c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08a      	sub	sp, #40	; 0x28
 8002c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c22:	f107 031c 	add.w	r3, r7, #28
 8002c26:	2200      	movs	r2, #0
 8002c28:	601a      	str	r2, [r3, #0]
 8002c2a:	605a      	str	r2, [r3, #4]
 8002c2c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c2e:	463b      	mov	r3, r7
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
 8002c3c:	615a      	str	r2, [r3, #20]
 8002c3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c40:	4b26      	ldr	r3, [pc, #152]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002c42:	4a27      	ldr	r2, [pc, #156]	; (8002ce0 <MX_TIM4_Init+0xc4>)
 8002c44:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 24;
 8002c46:	4b25      	ldr	r3, [pc, #148]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002c48:	2218      	movs	r2, #24
 8002c4a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c4c:	4b23      	ldr	r3, [pc, #140]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8002c52:	4b22      	ldr	r3, [pc, #136]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002c54:	2263      	movs	r2, #99	; 0x63
 8002c56:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c58:	4b20      	ldr	r3, [pc, #128]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c5e:	4b1f      	ldr	r3, [pc, #124]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002c64:	481d      	ldr	r0, [pc, #116]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002c66:	f005 f997 	bl	8007f98 <HAL_TIM_PWM_Init>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002c70:	f7ff fc8c 	bl	800258c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c74:	2300      	movs	r3, #0
 8002c76:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c7c:	f107 031c 	add.w	r3, r7, #28
 8002c80:	4619      	mov	r1, r3
 8002c82:	4816      	ldr	r0, [pc, #88]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002c84:	f006 f8ba 	bl	8008dfc <HAL_TIMEx_MasterConfigSynchronization>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002c8e:	f7ff fc7d 	bl	800258c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c92:	2360      	movs	r3, #96	; 0x60
 8002c94:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002c96:	2300      	movs	r3, #0
 8002c98:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ca2:	463b      	mov	r3, r7
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	480c      	ldr	r0, [pc, #48]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002caa:	f005 fbd5 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002cb4:	f7ff fc6a 	bl	800258c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002cb8:	463b      	mov	r3, r7
 8002cba:	2204      	movs	r2, #4
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4807      	ldr	r0, [pc, #28]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002cc0:	f005 fbca 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002cca:	f7ff fc5f 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002cce:	4803      	ldr	r0, [pc, #12]	; (8002cdc <MX_TIM4_Init+0xc0>)
 8002cd0:	f000 f96e 	bl	8002fb0 <HAL_TIM_MspPostInit>

}
 8002cd4:	bf00      	nop
 8002cd6:	3728      	adds	r7, #40	; 0x28
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	20000580 	.word	0x20000580
 8002ce0:	40000800 	.word	0x40000800

08002ce4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cea:	1d3b      	adds	r3, r7, #4
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	605a      	str	r2, [r3, #4]
 8002cf2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002cf4:	4b15      	ldr	r3, [pc, #84]	; (8002d4c <MX_TIM7_Init+0x68>)
 8002cf6:	4a16      	ldr	r2, [pc, #88]	; (8002d50 <MX_TIM7_Init+0x6c>)
 8002cf8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 800-1;
 8002cfa:	4b14      	ldr	r3, [pc, #80]	; (8002d4c <MX_TIM7_Init+0x68>)
 8002cfc:	f240 321f 	movw	r2, #799	; 0x31f
 8002d00:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d02:	4b12      	ldr	r3, [pc, #72]	; (8002d4c <MX_TIM7_Init+0x68>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8002d08:	4b10      	ldr	r3, [pc, #64]	; (8002d4c <MX_TIM7_Init+0x68>)
 8002d0a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d0e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d10:	4b0e      	ldr	r3, [pc, #56]	; (8002d4c <MX_TIM7_Init+0x68>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002d16:	480d      	ldr	r0, [pc, #52]	; (8002d4c <MX_TIM7_Init+0x68>)
 8002d18:	f005 f876 	bl	8007e08 <HAL_TIM_Base_Init>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002d22:	f7ff fc33 	bl	800258c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d26:	2300      	movs	r3, #0
 8002d28:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002d2e:	1d3b      	adds	r3, r7, #4
 8002d30:	4619      	mov	r1, r3
 8002d32:	4806      	ldr	r0, [pc, #24]	; (8002d4c <MX_TIM7_Init+0x68>)
 8002d34:	f006 f862 	bl	8008dfc <HAL_TIMEx_MasterConfigSynchronization>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8002d3e:	f7ff fc25 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002d42:	bf00      	nop
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200005cc 	.word	0x200005cc
 8002d50:	40001400 	.word	0x40001400

08002d54 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b096      	sub	sp, #88	; 0x58
 8002d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d5a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	605a      	str	r2, [r3, #4]
 8002d64:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	605a      	str	r2, [r3, #4]
 8002d70:	609a      	str	r2, [r3, #8]
 8002d72:	60da      	str	r2, [r3, #12]
 8002d74:	611a      	str	r2, [r3, #16]
 8002d76:	615a      	str	r2, [r3, #20]
 8002d78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d7a:	1d3b      	adds	r3, r7, #4
 8002d7c:	222c      	movs	r2, #44	; 0x2c
 8002d7e:	2100      	movs	r1, #0
 8002d80:	4618      	mov	r0, r3
 8002d82:	f009 f8b2 	bl	800beea <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002d86:	4b3e      	ldr	r3, [pc, #248]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002d88:	4a3e      	ldr	r2, [pc, #248]	; (8002e84 <MX_TIM8_Init+0x130>)
 8002d8a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 24;
 8002d8c:	4b3c      	ldr	r3, [pc, #240]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002d8e:	2218      	movs	r2, #24
 8002d90:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d92:	4b3b      	ldr	r3, [pc, #236]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8002d98:	4b39      	ldr	r3, [pc, #228]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002d9a:	2263      	movs	r2, #99	; 0x63
 8002d9c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d9e:	4b38      	ldr	r3, [pc, #224]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002da4:	4b36      	ldr	r3, [pc, #216]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002daa:	4b35      	ldr	r3, [pc, #212]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002db0:	4833      	ldr	r0, [pc, #204]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002db2:	f005 f8f1 	bl	8007f98 <HAL_TIM_PWM_Init>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002dbc:	f7ff fbe6 	bl	800258c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002dcc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	482b      	ldr	r0, [pc, #172]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002dd4:	f006 f812 	bl	8008dfc <HAL_TIMEx_MasterConfigSynchronization>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8002dde:	f7ff fbd5 	bl	800258c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002de2:	2360      	movs	r3, #96	; 0x60
 8002de4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002de6:	2300      	movs	r3, #0
 8002de8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dea:	2300      	movs	r3, #0
 8002dec:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002dee:	2300      	movs	r3, #0
 8002df0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002df2:	2304      	movs	r3, #4
 8002df4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002df6:	2300      	movs	r3, #0
 8002df8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dfe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e02:	2200      	movs	r2, #0
 8002e04:	4619      	mov	r1, r3
 8002e06:	481e      	ldr	r0, [pc, #120]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002e08:	f005 fb26 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8002e12:	f7ff fbbb 	bl	800258c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e1a:	2204      	movs	r2, #4
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4818      	ldr	r0, [pc, #96]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002e20:	f005 fb1a 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <MX_TIM8_Init+0xda>
  {
    Error_Handler();
 8002e2a:	f7ff fbaf 	bl	800258c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e46:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002e50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e54:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002e56:	2300      	movs	r3, #0
 8002e58:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002e5e:	1d3b      	adds	r3, r7, #4
 8002e60:	4619      	mov	r1, r3
 8002e62:	4807      	ldr	r0, [pc, #28]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002e64:	f006 f852 	bl	8008f0c <HAL_TIMEx_ConfigBreakDeadTime>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 8002e6e:	f7ff fb8d 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002e72:	4803      	ldr	r0, [pc, #12]	; (8002e80 <MX_TIM8_Init+0x12c>)
 8002e74:	f000 f89c 	bl	8002fb0 <HAL_TIM_MspPostInit>

}
 8002e78:	bf00      	nop
 8002e7a:	3758      	adds	r7, #88	; 0x58
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20000618 	.word	0x20000618
 8002e84:	40013400 	.word	0x40013400

08002e88 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b089      	sub	sp, #36	; 0x24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a2e      	ldr	r2, [pc, #184]	; (8002f50 <HAL_TIM_PWM_MspInit+0xc8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d10c      	bne.n	8002eb4 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e9a:	4b2e      	ldr	r3, [pc, #184]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002e9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e9e:	4a2d      	ldr	r2, [pc, #180]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002ea0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ea4:	6613      	str	r3, [r2, #96]	; 0x60
 8002ea6:	4b2b      	ldr	r3, [pc, #172]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002ea8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002eae:	61fb      	str	r3, [r7, #28]
 8002eb0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002eb2:	e046      	b.n	8002f42 <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM2)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ebc:	d10c      	bne.n	8002ed8 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ebe:	4b25      	ldr	r3, [pc, #148]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec2:	4a24      	ldr	r2, [pc, #144]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002ec4:	f043 0301 	orr.w	r3, r3, #1
 8002ec8:	6593      	str	r3, [r2, #88]	; 0x58
 8002eca:	4b22      	ldr	r3, [pc, #136]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	61bb      	str	r3, [r7, #24]
 8002ed4:	69bb      	ldr	r3, [r7, #24]
}
 8002ed6:	e034      	b.n	8002f42 <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM3)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a1e      	ldr	r2, [pc, #120]	; (8002f58 <HAL_TIM_PWM_MspInit+0xd0>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d10c      	bne.n	8002efc <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ee2:	4b1c      	ldr	r3, [pc, #112]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee6:	4a1b      	ldr	r2, [pc, #108]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002ee8:	f043 0302 	orr.w	r3, r3, #2
 8002eec:	6593      	str	r3, [r2, #88]	; 0x58
 8002eee:	4b19      	ldr	r3, [pc, #100]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	697b      	ldr	r3, [r7, #20]
}
 8002efa:	e022      	b.n	8002f42 <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM4)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a16      	ldr	r2, [pc, #88]	; (8002f5c <HAL_TIM_PWM_MspInit+0xd4>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d10c      	bne.n	8002f20 <HAL_TIM_PWM_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f06:	4b13      	ldr	r3, [pc, #76]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0a:	4a12      	ldr	r2, [pc, #72]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002f0c:	f043 0304 	orr.w	r3, r3, #4
 8002f10:	6593      	str	r3, [r2, #88]	; 0x58
 8002f12:	4b10      	ldr	r3, [pc, #64]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f16:	f003 0304 	and.w	r3, r3, #4
 8002f1a:	613b      	str	r3, [r7, #16]
 8002f1c:	693b      	ldr	r3, [r7, #16]
}
 8002f1e:	e010      	b.n	8002f42 <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM8)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a0e      	ldr	r2, [pc, #56]	; (8002f60 <HAL_TIM_PWM_MspInit+0xd8>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d10b      	bne.n	8002f42 <HAL_TIM_PWM_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f2a:	4b0a      	ldr	r3, [pc, #40]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f2e:	4a09      	ldr	r2, [pc, #36]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002f30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f34:	6613      	str	r3, [r2, #96]	; 0x60
 8002f36:	4b07      	ldr	r3, [pc, #28]	; (8002f54 <HAL_TIM_PWM_MspInit+0xcc>)
 8002f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	68fb      	ldr	r3, [r7, #12]
}
 8002f42:	bf00      	nop
 8002f44:	3724      	adds	r7, #36	; 0x24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	40012c00 	.word	0x40012c00
 8002f54:	40021000 	.word	0x40021000
 8002f58:	40000400 	.word	0x40000400
 8002f5c:	40000800 	.word	0x40000800
 8002f60:	40013400 	.word	0x40013400

08002f64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a0d      	ldr	r2, [pc, #52]	; (8002fa8 <HAL_TIM_Base_MspInit+0x44>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d113      	bne.n	8002f9e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002f76:	4b0d      	ldr	r3, [pc, #52]	; (8002fac <HAL_TIM_Base_MspInit+0x48>)
 8002f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f7a:	4a0c      	ldr	r2, [pc, #48]	; (8002fac <HAL_TIM_Base_MspInit+0x48>)
 8002f7c:	f043 0320 	orr.w	r3, r3, #32
 8002f80:	6593      	str	r3, [r2, #88]	; 0x58
 8002f82:	4b0a      	ldr	r3, [pc, #40]	; (8002fac <HAL_TIM_Base_MspInit+0x48>)
 8002f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f86:	f003 0320 	and.w	r3, r3, #32
 8002f8a:	60fb      	str	r3, [r7, #12]
 8002f8c:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8002f8e:	2200      	movs	r2, #0
 8002f90:	2101      	movs	r1, #1
 8002f92:	2037      	movs	r0, #55	; 0x37
 8002f94:	f002 ff5f 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002f98:	2037      	movs	r0, #55	; 0x37
 8002f9a:	f002 ff78 	bl	8005e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002f9e:	bf00      	nop
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40001400 	.word	0x40001400
 8002fac:	40021000 	.word	0x40021000

08002fb0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08c      	sub	sp, #48	; 0x30
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb8:	f107 031c 	add.w	r3, r7, #28
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	609a      	str	r2, [r3, #8]
 8002fc4:	60da      	str	r2, [r3, #12]
 8002fc6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a56      	ldr	r2, [pc, #344]	; (8003128 <HAL_TIM_MspPostInit+0x178>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d11e      	bne.n	8003010 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fd2:	4b56      	ldr	r3, [pc, #344]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd6:	4a55      	ldr	r2, [pc, #340]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 8002fd8:	f043 0301 	orr.w	r3, r3, #1
 8002fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fde:	4b53      	ldr	r3, [pc, #332]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 8002fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	61bb      	str	r3, [r7, #24]
 8002fe8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = IN2_Motor1_Pin|IN1_Motor1_Pin;
 8002fea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003000:	f107 031c 	add.w	r3, r7, #28
 8003004:	4619      	mov	r1, r3
 8003006:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800300a:	f003 f9d1 	bl	80063b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800300e:	e087      	b.n	8003120 <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM2)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003018:	d11d      	bne.n	8003056 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800301a:	4b44      	ldr	r3, [pc, #272]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 800301c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301e:	4a43      	ldr	r2, [pc, #268]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 8003020:	f043 0302 	orr.w	r3, r3, #2
 8003024:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003026:	4b41      	ldr	r3, [pc, #260]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 8003028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = IN1_Motor3_Pin|IN2_Motor3_Pin;
 8003032:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003038:	2302      	movs	r3, #2
 800303a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303c:	2300      	movs	r3, #0
 800303e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003040:	2300      	movs	r3, #0
 8003042:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003044:	2301      	movs	r3, #1
 8003046:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003048:	f107 031c 	add.w	r3, r7, #28
 800304c:	4619      	mov	r1, r3
 800304e:	4838      	ldr	r0, [pc, #224]	; (8003130 <HAL_TIM_MspPostInit+0x180>)
 8003050:	f003 f9ae 	bl	80063b0 <HAL_GPIO_Init>
}
 8003054:	e064      	b.n	8003120 <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM3)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a36      	ldr	r2, [pc, #216]	; (8003134 <HAL_TIM_MspPostInit+0x184>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d11c      	bne.n	800309a <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003060:	4b32      	ldr	r3, [pc, #200]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 8003062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003064:	4a31      	ldr	r2, [pc, #196]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 8003066:	f043 0302 	orr.w	r3, r3, #2
 800306a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800306c:	4b2f      	ldr	r3, [pc, #188]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 800306e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IN2_Motor5_Pin|IN1_Motor5_Pin;
 8003078:	2330      	movs	r3, #48	; 0x30
 800307a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307c:	2302      	movs	r3, #2
 800307e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003080:	2300      	movs	r3, #0
 8003082:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003084:	2300      	movs	r3, #0
 8003086:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003088:	2302      	movs	r3, #2
 800308a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800308c:	f107 031c 	add.w	r3, r7, #28
 8003090:	4619      	mov	r1, r3
 8003092:	4827      	ldr	r0, [pc, #156]	; (8003130 <HAL_TIM_MspPostInit+0x180>)
 8003094:	f003 f98c 	bl	80063b0 <HAL_GPIO_Init>
}
 8003098:	e042      	b.n	8003120 <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM4)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a26      	ldr	r2, [pc, #152]	; (8003138 <HAL_TIM_MspPostInit+0x188>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d11c      	bne.n	80030de <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a4:	4b21      	ldr	r3, [pc, #132]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 80030a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030a8:	4a20      	ldr	r2, [pc, #128]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 80030aa:	f043 0302 	orr.w	r3, r3, #2
 80030ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030b0:	4b1e      	ldr	r3, [pc, #120]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 80030b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN2_Motor4_Pin|IN1_Motor4_Pin;
 80030bc:	23c0      	movs	r3, #192	; 0xc0
 80030be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c0:	2302      	movs	r3, #2
 80030c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c8:	2300      	movs	r3, #0
 80030ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80030cc:	2302      	movs	r3, #2
 80030ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030d0:	f107 031c 	add.w	r3, r7, #28
 80030d4:	4619      	mov	r1, r3
 80030d6:	4816      	ldr	r0, [pc, #88]	; (8003130 <HAL_TIM_MspPostInit+0x180>)
 80030d8:	f003 f96a 	bl	80063b0 <HAL_GPIO_Init>
}
 80030dc:	e020      	b.n	8003120 <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM8)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a16      	ldr	r2, [pc, #88]	; (800313c <HAL_TIM_MspPostInit+0x18c>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d11b      	bne.n	8003120 <HAL_TIM_MspPostInit+0x170>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030e8:	4b10      	ldr	r3, [pc, #64]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 80030ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ec:	4a0f      	ldr	r2, [pc, #60]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 80030ee:	f043 0304 	orr.w	r3, r3, #4
 80030f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030f4:	4b0d      	ldr	r3, [pc, #52]	; (800312c <HAL_TIM_MspPostInit+0x17c>)
 80030f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IN2_Motor2_Pin|IN1_Motor2_Pin;
 8003100:	23c0      	movs	r3, #192	; 0xc0
 8003102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003104:	2302      	movs	r3, #2
 8003106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003108:	2300      	movs	r3, #0
 800310a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800310c:	2300      	movs	r3, #0
 800310e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003110:	2303      	movs	r3, #3
 8003112:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003114:	f107 031c 	add.w	r3, r7, #28
 8003118:	4619      	mov	r1, r3
 800311a:	4809      	ldr	r0, [pc, #36]	; (8003140 <HAL_TIM_MspPostInit+0x190>)
 800311c:	f003 f948 	bl	80063b0 <HAL_GPIO_Init>
}
 8003120:	bf00      	nop
 8003122:	3730      	adds	r7, #48	; 0x30
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40012c00 	.word	0x40012c00
 800312c:	40021000 	.word	0x40021000
 8003130:	48000400 	.word	0x48000400
 8003134:	40000400 	.word	0x40000400
 8003138:	40000800 	.word	0x40000800
 800313c:	40013400 	.word	0x40013400
 8003140:	48000800 	.word	0x48000800

08003144 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003148:	4b14      	ldr	r3, [pc, #80]	; (800319c <MX_UART4_Init+0x58>)
 800314a:	4a15      	ldr	r2, [pc, #84]	; (80031a0 <MX_UART4_Init+0x5c>)
 800314c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800314e:	4b13      	ldr	r3, [pc, #76]	; (800319c <MX_UART4_Init+0x58>)
 8003150:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003154:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003156:	4b11      	ldr	r3, [pc, #68]	; (800319c <MX_UART4_Init+0x58>)
 8003158:	2200      	movs	r2, #0
 800315a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800315c:	4b0f      	ldr	r3, [pc, #60]	; (800319c <MX_UART4_Init+0x58>)
 800315e:	2200      	movs	r2, #0
 8003160:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003162:	4b0e      	ldr	r3, [pc, #56]	; (800319c <MX_UART4_Init+0x58>)
 8003164:	2200      	movs	r2, #0
 8003166:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003168:	4b0c      	ldr	r3, [pc, #48]	; (800319c <MX_UART4_Init+0x58>)
 800316a:	220c      	movs	r2, #12
 800316c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800316e:	4b0b      	ldr	r3, [pc, #44]	; (800319c <MX_UART4_Init+0x58>)
 8003170:	2200      	movs	r2, #0
 8003172:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003174:	4b09      	ldr	r3, [pc, #36]	; (800319c <MX_UART4_Init+0x58>)
 8003176:	2200      	movs	r2, #0
 8003178:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800317a:	4b08      	ldr	r3, [pc, #32]	; (800319c <MX_UART4_Init+0x58>)
 800317c:	2200      	movs	r2, #0
 800317e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003180:	4b06      	ldr	r3, [pc, #24]	; (800319c <MX_UART4_Init+0x58>)
 8003182:	2200      	movs	r2, #0
 8003184:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003186:	4805      	ldr	r0, [pc, #20]	; (800319c <MX_UART4_Init+0x58>)
 8003188:	f005 ff5c 	bl	8009044 <HAL_UART_Init>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8003192:	f7ff f9fb 	bl	800258c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003196:	bf00      	nop
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20000664 	.word	0x20000664
 80031a0:	40004c00 	.word	0x40004c00

080031a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b0ac      	sub	sp, #176	; 0xb0
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80031b0:	2200      	movs	r2, #0
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	605a      	str	r2, [r3, #4]
 80031b6:	609a      	str	r2, [r3, #8]
 80031b8:	60da      	str	r2, [r3, #12]
 80031ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031bc:	f107 0314 	add.w	r3, r7, #20
 80031c0:	2288      	movs	r2, #136	; 0x88
 80031c2:	2100      	movs	r1, #0
 80031c4:	4618      	mov	r0, r3
 80031c6:	f008 fe90 	bl	800beea <memset>
  if(uartHandle->Instance==UART4)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a25      	ldr	r2, [pc, #148]	; (8003264 <HAL_UART_MspInit+0xc0>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d143      	bne.n	800325c <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80031d4:	2308      	movs	r3, #8
 80031d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80031d8:	2300      	movs	r3, #0
 80031da:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031dc:	f107 0314 	add.w	r3, r7, #20
 80031e0:	4618      	mov	r0, r3
 80031e2:	f004 f955 	bl	8007490 <HAL_RCCEx_PeriphCLKConfig>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80031ec:	f7ff f9ce 	bl	800258c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80031f0:	4b1d      	ldr	r3, [pc, #116]	; (8003268 <HAL_UART_MspInit+0xc4>)
 80031f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f4:	4a1c      	ldr	r2, [pc, #112]	; (8003268 <HAL_UART_MspInit+0xc4>)
 80031f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80031fa:	6593      	str	r3, [r2, #88]	; 0x58
 80031fc:	4b1a      	ldr	r3, [pc, #104]	; (8003268 <HAL_UART_MspInit+0xc4>)
 80031fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003200:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003208:	4b17      	ldr	r3, [pc, #92]	; (8003268 <HAL_UART_MspInit+0xc4>)
 800320a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800320c:	4a16      	ldr	r2, [pc, #88]	; (8003268 <HAL_UART_MspInit+0xc4>)
 800320e:	f043 0304 	orr.w	r3, r3, #4
 8003212:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003214:	4b14      	ldr	r3, [pc, #80]	; (8003268 <HAL_UART_MspInit+0xc4>)
 8003216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003220:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003224:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003228:	2302      	movs	r3, #2
 800322a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800322e:	2301      	movs	r3, #1
 8003230:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003234:	2303      	movs	r3, #3
 8003236:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800323a:	2308      	movs	r3, #8
 800323c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003240:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003244:	4619      	mov	r1, r3
 8003246:	4809      	ldr	r0, [pc, #36]	; (800326c <HAL_UART_MspInit+0xc8>)
 8003248:	f003 f8b2 	bl	80063b0 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800324c:	2200      	movs	r2, #0
 800324e:	2100      	movs	r1, #0
 8003250:	2034      	movs	r0, #52	; 0x34
 8003252:	f002 fe00 	bl	8005e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003256:	2034      	movs	r0, #52	; 0x34
 8003258:	f002 fe19 	bl	8005e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 800325c:	bf00      	nop
 800325e:	37b0      	adds	r7, #176	; 0xb0
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40004c00 	.word	0x40004c00
 8003268:	40021000 	.word	0x40021000
 800326c:	48000800 	.word	0x48000800

08003270 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	uPID->LastInput = *uPID->MyInput;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58

	if (uPID->OutputSum > uPID->OutMax)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80032a0:	f7fd fc3a 	bl	8000b18 <__aeabi_dcmpgt>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d006      	beq.n	80032b8 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80032b0:	6879      	ldr	r1, [r7, #4]
 80032b2:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 80032b6:	e011      	b.n	80032dc <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80032c4:	f7fd fc0a 	bl	8000adc <__aeabi_dcmplt>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d100      	bne.n	80032d0 <PID_Init+0x60>
}
 80032ce:	e005      	b.n	80032dc <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80032d6:	6879      	ldr	r1, [r7, #4]
 80032d8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 80032dc:	bf00      	nop
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	0000      	movs	r0, r0
	...

080032e8 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b08a      	sub	sp, #40	; 0x28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6278      	str	r0, [r7, #36]	; 0x24
 80032f0:	6239      	str	r1, [r7, #32]
 80032f2:	61fa      	str	r2, [r7, #28]
 80032f4:	61bb      	str	r3, [r7, #24]
 80032f6:	ed87 0b04 	vstr	d0, [r7, #16]
 80032fa:	ed87 1b02 	vstr	d1, [r7, #8]
 80032fe:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 8003302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003304:	69fa      	ldr	r2, [r7, #28]
 8003306:	645a      	str	r2, [r3, #68]	; 0x44
	uPID->MyInput    = Input;
 8003308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330a:	6a3a      	ldr	r2, [r7, #32]
 800330c:	641a      	str	r2, [r3, #64]	; 0x40
	uPID->MySetpoint = Setpoint;
 800330e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	649a      	str	r2, [r3, #72]	; 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 8003314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003316:	2200      	movs	r2, #0
 8003318:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800331a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8003370 <PID+0x88>
 800331e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8003378 <PID+0x90>
 8003322:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003324:	f000 f956 	bl	80035d4 <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	2264      	movs	r2, #100	; 0x64
 800332c:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800332e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003332:	4619      	mov	r1, r3
 8003334:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003336:	f000 fa63 	bl	8003800 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800333a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800333e:	4619      	mov	r1, r3
 8003340:	ed97 2b00 	vldr	d2, [r7]
 8003344:	ed97 1b02 	vldr	d1, [r7, #8]
 8003348:	ed97 0b04 	vldr	d0, [r7, #16]
 800334c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800334e:	f000 f9af 	bl	80036b0 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 8003352:	f001 f997 	bl	8004684 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	1ad2      	subs	r2, r2, r3
 800335e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003360:	605a      	str	r2, [r3, #4]

}
 8003362:	bf00      	nop
 8003364:	3728      	adds	r7, #40	; 0x28
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	f3af 8000 	nop.w
 8003370:	00000000 	.word	0x00000000
 8003374:	406fe000 	.word	0x406fe000
	...

08003380 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 8003380:	b5b0      	push	{r4, r5, r7, lr}
 8003382:	b08c      	sub	sp, #48	; 0x30
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	785b      	ldrb	r3, [r3, #1]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <PID_Compute+0x14>
	{
		return _FALSE;
 8003390:	2300      	movs	r3, #0
 8003392:	e0f5      	b.n	8003580 <PID_Compute+0x200>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 8003394:	f001 f976 	bl	8004684 <HAL_GetTick>
 8003398:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - uPID->LastTime);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	6a3a      	ldr	r2, [r7, #32]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	f0c0 80e7 	bcc.w	800357e <PID_Compute+0x1fe>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033c8:	f7fc ff5e 	bl	8000288 <__aeabi_dsub>
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
 80033d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80033da:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80033de:	f7fc ff53 	bl	8000288 <__aeabi_dsub>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80033f6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80033fa:	f7fd f8fd 	bl	80005f8 <__aeabi_dmul>
 80033fe:	4602      	mov	r2, r0
 8003400:	460b      	mov	r3, r1
 8003402:	4620      	mov	r0, r4
 8003404:	4629      	mov	r1, r5
 8003406:	f7fc ff41 	bl	800028c <__adddf3>
 800340a:	4602      	mov	r2, r0
 800340c:	460b      	mov	r3, r1
 800340e:	6879      	ldr	r1, [r7, #4]
 8003410:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d114      	bne.n	8003446 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003428:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800342c:	f7fd f8e4 	bl	80005f8 <__aeabi_dmul>
 8003430:	4602      	mov	r2, r0
 8003432:	460b      	mov	r3, r1
 8003434:	4620      	mov	r0, r4
 8003436:	4629      	mov	r1, r5
 8003438:	f7fc ff26 	bl	8000288 <__aeabi_dsub>
 800343c:	4602      	mov	r2, r0
 800343e:	460b      	mov	r3, r1
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003452:	f7fd fb61 	bl	8000b18 <__aeabi_dcmpgt>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d006      	beq.n	800346a <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8003468:	e010      	b.n	800348c <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003476:	f7fd fb31 	bl	8000adc <__aeabi_dcmplt>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d005      	beq.n	800348c <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003486:	6879      	ldr	r1, [r7, #4]
 8003488:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00b      	beq.n	80034ac <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800349a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800349e:	f7fd f8ab 	bl	80005f8 <__aeabi_dmul>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80034aa:	e005      	b.n	80034b8 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	f04f 0300 	mov.w	r3, #0
 80034b4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80034c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034c8:	f7fd f896 	bl	80005f8 <__aeabi_dmul>
 80034cc:	4602      	mov	r2, r0
 80034ce:	460b      	mov	r3, r1
 80034d0:	4620      	mov	r0, r4
 80034d2:	4629      	mov	r1, r5
 80034d4:	f7fc fed8 	bl	8000288 <__aeabi_dsub>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80034e0:	f7fc fed4 	bl	800028c <__adddf3>
 80034e4:	4602      	mov	r2, r0
 80034e6:	460b      	mov	r3, r1
 80034e8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (output > uPID->OutMax)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80034f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80034f6:	f7fd fb0f 	bl	8000b18 <__aeabi_dcmpgt>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003506:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800350a:	e00e      	b.n	800352a <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003512:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003516:	f7fd fae1 	bl	8000adc <__aeabi_dcmplt>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d004      	beq.n	800352a <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003526:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }

		if(error<0.1&&error>-0.1)
 800352a:	a317      	add	r3, pc, #92	; (adr r3, 8003588 <PID_Compute+0x208>)
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003534:	f7fd fad2 	bl	8000adc <__aeabi_dcmplt>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00f      	beq.n	800355e <PID_Compute+0x1de>
 800353e:	a314      	add	r3, pc, #80	; (adr r3, 8003590 <PID_Compute+0x210>)
 8003540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003544:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003548:	f7fd fae6 	bl	8000b18 <__aeabi_dcmpgt>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d005      	beq.n	800355e <PID_Compute+0x1de>
		{
			output=0;
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	f04f 0300 	mov.w	r3, #0
 800355a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		*uPID->MyOutput = output;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003562:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003566:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003570:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		uPID->LastTime = now;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003578:	605a      	str	r2, [r3, #4]

		return _TRUE;
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <PID_Compute+0x200>

	}
	else
	{
		return _FALSE;
 800357e:	2300      	movs	r3, #0
	}

}
 8003580:	4618      	mov	r0, r3
 8003582:	3730      	adds	r7, #48	; 0x30
 8003584:	46bd      	mov	sp, r7
 8003586:	bdb0      	pop	{r4, r5, r7, pc}
 8003588:	9999999a 	.word	0x9999999a
 800358c:	3fb99999 	.word	0x3fb99999
 8003590:	9999999a 	.word	0x9999999a
 8003594:	bfb99999 	.word	0xbfb99999

08003598 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	460b      	mov	r3, r1
 80035a2:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 80035a4:	78fb      	ldrb	r3, [r7, #3]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	bf0c      	ite	eq
 80035aa:	2301      	moveq	r3, #1
 80035ac:	2300      	movne	r3, #0
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d006      	beq.n	80035c6 <PID_SetMode+0x2e>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	785b      	ldrb	r3, [r3, #1]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d102      	bne.n	80035c6 <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f7ff fe55 	bl	8003270 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	7bfa      	ldrb	r2, [r7, #15]
 80035ca:	705a      	strb	r2, [r3, #1]

}
 80035cc:	bf00      	nop
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6178      	str	r0, [r7, #20]
 80035dc:	ed87 0b02 	vstr	d0, [r7, #8]
 80035e0:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 80035e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035ec:	f7fd fa8a 	bl	8000b04 <__aeabi_dcmpge>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d158      	bne.n	80036a8 <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 80035f6:	6979      	ldr	r1, [r7, #20]
 80035f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035fc:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	uPID->OutMax = Max;
 8003600:	6979      	ldr	r1, [r7, #20]
 8003602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003606:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	785b      	ldrb	r3, [r3, #1]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d04b      	beq.n	80036aa <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003616:	e9d3 0100 	ldrd	r0, r1, [r3]
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003620:	f7fd fa7a 	bl	8000b18 <__aeabi_dcmpgt>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d007      	beq.n	800363a <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003634:	e9c1 2300 	strd	r2, r3, [r1]
 8003638:	e012      	b.n	8003660 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003648:	f7fd fa48 	bl	8000adc <__aeabi_dcmplt>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d006      	beq.n	8003660 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800365c:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800366c:	f7fd fa54 	bl	8000b18 <__aeabi_dcmpgt>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d006      	beq.n	8003684 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800367c:	6979      	ldr	r1, [r7, #20]
 800367e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8003682:	e012      	b.n	80036aa <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003690:	f7fd fa24 	bl	8000adc <__aeabi_dcmplt>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d007      	beq.n	80036aa <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80036a0:	6979      	ldr	r1, [r7, #20]
 80036a2:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80036a6:	e000      	b.n	80036aa <PID_SetOutputLimits+0xd6>
		return;
 80036a8:	bf00      	nop
		}
		else { }

	}

}
 80036aa:	3718      	adds	r7, #24
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b08a      	sub	sp, #40	; 0x28
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	61f8      	str	r0, [r7, #28]
 80036b8:	ed87 0b04 	vstr	d0, [r7, #16]
 80036bc:	ed87 1b02 	vstr	d1, [r7, #8]
 80036c0:	ed87 2b00 	vstr	d2, [r7]
 80036c4:	460b      	mov	r3, r1
 80036c6:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 80036c8:	f04f 0200 	mov.w	r2, #0
 80036cc:	f04f 0300 	mov.w	r3, #0
 80036d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036d4:	f7fd fa02 	bl	8000adc <__aeabi_dcmplt>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f040 8089 	bne.w	80037f2 <PID_SetTunings2+0x142>
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	f04f 0300 	mov.w	r3, #0
 80036e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036ec:	f7fd f9f6 	bl	8000adc <__aeabi_dcmplt>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d17d      	bne.n	80037f2 <PID_SetTunings2+0x142>
 80036f6:	f04f 0200 	mov.w	r2, #0
 80036fa:	f04f 0300 	mov.w	r3, #0
 80036fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003702:	f7fd f9eb 	bl	8000adc <__aeabi_dcmplt>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d172      	bne.n	80037f2 <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	7efa      	ldrb	r2, [r7, #27]
 8003710:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8003712:	7efb      	ldrb	r3, [r7, #27]
 8003714:	2b01      	cmp	r3, #1
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	461a      	mov	r2, r3
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 8003724:	69f9      	ldr	r1, [r7, #28]
 8003726:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800372a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800372e:	69f9      	ldr	r1, [r7, #28]
 8003730:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003734:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8003738:	69f9      	ldr	r1, [r7, #28]
 800373a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800373e:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	4618      	mov	r0, r3
 8003748:	f7fc fedc 	bl	8000504 <__aeabi_ui2d>
 800374c:	f04f 0200 	mov.w	r2, #0
 8003750:	4b2a      	ldr	r3, [pc, #168]	; (80037fc <PID_SetTunings2+0x14c>)
 8003752:	f7fd f87b 	bl	800084c <__aeabi_ddiv>
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 800375e:	69f9      	ldr	r1, [r7, #28]
 8003760:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003764:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8003768:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800376c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003770:	f7fc ff42 	bl	80005f8 <__aeabi_dmul>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	69f9      	ldr	r1, [r7, #28]
 800377a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800377e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003782:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003786:	f7fd f861 	bl	800084c <__aeabi_ddiv>
 800378a:	4602      	mov	r2, r0
 800378c:	460b      	mov	r3, r1
 800378e:	69f9      	ldr	r1, [r7, #28]
 8003790:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	78db      	ldrb	r3, [r3, #3]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d12b      	bne.n	80037f4 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80037a2:	f04f 0000 	mov.w	r0, #0
 80037a6:	f04f 0100 	mov.w	r1, #0
 80037aa:	f7fc fd6d 	bl	8000288 <__aeabi_dsub>
 80037ae:	4602      	mov	r2, r0
 80037b0:	460b      	mov	r3, r1
 80037b2:	69f9      	ldr	r1, [r7, #28]
 80037b4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80037be:	f04f 0000 	mov.w	r0, #0
 80037c2:	f04f 0100 	mov.w	r1, #0
 80037c6:	f7fc fd5f 	bl	8000288 <__aeabi_dsub>
 80037ca:	4602      	mov	r2, r0
 80037cc:	460b      	mov	r3, r1
 80037ce:	69f9      	ldr	r1, [r7, #28]
 80037d0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80037da:	f04f 0000 	mov.w	r0, #0
 80037de:	f04f 0100 	mov.w	r1, #0
 80037e2:	f7fc fd51 	bl	8000288 <__aeabi_dsub>
 80037e6:	4602      	mov	r2, r0
 80037e8:	460b      	mov	r3, r1
 80037ea:	69f9      	ldr	r1, [r7, #28]
 80037ec:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 80037f0:	e000      	b.n	80037f4 <PID_SetTunings2+0x144>
		return;
 80037f2:	bf00      	nop

	}

}
 80037f4:	3728      	adds	r7, #40	; 0x28
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	408f4000 	.word	0x408f4000

08003800 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	460b      	mov	r3, r1
 800380a:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	785b      	ldrb	r3, [r3, #1]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d02e      	beq.n	8003872 <PID_SetControllerDirection+0x72>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	78db      	ldrb	r3, [r3, #3]
 8003818:	78fa      	ldrb	r2, [r7, #3]
 800381a:	429a      	cmp	r2, r3
 800381c:	d029      	beq.n	8003872 <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003824:	f04f 0000 	mov.w	r0, #0
 8003828:	f04f 0100 	mov.w	r1, #0
 800382c:	f7fc fd2c 	bl	8000288 <__aeabi_dsub>
 8003830:	4602      	mov	r2, r0
 8003832:	460b      	mov	r3, r1
 8003834:	6879      	ldr	r1, [r7, #4]
 8003836:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003840:	f04f 0000 	mov.w	r0, #0
 8003844:	f04f 0100 	mov.w	r1, #0
 8003848:	f7fc fd1e 	bl	8000288 <__aeabi_dsub>
 800384c:	4602      	mov	r2, r0
 800384e:	460b      	mov	r3, r1
 8003850:	6879      	ldr	r1, [r7, #4]
 8003852:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800385c:	f04f 0000 	mov.w	r0, #0
 8003860:	f04f 0100 	mov.w	r1, #0
 8003864:	f7fc fd10 	bl	8000288 <__aeabi_dsub>
 8003868:	4602      	mov	r2, r0
 800386a:	460b      	mov	r3, r1
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	}

	uPID->ControllerDirection = Direction;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	78fa      	ldrb	r2, [r7, #3]
 8003876:	70da      	strb	r2, [r3, #3]

}
 8003878:	bf00      	nop
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8003880:	b5b0      	push	{r4, r5, r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	dd2e      	ble.n	80038ee <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8003890:	6838      	ldr	r0, [r7, #0]
 8003892:	f7fc fe47 	bl	8000524 <__aeabi_i2d>
 8003896:	4604      	mov	r4, r0
 8003898:	460d      	mov	r5, r1
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fc fe30 	bl	8000504 <__aeabi_ui2d>
 80038a4:	4602      	mov	r2, r0
 80038a6:	460b      	mov	r3, r1
 80038a8:	4620      	mov	r0, r4
 80038aa:	4629      	mov	r1, r5
 80038ac:	f7fc ffce 	bl	800084c <__aeabi_ddiv>
 80038b0:	4602      	mov	r2, r0
 80038b2:	460b      	mov	r3, r1
 80038b4:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80038be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038c2:	f7fc fe99 	bl	80005f8 <__aeabi_dmul>
 80038c6:	4602      	mov	r2, r0
 80038c8:	460b      	mov	r3, r1
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80038d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038da:	f7fc ffb7 	bl	800084c <__aeabi_ddiv>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	609a      	str	r2, [r3, #8]

	}

}
 80038ee:	bf00      	nop
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080038f8 <Read_Encoder>:
//-------------- function -------------------
/*
 * Read Encoder Signals
 */
void Read_Encoder (Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	6039      	str	r1, [r7, #0]
 8003902:	71fb      	strb	r3, [r7, #7]
	//	_Bool Signal_A;
	//	_Bool Signal_B;
	switch (FingerName) {
 8003904:	79fb      	ldrb	r3, [r7, #7]
 8003906:	2b04      	cmp	r3, #4
 8003908:	f200 809b 	bhi.w	8003a42 <Read_Encoder+0x14a>
 800390c:	a201      	add	r2, pc, #4	; (adr r2, 8003914 <Read_Encoder+0x1c>)
 800390e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003912:	bf00      	nop
 8003914:	08003929 	.word	0x08003929
 8003918:	08003963 	.word	0x08003963
 800391c:	08003999 	.word	0x08003999
 8003920:	080039cf 	.word	0x080039cf
 8003924:	08003a09 	.word	0x08003a09
	case Thumb:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor5_Encoder1_GPIO_Port,Motor5_Encoder1_Pin);
 8003928:	2104      	movs	r1, #4
 800392a:	4884      	ldr	r0, [pc, #528]	; (8003b3c <Read_Encoder+0x244>)
 800392c:	f002 feea 	bl	8006704 <HAL_GPIO_ReadPin>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	bf14      	ite	ne
 8003936:	2301      	movne	r3, #1
 8003938:	2300      	moveq	r3, #0
 800393a:	b2da      	uxtb	r2, r3
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor5_Encoder2_GPIO_Port,Motor5_Encoder2_Pin);
 8003942:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003946:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800394a:	f002 fedb 	bl	8006704 <HAL_GPIO_ReadPin>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	bf14      	ite	ne
 8003954:	2301      	movne	r3, #1
 8003956:	2300      	moveq	r3, #0
 8003958:	b2da      	uxtb	r2, r3
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

		break;
 8003960:	e070      	b.n	8003a44 <Read_Encoder+0x14c>
	case Index:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor4_Encoder1_GPIO_Port,Motor4_Encoder1_Pin);
 8003962:	2101      	movs	r1, #1
 8003964:	4875      	ldr	r0, [pc, #468]	; (8003b3c <Read_Encoder+0x244>)
 8003966:	f002 fecd 	bl	8006704 <HAL_GPIO_ReadPin>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	bf14      	ite	ne
 8003970:	2301      	movne	r3, #1
 8003972:	2300      	moveq	r3, #0
 8003974:	b2da      	uxtb	r2, r3
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor4_Encoder2_GPIO_Port,Motor4_Encoder2_Pin);
 800397c:	2102      	movs	r1, #2
 800397e:	486f      	ldr	r0, [pc, #444]	; (8003b3c <Read_Encoder+0x244>)
 8003980:	f002 fec0 	bl	8006704 <HAL_GPIO_ReadPin>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf14      	ite	ne
 800398a:	2301      	movne	r3, #1
 800398c:	2300      	moveq	r3, #0
 800398e:	b2da      	uxtb	r2, r3
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003996:	e055      	b.n	8003a44 <Read_Encoder+0x14c>
	case Middle:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor3_Encoder1_GPIO_Port,Motor3_Encoder1_Pin);
 8003998:	2120      	movs	r1, #32
 800399a:	4869      	ldr	r0, [pc, #420]	; (8003b40 <Read_Encoder+0x248>)
 800399c:	f002 feb2 	bl	8006704 <HAL_GPIO_ReadPin>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	bf14      	ite	ne
 80039a6:	2301      	movne	r3, #1
 80039a8:	2300      	moveq	r3, #0
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor3_Encoder2_GPIO_Port,Motor3_Encoder2_Pin);
 80039b2:	2110      	movs	r1, #16
 80039b4:	4862      	ldr	r0, [pc, #392]	; (8003b40 <Read_Encoder+0x248>)
 80039b6:	f002 fea5 	bl	8006704 <HAL_GPIO_ReadPin>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	bf14      	ite	ne
 80039c0:	2301      	movne	r3, #1
 80039c2:	2300      	moveq	r3, #0
 80039c4:	b2da      	uxtb	r2, r3
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 80039cc:	e03a      	b.n	8003a44 <Read_Encoder+0x14c>
	case Ring:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor2_Encoder1_GPIO_Port,Motor2_Encoder1_Pin);
 80039ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80039d2:	485a      	ldr	r0, [pc, #360]	; (8003b3c <Read_Encoder+0x244>)
 80039d4:	f002 fe96 	bl	8006704 <HAL_GPIO_ReadPin>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	bf14      	ite	ne
 80039de:	2301      	movne	r3, #1
 80039e0:	2300      	moveq	r3, #0
 80039e2:	b2da      	uxtb	r2, r3
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor2_Encoder2_GPIO_Port,Motor2_Encoder2_Pin);
 80039ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80039ee:	4853      	ldr	r0, [pc, #332]	; (8003b3c <Read_Encoder+0x244>)
 80039f0:	f002 fe88 	bl	8006704 <HAL_GPIO_ReadPin>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	bf14      	ite	ne
 80039fa:	2301      	movne	r3, #1
 80039fc:	2300      	moveq	r3, #0
 80039fe:	b2da      	uxtb	r2, r3
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003a06:	e01d      	b.n	8003a44 <Read_Encoder+0x14c>
	case Pinky:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor1_Encoder1_GPIO_Port,Motor1_Encoder1_Pin);
 8003a08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a0c:	484b      	ldr	r0, [pc, #300]	; (8003b3c <Read_Encoder+0x244>)
 8003a0e:	f002 fe79 	bl	8006704 <HAL_GPIO_ReadPin>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	bf14      	ite	ne
 8003a18:	2301      	movne	r3, #1
 8003a1a:	2300      	moveq	r3, #0
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor1_Encoder2_GPIO_Port,Motor1_Encoder2_Pin);
 8003a24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a28:	4844      	ldr	r0, [pc, #272]	; (8003b3c <Read_Encoder+0x244>)
 8003a2a:	f002 fe6b 	bl	8006704 <HAL_GPIO_ReadPin>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	bf14      	ite	ne
 8003a34:	2301      	movne	r3, #1
 8003a36:	2300      	moveq	r3, #0
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003a40:	e000      	b.n	8003a44 <Read_Encoder+0x14c>
	default:
		break;
 8003a42:	bf00      	nop
	}
	if(FingerStruct->SignalA && FingerStruct->SignalB)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d009      	beq.n	8003a64 <Read_Encoder+0x16c>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d003      	beq.n	8003a64 <Read_Encoder+0x16c>
		FingerStruct->current_Encoder_State=Ahigh_Bhigh;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	2203      	movs	r2, #3
 8003a60:	755a      	strb	r2, [r3, #21]
 8003a62:	e028      	b.n	8003ab6 <Read_Encoder+0x1be>
	else if (FingerStruct->SignalA && !FingerStruct->SignalB)
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00c      	beq.n	8003a8a <Read_Encoder+0x192>
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	f083 0301 	eor.w	r3, r3, #1
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <Read_Encoder+0x192>
		FingerStruct->current_Encoder_State=Ahigh_Blow;
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2204      	movs	r2, #4
 8003a86:	755a      	strb	r2, [r3, #21]
 8003a88:	e015      	b.n	8003ab6 <Read_Encoder+0x1be>
	else if (!FingerStruct->SignalA && FingerStruct->SignalB)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	f083 0301 	eor.w	r3, r3, #1
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d009      	beq.n	8003ab0 <Read_Encoder+0x1b8>
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d003      	beq.n	8003ab0 <Read_Encoder+0x1b8>
		FingerStruct->current_Encoder_State=Alow_Bhigh;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	2202      	movs	r2, #2
 8003aac:	755a      	strb	r2, [r3, #21]
 8003aae:	e002      	b.n	8003ab6 <Read_Encoder+0x1be>
	else
		FingerStruct->current_Encoder_State=Alow_Blow;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	755a      	strb	r2, [r3, #21]
	if(FingerStruct->current_Encoder_State != FingerStruct->Pre_Encoder_State)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	7d5a      	ldrb	r2, [r3, #21]
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	7d9b      	ldrb	r3, [r3, #22]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d038      	beq.n	8003b34 <Read_Encoder+0x23c>
	{
		//if(FingerStruct->Direction==Open)
		//	FingerStruct->Encoder++;
		//else if(FingerStruct->Direction==Close)
		//	FingerStruct->Encoder--;
		if(FingerStruct->Pre_Encoder_State==Ahigh_Blow && FingerStruct->current_Encoder_State==Alow_Blow)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	7d9b      	ldrb	r3, [r3, #22]
 8003ac6:	2b04      	cmp	r3, #4
 8003ac8:	d10a      	bne.n	8003ae0 <Read_Encoder+0x1e8>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	7d5b      	ldrb	r3, [r3, #21]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d106      	bne.n	8003ae0 <Read_Encoder+0x1e8>
			FingerStruct->Encoder++;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	8a1b      	ldrh	r3, [r3, #16]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	821a      	strh	r2, [r3, #16]
 8003ade:	e01c      	b.n	8003b1a <Read_Encoder+0x222>
		else if(FingerStruct->Pre_Encoder_State==Alow_Blow && FingerStruct->current_Encoder_State==Ahigh_Blow)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	7d9b      	ldrb	r3, [r3, #22]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d10a      	bne.n	8003afe <Read_Encoder+0x206>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	7d5b      	ldrb	r3, [r3, #21]
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d106      	bne.n	8003afe <Read_Encoder+0x206>
			FingerStruct->Encoder--;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	8a1b      	ldrh	r3, [r3, #16]
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	821a      	strh	r2, [r3, #16]
 8003afc:	e00d      	b.n	8003b1a <Read_Encoder+0x222>
		else
			FingerStruct->Encoder+=(FingerStruct->Pre_Encoder_State-FingerStruct->current_Encoder_State);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	8a1a      	ldrh	r2, [r3, #16]
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	7d9b      	ldrb	r3, [r3, #22]
 8003b06:	b299      	uxth	r1, r3
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	7d5b      	ldrb	r3, [r3, #21]
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	1acb      	subs	r3, r1, r3
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	4413      	add	r3, r2
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	821a      	strh	r2, [r3, #16]
		FingerStruct->Pre_Encoder_State=FingerStruct->current_Encoder_State;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	7d5a      	ldrb	r2, [r3, #21]
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	759a      	strb	r2, [r3, #22]
		if(FingerStruct->Encoder>65000)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	8a1b      	ldrh	r3, [r3, #16]
 8003b26:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d902      	bls.n	8003b34 <Read_Encoder+0x23c>
			FingerStruct->Encoder=0;
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2200      	movs	r2, #0
 8003b32:	821a      	strh	r2, [r3, #16]
	}
}
 8003b34:	bf00      	nop
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	48000400 	.word	0x48000400
 8003b40:	48000800 	.word	0x48000800

08003b44 <SetMotor>:
/*
 * set PWM and direction for each finger
 */
void SetMotor(Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct) {
 8003b44:	b5b0      	push	{r4, r5, r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	6039      	str	r1, [r7, #0]
 8003b4e:	71fb      	strb	r3, [r7, #7]
	//	Read_Encoder(FingerStruct, name);
	if(control_mode==speed_mode)
 8003b50:	4ba2      	ldr	r3, [pc, #648]	; (8003ddc <SetMotor+0x298>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d13a      	bne.n	8003bd0 <SetMotor+0x8c>
	{
		if(FingerStruct->SetPoint>0)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b60:	f04f 0200 	mov.w	r2, #0
 8003b64:	f04f 0300 	mov.w	r3, #0
 8003b68:	f7fc ffd6 	bl	8000b18 <__aeabi_dcmpgt>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00c      	beq.n	8003b8c <SetMotor+0x48>
		{
			FingerStruct->speed=FingerStruct->SetPoint;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b78:	6839      	ldr	r1, [r7, #0]
 8003b7a:	e9c1 2306 	strd	r2, r3, [r1, #24]
			FingerStruct->Direction_motor=Open;
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2201      	movs	r2, #1
 8003b82:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Open;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	2201      	movs	r2, #1
 8003b88:	74da      	strb	r2, [r3, #19]
 8003b8a:	e021      	b.n	8003bd0 <SetMotor+0x8c>
		}else if(FingerStruct->SetPoint<0)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b92:	f04f 0200 	mov.w	r2, #0
 8003b96:	f04f 0300 	mov.w	r3, #0
 8003b9a:	f7fc ff9f 	bl	8000adc <__aeabi_dcmplt>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00f      	beq.n	8003bc4 <SetMotor+0x80>
		{
			FingerStruct->speed=FingerStruct->SetPoint*(-1);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003baa:	4614      	mov	r4, r2
 8003bac:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	e9c3 4506 	strd	r4, r5, [r3, #24]
			FingerStruct->Direction_motor=Close;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Close;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	74da      	strb	r2, [r3, #19]
 8003bc2:	e005      	b.n	8003bd0 <SetMotor+0x8c>
		}else
		{
			FingerStruct->Direction_motor=Stop;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Stop;
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	74da      	strb	r2, [r3, #19]
		}
	}
	switch (FingerName) {
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	f200 8193 	bhi.w	8003efe <SetMotor+0x3ba>
 8003bd8:	a201      	add	r2, pc, #4	; (adr r2, 8003be0 <SetMotor+0x9c>)
 8003bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bde:	bf00      	nop
 8003be0:	08003bf5 	.word	0x08003bf5
 8003be4:	08003c89 	.word	0x08003c89
 8003be8:	08003d1d 	.word	0x08003d1d
 8003bec:	08003db1 	.word	0x08003db1
 8003bf0:	08003e6b 	.word	0x08003e6b
	case Thumb :
		if ( FingerStruct->Direction_motor== Open) {
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	7c9b      	ldrb	r3, [r3, #18]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d110      	bne.n	8003c1e <SetMotor+0xda>
			htim3.Instance->CCR1 = (uint8_t) FingerStruct->speed;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003c02:	4610      	mov	r0, r2
 8003c04:	4619      	mov	r1, r3
 8003c06:	f7fc ffcf 	bl	8000ba8 <__aeabi_d2uiz>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	4b74      	ldr	r3, [pc, #464]	; (8003de0 <SetMotor+0x29c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	635a      	str	r2, [r3, #52]	; 0x34
			htim3.Instance->CCR2 =0;
 8003c14:	4b72      	ldr	r3, [pc, #456]	; (8003de0 <SetMotor+0x29c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	639a      	str	r2, [r3, #56]	; 0x38
 8003c1c:	e01c      	b.n	8003c58 <SetMotor+0x114>
		} else if (FingerStruct->Direction_motor == Close) {
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	7c9b      	ldrb	r3, [r3, #18]
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d110      	bne.n	8003c48 <SetMotor+0x104>
			htim3.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	4619      	mov	r1, r3
 8003c30:	f7fc ffba 	bl	8000ba8 <__aeabi_d2uiz>
 8003c34:	4603      	mov	r3, r0
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	4b69      	ldr	r3, [pc, #420]	; (8003de0 <SetMotor+0x29c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	639a      	str	r2, [r3, #56]	; 0x38
			htim3.Instance->CCR1 =0;
 8003c3e:	4b68      	ldr	r3, [pc, #416]	; (8003de0 <SetMotor+0x29c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2200      	movs	r2, #0
 8003c44:	635a      	str	r2, [r3, #52]	; 0x34
 8003c46:	e007      	b.n	8003c58 <SetMotor+0x114>
		} else {
			htim3.Instance->CCR1 =100;
 8003c48:	4b65      	ldr	r3, [pc, #404]	; (8003de0 <SetMotor+0x29c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2264      	movs	r2, #100	; 0x64
 8003c4e:	635a      	str	r2, [r3, #52]	; 0x34
			htim3.Instance->CCR2 =100;
 8003c50:	4b63      	ldr	r3, [pc, #396]	; (8003de0 <SetMotor+0x29c>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2264      	movs	r2, #100	; 0x64
 8003c56:	639a      	str	r2, [r3, #56]	; 0x38
		}
		//calculate position
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Thumb)*100;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	8a1b      	ldrh	r3, [r3, #16]
 8003c5c:	ee07 3a90 	vmov	s15, r3
 8003c60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c64:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003de4 <SetMotor+0x2a0>
 8003c68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c6c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8003de8 <SetMotor+0x2a4>
 8003c70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c74:	ee17 0a90 	vmov	r0, s15
 8003c78:	f7fc fc66 	bl	8000548 <__aeabi_f2d>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	460b      	mov	r3, r1
 8003c80:	6839      	ldr	r1, [r7, #0]
 8003c82:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003c86:	e13b      	b.n	8003f00 <SetMotor+0x3bc>
	case Index :
		if ( FingerStruct->Direction_motor== Close) {
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	7c9b      	ldrb	r3, [r3, #18]
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d110      	bne.n	8003cb2 <SetMotor+0x16e>
			htim4.Instance->CCR1 =(uint8_t)  FingerStruct->speed;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003c96:	4610      	mov	r0, r2
 8003c98:	4619      	mov	r1, r3
 8003c9a:	f7fc ff85 	bl	8000ba8 <__aeabi_d2uiz>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	4b52      	ldr	r3, [pc, #328]	; (8003dec <SetMotor+0x2a8>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	635a      	str	r2, [r3, #52]	; 0x34
			htim4.Instance->CCR2 =0;
 8003ca8:	4b50      	ldr	r3, [pc, #320]	; (8003dec <SetMotor+0x2a8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2200      	movs	r2, #0
 8003cae:	639a      	str	r2, [r3, #56]	; 0x38
 8003cb0:	e01c      	b.n	8003cec <SetMotor+0x1a8>
		} else if (FingerStruct->Direction_motor == Open) {
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	7c9b      	ldrb	r3, [r3, #18]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d110      	bne.n	8003cdc <SetMotor+0x198>
			htim4.Instance->CCR2 = (uint8_t) FingerStruct->speed;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	f7fc ff70 	bl	8000ba8 <__aeabi_d2uiz>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	4b47      	ldr	r3, [pc, #284]	; (8003dec <SetMotor+0x2a8>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	639a      	str	r2, [r3, #56]	; 0x38
			htim4.Instance->CCR1 =0;
 8003cd2:	4b46      	ldr	r3, [pc, #280]	; (8003dec <SetMotor+0x2a8>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	635a      	str	r2, [r3, #52]	; 0x34
 8003cda:	e007      	b.n	8003cec <SetMotor+0x1a8>
		} else {
			htim4.Instance->CCR1 =100;
 8003cdc:	4b43      	ldr	r3, [pc, #268]	; (8003dec <SetMotor+0x2a8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2264      	movs	r2, #100	; 0x64
 8003ce2:	635a      	str	r2, [r3, #52]	; 0x34
			htim4.Instance->CCR2 =100;
 8003ce4:	4b41      	ldr	r3, [pc, #260]	; (8003dec <SetMotor+0x2a8>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2264      	movs	r2, #100	; 0x64
 8003cea:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Index)*100;
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	8a1b      	ldrh	r3, [r3, #16]
 8003cf0:	ee07 3a90 	vmov	s15, r3
 8003cf4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cf8:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003df0 <SetMotor+0x2ac>
 8003cfc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d00:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003de8 <SetMotor+0x2a4>
 8003d04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d08:	ee17 0a90 	vmov	r0, s15
 8003d0c:	f7fc fc1c 	bl	8000548 <__aeabi_f2d>
 8003d10:	4602      	mov	r2, r0
 8003d12:	460b      	mov	r3, r1
 8003d14:	6839      	ldr	r1, [r7, #0]
 8003d16:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003d1a:	e0f1      	b.n	8003f00 <SetMotor+0x3bc>
	case Middle :
		if ( FingerStruct->Direction_motor== Close) {
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	7c9b      	ldrb	r3, [r3, #18]
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d110      	bne.n	8003d46 <SetMotor+0x202>
			htim2.Instance->CCR4 =(uint8_t)  FingerStruct->speed;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003d2a:	4610      	mov	r0, r2
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	f7fc ff3b 	bl	8000ba8 <__aeabi_d2uiz>
 8003d32:	4603      	mov	r3, r0
 8003d34:	b2da      	uxtb	r2, r3
 8003d36:	4b2f      	ldr	r3, [pc, #188]	; (8003df4 <SetMotor+0x2b0>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	641a      	str	r2, [r3, #64]	; 0x40
			htim2.Instance->CCR3 =0;
 8003d3c:	4b2d      	ldr	r3, [pc, #180]	; (8003df4 <SetMotor+0x2b0>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2200      	movs	r2, #0
 8003d42:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d44:	e01c      	b.n	8003d80 <SetMotor+0x23c>
		} else if (FingerStruct->Direction_motor == Open) {
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	7c9b      	ldrb	r3, [r3, #18]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d110      	bne.n	8003d70 <SetMotor+0x22c>
			htim2.Instance->CCR3 = (uint8_t) FingerStruct->speed;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003d54:	4610      	mov	r0, r2
 8003d56:	4619      	mov	r1, r3
 8003d58:	f7fc ff26 	bl	8000ba8 <__aeabi_d2uiz>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	4b24      	ldr	r3, [pc, #144]	; (8003df4 <SetMotor+0x2b0>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	63da      	str	r2, [r3, #60]	; 0x3c
			htim2.Instance->CCR4 =0;
 8003d66:	4b23      	ldr	r3, [pc, #140]	; (8003df4 <SetMotor+0x2b0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	641a      	str	r2, [r3, #64]	; 0x40
 8003d6e:	e007      	b.n	8003d80 <SetMotor+0x23c>
		} else {
			htim2.Instance->CCR3 =100;
 8003d70:	4b20      	ldr	r3, [pc, #128]	; (8003df4 <SetMotor+0x2b0>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2264      	movs	r2, #100	; 0x64
 8003d76:	63da      	str	r2, [r3, #60]	; 0x3c
			htim2.Instance->CCR4 =100;
 8003d78:	4b1e      	ldr	r3, [pc, #120]	; (8003df4 <SetMotor+0x2b0>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2264      	movs	r2, #100	; 0x64
 8003d7e:	641a      	str	r2, [r3, #64]	; 0x40
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Middle)*100;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	8a1b      	ldrh	r3, [r3, #16]
 8003d84:	ee07 3a90 	vmov	s15, r3
 8003d88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d8c:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8003df8 <SetMotor+0x2b4>
 8003d90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d94:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003de8 <SetMotor+0x2a4>
 8003d98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d9c:	ee17 0a90 	vmov	r0, s15
 8003da0:	f7fc fbd2 	bl	8000548 <__aeabi_f2d>
 8003da4:	4602      	mov	r2, r0
 8003da6:	460b      	mov	r3, r1
 8003da8:	6839      	ldr	r1, [r7, #0]
 8003daa:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003dae:	e0a7      	b.n	8003f00 <SetMotor+0x3bc>
	case Ring :
		if ( FingerStruct->Direction_motor== Close) {
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	7c9b      	ldrb	r3, [r3, #18]
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d123      	bne.n	8003e00 <SetMotor+0x2bc>
			htim8.Instance->CCR1 = (uint8_t) FingerStruct->speed;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003dbe:	4610      	mov	r0, r2
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	f7fc fef1 	bl	8000ba8 <__aeabi_d2uiz>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	b2da      	uxtb	r2, r3
 8003dca:	4b0c      	ldr	r3, [pc, #48]	; (8003dfc <SetMotor+0x2b8>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	635a      	str	r2, [r3, #52]	; 0x34
			htim8.Instance->CCR2 =0;
 8003dd0:	4b0a      	ldr	r3, [pc, #40]	; (8003dfc <SetMotor+0x2b8>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	639a      	str	r2, [r3, #56]	; 0x38
 8003dd8:	e02f      	b.n	8003e3a <SetMotor+0x2f6>
 8003dda:	bf00      	nop
 8003ddc:	20000327 	.word	0x20000327
 8003de0:	20000534 	.word	0x20000534
 8003de4:	45913800 	.word	0x45913800
 8003de8:	42c80000 	.word	0x42c80000
 8003dec:	20000580 	.word	0x20000580
 8003df0:	46cf0800 	.word	0x46cf0800
 8003df4:	200004e8 	.word	0x200004e8
 8003df8:	46c99000 	.word	0x46c99000
 8003dfc:	20000618 	.word	0x20000618
		} else if (FingerStruct->Direction_motor == Open) {
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	7c9b      	ldrb	r3, [r3, #18]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d110      	bne.n	8003e2a <SetMotor+0x2e6>
			htim8.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003e0e:	4610      	mov	r0, r2
 8003e10:	4619      	mov	r1, r3
 8003e12:	f7fc fec9 	bl	8000ba8 <__aeabi_d2uiz>
 8003e16:	4603      	mov	r3, r0
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	4b3b      	ldr	r3, [pc, #236]	; (8003f08 <SetMotor+0x3c4>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	639a      	str	r2, [r3, #56]	; 0x38
			htim8.Instance->CCR1 =0;
 8003e20:	4b39      	ldr	r3, [pc, #228]	; (8003f08 <SetMotor+0x3c4>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2200      	movs	r2, #0
 8003e26:	635a      	str	r2, [r3, #52]	; 0x34
 8003e28:	e007      	b.n	8003e3a <SetMotor+0x2f6>
		} else {
			htim8.Instance->CCR1 =100;
 8003e2a:	4b37      	ldr	r3, [pc, #220]	; (8003f08 <SetMotor+0x3c4>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2264      	movs	r2, #100	; 0x64
 8003e30:	635a      	str	r2, [r3, #52]	; 0x34
			htim8.Instance->CCR2 =100;
 8003e32:	4b35      	ldr	r3, [pc, #212]	; (8003f08 <SetMotor+0x3c4>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2264      	movs	r2, #100	; 0x64
 8003e38:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Ring)*100;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	8a1b      	ldrh	r3, [r3, #16]
 8003e3e:	ee07 3a90 	vmov	s15, r3
 8003e42:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e46:	eddf 6a31 	vldr	s13, [pc, #196]	; 8003f0c <SetMotor+0x3c8>
 8003e4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e4e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8003f10 <SetMotor+0x3cc>
 8003e52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e56:	ee17 0a90 	vmov	r0, s15
 8003e5a:	f7fc fb75 	bl	8000548 <__aeabi_f2d>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	460b      	mov	r3, r1
 8003e62:	6839      	ldr	r1, [r7, #0]
 8003e64:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003e68:	e04a      	b.n	8003f00 <SetMotor+0x3bc>
	case Pinky :
		if ( FingerStruct->Direction_motor== Close) {
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	7c9b      	ldrb	r3, [r3, #18]
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d110      	bne.n	8003e94 <SetMotor+0x350>
			htim1.Instance->CCR1 =(uint8_t)  FingerStruct->speed;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003e78:	4610      	mov	r0, r2
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	f7fc fe94 	bl	8000ba8 <__aeabi_d2uiz>
 8003e80:	4603      	mov	r3, r0
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	4b23      	ldr	r3, [pc, #140]	; (8003f14 <SetMotor+0x3d0>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	635a      	str	r2, [r3, #52]	; 0x34
			htim1.Instance->CCR2 =0;
 8003e8a:	4b22      	ldr	r3, [pc, #136]	; (8003f14 <SetMotor+0x3d0>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	639a      	str	r2, [r3, #56]	; 0x38
 8003e92:	e01c      	b.n	8003ece <SetMotor+0x38a>
		} else if (FingerStruct->Direction_motor == Open) {
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	7c9b      	ldrb	r3, [r3, #18]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d110      	bne.n	8003ebe <SetMotor+0x37a>
			htim1.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	f7fc fe7f 	bl	8000ba8 <__aeabi_d2uiz>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	4b19      	ldr	r3, [pc, #100]	; (8003f14 <SetMotor+0x3d0>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	639a      	str	r2, [r3, #56]	; 0x38
			htim1.Instance->CCR1 =0;
 8003eb4:	4b17      	ldr	r3, [pc, #92]	; (8003f14 <SetMotor+0x3d0>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	635a      	str	r2, [r3, #52]	; 0x34
 8003ebc:	e007      	b.n	8003ece <SetMotor+0x38a>
		} else {
			htim1.Instance->CCR1 =100;
 8003ebe:	4b15      	ldr	r3, [pc, #84]	; (8003f14 <SetMotor+0x3d0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2264      	movs	r2, #100	; 0x64
 8003ec4:	635a      	str	r2, [r3, #52]	; 0x34
			htim1.Instance->CCR2 =100;
 8003ec6:	4b13      	ldr	r3, [pc, #76]	; (8003f14 <SetMotor+0x3d0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2264      	movs	r2, #100	; 0x64
 8003ecc:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Pinky)*100;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	8a1b      	ldrh	r3, [r3, #16]
 8003ed2:	ee07 3a90 	vmov	s15, r3
 8003ed6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003eda:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8003f18 <SetMotor+0x3d4>
 8003ede:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ee2:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8003f10 <SetMotor+0x3cc>
 8003ee6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eea:	ee17 0a90 	vmov	r0, s15
 8003eee:	f7fc fb2b 	bl	8000548 <__aeabi_f2d>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	6839      	ldr	r1, [r7, #0]
 8003ef8:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003efc:	e000      	b.n	8003f00 <SetMotor+0x3bc>

	default:

		break;
 8003efe:	bf00      	nop
	}
}
 8003f00:	bf00      	nop
 8003f02:	3708      	adds	r7, #8
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bdb0      	pop	{r4, r5, r7, pc}
 8003f08:	20000618 	.word	0x20000618
 8003f0c:	46bea000 	.word	0x46bea000
 8003f10:	42c80000 	.word	0x42c80000
 8003f14:	2000049c 	.word	0x2000049c
 8003f18:	46cbe800 	.word	0x46cbe800
 8003f1c:	00000000 	.word	0x00000000

08003f20 <init_motor_controller>:
/*
 *
 */
void init_motor_controller(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af02      	add	r7, sp, #8
	//-----------|start read data from ADC|---------------
	HAL_ADC_Start_DMA(&hadc2,(uint32_t *) ADCData, 6);
 8003f26:	2206      	movs	r2, #6
 8003f28:	4979      	ldr	r1, [pc, #484]	; (8004110 <init_motor_controller+0x1f0>)
 8003f2a:	487a      	ldr	r0, [pc, #488]	; (8004114 <init_motor_controller+0x1f4>)
 8003f2c:	f000 ff00 	bl	8004d30 <HAL_ADC_Start_DMA>
	//---------------|start PWM Timers|-------------------
	//motor5->thumb
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003f30:	2100      	movs	r1, #0
 8003f32:	4879      	ldr	r0, [pc, #484]	; (8004118 <init_motor_controller+0x1f8>)
 8003f34:	f004 f888 	bl	8008048 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003f38:	2104      	movs	r1, #4
 8003f3a:	4877      	ldr	r0, [pc, #476]	; (8004118 <init_motor_controller+0x1f8>)
 8003f3c:	f004 f884 	bl	8008048 <HAL_TIM_PWM_Start>
	//motor4->index
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8003f40:	2100      	movs	r1, #0
 8003f42:	4876      	ldr	r0, [pc, #472]	; (800411c <init_motor_controller+0x1fc>)
 8003f44:	f004 f880 	bl	8008048 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8003f48:	2104      	movs	r1, #4
 8003f4a:	4874      	ldr	r0, [pc, #464]	; (800411c <init_motor_controller+0x1fc>)
 8003f4c:	f004 f87c 	bl	8008048 <HAL_TIM_PWM_Start>
	//motor3->middle
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003f50:	2108      	movs	r1, #8
 8003f52:	4873      	ldr	r0, [pc, #460]	; (8004120 <init_motor_controller+0x200>)
 8003f54:	f004 f878 	bl	8008048 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8003f58:	210c      	movs	r1, #12
 8003f5a:	4871      	ldr	r0, [pc, #452]	; (8004120 <init_motor_controller+0x200>)
 8003f5c:	f004 f874 	bl	8008048 <HAL_TIM_PWM_Start>
	//motor2->ring
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8003f60:	2100      	movs	r1, #0
 8003f62:	4870      	ldr	r0, [pc, #448]	; (8004124 <init_motor_controller+0x204>)
 8003f64:	f004 f870 	bl	8008048 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8003f68:	2104      	movs	r1, #4
 8003f6a:	486e      	ldr	r0, [pc, #440]	; (8004124 <init_motor_controller+0x204>)
 8003f6c:	f004 f86c 	bl	8008048 <HAL_TIM_PWM_Start>
	//motor1->pinky
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003f70:	2100      	movs	r1, #0
 8003f72:	486d      	ldr	r0, [pc, #436]	; (8004128 <init_motor_controller+0x208>)
 8003f74:	f004 f868 	bl	8008048 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003f78:	2104      	movs	r1, #4
 8003f7a:	486b      	ldr	r0, [pc, #428]	; (8004128 <init_motor_controller+0x208>)
 8003f7c:	f004 f864 	bl	8008048 <HAL_TIM_PWM_Start>
	//---------------|initialization|----------------------
	HAL_ADC_MspInit(&hadc1);
 8003f80:	486a      	ldr	r0, [pc, #424]	; (800412c <init_motor_controller+0x20c>)
 8003f82:	f7fd faed 	bl	8001560 <HAL_ADC_MspInit>
	HAL_ADC_MspInit(&hadc2);
 8003f86:	4863      	ldr	r0, [pc, #396]	; (8004114 <init_motor_controller+0x1f4>)
 8003f88:	f7fd faea 	bl	8001560 <HAL_ADC_MspInit>
	HAL_UART_MspInit(&huart4);
 8003f8c:	4868      	ldr	r0, [pc, #416]	; (8004130 <init_motor_controller+0x210>)
 8003f8e:	f7ff f909 	bl	80031a4 <HAL_UART_MspInit>
	HAL_UART_Receive_IT(&huart4, &RXuart, 1);
 8003f92:	2201      	movs	r2, #1
 8003f94:	4967      	ldr	r1, [pc, #412]	; (8004134 <init_motor_controller+0x214>)
 8003f96:	4866      	ldr	r0, [pc, #408]	; (8004130 <init_motor_controller+0x210>)
 8003f98:	f005 f92c 	bl	80091f4 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8003f9c:	4866      	ldr	r0, [pc, #408]	; (8004138 <init_motor_controller+0x218>)
 8003f9e:	f003 ff8b 	bl	8007eb8 <HAL_TIM_Base_Start_IT>
	TX_State=idel;
 8003fa2:	4b66      	ldr	r3, [pc, #408]	; (800413c <init_motor_controller+0x21c>)
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	701a      	strb	r2, [r3, #0]
	control_mode=position_mode;
 8003fa8:	4b65      	ldr	r3, [pc, #404]	; (8004140 <init_motor_controller+0x220>)
 8003faa:	2201      	movs	r2, #1
 8003fac:	701a      	strb	r2, [r3, #0]
	//-------------|Configure PID settings|----------------
	//********THUMB
	PID(&Fingers_Status.Thumb.PID_Struct, &Fingers_Status.Thumb.position, &Fingers_Status.Thumb.speed, &Fingers_Status.Thumb.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 8003fae:	2300      	movs	r3, #0
 8003fb0:	9301      	str	r3, [sp, #4]
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	ed9f 2b4e 	vldr	d2, [pc, #312]	; 80040f0 <init_motor_controller+0x1d0>
 8003fba:	ed9f 1b4f 	vldr	d1, [pc, #316]	; 80040f8 <init_motor_controller+0x1d8>
 8003fbe:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8004100 <init_motor_controller+0x1e0>
 8003fc2:	4b60      	ldr	r3, [pc, #384]	; (8004144 <init_motor_controller+0x224>)
 8003fc4:	4a60      	ldr	r2, [pc, #384]	; (8004148 <init_motor_controller+0x228>)
 8003fc6:	4961      	ldr	r1, [pc, #388]	; (800414c <init_motor_controller+0x22c>)
 8003fc8:	4861      	ldr	r0, [pc, #388]	; (8004150 <init_motor_controller+0x230>)
 8003fca:	f7ff f98d 	bl	80032e8 <PID>
	PID_SetMode(&Fingers_Status.Thumb.PID_Struct, _PID_MODE_AUTOMATIC);
 8003fce:	2101      	movs	r1, #1
 8003fd0:	485f      	ldr	r0, [pc, #380]	; (8004150 <init_motor_controller+0x230>)
 8003fd2:	f7ff fae1 	bl	8003598 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Thumb.PID_Struct, 1);
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	485d      	ldr	r0, [pc, #372]	; (8004150 <init_motor_controller+0x230>)
 8003fda:	f7ff fc51 	bl	8003880 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Thumb.PID_Struct, 0, 100);
 8003fde:	ed9f 1b4a 	vldr	d1, [pc, #296]	; 8004108 <init_motor_controller+0x1e8>
 8003fe2:	ed9f 0b43 	vldr	d0, [pc, #268]	; 80040f0 <init_motor_controller+0x1d0>
 8003fe6:	485a      	ldr	r0, [pc, #360]	; (8004150 <init_motor_controller+0x230>)
 8003fe8:	f7ff faf4 	bl	80035d4 <PID_SetOutputLimits>
	//********INDEX
	PID(&Fingers_Status.Index.PID_Struct, &Fingers_Status.Index.position, &Fingers_Status.Index.speed, &Fingers_Status.Index.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 8003fec:	2300      	movs	r3, #0
 8003fee:	9301      	str	r3, [sp, #4]
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	ed9f 2b3e 	vldr	d2, [pc, #248]	; 80040f0 <init_motor_controller+0x1d0>
 8003ff8:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 80040f8 <init_motor_controller+0x1d8>
 8003ffc:	ed9f 0b40 	vldr	d0, [pc, #256]	; 8004100 <init_motor_controller+0x1e0>
 8004000:	4b54      	ldr	r3, [pc, #336]	; (8004154 <init_motor_controller+0x234>)
 8004002:	4a55      	ldr	r2, [pc, #340]	; (8004158 <init_motor_controller+0x238>)
 8004004:	4955      	ldr	r1, [pc, #340]	; (800415c <init_motor_controller+0x23c>)
 8004006:	4856      	ldr	r0, [pc, #344]	; (8004160 <init_motor_controller+0x240>)
 8004008:	f7ff f96e 	bl	80032e8 <PID>
	PID_SetMode(&Fingers_Status.Index.PID_Struct, _PID_MODE_AUTOMATIC);
 800400c:	2101      	movs	r1, #1
 800400e:	4854      	ldr	r0, [pc, #336]	; (8004160 <init_motor_controller+0x240>)
 8004010:	f7ff fac2 	bl	8003598 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Index.PID_Struct, 1);
 8004014:	2101      	movs	r1, #1
 8004016:	4852      	ldr	r0, [pc, #328]	; (8004160 <init_motor_controller+0x240>)
 8004018:	f7ff fc32 	bl	8003880 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Index.PID_Struct, 0, 100);
 800401c:	ed9f 1b3a 	vldr	d1, [pc, #232]	; 8004108 <init_motor_controller+0x1e8>
 8004020:	ed9f 0b33 	vldr	d0, [pc, #204]	; 80040f0 <init_motor_controller+0x1d0>
 8004024:	484e      	ldr	r0, [pc, #312]	; (8004160 <init_motor_controller+0x240>)
 8004026:	f7ff fad5 	bl	80035d4 <PID_SetOutputLimits>
	//********MIDDLE
	PID(&Fingers_Status.Middle.PID_Struct, &Fingers_Status.Middle.position, &Fingers_Status.Middle.speed, &Fingers_Status.Middle.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 800402a:	2300      	movs	r3, #0
 800402c:	9301      	str	r3, [sp, #4]
 800402e:	2301      	movs	r3, #1
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	ed9f 2b2f 	vldr	d2, [pc, #188]	; 80040f0 <init_motor_controller+0x1d0>
 8004036:	ed9f 1b30 	vldr	d1, [pc, #192]	; 80040f8 <init_motor_controller+0x1d8>
 800403a:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004100 <init_motor_controller+0x1e0>
 800403e:	4b49      	ldr	r3, [pc, #292]	; (8004164 <init_motor_controller+0x244>)
 8004040:	4a49      	ldr	r2, [pc, #292]	; (8004168 <init_motor_controller+0x248>)
 8004042:	494a      	ldr	r1, [pc, #296]	; (800416c <init_motor_controller+0x24c>)
 8004044:	484a      	ldr	r0, [pc, #296]	; (8004170 <init_motor_controller+0x250>)
 8004046:	f7ff f94f 	bl	80032e8 <PID>
	PID_SetMode(&Fingers_Status.Middle.PID_Struct, _PID_MODE_AUTOMATIC);
 800404a:	2101      	movs	r1, #1
 800404c:	4848      	ldr	r0, [pc, #288]	; (8004170 <init_motor_controller+0x250>)
 800404e:	f7ff faa3 	bl	8003598 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Middle.PID_Struct, 1);
 8004052:	2101      	movs	r1, #1
 8004054:	4846      	ldr	r0, [pc, #280]	; (8004170 <init_motor_controller+0x250>)
 8004056:	f7ff fc13 	bl	8003880 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Middle.PID_Struct, 0, 100);
 800405a:	ed9f 1b2b 	vldr	d1, [pc, #172]	; 8004108 <init_motor_controller+0x1e8>
 800405e:	ed9f 0b24 	vldr	d0, [pc, #144]	; 80040f0 <init_motor_controller+0x1d0>
 8004062:	4843      	ldr	r0, [pc, #268]	; (8004170 <init_motor_controller+0x250>)
 8004064:	f7ff fab6 	bl	80035d4 <PID_SetOutputLimits>
	//********RING
	PID(&Fingers_Status.Ring.PID_Struct, &Fingers_Status.Ring.position, &Fingers_Status.Ring.speed, &Fingers_Status.Ring.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 8004068:	2300      	movs	r3, #0
 800406a:	9301      	str	r3, [sp, #4]
 800406c:	2301      	movs	r3, #1
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	ed9f 2b1f 	vldr	d2, [pc, #124]	; 80040f0 <init_motor_controller+0x1d0>
 8004074:	ed9f 1b20 	vldr	d1, [pc, #128]	; 80040f8 <init_motor_controller+0x1d8>
 8004078:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8004100 <init_motor_controller+0x1e0>
 800407c:	4b3d      	ldr	r3, [pc, #244]	; (8004174 <init_motor_controller+0x254>)
 800407e:	4a3e      	ldr	r2, [pc, #248]	; (8004178 <init_motor_controller+0x258>)
 8004080:	493e      	ldr	r1, [pc, #248]	; (800417c <init_motor_controller+0x25c>)
 8004082:	483f      	ldr	r0, [pc, #252]	; (8004180 <init_motor_controller+0x260>)
 8004084:	f7ff f930 	bl	80032e8 <PID>
	PID_SetMode(&Fingers_Status.Ring.PID_Struct, _PID_MODE_AUTOMATIC);
 8004088:	2101      	movs	r1, #1
 800408a:	483d      	ldr	r0, [pc, #244]	; (8004180 <init_motor_controller+0x260>)
 800408c:	f7ff fa84 	bl	8003598 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Ring.PID_Struct, 1);
 8004090:	2101      	movs	r1, #1
 8004092:	483b      	ldr	r0, [pc, #236]	; (8004180 <init_motor_controller+0x260>)
 8004094:	f7ff fbf4 	bl	8003880 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Ring.PID_Struct, 0, 100);
 8004098:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8004108 <init_motor_controller+0x1e8>
 800409c:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80040f0 <init_motor_controller+0x1d0>
 80040a0:	4837      	ldr	r0, [pc, #220]	; (8004180 <init_motor_controller+0x260>)
 80040a2:	f7ff fa97 	bl	80035d4 <PID_SetOutputLimits>
	//********PINKY
	PID(&Fingers_Status.Pinky.PID_Struct, &Fingers_Status.Pinky.position, &Fingers_Status.Pinky.speed, &Fingers_Status.Pinky.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 80040a6:	2300      	movs	r3, #0
 80040a8:	9301      	str	r3, [sp, #4]
 80040aa:	2301      	movs	r3, #1
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	ed9f 2b10 	vldr	d2, [pc, #64]	; 80040f0 <init_motor_controller+0x1d0>
 80040b2:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80040f8 <init_motor_controller+0x1d8>
 80040b6:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8004100 <init_motor_controller+0x1e0>
 80040ba:	4b32      	ldr	r3, [pc, #200]	; (8004184 <init_motor_controller+0x264>)
 80040bc:	4a32      	ldr	r2, [pc, #200]	; (8004188 <init_motor_controller+0x268>)
 80040be:	4933      	ldr	r1, [pc, #204]	; (800418c <init_motor_controller+0x26c>)
 80040c0:	4833      	ldr	r0, [pc, #204]	; (8004190 <init_motor_controller+0x270>)
 80040c2:	f7ff f911 	bl	80032e8 <PID>
	PID_SetMode(&Fingers_Status.Pinky.PID_Struct, _PID_MODE_AUTOMATIC);
 80040c6:	2101      	movs	r1, #1
 80040c8:	4831      	ldr	r0, [pc, #196]	; (8004190 <init_motor_controller+0x270>)
 80040ca:	f7ff fa65 	bl	8003598 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Pinky.PID_Struct, 1);
 80040ce:	2101      	movs	r1, #1
 80040d0:	482f      	ldr	r0, [pc, #188]	; (8004190 <init_motor_controller+0x270>)
 80040d2:	f7ff fbd5 	bl	8003880 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Pinky.PID_Struct, 0, 100);
 80040d6:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8004108 <init_motor_controller+0x1e8>
 80040da:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80040f0 <init_motor_controller+0x1d0>
 80040de:	482c      	ldr	r0, [pc, #176]	; (8004190 <init_motor_controller+0x270>)
 80040e0:	f7ff fa78 	bl	80035d4 <PID_SetOutputLimits>
}
 80040e4:	bf00      	nop
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	f3af 8000 	nop.w
	...
 80040fc:	40080000 	.word	0x40080000
 8004100:	00000000 	.word	0x00000000
 8004104:	3ff00000 	.word	0x3ff00000
 8004108:	00000000 	.word	0x00000000
 800410c:	40590000 	.word	0x40590000
 8004110:	200009ec 	.word	0x200009ec
 8004114:	2000038c 	.word	0x2000038c
 8004118:	20000534 	.word	0x20000534
 800411c:	20000580 	.word	0x20000580
 8004120:	200004e8 	.word	0x200004e8
 8004124:	20000618 	.word	0x20000618
 8004128:	2000049c 	.word	0x2000049c
 800412c:	20000328 	.word	0x20000328
 8004130:	20000664 	.word	0x20000664
 8004134:	20000324 	.word	0x20000324
 8004138:	200005cc 	.word	0x200005cc
 800413c:	20000325 	.word	0x20000325
 8004140:	20000327 	.word	0x20000327
 8004144:	200006f0 	.word	0x200006f0
 8004148:	20000708 	.word	0x20000708
 800414c:	200006f8 	.word	0x200006f8
 8004150:	20000718 	.word	0x20000718
 8004154:	20000788 	.word	0x20000788
 8004158:	200007a0 	.word	0x200007a0
 800415c:	20000790 	.word	0x20000790
 8004160:	200007b0 	.word	0x200007b0
 8004164:	20000820 	.word	0x20000820
 8004168:	20000838 	.word	0x20000838
 800416c:	20000828 	.word	0x20000828
 8004170:	20000848 	.word	0x20000848
 8004174:	200008b8 	.word	0x200008b8
 8004178:	200008d0 	.word	0x200008d0
 800417c:	200008c0 	.word	0x200008c0
 8004180:	200008e0 	.word	0x200008e0
 8004184:	20000950 	.word	0x20000950
 8004188:	20000968 	.word	0x20000968
 800418c:	20000958 	.word	0x20000958
 8004190:	20000978 	.word	0x20000978

08004194 <Fingers_Calibration>:

void Fingers_Calibration(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
	//read current until stable
	while(calibration_counter<500)
 8004198:	e009      	b.n	80041ae <Fingers_Calibration+0x1a>
	{
		ADC_ReadCurrent_Thumb();
 800419a:	f7fd fc19 	bl	80019d0 <ADC_ReadCurrent_Thumb>
		ADC_ReadCurrent_Index();
 800419e:	f7fd fbbf 	bl	8001920 <ADC_ReadCurrent_Index>
		ADC_ReadCurrent_Middle();
 80041a2:	f7fd fb69 	bl	8001878 <ADC_ReadCurrent_Middle>
		ADC_ReadCurrent_Ring();
 80041a6:	f7fd fb0f 	bl	80017c8 <ADC_ReadCurrent_Ring>
		ADC_ReadCurrent_Pinky();
 80041aa:	f7fd fab9 	bl	8001720 <ADC_ReadCurrent_Pinky>
	while(calibration_counter<500)
 80041ae:	4b82      	ldr	r3, [pc, #520]	; (80043b8 <Fingers_Calibration+0x224>)
 80041b0:	881b      	ldrh	r3, [r3, #0]
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80041b8:	d3ef      	bcc.n	800419a <Fingers_Calibration+0x6>
//		SetMotor(Thumb, &Fingers_Status.Thumb);
//		Fingers_Status.Thumb.Stuck_Finger=0;
//		Fingers_Status.Thumb.Encoder=Max_Encoder_Thumb;
//		Fingers_Status.Thumb.SetPoint=100;
	//------------------------------| Index finger |----------------------------------------
	Fingers_Status.Index.Direction_motor=Open;
 80041ba:	4b80      	ldr	r3, [pc, #512]	; (80043bc <Fingers_Calibration+0x228>)
 80041bc:	2201      	movs	r2, #1
 80041be:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	calibration_counter=0;
 80041c2:	4b7d      	ldr	r3, [pc, #500]	; (80043b8 <Fingers_Calibration+0x224>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	801a      	strh	r2, [r3, #0]
	while(Fingers_Status.Index.Stuck_Finger==0 || calibration_counter<60)
 80041c8:	e00b      	b.n	80041e2 <Fingers_Calibration+0x4e>
	{
		Fingers_Status.Index.speed=60;
 80041ca:	497c      	ldr	r1, [pc, #496]	; (80043bc <Fingers_Calibration+0x228>)
 80041cc:	f04f 0200 	mov.w	r2, #0
 80041d0:	4b7b      	ldr	r3, [pc, #492]	; (80043c0 <Fingers_Calibration+0x22c>)
 80041d2:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
		SetMotor(Index, &Fingers_Status.Index);
 80041d6:	497b      	ldr	r1, [pc, #492]	; (80043c4 <Fingers_Calibration+0x230>)
 80041d8:	2001      	movs	r0, #1
 80041da:	f7ff fcb3 	bl	8003b44 <SetMotor>
		ADC_ReadCurrent_Index();
 80041de:	f7fd fb9f 	bl	8001920 <ADC_ReadCurrent_Index>
	while(Fingers_Status.Index.Stuck_Finger==0 || calibration_counter<60)
 80041e2:	4b76      	ldr	r3, [pc, #472]	; (80043bc <Fingers_Calibration+0x228>)
 80041e4:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 80041e8:	f083 0301 	eor.w	r3, r3, #1
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1eb      	bne.n	80041ca <Fingers_Calibration+0x36>
 80041f2:	4b71      	ldr	r3, [pc, #452]	; (80043b8 <Fingers_Calibration+0x224>)
 80041f4:	881b      	ldrh	r3, [r3, #0]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	2b3b      	cmp	r3, #59	; 0x3b
 80041fa:	d9e6      	bls.n	80041ca <Fingers_Calibration+0x36>
	}
	Fingers_Status.Index.Direction_motor=Stop;
 80041fc:	4b6f      	ldr	r3, [pc, #444]	; (80043bc <Fingers_Calibration+0x228>)
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	Fingers_Status.Index.speed=0;
 8004204:	496d      	ldr	r1, [pc, #436]	; (80043bc <Fingers_Calibration+0x228>)
 8004206:	f04f 0200 	mov.w	r2, #0
 800420a:	f04f 0300 	mov.w	r3, #0
 800420e:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
	SetMotor(Index, &Fingers_Status.Index);
 8004212:	496c      	ldr	r1, [pc, #432]	; (80043c4 <Fingers_Calibration+0x230>)
 8004214:	2001      	movs	r0, #1
 8004216:	f7ff fc95 	bl	8003b44 <SetMotor>
	Fingers_Status.Index.Stuck_Finger=0;
 800421a:	4b68      	ldr	r3, [pc, #416]	; (80043bc <Fingers_Calibration+0x228>)
 800421c:	2200      	movs	r2, #0
 800421e:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
	Fingers_Status.Index.Encoder=Max_Encoder_Index;
 8004222:	4b66      	ldr	r3, [pc, #408]	; (80043bc <Fingers_Calibration+0x228>)
 8004224:	f246 7284 	movw	r2, #26500	; 0x6784
 8004228:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
	Fingers_Status.Index.SetPoint=100;
 800422c:	4963      	ldr	r1, [pc, #396]	; (80043bc <Fingers_Calibration+0x228>)
 800422e:	f04f 0200 	mov.w	r2, #0
 8004232:	4b65      	ldr	r3, [pc, #404]	; (80043c8 <Fingers_Calibration+0x234>)
 8004234:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
	//------------------------------| Middle finger |----------------------------------------
	Fingers_Status.Middle.Direction_motor=Open;
 8004238:	4b60      	ldr	r3, [pc, #384]	; (80043bc <Fingers_Calibration+0x228>)
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	calibration_counter=0;
 8004240:	4b5d      	ldr	r3, [pc, #372]	; (80043b8 <Fingers_Calibration+0x224>)
 8004242:	2200      	movs	r2, #0
 8004244:	801a      	strh	r2, [r3, #0]
	while(Fingers_Status.Middle.Stuck_Finger==0 || calibration_counter<60)
 8004246:	e00b      	b.n	8004260 <Fingers_Calibration+0xcc>
	{
		Fingers_Status.Middle.speed=60;
 8004248:	495c      	ldr	r1, [pc, #368]	; (80043bc <Fingers_Calibration+0x228>)
 800424a:	f04f 0200 	mov.w	r2, #0
 800424e:	4b5c      	ldr	r3, [pc, #368]	; (80043c0 <Fingers_Calibration+0x22c>)
 8004250:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
		SetMotor(Middle, &Fingers_Status.Middle);
 8004254:	495d      	ldr	r1, [pc, #372]	; (80043cc <Fingers_Calibration+0x238>)
 8004256:	2002      	movs	r0, #2
 8004258:	f7ff fc74 	bl	8003b44 <SetMotor>
		ADC_ReadCurrent_Middle();
 800425c:	f7fd fb0c 	bl	8001878 <ADC_ReadCurrent_Middle>
	while(Fingers_Status.Middle.Stuck_Finger==0 || calibration_counter<60)
 8004260:	4b56      	ldr	r3, [pc, #344]	; (80043bc <Fingers_Calibration+0x228>)
 8004262:	f893 3147 	ldrb.w	r3, [r3, #327]	; 0x147
 8004266:	f083 0301 	eor.w	r3, r3, #1
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1eb      	bne.n	8004248 <Fingers_Calibration+0xb4>
 8004270:	4b51      	ldr	r3, [pc, #324]	; (80043b8 <Fingers_Calibration+0x224>)
 8004272:	881b      	ldrh	r3, [r3, #0]
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b3b      	cmp	r3, #59	; 0x3b
 8004278:	d9e6      	bls.n	8004248 <Fingers_Calibration+0xb4>
	}
	Fingers_Status.Middle.Direction_motor=Stop;
 800427a:	4b50      	ldr	r3, [pc, #320]	; (80043bc <Fingers_Calibration+0x228>)
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	Fingers_Status.Middle.speed=0;
 8004282:	494e      	ldr	r1, [pc, #312]	; (80043bc <Fingers_Calibration+0x228>)
 8004284:	f04f 0200 	mov.w	r2, #0
 8004288:	f04f 0300 	mov.w	r3, #0
 800428c:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
	SetMotor(Middle, &Fingers_Status.Middle);
 8004290:	494e      	ldr	r1, [pc, #312]	; (80043cc <Fingers_Calibration+0x238>)
 8004292:	2002      	movs	r0, #2
 8004294:	f7ff fc56 	bl	8003b44 <SetMotor>
	Fingers_Status.Middle.Stuck_Finger=0;
 8004298:	4b48      	ldr	r3, [pc, #288]	; (80043bc <Fingers_Calibration+0x228>)
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
	Fingers_Status.Middle.Encoder=Max_Encoder_Middle;
 80042a0:	4b46      	ldr	r3, [pc, #280]	; (80043bc <Fingers_Calibration+0x228>)
 80042a2:	f246 42c8 	movw	r2, #25800	; 0x64c8
 80042a6:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
	Fingers_Status.Middle.SetPoint=100;
 80042aa:	4944      	ldr	r1, [pc, #272]	; (80043bc <Fingers_Calibration+0x228>)
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	4b45      	ldr	r3, [pc, #276]	; (80043c8 <Fingers_Calibration+0x234>)
 80042b2:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
	//------------------------------| Ring finger |----------------------------------------
	Fingers_Status.Ring.Direction_motor=Open;
 80042b6:	4b41      	ldr	r3, [pc, #260]	; (80043bc <Fingers_Calibration+0x228>)
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
	calibration_counter=0;
 80042be:	4b3e      	ldr	r3, [pc, #248]	; (80043b8 <Fingers_Calibration+0x224>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	801a      	strh	r2, [r3, #0]
	while(Fingers_Status.Ring.Stuck_Finger==0 || calibration_counter<60)
 80042c4:	e00b      	b.n	80042de <Fingers_Calibration+0x14a>
	{
		Fingers_Status.Ring.speed=60;
 80042c6:	493d      	ldr	r1, [pc, #244]	; (80043bc <Fingers_Calibration+0x228>)
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	4b3c      	ldr	r3, [pc, #240]	; (80043c0 <Fingers_Calibration+0x22c>)
 80042ce:	e9c1 2378 	strd	r2, r3, [r1, #480]	; 0x1e0
		SetMotor(Ring, &Fingers_Status.Ring);
 80042d2:	493f      	ldr	r1, [pc, #252]	; (80043d0 <Fingers_Calibration+0x23c>)
 80042d4:	2003      	movs	r0, #3
 80042d6:	f7ff fc35 	bl	8003b44 <SetMotor>
		ADC_ReadCurrent_Ring();
 80042da:	f7fd fa75 	bl	80017c8 <ADC_ReadCurrent_Ring>
	while(Fingers_Status.Ring.Stuck_Finger==0 || calibration_counter<60)
 80042de:	4b37      	ldr	r3, [pc, #220]	; (80043bc <Fingers_Calibration+0x228>)
 80042e0:	f893 31df 	ldrb.w	r3, [r3, #479]	; 0x1df
 80042e4:	f083 0301 	eor.w	r3, r3, #1
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1eb      	bne.n	80042c6 <Fingers_Calibration+0x132>
 80042ee:	4b32      	ldr	r3, [pc, #200]	; (80043b8 <Fingers_Calibration+0x224>)
 80042f0:	881b      	ldrh	r3, [r3, #0]
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	2b3b      	cmp	r3, #59	; 0x3b
 80042f6:	d9e6      	bls.n	80042c6 <Fingers_Calibration+0x132>
	}
	Fingers_Status.Ring.Direction_motor=Stop;
 80042f8:	4b30      	ldr	r3, [pc, #192]	; (80043bc <Fingers_Calibration+0x228>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
	Fingers_Status.Ring.speed=0;
 8004300:	492e      	ldr	r1, [pc, #184]	; (80043bc <Fingers_Calibration+0x228>)
 8004302:	f04f 0200 	mov.w	r2, #0
 8004306:	f04f 0300 	mov.w	r3, #0
 800430a:	e9c1 2378 	strd	r2, r3, [r1, #480]	; 0x1e0
	SetMotor(Ring, &Fingers_Status.Ring);
 800430e:	4930      	ldr	r1, [pc, #192]	; (80043d0 <Fingers_Calibration+0x23c>)
 8004310:	2003      	movs	r0, #3
 8004312:	f7ff fc17 	bl	8003b44 <SetMotor>
	Fingers_Status.Ring.Stuck_Finger=0;
 8004316:	4b29      	ldr	r3, [pc, #164]	; (80043bc <Fingers_Calibration+0x228>)
 8004318:	2200      	movs	r2, #0
 800431a:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
	Fingers_Status.Ring.Encoder=Max_Encoder_Ring;
 800431e:	4b27      	ldr	r3, [pc, #156]	; (80043bc <Fingers_Calibration+0x228>)
 8004320:	f645 7250 	movw	r2, #24400	; 0x5f50
 8004324:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
	Fingers_Status.Ring.SetPoint=100;
 8004328:	4924      	ldr	r1, [pc, #144]	; (80043bc <Fingers_Calibration+0x228>)
 800432a:	f04f 0200 	mov.w	r2, #0
 800432e:	4b26      	ldr	r3, [pc, #152]	; (80043c8 <Fingers_Calibration+0x234>)
 8004330:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
	//------------------------------| Pinky finger |----------------------------------------
	Fingers_Status.Pinky.Direction_motor=Open;
 8004334:	4b21      	ldr	r3, [pc, #132]	; (80043bc <Fingers_Calibration+0x228>)
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
	calibration_counter=0;
 800433c:	4b1e      	ldr	r3, [pc, #120]	; (80043b8 <Fingers_Calibration+0x224>)
 800433e:	2200      	movs	r2, #0
 8004340:	801a      	strh	r2, [r3, #0]
	while(Fingers_Status.Pinky.Stuck_Finger==0 || calibration_counter<60)
 8004342:	e00b      	b.n	800435c <Fingers_Calibration+0x1c8>
	{
		Fingers_Status.Pinky.speed=60;
 8004344:	491d      	ldr	r1, [pc, #116]	; (80043bc <Fingers_Calibration+0x228>)
 8004346:	f04f 0200 	mov.w	r2, #0
 800434a:	4b1d      	ldr	r3, [pc, #116]	; (80043c0 <Fingers_Calibration+0x22c>)
 800434c:	e9c1 239e 	strd	r2, r3, [r1, #632]	; 0x278
		SetMotor(Pinky, &Fingers_Status.Pinky);
 8004350:	4920      	ldr	r1, [pc, #128]	; (80043d4 <Fingers_Calibration+0x240>)
 8004352:	2004      	movs	r0, #4
 8004354:	f7ff fbf6 	bl	8003b44 <SetMotor>
		ADC_ReadCurrent_Pinky();
 8004358:	f7fd f9e2 	bl	8001720 <ADC_ReadCurrent_Pinky>
	while(Fingers_Status.Pinky.Stuck_Finger==0 || calibration_counter<60)
 800435c:	4b17      	ldr	r3, [pc, #92]	; (80043bc <Fingers_Calibration+0x228>)
 800435e:	f893 3277 	ldrb.w	r3, [r3, #631]	; 0x277
 8004362:	f083 0301 	eor.w	r3, r3, #1
 8004366:	b2db      	uxtb	r3, r3
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1eb      	bne.n	8004344 <Fingers_Calibration+0x1b0>
 800436c:	4b12      	ldr	r3, [pc, #72]	; (80043b8 <Fingers_Calibration+0x224>)
 800436e:	881b      	ldrh	r3, [r3, #0]
 8004370:	b29b      	uxth	r3, r3
 8004372:	2b3b      	cmp	r3, #59	; 0x3b
 8004374:	d9e6      	bls.n	8004344 <Fingers_Calibration+0x1b0>
	}
	Fingers_Status.Pinky.Direction_motor=Stop;
 8004376:	4b11      	ldr	r3, [pc, #68]	; (80043bc <Fingers_Calibration+0x228>)
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
	Fingers_Status.Pinky.speed=0;
 800437e:	490f      	ldr	r1, [pc, #60]	; (80043bc <Fingers_Calibration+0x228>)
 8004380:	f04f 0200 	mov.w	r2, #0
 8004384:	f04f 0300 	mov.w	r3, #0
 8004388:	e9c1 239e 	strd	r2, r3, [r1, #632]	; 0x278
	SetMotor(Pinky, &Fingers_Status.Pinky);
 800438c:	4911      	ldr	r1, [pc, #68]	; (80043d4 <Fingers_Calibration+0x240>)
 800438e:	2004      	movs	r0, #4
 8004390:	f7ff fbd8 	bl	8003b44 <SetMotor>
	Fingers_Status.Pinky.Stuck_Finger=0;
 8004394:	4b09      	ldr	r3, [pc, #36]	; (80043bc <Fingers_Calibration+0x228>)
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
	Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
 800439c:	4b07      	ldr	r3, [pc, #28]	; (80043bc <Fingers_Calibration+0x228>)
 800439e:	f246 52f4 	movw	r2, #26100	; 0x65f4
 80043a2:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
	Fingers_Status.Pinky.SetPoint=100;
 80043a6:	4905      	ldr	r1, [pc, #20]	; (80043bc <Fingers_Calibration+0x228>)
 80043a8:	f04f 0200 	mov.w	r2, #0
 80043ac:	4b06      	ldr	r3, [pc, #24]	; (80043c8 <Fingers_Calibration+0x234>)
 80043ae:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
}
 80043b2:	bf00      	nop
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	200009f8 	.word	0x200009f8
 80043bc:	200006f0 	.word	0x200006f0
 80043c0:	404e0000 	.word	0x404e0000
 80043c4:	20000788 	.word	0x20000788
 80043c8:	40590000 	.word	0x40590000
 80043cc:	20000820 	.word	0x20000820
 80043d0:	200008b8 	.word	0x200008b8
 80043d4:	20000950 	.word	0x20000950

080043d8 <Control_Motor>:
void Control_Motor(Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	6039      	str	r1, [r7, #0]
 80043e2:	71fb      	strb	r3, [r7, #7]
	if(control_mode==position_mode)
 80043e4:	4b5c      	ldr	r3, [pc, #368]	; (8004558 <Control_Motor+0x180>)
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	f040 80a5 	bne.w	800453a <Control_Motor+0x162>
	{
		if(FingerStruct->SetPoint-FingerStruct->position>0.01)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80043fc:	f7fb ff44 	bl	8000288 <__aeabi_dsub>
 8004400:	4602      	mov	r2, r0
 8004402:	460b      	mov	r3, r1
 8004404:	4610      	mov	r0, r2
 8004406:	4619      	mov	r1, r3
 8004408:	a34f      	add	r3, pc, #316	; (adr r3, 8004548 <Control_Motor+0x170>)
 800440a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440e:	f7fc fb83 	bl	8000b18 <__aeabi_dcmpgt>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00f      	beq.n	8004438 <Control_Motor+0x60>
		{
			FingerStruct->Direction_motor=Open;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	2201      	movs	r2, #1
 800441c:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Open;
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2201      	movs	r2, #1
 8004422:	74da      	strb	r2, [r3, #19]
			FingerStruct->ChangeDirection=0;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	2200      	movs	r2, #0
 8004428:	751a      	strb	r2, [r3, #20]
			PID_SetControllerDirection(&FingerStruct->PID_Struct, _PID_CD_DIRECT);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	3328      	adds	r3, #40	; 0x28
 800442e:	2100      	movs	r1, #0
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff f9e5 	bl	8003800 <PID_SetControllerDirection>
 8004436:	e026      	b.n	8004486 <Control_Motor+0xae>
		}
		else if (FingerStruct->SetPoint-FingerStruct->position<-0.01)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004444:	f7fb ff20 	bl	8000288 <__aeabi_dsub>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	4610      	mov	r0, r2
 800444e:	4619      	mov	r1, r3
 8004450:	a33f      	add	r3, pc, #252	; (adr r3, 8004550 <Control_Motor+0x178>)
 8004452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004456:	f7fc fb41 	bl	8000adc <__aeabi_dcmplt>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00f      	beq.n	8004480 <Control_Motor+0xa8>
		{
			FingerStruct->Direction_motor=Close;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	2202      	movs	r2, #2
 8004464:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Close;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	2202      	movs	r2, #2
 800446a:	74da      	strb	r2, [r3, #19]
			FingerStruct->ChangeDirection=0;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	2200      	movs	r2, #0
 8004470:	751a      	strb	r2, [r3, #20]
			PID_SetControllerDirection(&FingerStruct->PID_Struct, _PID_CD_REVERSE);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	3328      	adds	r3, #40	; 0x28
 8004476:	2101      	movs	r1, #1
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff f9c1 	bl	8003800 <PID_SetControllerDirection>
 800447e:	e002      	b.n	8004486 <Control_Motor+0xae>
		}
		else
		{
			FingerStruct->Direction_motor=Stop;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	2200      	movs	r2, #0
 8004484:	749a      	strb	r2, [r3, #18]
		}
		if(FingerStruct->Stuck_Finger)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	7ddb      	ldrb	r3, [r3, #23]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d052      	beq.n	8004534 <Control_Motor+0x15c>
		{
			if( FingerStruct->Current_Counter>600)
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004492:	b29b      	uxth	r3, r3
 8004494:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8004498:	d94f      	bls.n	800453a <Control_Motor+0x162>
			{
				if(FingerStruct->Direction_motor==Open)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	7c9b      	ldrb	r3, [r3, #18]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d129      	bne.n	80044f6 <Control_Motor+0x11e>
				{
					switch (FingerName) {
 80044a2:	79fb      	ldrb	r3, [r7, #7]
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d839      	bhi.n	800451c <Control_Motor+0x144>
 80044a8:	a201      	add	r2, pc, #4	; (adr r2, 80044b0 <Control_Motor+0xd8>)
 80044aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ae:	bf00      	nop
 80044b0:	080044c5 	.word	0x080044c5
 80044b4:	080044cf 	.word	0x080044cf
 80044b8:	080044d9 	.word	0x080044d9
 80044bc:	080044e3 	.word	0x080044e3
 80044c0:	080044ed 	.word	0x080044ed
					case Thumb:
						FingerStruct->Encoder=Max_Encoder_Thumb;
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	f241 2227 	movw	r2, #4647	; 0x1227
 80044ca:	821a      	strh	r2, [r3, #16]
						break;
 80044cc:	e027      	b.n	800451e <Control_Motor+0x146>
					case Index:
						FingerStruct->Encoder=Max_Encoder_Index;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	f246 7284 	movw	r2, #26500	; 0x6784
 80044d4:	821a      	strh	r2, [r3, #16]
						break;
 80044d6:	e022      	b.n	800451e <Control_Motor+0x146>
					case Middle:
						FingerStruct->Encoder=Max_Encoder_Middle;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	f246 42c8 	movw	r2, #25800	; 0x64c8
 80044de:	821a      	strh	r2, [r3, #16]
						break;
 80044e0:	e01d      	b.n	800451e <Control_Motor+0x146>
					case Ring:
						FingerStruct->Encoder=Max_Encoder_Ring;
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	f645 7250 	movw	r2, #24400	; 0x5f50
 80044e8:	821a      	strh	r2, [r3, #16]
						break;
 80044ea:	e018      	b.n	800451e <Control_Motor+0x146>
					case Pinky:
						FingerStruct->Encoder=Max_Encoder_Pinky;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	f246 52f4 	movw	r2, #26100	; 0x65f4
 80044f2:	821a      	strh	r2, [r3, #16]
						break;
 80044f4:	e013      	b.n	800451e <Control_Motor+0x146>
					default:
						break;
					}
				}
				else if(FingerStruct->Direction_motor==Close && FingerStruct->position<5 )
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	7c9b      	ldrb	r3, [r3, #18]
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d10f      	bne.n	800451e <Control_Motor+0x146>
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8004504:	f04f 0200 	mov.w	r2, #0
 8004508:	4b14      	ldr	r3, [pc, #80]	; (800455c <Control_Motor+0x184>)
 800450a:	f7fc fae7 	bl	8000adc <__aeabi_dcmplt>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d004      	beq.n	800451e <Control_Motor+0x146>
					FingerStruct->Encoder=0;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	2200      	movs	r2, #0
 8004518:	821a      	strh	r2, [r3, #16]
 800451a:	e000      	b.n	800451e <Control_Motor+0x146>
						break;
 800451c:	bf00      	nop
				FingerStruct->Direction_motor=Stop;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2200      	movs	r2, #0
 8004522:	749a      	strb	r2, [r3, #18]
				FingerStruct->speed=0;
 8004524:	6839      	ldr	r1, [r7, #0]
 8004526:	f04f 0200 	mov.w	r2, #0
 800452a:	f04f 0300 	mov.w	r3, #0
 800452e:	e9c1 2306 	strd	r2, r3, [r1, #24]
			}
		}else
			FingerStruct->Current_Counter=0;
	}
}
 8004532:	e002      	b.n	800453a <Control_Motor+0x162>
			FingerStruct->Current_Counter=0;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	2200      	movs	r2, #0
 8004538:	849a      	strh	r2, [r3, #36]	; 0x24
}
 800453a:	bf00      	nop
 800453c:	3708      	adds	r7, #8
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	f3af 8000 	nop.w
 8004548:	47ae147b 	.word	0x47ae147b
 800454c:	3f847ae1 	.word	0x3f847ae1
 8004550:	47ae147b 	.word	0x47ae147b
 8004554:	bf847ae1 	.word	0xbf847ae1
 8004558:	20000327 	.word	0x20000327
 800455c:	40140000 	.word	0x40140000

08004560 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004560:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004598 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004564:	f7fe f9e6 	bl	8002934 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004568:	480c      	ldr	r0, [pc, #48]	; (800459c <LoopForever+0x6>)
  ldr r1, =_edata
 800456a:	490d      	ldr	r1, [pc, #52]	; (80045a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800456c:	4a0d      	ldr	r2, [pc, #52]	; (80045a4 <LoopForever+0xe>)
  movs r3, #0
 800456e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004570:	e002      	b.n	8004578 <LoopCopyDataInit>

08004572 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004572:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004574:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004576:	3304      	adds	r3, #4

08004578 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004578:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800457a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800457c:	d3f9      	bcc.n	8004572 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800457e:	4a0a      	ldr	r2, [pc, #40]	; (80045a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004580:	4c0a      	ldr	r4, [pc, #40]	; (80045ac <LoopForever+0x16>)
  movs r3, #0
 8004582:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004584:	e001      	b.n	800458a <LoopFillZerobss>

08004586 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004586:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004588:	3204      	adds	r2, #4

0800458a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800458a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800458c:	d3fb      	bcc.n	8004586 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800458e:	f007 fd2d 	bl	800bfec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004592:	f7fd fe53 	bl	800223c <main>

08004596 <LoopForever>:

LoopForever:
    b LoopForever
 8004596:	e7fe      	b.n	8004596 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004598:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800459c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80045a4:	0800ef3c 	.word	0x0800ef3c
  ldr r2, =_sbss
 80045a8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80045ac:	20000b4c 	.word	0x20000b4c

080045b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80045b0:	e7fe      	b.n	80045b0 <ADC1_2_IRQHandler>

080045b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b082      	sub	sp, #8
 80045b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80045b8:	2300      	movs	r3, #0
 80045ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045bc:	2003      	movs	r0, #3
 80045be:	f001 fc3f 	bl	8005e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80045c2:	2002      	movs	r0, #2
 80045c4:	f000 f80e 	bl	80045e4 <HAL_InitTick>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d002      	beq.n	80045d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	71fb      	strb	r3, [r7, #7]
 80045d2:	e001      	b.n	80045d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80045d4:	f7fd ffe0 	bl	8002598 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80045d8:	79fb      	ldrb	r3, [r7, #7]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3708      	adds	r7, #8
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80045ec:	2300      	movs	r3, #0
 80045ee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80045f0:	4b17      	ldr	r3, [pc, #92]	; (8004650 <HAL_InitTick+0x6c>)
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d023      	beq.n	8004640 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80045f8:	4b16      	ldr	r3, [pc, #88]	; (8004654 <HAL_InitTick+0x70>)
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	4b14      	ldr	r3, [pc, #80]	; (8004650 <HAL_InitTick+0x6c>)
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	4619      	mov	r1, r3
 8004602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004606:	fbb3 f3f1 	udiv	r3, r3, r1
 800460a:	fbb2 f3f3 	udiv	r3, r2, r3
 800460e:	4618      	mov	r0, r3
 8004610:	f001 fc4b 	bl	8005eaa <HAL_SYSTICK_Config>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10f      	bne.n	800463a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2b0f      	cmp	r3, #15
 800461e:	d809      	bhi.n	8004634 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004620:	2200      	movs	r2, #0
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	f04f 30ff 	mov.w	r0, #4294967295
 8004628:	f001 fc15 	bl	8005e56 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800462c:	4a0a      	ldr	r2, [pc, #40]	; (8004658 <HAL_InitTick+0x74>)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6013      	str	r3, [r2, #0]
 8004632:	e007      	b.n	8004644 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	73fb      	strb	r3, [r7, #15]
 8004638:	e004      	b.n	8004644 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	73fb      	strb	r3, [r7, #15]
 800463e:	e001      	b.n	8004644 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004644:	7bfb      	ldrb	r3, [r7, #15]
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	20000008 	.word	0x20000008
 8004654:	20000000 	.word	0x20000000
 8004658:	20000004 	.word	0x20000004

0800465c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800465c:	b480      	push	{r7}
 800465e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004660:	4b06      	ldr	r3, [pc, #24]	; (800467c <HAL_IncTick+0x20>)
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	461a      	mov	r2, r3
 8004666:	4b06      	ldr	r3, [pc, #24]	; (8004680 <HAL_IncTick+0x24>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4413      	add	r3, r2
 800466c:	4a04      	ldr	r2, [pc, #16]	; (8004680 <HAL_IncTick+0x24>)
 800466e:	6013      	str	r3, [r2, #0]
}
 8004670:	bf00      	nop
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	20000008 	.word	0x20000008
 8004680:	200009fc 	.word	0x200009fc

08004684 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004684:	b480      	push	{r7}
 8004686:	af00      	add	r7, sp, #0
  return uwTick;
 8004688:	4b03      	ldr	r3, [pc, #12]	; (8004698 <HAL_GetTick+0x14>)
 800468a:	681b      	ldr	r3, [r3, #0]
}
 800468c:	4618      	mov	r0, r3
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	200009fc 	.word	0x200009fc

0800469c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046a4:	f7ff ffee 	bl	8004684 <HAL_GetTick>
 80046a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b4:	d005      	beq.n	80046c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80046b6:	4b0a      	ldr	r3, [pc, #40]	; (80046e0 <HAL_Delay+0x44>)
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	461a      	mov	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	4413      	add	r3, r2
 80046c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80046c2:	bf00      	nop
 80046c4:	f7ff ffde 	bl	8004684 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d8f7      	bhi.n	80046c4 <HAL_Delay+0x28>
  {
  }
}
 80046d4:	bf00      	nop
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20000008 	.word	0x20000008

080046e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	431a      	orrs	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	609a      	str	r2, [r3, #8]
}
 80046fe:	bf00      	nop
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr

0800470a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800470a:	b480      	push	{r7}
 800470c:	b083      	sub	sp, #12
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
 8004712:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	431a      	orrs	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	609a      	str	r2, [r3, #8]
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004740:	4618      	mov	r0, r3
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800474c:	b480      	push	{r7}
 800474e:	b087      	sub	sp, #28
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
 8004758:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	3360      	adds	r3, #96	; 0x60
 800475e:	461a      	mov	r2, r3
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	4b08      	ldr	r3, [pc, #32]	; (8004790 <LL_ADC_SetOffset+0x44>)
 800476e:	4013      	ands	r3, r2
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	430a      	orrs	r2, r1
 800477a:	4313      	orrs	r3, r2
 800477c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004784:	bf00      	nop
 8004786:	371c      	adds	r7, #28
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr
 8004790:	03fff000 	.word	0x03fff000

08004794 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	3360      	adds	r3, #96	; 0x60
 80047a2:	461a      	mov	r2, r3
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b087      	sub	sp, #28
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	3360      	adds	r3, #96	; 0x60
 80047d0:	461a      	mov	r2, r3
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	4413      	add	r3, r2
 80047d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	431a      	orrs	r2, r3
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80047ea:	bf00      	nop
 80047ec:	371c      	adds	r7, #28
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800480a:	2301      	movs	r3, #1
 800480c:	e000      	b.n	8004810 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800481c:	b480      	push	{r7}
 800481e:	b087      	sub	sp, #28
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	3330      	adds	r3, #48	; 0x30
 800482c:	461a      	mov	r2, r3
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	0a1b      	lsrs	r3, r3, #8
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	f003 030c 	and.w	r3, r3, #12
 8004838:	4413      	add	r3, r2
 800483a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	f003 031f 	and.w	r3, r3, #31
 8004846:	211f      	movs	r1, #31
 8004848:	fa01 f303 	lsl.w	r3, r1, r3
 800484c:	43db      	mvns	r3, r3
 800484e:	401a      	ands	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	0e9b      	lsrs	r3, r3, #26
 8004854:	f003 011f 	and.w	r1, r3, #31
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f003 031f 	and.w	r3, r3, #31
 800485e:	fa01 f303 	lsl.w	r3, r1, r3
 8004862:	431a      	orrs	r2, r3
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004868:	bf00      	nop
 800486a:	371c      	adds	r7, #28
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	3314      	adds	r3, #20
 8004884:	461a      	mov	r2, r3
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	0e5b      	lsrs	r3, r3, #25
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	f003 0304 	and.w	r3, r3, #4
 8004890:	4413      	add	r3, r2
 8004892:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	0d1b      	lsrs	r3, r3, #20
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	2107      	movs	r1, #7
 80048a2:	fa01 f303 	lsl.w	r3, r1, r3
 80048a6:	43db      	mvns	r3, r3
 80048a8:	401a      	ands	r2, r3
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	0d1b      	lsrs	r3, r3, #20
 80048ae:	f003 031f 	and.w	r3, r3, #31
 80048b2:	6879      	ldr	r1, [r7, #4]
 80048b4:	fa01 f303 	lsl.w	r3, r1, r3
 80048b8:	431a      	orrs	r2, r3
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80048be:	bf00      	nop
 80048c0:	371c      	adds	r7, #28
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
	...

080048cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048e4:	43db      	mvns	r3, r3
 80048e6:	401a      	ands	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f003 0318 	and.w	r3, r3, #24
 80048ee:	4908      	ldr	r1, [pc, #32]	; (8004910 <LL_ADC_SetChannelSingleDiff+0x44>)
 80048f0:	40d9      	lsrs	r1, r3
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	400b      	ands	r3, r1
 80048f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048fa:	431a      	orrs	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004902:	bf00      	nop
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	0007ffff 	.word	0x0007ffff

08004914 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f003 031f 	and.w	r3, r3, #31
}
 8004924:	4618      	mov	r0, r3
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004940:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	6093      	str	r3, [r2, #8]
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004964:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004968:	d101      	bne.n	800496e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800496a:	2301      	movs	r3, #1
 800496c:	e000      	b.n	8004970 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800498c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004990:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049b8:	d101      	bne.n	80049be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80049ba:	2301      	movs	r3, #1
 80049bc:	e000      	b.n	80049c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80049dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049e0:	f043 0201 	orr.w	r2, r3, #1
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f003 0301 	and.w	r3, r3, #1
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <LL_ADC_IsEnabled+0x18>
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e000      	b.n	8004a0e <LL_ADC_IsEnabled+0x1a>
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b083      	sub	sp, #12
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a2a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a2e:	f043 0204 	orr.w	r2, r3, #4
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004a36:	bf00      	nop
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr

08004a42 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b083      	sub	sp, #12
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 0304 	and.w	r3, r3, #4
 8004a52:	2b04      	cmp	r3, #4
 8004a54:	d101      	bne.n	8004a5a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a56:	2301      	movs	r3, #1
 8004a58:	e000      	b.n	8004a5c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f003 0308 	and.w	r3, r3, #8
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d101      	bne.n	8004a80 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e000      	b.n	8004a82 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
	...

08004a90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a90:	b590      	push	{r4, r7, lr}
 8004a92:	b089      	sub	sp, #36	; 0x24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e130      	b.n	8004d0c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d109      	bne.n	8004acc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7fc fd51 	bl	8001560 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff ff3f 	bl	8004954 <LL_ADC_IsDeepPowerDownEnabled>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d004      	beq.n	8004ae6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7ff ff25 	bl	8004930 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff ff5a 	bl	80049a4 <LL_ADC_IsInternalRegulatorEnabled>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d115      	bne.n	8004b22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7ff ff3e 	bl	800497c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b00:	4b84      	ldr	r3, [pc, #528]	; (8004d14 <HAL_ADC_Init+0x284>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	099b      	lsrs	r3, r3, #6
 8004b06:	4a84      	ldr	r2, [pc, #528]	; (8004d18 <HAL_ADC_Init+0x288>)
 8004b08:	fba2 2303 	umull	r2, r3, r2, r3
 8004b0c:	099b      	lsrs	r3, r3, #6
 8004b0e:	3301      	adds	r3, #1
 8004b10:	005b      	lsls	r3, r3, #1
 8004b12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004b14:	e002      	b.n	8004b1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1f9      	bne.n	8004b16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7ff ff3c 	bl	80049a4 <LL_ADC_IsInternalRegulatorEnabled>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10d      	bne.n	8004b4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b36:	f043 0210 	orr.w	r2, r3, #16
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b42:	f043 0201 	orr.w	r2, r3, #1
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7ff ff75 	bl	8004a42 <LL_ADC_REG_IsConversionOngoing>
 8004b58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5e:	f003 0310 	and.w	r3, r3, #16
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f040 80c9 	bne.w	8004cfa <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f040 80c5 	bne.w	8004cfa <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b74:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004b78:	f043 0202 	orr.w	r2, r3, #2
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4618      	mov	r0, r3
 8004b86:	f7ff ff35 	bl	80049f4 <LL_ADC_IsEnabled>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d115      	bne.n	8004bbc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b90:	4862      	ldr	r0, [pc, #392]	; (8004d1c <HAL_ADC_Init+0x28c>)
 8004b92:	f7ff ff2f 	bl	80049f4 <LL_ADC_IsEnabled>
 8004b96:	4604      	mov	r4, r0
 8004b98:	4861      	ldr	r0, [pc, #388]	; (8004d20 <HAL_ADC_Init+0x290>)
 8004b9a:	f7ff ff2b 	bl	80049f4 <LL_ADC_IsEnabled>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	431c      	orrs	r4, r3
 8004ba2:	4860      	ldr	r0, [pc, #384]	; (8004d24 <HAL_ADC_Init+0x294>)
 8004ba4:	f7ff ff26 	bl	80049f4 <LL_ADC_IsEnabled>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	4323      	orrs	r3, r4
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d105      	bne.n	8004bbc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	485c      	ldr	r0, [pc, #368]	; (8004d28 <HAL_ADC_Init+0x298>)
 8004bb8:	f7ff fd94 	bl	80046e4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	7e5b      	ldrb	r3, [r3, #25]
 8004bc0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004bc6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004bcc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004bd2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bda:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d106      	bne.n	8004bf8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	045b      	lsls	r3, r3, #17
 8004bf2:	69ba      	ldr	r2, [r7, #24]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d009      	beq.n	8004c14 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c04:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c0e:	69ba      	ldr	r2, [r7, #24]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	4b44      	ldr	r3, [pc, #272]	; (8004d2c <HAL_ADC_Init+0x29c>)
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6812      	ldr	r2, [r2, #0]
 8004c22:	69b9      	ldr	r1, [r7, #24]
 8004c24:	430b      	orrs	r3, r1
 8004c26:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f7ff ff1b 	bl	8004a68 <LL_ADC_INJ_IsConversionOngoing>
 8004c32:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d13d      	bne.n	8004cb6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d13a      	bne.n	8004cb6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004c44:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c4c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c5c:	f023 0302 	bic.w	r3, r3, #2
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	6812      	ldr	r2, [r2, #0]
 8004c64:	69b9      	ldr	r1, [r7, #24]
 8004c66:	430b      	orrs	r3, r1
 8004c68:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d118      	bne.n	8004ca6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004c7e:	f023 0304 	bic.w	r3, r3, #4
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004c8a:	4311      	orrs	r1, r2
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004c90:	4311      	orrs	r1, r2
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004c96:	430a      	orrs	r2, r1
 8004c98:	431a      	orrs	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f042 0201 	orr.w	r2, r2, #1
 8004ca2:	611a      	str	r2, [r3, #16]
 8004ca4:	e007      	b.n	8004cb6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	691a      	ldr	r2, [r3, #16]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 0201 	bic.w	r2, r2, #1
 8004cb4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d10c      	bne.n	8004cd8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc4:	f023 010f 	bic.w	r1, r3, #15
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	1e5a      	subs	r2, r3, #1
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	631a      	str	r2, [r3, #48]	; 0x30
 8004cd6:	e007      	b.n	8004ce8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 020f 	bic.w	r2, r2, #15
 8004ce6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cec:	f023 0303 	bic.w	r3, r3, #3
 8004cf0:	f043 0201 	orr.w	r2, r3, #1
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	655a      	str	r2, [r3, #84]	; 0x54
 8004cf8:	e007      	b.n	8004d0a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cfe:	f043 0210 	orr.w	r2, r3, #16
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004d0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3724      	adds	r7, #36	; 0x24
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd90      	pop	{r4, r7, pc}
 8004d14:	20000000 	.word	0x20000000
 8004d18:	053e2d63 	.word	0x053e2d63
 8004d1c:	50040000 	.word	0x50040000
 8004d20:	50040100 	.word	0x50040100
 8004d24:	50040200 	.word	0x50040200
 8004d28:	50040300 	.word	0x50040300
 8004d2c:	fff0c007 	.word	0xfff0c007

08004d30 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d3c:	4853      	ldr	r0, [pc, #332]	; (8004e8c <HAL_ADC_Start_DMA+0x15c>)
 8004d3e:	f7ff fde9 	bl	8004914 <LL_ADC_GetMultimode>
 8004d42:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7ff fe7a 	bl	8004a42 <LL_ADC_REG_IsConversionOngoing>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f040 8093 	bne.w	8004e7c <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <HAL_ADC_Start_DMA+0x34>
 8004d60:	2302      	movs	r3, #2
 8004d62:	e08e      	b.n	8004e82 <HAL_ADC_Start_DMA+0x152>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a47      	ldr	r2, [pc, #284]	; (8004e90 <HAL_ADC_Start_DMA+0x160>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d008      	beq.n	8004d88 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d005      	beq.n	8004d88 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	2b05      	cmp	r3, #5
 8004d80:	d002      	beq.n	8004d88 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	2b09      	cmp	r3, #9
 8004d86:	d172      	bne.n	8004e6e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f000 fc9d 	bl	80056c8 <ADC_Enable>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004d92:	7dfb      	ldrb	r3, [r7, #23]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d165      	bne.n	8004e64 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a38      	ldr	r2, [pc, #224]	; (8004e94 <HAL_ADC_Start_DMA+0x164>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d002      	beq.n	8004dbc <HAL_ADC_Start_DMA+0x8c>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	e000      	b.n	8004dbe <HAL_ADC_Start_DMA+0x8e>
 8004dbc:	4b36      	ldr	r3, [pc, #216]	; (8004e98 <HAL_ADC_Start_DMA+0x168>)
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d002      	beq.n	8004dcc <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d105      	bne.n	8004dd8 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ddc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d006      	beq.n	8004df2 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de8:	f023 0206 	bic.w	r2, r3, #6
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	659a      	str	r2, [r3, #88]	; 0x58
 8004df0:	e002      	b.n	8004df8 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dfc:	4a27      	ldr	r2, [pc, #156]	; (8004e9c <HAL_ADC_Start_DMA+0x16c>)
 8004dfe:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e04:	4a26      	ldr	r2, [pc, #152]	; (8004ea0 <HAL_ADC_Start_DMA+0x170>)
 8004e06:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0c:	4a25      	ldr	r2, [pc, #148]	; (8004ea4 <HAL_ADC_Start_DMA+0x174>)
 8004e0e:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	221c      	movs	r2, #28
 8004e16:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	685a      	ldr	r2, [r3, #4]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f042 0210 	orr.w	r2, r2, #16
 8004e2e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0201 	orr.w	r2, r2, #1
 8004e3e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3340      	adds	r3, #64	; 0x40
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f001 f8f0 	bl	8006034 <HAL_DMA_Start_IT>
 8004e54:	4603      	mov	r3, r0
 8004e56:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7ff fddc 	bl	8004a1a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004e62:	e00d      	b.n	8004e80 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8004e6c:	e008      	b.n	8004e80 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004e7a:	e001      	b.n	8004e80 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	50040300 	.word	0x50040300
 8004e90:	50040200 	.word	0x50040200
 8004e94:	50040100 	.word	0x50040100
 8004e98:	50040000 	.word	0x50040000
 8004e9c:	080057d5 	.word	0x080057d5
 8004ea0:	080058ad 	.word	0x080058ad
 8004ea4:	080058c9 	.word	0x080058c9

08004ea8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b0b6      	sub	sp, #216	; 0xd8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d101      	bne.n	8004f06 <HAL_ADC_ConfigChannel+0x22>
 8004f02:	2302      	movs	r3, #2
 8004f04:	e3c9      	b.n	800569a <HAL_ADC_ConfigChannel+0x7b6>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7ff fd95 	bl	8004a42 <LL_ADC_REG_IsConversionOngoing>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f040 83aa 	bne.w	8005674 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	2b05      	cmp	r3, #5
 8004f2e:	d824      	bhi.n	8004f7a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	3b02      	subs	r3, #2
 8004f36:	2b03      	cmp	r3, #3
 8004f38:	d81b      	bhi.n	8004f72 <HAL_ADC_ConfigChannel+0x8e>
 8004f3a:	a201      	add	r2, pc, #4	; (adr r2, 8004f40 <HAL_ADC_ConfigChannel+0x5c>)
 8004f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f40:	08004f51 	.word	0x08004f51
 8004f44:	08004f59 	.word	0x08004f59
 8004f48:	08004f61 	.word	0x08004f61
 8004f4c:	08004f69 	.word	0x08004f69
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004f50:	230c      	movs	r3, #12
 8004f52:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f56:	e010      	b.n	8004f7a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004f58:	2312      	movs	r3, #18
 8004f5a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f5e:	e00c      	b.n	8004f7a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004f60:	2318      	movs	r3, #24
 8004f62:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f66:	e008      	b.n	8004f7a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004f68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f70:	e003      	b.n	8004f7a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004f72:	2306      	movs	r3, #6
 8004f74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f78:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6818      	ldr	r0, [r3, #0]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	461a      	mov	r2, r3
 8004f84:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004f88:	f7ff fc48 	bl	800481c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f7ff fd56 	bl	8004a42 <LL_ADC_REG_IsConversionOngoing>
 8004f96:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7ff fd62 	bl	8004a68 <LL_ADC_INJ_IsConversionOngoing>
 8004fa4:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004fa8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f040 81a4 	bne.w	80052fa <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004fb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	f040 819f 	bne.w	80052fa <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6818      	ldr	r0, [r3, #0]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	6819      	ldr	r1, [r3, #0]
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	461a      	mov	r2, r3
 8004fca:	f7ff fc53 	bl	8004874 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	695a      	ldr	r2, [r3, #20]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	08db      	lsrs	r3, r3, #3
 8004fda:	f003 0303 	and.w	r3, r3, #3
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	2b04      	cmp	r3, #4
 8004fee:	d00a      	beq.n	8005006 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6818      	ldr	r0, [r3, #0]
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	6919      	ldr	r1, [r3, #16]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005000:	f7ff fba4 	bl	800474c <LL_ADC_SetOffset>
 8005004:	e179      	b.n	80052fa <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2100      	movs	r1, #0
 800500c:	4618      	mov	r0, r3
 800500e:	f7ff fbc1 	bl	8004794 <LL_ADC_GetOffsetChannel>
 8005012:	4603      	mov	r3, r0
 8005014:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005018:	2b00      	cmp	r3, #0
 800501a:	d10a      	bne.n	8005032 <HAL_ADC_ConfigChannel+0x14e>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2100      	movs	r1, #0
 8005022:	4618      	mov	r0, r3
 8005024:	f7ff fbb6 	bl	8004794 <LL_ADC_GetOffsetChannel>
 8005028:	4603      	mov	r3, r0
 800502a:	0e9b      	lsrs	r3, r3, #26
 800502c:	f003 021f 	and.w	r2, r3, #31
 8005030:	e01e      	b.n	8005070 <HAL_ADC_ConfigChannel+0x18c>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2100      	movs	r1, #0
 8005038:	4618      	mov	r0, r3
 800503a:	f7ff fbab 	bl	8004794 <LL_ADC_GetOffsetChannel>
 800503e:	4603      	mov	r3, r0
 8005040:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005044:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005048:	fa93 f3a3 	rbit	r3, r3
 800504c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005050:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005054:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005058:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005060:	2320      	movs	r3, #32
 8005062:	e004      	b.n	800506e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8005064:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005068:	fab3 f383 	clz	r3, r3
 800506c:	b2db      	uxtb	r3, r3
 800506e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005078:	2b00      	cmp	r3, #0
 800507a:	d105      	bne.n	8005088 <HAL_ADC_ConfigChannel+0x1a4>
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	0e9b      	lsrs	r3, r3, #26
 8005082:	f003 031f 	and.w	r3, r3, #31
 8005086:	e018      	b.n	80050ba <HAL_ADC_ConfigChannel+0x1d6>
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005090:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005094:	fa93 f3a3 	rbit	r3, r3
 8005098:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 800509c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80050a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80050a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80050ac:	2320      	movs	r3, #32
 80050ae:	e004      	b.n	80050ba <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80050b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80050b4:	fab3 f383 	clz	r3, r3
 80050b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d106      	bne.n	80050cc <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2200      	movs	r2, #0
 80050c4:	2100      	movs	r1, #0
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7ff fb7a 	bl	80047c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2101      	movs	r1, #1
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff fb5e 	bl	8004794 <LL_ADC_GetOffsetChannel>
 80050d8:	4603      	mov	r3, r0
 80050da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10a      	bne.n	80050f8 <HAL_ADC_ConfigChannel+0x214>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2101      	movs	r1, #1
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7ff fb53 	bl	8004794 <LL_ADC_GetOffsetChannel>
 80050ee:	4603      	mov	r3, r0
 80050f0:	0e9b      	lsrs	r3, r3, #26
 80050f2:	f003 021f 	and.w	r2, r3, #31
 80050f6:	e01e      	b.n	8005136 <HAL_ADC_ConfigChannel+0x252>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2101      	movs	r1, #1
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff fb48 	bl	8004794 <LL_ADC_GetOffsetChannel>
 8005104:	4603      	mov	r3, r0
 8005106:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800510a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800510e:	fa93 f3a3 	rbit	r3, r3
 8005112:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8005116:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800511a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800511e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8005126:	2320      	movs	r3, #32
 8005128:	e004      	b.n	8005134 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800512a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800512e:	fab3 f383 	clz	r3, r3
 8005132:	b2db      	uxtb	r3, r3
 8005134:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800513e:	2b00      	cmp	r3, #0
 8005140:	d105      	bne.n	800514e <HAL_ADC_ConfigChannel+0x26a>
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	0e9b      	lsrs	r3, r3, #26
 8005148:	f003 031f 	and.w	r3, r3, #31
 800514c:	e018      	b.n	8005180 <HAL_ADC_ConfigChannel+0x29c>
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005156:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800515a:	fa93 f3a3 	rbit	r3, r3
 800515e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8005162:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005166:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800516a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800516e:	2b00      	cmp	r3, #0
 8005170:	d101      	bne.n	8005176 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8005172:	2320      	movs	r3, #32
 8005174:	e004      	b.n	8005180 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8005176:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800517a:	fab3 f383 	clz	r3, r3
 800517e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005180:	429a      	cmp	r2, r3
 8005182:	d106      	bne.n	8005192 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2200      	movs	r2, #0
 800518a:	2101      	movs	r1, #1
 800518c:	4618      	mov	r0, r3
 800518e:	f7ff fb17 	bl	80047c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2102      	movs	r1, #2
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff fafb 	bl	8004794 <LL_ADC_GetOffsetChannel>
 800519e:	4603      	mov	r3, r0
 80051a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d10a      	bne.n	80051be <HAL_ADC_ConfigChannel+0x2da>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2102      	movs	r1, #2
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7ff faf0 	bl	8004794 <LL_ADC_GetOffsetChannel>
 80051b4:	4603      	mov	r3, r0
 80051b6:	0e9b      	lsrs	r3, r3, #26
 80051b8:	f003 021f 	and.w	r2, r3, #31
 80051bc:	e01e      	b.n	80051fc <HAL_ADC_ConfigChannel+0x318>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2102      	movs	r1, #2
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff fae5 	bl	8004794 <LL_ADC_GetOffsetChannel>
 80051ca:	4603      	mov	r3, r0
 80051cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80051d4:	fa93 f3a3 	rbit	r3, r3
 80051d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80051dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80051e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80051e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80051ec:	2320      	movs	r3, #32
 80051ee:	e004      	b.n	80051fa <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80051f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051f4:	fab3 f383 	clz	r3, r3
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005204:	2b00      	cmp	r3, #0
 8005206:	d105      	bne.n	8005214 <HAL_ADC_ConfigChannel+0x330>
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	0e9b      	lsrs	r3, r3, #26
 800520e:	f003 031f 	and.w	r3, r3, #31
 8005212:	e014      	b.n	800523e <HAL_ADC_ConfigChannel+0x35a>
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800521c:	fa93 f3a3 	rbit	r3, r3
 8005220:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8005222:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005224:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8005228:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8005230:	2320      	movs	r3, #32
 8005232:	e004      	b.n	800523e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8005234:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005238:	fab3 f383 	clz	r3, r3
 800523c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800523e:	429a      	cmp	r2, r3
 8005240:	d106      	bne.n	8005250 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2200      	movs	r2, #0
 8005248:	2102      	movs	r1, #2
 800524a:	4618      	mov	r0, r3
 800524c:	f7ff fab8 	bl	80047c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2103      	movs	r1, #3
 8005256:	4618      	mov	r0, r3
 8005258:	f7ff fa9c 	bl	8004794 <LL_ADC_GetOffsetChannel>
 800525c:	4603      	mov	r3, r0
 800525e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10a      	bne.n	800527c <HAL_ADC_ConfigChannel+0x398>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2103      	movs	r1, #3
 800526c:	4618      	mov	r0, r3
 800526e:	f7ff fa91 	bl	8004794 <LL_ADC_GetOffsetChannel>
 8005272:	4603      	mov	r3, r0
 8005274:	0e9b      	lsrs	r3, r3, #26
 8005276:	f003 021f 	and.w	r2, r3, #31
 800527a:	e017      	b.n	80052ac <HAL_ADC_ConfigChannel+0x3c8>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2103      	movs	r1, #3
 8005282:	4618      	mov	r0, r3
 8005284:	f7ff fa86 	bl	8004794 <LL_ADC_GetOffsetChannel>
 8005288:	4603      	mov	r3, r0
 800528a:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800528c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800528e:	fa93 f3a3 	rbit	r3, r3
 8005292:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005294:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005296:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8005298:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800529e:	2320      	movs	r3, #32
 80052a0:	e003      	b.n	80052aa <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80052a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052a4:	fab3 f383 	clz	r3, r3
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d105      	bne.n	80052c4 <HAL_ADC_ConfigChannel+0x3e0>
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	0e9b      	lsrs	r3, r3, #26
 80052be:	f003 031f 	and.w	r3, r3, #31
 80052c2:	e011      	b.n	80052e8 <HAL_ADC_ConfigChannel+0x404>
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052cc:	fa93 f3a3 	rbit	r3, r3
 80052d0:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80052d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052d4:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80052d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80052dc:	2320      	movs	r3, #32
 80052de:	e003      	b.n	80052e8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80052e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80052e2:	fab3 f383 	clz	r3, r3
 80052e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d106      	bne.n	80052fa <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2200      	movs	r2, #0
 80052f2:	2103      	movs	r1, #3
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7ff fa63 	bl	80047c0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4618      	mov	r0, r3
 8005300:	f7ff fb78 	bl	80049f4 <LL_ADC_IsEnabled>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	f040 8140 	bne.w	800558c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6818      	ldr	r0, [r3, #0]
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	6819      	ldr	r1, [r3, #0]
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	461a      	mov	r2, r3
 800531a:	f7ff fad7 	bl	80048cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	4a8f      	ldr	r2, [pc, #572]	; (8005560 <HAL_ADC_ConfigChannel+0x67c>)
 8005324:	4293      	cmp	r3, r2
 8005326:	f040 8131 	bne.w	800558c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10b      	bne.n	8005352 <HAL_ADC_ConfigChannel+0x46e>
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	0e9b      	lsrs	r3, r3, #26
 8005340:	3301      	adds	r3, #1
 8005342:	f003 031f 	and.w	r3, r3, #31
 8005346:	2b09      	cmp	r3, #9
 8005348:	bf94      	ite	ls
 800534a:	2301      	movls	r3, #1
 800534c:	2300      	movhi	r3, #0
 800534e:	b2db      	uxtb	r3, r3
 8005350:	e019      	b.n	8005386 <HAL_ADC_ConfigChannel+0x4a2>
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005358:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800535a:	fa93 f3a3 	rbit	r3, r3
 800535e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005360:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005362:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8005364:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800536a:	2320      	movs	r3, #32
 800536c:	e003      	b.n	8005376 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800536e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005370:	fab3 f383 	clz	r3, r3
 8005374:	b2db      	uxtb	r3, r3
 8005376:	3301      	adds	r3, #1
 8005378:	f003 031f 	and.w	r3, r3, #31
 800537c:	2b09      	cmp	r3, #9
 800537e:	bf94      	ite	ls
 8005380:	2301      	movls	r3, #1
 8005382:	2300      	movhi	r3, #0
 8005384:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005386:	2b00      	cmp	r3, #0
 8005388:	d079      	beq.n	800547e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005392:	2b00      	cmp	r3, #0
 8005394:	d107      	bne.n	80053a6 <HAL_ADC_ConfigChannel+0x4c2>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	0e9b      	lsrs	r3, r3, #26
 800539c:	3301      	adds	r3, #1
 800539e:	069b      	lsls	r3, r3, #26
 80053a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80053a4:	e015      	b.n	80053d2 <HAL_ADC_ConfigChannel+0x4ee>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053ae:	fa93 f3a3 	rbit	r3, r3
 80053b2:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80053b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b6:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80053b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80053be:	2320      	movs	r3, #32
 80053c0:	e003      	b.n	80053ca <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80053c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053c4:	fab3 f383 	clz	r3, r3
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	3301      	adds	r3, #1
 80053cc:	069b      	lsls	r3, r3, #26
 80053ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d109      	bne.n	80053f2 <HAL_ADC_ConfigChannel+0x50e>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	0e9b      	lsrs	r3, r3, #26
 80053e4:	3301      	adds	r3, #1
 80053e6:	f003 031f 	and.w	r3, r3, #31
 80053ea:	2101      	movs	r1, #1
 80053ec:	fa01 f303 	lsl.w	r3, r1, r3
 80053f0:	e017      	b.n	8005422 <HAL_ADC_ConfigChannel+0x53e>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053fa:	fa93 f3a3 	rbit	r3, r3
 80053fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8005400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005402:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8005404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800540a:	2320      	movs	r3, #32
 800540c:	e003      	b.n	8005416 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800540e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005410:	fab3 f383 	clz	r3, r3
 8005414:	b2db      	uxtb	r3, r3
 8005416:	3301      	adds	r3, #1
 8005418:	f003 031f 	and.w	r3, r3, #31
 800541c:	2101      	movs	r1, #1
 800541e:	fa01 f303 	lsl.w	r3, r1, r3
 8005422:	ea42 0103 	orr.w	r1, r2, r3
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10a      	bne.n	8005448 <HAL_ADC_ConfigChannel+0x564>
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	0e9b      	lsrs	r3, r3, #26
 8005438:	3301      	adds	r3, #1
 800543a:	f003 021f 	and.w	r2, r3, #31
 800543e:	4613      	mov	r3, r2
 8005440:	005b      	lsls	r3, r3, #1
 8005442:	4413      	add	r3, r2
 8005444:	051b      	lsls	r3, r3, #20
 8005446:	e018      	b.n	800547a <HAL_ADC_ConfigChannel+0x596>
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800544e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005450:	fa93 f3a3 	rbit	r3, r3
 8005454:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8005456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005458:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800545a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800545c:	2b00      	cmp	r3, #0
 800545e:	d101      	bne.n	8005464 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8005460:	2320      	movs	r3, #32
 8005462:	e003      	b.n	800546c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8005464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005466:	fab3 f383 	clz	r3, r3
 800546a:	b2db      	uxtb	r3, r3
 800546c:	3301      	adds	r3, #1
 800546e:	f003 021f 	and.w	r2, r3, #31
 8005472:	4613      	mov	r3, r2
 8005474:	005b      	lsls	r3, r3, #1
 8005476:	4413      	add	r3, r2
 8005478:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800547a:	430b      	orrs	r3, r1
 800547c:	e081      	b.n	8005582 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005486:	2b00      	cmp	r3, #0
 8005488:	d107      	bne.n	800549a <HAL_ADC_ConfigChannel+0x5b6>
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	0e9b      	lsrs	r3, r3, #26
 8005490:	3301      	adds	r3, #1
 8005492:	069b      	lsls	r3, r3, #26
 8005494:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005498:	e015      	b.n	80054c6 <HAL_ADC_ConfigChannel+0x5e2>
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a2:	fa93 f3a3 	rbit	r3, r3
 80054a6:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80054a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80054ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80054b2:	2320      	movs	r3, #32
 80054b4:	e003      	b.n	80054be <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80054b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b8:	fab3 f383 	clz	r3, r3
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	3301      	adds	r3, #1
 80054c0:	069b      	lsls	r3, r3, #26
 80054c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d109      	bne.n	80054e6 <HAL_ADC_ConfigChannel+0x602>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	0e9b      	lsrs	r3, r3, #26
 80054d8:	3301      	adds	r3, #1
 80054da:	f003 031f 	and.w	r3, r3, #31
 80054de:	2101      	movs	r1, #1
 80054e0:	fa01 f303 	lsl.w	r3, r1, r3
 80054e4:	e017      	b.n	8005516 <HAL_ADC_ConfigChannel+0x632>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	fa93 f3a3 	rbit	r3, r3
 80054f2:	61bb      	str	r3, [r7, #24]
  return result;
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80054f8:	6a3b      	ldr	r3, [r7, #32]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80054fe:	2320      	movs	r3, #32
 8005500:	e003      	b.n	800550a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8005502:	6a3b      	ldr	r3, [r7, #32]
 8005504:	fab3 f383 	clz	r3, r3
 8005508:	b2db      	uxtb	r3, r3
 800550a:	3301      	adds	r3, #1
 800550c:	f003 031f 	and.w	r3, r3, #31
 8005510:	2101      	movs	r1, #1
 8005512:	fa01 f303 	lsl.w	r3, r1, r3
 8005516:	ea42 0103 	orr.w	r1, r2, r3
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10d      	bne.n	8005542 <HAL_ADC_ConfigChannel+0x65e>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	0e9b      	lsrs	r3, r3, #26
 800552c:	3301      	adds	r3, #1
 800552e:	f003 021f 	and.w	r2, r3, #31
 8005532:	4613      	mov	r3, r2
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	4413      	add	r3, r2
 8005538:	3b1e      	subs	r3, #30
 800553a:	051b      	lsls	r3, r3, #20
 800553c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005540:	e01e      	b.n	8005580 <HAL_ADC_ConfigChannel+0x69c>
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	fa93 f3a3 	rbit	r3, r3
 800554e:	60fb      	str	r3, [r7, #12]
  return result;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d104      	bne.n	8005564 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800555a:	2320      	movs	r3, #32
 800555c:	e006      	b.n	800556c <HAL_ADC_ConfigChannel+0x688>
 800555e:	bf00      	nop
 8005560:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	fab3 f383 	clz	r3, r3
 800556a:	b2db      	uxtb	r3, r3
 800556c:	3301      	adds	r3, #1
 800556e:	f003 021f 	and.w	r2, r3, #31
 8005572:	4613      	mov	r3, r2
 8005574:	005b      	lsls	r3, r3, #1
 8005576:	4413      	add	r3, r2
 8005578:	3b1e      	subs	r3, #30
 800557a:	051b      	lsls	r3, r3, #20
 800557c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005580:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005582:	683a      	ldr	r2, [r7, #0]
 8005584:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005586:	4619      	mov	r1, r3
 8005588:	f7ff f974 	bl	8004874 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	4b44      	ldr	r3, [pc, #272]	; (80056a4 <HAL_ADC_ConfigChannel+0x7c0>)
 8005592:	4013      	ands	r3, r2
 8005594:	2b00      	cmp	r3, #0
 8005596:	d07a      	beq.n	800568e <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005598:	4843      	ldr	r0, [pc, #268]	; (80056a8 <HAL_ADC_ConfigChannel+0x7c4>)
 800559a:	f7ff f8c9 	bl	8004730 <LL_ADC_GetCommonPathInternalCh>
 800559e:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a41      	ldr	r2, [pc, #260]	; (80056ac <HAL_ADC_ConfigChannel+0x7c8>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d12c      	bne.n	8005606 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80055ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d126      	bne.n	8005606 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a3c      	ldr	r2, [pc, #240]	; (80056b0 <HAL_ADC_ConfigChannel+0x7cc>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d004      	beq.n	80055cc <HAL_ADC_ConfigChannel+0x6e8>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a3b      	ldr	r2, [pc, #236]	; (80056b4 <HAL_ADC_ConfigChannel+0x7d0>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d15d      	bne.n	8005688 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055d0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80055d4:	4619      	mov	r1, r3
 80055d6:	4834      	ldr	r0, [pc, #208]	; (80056a8 <HAL_ADC_ConfigChannel+0x7c4>)
 80055d8:	f7ff f897 	bl	800470a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055dc:	4b36      	ldr	r3, [pc, #216]	; (80056b8 <HAL_ADC_ConfigChannel+0x7d4>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	099b      	lsrs	r3, r3, #6
 80055e2:	4a36      	ldr	r2, [pc, #216]	; (80056bc <HAL_ADC_ConfigChannel+0x7d8>)
 80055e4:	fba2 2303 	umull	r2, r3, r2, r3
 80055e8:	099b      	lsrs	r3, r3, #6
 80055ea:	1c5a      	adds	r2, r3, #1
 80055ec:	4613      	mov	r3, r2
 80055ee:	005b      	lsls	r3, r3, #1
 80055f0:	4413      	add	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80055f6:	e002      	b.n	80055fe <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	3b01      	subs	r3, #1
 80055fc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1f9      	bne.n	80055f8 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005604:	e040      	b.n	8005688 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a2d      	ldr	r2, [pc, #180]	; (80056c0 <HAL_ADC_ConfigChannel+0x7dc>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d118      	bne.n	8005642 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005610:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005614:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d112      	bne.n	8005642 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a23      	ldr	r2, [pc, #140]	; (80056b0 <HAL_ADC_ConfigChannel+0x7cc>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d004      	beq.n	8005630 <HAL_ADC_ConfigChannel+0x74c>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a22      	ldr	r2, [pc, #136]	; (80056b4 <HAL_ADC_ConfigChannel+0x7d0>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d12d      	bne.n	800568c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005630:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005634:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005638:	4619      	mov	r1, r3
 800563a:	481b      	ldr	r0, [pc, #108]	; (80056a8 <HAL_ADC_ConfigChannel+0x7c4>)
 800563c:	f7ff f865 	bl	800470a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005640:	e024      	b.n	800568c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a1f      	ldr	r2, [pc, #124]	; (80056c4 <HAL_ADC_ConfigChannel+0x7e0>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d120      	bne.n	800568e <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800564c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005650:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d11a      	bne.n	800568e <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a14      	ldr	r2, [pc, #80]	; (80056b0 <HAL_ADC_ConfigChannel+0x7cc>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d115      	bne.n	800568e <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005662:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005666:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800566a:	4619      	mov	r1, r3
 800566c:	480e      	ldr	r0, [pc, #56]	; (80056a8 <HAL_ADC_ConfigChannel+0x7c4>)
 800566e:	f7ff f84c 	bl	800470a <LL_ADC_SetCommonPathInternalCh>
 8005672:	e00c      	b.n	800568e <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005678:	f043 0220 	orr.w	r2, r3, #32
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8005686:	e002      	b.n	800568e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005688:	bf00      	nop
 800568a:	e000      	b.n	800568e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800568c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005696:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800569a:	4618      	mov	r0, r3
 800569c:	37d8      	adds	r7, #216	; 0xd8
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	80080000 	.word	0x80080000
 80056a8:	50040300 	.word	0x50040300
 80056ac:	c7520000 	.word	0xc7520000
 80056b0:	50040000 	.word	0x50040000
 80056b4:	50040200 	.word	0x50040200
 80056b8:	20000000 	.word	0x20000000
 80056bc:	053e2d63 	.word	0x053e2d63
 80056c0:	cb840000 	.word	0xcb840000
 80056c4:	80000001 	.word	0x80000001

080056c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80056d0:	2300      	movs	r3, #0
 80056d2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f7ff f98b 	bl	80049f4 <LL_ADC_IsEnabled>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d169      	bne.n	80057b8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	4b36      	ldr	r3, [pc, #216]	; (80057c4 <ADC_Enable+0xfc>)
 80056ec:	4013      	ands	r3, r2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00d      	beq.n	800570e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f6:	f043 0210 	orr.w	r2, r3, #16
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005702:	f043 0201 	orr.w	r2, r3, #1
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e055      	b.n	80057ba <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff f95a 	bl	80049cc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005718:	482b      	ldr	r0, [pc, #172]	; (80057c8 <ADC_Enable+0x100>)
 800571a:	f7ff f809 	bl	8004730 <LL_ADC_GetCommonPathInternalCh>
 800571e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005720:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005724:	2b00      	cmp	r3, #0
 8005726:	d013      	beq.n	8005750 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005728:	4b28      	ldr	r3, [pc, #160]	; (80057cc <ADC_Enable+0x104>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	099b      	lsrs	r3, r3, #6
 800572e:	4a28      	ldr	r2, [pc, #160]	; (80057d0 <ADC_Enable+0x108>)
 8005730:	fba2 2303 	umull	r2, r3, r2, r3
 8005734:	099b      	lsrs	r3, r3, #6
 8005736:	1c5a      	adds	r2, r3, #1
 8005738:	4613      	mov	r3, r2
 800573a:	005b      	lsls	r3, r3, #1
 800573c:	4413      	add	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005742:	e002      	b.n	800574a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	3b01      	subs	r3, #1
 8005748:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1f9      	bne.n	8005744 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005750:	f7fe ff98 	bl	8004684 <HAL_GetTick>
 8005754:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005756:	e028      	b.n	80057aa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4618      	mov	r0, r3
 800575e:	f7ff f949 	bl	80049f4 <LL_ADC_IsEnabled>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d104      	bne.n	8005772 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4618      	mov	r0, r3
 800576e:	f7ff f92d 	bl	80049cc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005772:	f7fe ff87 	bl	8004684 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d914      	bls.n	80057aa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b01      	cmp	r3, #1
 800578c:	d00d      	beq.n	80057aa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005792:	f043 0210 	orr.w	r2, r3, #16
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800579e:	f043 0201 	orr.w	r2, r3, #1
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e007      	b.n	80057ba <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0301 	and.w	r3, r3, #1
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d1cf      	bne.n	8005758 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	8000003f 	.word	0x8000003f
 80057c8:	50040300 	.word	0x50040300
 80057cc:	20000000 	.word	0x20000000
 80057d0:	053e2d63 	.word	0x053e2d63

080057d4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d14b      	bne.n	8005886 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b00      	cmp	r3, #0
 8005806:	d021      	beq.n	800584c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4618      	mov	r0, r3
 800580e:	f7fe fff2 	bl	80047f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d032      	beq.n	800587e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d12b      	bne.n	800587e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800582a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005836:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d11f      	bne.n	800587e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005842:	f043 0201 	orr.w	r2, r3, #1
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	655a      	str	r2, [r3, #84]	; 0x54
 800584a:	e018      	b.n	800587e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d111      	bne.n	800587e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800585e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800586a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d105      	bne.n	800587e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005876:	f043 0201 	orr.w	r2, r3, #1
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f7ff fb12 	bl	8004ea8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005884:	e00e      	b.n	80058a4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800588a:	f003 0310 	and.w	r3, r3, #16
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f7ff fb1c 	bl	8004ed0 <HAL_ADC_ErrorCallback>
}
 8005898:	e004      	b.n	80058a4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800589e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	4798      	blx	r3
}
 80058a4:	bf00      	nop
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f7ff fafe 	bl	8004ebc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80058c0:	bf00      	nop
 80058c2:	3710      	adds	r7, #16
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e6:	f043 0204 	orr.w	r2, r3, #4
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f7ff faee 	bl	8004ed0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80058f4:	bf00      	nop
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <LL_ADC_IsEnabled>:
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	2b01      	cmp	r3, #1
 800590e:	d101      	bne.n	8005914 <LL_ADC_IsEnabled+0x18>
 8005910:	2301      	movs	r3, #1
 8005912:	e000      	b.n	8005916 <LL_ADC_IsEnabled+0x1a>
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr

08005922 <LL_ADC_REG_IsConversionOngoing>:
{
 8005922:	b480      	push	{r7}
 8005924:	b083      	sub	sp, #12
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 0304 	and.w	r3, r3, #4
 8005932:	2b04      	cmp	r3, #4
 8005934:	d101      	bne.n	800593a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005936:	2301      	movs	r3, #1
 8005938:	e000      	b.n	800593c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005948:	b590      	push	{r4, r7, lr}
 800594a:	b09f      	sub	sp, #124	; 0x7c
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005952:	2300      	movs	r3, #0
 8005954:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800595e:	2b01      	cmp	r3, #1
 8005960:	d101      	bne.n	8005966 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005962:	2302      	movs	r3, #2
 8005964:	e093      	b.n	8005a8e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800596e:	2300      	movs	r3, #0
 8005970:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005972:	2300      	movs	r3, #0
 8005974:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a47      	ldr	r2, [pc, #284]	; (8005a98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d102      	bne.n	8005986 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005980:	4b46      	ldr	r3, [pc, #280]	; (8005a9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005982:	60bb      	str	r3, [r7, #8]
 8005984:	e001      	b.n	800598a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005986:	2300      	movs	r3, #0
 8005988:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10b      	bne.n	80059a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005994:	f043 0220 	orr.w	r2, r3, #32
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e072      	b.n	8005a8e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7ff ffb9 	bl	8005922 <LL_ADC_REG_IsConversionOngoing>
 80059b0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7ff ffb3 	bl	8005922 <LL_ADC_REG_IsConversionOngoing>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d154      	bne.n	8005a6c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80059c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d151      	bne.n	8005a6c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80059c8:	4b35      	ldr	r3, [pc, #212]	; (8005aa0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80059ca:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d02c      	beq.n	8005a2e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80059d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	6859      	ldr	r1, [r3, #4]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80059e6:	035b      	lsls	r3, r3, #13
 80059e8:	430b      	orrs	r3, r1
 80059ea:	431a      	orrs	r2, r3
 80059ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80059f0:	4829      	ldr	r0, [pc, #164]	; (8005a98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80059f2:	f7ff ff83 	bl	80058fc <LL_ADC_IsEnabled>
 80059f6:	4604      	mov	r4, r0
 80059f8:	4828      	ldr	r0, [pc, #160]	; (8005a9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80059fa:	f7ff ff7f 	bl	80058fc <LL_ADC_IsEnabled>
 80059fe:	4603      	mov	r3, r0
 8005a00:	431c      	orrs	r4, r3
 8005a02:	4828      	ldr	r0, [pc, #160]	; (8005aa4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005a04:	f7ff ff7a 	bl	80058fc <LL_ADC_IsEnabled>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	4323      	orrs	r3, r4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d137      	bne.n	8005a80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005a10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005a18:	f023 030f 	bic.w	r3, r3, #15
 8005a1c:	683a      	ldr	r2, [r7, #0]
 8005a1e:	6811      	ldr	r1, [r2, #0]
 8005a20:	683a      	ldr	r2, [r7, #0]
 8005a22:	6892      	ldr	r2, [r2, #8]
 8005a24:	430a      	orrs	r2, r1
 8005a26:	431a      	orrs	r2, r3
 8005a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a2a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a2c:	e028      	b.n	8005a80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005a2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a38:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a3a:	4817      	ldr	r0, [pc, #92]	; (8005a98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005a3c:	f7ff ff5e 	bl	80058fc <LL_ADC_IsEnabled>
 8005a40:	4604      	mov	r4, r0
 8005a42:	4816      	ldr	r0, [pc, #88]	; (8005a9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005a44:	f7ff ff5a 	bl	80058fc <LL_ADC_IsEnabled>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	431c      	orrs	r4, r3
 8005a4c:	4815      	ldr	r0, [pc, #84]	; (8005aa4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005a4e:	f7ff ff55 	bl	80058fc <LL_ADC_IsEnabled>
 8005a52:	4603      	mov	r3, r0
 8005a54:	4323      	orrs	r3, r4
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d112      	bne.n	8005a80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005a62:	f023 030f 	bic.w	r3, r3, #15
 8005a66:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005a68:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a6a:	e009      	b.n	8005a80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a70:	f043 0220 	orr.w	r2, r3, #32
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005a7e:	e000      	b.n	8005a82 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a80:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005a8a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	377c      	adds	r7, #124	; 0x7c
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd90      	pop	{r4, r7, pc}
 8005a96:	bf00      	nop
 8005a98:	50040000 	.word	0x50040000
 8005a9c:	50040100 	.word	0x50040100
 8005aa0:	50040300 	.word	0x50040300
 8005aa4:	50040200 	.word	0x50040200

08005aa8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d101      	bne.n	8005aba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e0ed      	b.n	8005c96 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d102      	bne.n	8005acc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7fc f808 	bl	8001adc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f042 0201 	orr.w	r2, r2, #1
 8005ada:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005adc:	f7fe fdd2 	bl	8004684 <HAL_GetTick>
 8005ae0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005ae2:	e012      	b.n	8005b0a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005ae4:	f7fe fdce 	bl	8004684 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	2b0a      	cmp	r3, #10
 8005af0:	d90b      	bls.n	8005b0a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2205      	movs	r2, #5
 8005b02:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e0c5      	b.n	8005c96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	f003 0301 	and.w	r3, r3, #1
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d0e5      	beq.n	8005ae4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 0202 	bic.w	r2, r2, #2
 8005b26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b28:	f7fe fdac 	bl	8004684 <HAL_GetTick>
 8005b2c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005b2e:	e012      	b.n	8005b56 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005b30:	f7fe fda8 	bl	8004684 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b0a      	cmp	r3, #10
 8005b3c:	d90b      	bls.n	8005b56 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b42:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2205      	movs	r2, #5
 8005b4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e09f      	b.n	8005c96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	f003 0302 	and.w	r3, r3, #2
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d1e5      	bne.n	8005b30 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	7e1b      	ldrb	r3, [r3, #24]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d108      	bne.n	8005b7e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005b7a:	601a      	str	r2, [r3, #0]
 8005b7c:	e007      	b.n	8005b8e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	7e5b      	ldrb	r3, [r3, #25]
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d108      	bne.n	8005ba8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	e007      	b.n	8005bb8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	7e9b      	ldrb	r3, [r3, #26]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d108      	bne.n	8005bd2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0220 	orr.w	r2, r2, #32
 8005bce:	601a      	str	r2, [r3, #0]
 8005bd0:	e007      	b.n	8005be2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0220 	bic.w	r2, r2, #32
 8005be0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	7edb      	ldrb	r3, [r3, #27]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d108      	bne.n	8005bfc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0210 	bic.w	r2, r2, #16
 8005bf8:	601a      	str	r2, [r3, #0]
 8005bfa:	e007      	b.n	8005c0c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0210 	orr.w	r2, r2, #16
 8005c0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	7f1b      	ldrb	r3, [r3, #28]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d108      	bne.n	8005c26 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f042 0208 	orr.w	r2, r2, #8
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	e007      	b.n	8005c36 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f022 0208 	bic.w	r2, r2, #8
 8005c34:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	7f5b      	ldrb	r3, [r3, #29]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d108      	bne.n	8005c50 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f042 0204 	orr.w	r2, r2, #4
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	e007      	b.n	8005c60 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f022 0204 	bic.w	r2, r2, #4
 8005c5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	689a      	ldr	r2, [r3, #8]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	ea42 0103 	orr.w	r1, r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	1e5a      	subs	r2, r3, #1
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	430a      	orrs	r2, r1
 8005c84:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3710      	adds	r7, #16
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
	...

08005ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f003 0307 	and.w	r3, r3, #7
 8005cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cb0:	4b0c      	ldr	r3, [pc, #48]	; (8005ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cd2:	4a04      	ldr	r2, [pc, #16]	; (8005ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	60d3      	str	r3, [r2, #12]
}
 8005cd8:	bf00      	nop
 8005cda:	3714      	adds	r7, #20
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr
 8005ce4:	e000ed00 	.word	0xe000ed00

08005ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cec:	4b04      	ldr	r3, [pc, #16]	; (8005d00 <__NVIC_GetPriorityGrouping+0x18>)
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	0a1b      	lsrs	r3, r3, #8
 8005cf2:	f003 0307 	and.w	r3, r3, #7
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr
 8005d00:	e000ed00 	.word	0xe000ed00

08005d04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	db0b      	blt.n	8005d2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d16:	79fb      	ldrb	r3, [r7, #7]
 8005d18:	f003 021f 	and.w	r2, r3, #31
 8005d1c:	4907      	ldr	r1, [pc, #28]	; (8005d3c <__NVIC_EnableIRQ+0x38>)
 8005d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	2001      	movs	r0, #1
 8005d26:	fa00 f202 	lsl.w	r2, r0, r2
 8005d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005d2e:	bf00      	nop
 8005d30:	370c      	adds	r7, #12
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	e000e100 	.word	0xe000e100

08005d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	4603      	mov	r3, r0
 8005d48:	6039      	str	r1, [r7, #0]
 8005d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	db0a      	blt.n	8005d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	b2da      	uxtb	r2, r3
 8005d58:	490c      	ldr	r1, [pc, #48]	; (8005d8c <__NVIC_SetPriority+0x4c>)
 8005d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d5e:	0112      	lsls	r2, r2, #4
 8005d60:	b2d2      	uxtb	r2, r2
 8005d62:	440b      	add	r3, r1
 8005d64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d68:	e00a      	b.n	8005d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	b2da      	uxtb	r2, r3
 8005d6e:	4908      	ldr	r1, [pc, #32]	; (8005d90 <__NVIC_SetPriority+0x50>)
 8005d70:	79fb      	ldrb	r3, [r7, #7]
 8005d72:	f003 030f 	and.w	r3, r3, #15
 8005d76:	3b04      	subs	r3, #4
 8005d78:	0112      	lsls	r2, r2, #4
 8005d7a:	b2d2      	uxtb	r2, r2
 8005d7c:	440b      	add	r3, r1
 8005d7e:	761a      	strb	r2, [r3, #24]
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr
 8005d8c:	e000e100 	.word	0xe000e100
 8005d90:	e000ed00 	.word	0xe000ed00

08005d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b089      	sub	sp, #36	; 0x24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f003 0307 	and.w	r3, r3, #7
 8005da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	f1c3 0307 	rsb	r3, r3, #7
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	bf28      	it	cs
 8005db2:	2304      	movcs	r3, #4
 8005db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	3304      	adds	r3, #4
 8005dba:	2b06      	cmp	r3, #6
 8005dbc:	d902      	bls.n	8005dc4 <NVIC_EncodePriority+0x30>
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	3b03      	subs	r3, #3
 8005dc2:	e000      	b.n	8005dc6 <NVIC_EncodePriority+0x32>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd2:	43da      	mvns	r2, r3
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	401a      	ands	r2, r3
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	fa01 f303 	lsl.w	r3, r1, r3
 8005de6:	43d9      	mvns	r1, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dec:	4313      	orrs	r3, r2
         );
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3724      	adds	r7, #36	; 0x24
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
	...

08005dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e0c:	d301      	bcc.n	8005e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e00f      	b.n	8005e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e12:	4a0a      	ldr	r2, [pc, #40]	; (8005e3c <SysTick_Config+0x40>)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e1a:	210f      	movs	r1, #15
 8005e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e20:	f7ff ff8e 	bl	8005d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e24:	4b05      	ldr	r3, [pc, #20]	; (8005e3c <SysTick_Config+0x40>)
 8005e26:	2200      	movs	r2, #0
 8005e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e2a:	4b04      	ldr	r3, [pc, #16]	; (8005e3c <SysTick_Config+0x40>)
 8005e2c:	2207      	movs	r2, #7
 8005e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	e000e010 	.word	0xe000e010

08005e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff ff29 	bl	8005ca0 <__NVIC_SetPriorityGrouping>
}
 8005e4e:	bf00      	nop
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b086      	sub	sp, #24
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	607a      	str	r2, [r7, #4]
 8005e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005e64:	2300      	movs	r3, #0
 8005e66:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e68:	f7ff ff3e 	bl	8005ce8 <__NVIC_GetPriorityGrouping>
 8005e6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	68b9      	ldr	r1, [r7, #8]
 8005e72:	6978      	ldr	r0, [r7, #20]
 8005e74:	f7ff ff8e 	bl	8005d94 <NVIC_EncodePriority>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e7e:	4611      	mov	r1, r2
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7ff ff5d 	bl	8005d40 <__NVIC_SetPriority>
}
 8005e86:	bf00      	nop
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b082      	sub	sp, #8
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	4603      	mov	r3, r0
 8005e96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7ff ff31 	bl	8005d04 <__NVIC_EnableIRQ>
}
 8005ea2:	bf00      	nop
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b082      	sub	sp, #8
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f7ff ffa2 	bl	8005dfc <SysTick_Config>
 8005eb8:	4603      	mov	r3, r0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3708      	adds	r7, #8
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
	...

08005ec4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e098      	b.n	8006008 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	4b4d      	ldr	r3, [pc, #308]	; (8006014 <HAL_DMA_Init+0x150>)
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d80f      	bhi.n	8005f02 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	4b4b      	ldr	r3, [pc, #300]	; (8006018 <HAL_DMA_Init+0x154>)
 8005eea:	4413      	add	r3, r2
 8005eec:	4a4b      	ldr	r2, [pc, #300]	; (800601c <HAL_DMA_Init+0x158>)
 8005eee:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef2:	091b      	lsrs	r3, r3, #4
 8005ef4:	009a      	lsls	r2, r3, #2
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a48      	ldr	r2, [pc, #288]	; (8006020 <HAL_DMA_Init+0x15c>)
 8005efe:	641a      	str	r2, [r3, #64]	; 0x40
 8005f00:	e00e      	b.n	8005f20 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	461a      	mov	r2, r3
 8005f08:	4b46      	ldr	r3, [pc, #280]	; (8006024 <HAL_DMA_Init+0x160>)
 8005f0a:	4413      	add	r3, r2
 8005f0c:	4a43      	ldr	r2, [pc, #268]	; (800601c <HAL_DMA_Init+0x158>)
 8005f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f12:	091b      	lsrs	r3, r3, #4
 8005f14:	009a      	lsls	r2, r3, #2
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a42      	ldr	r2, [pc, #264]	; (8006028 <HAL_DMA_Init+0x164>)
 8005f1e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005f36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005f44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f7a:	d039      	beq.n	8005ff0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f80:	4a27      	ldr	r2, [pc, #156]	; (8006020 <HAL_DMA_Init+0x15c>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d11a      	bne.n	8005fbc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005f86:	4b29      	ldr	r3, [pc, #164]	; (800602c <HAL_DMA_Init+0x168>)
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f8e:	f003 031c 	and.w	r3, r3, #28
 8005f92:	210f      	movs	r1, #15
 8005f94:	fa01 f303 	lsl.w	r3, r1, r3
 8005f98:	43db      	mvns	r3, r3
 8005f9a:	4924      	ldr	r1, [pc, #144]	; (800602c <HAL_DMA_Init+0x168>)
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005fa0:	4b22      	ldr	r3, [pc, #136]	; (800602c <HAL_DMA_Init+0x168>)
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6859      	ldr	r1, [r3, #4]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fac:	f003 031c 	and.w	r3, r3, #28
 8005fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb4:	491d      	ldr	r1, [pc, #116]	; (800602c <HAL_DMA_Init+0x168>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	600b      	str	r3, [r1, #0]
 8005fba:	e019      	b.n	8005ff0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005fbc:	4b1c      	ldr	r3, [pc, #112]	; (8006030 <HAL_DMA_Init+0x16c>)
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc4:	f003 031c 	and.w	r3, r3, #28
 8005fc8:	210f      	movs	r1, #15
 8005fca:	fa01 f303 	lsl.w	r3, r1, r3
 8005fce:	43db      	mvns	r3, r3
 8005fd0:	4917      	ldr	r1, [pc, #92]	; (8006030 <HAL_DMA_Init+0x16c>)
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005fd6:	4b16      	ldr	r3, [pc, #88]	; (8006030 <HAL_DMA_Init+0x16c>)
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6859      	ldr	r1, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fe2:	f003 031c 	and.w	r3, r3, #28
 8005fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8005fea:	4911      	ldr	r1, [pc, #68]	; (8006030 <HAL_DMA_Init+0x16c>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3714      	adds	r7, #20
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr
 8006014:	40020407 	.word	0x40020407
 8006018:	bffdfff8 	.word	0xbffdfff8
 800601c:	cccccccd 	.word	0xcccccccd
 8006020:	40020000 	.word	0x40020000
 8006024:	bffdfbf8 	.word	0xbffdfbf8
 8006028:	40020400 	.word	0x40020400
 800602c:	400200a8 	.word	0x400200a8
 8006030:	400204a8 	.word	0x400204a8

08006034 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b086      	sub	sp, #24
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	607a      	str	r2, [r7, #4]
 8006040:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006042:	2300      	movs	r3, #0
 8006044:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800604c:	2b01      	cmp	r3, #1
 800604e:	d101      	bne.n	8006054 <HAL_DMA_Start_IT+0x20>
 8006050:	2302      	movs	r3, #2
 8006052:	e04b      	b.n	80060ec <HAL_DMA_Start_IT+0xb8>
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b01      	cmp	r3, #1
 8006066:	d13a      	bne.n	80060de <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2202      	movs	r2, #2
 800606c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f022 0201 	bic.w	r2, r2, #1
 8006084:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	68b9      	ldr	r1, [r7, #8]
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f000 f95f 	bl	8006350 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006096:	2b00      	cmp	r3, #0
 8006098:	d008      	beq.n	80060ac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f042 020e 	orr.w	r2, r2, #14
 80060a8:	601a      	str	r2, [r3, #0]
 80060aa:	e00f      	b.n	80060cc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f022 0204 	bic.w	r2, r2, #4
 80060ba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f042 020a 	orr.w	r2, r2, #10
 80060ca:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0201 	orr.w	r2, r2, #1
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	e005      	b.n	80060ea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80060e6:	2302      	movs	r3, #2
 80060e8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80060ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b02      	cmp	r3, #2
 800610a:	d008      	beq.n	800611e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2204      	movs	r2, #4
 8006110:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e022      	b.n	8006164 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f022 020e 	bic.w	r2, r2, #14
 800612c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f022 0201 	bic.w	r2, r2, #1
 800613c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006142:	f003 021c 	and.w	r2, r3, #28
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800614a:	2101      	movs	r1, #1
 800614c:	fa01 f202 	lsl.w	r2, r1, r2
 8006150:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8006162:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006164:	4618      	mov	r0, r3
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006178:	2300      	movs	r3, #0
 800617a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b02      	cmp	r3, #2
 8006186:	d005      	beq.n	8006194 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2204      	movs	r2, #4
 800618c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	73fb      	strb	r3, [r7, #15]
 8006192:	e029      	b.n	80061e8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 020e 	bic.w	r2, r2, #14
 80061a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 0201 	bic.w	r2, r2, #1
 80061b2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061b8:	f003 021c 	and.w	r2, r3, #28
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c0:	2101      	movs	r1, #1
 80061c2:	fa01 f202 	lsl.w	r2, r1, r2
 80061c6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d003      	beq.n	80061e8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	4798      	blx	r3
    }
  }
  return status;
 80061e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b084      	sub	sp, #16
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800620e:	f003 031c 	and.w	r3, r3, #28
 8006212:	2204      	movs	r2, #4
 8006214:	409a      	lsls	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	4013      	ands	r3, r2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d026      	beq.n	800626c <HAL_DMA_IRQHandler+0x7a>
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	f003 0304 	and.w	r3, r3, #4
 8006224:	2b00      	cmp	r3, #0
 8006226:	d021      	beq.n	800626c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0320 	and.w	r3, r3, #32
 8006232:	2b00      	cmp	r3, #0
 8006234:	d107      	bne.n	8006246 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 0204 	bic.w	r2, r2, #4
 8006244:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800624a:	f003 021c 	and.w	r2, r3, #28
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006252:	2104      	movs	r1, #4
 8006254:	fa01 f202 	lsl.w	r2, r1, r2
 8006258:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800625e:	2b00      	cmp	r3, #0
 8006260:	d071      	beq.n	8006346 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800626a:	e06c      	b.n	8006346 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006270:	f003 031c 	and.w	r3, r3, #28
 8006274:	2202      	movs	r2, #2
 8006276:	409a      	lsls	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	4013      	ands	r3, r2
 800627c:	2b00      	cmp	r3, #0
 800627e:	d02e      	beq.n	80062de <HAL_DMA_IRQHandler+0xec>
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	2b00      	cmp	r3, #0
 8006288:	d029      	beq.n	80062de <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 0320 	and.w	r3, r3, #32
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f022 020a 	bic.w	r2, r2, #10
 80062a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062b4:	f003 021c 	and.w	r2, r3, #28
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062bc:	2102      	movs	r1, #2
 80062be:	fa01 f202 	lsl.w	r2, r1, r2
 80062c2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d038      	beq.n	8006346 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80062dc:	e033      	b.n	8006346 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e2:	f003 031c 	and.w	r3, r3, #28
 80062e6:	2208      	movs	r2, #8
 80062e8:	409a      	lsls	r2, r3
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	4013      	ands	r3, r2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d02a      	beq.n	8006348 <HAL_DMA_IRQHandler+0x156>
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	f003 0308 	and.w	r3, r3, #8
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d025      	beq.n	8006348 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f022 020e 	bic.w	r2, r2, #14
 800630a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006310:	f003 021c 	and.w	r2, r3, #28
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006318:	2101      	movs	r1, #1
 800631a:	fa01 f202 	lsl.w	r2, r1, r2
 800631e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800633a:	2b00      	cmp	r3, #0
 800633c:	d004      	beq.n	8006348 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006346:	bf00      	nop
 8006348:	bf00      	nop
}
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
 800635c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006362:	f003 021c 	and.w	r2, r3, #28
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636a:	2101      	movs	r1, #1
 800636c:	fa01 f202 	lsl.w	r2, r1, r2
 8006370:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	683a      	ldr	r2, [r7, #0]
 8006378:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	2b10      	cmp	r3, #16
 8006380:	d108      	bne.n	8006394 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68ba      	ldr	r2, [r7, #8]
 8006390:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006392:	e007      	b.n	80063a4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	60da      	str	r2, [r3, #12]
}
 80063a4:	bf00      	nop
 80063a6:	3714      	adds	r7, #20
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b087      	sub	sp, #28
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80063ba:	2300      	movs	r3, #0
 80063bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80063be:	e17f      	b.n	80066c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	2101      	movs	r1, #1
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	fa01 f303 	lsl.w	r3, r1, r3
 80063cc:	4013      	ands	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f000 8171 	beq.w	80066ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f003 0303 	and.w	r3, r3, #3
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d005      	beq.n	80063f0 <HAL_GPIO_Init+0x40>
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f003 0303 	and.w	r3, r3, #3
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d130      	bne.n	8006452 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	005b      	lsls	r3, r3, #1
 80063fa:	2203      	movs	r2, #3
 80063fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006400:	43db      	mvns	r3, r3
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	4013      	ands	r3, r2
 8006406:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	68da      	ldr	r2, [r3, #12]
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	005b      	lsls	r3, r3, #1
 8006410:	fa02 f303 	lsl.w	r3, r2, r3
 8006414:	693a      	ldr	r2, [r7, #16]
 8006416:	4313      	orrs	r3, r2
 8006418:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	693a      	ldr	r2, [r7, #16]
 800641e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006426:	2201      	movs	r2, #1
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	fa02 f303 	lsl.w	r3, r2, r3
 800642e:	43db      	mvns	r3, r3
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	4013      	ands	r3, r2
 8006434:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	091b      	lsrs	r3, r3, #4
 800643c:	f003 0201 	and.w	r2, r3, #1
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	fa02 f303 	lsl.w	r3, r2, r3
 8006446:	693a      	ldr	r2, [r7, #16]
 8006448:	4313      	orrs	r3, r2
 800644a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	693a      	ldr	r2, [r7, #16]
 8006450:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	2b03      	cmp	r3, #3
 800645c:	d118      	bne.n	8006490 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006462:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8006464:	2201      	movs	r2, #1
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	fa02 f303 	lsl.w	r3, r2, r3
 800646c:	43db      	mvns	r3, r3
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	4013      	ands	r3, r2
 8006472:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	08db      	lsrs	r3, r3, #3
 800647a:	f003 0201 	and.w	r2, r3, #1
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	fa02 f303 	lsl.w	r3, r2, r3
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4313      	orrs	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	f003 0303 	and.w	r3, r3, #3
 8006498:	2b03      	cmp	r3, #3
 800649a:	d017      	beq.n	80064cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	005b      	lsls	r3, r3, #1
 80064a6:	2203      	movs	r2, #3
 80064a8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ac:	43db      	mvns	r3, r3
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	4013      	ands	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	689a      	ldr	r2, [r3, #8]
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	005b      	lsls	r3, r3, #1
 80064bc:	fa02 f303 	lsl.w	r3, r2, r3
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f003 0303 	and.w	r3, r3, #3
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d123      	bne.n	8006520 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	08da      	lsrs	r2, r3, #3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	3208      	adds	r2, #8
 80064e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	f003 0307 	and.w	r3, r3, #7
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	220f      	movs	r2, #15
 80064f0:	fa02 f303 	lsl.w	r3, r2, r3
 80064f4:	43db      	mvns	r3, r3
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	4013      	ands	r3, r2
 80064fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	691a      	ldr	r2, [r3, #16]
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f003 0307 	and.w	r3, r3, #7
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	fa02 f303 	lsl.w	r3, r2, r3
 800650c:	693a      	ldr	r2, [r7, #16]
 800650e:	4313      	orrs	r3, r2
 8006510:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	08da      	lsrs	r2, r3, #3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	3208      	adds	r2, #8
 800651a:	6939      	ldr	r1, [r7, #16]
 800651c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	005b      	lsls	r3, r3, #1
 800652a:	2203      	movs	r2, #3
 800652c:	fa02 f303 	lsl.w	r3, r2, r3
 8006530:	43db      	mvns	r3, r3
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	4013      	ands	r3, r2
 8006536:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	f003 0203 	and.w	r2, r3, #3
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	005b      	lsls	r3, r3, #1
 8006544:	fa02 f303 	lsl.w	r3, r2, r3
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	4313      	orrs	r3, r2
 800654c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800655c:	2b00      	cmp	r3, #0
 800655e:	f000 80ac 	beq.w	80066ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006562:	4b5f      	ldr	r3, [pc, #380]	; (80066e0 <HAL_GPIO_Init+0x330>)
 8006564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006566:	4a5e      	ldr	r2, [pc, #376]	; (80066e0 <HAL_GPIO_Init+0x330>)
 8006568:	f043 0301 	orr.w	r3, r3, #1
 800656c:	6613      	str	r3, [r2, #96]	; 0x60
 800656e:	4b5c      	ldr	r3, [pc, #368]	; (80066e0 <HAL_GPIO_Init+0x330>)
 8006570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	60bb      	str	r3, [r7, #8]
 8006578:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800657a:	4a5a      	ldr	r2, [pc, #360]	; (80066e4 <HAL_GPIO_Init+0x334>)
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	089b      	lsrs	r3, r3, #2
 8006580:	3302      	adds	r3, #2
 8006582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006586:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	f003 0303 	and.w	r3, r3, #3
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	220f      	movs	r2, #15
 8006592:	fa02 f303 	lsl.w	r3, r2, r3
 8006596:	43db      	mvns	r3, r3
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	4013      	ands	r3, r2
 800659c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80065a4:	d025      	beq.n	80065f2 <HAL_GPIO_Init+0x242>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a4f      	ldr	r2, [pc, #316]	; (80066e8 <HAL_GPIO_Init+0x338>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d01f      	beq.n	80065ee <HAL_GPIO_Init+0x23e>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a4e      	ldr	r2, [pc, #312]	; (80066ec <HAL_GPIO_Init+0x33c>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d019      	beq.n	80065ea <HAL_GPIO_Init+0x23a>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a4d      	ldr	r2, [pc, #308]	; (80066f0 <HAL_GPIO_Init+0x340>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d013      	beq.n	80065e6 <HAL_GPIO_Init+0x236>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a4c      	ldr	r2, [pc, #304]	; (80066f4 <HAL_GPIO_Init+0x344>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00d      	beq.n	80065e2 <HAL_GPIO_Init+0x232>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a4b      	ldr	r2, [pc, #300]	; (80066f8 <HAL_GPIO_Init+0x348>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d007      	beq.n	80065de <HAL_GPIO_Init+0x22e>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a4a      	ldr	r2, [pc, #296]	; (80066fc <HAL_GPIO_Init+0x34c>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d101      	bne.n	80065da <HAL_GPIO_Init+0x22a>
 80065d6:	2306      	movs	r3, #6
 80065d8:	e00c      	b.n	80065f4 <HAL_GPIO_Init+0x244>
 80065da:	2307      	movs	r3, #7
 80065dc:	e00a      	b.n	80065f4 <HAL_GPIO_Init+0x244>
 80065de:	2305      	movs	r3, #5
 80065e0:	e008      	b.n	80065f4 <HAL_GPIO_Init+0x244>
 80065e2:	2304      	movs	r3, #4
 80065e4:	e006      	b.n	80065f4 <HAL_GPIO_Init+0x244>
 80065e6:	2303      	movs	r3, #3
 80065e8:	e004      	b.n	80065f4 <HAL_GPIO_Init+0x244>
 80065ea:	2302      	movs	r3, #2
 80065ec:	e002      	b.n	80065f4 <HAL_GPIO_Init+0x244>
 80065ee:	2301      	movs	r3, #1
 80065f0:	e000      	b.n	80065f4 <HAL_GPIO_Init+0x244>
 80065f2:	2300      	movs	r3, #0
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	f002 0203 	and.w	r2, r2, #3
 80065fa:	0092      	lsls	r2, r2, #2
 80065fc:	4093      	lsls	r3, r2
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006604:	4937      	ldr	r1, [pc, #220]	; (80066e4 <HAL_GPIO_Init+0x334>)
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	089b      	lsrs	r3, r3, #2
 800660a:	3302      	adds	r3, #2
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006612:	4b3b      	ldr	r3, [pc, #236]	; (8006700 <HAL_GPIO_Init+0x350>)
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	43db      	mvns	r3, r3
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	4013      	ands	r3, r2
 8006620:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d003      	beq.n	8006636 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800662e:	693a      	ldr	r2, [r7, #16]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	4313      	orrs	r3, r2
 8006634:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006636:	4a32      	ldr	r2, [pc, #200]	; (8006700 <HAL_GPIO_Init+0x350>)
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800663c:	4b30      	ldr	r3, [pc, #192]	; (8006700 <HAL_GPIO_Init+0x350>)
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	43db      	mvns	r3, r3
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	4013      	ands	r3, r2
 800664a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006654:	2b00      	cmp	r3, #0
 8006656:	d003      	beq.n	8006660 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	4313      	orrs	r3, r2
 800665e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006660:	4a27      	ldr	r2, [pc, #156]	; (8006700 <HAL_GPIO_Init+0x350>)
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006666:	4b26      	ldr	r3, [pc, #152]	; (8006700 <HAL_GPIO_Init+0x350>)
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	43db      	mvns	r3, r3
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	4013      	ands	r3, r2
 8006674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d003      	beq.n	800668a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	4313      	orrs	r3, r2
 8006688:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800668a:	4a1d      	ldr	r2, [pc, #116]	; (8006700 <HAL_GPIO_Init+0x350>)
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006690:	4b1b      	ldr	r3, [pc, #108]	; (8006700 <HAL_GPIO_Init+0x350>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	43db      	mvns	r3, r3
 800669a:	693a      	ldr	r2, [r7, #16]
 800669c:	4013      	ands	r3, r2
 800669e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d003      	beq.n	80066b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80066b4:	4a12      	ldr	r2, [pc, #72]	; (8006700 <HAL_GPIO_Init+0x350>)
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	3301      	adds	r3, #1
 80066be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	fa22 f303 	lsr.w	r3, r2, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	f47f ae78 	bne.w	80063c0 <HAL_GPIO_Init+0x10>
  }
}
 80066d0:	bf00      	nop
 80066d2:	bf00      	nop
 80066d4:	371c      	adds	r7, #28
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	40021000 	.word	0x40021000
 80066e4:	40010000 	.word	0x40010000
 80066e8:	48000400 	.word	0x48000400
 80066ec:	48000800 	.word	0x48000800
 80066f0:	48000c00 	.word	0x48000c00
 80066f4:	48001000 	.word	0x48001000
 80066f8:	48001400 	.word	0x48001400
 80066fc:	48001800 	.word	0x48001800
 8006700:	40010400 	.word	0x40010400

08006704 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	460b      	mov	r3, r1
 800670e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	691a      	ldr	r2, [r3, #16]
 8006714:	887b      	ldrh	r3, [r7, #2]
 8006716:	4013      	ands	r3, r2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d002      	beq.n	8006722 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800671c:	2301      	movs	r3, #1
 800671e:	73fb      	strb	r3, [r7, #15]
 8006720:	e001      	b.n	8006726 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006722:	2300      	movs	r3, #0
 8006724:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006726:	7bfb      	ldrb	r3, [r7, #15]
}
 8006728:	4618      	mov	r0, r3
 800672a:	3714      	adds	r7, #20
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	460b      	mov	r3, r1
 800673e:	807b      	strh	r3, [r7, #2]
 8006740:	4613      	mov	r3, r2
 8006742:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006744:	787b      	ldrb	r3, [r7, #1]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d003      	beq.n	8006752 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800674a:	887a      	ldrh	r2, [r7, #2]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006750:	e002      	b.n	8006758 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006752:	887a      	ldrh	r2, [r7, #2]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006764:	b480      	push	{r7}
 8006766:	b085      	sub	sp, #20
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	460b      	mov	r3, r1
 800676e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006776:	887a      	ldrh	r2, [r7, #2]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	4013      	ands	r3, r2
 800677c:	041a      	lsls	r2, r3, #16
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	43d9      	mvns	r1, r3
 8006782:	887b      	ldrh	r3, [r7, #2]
 8006784:	400b      	ands	r3, r1
 8006786:	431a      	orrs	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	619a      	str	r2, [r3, #24]
}
 800678c:	bf00      	nop
 800678e:	3714      	adds	r7, #20
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	4603      	mov	r3, r0
 80067a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80067a2:	4b08      	ldr	r3, [pc, #32]	; (80067c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80067a4:	695a      	ldr	r2, [r3, #20]
 80067a6:	88fb      	ldrh	r3, [r7, #6]
 80067a8:	4013      	ands	r3, r2
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d006      	beq.n	80067bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80067ae:	4a05      	ldr	r2, [pc, #20]	; (80067c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80067b0:	88fb      	ldrh	r3, [r7, #6]
 80067b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80067b4:	88fb      	ldrh	r3, [r7, #6]
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7fb faa6 	bl	8001d08 <HAL_GPIO_EXTI_Callback>
  }
}
 80067bc:	bf00      	nop
 80067be:	3708      	adds	r7, #8
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	40010400 	.word	0x40010400

080067c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80067c8:	b480      	push	{r7}
 80067ca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80067cc:	4b04      	ldr	r3, [pc, #16]	; (80067e0 <HAL_PWREx_GetVoltageRange+0x18>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	40007000 	.word	0x40007000

080067e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067f2:	d130      	bne.n	8006856 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80067f4:	4b23      	ldr	r3, [pc, #140]	; (8006884 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80067fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006800:	d038      	beq.n	8006874 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006802:	4b20      	ldr	r3, [pc, #128]	; (8006884 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800680a:	4a1e      	ldr	r2, [pc, #120]	; (8006884 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800680c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006810:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006812:	4b1d      	ldr	r3, [pc, #116]	; (8006888 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2232      	movs	r2, #50	; 0x32
 8006818:	fb02 f303 	mul.w	r3, r2, r3
 800681c:	4a1b      	ldr	r2, [pc, #108]	; (800688c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800681e:	fba2 2303 	umull	r2, r3, r2, r3
 8006822:	0c9b      	lsrs	r3, r3, #18
 8006824:	3301      	adds	r3, #1
 8006826:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006828:	e002      	b.n	8006830 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	3b01      	subs	r3, #1
 800682e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006830:	4b14      	ldr	r3, [pc, #80]	; (8006884 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006832:	695b      	ldr	r3, [r3, #20]
 8006834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006838:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800683c:	d102      	bne.n	8006844 <HAL_PWREx_ControlVoltageScaling+0x60>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d1f2      	bne.n	800682a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006844:	4b0f      	ldr	r3, [pc, #60]	; (8006884 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006846:	695b      	ldr	r3, [r3, #20]
 8006848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800684c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006850:	d110      	bne.n	8006874 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e00f      	b.n	8006876 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006856:	4b0b      	ldr	r3, [pc, #44]	; (8006884 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800685e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006862:	d007      	beq.n	8006874 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006864:	4b07      	ldr	r3, [pc, #28]	; (8006884 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800686c:	4a05      	ldr	r2, [pc, #20]	; (8006884 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800686e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006872:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop
 8006884:	40007000 	.word	0x40007000
 8006888:	20000000 	.word	0x20000000
 800688c:	431bde83 	.word	0x431bde83

08006890 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b088      	sub	sp, #32
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e3ca      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068a2:	4b97      	ldr	r3, [pc, #604]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f003 030c 	and.w	r3, r3, #12
 80068aa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068ac:	4b94      	ldr	r3, [pc, #592]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	f003 0303 	and.w	r3, r3, #3
 80068b4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 0310 	and.w	r3, r3, #16
 80068be:	2b00      	cmp	r3, #0
 80068c0:	f000 80e4 	beq.w	8006a8c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d007      	beq.n	80068da <HAL_RCC_OscConfig+0x4a>
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	2b0c      	cmp	r3, #12
 80068ce:	f040 808b 	bne.w	80069e8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	f040 8087 	bne.w	80069e8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80068da:	4b89      	ldr	r3, [pc, #548]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d005      	beq.n	80068f2 <HAL_RCC_OscConfig+0x62>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d101      	bne.n	80068f2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e3a2      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a1a      	ldr	r2, [r3, #32]
 80068f6:	4b82      	ldr	r3, [pc, #520]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0308 	and.w	r3, r3, #8
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d004      	beq.n	800690c <HAL_RCC_OscConfig+0x7c>
 8006902:	4b7f      	ldr	r3, [pc, #508]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800690a:	e005      	b.n	8006918 <HAL_RCC_OscConfig+0x88>
 800690c:	4b7c      	ldr	r3, [pc, #496]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 800690e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006912:	091b      	lsrs	r3, r3, #4
 8006914:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006918:	4293      	cmp	r3, r2
 800691a:	d223      	bcs.n	8006964 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a1b      	ldr	r3, [r3, #32]
 8006920:	4618      	mov	r0, r3
 8006922:	f000 fd55 	bl	80073d0 <RCC_SetFlashLatencyFromMSIRange>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d001      	beq.n	8006930 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e383      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006930:	4b73      	ldr	r3, [pc, #460]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a72      	ldr	r2, [pc, #456]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006936:	f043 0308 	orr.w	r3, r3, #8
 800693a:	6013      	str	r3, [r2, #0]
 800693c:	4b70      	ldr	r3, [pc, #448]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a1b      	ldr	r3, [r3, #32]
 8006948:	496d      	ldr	r1, [pc, #436]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 800694a:	4313      	orrs	r3, r2
 800694c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800694e:	4b6c      	ldr	r3, [pc, #432]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	69db      	ldr	r3, [r3, #28]
 800695a:	021b      	lsls	r3, r3, #8
 800695c:	4968      	ldr	r1, [pc, #416]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 800695e:	4313      	orrs	r3, r2
 8006960:	604b      	str	r3, [r1, #4]
 8006962:	e025      	b.n	80069b0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006964:	4b66      	ldr	r3, [pc, #408]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a65      	ldr	r2, [pc, #404]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 800696a:	f043 0308 	orr.w	r3, r3, #8
 800696e:	6013      	str	r3, [r2, #0]
 8006970:	4b63      	ldr	r3, [pc, #396]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	4960      	ldr	r1, [pc, #384]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 800697e:	4313      	orrs	r3, r2
 8006980:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006982:	4b5f      	ldr	r3, [pc, #380]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	69db      	ldr	r3, [r3, #28]
 800698e:	021b      	lsls	r3, r3, #8
 8006990:	495b      	ldr	r1, [pc, #364]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006992:	4313      	orrs	r3, r2
 8006994:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d109      	bne.n	80069b0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a1b      	ldr	r3, [r3, #32]
 80069a0:	4618      	mov	r0, r3
 80069a2:	f000 fd15 	bl	80073d0 <RCC_SetFlashLatencyFromMSIRange>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e343      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80069b0:	f000 fc4a 	bl	8007248 <HAL_RCC_GetSysClockFreq>
 80069b4:	4602      	mov	r2, r0
 80069b6:	4b52      	ldr	r3, [pc, #328]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	091b      	lsrs	r3, r3, #4
 80069bc:	f003 030f 	and.w	r3, r3, #15
 80069c0:	4950      	ldr	r1, [pc, #320]	; (8006b04 <HAL_RCC_OscConfig+0x274>)
 80069c2:	5ccb      	ldrb	r3, [r1, r3]
 80069c4:	f003 031f 	and.w	r3, r3, #31
 80069c8:	fa22 f303 	lsr.w	r3, r2, r3
 80069cc:	4a4e      	ldr	r2, [pc, #312]	; (8006b08 <HAL_RCC_OscConfig+0x278>)
 80069ce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80069d0:	4b4e      	ldr	r3, [pc, #312]	; (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7fd fe05 	bl	80045e4 <HAL_InitTick>
 80069da:	4603      	mov	r3, r0
 80069dc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80069de:	7bfb      	ldrb	r3, [r7, #15]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d052      	beq.n	8006a8a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80069e4:	7bfb      	ldrb	r3, [r7, #15]
 80069e6:	e327      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d032      	beq.n	8006a56 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80069f0:	4b43      	ldr	r3, [pc, #268]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a42      	ldr	r2, [pc, #264]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 80069f6:	f043 0301 	orr.w	r3, r3, #1
 80069fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80069fc:	f7fd fe42 	bl	8004684 <HAL_GetTick>
 8006a00:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a02:	e008      	b.n	8006a16 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a04:	f7fd fe3e 	bl	8004684 <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	2b02      	cmp	r3, #2
 8006a10:	d901      	bls.n	8006a16 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006a12:	2303      	movs	r3, #3
 8006a14:	e310      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a16:	4b3a      	ldr	r3, [pc, #232]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 0302 	and.w	r3, r3, #2
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0f0      	beq.n	8006a04 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a22:	4b37      	ldr	r3, [pc, #220]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a36      	ldr	r2, [pc, #216]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a28:	f043 0308 	orr.w	r3, r3, #8
 8006a2c:	6013      	str	r3, [r2, #0]
 8006a2e:	4b34      	ldr	r3, [pc, #208]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	4931      	ldr	r1, [pc, #196]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a40:	4b2f      	ldr	r3, [pc, #188]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	69db      	ldr	r3, [r3, #28]
 8006a4c:	021b      	lsls	r3, r3, #8
 8006a4e:	492c      	ldr	r1, [pc, #176]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a50:	4313      	orrs	r3, r2
 8006a52:	604b      	str	r3, [r1, #4]
 8006a54:	e01a      	b.n	8006a8c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006a56:	4b2a      	ldr	r3, [pc, #168]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a29      	ldr	r2, [pc, #164]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a5c:	f023 0301 	bic.w	r3, r3, #1
 8006a60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006a62:	f7fd fe0f 	bl	8004684 <HAL_GetTick>
 8006a66:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006a68:	e008      	b.n	8006a7c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a6a:	f7fd fe0b 	bl	8004684 <HAL_GetTick>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d901      	bls.n	8006a7c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e2dd      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006a7c:	4b20      	ldr	r3, [pc, #128]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0302 	and.w	r3, r3, #2
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1f0      	bne.n	8006a6a <HAL_RCC_OscConfig+0x1da>
 8006a88:	e000      	b.n	8006a8c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006a8a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0301 	and.w	r3, r3, #1
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d074      	beq.n	8006b82 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006a98:	69bb      	ldr	r3, [r7, #24]
 8006a9a:	2b08      	cmp	r3, #8
 8006a9c:	d005      	beq.n	8006aaa <HAL_RCC_OscConfig+0x21a>
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	2b0c      	cmp	r3, #12
 8006aa2:	d10e      	bne.n	8006ac2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d10b      	bne.n	8006ac2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006aaa:	4b15      	ldr	r3, [pc, #84]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d064      	beq.n	8006b80 <HAL_RCC_OscConfig+0x2f0>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d160      	bne.n	8006b80 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e2ba      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006aca:	d106      	bne.n	8006ada <HAL_RCC_OscConfig+0x24a>
 8006acc:	4b0c      	ldr	r3, [pc, #48]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a0b      	ldr	r2, [pc, #44]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006ad2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ad6:	6013      	str	r3, [r2, #0]
 8006ad8:	e026      	b.n	8006b28 <HAL_RCC_OscConfig+0x298>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ae2:	d115      	bne.n	8006b10 <HAL_RCC_OscConfig+0x280>
 8006ae4:	4b06      	ldr	r3, [pc, #24]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a05      	ldr	r2, [pc, #20]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006aea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006aee:	6013      	str	r3, [r2, #0]
 8006af0:	4b03      	ldr	r3, [pc, #12]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a02      	ldr	r2, [pc, #8]	; (8006b00 <HAL_RCC_OscConfig+0x270>)
 8006af6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006afa:	6013      	str	r3, [r2, #0]
 8006afc:	e014      	b.n	8006b28 <HAL_RCC_OscConfig+0x298>
 8006afe:	bf00      	nop
 8006b00:	40021000 	.word	0x40021000
 8006b04:	0800eab8 	.word	0x0800eab8
 8006b08:	20000000 	.word	0x20000000
 8006b0c:	20000004 	.word	0x20000004
 8006b10:	4ba0      	ldr	r3, [pc, #640]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a9f      	ldr	r2, [pc, #636]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006b16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b1a:	6013      	str	r3, [r2, #0]
 8006b1c:	4b9d      	ldr	r3, [pc, #628]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a9c      	ldr	r2, [pc, #624]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006b22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d013      	beq.n	8006b58 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b30:	f7fd fda8 	bl	8004684 <HAL_GetTick>
 8006b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b36:	e008      	b.n	8006b4a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b38:	f7fd fda4 	bl	8004684 <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	2b64      	cmp	r3, #100	; 0x64
 8006b44:	d901      	bls.n	8006b4a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	e276      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b4a:	4b92      	ldr	r3, [pc, #584]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d0f0      	beq.n	8006b38 <HAL_RCC_OscConfig+0x2a8>
 8006b56:	e014      	b.n	8006b82 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b58:	f7fd fd94 	bl	8004684 <HAL_GetTick>
 8006b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b5e:	e008      	b.n	8006b72 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b60:	f7fd fd90 	bl	8004684 <HAL_GetTick>
 8006b64:	4602      	mov	r2, r0
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	2b64      	cmp	r3, #100	; 0x64
 8006b6c:	d901      	bls.n	8006b72 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e262      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b72:	4b88      	ldr	r3, [pc, #544]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1f0      	bne.n	8006b60 <HAL_RCC_OscConfig+0x2d0>
 8006b7e:	e000      	b.n	8006b82 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0302 	and.w	r3, r3, #2
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d060      	beq.n	8006c50 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	2b04      	cmp	r3, #4
 8006b92:	d005      	beq.n	8006ba0 <HAL_RCC_OscConfig+0x310>
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	2b0c      	cmp	r3, #12
 8006b98:	d119      	bne.n	8006bce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	2b02      	cmp	r3, #2
 8006b9e:	d116      	bne.n	8006bce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ba0:	4b7c      	ldr	r3, [pc, #496]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d005      	beq.n	8006bb8 <HAL_RCC_OscConfig+0x328>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e23f      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bb8:	4b76      	ldr	r3, [pc, #472]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	061b      	lsls	r3, r3, #24
 8006bc6:	4973      	ldr	r1, [pc, #460]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006bcc:	e040      	b.n	8006c50 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d023      	beq.n	8006c1e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bd6:	4b6f      	ldr	r3, [pc, #444]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a6e      	ldr	r2, [pc, #440]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006bdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006be2:	f7fd fd4f 	bl	8004684 <HAL_GetTick>
 8006be6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006be8:	e008      	b.n	8006bfc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bea:	f7fd fd4b 	bl	8004684 <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d901      	bls.n	8006bfc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e21d      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bfc:	4b65      	ldr	r3, [pc, #404]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d0f0      	beq.n	8006bea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c08:	4b62      	ldr	r3, [pc, #392]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	061b      	lsls	r3, r3, #24
 8006c16:	495f      	ldr	r1, [pc, #380]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	604b      	str	r3, [r1, #4]
 8006c1c:	e018      	b.n	8006c50 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c1e:	4b5d      	ldr	r3, [pc, #372]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a5c      	ldr	r2, [pc, #368]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006c24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c2a:	f7fd fd2b 	bl	8004684 <HAL_GetTick>
 8006c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c30:	e008      	b.n	8006c44 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c32:	f7fd fd27 	bl	8004684 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e1f9      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c44:	4b53      	ldr	r3, [pc, #332]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1f0      	bne.n	8006c32 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0308 	and.w	r3, r3, #8
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d03c      	beq.n	8006cd6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	695b      	ldr	r3, [r3, #20]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d01c      	beq.n	8006c9e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c64:	4b4b      	ldr	r3, [pc, #300]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c6a:	4a4a      	ldr	r2, [pc, #296]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006c6c:	f043 0301 	orr.w	r3, r3, #1
 8006c70:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c74:	f7fd fd06 	bl	8004684 <HAL_GetTick>
 8006c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c7a:	e008      	b.n	8006c8e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c7c:	f7fd fd02 	bl	8004684 <HAL_GetTick>
 8006c80:	4602      	mov	r2, r0
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	1ad3      	subs	r3, r2, r3
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d901      	bls.n	8006c8e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e1d4      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c8e:	4b41      	ldr	r3, [pc, #260]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c94:	f003 0302 	and.w	r3, r3, #2
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d0ef      	beq.n	8006c7c <HAL_RCC_OscConfig+0x3ec>
 8006c9c:	e01b      	b.n	8006cd6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c9e:	4b3d      	ldr	r3, [pc, #244]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ca4:	4a3b      	ldr	r2, [pc, #236]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006ca6:	f023 0301 	bic.w	r3, r3, #1
 8006caa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cae:	f7fd fce9 	bl	8004684 <HAL_GetTick>
 8006cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006cb4:	e008      	b.n	8006cc8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006cb6:	f7fd fce5 	bl	8004684 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d901      	bls.n	8006cc8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e1b7      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006cc8:	4b32      	ldr	r3, [pc, #200]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006cce:	f003 0302 	and.w	r3, r3, #2
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1ef      	bne.n	8006cb6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0304 	and.w	r3, r3, #4
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	f000 80a6 	beq.w	8006e30 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006ce8:	4b2a      	ldr	r3, [pc, #168]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10d      	bne.n	8006d10 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cf4:	4b27      	ldr	r3, [pc, #156]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cf8:	4a26      	ldr	r2, [pc, #152]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006cfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cfe:	6593      	str	r3, [r2, #88]	; 0x58
 8006d00:	4b24      	ldr	r3, [pc, #144]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d08:	60bb      	str	r3, [r7, #8]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d10:	4b21      	ldr	r3, [pc, #132]	; (8006d98 <HAL_RCC_OscConfig+0x508>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d118      	bne.n	8006d4e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d1c:	4b1e      	ldr	r3, [pc, #120]	; (8006d98 <HAL_RCC_OscConfig+0x508>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a1d      	ldr	r2, [pc, #116]	; (8006d98 <HAL_RCC_OscConfig+0x508>)
 8006d22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d28:	f7fd fcac 	bl	8004684 <HAL_GetTick>
 8006d2c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d2e:	e008      	b.n	8006d42 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d30:	f7fd fca8 	bl	8004684 <HAL_GetTick>
 8006d34:	4602      	mov	r2, r0
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	2b02      	cmp	r3, #2
 8006d3c:	d901      	bls.n	8006d42 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006d3e:	2303      	movs	r3, #3
 8006d40:	e17a      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d42:	4b15      	ldr	r3, [pc, #84]	; (8006d98 <HAL_RCC_OscConfig+0x508>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d0f0      	beq.n	8006d30 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d108      	bne.n	8006d68 <HAL_RCC_OscConfig+0x4d8>
 8006d56:	4b0f      	ldr	r3, [pc, #60]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d5c:	4a0d      	ldr	r2, [pc, #52]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006d5e:	f043 0301 	orr.w	r3, r3, #1
 8006d62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d66:	e029      	b.n	8006dbc <HAL_RCC_OscConfig+0x52c>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	2b05      	cmp	r3, #5
 8006d6e:	d115      	bne.n	8006d9c <HAL_RCC_OscConfig+0x50c>
 8006d70:	4b08      	ldr	r3, [pc, #32]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d76:	4a07      	ldr	r2, [pc, #28]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006d78:	f043 0304 	orr.w	r3, r3, #4
 8006d7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d80:	4b04      	ldr	r3, [pc, #16]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d86:	4a03      	ldr	r2, [pc, #12]	; (8006d94 <HAL_RCC_OscConfig+0x504>)
 8006d88:	f043 0301 	orr.w	r3, r3, #1
 8006d8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d90:	e014      	b.n	8006dbc <HAL_RCC_OscConfig+0x52c>
 8006d92:	bf00      	nop
 8006d94:	40021000 	.word	0x40021000
 8006d98:	40007000 	.word	0x40007000
 8006d9c:	4b9c      	ldr	r3, [pc, #624]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006da2:	4a9b      	ldr	r2, [pc, #620]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006da4:	f023 0301 	bic.w	r3, r3, #1
 8006da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006dac:	4b98      	ldr	r3, [pc, #608]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db2:	4a97      	ldr	r2, [pc, #604]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006db4:	f023 0304 	bic.w	r3, r3, #4
 8006db8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d016      	beq.n	8006df2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dc4:	f7fd fc5e 	bl	8004684 <HAL_GetTick>
 8006dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dca:	e00a      	b.n	8006de2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dcc:	f7fd fc5a 	bl	8004684 <HAL_GetTick>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d901      	bls.n	8006de2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e12a      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006de2:	4b8b      	ldr	r3, [pc, #556]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de8:	f003 0302 	and.w	r3, r3, #2
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0ed      	beq.n	8006dcc <HAL_RCC_OscConfig+0x53c>
 8006df0:	e015      	b.n	8006e1e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006df2:	f7fd fc47 	bl	8004684 <HAL_GetTick>
 8006df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006df8:	e00a      	b.n	8006e10 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dfa:	f7fd fc43 	bl	8004684 <HAL_GetTick>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d901      	bls.n	8006e10 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006e0c:	2303      	movs	r3, #3
 8006e0e:	e113      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e10:	4b7f      	ldr	r3, [pc, #508]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e16:	f003 0302 	and.w	r3, r3, #2
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d1ed      	bne.n	8006dfa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e1e:	7ffb      	ldrb	r3, [r7, #31]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d105      	bne.n	8006e30 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e24:	4b7a      	ldr	r3, [pc, #488]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e28:	4a79      	ldr	r2, [pc, #484]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006e2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e2e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f000 80fe 	beq.w	8007036 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	f040 80d0 	bne.w	8006fe4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006e44:	4b72      	ldr	r3, [pc, #456]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f003 0203 	and.w	r2, r3, #3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d130      	bne.n	8006eba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e62:	3b01      	subs	r3, #1
 8006e64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d127      	bne.n	8006eba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e74:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d11f      	bne.n	8006eba <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006e84:	2a07      	cmp	r2, #7
 8006e86:	bf14      	ite	ne
 8006e88:	2201      	movne	r2, #1
 8006e8a:	2200      	moveq	r2, #0
 8006e8c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d113      	bne.n	8006eba <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e9c:	085b      	lsrs	r3, r3, #1
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d109      	bne.n	8006eba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb0:	085b      	lsrs	r3, r3, #1
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d06e      	beq.n	8006f98 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	2b0c      	cmp	r3, #12
 8006ebe:	d069      	beq.n	8006f94 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006ec0:	4b53      	ldr	r3, [pc, #332]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d105      	bne.n	8006ed8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006ecc:	4b50      	ldr	r3, [pc, #320]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d001      	beq.n	8006edc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e0ad      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006edc:	4b4c      	ldr	r3, [pc, #304]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a4b      	ldr	r2, [pc, #300]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006ee2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ee6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006ee8:	f7fd fbcc 	bl	8004684 <HAL_GetTick>
 8006eec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006eee:	e008      	b.n	8006f02 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ef0:	f7fd fbc8 	bl	8004684 <HAL_GetTick>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d901      	bls.n	8006f02 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e09a      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f02:	4b43      	ldr	r3, [pc, #268]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1f0      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f0e:	4b40      	ldr	r3, [pc, #256]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f10:	68da      	ldr	r2, [r3, #12]
 8006f12:	4b40      	ldr	r3, [pc, #256]	; (8007014 <HAL_RCC_OscConfig+0x784>)
 8006f14:	4013      	ands	r3, r2
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006f1e:	3a01      	subs	r2, #1
 8006f20:	0112      	lsls	r2, r2, #4
 8006f22:	4311      	orrs	r1, r2
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006f28:	0212      	lsls	r2, r2, #8
 8006f2a:	4311      	orrs	r1, r2
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006f30:	0852      	lsrs	r2, r2, #1
 8006f32:	3a01      	subs	r2, #1
 8006f34:	0552      	lsls	r2, r2, #21
 8006f36:	4311      	orrs	r1, r2
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006f3c:	0852      	lsrs	r2, r2, #1
 8006f3e:	3a01      	subs	r2, #1
 8006f40:	0652      	lsls	r2, r2, #25
 8006f42:	4311      	orrs	r1, r2
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f48:	0912      	lsrs	r2, r2, #4
 8006f4a:	0452      	lsls	r2, r2, #17
 8006f4c:	430a      	orrs	r2, r1
 8006f4e:	4930      	ldr	r1, [pc, #192]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006f54:	4b2e      	ldr	r3, [pc, #184]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a2d      	ldr	r2, [pc, #180]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f60:	4b2b      	ldr	r3, [pc, #172]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	4a2a      	ldr	r2, [pc, #168]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006f6c:	f7fd fb8a 	bl	8004684 <HAL_GetTick>
 8006f70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f72:	e008      	b.n	8006f86 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f74:	f7fd fb86 	bl	8004684 <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d901      	bls.n	8006f86 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e058      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f86:	4b22      	ldr	r3, [pc, #136]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d0f0      	beq.n	8006f74 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f92:	e050      	b.n	8007036 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e04f      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f98:	4b1d      	ldr	r3, [pc, #116]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d148      	bne.n	8007036 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006fa4:	4b1a      	ldr	r3, [pc, #104]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a19      	ldr	r2, [pc, #100]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006faa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006fae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006fb0:	4b17      	ldr	r3, [pc, #92]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	4a16      	ldr	r2, [pc, #88]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006fb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006fba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006fbc:	f7fd fb62 	bl	8004684 <HAL_GetTick>
 8006fc0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fc2:	e008      	b.n	8006fd6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fc4:	f7fd fb5e 	bl	8004684 <HAL_GetTick>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d901      	bls.n	8006fd6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e030      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fd6:	4b0e      	ldr	r3, [pc, #56]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d0f0      	beq.n	8006fc4 <HAL_RCC_OscConfig+0x734>
 8006fe2:	e028      	b.n	8007036 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	2b0c      	cmp	r3, #12
 8006fe8:	d023      	beq.n	8007032 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fea:	4b09      	ldr	r3, [pc, #36]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a08      	ldr	r2, [pc, #32]	; (8007010 <HAL_RCC_OscConfig+0x780>)
 8006ff0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ff4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ff6:	f7fd fb45 	bl	8004684 <HAL_GetTick>
 8006ffa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ffc:	e00c      	b.n	8007018 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ffe:	f7fd fb41 	bl	8004684 <HAL_GetTick>
 8007002:	4602      	mov	r2, r0
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	1ad3      	subs	r3, r2, r3
 8007008:	2b02      	cmp	r3, #2
 800700a:	d905      	bls.n	8007018 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800700c:	2303      	movs	r3, #3
 800700e:	e013      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
 8007010:	40021000 	.word	0x40021000
 8007014:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007018:	4b09      	ldr	r3, [pc, #36]	; (8007040 <HAL_RCC_OscConfig+0x7b0>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007020:	2b00      	cmp	r3, #0
 8007022:	d1ec      	bne.n	8006ffe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007024:	4b06      	ldr	r3, [pc, #24]	; (8007040 <HAL_RCC_OscConfig+0x7b0>)
 8007026:	68da      	ldr	r2, [r3, #12]
 8007028:	4905      	ldr	r1, [pc, #20]	; (8007040 <HAL_RCC_OscConfig+0x7b0>)
 800702a:	4b06      	ldr	r3, [pc, #24]	; (8007044 <HAL_RCC_OscConfig+0x7b4>)
 800702c:	4013      	ands	r3, r2
 800702e:	60cb      	str	r3, [r1, #12]
 8007030:	e001      	b.n	8007036 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e000      	b.n	8007038 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	4618      	mov	r0, r3
 800703a:	3720      	adds	r7, #32
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}
 8007040:	40021000 	.word	0x40021000
 8007044:	feeefffc 	.word	0xfeeefffc

08007048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d101      	bne.n	800705c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e0e7      	b.n	800722c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800705c:	4b75      	ldr	r3, [pc, #468]	; (8007234 <HAL_RCC_ClockConfig+0x1ec>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0307 	and.w	r3, r3, #7
 8007064:	683a      	ldr	r2, [r7, #0]
 8007066:	429a      	cmp	r2, r3
 8007068:	d910      	bls.n	800708c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800706a:	4b72      	ldr	r3, [pc, #456]	; (8007234 <HAL_RCC_ClockConfig+0x1ec>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f023 0207 	bic.w	r2, r3, #7
 8007072:	4970      	ldr	r1, [pc, #448]	; (8007234 <HAL_RCC_ClockConfig+0x1ec>)
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	4313      	orrs	r3, r2
 8007078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800707a:	4b6e      	ldr	r3, [pc, #440]	; (8007234 <HAL_RCC_ClockConfig+0x1ec>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 0307 	and.w	r3, r3, #7
 8007082:	683a      	ldr	r2, [r7, #0]
 8007084:	429a      	cmp	r2, r3
 8007086:	d001      	beq.n	800708c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e0cf      	b.n	800722c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b00      	cmp	r3, #0
 8007096:	d010      	beq.n	80070ba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	689a      	ldr	r2, [r3, #8]
 800709c:	4b66      	ldr	r3, [pc, #408]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d908      	bls.n	80070ba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070a8:	4b63      	ldr	r3, [pc, #396]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	4960      	ldr	r1, [pc, #384]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d04c      	beq.n	8007160 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	2b03      	cmp	r3, #3
 80070cc:	d107      	bne.n	80070de <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070ce:	4b5a      	ldr	r3, [pc, #360]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d121      	bne.n	800711e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e0a6      	b.n	800722c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	d107      	bne.n	80070f6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070e6:	4b54      	ldr	r3, [pc, #336]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d115      	bne.n	800711e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e09a      	b.n	800722c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d107      	bne.n	800710e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80070fe:	4b4e      	ldr	r3, [pc, #312]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 0302 	and.w	r3, r3, #2
 8007106:	2b00      	cmp	r3, #0
 8007108:	d109      	bne.n	800711e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e08e      	b.n	800722c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800710e:	4b4a      	ldr	r3, [pc, #296]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007116:	2b00      	cmp	r3, #0
 8007118:	d101      	bne.n	800711e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e086      	b.n	800722c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800711e:	4b46      	ldr	r3, [pc, #280]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f023 0203 	bic.w	r2, r3, #3
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	4943      	ldr	r1, [pc, #268]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 800712c:	4313      	orrs	r3, r2
 800712e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007130:	f7fd faa8 	bl	8004684 <HAL_GetTick>
 8007134:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007136:	e00a      	b.n	800714e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007138:	f7fd faa4 	bl	8004684 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	f241 3288 	movw	r2, #5000	; 0x1388
 8007146:	4293      	cmp	r3, r2
 8007148:	d901      	bls.n	800714e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800714a:	2303      	movs	r3, #3
 800714c:	e06e      	b.n	800722c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800714e:	4b3a      	ldr	r3, [pc, #232]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	f003 020c 	and.w	r2, r3, #12
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	429a      	cmp	r2, r3
 800715e:	d1eb      	bne.n	8007138 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0302 	and.w	r3, r3, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d010      	beq.n	800718e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689a      	ldr	r2, [r3, #8]
 8007170:	4b31      	ldr	r3, [pc, #196]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007178:	429a      	cmp	r2, r3
 800717a:	d208      	bcs.n	800718e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800717c:	4b2e      	ldr	r3, [pc, #184]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	492b      	ldr	r1, [pc, #172]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 800718a:	4313      	orrs	r3, r2
 800718c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800718e:	4b29      	ldr	r3, [pc, #164]	; (8007234 <HAL_RCC_ClockConfig+0x1ec>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0307 	and.w	r3, r3, #7
 8007196:	683a      	ldr	r2, [r7, #0]
 8007198:	429a      	cmp	r2, r3
 800719a:	d210      	bcs.n	80071be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800719c:	4b25      	ldr	r3, [pc, #148]	; (8007234 <HAL_RCC_ClockConfig+0x1ec>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f023 0207 	bic.w	r2, r3, #7
 80071a4:	4923      	ldr	r1, [pc, #140]	; (8007234 <HAL_RCC_ClockConfig+0x1ec>)
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80071ac:	4b21      	ldr	r3, [pc, #132]	; (8007234 <HAL_RCC_ClockConfig+0x1ec>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 0307 	and.w	r3, r3, #7
 80071b4:	683a      	ldr	r2, [r7, #0]
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d001      	beq.n	80071be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e036      	b.n	800722c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 0304 	and.w	r3, r3, #4
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d008      	beq.n	80071dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80071ca:	4b1b      	ldr	r3, [pc, #108]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	4918      	ldr	r1, [pc, #96]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 0308 	and.w	r3, r3, #8
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d009      	beq.n	80071fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80071e8:	4b13      	ldr	r3, [pc, #76]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	691b      	ldr	r3, [r3, #16]
 80071f4:	00db      	lsls	r3, r3, #3
 80071f6:	4910      	ldr	r1, [pc, #64]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 80071f8:	4313      	orrs	r3, r2
 80071fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80071fc:	f000 f824 	bl	8007248 <HAL_RCC_GetSysClockFreq>
 8007200:	4602      	mov	r2, r0
 8007202:	4b0d      	ldr	r3, [pc, #52]	; (8007238 <HAL_RCC_ClockConfig+0x1f0>)
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	091b      	lsrs	r3, r3, #4
 8007208:	f003 030f 	and.w	r3, r3, #15
 800720c:	490b      	ldr	r1, [pc, #44]	; (800723c <HAL_RCC_ClockConfig+0x1f4>)
 800720e:	5ccb      	ldrb	r3, [r1, r3]
 8007210:	f003 031f 	and.w	r3, r3, #31
 8007214:	fa22 f303 	lsr.w	r3, r2, r3
 8007218:	4a09      	ldr	r2, [pc, #36]	; (8007240 <HAL_RCC_ClockConfig+0x1f8>)
 800721a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800721c:	4b09      	ldr	r3, [pc, #36]	; (8007244 <HAL_RCC_ClockConfig+0x1fc>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4618      	mov	r0, r3
 8007222:	f7fd f9df 	bl	80045e4 <HAL_InitTick>
 8007226:	4603      	mov	r3, r0
 8007228:	72fb      	strb	r3, [r7, #11]

  return status;
 800722a:	7afb      	ldrb	r3, [r7, #11]
}
 800722c:	4618      	mov	r0, r3
 800722e:	3710      	adds	r7, #16
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	40022000 	.word	0x40022000
 8007238:	40021000 	.word	0x40021000
 800723c:	0800eab8 	.word	0x0800eab8
 8007240:	20000000 	.word	0x20000000
 8007244:	20000004 	.word	0x20000004

08007248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007248:	b480      	push	{r7}
 800724a:	b089      	sub	sp, #36	; 0x24
 800724c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800724e:	2300      	movs	r3, #0
 8007250:	61fb      	str	r3, [r7, #28]
 8007252:	2300      	movs	r3, #0
 8007254:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007256:	4b3e      	ldr	r3, [pc, #248]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	f003 030c 	and.w	r3, r3, #12
 800725e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007260:	4b3b      	ldr	r3, [pc, #236]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	f003 0303 	and.w	r3, r3, #3
 8007268:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d005      	beq.n	800727c <HAL_RCC_GetSysClockFreq+0x34>
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	2b0c      	cmp	r3, #12
 8007274:	d121      	bne.n	80072ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d11e      	bne.n	80072ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800727c:	4b34      	ldr	r3, [pc, #208]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0308 	and.w	r3, r3, #8
 8007284:	2b00      	cmp	r3, #0
 8007286:	d107      	bne.n	8007298 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007288:	4b31      	ldr	r3, [pc, #196]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 800728a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800728e:	0a1b      	lsrs	r3, r3, #8
 8007290:	f003 030f 	and.w	r3, r3, #15
 8007294:	61fb      	str	r3, [r7, #28]
 8007296:	e005      	b.n	80072a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007298:	4b2d      	ldr	r3, [pc, #180]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	091b      	lsrs	r3, r3, #4
 800729e:	f003 030f 	and.w	r3, r3, #15
 80072a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80072a4:	4a2b      	ldr	r2, [pc, #172]	; (8007354 <HAL_RCC_GetSysClockFreq+0x10c>)
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d10d      	bne.n	80072d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80072b4:	69fb      	ldr	r3, [r7, #28]
 80072b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80072b8:	e00a      	b.n	80072d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	2b04      	cmp	r3, #4
 80072be:	d102      	bne.n	80072c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80072c0:	4b25      	ldr	r3, [pc, #148]	; (8007358 <HAL_RCC_GetSysClockFreq+0x110>)
 80072c2:	61bb      	str	r3, [r7, #24]
 80072c4:	e004      	b.n	80072d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	2b08      	cmp	r3, #8
 80072ca:	d101      	bne.n	80072d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80072cc:	4b23      	ldr	r3, [pc, #140]	; (800735c <HAL_RCC_GetSysClockFreq+0x114>)
 80072ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	2b0c      	cmp	r3, #12
 80072d4:	d134      	bne.n	8007340 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80072d6:	4b1e      	ldr	r3, [pc, #120]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 80072d8:	68db      	ldr	r3, [r3, #12]
 80072da:	f003 0303 	and.w	r3, r3, #3
 80072de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d003      	beq.n	80072ee <HAL_RCC_GetSysClockFreq+0xa6>
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	2b03      	cmp	r3, #3
 80072ea:	d003      	beq.n	80072f4 <HAL_RCC_GetSysClockFreq+0xac>
 80072ec:	e005      	b.n	80072fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80072ee:	4b1a      	ldr	r3, [pc, #104]	; (8007358 <HAL_RCC_GetSysClockFreq+0x110>)
 80072f0:	617b      	str	r3, [r7, #20]
      break;
 80072f2:	e005      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80072f4:	4b19      	ldr	r3, [pc, #100]	; (800735c <HAL_RCC_GetSysClockFreq+0x114>)
 80072f6:	617b      	str	r3, [r7, #20]
      break;
 80072f8:	e002      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	617b      	str	r3, [r7, #20]
      break;
 80072fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007300:	4b13      	ldr	r3, [pc, #76]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 8007302:	68db      	ldr	r3, [r3, #12]
 8007304:	091b      	lsrs	r3, r3, #4
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	3301      	adds	r3, #1
 800730c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800730e:	4b10      	ldr	r3, [pc, #64]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	0a1b      	lsrs	r3, r3, #8
 8007314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007318:	697a      	ldr	r2, [r7, #20]
 800731a:	fb03 f202 	mul.w	r2, r3, r2
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	fbb2 f3f3 	udiv	r3, r2, r3
 8007324:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007326:	4b0a      	ldr	r3, [pc, #40]	; (8007350 <HAL_RCC_GetSysClockFreq+0x108>)
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	0e5b      	lsrs	r3, r3, #25
 800732c:	f003 0303 	and.w	r3, r3, #3
 8007330:	3301      	adds	r3, #1
 8007332:	005b      	lsls	r3, r3, #1
 8007334:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007336:	697a      	ldr	r2, [r7, #20]
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	fbb2 f3f3 	udiv	r3, r2, r3
 800733e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007340:	69bb      	ldr	r3, [r7, #24]
}
 8007342:	4618      	mov	r0, r3
 8007344:	3724      	adds	r7, #36	; 0x24
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	40021000 	.word	0x40021000
 8007354:	0800ead0 	.word	0x0800ead0
 8007358:	00f42400 	.word	0x00f42400
 800735c:	007a1200 	.word	0x007a1200

08007360 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007360:	b480      	push	{r7}
 8007362:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007364:	4b03      	ldr	r3, [pc, #12]	; (8007374 <HAL_RCC_GetHCLKFreq+0x14>)
 8007366:	681b      	ldr	r3, [r3, #0]
}
 8007368:	4618      	mov	r0, r3
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	20000000 	.word	0x20000000

08007378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800737c:	f7ff fff0 	bl	8007360 <HAL_RCC_GetHCLKFreq>
 8007380:	4602      	mov	r2, r0
 8007382:	4b06      	ldr	r3, [pc, #24]	; (800739c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	0a1b      	lsrs	r3, r3, #8
 8007388:	f003 0307 	and.w	r3, r3, #7
 800738c:	4904      	ldr	r1, [pc, #16]	; (80073a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800738e:	5ccb      	ldrb	r3, [r1, r3]
 8007390:	f003 031f 	and.w	r3, r3, #31
 8007394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007398:	4618      	mov	r0, r3
 800739a:	bd80      	pop	{r7, pc}
 800739c:	40021000 	.word	0x40021000
 80073a0:	0800eac8 	.word	0x0800eac8

080073a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80073a8:	f7ff ffda 	bl	8007360 <HAL_RCC_GetHCLKFreq>
 80073ac:	4602      	mov	r2, r0
 80073ae:	4b06      	ldr	r3, [pc, #24]	; (80073c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	0adb      	lsrs	r3, r3, #11
 80073b4:	f003 0307 	and.w	r3, r3, #7
 80073b8:	4904      	ldr	r1, [pc, #16]	; (80073cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80073ba:	5ccb      	ldrb	r3, [r1, r3]
 80073bc:	f003 031f 	and.w	r3, r3, #31
 80073c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	40021000 	.word	0x40021000
 80073cc:	0800eac8 	.word	0x0800eac8

080073d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b086      	sub	sp, #24
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80073d8:	2300      	movs	r3, #0
 80073da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80073dc:	4b2a      	ldr	r3, [pc, #168]	; (8007488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d003      	beq.n	80073f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80073e8:	f7ff f9ee 	bl	80067c8 <HAL_PWREx_GetVoltageRange>
 80073ec:	6178      	str	r0, [r7, #20]
 80073ee:	e014      	b.n	800741a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80073f0:	4b25      	ldr	r3, [pc, #148]	; (8007488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073f4:	4a24      	ldr	r2, [pc, #144]	; (8007488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073fa:	6593      	str	r3, [r2, #88]	; 0x58
 80073fc:	4b22      	ldr	r3, [pc, #136]	; (8007488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007404:	60fb      	str	r3, [r7, #12]
 8007406:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007408:	f7ff f9de 	bl	80067c8 <HAL_PWREx_GetVoltageRange>
 800740c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800740e:	4b1e      	ldr	r3, [pc, #120]	; (8007488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007412:	4a1d      	ldr	r2, [pc, #116]	; (8007488 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007414:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007418:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007420:	d10b      	bne.n	800743a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2b80      	cmp	r3, #128	; 0x80
 8007426:	d919      	bls.n	800745c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2ba0      	cmp	r3, #160	; 0xa0
 800742c:	d902      	bls.n	8007434 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800742e:	2302      	movs	r3, #2
 8007430:	613b      	str	r3, [r7, #16]
 8007432:	e013      	b.n	800745c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007434:	2301      	movs	r3, #1
 8007436:	613b      	str	r3, [r7, #16]
 8007438:	e010      	b.n	800745c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2b80      	cmp	r3, #128	; 0x80
 800743e:	d902      	bls.n	8007446 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007440:	2303      	movs	r3, #3
 8007442:	613b      	str	r3, [r7, #16]
 8007444:	e00a      	b.n	800745c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b80      	cmp	r3, #128	; 0x80
 800744a:	d102      	bne.n	8007452 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800744c:	2302      	movs	r3, #2
 800744e:	613b      	str	r3, [r7, #16]
 8007450:	e004      	b.n	800745c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2b70      	cmp	r3, #112	; 0x70
 8007456:	d101      	bne.n	800745c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007458:	2301      	movs	r3, #1
 800745a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800745c:	4b0b      	ldr	r3, [pc, #44]	; (800748c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f023 0207 	bic.w	r2, r3, #7
 8007464:	4909      	ldr	r1, [pc, #36]	; (800748c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	4313      	orrs	r3, r2
 800746a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800746c:	4b07      	ldr	r3, [pc, #28]	; (800748c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 0307 	and.w	r3, r3, #7
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	429a      	cmp	r2, r3
 8007478:	d001      	beq.n	800747e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e000      	b.n	8007480 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800747e:	2300      	movs	r3, #0
}
 8007480:	4618      	mov	r0, r3
 8007482:	3718      	adds	r7, #24
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}
 8007488:	40021000 	.word	0x40021000
 800748c:	40022000 	.word	0x40022000

08007490 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007498:	2300      	movs	r3, #0
 800749a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800749c:	2300      	movs	r3, #0
 800749e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d041      	beq.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80074b4:	d02a      	beq.n	800750c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80074b6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80074ba:	d824      	bhi.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80074bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80074c0:	d008      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80074c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80074c6:	d81e      	bhi.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00a      	beq.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80074cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074d0:	d010      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80074d2:	e018      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80074d4:	4b86      	ldr	r3, [pc, #536]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	4a85      	ldr	r2, [pc, #532]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074e0:	e015      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	3304      	adds	r3, #4
 80074e6:	2100      	movs	r1, #0
 80074e8:	4618      	mov	r0, r3
 80074ea:	f000 fabb 	bl	8007a64 <RCCEx_PLLSAI1_Config>
 80074ee:	4603      	mov	r3, r0
 80074f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074f2:	e00c      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	3320      	adds	r3, #32
 80074f8:	2100      	movs	r1, #0
 80074fa:	4618      	mov	r0, r3
 80074fc:	f000 fba6 	bl	8007c4c <RCCEx_PLLSAI2_Config>
 8007500:	4603      	mov	r3, r0
 8007502:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007504:	e003      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	74fb      	strb	r3, [r7, #19]
      break;
 800750a:	e000      	b.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800750c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800750e:	7cfb      	ldrb	r3, [r7, #19]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10b      	bne.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007514:	4b76      	ldr	r3, [pc, #472]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800751a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007522:	4973      	ldr	r1, [pc, #460]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007524:	4313      	orrs	r3, r2
 8007526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800752a:	e001      	b.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800752c:	7cfb      	ldrb	r3, [r7, #19]
 800752e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007538:	2b00      	cmp	r3, #0
 800753a:	d041      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007540:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007544:	d02a      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007546:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800754a:	d824      	bhi.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800754c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007550:	d008      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007552:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007556:	d81e      	bhi.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007558:	2b00      	cmp	r3, #0
 800755a:	d00a      	beq.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800755c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007560:	d010      	beq.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007562:	e018      	b.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007564:	4b62      	ldr	r3, [pc, #392]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	4a61      	ldr	r2, [pc, #388]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800756a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800756e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007570:	e015      	b.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	3304      	adds	r3, #4
 8007576:	2100      	movs	r1, #0
 8007578:	4618      	mov	r0, r3
 800757a:	f000 fa73 	bl	8007a64 <RCCEx_PLLSAI1_Config>
 800757e:	4603      	mov	r3, r0
 8007580:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007582:	e00c      	b.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	3320      	adds	r3, #32
 8007588:	2100      	movs	r1, #0
 800758a:	4618      	mov	r0, r3
 800758c:	f000 fb5e 	bl	8007c4c <RCCEx_PLLSAI2_Config>
 8007590:	4603      	mov	r3, r0
 8007592:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007594:	e003      	b.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	74fb      	strb	r3, [r7, #19]
      break;
 800759a:	e000      	b.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800759c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800759e:	7cfb      	ldrb	r3, [r7, #19]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10b      	bne.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80075a4:	4b52      	ldr	r3, [pc, #328]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075aa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075b2:	494f      	ldr	r1, [pc, #316]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80075ba:	e001      	b.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075bc:	7cfb      	ldrb	r3, [r7, #19]
 80075be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f000 80a0 	beq.w	800770e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075ce:	2300      	movs	r3, #0
 80075d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80075d2:	4b47      	ldr	r3, [pc, #284]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d101      	bne.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80075de:	2301      	movs	r3, #1
 80075e0:	e000      	b.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80075e2:	2300      	movs	r3, #0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00d      	beq.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075e8:	4b41      	ldr	r3, [pc, #260]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075ec:	4a40      	ldr	r2, [pc, #256]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075f2:	6593      	str	r3, [r2, #88]	; 0x58
 80075f4:	4b3e      	ldr	r3, [pc, #248]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075fc:	60bb      	str	r3, [r7, #8]
 80075fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007600:	2301      	movs	r3, #1
 8007602:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007604:	4b3b      	ldr	r3, [pc, #236]	; (80076f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a3a      	ldr	r2, [pc, #232]	; (80076f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800760a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800760e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007610:	f7fd f838 	bl	8004684 <HAL_GetTick>
 8007614:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007616:	e009      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007618:	f7fd f834 	bl	8004684 <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b02      	cmp	r3, #2
 8007624:	d902      	bls.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	74fb      	strb	r3, [r7, #19]
        break;
 800762a:	e005      	b.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800762c:	4b31      	ldr	r3, [pc, #196]	; (80076f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007634:	2b00      	cmp	r3, #0
 8007636:	d0ef      	beq.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007638:	7cfb      	ldrb	r3, [r7, #19]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d15c      	bne.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800763e:	4b2c      	ldr	r3, [pc, #176]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007644:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007648:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d01f      	beq.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007656:	697a      	ldr	r2, [r7, #20]
 8007658:	429a      	cmp	r2, r3
 800765a:	d019      	beq.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800765c:	4b24      	ldr	r3, [pc, #144]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800765e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007666:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007668:	4b21      	ldr	r3, [pc, #132]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800766a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800766e:	4a20      	ldr	r2, [pc, #128]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007674:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007678:	4b1d      	ldr	r3, [pc, #116]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800767a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800767e:	4a1c      	ldr	r2, [pc, #112]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007680:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007684:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007688:	4a19      	ldr	r2, [pc, #100]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	f003 0301 	and.w	r3, r3, #1
 8007696:	2b00      	cmp	r3, #0
 8007698:	d016      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800769a:	f7fc fff3 	bl	8004684 <HAL_GetTick>
 800769e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076a0:	e00b      	b.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076a2:	f7fc ffef 	bl	8004684 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d902      	bls.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80076b4:	2303      	movs	r3, #3
 80076b6:	74fb      	strb	r3, [r7, #19]
            break;
 80076b8:	e006      	b.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076ba:	4b0d      	ldr	r3, [pc, #52]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076c0:	f003 0302 	and.w	r3, r3, #2
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d0ec      	beq.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80076c8:	7cfb      	ldrb	r3, [r7, #19]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10c      	bne.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076ce:	4b08      	ldr	r3, [pc, #32]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076de:	4904      	ldr	r1, [pc, #16]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076e0:	4313      	orrs	r3, r2
 80076e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80076e6:	e009      	b.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80076e8:	7cfb      	ldrb	r3, [r7, #19]
 80076ea:	74bb      	strb	r3, [r7, #18]
 80076ec:	e006      	b.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80076ee:	bf00      	nop
 80076f0:	40021000 	.word	0x40021000
 80076f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076f8:	7cfb      	ldrb	r3, [r7, #19]
 80076fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076fc:	7c7b      	ldrb	r3, [r7, #17]
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d105      	bne.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007702:	4b9e      	ldr	r3, [pc, #632]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007706:	4a9d      	ldr	r2, [pc, #628]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007708:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800770c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00a      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800771a:	4b98      	ldr	r3, [pc, #608]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800771c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007720:	f023 0203 	bic.w	r2, r3, #3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007728:	4994      	ldr	r1, [pc, #592]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800772a:	4313      	orrs	r3, r2
 800772c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	2b00      	cmp	r3, #0
 800773a:	d00a      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800773c:	4b8f      	ldr	r3, [pc, #572]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800773e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007742:	f023 020c 	bic.w	r2, r3, #12
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800774a:	498c      	ldr	r1, [pc, #560]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800774c:	4313      	orrs	r3, r2
 800774e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f003 0304 	and.w	r3, r3, #4
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00a      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800775e:	4b87      	ldr	r3, [pc, #540]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007764:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800776c:	4983      	ldr	r1, [pc, #524]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800776e:	4313      	orrs	r3, r2
 8007770:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0308 	and.w	r3, r3, #8
 800777c:	2b00      	cmp	r3, #0
 800777e:	d00a      	beq.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007780:	4b7e      	ldr	r3, [pc, #504]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007786:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800778e:	497b      	ldr	r1, [pc, #492]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007790:	4313      	orrs	r3, r2
 8007792:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f003 0310 	and.w	r3, r3, #16
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00a      	beq.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80077a2:	4b76      	ldr	r3, [pc, #472]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077b0:	4972      	ldr	r1, [pc, #456]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077b2:	4313      	orrs	r3, r2
 80077b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0320 	and.w	r3, r3, #32
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d00a      	beq.n	80077da <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80077c4:	4b6d      	ldr	r3, [pc, #436]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077d2:	496a      	ldr	r1, [pc, #424]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077d4:	4313      	orrs	r3, r2
 80077d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00a      	beq.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80077e6:	4b65      	ldr	r3, [pc, #404]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077f4:	4961      	ldr	r1, [pc, #388]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00a      	beq.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007808:	4b5c      	ldr	r3, [pc, #368]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800780a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800780e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007816:	4959      	ldr	r1, [pc, #356]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007818:	4313      	orrs	r3, r2
 800781a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007826:	2b00      	cmp	r3, #0
 8007828:	d00a      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800782a:	4b54      	ldr	r3, [pc, #336]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800782c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007830:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007838:	4950      	ldr	r1, [pc, #320]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800783a:	4313      	orrs	r3, r2
 800783c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007848:	2b00      	cmp	r3, #0
 800784a:	d00a      	beq.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800784c:	4b4b      	ldr	r3, [pc, #300]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800784e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007852:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800785a:	4948      	ldr	r1, [pc, #288]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800785c:	4313      	orrs	r3, r2
 800785e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00a      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800786e:	4b43      	ldr	r3, [pc, #268]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007874:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800787c:	493f      	ldr	r1, [pc, #252]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800787e:	4313      	orrs	r3, r2
 8007880:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d028      	beq.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007890:	4b3a      	ldr	r3, [pc, #232]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007896:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800789e:	4937      	ldr	r1, [pc, #220]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078a0:	4313      	orrs	r3, r2
 80078a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80078ae:	d106      	bne.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80078b0:	4b32      	ldr	r3, [pc, #200]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	4a31      	ldr	r2, [pc, #196]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078ba:	60d3      	str	r3, [r2, #12]
 80078bc:	e011      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80078c6:	d10c      	bne.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	3304      	adds	r3, #4
 80078cc:	2101      	movs	r1, #1
 80078ce:	4618      	mov	r0, r3
 80078d0:	f000 f8c8 	bl	8007a64 <RCCEx_PLLSAI1_Config>
 80078d4:	4603      	mov	r3, r0
 80078d6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80078d8:	7cfb      	ldrb	r3, [r7, #19]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d001      	beq.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80078de:	7cfb      	ldrb	r3, [r7, #19]
 80078e0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d028      	beq.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80078ee:	4b23      	ldr	r3, [pc, #140]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078fc:	491f      	ldr	r1, [pc, #124]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078fe:	4313      	orrs	r3, r2
 8007900:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007908:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800790c:	d106      	bne.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800790e:	4b1b      	ldr	r3, [pc, #108]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	4a1a      	ldr	r2, [pc, #104]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007914:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007918:	60d3      	str	r3, [r2, #12]
 800791a:	e011      	b.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007920:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007924:	d10c      	bne.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	3304      	adds	r3, #4
 800792a:	2101      	movs	r1, #1
 800792c:	4618      	mov	r0, r3
 800792e:	f000 f899 	bl	8007a64 <RCCEx_PLLSAI1_Config>
 8007932:	4603      	mov	r3, r0
 8007934:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007936:	7cfb      	ldrb	r3, [r7, #19]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d001      	beq.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800793c:	7cfb      	ldrb	r3, [r7, #19]
 800793e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d02b      	beq.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800794c:	4b0b      	ldr	r3, [pc, #44]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800794e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007952:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800795a:	4908      	ldr	r1, [pc, #32]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800795c:	4313      	orrs	r3, r2
 800795e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007966:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800796a:	d109      	bne.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800796c:	4b03      	ldr	r3, [pc, #12]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	4a02      	ldr	r2, [pc, #8]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007972:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007976:	60d3      	str	r3, [r2, #12]
 8007978:	e014      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800797a:	bf00      	nop
 800797c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007984:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007988:	d10c      	bne.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	3304      	adds	r3, #4
 800798e:	2101      	movs	r1, #1
 8007990:	4618      	mov	r0, r3
 8007992:	f000 f867 	bl	8007a64 <RCCEx_PLLSAI1_Config>
 8007996:	4603      	mov	r3, r0
 8007998:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800799a:	7cfb      	ldrb	r3, [r7, #19]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d001      	beq.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80079a0:	7cfb      	ldrb	r3, [r7, #19]
 80079a2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d02f      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80079b0:	4b2b      	ldr	r3, [pc, #172]	; (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80079be:	4928      	ldr	r1, [pc, #160]	; (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079c0:	4313      	orrs	r3, r2
 80079c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80079ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80079ce:	d10d      	bne.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	3304      	adds	r3, #4
 80079d4:	2102      	movs	r1, #2
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 f844 	bl	8007a64 <RCCEx_PLLSAI1_Config>
 80079dc:	4603      	mov	r3, r0
 80079de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80079e0:	7cfb      	ldrb	r3, [r7, #19]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d014      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80079e6:	7cfb      	ldrb	r3, [r7, #19]
 80079e8:	74bb      	strb	r3, [r7, #18]
 80079ea:	e011      	b.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80079f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079f4:	d10c      	bne.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	3320      	adds	r3, #32
 80079fa:	2102      	movs	r1, #2
 80079fc:	4618      	mov	r0, r3
 80079fe:	f000 f925 	bl	8007c4c <RCCEx_PLLSAI2_Config>
 8007a02:	4603      	mov	r3, r0
 8007a04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007a06:	7cfb      	ldrb	r3, [r7, #19]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d001      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007a0c:	7cfb      	ldrb	r3, [r7, #19]
 8007a0e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00a      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007a1c:	4b10      	ldr	r3, [pc, #64]	; (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a22:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a2a:	490d      	ldr	r1, [pc, #52]	; (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00b      	beq.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007a3e:	4b08      	ldr	r3, [pc, #32]	; (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a44:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a4e:	4904      	ldr	r1, [pc, #16]	; (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a50:	4313      	orrs	r3, r2
 8007a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007a56:	7cbb      	ldrb	r3, [r7, #18]
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3718      	adds	r7, #24
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	40021000 	.word	0x40021000

08007a64 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a72:	4b75      	ldr	r3, [pc, #468]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	f003 0303 	and.w	r3, r3, #3
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d018      	beq.n	8007ab0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007a7e:	4b72      	ldr	r3, [pc, #456]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	f003 0203 	and.w	r2, r3, #3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d10d      	bne.n	8007aaa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
       ||
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d009      	beq.n	8007aaa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007a96:	4b6c      	ldr	r3, [pc, #432]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a98:	68db      	ldr	r3, [r3, #12]
 8007a9a:	091b      	lsrs	r3, r3, #4
 8007a9c:	f003 0307 	and.w	r3, r3, #7
 8007aa0:	1c5a      	adds	r2, r3, #1
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	685b      	ldr	r3, [r3, #4]
       ||
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d047      	beq.n	8007b3a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	73fb      	strb	r3, [r7, #15]
 8007aae:	e044      	b.n	8007b3a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	2b03      	cmp	r3, #3
 8007ab6:	d018      	beq.n	8007aea <RCCEx_PLLSAI1_Config+0x86>
 8007ab8:	2b03      	cmp	r3, #3
 8007aba:	d825      	bhi.n	8007b08 <RCCEx_PLLSAI1_Config+0xa4>
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d002      	beq.n	8007ac6 <RCCEx_PLLSAI1_Config+0x62>
 8007ac0:	2b02      	cmp	r3, #2
 8007ac2:	d009      	beq.n	8007ad8 <RCCEx_PLLSAI1_Config+0x74>
 8007ac4:	e020      	b.n	8007b08 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007ac6:	4b60      	ldr	r3, [pc, #384]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0302 	and.w	r3, r3, #2
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d11d      	bne.n	8007b0e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ad6:	e01a      	b.n	8007b0e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007ad8:	4b5b      	ldr	r3, [pc, #364]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d116      	bne.n	8007b12 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ae8:	e013      	b.n	8007b12 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007aea:	4b57      	ldr	r3, [pc, #348]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10f      	bne.n	8007b16 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007af6:	4b54      	ldr	r3, [pc, #336]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d109      	bne.n	8007b16 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007b06:	e006      	b.n	8007b16 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b0c:	e004      	b.n	8007b18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b0e:	bf00      	nop
 8007b10:	e002      	b.n	8007b18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b12:	bf00      	nop
 8007b14:	e000      	b.n	8007b18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b16:	bf00      	nop
    }

    if(status == HAL_OK)
 8007b18:	7bfb      	ldrb	r3, [r7, #15]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d10d      	bne.n	8007b3a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007b1e:	4b4a      	ldr	r3, [pc, #296]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b20:	68db      	ldr	r3, [r3, #12]
 8007b22:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6819      	ldr	r1, [r3, #0]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	011b      	lsls	r3, r3, #4
 8007b32:	430b      	orrs	r3, r1
 8007b34:	4944      	ldr	r1, [pc, #272]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b36:	4313      	orrs	r3, r2
 8007b38:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007b3a:	7bfb      	ldrb	r3, [r7, #15]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d17d      	bne.n	8007c3c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007b40:	4b41      	ldr	r3, [pc, #260]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a40      	ldr	r2, [pc, #256]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b4c:	f7fc fd9a 	bl	8004684 <HAL_GetTick>
 8007b50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007b52:	e009      	b.n	8007b68 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007b54:	f7fc fd96 	bl	8004684 <HAL_GetTick>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	1ad3      	subs	r3, r2, r3
 8007b5e:	2b02      	cmp	r3, #2
 8007b60:	d902      	bls.n	8007b68 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007b62:	2303      	movs	r3, #3
 8007b64:	73fb      	strb	r3, [r7, #15]
        break;
 8007b66:	e005      	b.n	8007b74 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007b68:	4b37      	ldr	r3, [pc, #220]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1ef      	bne.n	8007b54 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d160      	bne.n	8007c3c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d111      	bne.n	8007ba4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b80:	4b31      	ldr	r3, [pc, #196]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b8c:	687a      	ldr	r2, [r7, #4]
 8007b8e:	6892      	ldr	r2, [r2, #8]
 8007b90:	0211      	lsls	r1, r2, #8
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	68d2      	ldr	r2, [r2, #12]
 8007b96:	0912      	lsrs	r2, r2, #4
 8007b98:	0452      	lsls	r2, r2, #17
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	492a      	ldr	r1, [pc, #168]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	610b      	str	r3, [r1, #16]
 8007ba2:	e027      	b.n	8007bf4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	2b01      	cmp	r3, #1
 8007ba8:	d112      	bne.n	8007bd0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007baa:	4b27      	ldr	r3, [pc, #156]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007bb2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	6892      	ldr	r2, [r2, #8]
 8007bba:	0211      	lsls	r1, r2, #8
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	6912      	ldr	r2, [r2, #16]
 8007bc0:	0852      	lsrs	r2, r2, #1
 8007bc2:	3a01      	subs	r2, #1
 8007bc4:	0552      	lsls	r2, r2, #21
 8007bc6:	430a      	orrs	r2, r1
 8007bc8:	491f      	ldr	r1, [pc, #124]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	610b      	str	r3, [r1, #16]
 8007bce:	e011      	b.n	8007bf4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007bd0:	4b1d      	ldr	r3, [pc, #116]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007bd8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007bdc:	687a      	ldr	r2, [r7, #4]
 8007bde:	6892      	ldr	r2, [r2, #8]
 8007be0:	0211      	lsls	r1, r2, #8
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	6952      	ldr	r2, [r2, #20]
 8007be6:	0852      	lsrs	r2, r2, #1
 8007be8:	3a01      	subs	r2, #1
 8007bea:	0652      	lsls	r2, r2, #25
 8007bec:	430a      	orrs	r2, r1
 8007bee:	4916      	ldr	r1, [pc, #88]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007bf4:	4b14      	ldr	r3, [pc, #80]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a13      	ldr	r2, [pc, #76]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bfa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007bfe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c00:	f7fc fd40 	bl	8004684 <HAL_GetTick>
 8007c04:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007c06:	e009      	b.n	8007c1c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007c08:	f7fc fd3c 	bl	8004684 <HAL_GetTick>
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d902      	bls.n	8007c1c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007c16:	2303      	movs	r3, #3
 8007c18:	73fb      	strb	r3, [r7, #15]
          break;
 8007c1a:	e005      	b.n	8007c28 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007c1c:	4b0a      	ldr	r3, [pc, #40]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d0ef      	beq.n	8007c08 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007c28:	7bfb      	ldrb	r3, [r7, #15]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d106      	bne.n	8007c3c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007c2e:	4b06      	ldr	r3, [pc, #24]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c30:	691a      	ldr	r2, [r3, #16]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	4904      	ldr	r1, [pc, #16]	; (8007c48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	40021000 	.word	0x40021000

08007c4c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007c5a:	4b6a      	ldr	r3, [pc, #424]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	f003 0303 	and.w	r3, r3, #3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d018      	beq.n	8007c98 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007c66:	4b67      	ldr	r3, [pc, #412]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	f003 0203 	and.w	r2, r3, #3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d10d      	bne.n	8007c92 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
       ||
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d009      	beq.n	8007c92 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007c7e:	4b61      	ldr	r3, [pc, #388]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	091b      	lsrs	r3, r3, #4
 8007c84:	f003 0307 	and.w	r3, r3, #7
 8007c88:	1c5a      	adds	r2, r3, #1
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	685b      	ldr	r3, [r3, #4]
       ||
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d047      	beq.n	8007d22 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	73fb      	strb	r3, [r7, #15]
 8007c96:	e044      	b.n	8007d22 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2b03      	cmp	r3, #3
 8007c9e:	d018      	beq.n	8007cd2 <RCCEx_PLLSAI2_Config+0x86>
 8007ca0:	2b03      	cmp	r3, #3
 8007ca2:	d825      	bhi.n	8007cf0 <RCCEx_PLLSAI2_Config+0xa4>
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d002      	beq.n	8007cae <RCCEx_PLLSAI2_Config+0x62>
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	d009      	beq.n	8007cc0 <RCCEx_PLLSAI2_Config+0x74>
 8007cac:	e020      	b.n	8007cf0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007cae:	4b55      	ldr	r3, [pc, #340]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 0302 	and.w	r3, r3, #2
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d11d      	bne.n	8007cf6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cbe:	e01a      	b.n	8007cf6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007cc0:	4b50      	ldr	r3, [pc, #320]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d116      	bne.n	8007cfa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cd0:	e013      	b.n	8007cfa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007cd2:	4b4c      	ldr	r3, [pc, #304]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10f      	bne.n	8007cfe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007cde:	4b49      	ldr	r3, [pc, #292]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d109      	bne.n	8007cfe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007cee:	e006      	b.n	8007cfe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8007cf4:	e004      	b.n	8007d00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007cf6:	bf00      	nop
 8007cf8:	e002      	b.n	8007d00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007cfa:	bf00      	nop
 8007cfc:	e000      	b.n	8007d00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007cfe:	bf00      	nop
    }

    if(status == HAL_OK)
 8007d00:	7bfb      	ldrb	r3, [r7, #15]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d10d      	bne.n	8007d22 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007d06:	4b3f      	ldr	r3, [pc, #252]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6819      	ldr	r1, [r3, #0]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	3b01      	subs	r3, #1
 8007d18:	011b      	lsls	r3, r3, #4
 8007d1a:	430b      	orrs	r3, r1
 8007d1c:	4939      	ldr	r1, [pc, #228]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007d22:	7bfb      	ldrb	r3, [r7, #15]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d167      	bne.n	8007df8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007d28:	4b36      	ldr	r3, [pc, #216]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a35      	ldr	r2, [pc, #212]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d34:	f7fc fca6 	bl	8004684 <HAL_GetTick>
 8007d38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007d3a:	e009      	b.n	8007d50 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007d3c:	f7fc fca2 	bl	8004684 <HAL_GetTick>
 8007d40:	4602      	mov	r2, r0
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	1ad3      	subs	r3, r2, r3
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	d902      	bls.n	8007d50 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	73fb      	strb	r3, [r7, #15]
        break;
 8007d4e:	e005      	b.n	8007d5c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007d50:	4b2c      	ldr	r3, [pc, #176]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d1ef      	bne.n	8007d3c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007d5c:	7bfb      	ldrb	r3, [r7, #15]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d14a      	bne.n	8007df8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d111      	bne.n	8007d8c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d68:	4b26      	ldr	r3, [pc, #152]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d6a:	695b      	ldr	r3, [r3, #20]
 8007d6c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d74:	687a      	ldr	r2, [r7, #4]
 8007d76:	6892      	ldr	r2, [r2, #8]
 8007d78:	0211      	lsls	r1, r2, #8
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	68d2      	ldr	r2, [r2, #12]
 8007d7e:	0912      	lsrs	r2, r2, #4
 8007d80:	0452      	lsls	r2, r2, #17
 8007d82:	430a      	orrs	r2, r1
 8007d84:	491f      	ldr	r1, [pc, #124]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d86:	4313      	orrs	r3, r2
 8007d88:	614b      	str	r3, [r1, #20]
 8007d8a:	e011      	b.n	8007db0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d8c:	4b1d      	ldr	r3, [pc, #116]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d8e:	695b      	ldr	r3, [r3, #20]
 8007d90:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007d94:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	6892      	ldr	r2, [r2, #8]
 8007d9c:	0211      	lsls	r1, r2, #8
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	6912      	ldr	r2, [r2, #16]
 8007da2:	0852      	lsrs	r2, r2, #1
 8007da4:	3a01      	subs	r2, #1
 8007da6:	0652      	lsls	r2, r2, #25
 8007da8:	430a      	orrs	r2, r1
 8007daa:	4916      	ldr	r1, [pc, #88]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007db0:	4b14      	ldr	r3, [pc, #80]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a13      	ldr	r2, [pc, #76]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007db6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dbc:	f7fc fc62 	bl	8004684 <HAL_GetTick>
 8007dc0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007dc2:	e009      	b.n	8007dd8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007dc4:	f7fc fc5e 	bl	8004684 <HAL_GetTick>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	1ad3      	subs	r3, r2, r3
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	d902      	bls.n	8007dd8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007dd2:	2303      	movs	r3, #3
 8007dd4:	73fb      	strb	r3, [r7, #15]
          break;
 8007dd6:	e005      	b.n	8007de4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007dd8:	4b0a      	ldr	r3, [pc, #40]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d0ef      	beq.n	8007dc4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007de4:	7bfb      	ldrb	r3, [r7, #15]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d106      	bne.n	8007df8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007dea:	4b06      	ldr	r3, [pc, #24]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dec:	695a      	ldr	r2, [r3, #20]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	4904      	ldr	r1, [pc, #16]	; (8007e04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	40021000 	.word	0x40021000

08007e08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d101      	bne.n	8007e1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e049      	b.n	8007eae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d106      	bne.n	8007e34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f7fb f898 	bl	8002f64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2202      	movs	r2, #2
 8007e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	3304      	adds	r3, #4
 8007e44:	4619      	mov	r1, r3
 8007e46:	4610      	mov	r0, r2
 8007e48:	f000 fc42 	bl	80086d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3708      	adds	r7, #8
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
	...

08007eb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d001      	beq.n	8007ed0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e04f      	b.n	8007f70 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2202      	movs	r2, #2
 8007ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	68da      	ldr	r2, [r3, #12]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f042 0201 	orr.w	r2, r2, #1
 8007ee6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a23      	ldr	r2, [pc, #140]	; (8007f7c <HAL_TIM_Base_Start_IT+0xc4>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d01d      	beq.n	8007f2e <HAL_TIM_Base_Start_IT+0x76>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007efa:	d018      	beq.n	8007f2e <HAL_TIM_Base_Start_IT+0x76>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a1f      	ldr	r2, [pc, #124]	; (8007f80 <HAL_TIM_Base_Start_IT+0xc8>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d013      	beq.n	8007f2e <HAL_TIM_Base_Start_IT+0x76>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a1e      	ldr	r2, [pc, #120]	; (8007f84 <HAL_TIM_Base_Start_IT+0xcc>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d00e      	beq.n	8007f2e <HAL_TIM_Base_Start_IT+0x76>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a1c      	ldr	r2, [pc, #112]	; (8007f88 <HAL_TIM_Base_Start_IT+0xd0>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d009      	beq.n	8007f2e <HAL_TIM_Base_Start_IT+0x76>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a1b      	ldr	r2, [pc, #108]	; (8007f8c <HAL_TIM_Base_Start_IT+0xd4>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d004      	beq.n	8007f2e <HAL_TIM_Base_Start_IT+0x76>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a19      	ldr	r2, [pc, #100]	; (8007f90 <HAL_TIM_Base_Start_IT+0xd8>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d115      	bne.n	8007f5a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	689a      	ldr	r2, [r3, #8]
 8007f34:	4b17      	ldr	r3, [pc, #92]	; (8007f94 <HAL_TIM_Base_Start_IT+0xdc>)
 8007f36:	4013      	ands	r3, r2
 8007f38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2b06      	cmp	r3, #6
 8007f3e:	d015      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0xb4>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f46:	d011      	beq.n	8007f6c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f042 0201 	orr.w	r2, r2, #1
 8007f56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f58:	e008      	b.n	8007f6c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f042 0201 	orr.w	r2, r2, #1
 8007f68:	601a      	str	r2, [r3, #0]
 8007f6a:	e000      	b.n	8007f6e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f6c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007f6e:	2300      	movs	r3, #0
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3714      	adds	r7, #20
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	40012c00 	.word	0x40012c00
 8007f80:	40000400 	.word	0x40000400
 8007f84:	40000800 	.word	0x40000800
 8007f88:	40000c00 	.word	0x40000c00
 8007f8c:	40013400 	.word	0x40013400
 8007f90:	40014000 	.word	0x40014000
 8007f94:	00010007 	.word	0x00010007

08007f98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b082      	sub	sp, #8
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d101      	bne.n	8007faa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e049      	b.n	800803e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d106      	bne.n	8007fc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7fa ff62 	bl	8002e88 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2202      	movs	r2, #2
 8007fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	3304      	adds	r3, #4
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	4610      	mov	r0, r2
 8007fd8:	f000 fb7a 	bl	80086d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2201      	movs	r2, #1
 8008020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2201      	movs	r2, #1
 8008038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800803c:	2300      	movs	r3, #0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
	...

08008048 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b084      	sub	sp, #16
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d109      	bne.n	800806c <HAL_TIM_PWM_Start+0x24>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800805e:	b2db      	uxtb	r3, r3
 8008060:	2b01      	cmp	r3, #1
 8008062:	bf14      	ite	ne
 8008064:	2301      	movne	r3, #1
 8008066:	2300      	moveq	r3, #0
 8008068:	b2db      	uxtb	r3, r3
 800806a:	e03c      	b.n	80080e6 <HAL_TIM_PWM_Start+0x9e>
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	2b04      	cmp	r3, #4
 8008070:	d109      	bne.n	8008086 <HAL_TIM_PWM_Start+0x3e>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008078:	b2db      	uxtb	r3, r3
 800807a:	2b01      	cmp	r3, #1
 800807c:	bf14      	ite	ne
 800807e:	2301      	movne	r3, #1
 8008080:	2300      	moveq	r3, #0
 8008082:	b2db      	uxtb	r3, r3
 8008084:	e02f      	b.n	80080e6 <HAL_TIM_PWM_Start+0x9e>
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	2b08      	cmp	r3, #8
 800808a:	d109      	bne.n	80080a0 <HAL_TIM_PWM_Start+0x58>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b01      	cmp	r3, #1
 8008096:	bf14      	ite	ne
 8008098:	2301      	movne	r3, #1
 800809a:	2300      	moveq	r3, #0
 800809c:	b2db      	uxtb	r3, r3
 800809e:	e022      	b.n	80080e6 <HAL_TIM_PWM_Start+0x9e>
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	2b0c      	cmp	r3, #12
 80080a4:	d109      	bne.n	80080ba <HAL_TIM_PWM_Start+0x72>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	bf14      	ite	ne
 80080b2:	2301      	movne	r3, #1
 80080b4:	2300      	moveq	r3, #0
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	e015      	b.n	80080e6 <HAL_TIM_PWM_Start+0x9e>
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	2b10      	cmp	r3, #16
 80080be:	d109      	bne.n	80080d4 <HAL_TIM_PWM_Start+0x8c>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	bf14      	ite	ne
 80080cc:	2301      	movne	r3, #1
 80080ce:	2300      	moveq	r3, #0
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	e008      	b.n	80080e6 <HAL_TIM_PWM_Start+0x9e>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80080da:	b2db      	uxtb	r3, r3
 80080dc:	2b01      	cmp	r3, #1
 80080de:	bf14      	ite	ne
 80080e0:	2301      	movne	r3, #1
 80080e2:	2300      	moveq	r3, #0
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d001      	beq.n	80080ee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	e09c      	b.n	8008228 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d104      	bne.n	80080fe <HAL_TIM_PWM_Start+0xb6>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2202      	movs	r2, #2
 80080f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080fc:	e023      	b.n	8008146 <HAL_TIM_PWM_Start+0xfe>
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	2b04      	cmp	r3, #4
 8008102:	d104      	bne.n	800810e <HAL_TIM_PWM_Start+0xc6>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2202      	movs	r2, #2
 8008108:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800810c:	e01b      	b.n	8008146 <HAL_TIM_PWM_Start+0xfe>
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	2b08      	cmp	r3, #8
 8008112:	d104      	bne.n	800811e <HAL_TIM_PWM_Start+0xd6>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2202      	movs	r2, #2
 8008118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800811c:	e013      	b.n	8008146 <HAL_TIM_PWM_Start+0xfe>
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	2b0c      	cmp	r3, #12
 8008122:	d104      	bne.n	800812e <HAL_TIM_PWM_Start+0xe6>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2202      	movs	r2, #2
 8008128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800812c:	e00b      	b.n	8008146 <HAL_TIM_PWM_Start+0xfe>
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	2b10      	cmp	r3, #16
 8008132:	d104      	bne.n	800813e <HAL_TIM_PWM_Start+0xf6>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2202      	movs	r2, #2
 8008138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800813c:	e003      	b.n	8008146 <HAL_TIM_PWM_Start+0xfe>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2202      	movs	r2, #2
 8008142:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2201      	movs	r2, #1
 800814c:	6839      	ldr	r1, [r7, #0]
 800814e:	4618      	mov	r0, r3
 8008150:	f000 fe2e 	bl	8008db0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a35      	ldr	r2, [pc, #212]	; (8008230 <HAL_TIM_PWM_Start+0x1e8>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d013      	beq.n	8008186 <HAL_TIM_PWM_Start+0x13e>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a34      	ldr	r2, [pc, #208]	; (8008234 <HAL_TIM_PWM_Start+0x1ec>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d00e      	beq.n	8008186 <HAL_TIM_PWM_Start+0x13e>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a32      	ldr	r2, [pc, #200]	; (8008238 <HAL_TIM_PWM_Start+0x1f0>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d009      	beq.n	8008186 <HAL_TIM_PWM_Start+0x13e>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a31      	ldr	r2, [pc, #196]	; (800823c <HAL_TIM_PWM_Start+0x1f4>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d004      	beq.n	8008186 <HAL_TIM_PWM_Start+0x13e>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a2f      	ldr	r2, [pc, #188]	; (8008240 <HAL_TIM_PWM_Start+0x1f8>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d101      	bne.n	800818a <HAL_TIM_PWM_Start+0x142>
 8008186:	2301      	movs	r3, #1
 8008188:	e000      	b.n	800818c <HAL_TIM_PWM_Start+0x144>
 800818a:	2300      	movs	r3, #0
 800818c:	2b00      	cmp	r3, #0
 800818e:	d007      	beq.n	80081a0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800819e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a22      	ldr	r2, [pc, #136]	; (8008230 <HAL_TIM_PWM_Start+0x1e8>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d01d      	beq.n	80081e6 <HAL_TIM_PWM_Start+0x19e>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081b2:	d018      	beq.n	80081e6 <HAL_TIM_PWM_Start+0x19e>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a22      	ldr	r2, [pc, #136]	; (8008244 <HAL_TIM_PWM_Start+0x1fc>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d013      	beq.n	80081e6 <HAL_TIM_PWM_Start+0x19e>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a21      	ldr	r2, [pc, #132]	; (8008248 <HAL_TIM_PWM_Start+0x200>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d00e      	beq.n	80081e6 <HAL_TIM_PWM_Start+0x19e>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a1f      	ldr	r2, [pc, #124]	; (800824c <HAL_TIM_PWM_Start+0x204>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d009      	beq.n	80081e6 <HAL_TIM_PWM_Start+0x19e>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a17      	ldr	r2, [pc, #92]	; (8008234 <HAL_TIM_PWM_Start+0x1ec>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d004      	beq.n	80081e6 <HAL_TIM_PWM_Start+0x19e>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a15      	ldr	r2, [pc, #84]	; (8008238 <HAL_TIM_PWM_Start+0x1f0>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d115      	bne.n	8008212 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	689a      	ldr	r2, [r3, #8]
 80081ec:	4b18      	ldr	r3, [pc, #96]	; (8008250 <HAL_TIM_PWM_Start+0x208>)
 80081ee:	4013      	ands	r3, r2
 80081f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2b06      	cmp	r3, #6
 80081f6:	d015      	beq.n	8008224 <HAL_TIM_PWM_Start+0x1dc>
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081fe:	d011      	beq.n	8008224 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f042 0201 	orr.w	r2, r2, #1
 800820e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008210:	e008      	b.n	8008224 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f042 0201 	orr.w	r2, r2, #1
 8008220:	601a      	str	r2, [r3, #0]
 8008222:	e000      	b.n	8008226 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008224:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3710      	adds	r7, #16
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}
 8008230:	40012c00 	.word	0x40012c00
 8008234:	40013400 	.word	0x40013400
 8008238:	40014000 	.word	0x40014000
 800823c:	40014400 	.word	0x40014400
 8008240:	40014800 	.word	0x40014800
 8008244:	40000400 	.word	0x40000400
 8008248:	40000800 	.word	0x40000800
 800824c:	40000c00 	.word	0x40000c00
 8008250:	00010007 	.word	0x00010007

08008254 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	68db      	ldr	r3, [r3, #12]
 8008262:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	f003 0302 	and.w	r3, r3, #2
 8008272:	2b00      	cmp	r3, #0
 8008274:	d020      	beq.n	80082b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f003 0302 	and.w	r3, r3, #2
 800827c:	2b00      	cmp	r3, #0
 800827e:	d01b      	beq.n	80082b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f06f 0202 	mvn.w	r2, #2
 8008288:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2201      	movs	r2, #1
 800828e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	699b      	ldr	r3, [r3, #24]
 8008296:	f003 0303 	and.w	r3, r3, #3
 800829a:	2b00      	cmp	r3, #0
 800829c:	d003      	beq.n	80082a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 f9f8 	bl	8008694 <HAL_TIM_IC_CaptureCallback>
 80082a4:	e005      	b.n	80082b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 f9ea 	bl	8008680 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f000 f9fb 	bl	80086a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	f003 0304 	and.w	r3, r3, #4
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d020      	beq.n	8008304 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f003 0304 	and.w	r3, r3, #4
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d01b      	beq.n	8008304 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f06f 0204 	mvn.w	r2, #4
 80082d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2202      	movs	r2, #2
 80082da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	699b      	ldr	r3, [r3, #24]
 80082e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d003      	beq.n	80082f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 f9d2 	bl	8008694 <HAL_TIM_IC_CaptureCallback>
 80082f0:	e005      	b.n	80082fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f000 f9c4 	bl	8008680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f000 f9d5 	bl	80086a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	f003 0308 	and.w	r3, r3, #8
 800830a:	2b00      	cmp	r3, #0
 800830c:	d020      	beq.n	8008350 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f003 0308 	and.w	r3, r3, #8
 8008314:	2b00      	cmp	r3, #0
 8008316:	d01b      	beq.n	8008350 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f06f 0208 	mvn.w	r2, #8
 8008320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2204      	movs	r2, #4
 8008326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	69db      	ldr	r3, [r3, #28]
 800832e:	f003 0303 	and.w	r3, r3, #3
 8008332:	2b00      	cmp	r3, #0
 8008334:	d003      	beq.n	800833e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f9ac 	bl	8008694 <HAL_TIM_IC_CaptureCallback>
 800833c:	e005      	b.n	800834a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 f99e 	bl	8008680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 f9af 	bl	80086a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2200      	movs	r2, #0
 800834e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	f003 0310 	and.w	r3, r3, #16
 8008356:	2b00      	cmp	r3, #0
 8008358:	d020      	beq.n	800839c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f003 0310 	and.w	r3, r3, #16
 8008360:	2b00      	cmp	r3, #0
 8008362:	d01b      	beq.n	800839c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f06f 0210 	mvn.w	r2, #16
 800836c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2208      	movs	r2, #8
 8008372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	69db      	ldr	r3, [r3, #28]
 800837a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800837e:	2b00      	cmp	r3, #0
 8008380:	d003      	beq.n	800838a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f000 f986 	bl	8008694 <HAL_TIM_IC_CaptureCallback>
 8008388:	e005      	b.n	8008396 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 f978 	bl	8008680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f989 	bl	80086a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	f003 0301 	and.w	r3, r3, #1
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00c      	beq.n	80083c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f003 0301 	and.w	r3, r3, #1
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d007      	beq.n	80083c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f06f 0201 	mvn.w	r2, #1
 80083b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f7fa f8dc 	bl	8002578 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00c      	beq.n	80083e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d007      	beq.n	80083e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80083dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fe1c 	bl	800901c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00c      	beq.n	8008408 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d007      	beq.n	8008408 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 fe14 	bl	8009030 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00c      	beq.n	800842c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008418:	2b00      	cmp	r3, #0
 800841a:	d007      	beq.n	800842c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f948 	bl	80086bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	f003 0320 	and.w	r3, r3, #32
 8008432:	2b00      	cmp	r3, #0
 8008434:	d00c      	beq.n	8008450 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f003 0320 	and.w	r3, r3, #32
 800843c:	2b00      	cmp	r3, #0
 800843e:	d007      	beq.n	8008450 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f06f 0220 	mvn.w	r2, #32
 8008448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 fddc 	bl	8009008 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008450:	bf00      	nop
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008464:	2300      	movs	r3, #0
 8008466:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800846e:	2b01      	cmp	r3, #1
 8008470:	d101      	bne.n	8008476 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008472:	2302      	movs	r3, #2
 8008474:	e0ff      	b.n	8008676 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2201      	movs	r2, #1
 800847a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2b14      	cmp	r3, #20
 8008482:	f200 80f0 	bhi.w	8008666 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008486:	a201      	add	r2, pc, #4	; (adr r2, 800848c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800848c:	080084e1 	.word	0x080084e1
 8008490:	08008667 	.word	0x08008667
 8008494:	08008667 	.word	0x08008667
 8008498:	08008667 	.word	0x08008667
 800849c:	08008521 	.word	0x08008521
 80084a0:	08008667 	.word	0x08008667
 80084a4:	08008667 	.word	0x08008667
 80084a8:	08008667 	.word	0x08008667
 80084ac:	08008563 	.word	0x08008563
 80084b0:	08008667 	.word	0x08008667
 80084b4:	08008667 	.word	0x08008667
 80084b8:	08008667 	.word	0x08008667
 80084bc:	080085a3 	.word	0x080085a3
 80084c0:	08008667 	.word	0x08008667
 80084c4:	08008667 	.word	0x08008667
 80084c8:	08008667 	.word	0x08008667
 80084cc:	080085e5 	.word	0x080085e5
 80084d0:	08008667 	.word	0x08008667
 80084d4:	08008667 	.word	0x08008667
 80084d8:	08008667 	.word	0x08008667
 80084dc:	08008625 	.word	0x08008625
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68b9      	ldr	r1, [r7, #8]
 80084e6:	4618      	mov	r0, r3
 80084e8:	f000 f98c 	bl	8008804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	699a      	ldr	r2, [r3, #24]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f042 0208 	orr.w	r2, r2, #8
 80084fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	699a      	ldr	r2, [r3, #24]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 0204 	bic.w	r2, r2, #4
 800850a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	6999      	ldr	r1, [r3, #24]
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	691a      	ldr	r2, [r3, #16]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	430a      	orrs	r2, r1
 800851c:	619a      	str	r2, [r3, #24]
      break;
 800851e:	e0a5      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68b9      	ldr	r1, [r7, #8]
 8008526:	4618      	mov	r0, r3
 8008528:	f000 f9fc 	bl	8008924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	699a      	ldr	r2, [r3, #24]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800853a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	699a      	ldr	r2, [r3, #24]
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800854a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	6999      	ldr	r1, [r3, #24]
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	691b      	ldr	r3, [r3, #16]
 8008556:	021a      	lsls	r2, r3, #8
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	430a      	orrs	r2, r1
 800855e:	619a      	str	r2, [r3, #24]
      break;
 8008560:	e084      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	68b9      	ldr	r1, [r7, #8]
 8008568:	4618      	mov	r0, r3
 800856a:	f000 fa65 	bl	8008a38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	69da      	ldr	r2, [r3, #28]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f042 0208 	orr.w	r2, r2, #8
 800857c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	69da      	ldr	r2, [r3, #28]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f022 0204 	bic.w	r2, r2, #4
 800858c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	69d9      	ldr	r1, [r3, #28]
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	691a      	ldr	r2, [r3, #16]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	430a      	orrs	r2, r1
 800859e:	61da      	str	r2, [r3, #28]
      break;
 80085a0:	e064      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68b9      	ldr	r1, [r7, #8]
 80085a8:	4618      	mov	r0, r3
 80085aa:	f000 facd 	bl	8008b48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	69da      	ldr	r2, [r3, #28]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	69da      	ldr	r2, [r3, #28]
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	69d9      	ldr	r1, [r3, #28]
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	021a      	lsls	r2, r3, #8
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	430a      	orrs	r2, r1
 80085e0:	61da      	str	r2, [r3, #28]
      break;
 80085e2:	e043      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68b9      	ldr	r1, [r7, #8]
 80085ea:	4618      	mov	r0, r3
 80085ec:	f000 fb16 	bl	8008c1c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f042 0208 	orr.w	r2, r2, #8
 80085fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f022 0204 	bic.w	r2, r2, #4
 800860e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	691a      	ldr	r2, [r3, #16]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	430a      	orrs	r2, r1
 8008620:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008622:	e023      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68b9      	ldr	r1, [r7, #8]
 800862a:	4618      	mov	r0, r3
 800862c:	f000 fb5a 	bl	8008ce4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800863e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800864e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	691b      	ldr	r3, [r3, #16]
 800865a:	021a      	lsls	r2, r3, #8
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	430a      	orrs	r2, r1
 8008662:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008664:	e002      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	75fb      	strb	r3, [r7, #23]
      break;
 800866a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008674:	7dfb      	ldrb	r3, [r7, #23]
}
 8008676:	4618      	mov	r0, r3
 8008678:	3718      	adds	r7, #24
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop

08008680 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008680:	b480      	push	{r7}
 8008682:	b083      	sub	sp, #12
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008688:	bf00      	nop
 800868a:	370c      	adds	r7, #12
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008694:	b480      	push	{r7}
 8008696:	b083      	sub	sp, #12
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800869c:	bf00      	nop
 800869e:	370c      	adds	r7, #12
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80086b0:	bf00      	nop
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr

080086bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a40      	ldr	r2, [pc, #256]	; (80087e4 <TIM_Base_SetConfig+0x114>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d013      	beq.n	8008710 <TIM_Base_SetConfig+0x40>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086ee:	d00f      	beq.n	8008710 <TIM_Base_SetConfig+0x40>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4a3d      	ldr	r2, [pc, #244]	; (80087e8 <TIM_Base_SetConfig+0x118>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d00b      	beq.n	8008710 <TIM_Base_SetConfig+0x40>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a3c      	ldr	r2, [pc, #240]	; (80087ec <TIM_Base_SetConfig+0x11c>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d007      	beq.n	8008710 <TIM_Base_SetConfig+0x40>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a3b      	ldr	r2, [pc, #236]	; (80087f0 <TIM_Base_SetConfig+0x120>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d003      	beq.n	8008710 <TIM_Base_SetConfig+0x40>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a3a      	ldr	r2, [pc, #232]	; (80087f4 <TIM_Base_SetConfig+0x124>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d108      	bne.n	8008722 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008716:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	68fa      	ldr	r2, [r7, #12]
 800871e:	4313      	orrs	r3, r2
 8008720:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a2f      	ldr	r2, [pc, #188]	; (80087e4 <TIM_Base_SetConfig+0x114>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d01f      	beq.n	800876a <TIM_Base_SetConfig+0x9a>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008730:	d01b      	beq.n	800876a <TIM_Base_SetConfig+0x9a>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4a2c      	ldr	r2, [pc, #176]	; (80087e8 <TIM_Base_SetConfig+0x118>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d017      	beq.n	800876a <TIM_Base_SetConfig+0x9a>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a2b      	ldr	r2, [pc, #172]	; (80087ec <TIM_Base_SetConfig+0x11c>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d013      	beq.n	800876a <TIM_Base_SetConfig+0x9a>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a2a      	ldr	r2, [pc, #168]	; (80087f0 <TIM_Base_SetConfig+0x120>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d00f      	beq.n	800876a <TIM_Base_SetConfig+0x9a>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a29      	ldr	r2, [pc, #164]	; (80087f4 <TIM_Base_SetConfig+0x124>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d00b      	beq.n	800876a <TIM_Base_SetConfig+0x9a>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a28      	ldr	r2, [pc, #160]	; (80087f8 <TIM_Base_SetConfig+0x128>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d007      	beq.n	800876a <TIM_Base_SetConfig+0x9a>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a27      	ldr	r2, [pc, #156]	; (80087fc <TIM_Base_SetConfig+0x12c>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d003      	beq.n	800876a <TIM_Base_SetConfig+0x9a>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a26      	ldr	r2, [pc, #152]	; (8008800 <TIM_Base_SetConfig+0x130>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d108      	bne.n	800877c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	68db      	ldr	r3, [r3, #12]
 8008776:	68fa      	ldr	r2, [r7, #12]
 8008778:	4313      	orrs	r3, r2
 800877a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	695b      	ldr	r3, [r3, #20]
 8008786:	4313      	orrs	r3, r2
 8008788:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	689a      	ldr	r2, [r3, #8]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a10      	ldr	r2, [pc, #64]	; (80087e4 <TIM_Base_SetConfig+0x114>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d00f      	beq.n	80087c8 <TIM_Base_SetConfig+0xf8>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a12      	ldr	r2, [pc, #72]	; (80087f4 <TIM_Base_SetConfig+0x124>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d00b      	beq.n	80087c8 <TIM_Base_SetConfig+0xf8>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a11      	ldr	r2, [pc, #68]	; (80087f8 <TIM_Base_SetConfig+0x128>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d007      	beq.n	80087c8 <TIM_Base_SetConfig+0xf8>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a10      	ldr	r2, [pc, #64]	; (80087fc <TIM_Base_SetConfig+0x12c>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d003      	beq.n	80087c8 <TIM_Base_SetConfig+0xf8>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4a0f      	ldr	r2, [pc, #60]	; (8008800 <TIM_Base_SetConfig+0x130>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d103      	bne.n	80087d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	691a      	ldr	r2, [r3, #16]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	615a      	str	r2, [r3, #20]
}
 80087d6:	bf00      	nop
 80087d8:	3714      	adds	r7, #20
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr
 80087e2:	bf00      	nop
 80087e4:	40012c00 	.word	0x40012c00
 80087e8:	40000400 	.word	0x40000400
 80087ec:	40000800 	.word	0x40000800
 80087f0:	40000c00 	.word	0x40000c00
 80087f4:	40013400 	.word	0x40013400
 80087f8:	40014000 	.word	0x40014000
 80087fc:	40014400 	.word	0x40014400
 8008800:	40014800 	.word	0x40014800

08008804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008804:	b480      	push	{r7}
 8008806:	b087      	sub	sp, #28
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6a1b      	ldr	r3, [r3, #32]
 8008812:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6a1b      	ldr	r3, [r3, #32]
 8008818:	f023 0201 	bic.w	r2, r3, #1
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f023 0303 	bic.w	r3, r3, #3
 800883e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	4313      	orrs	r3, r2
 8008848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	f023 0302 	bic.w	r3, r3, #2
 8008850:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	697a      	ldr	r2, [r7, #20]
 8008858:	4313      	orrs	r3, r2
 800885a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a2c      	ldr	r2, [pc, #176]	; (8008910 <TIM_OC1_SetConfig+0x10c>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d00f      	beq.n	8008884 <TIM_OC1_SetConfig+0x80>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a2b      	ldr	r2, [pc, #172]	; (8008914 <TIM_OC1_SetConfig+0x110>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d00b      	beq.n	8008884 <TIM_OC1_SetConfig+0x80>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4a2a      	ldr	r2, [pc, #168]	; (8008918 <TIM_OC1_SetConfig+0x114>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d007      	beq.n	8008884 <TIM_OC1_SetConfig+0x80>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4a29      	ldr	r2, [pc, #164]	; (800891c <TIM_OC1_SetConfig+0x118>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d003      	beq.n	8008884 <TIM_OC1_SetConfig+0x80>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a28      	ldr	r2, [pc, #160]	; (8008920 <TIM_OC1_SetConfig+0x11c>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d10c      	bne.n	800889e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	f023 0308 	bic.w	r3, r3, #8
 800888a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	697a      	ldr	r2, [r7, #20]
 8008892:	4313      	orrs	r3, r2
 8008894:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	f023 0304 	bic.w	r3, r3, #4
 800889c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	4a1b      	ldr	r2, [pc, #108]	; (8008910 <TIM_OC1_SetConfig+0x10c>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d00f      	beq.n	80088c6 <TIM_OC1_SetConfig+0xc2>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	4a1a      	ldr	r2, [pc, #104]	; (8008914 <TIM_OC1_SetConfig+0x110>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d00b      	beq.n	80088c6 <TIM_OC1_SetConfig+0xc2>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	4a19      	ldr	r2, [pc, #100]	; (8008918 <TIM_OC1_SetConfig+0x114>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d007      	beq.n	80088c6 <TIM_OC1_SetConfig+0xc2>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	4a18      	ldr	r2, [pc, #96]	; (800891c <TIM_OC1_SetConfig+0x118>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d003      	beq.n	80088c6 <TIM_OC1_SetConfig+0xc2>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4a17      	ldr	r2, [pc, #92]	; (8008920 <TIM_OC1_SetConfig+0x11c>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d111      	bne.n	80088ea <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	695b      	ldr	r3, [r3, #20]
 80088da:	693a      	ldr	r2, [r7, #16]
 80088dc:	4313      	orrs	r3, r2
 80088de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	693a      	ldr	r2, [r7, #16]
 80088e6:	4313      	orrs	r3, r2
 80088e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	693a      	ldr	r2, [r7, #16]
 80088ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	68fa      	ldr	r2, [r7, #12]
 80088f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	685a      	ldr	r2, [r3, #4]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	697a      	ldr	r2, [r7, #20]
 8008902:	621a      	str	r2, [r3, #32]
}
 8008904:	bf00      	nop
 8008906:	371c      	adds	r7, #28
 8008908:	46bd      	mov	sp, r7
 800890a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890e:	4770      	bx	lr
 8008910:	40012c00 	.word	0x40012c00
 8008914:	40013400 	.word	0x40013400
 8008918:	40014000 	.word	0x40014000
 800891c:	40014400 	.word	0x40014400
 8008920:	40014800 	.word	0x40014800

08008924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008924:	b480      	push	{r7}
 8008926:	b087      	sub	sp, #28
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6a1b      	ldr	r3, [r3, #32]
 8008932:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6a1b      	ldr	r3, [r3, #32]
 8008938:	f023 0210 	bic.w	r2, r3, #16
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	699b      	ldr	r3, [r3, #24]
 800894a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800895e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	021b      	lsls	r3, r3, #8
 8008966:	68fa      	ldr	r2, [r7, #12]
 8008968:	4313      	orrs	r3, r2
 800896a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	f023 0320 	bic.w	r3, r3, #32
 8008972:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	011b      	lsls	r3, r3, #4
 800897a:	697a      	ldr	r2, [r7, #20]
 800897c:	4313      	orrs	r3, r2
 800897e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a28      	ldr	r2, [pc, #160]	; (8008a24 <TIM_OC2_SetConfig+0x100>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d003      	beq.n	8008990 <TIM_OC2_SetConfig+0x6c>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	4a27      	ldr	r2, [pc, #156]	; (8008a28 <TIM_OC2_SetConfig+0x104>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d10d      	bne.n	80089ac <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008996:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	011b      	lsls	r3, r3, #4
 800899e:	697a      	ldr	r2, [r7, #20]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	4a1d      	ldr	r2, [pc, #116]	; (8008a24 <TIM_OC2_SetConfig+0x100>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d00f      	beq.n	80089d4 <TIM_OC2_SetConfig+0xb0>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a1c      	ldr	r2, [pc, #112]	; (8008a28 <TIM_OC2_SetConfig+0x104>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d00b      	beq.n	80089d4 <TIM_OC2_SetConfig+0xb0>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a1b      	ldr	r2, [pc, #108]	; (8008a2c <TIM_OC2_SetConfig+0x108>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d007      	beq.n	80089d4 <TIM_OC2_SetConfig+0xb0>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4a1a      	ldr	r2, [pc, #104]	; (8008a30 <TIM_OC2_SetConfig+0x10c>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d003      	beq.n	80089d4 <TIM_OC2_SetConfig+0xb0>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	4a19      	ldr	r2, [pc, #100]	; (8008a34 <TIM_OC2_SetConfig+0x110>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d113      	bne.n	80089fc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	695b      	ldr	r3, [r3, #20]
 80089e8:	009b      	lsls	r3, r3, #2
 80089ea:	693a      	ldr	r2, [r7, #16]
 80089ec:	4313      	orrs	r3, r2
 80089ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	699b      	ldr	r3, [r3, #24]
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	693a      	ldr	r2, [r7, #16]
 8008a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	68fa      	ldr	r2, [r7, #12]
 8008a06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	685a      	ldr	r2, [r3, #4]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	697a      	ldr	r2, [r7, #20]
 8008a14:	621a      	str	r2, [r3, #32]
}
 8008a16:	bf00      	nop
 8008a18:	371c      	adds	r7, #28
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a20:	4770      	bx	lr
 8008a22:	bf00      	nop
 8008a24:	40012c00 	.word	0x40012c00
 8008a28:	40013400 	.word	0x40013400
 8008a2c:	40014000 	.word	0x40014000
 8008a30:	40014400 	.word	0x40014400
 8008a34:	40014800 	.word	0x40014800

08008a38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b087      	sub	sp, #28
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a1b      	ldr	r3, [r3, #32]
 8008a46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a1b      	ldr	r3, [r3, #32]
 8008a4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	685b      	ldr	r3, [r3, #4]
 8008a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	69db      	ldr	r3, [r3, #28]
 8008a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f023 0303 	bic.w	r3, r3, #3
 8008a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68fa      	ldr	r2, [r7, #12]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	021b      	lsls	r3, r3, #8
 8008a8c:	697a      	ldr	r2, [r7, #20]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a27      	ldr	r2, [pc, #156]	; (8008b34 <TIM_OC3_SetConfig+0xfc>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d003      	beq.n	8008aa2 <TIM_OC3_SetConfig+0x6a>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4a26      	ldr	r2, [pc, #152]	; (8008b38 <TIM_OC3_SetConfig+0x100>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d10d      	bne.n	8008abe <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	021b      	lsls	r3, r3, #8
 8008ab0:	697a      	ldr	r2, [r7, #20]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008abc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	4a1c      	ldr	r2, [pc, #112]	; (8008b34 <TIM_OC3_SetConfig+0xfc>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d00f      	beq.n	8008ae6 <TIM_OC3_SetConfig+0xae>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a1b      	ldr	r2, [pc, #108]	; (8008b38 <TIM_OC3_SetConfig+0x100>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d00b      	beq.n	8008ae6 <TIM_OC3_SetConfig+0xae>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a1a      	ldr	r2, [pc, #104]	; (8008b3c <TIM_OC3_SetConfig+0x104>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d007      	beq.n	8008ae6 <TIM_OC3_SetConfig+0xae>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a19      	ldr	r2, [pc, #100]	; (8008b40 <TIM_OC3_SetConfig+0x108>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d003      	beq.n	8008ae6 <TIM_OC3_SetConfig+0xae>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a18      	ldr	r2, [pc, #96]	; (8008b44 <TIM_OC3_SetConfig+0x10c>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d113      	bne.n	8008b0e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ae6:	693b      	ldr	r3, [r7, #16]
 8008ae8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008aec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008af4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	695b      	ldr	r3, [r3, #20]
 8008afa:	011b      	lsls	r3, r3, #4
 8008afc:	693a      	ldr	r2, [r7, #16]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	011b      	lsls	r3, r3, #4
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	685a      	ldr	r2, [r3, #4]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	697a      	ldr	r2, [r7, #20]
 8008b26:	621a      	str	r2, [r3, #32]
}
 8008b28:	bf00      	nop
 8008b2a:	371c      	adds	r7, #28
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr
 8008b34:	40012c00 	.word	0x40012c00
 8008b38:	40013400 	.word	0x40013400
 8008b3c:	40014000 	.word	0x40014000
 8008b40:	40014400 	.word	0x40014400
 8008b44:	40014800 	.word	0x40014800

08008b48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b087      	sub	sp, #28
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6a1b      	ldr	r3, [r3, #32]
 8008b56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	69db      	ldr	r3, [r3, #28]
 8008b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	021b      	lsls	r3, r3, #8
 8008b8a:	68fa      	ldr	r2, [r7, #12]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	031b      	lsls	r3, r3, #12
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a18      	ldr	r2, [pc, #96]	; (8008c08 <TIM_OC4_SetConfig+0xc0>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d00f      	beq.n	8008bcc <TIM_OC4_SetConfig+0x84>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	4a17      	ldr	r2, [pc, #92]	; (8008c0c <TIM_OC4_SetConfig+0xc4>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d00b      	beq.n	8008bcc <TIM_OC4_SetConfig+0x84>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4a16      	ldr	r2, [pc, #88]	; (8008c10 <TIM_OC4_SetConfig+0xc8>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d007      	beq.n	8008bcc <TIM_OC4_SetConfig+0x84>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	4a15      	ldr	r2, [pc, #84]	; (8008c14 <TIM_OC4_SetConfig+0xcc>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d003      	beq.n	8008bcc <TIM_OC4_SetConfig+0x84>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	4a14      	ldr	r2, [pc, #80]	; (8008c18 <TIM_OC4_SetConfig+0xd0>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d109      	bne.n	8008be0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008bd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	695b      	ldr	r3, [r3, #20]
 8008bd8:	019b      	lsls	r3, r3, #6
 8008bda:	697a      	ldr	r2, [r7, #20]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	697a      	ldr	r2, [r7, #20]
 8008be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	685a      	ldr	r2, [r3, #4]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	693a      	ldr	r2, [r7, #16]
 8008bf8:	621a      	str	r2, [r3, #32]
}
 8008bfa:	bf00      	nop
 8008bfc:	371c      	adds	r7, #28
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop
 8008c08:	40012c00 	.word	0x40012c00
 8008c0c:	40013400 	.word	0x40013400
 8008c10:	40014000 	.word	0x40014000
 8008c14:	40014400 	.word	0x40014400
 8008c18:	40014800 	.word	0x40014800

08008c1c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a1b      	ldr	r3, [r3, #32]
 8008c30:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	68fa      	ldr	r2, [r7, #12]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008c60:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	041b      	lsls	r3, r3, #16
 8008c68:	693a      	ldr	r2, [r7, #16]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4a17      	ldr	r2, [pc, #92]	; (8008cd0 <TIM_OC5_SetConfig+0xb4>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d00f      	beq.n	8008c96 <TIM_OC5_SetConfig+0x7a>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	4a16      	ldr	r2, [pc, #88]	; (8008cd4 <TIM_OC5_SetConfig+0xb8>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d00b      	beq.n	8008c96 <TIM_OC5_SetConfig+0x7a>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a15      	ldr	r2, [pc, #84]	; (8008cd8 <TIM_OC5_SetConfig+0xbc>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d007      	beq.n	8008c96 <TIM_OC5_SetConfig+0x7a>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a14      	ldr	r2, [pc, #80]	; (8008cdc <TIM_OC5_SetConfig+0xc0>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d003      	beq.n	8008c96 <TIM_OC5_SetConfig+0x7a>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a13      	ldr	r2, [pc, #76]	; (8008ce0 <TIM_OC5_SetConfig+0xc4>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d109      	bne.n	8008caa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	695b      	ldr	r3, [r3, #20]
 8008ca2:	021b      	lsls	r3, r3, #8
 8008ca4:	697a      	ldr	r2, [r7, #20]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	697a      	ldr	r2, [r7, #20]
 8008cae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	685a      	ldr	r2, [r3, #4]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	693a      	ldr	r2, [r7, #16]
 8008cc2:	621a      	str	r2, [r3, #32]
}
 8008cc4:	bf00      	nop
 8008cc6:	371c      	adds	r7, #28
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr
 8008cd0:	40012c00 	.word	0x40012c00
 8008cd4:	40013400 	.word	0x40013400
 8008cd8:	40014000 	.word	0x40014000
 8008cdc:	40014400 	.word	0x40014400
 8008ce0:	40014800 	.word	0x40014800

08008ce4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b087      	sub	sp, #28
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
 8008cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a1b      	ldr	r3, [r3, #32]
 8008cf2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6a1b      	ldr	r3, [r3, #32]
 8008cf8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	685b      	ldr	r3, [r3, #4]
 8008d04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	021b      	lsls	r3, r3, #8
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	051b      	lsls	r3, r3, #20
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	4313      	orrs	r3, r2
 8008d36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a18      	ldr	r2, [pc, #96]	; (8008d9c <TIM_OC6_SetConfig+0xb8>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d00f      	beq.n	8008d60 <TIM_OC6_SetConfig+0x7c>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a17      	ldr	r2, [pc, #92]	; (8008da0 <TIM_OC6_SetConfig+0xbc>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d00b      	beq.n	8008d60 <TIM_OC6_SetConfig+0x7c>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a16      	ldr	r2, [pc, #88]	; (8008da4 <TIM_OC6_SetConfig+0xc0>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d007      	beq.n	8008d60 <TIM_OC6_SetConfig+0x7c>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a15      	ldr	r2, [pc, #84]	; (8008da8 <TIM_OC6_SetConfig+0xc4>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d003      	beq.n	8008d60 <TIM_OC6_SetConfig+0x7c>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a14      	ldr	r2, [pc, #80]	; (8008dac <TIM_OC6_SetConfig+0xc8>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d109      	bne.n	8008d74 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	695b      	ldr	r3, [r3, #20]
 8008d6c:	029b      	lsls	r3, r3, #10
 8008d6e:	697a      	ldr	r2, [r7, #20]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	693a      	ldr	r2, [r7, #16]
 8008d8c:	621a      	str	r2, [r3, #32]
}
 8008d8e:	bf00      	nop
 8008d90:	371c      	adds	r7, #28
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr
 8008d9a:	bf00      	nop
 8008d9c:	40012c00 	.word	0x40012c00
 8008da0:	40013400 	.word	0x40013400
 8008da4:	40014000 	.word	0x40014000
 8008da8:	40014400 	.word	0x40014400
 8008dac:	40014800 	.word	0x40014800

08008db0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b087      	sub	sp, #28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	60b9      	str	r1, [r7, #8]
 8008dba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	f003 031f 	and.w	r3, r3, #31
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6a1a      	ldr	r2, [r3, #32]
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	43db      	mvns	r3, r3
 8008dd2:	401a      	ands	r2, r3
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6a1a      	ldr	r2, [r3, #32]
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	f003 031f 	and.w	r3, r3, #31
 8008de2:	6879      	ldr	r1, [r7, #4]
 8008de4:	fa01 f303 	lsl.w	r3, r1, r3
 8008de8:	431a      	orrs	r2, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	621a      	str	r2, [r3, #32]
}
 8008dee:	bf00      	nop
 8008df0:	371c      	adds	r7, #28
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
	...

08008dfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b085      	sub	sp, #20
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d101      	bne.n	8008e14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e10:	2302      	movs	r3, #2
 8008e12:	e068      	b.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2202      	movs	r2, #2
 8008e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a2e      	ldr	r2, [pc, #184]	; (8008ef4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d004      	beq.n	8008e48 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a2d      	ldr	r2, [pc, #180]	; (8008ef8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d108      	bne.n	8008e5a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008e4e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	68fa      	ldr	r2, [r7, #12]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e60:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	68fa      	ldr	r2, [r7, #12]
 8008e72:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a1e      	ldr	r2, [pc, #120]	; (8008ef4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d01d      	beq.n	8008eba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e86:	d018      	beq.n	8008eba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a1b      	ldr	r2, [pc, #108]	; (8008efc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d013      	beq.n	8008eba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a1a      	ldr	r2, [pc, #104]	; (8008f00 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d00e      	beq.n	8008eba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a18      	ldr	r2, [pc, #96]	; (8008f04 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d009      	beq.n	8008eba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a13      	ldr	r2, [pc, #76]	; (8008ef8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d004      	beq.n	8008eba <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a14      	ldr	r2, [pc, #80]	; (8008f08 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d10c      	bne.n	8008ed4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ec0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	68ba      	ldr	r2, [r7, #8]
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	68ba      	ldr	r2, [r7, #8]
 8008ed2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ee4:	2300      	movs	r3, #0
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3714      	adds	r7, #20
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop
 8008ef4:	40012c00 	.word	0x40012c00
 8008ef8:	40013400 	.word	0x40013400
 8008efc:	40000400 	.word	0x40000400
 8008f00:	40000800 	.word	0x40000800
 8008f04:	40000c00 	.word	0x40000c00
 8008f08:	40014000 	.word	0x40014000

08008f0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b085      	sub	sp, #20
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008f16:	2300      	movs	r3, #0
 8008f18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d101      	bne.n	8008f28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008f24:	2302      	movs	r3, #2
 8008f26:	e065      	b.n	8008ff4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	4313      	orrs	r3, r2
 8008f74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	695b      	ldr	r3, [r3, #20]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	041b      	lsls	r3, r3, #16
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a16      	ldr	r2, [pc, #88]	; (8009000 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d004      	beq.n	8008fb6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a14      	ldr	r2, [pc, #80]	; (8009004 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d115      	bne.n	8008fe2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc0:	051b      	lsls	r3, r3, #20
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	69db      	ldr	r3, [r3, #28]
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	6a1b      	ldr	r3, [r3, #32]
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ff2:	2300      	movs	r3, #0
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3714      	adds	r7, #20
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr
 8009000:	40012c00 	.word	0x40012c00
 8009004:	40013400 	.word	0x40013400

08009008 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009008:	b480      	push	{r7}
 800900a:	b083      	sub	sp, #12
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009010:	bf00      	nop
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009030:	b480      	push	{r7}
 8009032:	b083      	sub	sp, #12
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009038:	bf00      	nop
 800903a:	370c      	adds	r7, #12
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr

08009044 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b082      	sub	sp, #8
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d101      	bne.n	8009056 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009052:	2301      	movs	r3, #1
 8009054:	e040      	b.n	80090d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800905a:	2b00      	cmp	r3, #0
 800905c:	d106      	bne.n	800906c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f7fa f89c 	bl	80031a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2224      	movs	r2, #36	; 0x24
 8009070:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	681a      	ldr	r2, [r3, #0]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f022 0201 	bic.w	r2, r2, #1
 8009080:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009086:	2b00      	cmp	r3, #0
 8009088:	d002      	beq.n	8009090 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 feb6 	bl	8009dfc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fbfb 	bl	800988c <UART_SetConfig>
 8009096:	4603      	mov	r3, r0
 8009098:	2b01      	cmp	r3, #1
 800909a:	d101      	bne.n	80090a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800909c:	2301      	movs	r3, #1
 800909e:	e01b      	b.n	80090d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	685a      	ldr	r2, [r3, #4]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80090ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	689a      	ldr	r2, [r3, #8]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80090be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	681a      	ldr	r2, [r3, #0]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f042 0201 	orr.w	r2, r2, #1
 80090ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 ff35 	bl	8009f40 <UART_CheckIdleState>
 80090d6:	4603      	mov	r3, r0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3708      	adds	r7, #8
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b08a      	sub	sp, #40	; 0x28
 80090e4:	af02      	add	r7, sp, #8
 80090e6:	60f8      	str	r0, [r7, #12]
 80090e8:	60b9      	str	r1, [r7, #8]
 80090ea:	603b      	str	r3, [r7, #0]
 80090ec:	4613      	mov	r3, r2
 80090ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80090f4:	2b20      	cmp	r3, #32
 80090f6:	d178      	bne.n	80091ea <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d002      	beq.n	8009104 <HAL_UART_Transmit+0x24>
 80090fe:	88fb      	ldrh	r3, [r7, #6]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d101      	bne.n	8009108 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009104:	2301      	movs	r3, #1
 8009106:	e071      	b.n	80091ec <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2200      	movs	r2, #0
 800910c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2221      	movs	r2, #33	; 0x21
 8009114:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009116:	f7fb fab5 	bl	8004684 <HAL_GetTick>
 800911a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	88fa      	ldrh	r2, [r7, #6]
 8009120:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	88fa      	ldrh	r2, [r7, #6]
 8009128:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009134:	d108      	bne.n	8009148 <HAL_UART_Transmit+0x68>
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	691b      	ldr	r3, [r3, #16]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d104      	bne.n	8009148 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800913e:	2300      	movs	r3, #0
 8009140:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	61bb      	str	r3, [r7, #24]
 8009146:	e003      	b.n	8009150 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800914c:	2300      	movs	r3, #0
 800914e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009150:	e030      	b.n	80091b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	2200      	movs	r2, #0
 800915a:	2180      	movs	r1, #128	; 0x80
 800915c:	68f8      	ldr	r0, [r7, #12]
 800915e:	f000 ff97 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 8009162:	4603      	mov	r3, r0
 8009164:	2b00      	cmp	r3, #0
 8009166:	d004      	beq.n	8009172 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2220      	movs	r2, #32
 800916c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800916e:	2303      	movs	r3, #3
 8009170:	e03c      	b.n	80091ec <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d10b      	bne.n	8009190 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	881a      	ldrh	r2, [r3, #0]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009184:	b292      	uxth	r2, r2
 8009186:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	3302      	adds	r3, #2
 800918c:	61bb      	str	r3, [r7, #24]
 800918e:	e008      	b.n	80091a2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009190:	69fb      	ldr	r3, [r7, #28]
 8009192:	781a      	ldrb	r2, [r3, #0]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	b292      	uxth	r2, r2
 800919a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800919c:	69fb      	ldr	r3, [r7, #28]
 800919e:	3301      	adds	r3, #1
 80091a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	3b01      	subs	r3, #1
 80091ac:	b29a      	uxth	r2, r3
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d1c8      	bne.n	8009152 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	9300      	str	r3, [sp, #0]
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	2200      	movs	r2, #0
 80091c8:	2140      	movs	r1, #64	; 0x40
 80091ca:	68f8      	ldr	r0, [r7, #12]
 80091cc:	f000 ff60 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d004      	beq.n	80091e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2220      	movs	r2, #32
 80091da:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80091dc:	2303      	movs	r3, #3
 80091de:	e005      	b.n	80091ec <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2220      	movs	r2, #32
 80091e4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80091e6:	2300      	movs	r3, #0
 80091e8:	e000      	b.n	80091ec <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80091ea:	2302      	movs	r3, #2
  }
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3720      	adds	r7, #32
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b08a      	sub	sp, #40	; 0x28
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	4613      	mov	r3, r2
 8009200:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009208:	2b20      	cmp	r3, #32
 800920a:	d137      	bne.n	800927c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d002      	beq.n	8009218 <HAL_UART_Receive_IT+0x24>
 8009212:	88fb      	ldrh	r3, [r7, #6]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d101      	bne.n	800921c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e030      	b.n	800927e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2200      	movs	r2, #0
 8009220:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a18      	ldr	r2, [pc, #96]	; (8009288 <HAL_UART_Receive_IT+0x94>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d01f      	beq.n	800926c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009236:	2b00      	cmp	r3, #0
 8009238:	d018      	beq.n	800926c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	e853 3f00 	ldrex	r3, [r3]
 8009246:	613b      	str	r3, [r7, #16]
   return(result);
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800924e:	627b      	str	r3, [r7, #36]	; 0x24
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	461a      	mov	r2, r3
 8009256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009258:	623b      	str	r3, [r7, #32]
 800925a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800925c:	69f9      	ldr	r1, [r7, #28]
 800925e:	6a3a      	ldr	r2, [r7, #32]
 8009260:	e841 2300 	strex	r3, r2, [r1]
 8009264:	61bb      	str	r3, [r7, #24]
   return(result);
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d1e6      	bne.n	800923a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800926c:	88fb      	ldrh	r3, [r7, #6]
 800926e:	461a      	mov	r2, r3
 8009270:	68b9      	ldr	r1, [r7, #8]
 8009272:	68f8      	ldr	r0, [r7, #12]
 8009274:	f000 ff74 	bl	800a160 <UART_Start_Receive_IT>
 8009278:	4603      	mov	r3, r0
 800927a:	e000      	b.n	800927e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800927c:	2302      	movs	r3, #2
  }
}
 800927e:	4618      	mov	r0, r3
 8009280:	3728      	adds	r7, #40	; 0x28
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	40008000 	.word	0x40008000

0800928c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b0ba      	sub	sp, #232	; 0xe8
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	69db      	ldr	r3, [r3, #28]
 800929a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80092b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80092b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80092ba:	4013      	ands	r3, r2
 80092bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80092c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d115      	bne.n	80092f4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80092c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092cc:	f003 0320 	and.w	r3, r3, #32
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d00f      	beq.n	80092f4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80092d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092d8:	f003 0320 	and.w	r3, r3, #32
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d009      	beq.n	80092f4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	f000 82ae 	beq.w	8009846 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	4798      	blx	r3
      }
      return;
 80092f2:	e2a8      	b.n	8009846 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80092f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	f000 8117 	beq.w	800952c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80092fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009302:	f003 0301 	and.w	r3, r3, #1
 8009306:	2b00      	cmp	r3, #0
 8009308:	d106      	bne.n	8009318 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800930a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800930e:	4b85      	ldr	r3, [pc, #532]	; (8009524 <HAL_UART_IRQHandler+0x298>)
 8009310:	4013      	ands	r3, r2
 8009312:	2b00      	cmp	r3, #0
 8009314:	f000 810a 	beq.w	800952c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800931c:	f003 0301 	and.w	r3, r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	d011      	beq.n	8009348 <HAL_UART_IRQHandler+0xbc>
 8009324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800932c:	2b00      	cmp	r3, #0
 800932e:	d00b      	beq.n	8009348 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2201      	movs	r2, #1
 8009336:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800933e:	f043 0201 	orr.w	r2, r3, #1
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800934c:	f003 0302 	and.w	r3, r3, #2
 8009350:	2b00      	cmp	r3, #0
 8009352:	d011      	beq.n	8009378 <HAL_UART_IRQHandler+0xec>
 8009354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009358:	f003 0301 	and.w	r3, r3, #1
 800935c:	2b00      	cmp	r3, #0
 800935e:	d00b      	beq.n	8009378 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2202      	movs	r2, #2
 8009366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800936e:	f043 0204 	orr.w	r2, r3, #4
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800937c:	f003 0304 	and.w	r3, r3, #4
 8009380:	2b00      	cmp	r3, #0
 8009382:	d011      	beq.n	80093a8 <HAL_UART_IRQHandler+0x11c>
 8009384:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009388:	f003 0301 	and.w	r3, r3, #1
 800938c:	2b00      	cmp	r3, #0
 800938e:	d00b      	beq.n	80093a8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	2204      	movs	r2, #4
 8009396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800939e:	f043 0202 	orr.w	r2, r3, #2
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80093a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093ac:	f003 0308 	and.w	r3, r3, #8
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d017      	beq.n	80093e4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80093b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093b8:	f003 0320 	and.w	r3, r3, #32
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d105      	bne.n	80093cc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80093c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80093c4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d00b      	beq.n	80093e4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2208      	movs	r2, #8
 80093d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093da:	f043 0208 	orr.w	r2, r3, #8
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80093e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d012      	beq.n	8009416 <HAL_UART_IRQHandler+0x18a>
 80093f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d00c      	beq.n	8009416 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009404:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800940c:	f043 0220 	orr.w	r2, r3, #32
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 8214 	beq.w	800984a <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009426:	f003 0320 	and.w	r3, r3, #32
 800942a:	2b00      	cmp	r3, #0
 800942c:	d00d      	beq.n	800944a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800942e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009432:	f003 0320 	and.w	r3, r3, #32
 8009436:	2b00      	cmp	r3, #0
 8009438:	d007      	beq.n	800944a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800943e:	2b00      	cmp	r3, #0
 8009440:	d003      	beq.n	800944a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009450:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800945e:	2b40      	cmp	r3, #64	; 0x40
 8009460:	d005      	beq.n	800946e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009462:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009466:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800946a:	2b00      	cmp	r3, #0
 800946c:	d04f      	beq.n	800950e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 ff3c 	bl	800a2ec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	689b      	ldr	r3, [r3, #8]
 800947a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800947e:	2b40      	cmp	r3, #64	; 0x40
 8009480:	d141      	bne.n	8009506 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	3308      	adds	r3, #8
 8009488:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009490:	e853 3f00 	ldrex	r3, [r3]
 8009494:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009498:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800949c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	3308      	adds	r3, #8
 80094aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80094ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80094b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80094ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80094be:	e841 2300 	strex	r3, r2, [r1]
 80094c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80094c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d1d9      	bne.n	8009482 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d013      	beq.n	80094fe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80094da:	4a13      	ldr	r2, [pc, #76]	; (8009528 <HAL_UART_IRQHandler+0x29c>)
 80094dc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fc fe44 	bl	8006170 <HAL_DMA_Abort_IT>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d017      	beq.n	800951e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80094f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094f4:	687a      	ldr	r2, [r7, #4]
 80094f6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80094f8:	4610      	mov	r0, r2
 80094fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094fc:	e00f      	b.n	800951e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f000 f9ae 	bl	8009860 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009504:	e00b      	b.n	800951e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 f9aa 	bl	8009860 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800950c:	e007      	b.n	800951e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f000 f9a6 	bl	8009860 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800951c:	e195      	b.n	800984a <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800951e:	bf00      	nop
    return;
 8009520:	e193      	b.n	800984a <HAL_UART_IRQHandler+0x5be>
 8009522:	bf00      	nop
 8009524:	04000120 	.word	0x04000120
 8009528:	0800a3b5 	.word	0x0800a3b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009530:	2b01      	cmp	r3, #1
 8009532:	f040 814e 	bne.w	80097d2 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800953a:	f003 0310 	and.w	r3, r3, #16
 800953e:	2b00      	cmp	r3, #0
 8009540:	f000 8147 	beq.w	80097d2 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009548:	f003 0310 	and.w	r3, r3, #16
 800954c:	2b00      	cmp	r3, #0
 800954e:	f000 8140 	beq.w	80097d2 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	2210      	movs	r2, #16
 8009558:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009564:	2b40      	cmp	r3, #64	; 0x40
 8009566:	f040 80b8 	bne.w	80096da <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	685b      	ldr	r3, [r3, #4]
 8009572:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009576:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800957a:	2b00      	cmp	r3, #0
 800957c:	f000 8167 	beq.w	800984e <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800958a:	429a      	cmp	r2, r3
 800958c:	f080 815f 	bcs.w	800984e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009596:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f003 0320 	and.w	r3, r3, #32
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	f040 8086 	bne.w	80096b8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80095b8:	e853 3f00 	ldrex	r3, [r3]
 80095bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80095c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80095c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	461a      	mov	r2, r3
 80095d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80095d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80095da:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80095e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80095e6:	e841 2300 	strex	r3, r2, [r1]
 80095ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80095ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d1da      	bne.n	80095ac <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	3308      	adds	r3, #8
 80095fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009600:	e853 3f00 	ldrex	r3, [r3]
 8009604:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009606:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009608:	f023 0301 	bic.w	r3, r3, #1
 800960c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	3308      	adds	r3, #8
 8009616:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800961a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800961e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009620:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009622:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009626:	e841 2300 	strex	r3, r2, [r1]
 800962a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800962c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1e1      	bne.n	80095f6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	3308      	adds	r3, #8
 8009638:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800963c:	e853 3f00 	ldrex	r3, [r3]
 8009640:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009642:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009644:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009648:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	3308      	adds	r3, #8
 8009652:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009656:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009658:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800965c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800965e:	e841 2300 	strex	r3, r2, [r1]
 8009662:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009664:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009666:	2b00      	cmp	r3, #0
 8009668:	d1e3      	bne.n	8009632 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2220      	movs	r2, #32
 800966e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2200      	movs	r2, #0
 8009676:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800967e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009680:	e853 3f00 	ldrex	r3, [r3]
 8009684:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009686:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009688:	f023 0310 	bic.w	r3, r3, #16
 800968c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	461a      	mov	r2, r3
 8009696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800969a:	65bb      	str	r3, [r7, #88]	; 0x58
 800969c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800969e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80096a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80096a2:	e841 2300 	strex	r3, r2, [r1]
 80096a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80096a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1e4      	bne.n	8009678 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fc fd1e 	bl	80060f4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2202      	movs	r2, #2
 80096bc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	1ad3      	subs	r3, r2, r3
 80096ce:	b29b      	uxth	r3, r3
 80096d0:	4619      	mov	r1, r3
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f000 f8ce 	bl	8009874 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80096d8:	e0b9      	b.n	800984e <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	1ad3      	subs	r3, r2, r3
 80096ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80096f4:	b29b      	uxth	r3, r3
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	f000 80ab 	beq.w	8009852 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 80096fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009700:	2b00      	cmp	r3, #0
 8009702:	f000 80a6 	beq.w	8009852 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800970e:	e853 3f00 	ldrex	r3, [r3]
 8009712:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009716:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800971a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	461a      	mov	r2, r3
 8009724:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009728:	647b      	str	r3, [r7, #68]	; 0x44
 800972a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800972e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009730:	e841 2300 	strex	r3, r2, [r1]
 8009734:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009738:	2b00      	cmp	r3, #0
 800973a:	d1e4      	bne.n	8009706 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	3308      	adds	r3, #8
 8009742:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009746:	e853 3f00 	ldrex	r3, [r3]
 800974a:	623b      	str	r3, [r7, #32]
   return(result);
 800974c:	6a3b      	ldr	r3, [r7, #32]
 800974e:	f023 0301 	bic.w	r3, r3, #1
 8009752:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	3308      	adds	r3, #8
 800975c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009760:	633a      	str	r2, [r7, #48]	; 0x30
 8009762:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009764:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009766:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009768:	e841 2300 	strex	r3, r2, [r1]
 800976c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800976e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009770:	2b00      	cmp	r3, #0
 8009772:	d1e3      	bne.n	800973c <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2220      	movs	r2, #32
 8009778:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2200      	movs	r2, #0
 8009780:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2200      	movs	r2, #0
 8009786:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	e853 3f00 	ldrex	r3, [r3]
 8009794:	60fb      	str	r3, [r7, #12]
   return(result);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f023 0310 	bic.w	r3, r3, #16
 800979c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	461a      	mov	r2, r3
 80097a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80097aa:	61fb      	str	r3, [r7, #28]
 80097ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ae:	69b9      	ldr	r1, [r7, #24]
 80097b0:	69fa      	ldr	r2, [r7, #28]
 80097b2:	e841 2300 	strex	r3, r2, [r1]
 80097b6:	617b      	str	r3, [r7, #20]
   return(result);
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1e4      	bne.n	8009788 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2202      	movs	r2, #2
 80097c2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80097c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80097c8:	4619      	mov	r1, r3
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f000 f852 	bl	8009874 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80097d0:	e03f      	b.n	8009852 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80097d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d00e      	beq.n	80097fc <HAL_UART_IRQHandler+0x570>
 80097de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80097e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d008      	beq.n	80097fc <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80097f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 ffd9 	bl	800a7ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80097fa:	e02d      	b.n	8009858 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80097fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009804:	2b00      	cmp	r3, #0
 8009806:	d00e      	beq.n	8009826 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800980c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009810:	2b00      	cmp	r3, #0
 8009812:	d008      	beq.n	8009826 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009818:	2b00      	cmp	r3, #0
 800981a:	d01c      	beq.n	8009856 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	4798      	blx	r3
    }
    return;
 8009824:	e017      	b.n	8009856 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800982a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800982e:	2b00      	cmp	r3, #0
 8009830:	d012      	beq.n	8009858 <HAL_UART_IRQHandler+0x5cc>
 8009832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800983a:	2b00      	cmp	r3, #0
 800983c:	d00c      	beq.n	8009858 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fdce 	bl	800a3e0 <UART_EndTransmit_IT>
    return;
 8009844:	e008      	b.n	8009858 <HAL_UART_IRQHandler+0x5cc>
      return;
 8009846:	bf00      	nop
 8009848:	e006      	b.n	8009858 <HAL_UART_IRQHandler+0x5cc>
    return;
 800984a:	bf00      	nop
 800984c:	e004      	b.n	8009858 <HAL_UART_IRQHandler+0x5cc>
      return;
 800984e:	bf00      	nop
 8009850:	e002      	b.n	8009858 <HAL_UART_IRQHandler+0x5cc>
      return;
 8009852:	bf00      	nop
 8009854:	e000      	b.n	8009858 <HAL_UART_IRQHandler+0x5cc>
    return;
 8009856:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8009858:	37e8      	adds	r7, #232	; 0xe8
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
 800985e:	bf00      	nop

08009860 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009860:	b480      	push	{r7}
 8009862:	b083      	sub	sp, #12
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009868:	bf00      	nop
 800986a:	370c      	adds	r7, #12
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	460b      	mov	r3, r1
 800987e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009880:	bf00      	nop
 8009882:	370c      	adds	r7, #12
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr

0800988c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800988c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009890:	b08a      	sub	sp, #40	; 0x28
 8009892:	af00      	add	r7, sp, #0
 8009894:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009896:	2300      	movs	r3, #0
 8009898:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	689a      	ldr	r2, [r3, #8]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	691b      	ldr	r3, [r3, #16]
 80098a4:	431a      	orrs	r2, r3
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	695b      	ldr	r3, [r3, #20]
 80098aa:	431a      	orrs	r2, r3
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	69db      	ldr	r3, [r3, #28]
 80098b0:	4313      	orrs	r3, r2
 80098b2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	4ba4      	ldr	r3, [pc, #656]	; (8009b4c <UART_SetConfig+0x2c0>)
 80098bc:	4013      	ands	r3, r2
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	6812      	ldr	r2, [r2, #0]
 80098c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098c4:	430b      	orrs	r3, r1
 80098c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	68da      	ldr	r2, [r3, #12]
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	430a      	orrs	r2, r1
 80098dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	699b      	ldr	r3, [r3, #24]
 80098e2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a99      	ldr	r2, [pc, #612]	; (8009b50 <UART_SetConfig+0x2c4>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d004      	beq.n	80098f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	6a1b      	ldr	r3, [r3, #32]
 80098f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098f4:	4313      	orrs	r3, r2
 80098f6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009908:	430a      	orrs	r2, r1
 800990a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a90      	ldr	r2, [pc, #576]	; (8009b54 <UART_SetConfig+0x2c8>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d126      	bne.n	8009964 <UART_SetConfig+0xd8>
 8009916:	4b90      	ldr	r3, [pc, #576]	; (8009b58 <UART_SetConfig+0x2cc>)
 8009918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800991c:	f003 0303 	and.w	r3, r3, #3
 8009920:	2b03      	cmp	r3, #3
 8009922:	d81b      	bhi.n	800995c <UART_SetConfig+0xd0>
 8009924:	a201      	add	r2, pc, #4	; (adr r2, 800992c <UART_SetConfig+0xa0>)
 8009926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800992a:	bf00      	nop
 800992c:	0800993d 	.word	0x0800993d
 8009930:	0800994d 	.word	0x0800994d
 8009934:	08009945 	.word	0x08009945
 8009938:	08009955 	.word	0x08009955
 800993c:	2301      	movs	r3, #1
 800993e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009942:	e116      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009944:	2302      	movs	r3, #2
 8009946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800994a:	e112      	b.n	8009b72 <UART_SetConfig+0x2e6>
 800994c:	2304      	movs	r3, #4
 800994e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009952:	e10e      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009954:	2308      	movs	r3, #8
 8009956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800995a:	e10a      	b.n	8009b72 <UART_SetConfig+0x2e6>
 800995c:	2310      	movs	r3, #16
 800995e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009962:	e106      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4a7c      	ldr	r2, [pc, #496]	; (8009b5c <UART_SetConfig+0x2d0>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d138      	bne.n	80099e0 <UART_SetConfig+0x154>
 800996e:	4b7a      	ldr	r3, [pc, #488]	; (8009b58 <UART_SetConfig+0x2cc>)
 8009970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009974:	f003 030c 	and.w	r3, r3, #12
 8009978:	2b0c      	cmp	r3, #12
 800997a:	d82d      	bhi.n	80099d8 <UART_SetConfig+0x14c>
 800997c:	a201      	add	r2, pc, #4	; (adr r2, 8009984 <UART_SetConfig+0xf8>)
 800997e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009982:	bf00      	nop
 8009984:	080099b9 	.word	0x080099b9
 8009988:	080099d9 	.word	0x080099d9
 800998c:	080099d9 	.word	0x080099d9
 8009990:	080099d9 	.word	0x080099d9
 8009994:	080099c9 	.word	0x080099c9
 8009998:	080099d9 	.word	0x080099d9
 800999c:	080099d9 	.word	0x080099d9
 80099a0:	080099d9 	.word	0x080099d9
 80099a4:	080099c1 	.word	0x080099c1
 80099a8:	080099d9 	.word	0x080099d9
 80099ac:	080099d9 	.word	0x080099d9
 80099b0:	080099d9 	.word	0x080099d9
 80099b4:	080099d1 	.word	0x080099d1
 80099b8:	2300      	movs	r3, #0
 80099ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099be:	e0d8      	b.n	8009b72 <UART_SetConfig+0x2e6>
 80099c0:	2302      	movs	r3, #2
 80099c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099c6:	e0d4      	b.n	8009b72 <UART_SetConfig+0x2e6>
 80099c8:	2304      	movs	r3, #4
 80099ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099ce:	e0d0      	b.n	8009b72 <UART_SetConfig+0x2e6>
 80099d0:	2308      	movs	r3, #8
 80099d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099d6:	e0cc      	b.n	8009b72 <UART_SetConfig+0x2e6>
 80099d8:	2310      	movs	r3, #16
 80099da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099de:	e0c8      	b.n	8009b72 <UART_SetConfig+0x2e6>
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	4a5e      	ldr	r2, [pc, #376]	; (8009b60 <UART_SetConfig+0x2d4>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d125      	bne.n	8009a36 <UART_SetConfig+0x1aa>
 80099ea:	4b5b      	ldr	r3, [pc, #364]	; (8009b58 <UART_SetConfig+0x2cc>)
 80099ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099f0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80099f4:	2b30      	cmp	r3, #48	; 0x30
 80099f6:	d016      	beq.n	8009a26 <UART_SetConfig+0x19a>
 80099f8:	2b30      	cmp	r3, #48	; 0x30
 80099fa:	d818      	bhi.n	8009a2e <UART_SetConfig+0x1a2>
 80099fc:	2b20      	cmp	r3, #32
 80099fe:	d00a      	beq.n	8009a16 <UART_SetConfig+0x18a>
 8009a00:	2b20      	cmp	r3, #32
 8009a02:	d814      	bhi.n	8009a2e <UART_SetConfig+0x1a2>
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d002      	beq.n	8009a0e <UART_SetConfig+0x182>
 8009a08:	2b10      	cmp	r3, #16
 8009a0a:	d008      	beq.n	8009a1e <UART_SetConfig+0x192>
 8009a0c:	e00f      	b.n	8009a2e <UART_SetConfig+0x1a2>
 8009a0e:	2300      	movs	r3, #0
 8009a10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a14:	e0ad      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a16:	2302      	movs	r3, #2
 8009a18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a1c:	e0a9      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a1e:	2304      	movs	r3, #4
 8009a20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a24:	e0a5      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a26:	2308      	movs	r3, #8
 8009a28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a2c:	e0a1      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a2e:	2310      	movs	r3, #16
 8009a30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a34:	e09d      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a4a      	ldr	r2, [pc, #296]	; (8009b64 <UART_SetConfig+0x2d8>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d125      	bne.n	8009a8c <UART_SetConfig+0x200>
 8009a40:	4b45      	ldr	r3, [pc, #276]	; (8009b58 <UART_SetConfig+0x2cc>)
 8009a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a46:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009a4a:	2bc0      	cmp	r3, #192	; 0xc0
 8009a4c:	d016      	beq.n	8009a7c <UART_SetConfig+0x1f0>
 8009a4e:	2bc0      	cmp	r3, #192	; 0xc0
 8009a50:	d818      	bhi.n	8009a84 <UART_SetConfig+0x1f8>
 8009a52:	2b80      	cmp	r3, #128	; 0x80
 8009a54:	d00a      	beq.n	8009a6c <UART_SetConfig+0x1e0>
 8009a56:	2b80      	cmp	r3, #128	; 0x80
 8009a58:	d814      	bhi.n	8009a84 <UART_SetConfig+0x1f8>
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d002      	beq.n	8009a64 <UART_SetConfig+0x1d8>
 8009a5e:	2b40      	cmp	r3, #64	; 0x40
 8009a60:	d008      	beq.n	8009a74 <UART_SetConfig+0x1e8>
 8009a62:	e00f      	b.n	8009a84 <UART_SetConfig+0x1f8>
 8009a64:	2300      	movs	r3, #0
 8009a66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a6a:	e082      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a6c:	2302      	movs	r3, #2
 8009a6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a72:	e07e      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a74:	2304      	movs	r3, #4
 8009a76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a7a:	e07a      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a7c:	2308      	movs	r3, #8
 8009a7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a82:	e076      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a84:	2310      	movs	r3, #16
 8009a86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a8a:	e072      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a35      	ldr	r2, [pc, #212]	; (8009b68 <UART_SetConfig+0x2dc>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d12a      	bne.n	8009aec <UART_SetConfig+0x260>
 8009a96:	4b30      	ldr	r3, [pc, #192]	; (8009b58 <UART_SetConfig+0x2cc>)
 8009a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009aa0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009aa4:	d01a      	beq.n	8009adc <UART_SetConfig+0x250>
 8009aa6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009aaa:	d81b      	bhi.n	8009ae4 <UART_SetConfig+0x258>
 8009aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ab0:	d00c      	beq.n	8009acc <UART_SetConfig+0x240>
 8009ab2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ab6:	d815      	bhi.n	8009ae4 <UART_SetConfig+0x258>
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d003      	beq.n	8009ac4 <UART_SetConfig+0x238>
 8009abc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ac0:	d008      	beq.n	8009ad4 <UART_SetConfig+0x248>
 8009ac2:	e00f      	b.n	8009ae4 <UART_SetConfig+0x258>
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009aca:	e052      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009acc:	2302      	movs	r3, #2
 8009ace:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009ad2:	e04e      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009ad4:	2304      	movs	r3, #4
 8009ad6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009ada:	e04a      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009adc:	2308      	movs	r3, #8
 8009ade:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009ae2:	e046      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009ae4:	2310      	movs	r3, #16
 8009ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009aea:	e042      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a17      	ldr	r2, [pc, #92]	; (8009b50 <UART_SetConfig+0x2c4>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d13a      	bne.n	8009b6c <UART_SetConfig+0x2e0>
 8009af6:	4b18      	ldr	r3, [pc, #96]	; (8009b58 <UART_SetConfig+0x2cc>)
 8009af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009afc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009b00:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009b04:	d01a      	beq.n	8009b3c <UART_SetConfig+0x2b0>
 8009b06:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009b0a:	d81b      	bhi.n	8009b44 <UART_SetConfig+0x2b8>
 8009b0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b10:	d00c      	beq.n	8009b2c <UART_SetConfig+0x2a0>
 8009b12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b16:	d815      	bhi.n	8009b44 <UART_SetConfig+0x2b8>
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d003      	beq.n	8009b24 <UART_SetConfig+0x298>
 8009b1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b20:	d008      	beq.n	8009b34 <UART_SetConfig+0x2a8>
 8009b22:	e00f      	b.n	8009b44 <UART_SetConfig+0x2b8>
 8009b24:	2300      	movs	r3, #0
 8009b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009b2a:	e022      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009b32:	e01e      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009b34:	2304      	movs	r3, #4
 8009b36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009b3a:	e01a      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009b3c:	2308      	movs	r3, #8
 8009b3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009b42:	e016      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009b44:	2310      	movs	r3, #16
 8009b46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009b4a:	e012      	b.n	8009b72 <UART_SetConfig+0x2e6>
 8009b4c:	efff69f3 	.word	0xefff69f3
 8009b50:	40008000 	.word	0x40008000
 8009b54:	40013800 	.word	0x40013800
 8009b58:	40021000 	.word	0x40021000
 8009b5c:	40004400 	.word	0x40004400
 8009b60:	40004800 	.word	0x40004800
 8009b64:	40004c00 	.word	0x40004c00
 8009b68:	40005000 	.word	0x40005000
 8009b6c:	2310      	movs	r3, #16
 8009b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a9f      	ldr	r2, [pc, #636]	; (8009df4 <UART_SetConfig+0x568>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d17a      	bne.n	8009c72 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009b7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b80:	2b08      	cmp	r3, #8
 8009b82:	d824      	bhi.n	8009bce <UART_SetConfig+0x342>
 8009b84:	a201      	add	r2, pc, #4	; (adr r2, 8009b8c <UART_SetConfig+0x300>)
 8009b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b8a:	bf00      	nop
 8009b8c:	08009bb1 	.word	0x08009bb1
 8009b90:	08009bcf 	.word	0x08009bcf
 8009b94:	08009bb9 	.word	0x08009bb9
 8009b98:	08009bcf 	.word	0x08009bcf
 8009b9c:	08009bbf 	.word	0x08009bbf
 8009ba0:	08009bcf 	.word	0x08009bcf
 8009ba4:	08009bcf 	.word	0x08009bcf
 8009ba8:	08009bcf 	.word	0x08009bcf
 8009bac:	08009bc7 	.word	0x08009bc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bb0:	f7fd fbe2 	bl	8007378 <HAL_RCC_GetPCLK1Freq>
 8009bb4:	61f8      	str	r0, [r7, #28]
        break;
 8009bb6:	e010      	b.n	8009bda <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bb8:	4b8f      	ldr	r3, [pc, #572]	; (8009df8 <UART_SetConfig+0x56c>)
 8009bba:	61fb      	str	r3, [r7, #28]
        break;
 8009bbc:	e00d      	b.n	8009bda <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bbe:	f7fd fb43 	bl	8007248 <HAL_RCC_GetSysClockFreq>
 8009bc2:	61f8      	str	r0, [r7, #28]
        break;
 8009bc4:	e009      	b.n	8009bda <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009bca:	61fb      	str	r3, [r7, #28]
        break;
 8009bcc:	e005      	b.n	8009bda <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009bd8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	f000 80fb 	beq.w	8009dd8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	685a      	ldr	r2, [r3, #4]
 8009be6:	4613      	mov	r3, r2
 8009be8:	005b      	lsls	r3, r3, #1
 8009bea:	4413      	add	r3, r2
 8009bec:	69fa      	ldr	r2, [r7, #28]
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	d305      	bcc.n	8009bfe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009bf8:	69fa      	ldr	r2, [r7, #28]
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d903      	bls.n	8009c06 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009c04:	e0e8      	b.n	8009dd8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009c06:	69fb      	ldr	r3, [r7, #28]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	461c      	mov	r4, r3
 8009c0c:	4615      	mov	r5, r2
 8009c0e:	f04f 0200 	mov.w	r2, #0
 8009c12:	f04f 0300 	mov.w	r3, #0
 8009c16:	022b      	lsls	r3, r5, #8
 8009c18:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009c1c:	0222      	lsls	r2, r4, #8
 8009c1e:	68f9      	ldr	r1, [r7, #12]
 8009c20:	6849      	ldr	r1, [r1, #4]
 8009c22:	0849      	lsrs	r1, r1, #1
 8009c24:	2000      	movs	r0, #0
 8009c26:	4688      	mov	r8, r1
 8009c28:	4681      	mov	r9, r0
 8009c2a:	eb12 0a08 	adds.w	sl, r2, r8
 8009c2e:	eb43 0b09 	adc.w	fp, r3, r9
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	603b      	str	r3, [r7, #0]
 8009c3a:	607a      	str	r2, [r7, #4]
 8009c3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c40:	4650      	mov	r0, sl
 8009c42:	4659      	mov	r1, fp
 8009c44:	f7f6 ffd0 	bl	8000be8 <__aeabi_uldivmod>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	460b      	mov	r3, r1
 8009c4c:	4613      	mov	r3, r2
 8009c4e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009c50:	69bb      	ldr	r3, [r7, #24]
 8009c52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c56:	d308      	bcc.n	8009c6a <UART_SetConfig+0x3de>
 8009c58:	69bb      	ldr	r3, [r7, #24]
 8009c5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c5e:	d204      	bcs.n	8009c6a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	69ba      	ldr	r2, [r7, #24]
 8009c66:	60da      	str	r2, [r3, #12]
 8009c68:	e0b6      	b.n	8009dd8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009c70:	e0b2      	b.n	8009dd8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	69db      	ldr	r3, [r3, #28]
 8009c76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c7a:	d15e      	bne.n	8009d3a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009c80:	2b08      	cmp	r3, #8
 8009c82:	d828      	bhi.n	8009cd6 <UART_SetConfig+0x44a>
 8009c84:	a201      	add	r2, pc, #4	; (adr r2, 8009c8c <UART_SetConfig+0x400>)
 8009c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c8a:	bf00      	nop
 8009c8c:	08009cb1 	.word	0x08009cb1
 8009c90:	08009cb9 	.word	0x08009cb9
 8009c94:	08009cc1 	.word	0x08009cc1
 8009c98:	08009cd7 	.word	0x08009cd7
 8009c9c:	08009cc7 	.word	0x08009cc7
 8009ca0:	08009cd7 	.word	0x08009cd7
 8009ca4:	08009cd7 	.word	0x08009cd7
 8009ca8:	08009cd7 	.word	0x08009cd7
 8009cac:	08009ccf 	.word	0x08009ccf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009cb0:	f7fd fb62 	bl	8007378 <HAL_RCC_GetPCLK1Freq>
 8009cb4:	61f8      	str	r0, [r7, #28]
        break;
 8009cb6:	e014      	b.n	8009ce2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009cb8:	f7fd fb74 	bl	80073a4 <HAL_RCC_GetPCLK2Freq>
 8009cbc:	61f8      	str	r0, [r7, #28]
        break;
 8009cbe:	e010      	b.n	8009ce2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009cc0:	4b4d      	ldr	r3, [pc, #308]	; (8009df8 <UART_SetConfig+0x56c>)
 8009cc2:	61fb      	str	r3, [r7, #28]
        break;
 8009cc4:	e00d      	b.n	8009ce2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009cc6:	f7fd fabf 	bl	8007248 <HAL_RCC_GetSysClockFreq>
 8009cca:	61f8      	str	r0, [r7, #28]
        break;
 8009ccc:	e009      	b.n	8009ce2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009cd2:	61fb      	str	r3, [r7, #28]
        break;
 8009cd4:	e005      	b.n	8009ce2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009ce0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009ce2:	69fb      	ldr	r3, [r7, #28]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d077      	beq.n	8009dd8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009ce8:	69fb      	ldr	r3, [r7, #28]
 8009cea:	005a      	lsls	r2, r3, #1
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	685b      	ldr	r3, [r3, #4]
 8009cf0:	085b      	lsrs	r3, r3, #1
 8009cf2:	441a      	add	r2, r3
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cfc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cfe:	69bb      	ldr	r3, [r7, #24]
 8009d00:	2b0f      	cmp	r3, #15
 8009d02:	d916      	bls.n	8009d32 <UART_SetConfig+0x4a6>
 8009d04:	69bb      	ldr	r3, [r7, #24]
 8009d06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d0a:	d212      	bcs.n	8009d32 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d0c:	69bb      	ldr	r3, [r7, #24]
 8009d0e:	b29b      	uxth	r3, r3
 8009d10:	f023 030f 	bic.w	r3, r3, #15
 8009d14:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d16:	69bb      	ldr	r3, [r7, #24]
 8009d18:	085b      	lsrs	r3, r3, #1
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	f003 0307 	and.w	r3, r3, #7
 8009d20:	b29a      	uxth	r2, r3
 8009d22:	8afb      	ldrh	r3, [r7, #22]
 8009d24:	4313      	orrs	r3, r2
 8009d26:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	8afa      	ldrh	r2, [r7, #22]
 8009d2e:	60da      	str	r2, [r3, #12]
 8009d30:	e052      	b.n	8009dd8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009d32:	2301      	movs	r3, #1
 8009d34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009d38:	e04e      	b.n	8009dd8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009d3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009d3e:	2b08      	cmp	r3, #8
 8009d40:	d827      	bhi.n	8009d92 <UART_SetConfig+0x506>
 8009d42:	a201      	add	r2, pc, #4	; (adr r2, 8009d48 <UART_SetConfig+0x4bc>)
 8009d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d48:	08009d6d 	.word	0x08009d6d
 8009d4c:	08009d75 	.word	0x08009d75
 8009d50:	08009d7d 	.word	0x08009d7d
 8009d54:	08009d93 	.word	0x08009d93
 8009d58:	08009d83 	.word	0x08009d83
 8009d5c:	08009d93 	.word	0x08009d93
 8009d60:	08009d93 	.word	0x08009d93
 8009d64:	08009d93 	.word	0x08009d93
 8009d68:	08009d8b 	.word	0x08009d8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d6c:	f7fd fb04 	bl	8007378 <HAL_RCC_GetPCLK1Freq>
 8009d70:	61f8      	str	r0, [r7, #28]
        break;
 8009d72:	e014      	b.n	8009d9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d74:	f7fd fb16 	bl	80073a4 <HAL_RCC_GetPCLK2Freq>
 8009d78:	61f8      	str	r0, [r7, #28]
        break;
 8009d7a:	e010      	b.n	8009d9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d7c:	4b1e      	ldr	r3, [pc, #120]	; (8009df8 <UART_SetConfig+0x56c>)
 8009d7e:	61fb      	str	r3, [r7, #28]
        break;
 8009d80:	e00d      	b.n	8009d9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d82:	f7fd fa61 	bl	8007248 <HAL_RCC_GetSysClockFreq>
 8009d86:	61f8      	str	r0, [r7, #28]
        break;
 8009d88:	e009      	b.n	8009d9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d8e:	61fb      	str	r3, [r7, #28]
        break;
 8009d90:	e005      	b.n	8009d9e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009d92:	2300      	movs	r3, #0
 8009d94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009d96:	2301      	movs	r3, #1
 8009d98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009d9c:	bf00      	nop
    }

    if (pclk != 0U)
 8009d9e:	69fb      	ldr	r3, [r7, #28]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d019      	beq.n	8009dd8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	085a      	lsrs	r2, r3, #1
 8009daa:	69fb      	ldr	r3, [r7, #28]
 8009dac:	441a      	add	r2, r3
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009db6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009db8:	69bb      	ldr	r3, [r7, #24]
 8009dba:	2b0f      	cmp	r3, #15
 8009dbc:	d909      	bls.n	8009dd2 <UART_SetConfig+0x546>
 8009dbe:	69bb      	ldr	r3, [r7, #24]
 8009dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009dc4:	d205      	bcs.n	8009dd2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	b29a      	uxth	r2, r3
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	60da      	str	r2, [r3, #12]
 8009dd0:	e002      	b.n	8009dd8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2200      	movs	r2, #0
 8009de2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8009de4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3728      	adds	r7, #40	; 0x28
 8009dec:	46bd      	mov	sp, r7
 8009dee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009df2:	bf00      	nop
 8009df4:	40008000 	.word	0x40008000
 8009df8:	00f42400 	.word	0x00f42400

08009dfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b083      	sub	sp, #12
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e08:	f003 0308 	and.w	r3, r3, #8
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d00a      	beq.n	8009e26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	430a      	orrs	r2, r1
 8009e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e2a:	f003 0301 	and.w	r3, r3, #1
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d00a      	beq.n	8009e48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	430a      	orrs	r2, r1
 8009e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e4c:	f003 0302 	and.w	r3, r3, #2
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d00a      	beq.n	8009e6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	430a      	orrs	r2, r1
 8009e68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e6e:	f003 0304 	and.w	r3, r3, #4
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d00a      	beq.n	8009e8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	430a      	orrs	r2, r1
 8009e8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e90:	f003 0310 	and.w	r3, r3, #16
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d00a      	beq.n	8009eae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	430a      	orrs	r2, r1
 8009eac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb2:	f003 0320 	and.w	r3, r3, #32
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d00a      	beq.n	8009ed0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	689b      	ldr	r3, [r3, #8]
 8009ec0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	430a      	orrs	r2, r1
 8009ece:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d01a      	beq.n	8009f12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	430a      	orrs	r2, r1
 8009ef0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009efa:	d10a      	bne.n	8009f12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	430a      	orrs	r2, r1
 8009f10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d00a      	beq.n	8009f34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	685b      	ldr	r3, [r3, #4]
 8009f24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	430a      	orrs	r2, r1
 8009f32:	605a      	str	r2, [r3, #4]
  }
}
 8009f34:	bf00      	nop
 8009f36:	370c      	adds	r7, #12
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b098      	sub	sp, #96	; 0x60
 8009f44:	af02      	add	r7, sp, #8
 8009f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f50:	f7fa fb98 	bl	8004684 <HAL_GetTick>
 8009f54:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f003 0308 	and.w	r3, r3, #8
 8009f60:	2b08      	cmp	r3, #8
 8009f62:	d12e      	bne.n	8009fc2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009f68:	9300      	str	r3, [sp, #0]
 8009f6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 f88c 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d021      	beq.n	8009fc2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f86:	e853 3f00 	ldrex	r3, [r3]
 8009f8a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f92:	653b      	str	r3, [r7, #80]	; 0x50
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	461a      	mov	r2, r3
 8009f9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f9c:	647b      	str	r3, [r7, #68]	; 0x44
 8009f9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009fa2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009fa4:	e841 2300 	strex	r3, r2, [r1]
 8009fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d1e6      	bne.n	8009f7e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2220      	movs	r2, #32
 8009fb4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fbe:	2303      	movs	r3, #3
 8009fc0:	e062      	b.n	800a088 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f003 0304 	and.w	r3, r3, #4
 8009fcc:	2b04      	cmp	r3, #4
 8009fce:	d149      	bne.n	800a064 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009fd4:	9300      	str	r3, [sp, #0]
 8009fd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009fd8:	2200      	movs	r2, #0
 8009fda:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 f856 	bl	800a090 <UART_WaitOnFlagUntilTimeout>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d03c      	beq.n	800a064 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ff2:	e853 3f00 	ldrex	r3, [r3]
 8009ff6:	623b      	str	r3, [r7, #32]
   return(result);
 8009ff8:	6a3b      	ldr	r3, [r7, #32]
 8009ffa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	461a      	mov	r2, r3
 800a006:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a008:	633b      	str	r3, [r7, #48]	; 0x30
 800a00a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a00c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a00e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a010:	e841 2300 	strex	r3, r2, [r1]
 800a014:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d1e6      	bne.n	8009fea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	3308      	adds	r3, #8
 800a022:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	e853 3f00 	ldrex	r3, [r3]
 800a02a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f023 0301 	bic.w	r3, r3, #1
 800a032:	64bb      	str	r3, [r7, #72]	; 0x48
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	3308      	adds	r3, #8
 800a03a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a03c:	61fa      	str	r2, [r7, #28]
 800a03e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a040:	69b9      	ldr	r1, [r7, #24]
 800a042:	69fa      	ldr	r2, [r7, #28]
 800a044:	e841 2300 	strex	r3, r2, [r1]
 800a048:	617b      	str	r3, [r7, #20]
   return(result);
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d1e5      	bne.n	800a01c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2220      	movs	r2, #32
 800a054:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a060:	2303      	movs	r3, #3
 800a062:	e011      	b.n	800a088 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2220      	movs	r2, #32
 800a068:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2220      	movs	r2, #32
 800a06e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2200      	movs	r2, #0
 800a076:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2200      	movs	r2, #0
 800a07c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a086:	2300      	movs	r3, #0
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3758      	adds	r7, #88	; 0x58
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	60f8      	str	r0, [r7, #12]
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	603b      	str	r3, [r7, #0]
 800a09c:	4613      	mov	r3, r2
 800a09e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0a0:	e049      	b.n	800a136 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0a8:	d045      	beq.n	800a136 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0aa:	f7fa faeb 	bl	8004684 <HAL_GetTick>
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	1ad3      	subs	r3, r2, r3
 800a0b4:	69ba      	ldr	r2, [r7, #24]
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d302      	bcc.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a0ba:	69bb      	ldr	r3, [r7, #24]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d101      	bne.n	800a0c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a0c0:	2303      	movs	r3, #3
 800a0c2:	e048      	b.n	800a156 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f003 0304 	and.w	r3, r3, #4
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d031      	beq.n	800a136 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	69db      	ldr	r3, [r3, #28]
 800a0d8:	f003 0308 	and.w	r3, r3, #8
 800a0dc:	2b08      	cmp	r3, #8
 800a0de:	d110      	bne.n	800a102 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	2208      	movs	r2, #8
 800a0e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0e8:	68f8      	ldr	r0, [r7, #12]
 800a0ea:	f000 f8ff 	bl	800a2ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	2208      	movs	r2, #8
 800a0f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800a0fe:	2301      	movs	r3, #1
 800a100:	e029      	b.n	800a156 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	69db      	ldr	r3, [r3, #28]
 800a108:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a10c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a110:	d111      	bne.n	800a136 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a11a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f000 f8e5 	bl	800a2ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	2220      	movs	r2, #32
 800a126:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2200      	movs	r2, #0
 800a12e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800a132:	2303      	movs	r3, #3
 800a134:	e00f      	b.n	800a156 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	69da      	ldr	r2, [r3, #28]
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	4013      	ands	r3, r2
 800a140:	68ba      	ldr	r2, [r7, #8]
 800a142:	429a      	cmp	r2, r3
 800a144:	bf0c      	ite	eq
 800a146:	2301      	moveq	r3, #1
 800a148:	2300      	movne	r3, #0
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	461a      	mov	r2, r3
 800a14e:	79fb      	ldrb	r3, [r7, #7]
 800a150:	429a      	cmp	r2, r3
 800a152:	d0a6      	beq.n	800a0a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3710      	adds	r7, #16
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
	...

0800a160 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a160:	b480      	push	{r7}
 800a162:	b097      	sub	sp, #92	; 0x5c
 800a164:	af00      	add	r7, sp, #0
 800a166:	60f8      	str	r0, [r7, #12]
 800a168:	60b9      	str	r1, [r7, #8]
 800a16a:	4613      	mov	r3, r2
 800a16c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	68ba      	ldr	r2, [r7, #8]
 800a172:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	88fa      	ldrh	r2, [r7, #6]
 800a178:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	88fa      	ldrh	r2, [r7, #6]
 800a180:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	2200      	movs	r2, #0
 800a188:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a192:	d10e      	bne.n	800a1b2 <UART_Start_Receive_IT+0x52>
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d105      	bne.n	800a1a8 <UART_Start_Receive_IT+0x48>
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a1a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a1a6:	e02d      	b.n	800a204 <UART_Start_Receive_IT+0xa4>
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	22ff      	movs	r2, #255	; 0xff
 800a1ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a1b0:	e028      	b.n	800a204 <UART_Start_Receive_IT+0xa4>
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d10d      	bne.n	800a1d6 <UART_Start_Receive_IT+0x76>
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	691b      	ldr	r3, [r3, #16]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d104      	bne.n	800a1cc <UART_Start_Receive_IT+0x6c>
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	22ff      	movs	r2, #255	; 0xff
 800a1c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a1ca:	e01b      	b.n	800a204 <UART_Start_Receive_IT+0xa4>
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	227f      	movs	r2, #127	; 0x7f
 800a1d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a1d4:	e016      	b.n	800a204 <UART_Start_Receive_IT+0xa4>
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	689b      	ldr	r3, [r3, #8]
 800a1da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a1de:	d10d      	bne.n	800a1fc <UART_Start_Receive_IT+0x9c>
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	691b      	ldr	r3, [r3, #16]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d104      	bne.n	800a1f2 <UART_Start_Receive_IT+0x92>
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	227f      	movs	r2, #127	; 0x7f
 800a1ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a1f0:	e008      	b.n	800a204 <UART_Start_Receive_IT+0xa4>
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	223f      	movs	r2, #63	; 0x3f
 800a1f6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a1fa:	e003      	b.n	800a204 <UART_Start_Receive_IT+0xa4>
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2200      	movs	r2, #0
 800a200:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2200      	movs	r2, #0
 800a208:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2222      	movs	r2, #34	; 0x22
 800a210:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	3308      	adds	r3, #8
 800a21a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a21c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a21e:	e853 3f00 	ldrex	r3, [r3]
 800a222:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a226:	f043 0301 	orr.w	r3, r3, #1
 800a22a:	657b      	str	r3, [r7, #84]	; 0x54
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	3308      	adds	r3, #8
 800a232:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a234:	64ba      	str	r2, [r7, #72]	; 0x48
 800a236:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a238:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a23a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a23c:	e841 2300 	strex	r3, r2, [r1]
 800a240:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a242:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a244:	2b00      	cmp	r3, #0
 800a246:	d1e5      	bne.n	800a214 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a250:	d107      	bne.n	800a262 <UART_Start_Receive_IT+0x102>
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	691b      	ldr	r3, [r3, #16]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d103      	bne.n	800a262 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	4a21      	ldr	r2, [pc, #132]	; (800a2e4 <UART_Start_Receive_IT+0x184>)
 800a25e:	669a      	str	r2, [r3, #104]	; 0x68
 800a260:	e002      	b.n	800a268 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	4a20      	ldr	r2, [pc, #128]	; (800a2e8 <UART_Start_Receive_IT+0x188>)
 800a266:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	691b      	ldr	r3, [r3, #16]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d019      	beq.n	800a2a4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a278:	e853 3f00 	ldrex	r3, [r3]
 800a27c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a280:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800a284:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	461a      	mov	r2, r3
 800a28c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a28e:	637b      	str	r3, [r7, #52]	; 0x34
 800a290:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a292:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a294:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a296:	e841 2300 	strex	r3, r2, [r1]
 800a29a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a29c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d1e6      	bne.n	800a270 <UART_Start_Receive_IT+0x110>
 800a2a2:	e018      	b.n	800a2d6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	e853 3f00 	ldrex	r3, [r3]
 800a2b0:	613b      	str	r3, [r7, #16]
   return(result);
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	f043 0320 	orr.w	r3, r3, #32
 800a2b8:	653b      	str	r3, [r7, #80]	; 0x50
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	461a      	mov	r2, r3
 800a2c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a2c2:	623b      	str	r3, [r7, #32]
 800a2c4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c6:	69f9      	ldr	r1, [r7, #28]
 800a2c8:	6a3a      	ldr	r2, [r7, #32]
 800a2ca:	e841 2300 	strex	r3, r2, [r1]
 800a2ce:	61bb      	str	r3, [r7, #24]
   return(result);
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d1e6      	bne.n	800a2a4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800a2d6:	2300      	movs	r3, #0
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	375c      	adds	r7, #92	; 0x5c
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e2:	4770      	bx	lr
 800a2e4:	0800a5f1 	.word	0x0800a5f1
 800a2e8:	0800a435 	.word	0x0800a435

0800a2ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b095      	sub	sp, #84	; 0x54
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2fc:	e853 3f00 	ldrex	r3, [r3]
 800a300:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a304:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a308:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	461a      	mov	r2, r3
 800a310:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a312:	643b      	str	r3, [r7, #64]	; 0x40
 800a314:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a316:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a318:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a31a:	e841 2300 	strex	r3, r2, [r1]
 800a31e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a322:	2b00      	cmp	r3, #0
 800a324:	d1e6      	bne.n	800a2f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	3308      	adds	r3, #8
 800a32c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a32e:	6a3b      	ldr	r3, [r7, #32]
 800a330:	e853 3f00 	ldrex	r3, [r3]
 800a334:	61fb      	str	r3, [r7, #28]
   return(result);
 800a336:	69fb      	ldr	r3, [r7, #28]
 800a338:	f023 0301 	bic.w	r3, r3, #1
 800a33c:	64bb      	str	r3, [r7, #72]	; 0x48
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	3308      	adds	r3, #8
 800a344:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a346:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a348:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a34a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a34c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a34e:	e841 2300 	strex	r3, r2, [r1]
 800a352:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a356:	2b00      	cmp	r3, #0
 800a358:	d1e5      	bne.n	800a326 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a35e:	2b01      	cmp	r3, #1
 800a360:	d118      	bne.n	800a394 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	e853 3f00 	ldrex	r3, [r3]
 800a36e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	f023 0310 	bic.w	r3, r3, #16
 800a376:	647b      	str	r3, [r7, #68]	; 0x44
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	461a      	mov	r2, r3
 800a37e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a380:	61bb      	str	r3, [r7, #24]
 800a382:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a384:	6979      	ldr	r1, [r7, #20]
 800a386:	69ba      	ldr	r2, [r7, #24]
 800a388:	e841 2300 	strex	r3, r2, [r1]
 800a38c:	613b      	str	r3, [r7, #16]
   return(result);
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d1e6      	bne.n	800a362 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2220      	movs	r2, #32
 800a398:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	669a      	str	r2, [r3, #104]	; 0x68
}
 800a3a8:	bf00      	nop
 800a3aa:	3754      	adds	r7, #84	; 0x54
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b2:	4770      	bx	lr

0800a3b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b084      	sub	sp, #16
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f7ff fa44 	bl	8009860 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3d8:	bf00      	nop
 800a3da:	3710      	adds	r7, #16
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b088      	sub	sp, #32
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	e853 3f00 	ldrex	r3, [r3]
 800a3f4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3fc:	61fb      	str	r3, [r7, #28]
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	461a      	mov	r2, r3
 800a404:	69fb      	ldr	r3, [r7, #28]
 800a406:	61bb      	str	r3, [r7, #24]
 800a408:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40a:	6979      	ldr	r1, [r7, #20]
 800a40c:	69ba      	ldr	r2, [r7, #24]
 800a40e:	e841 2300 	strex	r3, r2, [r1]
 800a412:	613b      	str	r3, [r7, #16]
   return(result);
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d1e6      	bne.n	800a3e8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2220      	movs	r2, #32
 800a41e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2200      	movs	r2, #0
 800a424:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f7f6 ff16 	bl	8001258 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a42c:	bf00      	nop
 800a42e:	3720      	adds	r7, #32
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b09c      	sub	sp, #112	; 0x70
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a442:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a44c:	2b22      	cmp	r3, #34	; 0x22
 800a44e:	f040 80be 	bne.w	800a5ce <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a458:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a45c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a460:	b2d9      	uxtb	r1, r3
 800a462:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800a466:	b2da      	uxtb	r2, r3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a46c:	400a      	ands	r2, r1
 800a46e:	b2d2      	uxtb	r2, r2
 800a470:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a476:	1c5a      	adds	r2, r3, #1
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a482:	b29b      	uxth	r3, r3
 800a484:	3b01      	subs	r3, #1
 800a486:	b29a      	uxth	r2, r3
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a494:	b29b      	uxth	r3, r3
 800a496:	2b00      	cmp	r3, #0
 800a498:	f040 80a3 	bne.w	800a5e2 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4a4:	e853 3f00 	ldrex	r3, [r3]
 800a4a8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a4aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a4ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a4b0:	66bb      	str	r3, [r7, #104]	; 0x68
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a4ba:	65bb      	str	r3, [r7, #88]	; 0x58
 800a4bc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a4c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a4c2:	e841 2300 	strex	r3, r2, [r1]
 800a4c6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a4c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d1e6      	bne.n	800a49c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	3308      	adds	r3, #8
 800a4d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4d8:	e853 3f00 	ldrex	r3, [r3]
 800a4dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a4de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4e0:	f023 0301 	bic.w	r3, r3, #1
 800a4e4:	667b      	str	r3, [r7, #100]	; 0x64
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	3308      	adds	r3, #8
 800a4ec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a4ee:	647a      	str	r2, [r7, #68]	; 0x44
 800a4f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a4f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a4f6:	e841 2300 	strex	r3, r2, [r1]
 800a4fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a4fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d1e5      	bne.n	800a4ce <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2220      	movs	r2, #32
 800a506:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2200      	movs	r2, #0
 800a50e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2200      	movs	r2, #0
 800a514:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a34      	ldr	r2, [pc, #208]	; (800a5ec <UART_RxISR_8BIT+0x1b8>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d01f      	beq.n	800a560 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	685b      	ldr	r3, [r3, #4]
 800a526:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d018      	beq.n	800a560 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a536:	e853 3f00 	ldrex	r3, [r3]
 800a53a:	623b      	str	r3, [r7, #32]
   return(result);
 800a53c:	6a3b      	ldr	r3, [r7, #32]
 800a53e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a542:	663b      	str	r3, [r7, #96]	; 0x60
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	461a      	mov	r2, r3
 800a54a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a54c:	633b      	str	r3, [r7, #48]	; 0x30
 800a54e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a550:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a552:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a554:	e841 2300 	strex	r3, r2, [r1]
 800a558:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a55a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d1e6      	bne.n	800a52e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a564:	2b01      	cmp	r3, #1
 800a566:	d12e      	bne.n	800a5c6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2200      	movs	r2, #0
 800a56c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	e853 3f00 	ldrex	r3, [r3]
 800a57a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f023 0310 	bic.w	r3, r3, #16
 800a582:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	461a      	mov	r2, r3
 800a58a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a58c:	61fb      	str	r3, [r7, #28]
 800a58e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a590:	69b9      	ldr	r1, [r7, #24]
 800a592:	69fa      	ldr	r2, [r7, #28]
 800a594:	e841 2300 	strex	r3, r2, [r1]
 800a598:	617b      	str	r3, [r7, #20]
   return(result);
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d1e6      	bne.n	800a56e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	69db      	ldr	r3, [r3, #28]
 800a5a6:	f003 0310 	and.w	r3, r3, #16
 800a5aa:	2b10      	cmp	r3, #16
 800a5ac:	d103      	bne.n	800a5b6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	2210      	movs	r2, #16
 800a5b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a5bc:	4619      	mov	r1, r3
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f7ff f958 	bl	8009874 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a5c4:	e00d      	b.n	800a5e2 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f7f6 fdfa 	bl	80011c0 <HAL_UART_RxCpltCallback>
}
 800a5cc:	e009      	b.n	800a5e2 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	8b1b      	ldrh	r3, [r3, #24]
 800a5d4:	b29a      	uxth	r2, r3
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f042 0208 	orr.w	r2, r2, #8
 800a5de:	b292      	uxth	r2, r2
 800a5e0:	831a      	strh	r2, [r3, #24]
}
 800a5e2:	bf00      	nop
 800a5e4:	3770      	adds	r7, #112	; 0x70
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	40008000 	.word	0x40008000

0800a5f0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b09c      	sub	sp, #112	; 0x70
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a5fe:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a608:	2b22      	cmp	r3, #34	; 0x22
 800a60a:	f040 80be 	bne.w	800a78a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a614:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a61c:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a61e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800a622:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800a626:	4013      	ands	r3, r2
 800a628:	b29a      	uxth	r2, r3
 800a62a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a62c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a632:	1c9a      	adds	r2, r3, #2
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a63e:	b29b      	uxth	r3, r3
 800a640:	3b01      	subs	r3, #1
 800a642:	b29a      	uxth	r2, r3
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a650:	b29b      	uxth	r3, r3
 800a652:	2b00      	cmp	r3, #0
 800a654:	f040 80a3 	bne.w	800a79e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a65e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a660:	e853 3f00 	ldrex	r3, [r3]
 800a664:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a666:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a668:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a66c:	667b      	str	r3, [r7, #100]	; 0x64
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	461a      	mov	r2, r3
 800a674:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a676:	657b      	str	r3, [r7, #84]	; 0x54
 800a678:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a67a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a67c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a67e:	e841 2300 	strex	r3, r2, [r1]
 800a682:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a684:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a686:	2b00      	cmp	r3, #0
 800a688:	d1e6      	bne.n	800a658 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	3308      	adds	r3, #8
 800a690:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a694:	e853 3f00 	ldrex	r3, [r3]
 800a698:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a69a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a69c:	f023 0301 	bic.w	r3, r3, #1
 800a6a0:	663b      	str	r3, [r7, #96]	; 0x60
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	3308      	adds	r3, #8
 800a6a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a6aa:	643a      	str	r2, [r7, #64]	; 0x40
 800a6ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a6b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a6b2:	e841 2300 	strex	r3, r2, [r1]
 800a6b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d1e5      	bne.n	800a68a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2220      	movs	r2, #32
 800a6c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4a34      	ldr	r2, [pc, #208]	; (800a7a8 <UART_RxISR_16BIT+0x1b8>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d01f      	beq.n	800a71c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	685b      	ldr	r3, [r3, #4]
 800a6e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d018      	beq.n	800a71c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6f0:	6a3b      	ldr	r3, [r7, #32]
 800a6f2:	e853 3f00 	ldrex	r3, [r3]
 800a6f6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6f8:	69fb      	ldr	r3, [r7, #28]
 800a6fa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a6fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	461a      	mov	r2, r3
 800a706:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a708:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a70a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a70c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a70e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a710:	e841 2300 	strex	r3, r2, [r1]
 800a714:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d1e6      	bne.n	800a6ea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a720:	2b01      	cmp	r3, #1
 800a722:	d12e      	bne.n	800a782 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2200      	movs	r2, #0
 800a728:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	e853 3f00 	ldrex	r3, [r3]
 800a736:	60bb      	str	r3, [r7, #8]
   return(result);
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	f023 0310 	bic.w	r3, r3, #16
 800a73e:	65bb      	str	r3, [r7, #88]	; 0x58
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	461a      	mov	r2, r3
 800a746:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a748:	61bb      	str	r3, [r7, #24]
 800a74a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a74c:	6979      	ldr	r1, [r7, #20]
 800a74e:	69ba      	ldr	r2, [r7, #24]
 800a750:	e841 2300 	strex	r3, r2, [r1]
 800a754:	613b      	str	r3, [r7, #16]
   return(result);
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d1e6      	bne.n	800a72a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	69db      	ldr	r3, [r3, #28]
 800a762:	f003 0310 	and.w	r3, r3, #16
 800a766:	2b10      	cmp	r3, #16
 800a768:	d103      	bne.n	800a772 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	2210      	movs	r2, #16
 800a770:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a778:	4619      	mov	r1, r3
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f7ff f87a 	bl	8009874 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a780:	e00d      	b.n	800a79e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f7f6 fd1c 	bl	80011c0 <HAL_UART_RxCpltCallback>
}
 800a788:	e009      	b.n	800a79e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	8b1b      	ldrh	r3, [r3, #24]
 800a790:	b29a      	uxth	r2, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f042 0208 	orr.w	r2, r2, #8
 800a79a:	b292      	uxth	r2, r2
 800a79c:	831a      	strh	r2, [r3, #24]
}
 800a79e:	bf00      	nop
 800a7a0:	3770      	adds	r7, #112	; 0x70
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	40008000 	.word	0x40008000

0800a7ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b083      	sub	sp, #12
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a7b4:	bf00      	nop
 800a7b6:	370c      	adds	r7, #12
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7be:	4770      	bx	lr

0800a7c0 <atof>:
 800a7c0:	2100      	movs	r1, #0
 800a7c2:	f000 be0d 	b.w	800b3e0 <strtod>

0800a7c6 <sulp>:
 800a7c6:	b570      	push	{r4, r5, r6, lr}
 800a7c8:	4604      	mov	r4, r0
 800a7ca:	460d      	mov	r5, r1
 800a7cc:	ec45 4b10 	vmov	d0, r4, r5
 800a7d0:	4616      	mov	r6, r2
 800a7d2:	f003 fa99 	bl	800dd08 <__ulp>
 800a7d6:	ec51 0b10 	vmov	r0, r1, d0
 800a7da:	b17e      	cbz	r6, 800a7fc <sulp+0x36>
 800a7dc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a7e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	dd09      	ble.n	800a7fc <sulp+0x36>
 800a7e8:	051b      	lsls	r3, r3, #20
 800a7ea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a7ee:	2400      	movs	r4, #0
 800a7f0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a7f4:	4622      	mov	r2, r4
 800a7f6:	462b      	mov	r3, r5
 800a7f8:	f7f5 fefe 	bl	80005f8 <__aeabi_dmul>
 800a7fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a800 <_strtod_l>:
 800a800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a804:	ed2d 8b02 	vpush	{d8}
 800a808:	b09b      	sub	sp, #108	; 0x6c
 800a80a:	4604      	mov	r4, r0
 800a80c:	9213      	str	r2, [sp, #76]	; 0x4c
 800a80e:	2200      	movs	r2, #0
 800a810:	9216      	str	r2, [sp, #88]	; 0x58
 800a812:	460d      	mov	r5, r1
 800a814:	f04f 0800 	mov.w	r8, #0
 800a818:	f04f 0900 	mov.w	r9, #0
 800a81c:	460a      	mov	r2, r1
 800a81e:	9215      	str	r2, [sp, #84]	; 0x54
 800a820:	7811      	ldrb	r1, [r2, #0]
 800a822:	292b      	cmp	r1, #43	; 0x2b
 800a824:	d04c      	beq.n	800a8c0 <_strtod_l+0xc0>
 800a826:	d83a      	bhi.n	800a89e <_strtod_l+0x9e>
 800a828:	290d      	cmp	r1, #13
 800a82a:	d834      	bhi.n	800a896 <_strtod_l+0x96>
 800a82c:	2908      	cmp	r1, #8
 800a82e:	d834      	bhi.n	800a89a <_strtod_l+0x9a>
 800a830:	2900      	cmp	r1, #0
 800a832:	d03d      	beq.n	800a8b0 <_strtod_l+0xb0>
 800a834:	2200      	movs	r2, #0
 800a836:	920a      	str	r2, [sp, #40]	; 0x28
 800a838:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a83a:	7832      	ldrb	r2, [r6, #0]
 800a83c:	2a30      	cmp	r2, #48	; 0x30
 800a83e:	f040 80b4 	bne.w	800a9aa <_strtod_l+0x1aa>
 800a842:	7872      	ldrb	r2, [r6, #1]
 800a844:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a848:	2a58      	cmp	r2, #88	; 0x58
 800a84a:	d170      	bne.n	800a92e <_strtod_l+0x12e>
 800a84c:	9302      	str	r3, [sp, #8]
 800a84e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a850:	9301      	str	r3, [sp, #4]
 800a852:	ab16      	add	r3, sp, #88	; 0x58
 800a854:	9300      	str	r3, [sp, #0]
 800a856:	4a8e      	ldr	r2, [pc, #568]	; (800aa90 <_strtod_l+0x290>)
 800a858:	ab17      	add	r3, sp, #92	; 0x5c
 800a85a:	a915      	add	r1, sp, #84	; 0x54
 800a85c:	4620      	mov	r0, r4
 800a85e:	f002 fb31 	bl	800cec4 <__gethex>
 800a862:	f010 070f 	ands.w	r7, r0, #15
 800a866:	4605      	mov	r5, r0
 800a868:	d005      	beq.n	800a876 <_strtod_l+0x76>
 800a86a:	2f06      	cmp	r7, #6
 800a86c:	d12a      	bne.n	800a8c4 <_strtod_l+0xc4>
 800a86e:	3601      	adds	r6, #1
 800a870:	2300      	movs	r3, #0
 800a872:	9615      	str	r6, [sp, #84]	; 0x54
 800a874:	930a      	str	r3, [sp, #40]	; 0x28
 800a876:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f040 857f 	bne.w	800b37c <_strtod_l+0xb7c>
 800a87e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a880:	b1db      	cbz	r3, 800a8ba <_strtod_l+0xba>
 800a882:	4642      	mov	r2, r8
 800a884:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a888:	ec43 2b10 	vmov	d0, r2, r3
 800a88c:	b01b      	add	sp, #108	; 0x6c
 800a88e:	ecbd 8b02 	vpop	{d8}
 800a892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a896:	2920      	cmp	r1, #32
 800a898:	d1cc      	bne.n	800a834 <_strtod_l+0x34>
 800a89a:	3201      	adds	r2, #1
 800a89c:	e7bf      	b.n	800a81e <_strtod_l+0x1e>
 800a89e:	292d      	cmp	r1, #45	; 0x2d
 800a8a0:	d1c8      	bne.n	800a834 <_strtod_l+0x34>
 800a8a2:	2101      	movs	r1, #1
 800a8a4:	910a      	str	r1, [sp, #40]	; 0x28
 800a8a6:	1c51      	adds	r1, r2, #1
 800a8a8:	9115      	str	r1, [sp, #84]	; 0x54
 800a8aa:	7852      	ldrb	r2, [r2, #1]
 800a8ac:	2a00      	cmp	r2, #0
 800a8ae:	d1c3      	bne.n	800a838 <_strtod_l+0x38>
 800a8b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8b2:	9515      	str	r5, [sp, #84]	; 0x54
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	f040 855f 	bne.w	800b378 <_strtod_l+0xb78>
 800a8ba:	4642      	mov	r2, r8
 800a8bc:	464b      	mov	r3, r9
 800a8be:	e7e3      	b.n	800a888 <_strtod_l+0x88>
 800a8c0:	2100      	movs	r1, #0
 800a8c2:	e7ef      	b.n	800a8a4 <_strtod_l+0xa4>
 800a8c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a8c6:	b13a      	cbz	r2, 800a8d8 <_strtod_l+0xd8>
 800a8c8:	2135      	movs	r1, #53	; 0x35
 800a8ca:	a818      	add	r0, sp, #96	; 0x60
 800a8cc:	f003 fb19 	bl	800df02 <__copybits>
 800a8d0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a8d2:	4620      	mov	r0, r4
 800a8d4:	f002 feec 	bl	800d6b0 <_Bfree>
 800a8d8:	3f01      	subs	r7, #1
 800a8da:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a8dc:	2f04      	cmp	r7, #4
 800a8de:	d806      	bhi.n	800a8ee <_strtod_l+0xee>
 800a8e0:	e8df f007 	tbb	[pc, r7]
 800a8e4:	201d0314 	.word	0x201d0314
 800a8e8:	14          	.byte	0x14
 800a8e9:	00          	.byte	0x00
 800a8ea:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a8ee:	05e9      	lsls	r1, r5, #23
 800a8f0:	bf48      	it	mi
 800a8f2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a8f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a8fa:	0d1b      	lsrs	r3, r3, #20
 800a8fc:	051b      	lsls	r3, r3, #20
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d1b9      	bne.n	800a876 <_strtod_l+0x76>
 800a902:	f001 fb6d 	bl	800bfe0 <__errno>
 800a906:	2322      	movs	r3, #34	; 0x22
 800a908:	6003      	str	r3, [r0, #0]
 800a90a:	e7b4      	b.n	800a876 <_strtod_l+0x76>
 800a90c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a910:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a914:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a918:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a91c:	e7e7      	b.n	800a8ee <_strtod_l+0xee>
 800a91e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800aa98 <_strtod_l+0x298>
 800a922:	e7e4      	b.n	800a8ee <_strtod_l+0xee>
 800a924:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a928:	f04f 38ff 	mov.w	r8, #4294967295
 800a92c:	e7df      	b.n	800a8ee <_strtod_l+0xee>
 800a92e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a930:	1c5a      	adds	r2, r3, #1
 800a932:	9215      	str	r2, [sp, #84]	; 0x54
 800a934:	785b      	ldrb	r3, [r3, #1]
 800a936:	2b30      	cmp	r3, #48	; 0x30
 800a938:	d0f9      	beq.n	800a92e <_strtod_l+0x12e>
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d09b      	beq.n	800a876 <_strtod_l+0x76>
 800a93e:	2301      	movs	r3, #1
 800a940:	f04f 0a00 	mov.w	sl, #0
 800a944:	9304      	str	r3, [sp, #16]
 800a946:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a948:	930b      	str	r3, [sp, #44]	; 0x2c
 800a94a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a94e:	46d3      	mov	fp, sl
 800a950:	220a      	movs	r2, #10
 800a952:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a954:	7806      	ldrb	r6, [r0, #0]
 800a956:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a95a:	b2d9      	uxtb	r1, r3
 800a95c:	2909      	cmp	r1, #9
 800a95e:	d926      	bls.n	800a9ae <_strtod_l+0x1ae>
 800a960:	494c      	ldr	r1, [pc, #304]	; (800aa94 <_strtod_l+0x294>)
 800a962:	2201      	movs	r2, #1
 800a964:	f001 fac9 	bl	800befa <strncmp>
 800a968:	2800      	cmp	r0, #0
 800a96a:	d030      	beq.n	800a9ce <_strtod_l+0x1ce>
 800a96c:	2000      	movs	r0, #0
 800a96e:	4632      	mov	r2, r6
 800a970:	9005      	str	r0, [sp, #20]
 800a972:	465e      	mov	r6, fp
 800a974:	4603      	mov	r3, r0
 800a976:	2a65      	cmp	r2, #101	; 0x65
 800a978:	d001      	beq.n	800a97e <_strtod_l+0x17e>
 800a97a:	2a45      	cmp	r2, #69	; 0x45
 800a97c:	d113      	bne.n	800a9a6 <_strtod_l+0x1a6>
 800a97e:	b91e      	cbnz	r6, 800a988 <_strtod_l+0x188>
 800a980:	9a04      	ldr	r2, [sp, #16]
 800a982:	4302      	orrs	r2, r0
 800a984:	d094      	beq.n	800a8b0 <_strtod_l+0xb0>
 800a986:	2600      	movs	r6, #0
 800a988:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a98a:	1c6a      	adds	r2, r5, #1
 800a98c:	9215      	str	r2, [sp, #84]	; 0x54
 800a98e:	786a      	ldrb	r2, [r5, #1]
 800a990:	2a2b      	cmp	r2, #43	; 0x2b
 800a992:	d074      	beq.n	800aa7e <_strtod_l+0x27e>
 800a994:	2a2d      	cmp	r2, #45	; 0x2d
 800a996:	d078      	beq.n	800aa8a <_strtod_l+0x28a>
 800a998:	f04f 0c00 	mov.w	ip, #0
 800a99c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a9a0:	2909      	cmp	r1, #9
 800a9a2:	d97f      	bls.n	800aaa4 <_strtod_l+0x2a4>
 800a9a4:	9515      	str	r5, [sp, #84]	; 0x54
 800a9a6:	2700      	movs	r7, #0
 800a9a8:	e09e      	b.n	800aae8 <_strtod_l+0x2e8>
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	e7c8      	b.n	800a940 <_strtod_l+0x140>
 800a9ae:	f1bb 0f08 	cmp.w	fp, #8
 800a9b2:	bfd8      	it	le
 800a9b4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a9b6:	f100 0001 	add.w	r0, r0, #1
 800a9ba:	bfda      	itte	le
 800a9bc:	fb02 3301 	mlale	r3, r2, r1, r3
 800a9c0:	9309      	strle	r3, [sp, #36]	; 0x24
 800a9c2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a9c6:	f10b 0b01 	add.w	fp, fp, #1
 800a9ca:	9015      	str	r0, [sp, #84]	; 0x54
 800a9cc:	e7c1      	b.n	800a952 <_strtod_l+0x152>
 800a9ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9d0:	1c5a      	adds	r2, r3, #1
 800a9d2:	9215      	str	r2, [sp, #84]	; 0x54
 800a9d4:	785a      	ldrb	r2, [r3, #1]
 800a9d6:	f1bb 0f00 	cmp.w	fp, #0
 800a9da:	d037      	beq.n	800aa4c <_strtod_l+0x24c>
 800a9dc:	9005      	str	r0, [sp, #20]
 800a9de:	465e      	mov	r6, fp
 800a9e0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a9e4:	2b09      	cmp	r3, #9
 800a9e6:	d912      	bls.n	800aa0e <_strtod_l+0x20e>
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	e7c4      	b.n	800a976 <_strtod_l+0x176>
 800a9ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9ee:	1c5a      	adds	r2, r3, #1
 800a9f0:	9215      	str	r2, [sp, #84]	; 0x54
 800a9f2:	785a      	ldrb	r2, [r3, #1]
 800a9f4:	3001      	adds	r0, #1
 800a9f6:	2a30      	cmp	r2, #48	; 0x30
 800a9f8:	d0f8      	beq.n	800a9ec <_strtod_l+0x1ec>
 800a9fa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a9fe:	2b08      	cmp	r3, #8
 800aa00:	f200 84c1 	bhi.w	800b386 <_strtod_l+0xb86>
 800aa04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa06:	9005      	str	r0, [sp, #20]
 800aa08:	2000      	movs	r0, #0
 800aa0a:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa0c:	4606      	mov	r6, r0
 800aa0e:	3a30      	subs	r2, #48	; 0x30
 800aa10:	f100 0301 	add.w	r3, r0, #1
 800aa14:	d014      	beq.n	800aa40 <_strtod_l+0x240>
 800aa16:	9905      	ldr	r1, [sp, #20]
 800aa18:	4419      	add	r1, r3
 800aa1a:	9105      	str	r1, [sp, #20]
 800aa1c:	4633      	mov	r3, r6
 800aa1e:	eb00 0c06 	add.w	ip, r0, r6
 800aa22:	210a      	movs	r1, #10
 800aa24:	4563      	cmp	r3, ip
 800aa26:	d113      	bne.n	800aa50 <_strtod_l+0x250>
 800aa28:	1833      	adds	r3, r6, r0
 800aa2a:	2b08      	cmp	r3, #8
 800aa2c:	f106 0601 	add.w	r6, r6, #1
 800aa30:	4406      	add	r6, r0
 800aa32:	dc1a      	bgt.n	800aa6a <_strtod_l+0x26a>
 800aa34:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa36:	230a      	movs	r3, #10
 800aa38:	fb03 2301 	mla	r3, r3, r1, r2
 800aa3c:	9309      	str	r3, [sp, #36]	; 0x24
 800aa3e:	2300      	movs	r3, #0
 800aa40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aa42:	1c51      	adds	r1, r2, #1
 800aa44:	9115      	str	r1, [sp, #84]	; 0x54
 800aa46:	7852      	ldrb	r2, [r2, #1]
 800aa48:	4618      	mov	r0, r3
 800aa4a:	e7c9      	b.n	800a9e0 <_strtod_l+0x1e0>
 800aa4c:	4658      	mov	r0, fp
 800aa4e:	e7d2      	b.n	800a9f6 <_strtod_l+0x1f6>
 800aa50:	2b08      	cmp	r3, #8
 800aa52:	f103 0301 	add.w	r3, r3, #1
 800aa56:	dc03      	bgt.n	800aa60 <_strtod_l+0x260>
 800aa58:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aa5a:	434f      	muls	r7, r1
 800aa5c:	9709      	str	r7, [sp, #36]	; 0x24
 800aa5e:	e7e1      	b.n	800aa24 <_strtod_l+0x224>
 800aa60:	2b10      	cmp	r3, #16
 800aa62:	bfd8      	it	le
 800aa64:	fb01 fa0a 	mulle.w	sl, r1, sl
 800aa68:	e7dc      	b.n	800aa24 <_strtod_l+0x224>
 800aa6a:	2e10      	cmp	r6, #16
 800aa6c:	bfdc      	itt	le
 800aa6e:	230a      	movle	r3, #10
 800aa70:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800aa74:	e7e3      	b.n	800aa3e <_strtod_l+0x23e>
 800aa76:	2300      	movs	r3, #0
 800aa78:	9305      	str	r3, [sp, #20]
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e780      	b.n	800a980 <_strtod_l+0x180>
 800aa7e:	f04f 0c00 	mov.w	ip, #0
 800aa82:	1caa      	adds	r2, r5, #2
 800aa84:	9215      	str	r2, [sp, #84]	; 0x54
 800aa86:	78aa      	ldrb	r2, [r5, #2]
 800aa88:	e788      	b.n	800a99c <_strtod_l+0x19c>
 800aa8a:	f04f 0c01 	mov.w	ip, #1
 800aa8e:	e7f8      	b.n	800aa82 <_strtod_l+0x282>
 800aa90:	0800eb04 	.word	0x0800eb04
 800aa94:	0800eb00 	.word	0x0800eb00
 800aa98:	7ff00000 	.word	0x7ff00000
 800aa9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aa9e:	1c51      	adds	r1, r2, #1
 800aaa0:	9115      	str	r1, [sp, #84]	; 0x54
 800aaa2:	7852      	ldrb	r2, [r2, #1]
 800aaa4:	2a30      	cmp	r2, #48	; 0x30
 800aaa6:	d0f9      	beq.n	800aa9c <_strtod_l+0x29c>
 800aaa8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800aaac:	2908      	cmp	r1, #8
 800aaae:	f63f af7a 	bhi.w	800a9a6 <_strtod_l+0x1a6>
 800aab2:	3a30      	subs	r2, #48	; 0x30
 800aab4:	9208      	str	r2, [sp, #32]
 800aab6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aab8:	920c      	str	r2, [sp, #48]	; 0x30
 800aaba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aabc:	1c57      	adds	r7, r2, #1
 800aabe:	9715      	str	r7, [sp, #84]	; 0x54
 800aac0:	7852      	ldrb	r2, [r2, #1]
 800aac2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800aac6:	f1be 0f09 	cmp.w	lr, #9
 800aaca:	d938      	bls.n	800ab3e <_strtod_l+0x33e>
 800aacc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aace:	1a7f      	subs	r7, r7, r1
 800aad0:	2f08      	cmp	r7, #8
 800aad2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800aad6:	dc03      	bgt.n	800aae0 <_strtod_l+0x2e0>
 800aad8:	9908      	ldr	r1, [sp, #32]
 800aada:	428f      	cmp	r7, r1
 800aadc:	bfa8      	it	ge
 800aade:	460f      	movge	r7, r1
 800aae0:	f1bc 0f00 	cmp.w	ip, #0
 800aae4:	d000      	beq.n	800aae8 <_strtod_l+0x2e8>
 800aae6:	427f      	negs	r7, r7
 800aae8:	2e00      	cmp	r6, #0
 800aaea:	d14f      	bne.n	800ab8c <_strtod_l+0x38c>
 800aaec:	9904      	ldr	r1, [sp, #16]
 800aaee:	4301      	orrs	r1, r0
 800aaf0:	f47f aec1 	bne.w	800a876 <_strtod_l+0x76>
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	f47f aedb 	bne.w	800a8b0 <_strtod_l+0xb0>
 800aafa:	2a69      	cmp	r2, #105	; 0x69
 800aafc:	d029      	beq.n	800ab52 <_strtod_l+0x352>
 800aafe:	dc26      	bgt.n	800ab4e <_strtod_l+0x34e>
 800ab00:	2a49      	cmp	r2, #73	; 0x49
 800ab02:	d026      	beq.n	800ab52 <_strtod_l+0x352>
 800ab04:	2a4e      	cmp	r2, #78	; 0x4e
 800ab06:	f47f aed3 	bne.w	800a8b0 <_strtod_l+0xb0>
 800ab0a:	499b      	ldr	r1, [pc, #620]	; (800ad78 <_strtod_l+0x578>)
 800ab0c:	a815      	add	r0, sp, #84	; 0x54
 800ab0e:	f002 fc19 	bl	800d344 <__match>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	f43f aecc 	beq.w	800a8b0 <_strtod_l+0xb0>
 800ab18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	2b28      	cmp	r3, #40	; 0x28
 800ab1e:	d12f      	bne.n	800ab80 <_strtod_l+0x380>
 800ab20:	4996      	ldr	r1, [pc, #600]	; (800ad7c <_strtod_l+0x57c>)
 800ab22:	aa18      	add	r2, sp, #96	; 0x60
 800ab24:	a815      	add	r0, sp, #84	; 0x54
 800ab26:	f002 fc21 	bl	800d36c <__hexnan>
 800ab2a:	2805      	cmp	r0, #5
 800ab2c:	d128      	bne.n	800ab80 <_strtod_l+0x380>
 800ab2e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ab30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ab34:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800ab38:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800ab3c:	e69b      	b.n	800a876 <_strtod_l+0x76>
 800ab3e:	9f08      	ldr	r7, [sp, #32]
 800ab40:	210a      	movs	r1, #10
 800ab42:	fb01 2107 	mla	r1, r1, r7, r2
 800ab46:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800ab4a:	9208      	str	r2, [sp, #32]
 800ab4c:	e7b5      	b.n	800aaba <_strtod_l+0x2ba>
 800ab4e:	2a6e      	cmp	r2, #110	; 0x6e
 800ab50:	e7d9      	b.n	800ab06 <_strtod_l+0x306>
 800ab52:	498b      	ldr	r1, [pc, #556]	; (800ad80 <_strtod_l+0x580>)
 800ab54:	a815      	add	r0, sp, #84	; 0x54
 800ab56:	f002 fbf5 	bl	800d344 <__match>
 800ab5a:	2800      	cmp	r0, #0
 800ab5c:	f43f aea8 	beq.w	800a8b0 <_strtod_l+0xb0>
 800ab60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab62:	4988      	ldr	r1, [pc, #544]	; (800ad84 <_strtod_l+0x584>)
 800ab64:	3b01      	subs	r3, #1
 800ab66:	a815      	add	r0, sp, #84	; 0x54
 800ab68:	9315      	str	r3, [sp, #84]	; 0x54
 800ab6a:	f002 fbeb 	bl	800d344 <__match>
 800ab6e:	b910      	cbnz	r0, 800ab76 <_strtod_l+0x376>
 800ab70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab72:	3301      	adds	r3, #1
 800ab74:	9315      	str	r3, [sp, #84]	; 0x54
 800ab76:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800ad94 <_strtod_l+0x594>
 800ab7a:	f04f 0800 	mov.w	r8, #0
 800ab7e:	e67a      	b.n	800a876 <_strtod_l+0x76>
 800ab80:	4881      	ldr	r0, [pc, #516]	; (800ad88 <_strtod_l+0x588>)
 800ab82:	f001 fa69 	bl	800c058 <nan>
 800ab86:	ec59 8b10 	vmov	r8, r9, d0
 800ab8a:	e674      	b.n	800a876 <_strtod_l+0x76>
 800ab8c:	9b05      	ldr	r3, [sp, #20]
 800ab8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab90:	1afb      	subs	r3, r7, r3
 800ab92:	f1bb 0f00 	cmp.w	fp, #0
 800ab96:	bf08      	it	eq
 800ab98:	46b3      	moveq	fp, r6
 800ab9a:	2e10      	cmp	r6, #16
 800ab9c:	9308      	str	r3, [sp, #32]
 800ab9e:	4635      	mov	r5, r6
 800aba0:	bfa8      	it	ge
 800aba2:	2510      	movge	r5, #16
 800aba4:	f7f5 fcae 	bl	8000504 <__aeabi_ui2d>
 800aba8:	2e09      	cmp	r6, #9
 800abaa:	4680      	mov	r8, r0
 800abac:	4689      	mov	r9, r1
 800abae:	dd13      	ble.n	800abd8 <_strtod_l+0x3d8>
 800abb0:	4b76      	ldr	r3, [pc, #472]	; (800ad8c <_strtod_l+0x58c>)
 800abb2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800abb6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800abba:	f7f5 fd1d 	bl	80005f8 <__aeabi_dmul>
 800abbe:	4680      	mov	r8, r0
 800abc0:	4650      	mov	r0, sl
 800abc2:	4689      	mov	r9, r1
 800abc4:	f7f5 fc9e 	bl	8000504 <__aeabi_ui2d>
 800abc8:	4602      	mov	r2, r0
 800abca:	460b      	mov	r3, r1
 800abcc:	4640      	mov	r0, r8
 800abce:	4649      	mov	r1, r9
 800abd0:	f7f5 fb5c 	bl	800028c <__adddf3>
 800abd4:	4680      	mov	r8, r0
 800abd6:	4689      	mov	r9, r1
 800abd8:	2e0f      	cmp	r6, #15
 800abda:	dc38      	bgt.n	800ac4e <_strtod_l+0x44e>
 800abdc:	9b08      	ldr	r3, [sp, #32]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f43f ae49 	beq.w	800a876 <_strtod_l+0x76>
 800abe4:	dd24      	ble.n	800ac30 <_strtod_l+0x430>
 800abe6:	2b16      	cmp	r3, #22
 800abe8:	dc0b      	bgt.n	800ac02 <_strtod_l+0x402>
 800abea:	4968      	ldr	r1, [pc, #416]	; (800ad8c <_strtod_l+0x58c>)
 800abec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800abf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abf4:	4642      	mov	r2, r8
 800abf6:	464b      	mov	r3, r9
 800abf8:	f7f5 fcfe 	bl	80005f8 <__aeabi_dmul>
 800abfc:	4680      	mov	r8, r0
 800abfe:	4689      	mov	r9, r1
 800ac00:	e639      	b.n	800a876 <_strtod_l+0x76>
 800ac02:	9a08      	ldr	r2, [sp, #32]
 800ac04:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	db20      	blt.n	800ac4e <_strtod_l+0x44e>
 800ac0c:	4c5f      	ldr	r4, [pc, #380]	; (800ad8c <_strtod_l+0x58c>)
 800ac0e:	f1c6 060f 	rsb	r6, r6, #15
 800ac12:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800ac16:	4642      	mov	r2, r8
 800ac18:	464b      	mov	r3, r9
 800ac1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac1e:	f7f5 fceb 	bl	80005f8 <__aeabi_dmul>
 800ac22:	9b08      	ldr	r3, [sp, #32]
 800ac24:	1b9e      	subs	r6, r3, r6
 800ac26:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800ac2a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ac2e:	e7e3      	b.n	800abf8 <_strtod_l+0x3f8>
 800ac30:	9b08      	ldr	r3, [sp, #32]
 800ac32:	3316      	adds	r3, #22
 800ac34:	db0b      	blt.n	800ac4e <_strtod_l+0x44e>
 800ac36:	9b05      	ldr	r3, [sp, #20]
 800ac38:	1bdf      	subs	r7, r3, r7
 800ac3a:	4b54      	ldr	r3, [pc, #336]	; (800ad8c <_strtod_l+0x58c>)
 800ac3c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800ac40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac44:	4640      	mov	r0, r8
 800ac46:	4649      	mov	r1, r9
 800ac48:	f7f5 fe00 	bl	800084c <__aeabi_ddiv>
 800ac4c:	e7d6      	b.n	800abfc <_strtod_l+0x3fc>
 800ac4e:	9b08      	ldr	r3, [sp, #32]
 800ac50:	1b75      	subs	r5, r6, r5
 800ac52:	441d      	add	r5, r3
 800ac54:	2d00      	cmp	r5, #0
 800ac56:	dd70      	ble.n	800ad3a <_strtod_l+0x53a>
 800ac58:	f015 030f 	ands.w	r3, r5, #15
 800ac5c:	d00a      	beq.n	800ac74 <_strtod_l+0x474>
 800ac5e:	494b      	ldr	r1, [pc, #300]	; (800ad8c <_strtod_l+0x58c>)
 800ac60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac64:	4642      	mov	r2, r8
 800ac66:	464b      	mov	r3, r9
 800ac68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac6c:	f7f5 fcc4 	bl	80005f8 <__aeabi_dmul>
 800ac70:	4680      	mov	r8, r0
 800ac72:	4689      	mov	r9, r1
 800ac74:	f035 050f 	bics.w	r5, r5, #15
 800ac78:	d04d      	beq.n	800ad16 <_strtod_l+0x516>
 800ac7a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800ac7e:	dd22      	ble.n	800acc6 <_strtod_l+0x4c6>
 800ac80:	2500      	movs	r5, #0
 800ac82:	46ab      	mov	fp, r5
 800ac84:	9509      	str	r5, [sp, #36]	; 0x24
 800ac86:	9505      	str	r5, [sp, #20]
 800ac88:	2322      	movs	r3, #34	; 0x22
 800ac8a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800ad94 <_strtod_l+0x594>
 800ac8e:	6023      	str	r3, [r4, #0]
 800ac90:	f04f 0800 	mov.w	r8, #0
 800ac94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	f43f aded 	beq.w	800a876 <_strtod_l+0x76>
 800ac9c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ac9e:	4620      	mov	r0, r4
 800aca0:	f002 fd06 	bl	800d6b0 <_Bfree>
 800aca4:	9905      	ldr	r1, [sp, #20]
 800aca6:	4620      	mov	r0, r4
 800aca8:	f002 fd02 	bl	800d6b0 <_Bfree>
 800acac:	4659      	mov	r1, fp
 800acae:	4620      	mov	r0, r4
 800acb0:	f002 fcfe 	bl	800d6b0 <_Bfree>
 800acb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acb6:	4620      	mov	r0, r4
 800acb8:	f002 fcfa 	bl	800d6b0 <_Bfree>
 800acbc:	4629      	mov	r1, r5
 800acbe:	4620      	mov	r0, r4
 800acc0:	f002 fcf6 	bl	800d6b0 <_Bfree>
 800acc4:	e5d7      	b.n	800a876 <_strtod_l+0x76>
 800acc6:	4b32      	ldr	r3, [pc, #200]	; (800ad90 <_strtod_l+0x590>)
 800acc8:	9304      	str	r3, [sp, #16]
 800acca:	2300      	movs	r3, #0
 800accc:	112d      	asrs	r5, r5, #4
 800acce:	4640      	mov	r0, r8
 800acd0:	4649      	mov	r1, r9
 800acd2:	469a      	mov	sl, r3
 800acd4:	2d01      	cmp	r5, #1
 800acd6:	dc21      	bgt.n	800ad1c <_strtod_l+0x51c>
 800acd8:	b10b      	cbz	r3, 800acde <_strtod_l+0x4de>
 800acda:	4680      	mov	r8, r0
 800acdc:	4689      	mov	r9, r1
 800acde:	492c      	ldr	r1, [pc, #176]	; (800ad90 <_strtod_l+0x590>)
 800ace0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800ace4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ace8:	4642      	mov	r2, r8
 800acea:	464b      	mov	r3, r9
 800acec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acf0:	f7f5 fc82 	bl	80005f8 <__aeabi_dmul>
 800acf4:	4b27      	ldr	r3, [pc, #156]	; (800ad94 <_strtod_l+0x594>)
 800acf6:	460a      	mov	r2, r1
 800acf8:	400b      	ands	r3, r1
 800acfa:	4927      	ldr	r1, [pc, #156]	; (800ad98 <_strtod_l+0x598>)
 800acfc:	428b      	cmp	r3, r1
 800acfe:	4680      	mov	r8, r0
 800ad00:	d8be      	bhi.n	800ac80 <_strtod_l+0x480>
 800ad02:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ad06:	428b      	cmp	r3, r1
 800ad08:	bf86      	itte	hi
 800ad0a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800ad9c <_strtod_l+0x59c>
 800ad0e:	f04f 38ff 	movhi.w	r8, #4294967295
 800ad12:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800ad16:	2300      	movs	r3, #0
 800ad18:	9304      	str	r3, [sp, #16]
 800ad1a:	e07b      	b.n	800ae14 <_strtod_l+0x614>
 800ad1c:	07ea      	lsls	r2, r5, #31
 800ad1e:	d505      	bpl.n	800ad2c <_strtod_l+0x52c>
 800ad20:	9b04      	ldr	r3, [sp, #16]
 800ad22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad26:	f7f5 fc67 	bl	80005f8 <__aeabi_dmul>
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	9a04      	ldr	r2, [sp, #16]
 800ad2e:	3208      	adds	r2, #8
 800ad30:	f10a 0a01 	add.w	sl, sl, #1
 800ad34:	106d      	asrs	r5, r5, #1
 800ad36:	9204      	str	r2, [sp, #16]
 800ad38:	e7cc      	b.n	800acd4 <_strtod_l+0x4d4>
 800ad3a:	d0ec      	beq.n	800ad16 <_strtod_l+0x516>
 800ad3c:	426d      	negs	r5, r5
 800ad3e:	f015 020f 	ands.w	r2, r5, #15
 800ad42:	d00a      	beq.n	800ad5a <_strtod_l+0x55a>
 800ad44:	4b11      	ldr	r3, [pc, #68]	; (800ad8c <_strtod_l+0x58c>)
 800ad46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad4a:	4640      	mov	r0, r8
 800ad4c:	4649      	mov	r1, r9
 800ad4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad52:	f7f5 fd7b 	bl	800084c <__aeabi_ddiv>
 800ad56:	4680      	mov	r8, r0
 800ad58:	4689      	mov	r9, r1
 800ad5a:	112d      	asrs	r5, r5, #4
 800ad5c:	d0db      	beq.n	800ad16 <_strtod_l+0x516>
 800ad5e:	2d1f      	cmp	r5, #31
 800ad60:	dd1e      	ble.n	800ada0 <_strtod_l+0x5a0>
 800ad62:	2500      	movs	r5, #0
 800ad64:	46ab      	mov	fp, r5
 800ad66:	9509      	str	r5, [sp, #36]	; 0x24
 800ad68:	9505      	str	r5, [sp, #20]
 800ad6a:	2322      	movs	r3, #34	; 0x22
 800ad6c:	f04f 0800 	mov.w	r8, #0
 800ad70:	f04f 0900 	mov.w	r9, #0
 800ad74:	6023      	str	r3, [r4, #0]
 800ad76:	e78d      	b.n	800ac94 <_strtod_l+0x494>
 800ad78:	0800eb65 	.word	0x0800eb65
 800ad7c:	0800eb18 	.word	0x0800eb18
 800ad80:	0800eb5d 	.word	0x0800eb5d
 800ad84:	0800eb97 	.word	0x0800eb97
 800ad88:	0800ef29 	.word	0x0800ef29
 800ad8c:	0800ed08 	.word	0x0800ed08
 800ad90:	0800ece0 	.word	0x0800ece0
 800ad94:	7ff00000 	.word	0x7ff00000
 800ad98:	7ca00000 	.word	0x7ca00000
 800ad9c:	7fefffff 	.word	0x7fefffff
 800ada0:	f015 0310 	ands.w	r3, r5, #16
 800ada4:	bf18      	it	ne
 800ada6:	236a      	movne	r3, #106	; 0x6a
 800ada8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b14c <_strtod_l+0x94c>
 800adac:	9304      	str	r3, [sp, #16]
 800adae:	4640      	mov	r0, r8
 800adb0:	4649      	mov	r1, r9
 800adb2:	2300      	movs	r3, #0
 800adb4:	07ea      	lsls	r2, r5, #31
 800adb6:	d504      	bpl.n	800adc2 <_strtod_l+0x5c2>
 800adb8:	e9da 2300 	ldrd	r2, r3, [sl]
 800adbc:	f7f5 fc1c 	bl	80005f8 <__aeabi_dmul>
 800adc0:	2301      	movs	r3, #1
 800adc2:	106d      	asrs	r5, r5, #1
 800adc4:	f10a 0a08 	add.w	sl, sl, #8
 800adc8:	d1f4      	bne.n	800adb4 <_strtod_l+0x5b4>
 800adca:	b10b      	cbz	r3, 800add0 <_strtod_l+0x5d0>
 800adcc:	4680      	mov	r8, r0
 800adce:	4689      	mov	r9, r1
 800add0:	9b04      	ldr	r3, [sp, #16]
 800add2:	b1bb      	cbz	r3, 800ae04 <_strtod_l+0x604>
 800add4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800add8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800addc:	2b00      	cmp	r3, #0
 800adde:	4649      	mov	r1, r9
 800ade0:	dd10      	ble.n	800ae04 <_strtod_l+0x604>
 800ade2:	2b1f      	cmp	r3, #31
 800ade4:	f340 811e 	ble.w	800b024 <_strtod_l+0x824>
 800ade8:	2b34      	cmp	r3, #52	; 0x34
 800adea:	bfde      	ittt	le
 800adec:	f04f 33ff 	movle.w	r3, #4294967295
 800adf0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800adf4:	4093      	lslle	r3, r2
 800adf6:	f04f 0800 	mov.w	r8, #0
 800adfa:	bfcc      	ite	gt
 800adfc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800ae00:	ea03 0901 	andle.w	r9, r3, r1
 800ae04:	2200      	movs	r2, #0
 800ae06:	2300      	movs	r3, #0
 800ae08:	4640      	mov	r0, r8
 800ae0a:	4649      	mov	r1, r9
 800ae0c:	f7f5 fe5c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	d1a6      	bne.n	800ad62 <_strtod_l+0x562>
 800ae14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae16:	9300      	str	r3, [sp, #0]
 800ae18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae1a:	4633      	mov	r3, r6
 800ae1c:	465a      	mov	r2, fp
 800ae1e:	4620      	mov	r0, r4
 800ae20:	f002 fcae 	bl	800d780 <__s2b>
 800ae24:	9009      	str	r0, [sp, #36]	; 0x24
 800ae26:	2800      	cmp	r0, #0
 800ae28:	f43f af2a 	beq.w	800ac80 <_strtod_l+0x480>
 800ae2c:	9a08      	ldr	r2, [sp, #32]
 800ae2e:	9b05      	ldr	r3, [sp, #20]
 800ae30:	2a00      	cmp	r2, #0
 800ae32:	eba3 0307 	sub.w	r3, r3, r7
 800ae36:	bfa8      	it	ge
 800ae38:	2300      	movge	r3, #0
 800ae3a:	930c      	str	r3, [sp, #48]	; 0x30
 800ae3c:	2500      	movs	r5, #0
 800ae3e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ae42:	9312      	str	r3, [sp, #72]	; 0x48
 800ae44:	46ab      	mov	fp, r5
 800ae46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae48:	4620      	mov	r0, r4
 800ae4a:	6859      	ldr	r1, [r3, #4]
 800ae4c:	f002 fbf0 	bl	800d630 <_Balloc>
 800ae50:	9005      	str	r0, [sp, #20]
 800ae52:	2800      	cmp	r0, #0
 800ae54:	f43f af18 	beq.w	800ac88 <_strtod_l+0x488>
 800ae58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae5a:	691a      	ldr	r2, [r3, #16]
 800ae5c:	3202      	adds	r2, #2
 800ae5e:	f103 010c 	add.w	r1, r3, #12
 800ae62:	0092      	lsls	r2, r2, #2
 800ae64:	300c      	adds	r0, #12
 800ae66:	f001 f8e7 	bl	800c038 <memcpy>
 800ae6a:	ec49 8b10 	vmov	d0, r8, r9
 800ae6e:	aa18      	add	r2, sp, #96	; 0x60
 800ae70:	a917      	add	r1, sp, #92	; 0x5c
 800ae72:	4620      	mov	r0, r4
 800ae74:	f002 ffb8 	bl	800dde8 <__d2b>
 800ae78:	ec49 8b18 	vmov	d8, r8, r9
 800ae7c:	9016      	str	r0, [sp, #88]	; 0x58
 800ae7e:	2800      	cmp	r0, #0
 800ae80:	f43f af02 	beq.w	800ac88 <_strtod_l+0x488>
 800ae84:	2101      	movs	r1, #1
 800ae86:	4620      	mov	r0, r4
 800ae88:	f002 fd12 	bl	800d8b0 <__i2b>
 800ae8c:	4683      	mov	fp, r0
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	f43f aefa 	beq.w	800ac88 <_strtod_l+0x488>
 800ae94:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ae96:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ae98:	2e00      	cmp	r6, #0
 800ae9a:	bfab      	itete	ge
 800ae9c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800ae9e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800aea0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800aea2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800aea6:	bfac      	ite	ge
 800aea8:	eb06 0a03 	addge.w	sl, r6, r3
 800aeac:	1b9f      	sublt	r7, r3, r6
 800aeae:	9b04      	ldr	r3, [sp, #16]
 800aeb0:	1af6      	subs	r6, r6, r3
 800aeb2:	4416      	add	r6, r2
 800aeb4:	4ba0      	ldr	r3, [pc, #640]	; (800b138 <_strtod_l+0x938>)
 800aeb6:	3e01      	subs	r6, #1
 800aeb8:	429e      	cmp	r6, r3
 800aeba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aebe:	f280 80c4 	bge.w	800b04a <_strtod_l+0x84a>
 800aec2:	1b9b      	subs	r3, r3, r6
 800aec4:	2b1f      	cmp	r3, #31
 800aec6:	eba2 0203 	sub.w	r2, r2, r3
 800aeca:	f04f 0101 	mov.w	r1, #1
 800aece:	f300 80b0 	bgt.w	800b032 <_strtod_l+0x832>
 800aed2:	fa01 f303 	lsl.w	r3, r1, r3
 800aed6:	930e      	str	r3, [sp, #56]	; 0x38
 800aed8:	2300      	movs	r3, #0
 800aeda:	930d      	str	r3, [sp, #52]	; 0x34
 800aedc:	eb0a 0602 	add.w	r6, sl, r2
 800aee0:	9b04      	ldr	r3, [sp, #16]
 800aee2:	45b2      	cmp	sl, r6
 800aee4:	4417      	add	r7, r2
 800aee6:	441f      	add	r7, r3
 800aee8:	4653      	mov	r3, sl
 800aeea:	bfa8      	it	ge
 800aeec:	4633      	movge	r3, r6
 800aeee:	42bb      	cmp	r3, r7
 800aef0:	bfa8      	it	ge
 800aef2:	463b      	movge	r3, r7
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	bfc2      	ittt	gt
 800aef8:	1af6      	subgt	r6, r6, r3
 800aefa:	1aff      	subgt	r7, r7, r3
 800aefc:	ebaa 0a03 	subgt.w	sl, sl, r3
 800af00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af02:	2b00      	cmp	r3, #0
 800af04:	dd17      	ble.n	800af36 <_strtod_l+0x736>
 800af06:	4659      	mov	r1, fp
 800af08:	461a      	mov	r2, r3
 800af0a:	4620      	mov	r0, r4
 800af0c:	f002 fd90 	bl	800da30 <__pow5mult>
 800af10:	4683      	mov	fp, r0
 800af12:	2800      	cmp	r0, #0
 800af14:	f43f aeb8 	beq.w	800ac88 <_strtod_l+0x488>
 800af18:	4601      	mov	r1, r0
 800af1a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800af1c:	4620      	mov	r0, r4
 800af1e:	f002 fcdd 	bl	800d8dc <__multiply>
 800af22:	900b      	str	r0, [sp, #44]	; 0x2c
 800af24:	2800      	cmp	r0, #0
 800af26:	f43f aeaf 	beq.w	800ac88 <_strtod_l+0x488>
 800af2a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af2c:	4620      	mov	r0, r4
 800af2e:	f002 fbbf 	bl	800d6b0 <_Bfree>
 800af32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af34:	9316      	str	r3, [sp, #88]	; 0x58
 800af36:	2e00      	cmp	r6, #0
 800af38:	f300 808c 	bgt.w	800b054 <_strtod_l+0x854>
 800af3c:	9b08      	ldr	r3, [sp, #32]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	dd08      	ble.n	800af54 <_strtod_l+0x754>
 800af42:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af44:	9905      	ldr	r1, [sp, #20]
 800af46:	4620      	mov	r0, r4
 800af48:	f002 fd72 	bl	800da30 <__pow5mult>
 800af4c:	9005      	str	r0, [sp, #20]
 800af4e:	2800      	cmp	r0, #0
 800af50:	f43f ae9a 	beq.w	800ac88 <_strtod_l+0x488>
 800af54:	2f00      	cmp	r7, #0
 800af56:	dd08      	ble.n	800af6a <_strtod_l+0x76a>
 800af58:	9905      	ldr	r1, [sp, #20]
 800af5a:	463a      	mov	r2, r7
 800af5c:	4620      	mov	r0, r4
 800af5e:	f002 fdc1 	bl	800dae4 <__lshift>
 800af62:	9005      	str	r0, [sp, #20]
 800af64:	2800      	cmp	r0, #0
 800af66:	f43f ae8f 	beq.w	800ac88 <_strtod_l+0x488>
 800af6a:	f1ba 0f00 	cmp.w	sl, #0
 800af6e:	dd08      	ble.n	800af82 <_strtod_l+0x782>
 800af70:	4659      	mov	r1, fp
 800af72:	4652      	mov	r2, sl
 800af74:	4620      	mov	r0, r4
 800af76:	f002 fdb5 	bl	800dae4 <__lshift>
 800af7a:	4683      	mov	fp, r0
 800af7c:	2800      	cmp	r0, #0
 800af7e:	f43f ae83 	beq.w	800ac88 <_strtod_l+0x488>
 800af82:	9a05      	ldr	r2, [sp, #20]
 800af84:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af86:	4620      	mov	r0, r4
 800af88:	f002 fe34 	bl	800dbf4 <__mdiff>
 800af8c:	4605      	mov	r5, r0
 800af8e:	2800      	cmp	r0, #0
 800af90:	f43f ae7a 	beq.w	800ac88 <_strtod_l+0x488>
 800af94:	68c3      	ldr	r3, [r0, #12]
 800af96:	930b      	str	r3, [sp, #44]	; 0x2c
 800af98:	2300      	movs	r3, #0
 800af9a:	60c3      	str	r3, [r0, #12]
 800af9c:	4659      	mov	r1, fp
 800af9e:	f002 fe0d 	bl	800dbbc <__mcmp>
 800afa2:	2800      	cmp	r0, #0
 800afa4:	da60      	bge.n	800b068 <_strtod_l+0x868>
 800afa6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afa8:	ea53 0308 	orrs.w	r3, r3, r8
 800afac:	f040 8084 	bne.w	800b0b8 <_strtod_l+0x8b8>
 800afb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d17f      	bne.n	800b0b8 <_strtod_l+0x8b8>
 800afb8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800afbc:	0d1b      	lsrs	r3, r3, #20
 800afbe:	051b      	lsls	r3, r3, #20
 800afc0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800afc4:	d978      	bls.n	800b0b8 <_strtod_l+0x8b8>
 800afc6:	696b      	ldr	r3, [r5, #20]
 800afc8:	b913      	cbnz	r3, 800afd0 <_strtod_l+0x7d0>
 800afca:	692b      	ldr	r3, [r5, #16]
 800afcc:	2b01      	cmp	r3, #1
 800afce:	dd73      	ble.n	800b0b8 <_strtod_l+0x8b8>
 800afd0:	4629      	mov	r1, r5
 800afd2:	2201      	movs	r2, #1
 800afd4:	4620      	mov	r0, r4
 800afd6:	f002 fd85 	bl	800dae4 <__lshift>
 800afda:	4659      	mov	r1, fp
 800afdc:	4605      	mov	r5, r0
 800afde:	f002 fded 	bl	800dbbc <__mcmp>
 800afe2:	2800      	cmp	r0, #0
 800afe4:	dd68      	ble.n	800b0b8 <_strtod_l+0x8b8>
 800afe6:	9904      	ldr	r1, [sp, #16]
 800afe8:	4a54      	ldr	r2, [pc, #336]	; (800b13c <_strtod_l+0x93c>)
 800afea:	464b      	mov	r3, r9
 800afec:	2900      	cmp	r1, #0
 800afee:	f000 8084 	beq.w	800b0fa <_strtod_l+0x8fa>
 800aff2:	ea02 0109 	and.w	r1, r2, r9
 800aff6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800affa:	dc7e      	bgt.n	800b0fa <_strtod_l+0x8fa>
 800affc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b000:	f77f aeb3 	ble.w	800ad6a <_strtod_l+0x56a>
 800b004:	4b4e      	ldr	r3, [pc, #312]	; (800b140 <_strtod_l+0x940>)
 800b006:	4640      	mov	r0, r8
 800b008:	4649      	mov	r1, r9
 800b00a:	2200      	movs	r2, #0
 800b00c:	f7f5 faf4 	bl	80005f8 <__aeabi_dmul>
 800b010:	4b4a      	ldr	r3, [pc, #296]	; (800b13c <_strtod_l+0x93c>)
 800b012:	400b      	ands	r3, r1
 800b014:	4680      	mov	r8, r0
 800b016:	4689      	mov	r9, r1
 800b018:	2b00      	cmp	r3, #0
 800b01a:	f47f ae3f 	bne.w	800ac9c <_strtod_l+0x49c>
 800b01e:	2322      	movs	r3, #34	; 0x22
 800b020:	6023      	str	r3, [r4, #0]
 800b022:	e63b      	b.n	800ac9c <_strtod_l+0x49c>
 800b024:	f04f 32ff 	mov.w	r2, #4294967295
 800b028:	fa02 f303 	lsl.w	r3, r2, r3
 800b02c:	ea03 0808 	and.w	r8, r3, r8
 800b030:	e6e8      	b.n	800ae04 <_strtod_l+0x604>
 800b032:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b036:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b03a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b03e:	36e2      	adds	r6, #226	; 0xe2
 800b040:	fa01 f306 	lsl.w	r3, r1, r6
 800b044:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b048:	e748      	b.n	800aedc <_strtod_l+0x6dc>
 800b04a:	2100      	movs	r1, #0
 800b04c:	2301      	movs	r3, #1
 800b04e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b052:	e743      	b.n	800aedc <_strtod_l+0x6dc>
 800b054:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b056:	4632      	mov	r2, r6
 800b058:	4620      	mov	r0, r4
 800b05a:	f002 fd43 	bl	800dae4 <__lshift>
 800b05e:	9016      	str	r0, [sp, #88]	; 0x58
 800b060:	2800      	cmp	r0, #0
 800b062:	f47f af6b 	bne.w	800af3c <_strtod_l+0x73c>
 800b066:	e60f      	b.n	800ac88 <_strtod_l+0x488>
 800b068:	46ca      	mov	sl, r9
 800b06a:	d171      	bne.n	800b150 <_strtod_l+0x950>
 800b06c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b06e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b072:	b352      	cbz	r2, 800b0ca <_strtod_l+0x8ca>
 800b074:	4a33      	ldr	r2, [pc, #204]	; (800b144 <_strtod_l+0x944>)
 800b076:	4293      	cmp	r3, r2
 800b078:	d12a      	bne.n	800b0d0 <_strtod_l+0x8d0>
 800b07a:	9b04      	ldr	r3, [sp, #16]
 800b07c:	4641      	mov	r1, r8
 800b07e:	b1fb      	cbz	r3, 800b0c0 <_strtod_l+0x8c0>
 800b080:	4b2e      	ldr	r3, [pc, #184]	; (800b13c <_strtod_l+0x93c>)
 800b082:	ea09 0303 	and.w	r3, r9, r3
 800b086:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b08a:	f04f 32ff 	mov.w	r2, #4294967295
 800b08e:	d81a      	bhi.n	800b0c6 <_strtod_l+0x8c6>
 800b090:	0d1b      	lsrs	r3, r3, #20
 800b092:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b096:	fa02 f303 	lsl.w	r3, r2, r3
 800b09a:	4299      	cmp	r1, r3
 800b09c:	d118      	bne.n	800b0d0 <_strtod_l+0x8d0>
 800b09e:	4b2a      	ldr	r3, [pc, #168]	; (800b148 <_strtod_l+0x948>)
 800b0a0:	459a      	cmp	sl, r3
 800b0a2:	d102      	bne.n	800b0aa <_strtod_l+0x8aa>
 800b0a4:	3101      	adds	r1, #1
 800b0a6:	f43f adef 	beq.w	800ac88 <_strtod_l+0x488>
 800b0aa:	4b24      	ldr	r3, [pc, #144]	; (800b13c <_strtod_l+0x93c>)
 800b0ac:	ea0a 0303 	and.w	r3, sl, r3
 800b0b0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b0b4:	f04f 0800 	mov.w	r8, #0
 800b0b8:	9b04      	ldr	r3, [sp, #16]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d1a2      	bne.n	800b004 <_strtod_l+0x804>
 800b0be:	e5ed      	b.n	800ac9c <_strtod_l+0x49c>
 800b0c0:	f04f 33ff 	mov.w	r3, #4294967295
 800b0c4:	e7e9      	b.n	800b09a <_strtod_l+0x89a>
 800b0c6:	4613      	mov	r3, r2
 800b0c8:	e7e7      	b.n	800b09a <_strtod_l+0x89a>
 800b0ca:	ea53 0308 	orrs.w	r3, r3, r8
 800b0ce:	d08a      	beq.n	800afe6 <_strtod_l+0x7e6>
 800b0d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0d2:	b1e3      	cbz	r3, 800b10e <_strtod_l+0x90e>
 800b0d4:	ea13 0f0a 	tst.w	r3, sl
 800b0d8:	d0ee      	beq.n	800b0b8 <_strtod_l+0x8b8>
 800b0da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0dc:	9a04      	ldr	r2, [sp, #16]
 800b0de:	4640      	mov	r0, r8
 800b0e0:	4649      	mov	r1, r9
 800b0e2:	b1c3      	cbz	r3, 800b116 <_strtod_l+0x916>
 800b0e4:	f7ff fb6f 	bl	800a7c6 <sulp>
 800b0e8:	4602      	mov	r2, r0
 800b0ea:	460b      	mov	r3, r1
 800b0ec:	ec51 0b18 	vmov	r0, r1, d8
 800b0f0:	f7f5 f8cc 	bl	800028c <__adddf3>
 800b0f4:	4680      	mov	r8, r0
 800b0f6:	4689      	mov	r9, r1
 800b0f8:	e7de      	b.n	800b0b8 <_strtod_l+0x8b8>
 800b0fa:	4013      	ands	r3, r2
 800b0fc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b100:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b104:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b108:	f04f 38ff 	mov.w	r8, #4294967295
 800b10c:	e7d4      	b.n	800b0b8 <_strtod_l+0x8b8>
 800b10e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b110:	ea13 0f08 	tst.w	r3, r8
 800b114:	e7e0      	b.n	800b0d8 <_strtod_l+0x8d8>
 800b116:	f7ff fb56 	bl	800a7c6 <sulp>
 800b11a:	4602      	mov	r2, r0
 800b11c:	460b      	mov	r3, r1
 800b11e:	ec51 0b18 	vmov	r0, r1, d8
 800b122:	f7f5 f8b1 	bl	8000288 <__aeabi_dsub>
 800b126:	2200      	movs	r2, #0
 800b128:	2300      	movs	r3, #0
 800b12a:	4680      	mov	r8, r0
 800b12c:	4689      	mov	r9, r1
 800b12e:	f7f5 fccb 	bl	8000ac8 <__aeabi_dcmpeq>
 800b132:	2800      	cmp	r0, #0
 800b134:	d0c0      	beq.n	800b0b8 <_strtod_l+0x8b8>
 800b136:	e618      	b.n	800ad6a <_strtod_l+0x56a>
 800b138:	fffffc02 	.word	0xfffffc02
 800b13c:	7ff00000 	.word	0x7ff00000
 800b140:	39500000 	.word	0x39500000
 800b144:	000fffff 	.word	0x000fffff
 800b148:	7fefffff 	.word	0x7fefffff
 800b14c:	0800eb30 	.word	0x0800eb30
 800b150:	4659      	mov	r1, fp
 800b152:	4628      	mov	r0, r5
 800b154:	f002 fea2 	bl	800de9c <__ratio>
 800b158:	ec57 6b10 	vmov	r6, r7, d0
 800b15c:	ee10 0a10 	vmov	r0, s0
 800b160:	2200      	movs	r2, #0
 800b162:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b166:	4639      	mov	r1, r7
 800b168:	f7f5 fcc2 	bl	8000af0 <__aeabi_dcmple>
 800b16c:	2800      	cmp	r0, #0
 800b16e:	d071      	beq.n	800b254 <_strtod_l+0xa54>
 800b170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b172:	2b00      	cmp	r3, #0
 800b174:	d17c      	bne.n	800b270 <_strtod_l+0xa70>
 800b176:	f1b8 0f00 	cmp.w	r8, #0
 800b17a:	d15a      	bne.n	800b232 <_strtod_l+0xa32>
 800b17c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b180:	2b00      	cmp	r3, #0
 800b182:	d15d      	bne.n	800b240 <_strtod_l+0xa40>
 800b184:	4b90      	ldr	r3, [pc, #576]	; (800b3c8 <_strtod_l+0xbc8>)
 800b186:	2200      	movs	r2, #0
 800b188:	4630      	mov	r0, r6
 800b18a:	4639      	mov	r1, r7
 800b18c:	f7f5 fca6 	bl	8000adc <__aeabi_dcmplt>
 800b190:	2800      	cmp	r0, #0
 800b192:	d15c      	bne.n	800b24e <_strtod_l+0xa4e>
 800b194:	4630      	mov	r0, r6
 800b196:	4639      	mov	r1, r7
 800b198:	4b8c      	ldr	r3, [pc, #560]	; (800b3cc <_strtod_l+0xbcc>)
 800b19a:	2200      	movs	r2, #0
 800b19c:	f7f5 fa2c 	bl	80005f8 <__aeabi_dmul>
 800b1a0:	4606      	mov	r6, r0
 800b1a2:	460f      	mov	r7, r1
 800b1a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b1a8:	9606      	str	r6, [sp, #24]
 800b1aa:	9307      	str	r3, [sp, #28]
 800b1ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b1b4:	4b86      	ldr	r3, [pc, #536]	; (800b3d0 <_strtod_l+0xbd0>)
 800b1b6:	ea0a 0303 	and.w	r3, sl, r3
 800b1ba:	930d      	str	r3, [sp, #52]	; 0x34
 800b1bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b1be:	4b85      	ldr	r3, [pc, #532]	; (800b3d4 <_strtod_l+0xbd4>)
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	f040 8090 	bne.w	800b2e6 <_strtod_l+0xae6>
 800b1c6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b1ca:	ec49 8b10 	vmov	d0, r8, r9
 800b1ce:	f002 fd9b 	bl	800dd08 <__ulp>
 800b1d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1d6:	ec51 0b10 	vmov	r0, r1, d0
 800b1da:	f7f5 fa0d 	bl	80005f8 <__aeabi_dmul>
 800b1de:	4642      	mov	r2, r8
 800b1e0:	464b      	mov	r3, r9
 800b1e2:	f7f5 f853 	bl	800028c <__adddf3>
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	4979      	ldr	r1, [pc, #484]	; (800b3d0 <_strtod_l+0xbd0>)
 800b1ea:	4a7b      	ldr	r2, [pc, #492]	; (800b3d8 <_strtod_l+0xbd8>)
 800b1ec:	4019      	ands	r1, r3
 800b1ee:	4291      	cmp	r1, r2
 800b1f0:	4680      	mov	r8, r0
 800b1f2:	d944      	bls.n	800b27e <_strtod_l+0xa7e>
 800b1f4:	ee18 2a90 	vmov	r2, s17
 800b1f8:	4b78      	ldr	r3, [pc, #480]	; (800b3dc <_strtod_l+0xbdc>)
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d104      	bne.n	800b208 <_strtod_l+0xa08>
 800b1fe:	ee18 3a10 	vmov	r3, s16
 800b202:	3301      	adds	r3, #1
 800b204:	f43f ad40 	beq.w	800ac88 <_strtod_l+0x488>
 800b208:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b3dc <_strtod_l+0xbdc>
 800b20c:	f04f 38ff 	mov.w	r8, #4294967295
 800b210:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b212:	4620      	mov	r0, r4
 800b214:	f002 fa4c 	bl	800d6b0 <_Bfree>
 800b218:	9905      	ldr	r1, [sp, #20]
 800b21a:	4620      	mov	r0, r4
 800b21c:	f002 fa48 	bl	800d6b0 <_Bfree>
 800b220:	4659      	mov	r1, fp
 800b222:	4620      	mov	r0, r4
 800b224:	f002 fa44 	bl	800d6b0 <_Bfree>
 800b228:	4629      	mov	r1, r5
 800b22a:	4620      	mov	r0, r4
 800b22c:	f002 fa40 	bl	800d6b0 <_Bfree>
 800b230:	e609      	b.n	800ae46 <_strtod_l+0x646>
 800b232:	f1b8 0f01 	cmp.w	r8, #1
 800b236:	d103      	bne.n	800b240 <_strtod_l+0xa40>
 800b238:	f1b9 0f00 	cmp.w	r9, #0
 800b23c:	f43f ad95 	beq.w	800ad6a <_strtod_l+0x56a>
 800b240:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800b398 <_strtod_l+0xb98>
 800b244:	4f60      	ldr	r7, [pc, #384]	; (800b3c8 <_strtod_l+0xbc8>)
 800b246:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b24a:	2600      	movs	r6, #0
 800b24c:	e7ae      	b.n	800b1ac <_strtod_l+0x9ac>
 800b24e:	4f5f      	ldr	r7, [pc, #380]	; (800b3cc <_strtod_l+0xbcc>)
 800b250:	2600      	movs	r6, #0
 800b252:	e7a7      	b.n	800b1a4 <_strtod_l+0x9a4>
 800b254:	4b5d      	ldr	r3, [pc, #372]	; (800b3cc <_strtod_l+0xbcc>)
 800b256:	4630      	mov	r0, r6
 800b258:	4639      	mov	r1, r7
 800b25a:	2200      	movs	r2, #0
 800b25c:	f7f5 f9cc 	bl	80005f8 <__aeabi_dmul>
 800b260:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b262:	4606      	mov	r6, r0
 800b264:	460f      	mov	r7, r1
 800b266:	2b00      	cmp	r3, #0
 800b268:	d09c      	beq.n	800b1a4 <_strtod_l+0x9a4>
 800b26a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b26e:	e79d      	b.n	800b1ac <_strtod_l+0x9ac>
 800b270:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800b3a0 <_strtod_l+0xba0>
 800b274:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b278:	ec57 6b17 	vmov	r6, r7, d7
 800b27c:	e796      	b.n	800b1ac <_strtod_l+0x9ac>
 800b27e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b282:	9b04      	ldr	r3, [sp, #16]
 800b284:	46ca      	mov	sl, r9
 800b286:	2b00      	cmp	r3, #0
 800b288:	d1c2      	bne.n	800b210 <_strtod_l+0xa10>
 800b28a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b28e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b290:	0d1b      	lsrs	r3, r3, #20
 800b292:	051b      	lsls	r3, r3, #20
 800b294:	429a      	cmp	r2, r3
 800b296:	d1bb      	bne.n	800b210 <_strtod_l+0xa10>
 800b298:	4630      	mov	r0, r6
 800b29a:	4639      	mov	r1, r7
 800b29c:	f7f5 fcbc 	bl	8000c18 <__aeabi_d2lz>
 800b2a0:	f7f5 f97c 	bl	800059c <__aeabi_l2d>
 800b2a4:	4602      	mov	r2, r0
 800b2a6:	460b      	mov	r3, r1
 800b2a8:	4630      	mov	r0, r6
 800b2aa:	4639      	mov	r1, r7
 800b2ac:	f7f4 ffec 	bl	8000288 <__aeabi_dsub>
 800b2b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2b6:	ea43 0308 	orr.w	r3, r3, r8
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	4606      	mov	r6, r0
 800b2be:	460f      	mov	r7, r1
 800b2c0:	d054      	beq.n	800b36c <_strtod_l+0xb6c>
 800b2c2:	a339      	add	r3, pc, #228	; (adr r3, 800b3a8 <_strtod_l+0xba8>)
 800b2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c8:	f7f5 fc08 	bl	8000adc <__aeabi_dcmplt>
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	f47f ace5 	bne.w	800ac9c <_strtod_l+0x49c>
 800b2d2:	a337      	add	r3, pc, #220	; (adr r3, 800b3b0 <_strtod_l+0xbb0>)
 800b2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d8:	4630      	mov	r0, r6
 800b2da:	4639      	mov	r1, r7
 800b2dc:	f7f5 fc1c 	bl	8000b18 <__aeabi_dcmpgt>
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	d095      	beq.n	800b210 <_strtod_l+0xa10>
 800b2e4:	e4da      	b.n	800ac9c <_strtod_l+0x49c>
 800b2e6:	9b04      	ldr	r3, [sp, #16]
 800b2e8:	b333      	cbz	r3, 800b338 <_strtod_l+0xb38>
 800b2ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b2ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b2f0:	d822      	bhi.n	800b338 <_strtod_l+0xb38>
 800b2f2:	a331      	add	r3, pc, #196	; (adr r3, 800b3b8 <_strtod_l+0xbb8>)
 800b2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f8:	4630      	mov	r0, r6
 800b2fa:	4639      	mov	r1, r7
 800b2fc:	f7f5 fbf8 	bl	8000af0 <__aeabi_dcmple>
 800b300:	b1a0      	cbz	r0, 800b32c <_strtod_l+0xb2c>
 800b302:	4639      	mov	r1, r7
 800b304:	4630      	mov	r0, r6
 800b306:	f7f5 fc4f 	bl	8000ba8 <__aeabi_d2uiz>
 800b30a:	2801      	cmp	r0, #1
 800b30c:	bf38      	it	cc
 800b30e:	2001      	movcc	r0, #1
 800b310:	f7f5 f8f8 	bl	8000504 <__aeabi_ui2d>
 800b314:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b316:	4606      	mov	r6, r0
 800b318:	460f      	mov	r7, r1
 800b31a:	bb23      	cbnz	r3, 800b366 <_strtod_l+0xb66>
 800b31c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b320:	9010      	str	r0, [sp, #64]	; 0x40
 800b322:	9311      	str	r3, [sp, #68]	; 0x44
 800b324:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b328:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b32c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b32e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b330:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b334:	1a9b      	subs	r3, r3, r2
 800b336:	930f      	str	r3, [sp, #60]	; 0x3c
 800b338:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b33c:	eeb0 0a48 	vmov.f32	s0, s16
 800b340:	eef0 0a68 	vmov.f32	s1, s17
 800b344:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b348:	f002 fcde 	bl	800dd08 <__ulp>
 800b34c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b350:	ec53 2b10 	vmov	r2, r3, d0
 800b354:	f7f5 f950 	bl	80005f8 <__aeabi_dmul>
 800b358:	ec53 2b18 	vmov	r2, r3, d8
 800b35c:	f7f4 ff96 	bl	800028c <__adddf3>
 800b360:	4680      	mov	r8, r0
 800b362:	4689      	mov	r9, r1
 800b364:	e78d      	b.n	800b282 <_strtod_l+0xa82>
 800b366:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b36a:	e7db      	b.n	800b324 <_strtod_l+0xb24>
 800b36c:	a314      	add	r3, pc, #80	; (adr r3, 800b3c0 <_strtod_l+0xbc0>)
 800b36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b372:	f7f5 fbb3 	bl	8000adc <__aeabi_dcmplt>
 800b376:	e7b3      	b.n	800b2e0 <_strtod_l+0xae0>
 800b378:	2300      	movs	r3, #0
 800b37a:	930a      	str	r3, [sp, #40]	; 0x28
 800b37c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b37e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b380:	6013      	str	r3, [r2, #0]
 800b382:	f7ff ba7c 	b.w	800a87e <_strtod_l+0x7e>
 800b386:	2a65      	cmp	r2, #101	; 0x65
 800b388:	f43f ab75 	beq.w	800aa76 <_strtod_l+0x276>
 800b38c:	2a45      	cmp	r2, #69	; 0x45
 800b38e:	f43f ab72 	beq.w	800aa76 <_strtod_l+0x276>
 800b392:	2301      	movs	r3, #1
 800b394:	f7ff bbaa 	b.w	800aaec <_strtod_l+0x2ec>
 800b398:	00000000 	.word	0x00000000
 800b39c:	bff00000 	.word	0xbff00000
 800b3a0:	00000000 	.word	0x00000000
 800b3a4:	3ff00000 	.word	0x3ff00000
 800b3a8:	94a03595 	.word	0x94a03595
 800b3ac:	3fdfffff 	.word	0x3fdfffff
 800b3b0:	35afe535 	.word	0x35afe535
 800b3b4:	3fe00000 	.word	0x3fe00000
 800b3b8:	ffc00000 	.word	0xffc00000
 800b3bc:	41dfffff 	.word	0x41dfffff
 800b3c0:	94a03595 	.word	0x94a03595
 800b3c4:	3fcfffff 	.word	0x3fcfffff
 800b3c8:	3ff00000 	.word	0x3ff00000
 800b3cc:	3fe00000 	.word	0x3fe00000
 800b3d0:	7ff00000 	.word	0x7ff00000
 800b3d4:	7fe00000 	.word	0x7fe00000
 800b3d8:	7c9fffff 	.word	0x7c9fffff
 800b3dc:	7fefffff 	.word	0x7fefffff

0800b3e0 <strtod>:
 800b3e0:	460a      	mov	r2, r1
 800b3e2:	4601      	mov	r1, r0
 800b3e4:	4802      	ldr	r0, [pc, #8]	; (800b3f0 <strtod+0x10>)
 800b3e6:	4b03      	ldr	r3, [pc, #12]	; (800b3f4 <strtod+0x14>)
 800b3e8:	6800      	ldr	r0, [r0, #0]
 800b3ea:	f7ff ba09 	b.w	800a800 <_strtod_l>
 800b3ee:	bf00      	nop
 800b3f0:	200001d0 	.word	0x200001d0
 800b3f4:	20000018 	.word	0x20000018

0800b3f8 <__cvt>:
 800b3f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3fc:	ec55 4b10 	vmov	r4, r5, d0
 800b400:	2d00      	cmp	r5, #0
 800b402:	460e      	mov	r6, r1
 800b404:	4619      	mov	r1, r3
 800b406:	462b      	mov	r3, r5
 800b408:	bfbb      	ittet	lt
 800b40a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b40e:	461d      	movlt	r5, r3
 800b410:	2300      	movge	r3, #0
 800b412:	232d      	movlt	r3, #45	; 0x2d
 800b414:	700b      	strb	r3, [r1, #0]
 800b416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b418:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b41c:	4691      	mov	r9, r2
 800b41e:	f023 0820 	bic.w	r8, r3, #32
 800b422:	bfbc      	itt	lt
 800b424:	4622      	movlt	r2, r4
 800b426:	4614      	movlt	r4, r2
 800b428:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b42c:	d005      	beq.n	800b43a <__cvt+0x42>
 800b42e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b432:	d100      	bne.n	800b436 <__cvt+0x3e>
 800b434:	3601      	adds	r6, #1
 800b436:	2102      	movs	r1, #2
 800b438:	e000      	b.n	800b43c <__cvt+0x44>
 800b43a:	2103      	movs	r1, #3
 800b43c:	ab03      	add	r3, sp, #12
 800b43e:	9301      	str	r3, [sp, #4]
 800b440:	ab02      	add	r3, sp, #8
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	ec45 4b10 	vmov	d0, r4, r5
 800b448:	4653      	mov	r3, sl
 800b44a:	4632      	mov	r2, r6
 800b44c:	f000 fe94 	bl	800c178 <_dtoa_r>
 800b450:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b454:	4607      	mov	r7, r0
 800b456:	d102      	bne.n	800b45e <__cvt+0x66>
 800b458:	f019 0f01 	tst.w	r9, #1
 800b45c:	d022      	beq.n	800b4a4 <__cvt+0xac>
 800b45e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b462:	eb07 0906 	add.w	r9, r7, r6
 800b466:	d110      	bne.n	800b48a <__cvt+0x92>
 800b468:	783b      	ldrb	r3, [r7, #0]
 800b46a:	2b30      	cmp	r3, #48	; 0x30
 800b46c:	d10a      	bne.n	800b484 <__cvt+0x8c>
 800b46e:	2200      	movs	r2, #0
 800b470:	2300      	movs	r3, #0
 800b472:	4620      	mov	r0, r4
 800b474:	4629      	mov	r1, r5
 800b476:	f7f5 fb27 	bl	8000ac8 <__aeabi_dcmpeq>
 800b47a:	b918      	cbnz	r0, 800b484 <__cvt+0x8c>
 800b47c:	f1c6 0601 	rsb	r6, r6, #1
 800b480:	f8ca 6000 	str.w	r6, [sl]
 800b484:	f8da 3000 	ldr.w	r3, [sl]
 800b488:	4499      	add	r9, r3
 800b48a:	2200      	movs	r2, #0
 800b48c:	2300      	movs	r3, #0
 800b48e:	4620      	mov	r0, r4
 800b490:	4629      	mov	r1, r5
 800b492:	f7f5 fb19 	bl	8000ac8 <__aeabi_dcmpeq>
 800b496:	b108      	cbz	r0, 800b49c <__cvt+0xa4>
 800b498:	f8cd 900c 	str.w	r9, [sp, #12]
 800b49c:	2230      	movs	r2, #48	; 0x30
 800b49e:	9b03      	ldr	r3, [sp, #12]
 800b4a0:	454b      	cmp	r3, r9
 800b4a2:	d307      	bcc.n	800b4b4 <__cvt+0xbc>
 800b4a4:	9b03      	ldr	r3, [sp, #12]
 800b4a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4a8:	1bdb      	subs	r3, r3, r7
 800b4aa:	4638      	mov	r0, r7
 800b4ac:	6013      	str	r3, [r2, #0]
 800b4ae:	b004      	add	sp, #16
 800b4b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4b4:	1c59      	adds	r1, r3, #1
 800b4b6:	9103      	str	r1, [sp, #12]
 800b4b8:	701a      	strb	r2, [r3, #0]
 800b4ba:	e7f0      	b.n	800b49e <__cvt+0xa6>

0800b4bc <__exponent>:
 800b4bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4be:	4603      	mov	r3, r0
 800b4c0:	2900      	cmp	r1, #0
 800b4c2:	bfb8      	it	lt
 800b4c4:	4249      	neglt	r1, r1
 800b4c6:	f803 2b02 	strb.w	r2, [r3], #2
 800b4ca:	bfb4      	ite	lt
 800b4cc:	222d      	movlt	r2, #45	; 0x2d
 800b4ce:	222b      	movge	r2, #43	; 0x2b
 800b4d0:	2909      	cmp	r1, #9
 800b4d2:	7042      	strb	r2, [r0, #1]
 800b4d4:	dd2a      	ble.n	800b52c <__exponent+0x70>
 800b4d6:	f10d 0207 	add.w	r2, sp, #7
 800b4da:	4617      	mov	r7, r2
 800b4dc:	260a      	movs	r6, #10
 800b4de:	4694      	mov	ip, r2
 800b4e0:	fb91 f5f6 	sdiv	r5, r1, r6
 800b4e4:	fb06 1415 	mls	r4, r6, r5, r1
 800b4e8:	3430      	adds	r4, #48	; 0x30
 800b4ea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b4ee:	460c      	mov	r4, r1
 800b4f0:	2c63      	cmp	r4, #99	; 0x63
 800b4f2:	f102 32ff 	add.w	r2, r2, #4294967295
 800b4f6:	4629      	mov	r1, r5
 800b4f8:	dcf1      	bgt.n	800b4de <__exponent+0x22>
 800b4fa:	3130      	adds	r1, #48	; 0x30
 800b4fc:	f1ac 0402 	sub.w	r4, ip, #2
 800b500:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b504:	1c41      	adds	r1, r0, #1
 800b506:	4622      	mov	r2, r4
 800b508:	42ba      	cmp	r2, r7
 800b50a:	d30a      	bcc.n	800b522 <__exponent+0x66>
 800b50c:	f10d 0209 	add.w	r2, sp, #9
 800b510:	eba2 020c 	sub.w	r2, r2, ip
 800b514:	42bc      	cmp	r4, r7
 800b516:	bf88      	it	hi
 800b518:	2200      	movhi	r2, #0
 800b51a:	4413      	add	r3, r2
 800b51c:	1a18      	subs	r0, r3, r0
 800b51e:	b003      	add	sp, #12
 800b520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b522:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b526:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b52a:	e7ed      	b.n	800b508 <__exponent+0x4c>
 800b52c:	2330      	movs	r3, #48	; 0x30
 800b52e:	3130      	adds	r1, #48	; 0x30
 800b530:	7083      	strb	r3, [r0, #2]
 800b532:	70c1      	strb	r1, [r0, #3]
 800b534:	1d03      	adds	r3, r0, #4
 800b536:	e7f1      	b.n	800b51c <__exponent+0x60>

0800b538 <_printf_float>:
 800b538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b53c:	ed2d 8b02 	vpush	{d8}
 800b540:	b08d      	sub	sp, #52	; 0x34
 800b542:	460c      	mov	r4, r1
 800b544:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b548:	4616      	mov	r6, r2
 800b54a:	461f      	mov	r7, r3
 800b54c:	4605      	mov	r5, r0
 800b54e:	f000 fcfd 	bl	800bf4c <_localeconv_r>
 800b552:	f8d0 a000 	ldr.w	sl, [r0]
 800b556:	4650      	mov	r0, sl
 800b558:	f7f4 fe8a 	bl	8000270 <strlen>
 800b55c:	2300      	movs	r3, #0
 800b55e:	930a      	str	r3, [sp, #40]	; 0x28
 800b560:	6823      	ldr	r3, [r4, #0]
 800b562:	9305      	str	r3, [sp, #20]
 800b564:	f8d8 3000 	ldr.w	r3, [r8]
 800b568:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b56c:	3307      	adds	r3, #7
 800b56e:	f023 0307 	bic.w	r3, r3, #7
 800b572:	f103 0208 	add.w	r2, r3, #8
 800b576:	f8c8 2000 	str.w	r2, [r8]
 800b57a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b57e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b582:	9307      	str	r3, [sp, #28]
 800b584:	f8cd 8018 	str.w	r8, [sp, #24]
 800b588:	ee08 0a10 	vmov	s16, r0
 800b58c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b590:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b594:	4b9e      	ldr	r3, [pc, #632]	; (800b810 <_printf_float+0x2d8>)
 800b596:	f04f 32ff 	mov.w	r2, #4294967295
 800b59a:	f7f5 fac7 	bl	8000b2c <__aeabi_dcmpun>
 800b59e:	bb88      	cbnz	r0, 800b604 <_printf_float+0xcc>
 800b5a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5a4:	4b9a      	ldr	r3, [pc, #616]	; (800b810 <_printf_float+0x2d8>)
 800b5a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b5aa:	f7f5 faa1 	bl	8000af0 <__aeabi_dcmple>
 800b5ae:	bb48      	cbnz	r0, 800b604 <_printf_float+0xcc>
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	4640      	mov	r0, r8
 800b5b6:	4649      	mov	r1, r9
 800b5b8:	f7f5 fa90 	bl	8000adc <__aeabi_dcmplt>
 800b5bc:	b110      	cbz	r0, 800b5c4 <_printf_float+0x8c>
 800b5be:	232d      	movs	r3, #45	; 0x2d
 800b5c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5c4:	4a93      	ldr	r2, [pc, #588]	; (800b814 <_printf_float+0x2dc>)
 800b5c6:	4b94      	ldr	r3, [pc, #592]	; (800b818 <_printf_float+0x2e0>)
 800b5c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b5cc:	bf94      	ite	ls
 800b5ce:	4690      	movls	r8, r2
 800b5d0:	4698      	movhi	r8, r3
 800b5d2:	2303      	movs	r3, #3
 800b5d4:	6123      	str	r3, [r4, #16]
 800b5d6:	9b05      	ldr	r3, [sp, #20]
 800b5d8:	f023 0304 	bic.w	r3, r3, #4
 800b5dc:	6023      	str	r3, [r4, #0]
 800b5de:	f04f 0900 	mov.w	r9, #0
 800b5e2:	9700      	str	r7, [sp, #0]
 800b5e4:	4633      	mov	r3, r6
 800b5e6:	aa0b      	add	r2, sp, #44	; 0x2c
 800b5e8:	4621      	mov	r1, r4
 800b5ea:	4628      	mov	r0, r5
 800b5ec:	f000 f9da 	bl	800b9a4 <_printf_common>
 800b5f0:	3001      	adds	r0, #1
 800b5f2:	f040 8090 	bne.w	800b716 <_printf_float+0x1de>
 800b5f6:	f04f 30ff 	mov.w	r0, #4294967295
 800b5fa:	b00d      	add	sp, #52	; 0x34
 800b5fc:	ecbd 8b02 	vpop	{d8}
 800b600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b604:	4642      	mov	r2, r8
 800b606:	464b      	mov	r3, r9
 800b608:	4640      	mov	r0, r8
 800b60a:	4649      	mov	r1, r9
 800b60c:	f7f5 fa8e 	bl	8000b2c <__aeabi_dcmpun>
 800b610:	b140      	cbz	r0, 800b624 <_printf_float+0xec>
 800b612:	464b      	mov	r3, r9
 800b614:	2b00      	cmp	r3, #0
 800b616:	bfbc      	itt	lt
 800b618:	232d      	movlt	r3, #45	; 0x2d
 800b61a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b61e:	4a7f      	ldr	r2, [pc, #508]	; (800b81c <_printf_float+0x2e4>)
 800b620:	4b7f      	ldr	r3, [pc, #508]	; (800b820 <_printf_float+0x2e8>)
 800b622:	e7d1      	b.n	800b5c8 <_printf_float+0x90>
 800b624:	6863      	ldr	r3, [r4, #4]
 800b626:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b62a:	9206      	str	r2, [sp, #24]
 800b62c:	1c5a      	adds	r2, r3, #1
 800b62e:	d13f      	bne.n	800b6b0 <_printf_float+0x178>
 800b630:	2306      	movs	r3, #6
 800b632:	6063      	str	r3, [r4, #4]
 800b634:	9b05      	ldr	r3, [sp, #20]
 800b636:	6861      	ldr	r1, [r4, #4]
 800b638:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b63c:	2300      	movs	r3, #0
 800b63e:	9303      	str	r3, [sp, #12]
 800b640:	ab0a      	add	r3, sp, #40	; 0x28
 800b642:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b646:	ab09      	add	r3, sp, #36	; 0x24
 800b648:	ec49 8b10 	vmov	d0, r8, r9
 800b64c:	9300      	str	r3, [sp, #0]
 800b64e:	6022      	str	r2, [r4, #0]
 800b650:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b654:	4628      	mov	r0, r5
 800b656:	f7ff fecf 	bl	800b3f8 <__cvt>
 800b65a:	9b06      	ldr	r3, [sp, #24]
 800b65c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b65e:	2b47      	cmp	r3, #71	; 0x47
 800b660:	4680      	mov	r8, r0
 800b662:	d108      	bne.n	800b676 <_printf_float+0x13e>
 800b664:	1cc8      	adds	r0, r1, #3
 800b666:	db02      	blt.n	800b66e <_printf_float+0x136>
 800b668:	6863      	ldr	r3, [r4, #4]
 800b66a:	4299      	cmp	r1, r3
 800b66c:	dd41      	ble.n	800b6f2 <_printf_float+0x1ba>
 800b66e:	f1ab 0302 	sub.w	r3, fp, #2
 800b672:	fa5f fb83 	uxtb.w	fp, r3
 800b676:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b67a:	d820      	bhi.n	800b6be <_printf_float+0x186>
 800b67c:	3901      	subs	r1, #1
 800b67e:	465a      	mov	r2, fp
 800b680:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b684:	9109      	str	r1, [sp, #36]	; 0x24
 800b686:	f7ff ff19 	bl	800b4bc <__exponent>
 800b68a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b68c:	1813      	adds	r3, r2, r0
 800b68e:	2a01      	cmp	r2, #1
 800b690:	4681      	mov	r9, r0
 800b692:	6123      	str	r3, [r4, #16]
 800b694:	dc02      	bgt.n	800b69c <_printf_float+0x164>
 800b696:	6822      	ldr	r2, [r4, #0]
 800b698:	07d2      	lsls	r2, r2, #31
 800b69a:	d501      	bpl.n	800b6a0 <_printf_float+0x168>
 800b69c:	3301      	adds	r3, #1
 800b69e:	6123      	str	r3, [r4, #16]
 800b6a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d09c      	beq.n	800b5e2 <_printf_float+0xaa>
 800b6a8:	232d      	movs	r3, #45	; 0x2d
 800b6aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6ae:	e798      	b.n	800b5e2 <_printf_float+0xaa>
 800b6b0:	9a06      	ldr	r2, [sp, #24]
 800b6b2:	2a47      	cmp	r2, #71	; 0x47
 800b6b4:	d1be      	bne.n	800b634 <_printf_float+0xfc>
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d1bc      	bne.n	800b634 <_printf_float+0xfc>
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	e7b9      	b.n	800b632 <_printf_float+0xfa>
 800b6be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b6c2:	d118      	bne.n	800b6f6 <_printf_float+0x1be>
 800b6c4:	2900      	cmp	r1, #0
 800b6c6:	6863      	ldr	r3, [r4, #4]
 800b6c8:	dd0b      	ble.n	800b6e2 <_printf_float+0x1aa>
 800b6ca:	6121      	str	r1, [r4, #16]
 800b6cc:	b913      	cbnz	r3, 800b6d4 <_printf_float+0x19c>
 800b6ce:	6822      	ldr	r2, [r4, #0]
 800b6d0:	07d0      	lsls	r0, r2, #31
 800b6d2:	d502      	bpl.n	800b6da <_printf_float+0x1a2>
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	440b      	add	r3, r1
 800b6d8:	6123      	str	r3, [r4, #16]
 800b6da:	65a1      	str	r1, [r4, #88]	; 0x58
 800b6dc:	f04f 0900 	mov.w	r9, #0
 800b6e0:	e7de      	b.n	800b6a0 <_printf_float+0x168>
 800b6e2:	b913      	cbnz	r3, 800b6ea <_printf_float+0x1b2>
 800b6e4:	6822      	ldr	r2, [r4, #0]
 800b6e6:	07d2      	lsls	r2, r2, #31
 800b6e8:	d501      	bpl.n	800b6ee <_printf_float+0x1b6>
 800b6ea:	3302      	adds	r3, #2
 800b6ec:	e7f4      	b.n	800b6d8 <_printf_float+0x1a0>
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	e7f2      	b.n	800b6d8 <_printf_float+0x1a0>
 800b6f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b6f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6f8:	4299      	cmp	r1, r3
 800b6fa:	db05      	blt.n	800b708 <_printf_float+0x1d0>
 800b6fc:	6823      	ldr	r3, [r4, #0]
 800b6fe:	6121      	str	r1, [r4, #16]
 800b700:	07d8      	lsls	r0, r3, #31
 800b702:	d5ea      	bpl.n	800b6da <_printf_float+0x1a2>
 800b704:	1c4b      	adds	r3, r1, #1
 800b706:	e7e7      	b.n	800b6d8 <_printf_float+0x1a0>
 800b708:	2900      	cmp	r1, #0
 800b70a:	bfd4      	ite	le
 800b70c:	f1c1 0202 	rsble	r2, r1, #2
 800b710:	2201      	movgt	r2, #1
 800b712:	4413      	add	r3, r2
 800b714:	e7e0      	b.n	800b6d8 <_printf_float+0x1a0>
 800b716:	6823      	ldr	r3, [r4, #0]
 800b718:	055a      	lsls	r2, r3, #21
 800b71a:	d407      	bmi.n	800b72c <_printf_float+0x1f4>
 800b71c:	6923      	ldr	r3, [r4, #16]
 800b71e:	4642      	mov	r2, r8
 800b720:	4631      	mov	r1, r6
 800b722:	4628      	mov	r0, r5
 800b724:	47b8      	blx	r7
 800b726:	3001      	adds	r0, #1
 800b728:	d12c      	bne.n	800b784 <_printf_float+0x24c>
 800b72a:	e764      	b.n	800b5f6 <_printf_float+0xbe>
 800b72c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b730:	f240 80e0 	bls.w	800b8f4 <_printf_float+0x3bc>
 800b734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b738:	2200      	movs	r2, #0
 800b73a:	2300      	movs	r3, #0
 800b73c:	f7f5 f9c4 	bl	8000ac8 <__aeabi_dcmpeq>
 800b740:	2800      	cmp	r0, #0
 800b742:	d034      	beq.n	800b7ae <_printf_float+0x276>
 800b744:	4a37      	ldr	r2, [pc, #220]	; (800b824 <_printf_float+0x2ec>)
 800b746:	2301      	movs	r3, #1
 800b748:	4631      	mov	r1, r6
 800b74a:	4628      	mov	r0, r5
 800b74c:	47b8      	blx	r7
 800b74e:	3001      	adds	r0, #1
 800b750:	f43f af51 	beq.w	800b5f6 <_printf_float+0xbe>
 800b754:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b758:	429a      	cmp	r2, r3
 800b75a:	db02      	blt.n	800b762 <_printf_float+0x22a>
 800b75c:	6823      	ldr	r3, [r4, #0]
 800b75e:	07d8      	lsls	r0, r3, #31
 800b760:	d510      	bpl.n	800b784 <_printf_float+0x24c>
 800b762:	ee18 3a10 	vmov	r3, s16
 800b766:	4652      	mov	r2, sl
 800b768:	4631      	mov	r1, r6
 800b76a:	4628      	mov	r0, r5
 800b76c:	47b8      	blx	r7
 800b76e:	3001      	adds	r0, #1
 800b770:	f43f af41 	beq.w	800b5f6 <_printf_float+0xbe>
 800b774:	f04f 0800 	mov.w	r8, #0
 800b778:	f104 091a 	add.w	r9, r4, #26
 800b77c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b77e:	3b01      	subs	r3, #1
 800b780:	4543      	cmp	r3, r8
 800b782:	dc09      	bgt.n	800b798 <_printf_float+0x260>
 800b784:	6823      	ldr	r3, [r4, #0]
 800b786:	079b      	lsls	r3, r3, #30
 800b788:	f100 8107 	bmi.w	800b99a <_printf_float+0x462>
 800b78c:	68e0      	ldr	r0, [r4, #12]
 800b78e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b790:	4298      	cmp	r0, r3
 800b792:	bfb8      	it	lt
 800b794:	4618      	movlt	r0, r3
 800b796:	e730      	b.n	800b5fa <_printf_float+0xc2>
 800b798:	2301      	movs	r3, #1
 800b79a:	464a      	mov	r2, r9
 800b79c:	4631      	mov	r1, r6
 800b79e:	4628      	mov	r0, r5
 800b7a0:	47b8      	blx	r7
 800b7a2:	3001      	adds	r0, #1
 800b7a4:	f43f af27 	beq.w	800b5f6 <_printf_float+0xbe>
 800b7a8:	f108 0801 	add.w	r8, r8, #1
 800b7ac:	e7e6      	b.n	800b77c <_printf_float+0x244>
 800b7ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	dc39      	bgt.n	800b828 <_printf_float+0x2f0>
 800b7b4:	4a1b      	ldr	r2, [pc, #108]	; (800b824 <_printf_float+0x2ec>)
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	4631      	mov	r1, r6
 800b7ba:	4628      	mov	r0, r5
 800b7bc:	47b8      	blx	r7
 800b7be:	3001      	adds	r0, #1
 800b7c0:	f43f af19 	beq.w	800b5f6 <_printf_float+0xbe>
 800b7c4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	d102      	bne.n	800b7d2 <_printf_float+0x29a>
 800b7cc:	6823      	ldr	r3, [r4, #0]
 800b7ce:	07d9      	lsls	r1, r3, #31
 800b7d0:	d5d8      	bpl.n	800b784 <_printf_float+0x24c>
 800b7d2:	ee18 3a10 	vmov	r3, s16
 800b7d6:	4652      	mov	r2, sl
 800b7d8:	4631      	mov	r1, r6
 800b7da:	4628      	mov	r0, r5
 800b7dc:	47b8      	blx	r7
 800b7de:	3001      	adds	r0, #1
 800b7e0:	f43f af09 	beq.w	800b5f6 <_printf_float+0xbe>
 800b7e4:	f04f 0900 	mov.w	r9, #0
 800b7e8:	f104 0a1a 	add.w	sl, r4, #26
 800b7ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7ee:	425b      	negs	r3, r3
 800b7f0:	454b      	cmp	r3, r9
 800b7f2:	dc01      	bgt.n	800b7f8 <_printf_float+0x2c0>
 800b7f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7f6:	e792      	b.n	800b71e <_printf_float+0x1e6>
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	4652      	mov	r2, sl
 800b7fc:	4631      	mov	r1, r6
 800b7fe:	4628      	mov	r0, r5
 800b800:	47b8      	blx	r7
 800b802:	3001      	adds	r0, #1
 800b804:	f43f aef7 	beq.w	800b5f6 <_printf_float+0xbe>
 800b808:	f109 0901 	add.w	r9, r9, #1
 800b80c:	e7ee      	b.n	800b7ec <_printf_float+0x2b4>
 800b80e:	bf00      	nop
 800b810:	7fefffff 	.word	0x7fefffff
 800b814:	0800eb58 	.word	0x0800eb58
 800b818:	0800eb5c 	.word	0x0800eb5c
 800b81c:	0800eb60 	.word	0x0800eb60
 800b820:	0800eb64 	.word	0x0800eb64
 800b824:	0800eb68 	.word	0x0800eb68
 800b828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b82a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b82c:	429a      	cmp	r2, r3
 800b82e:	bfa8      	it	ge
 800b830:	461a      	movge	r2, r3
 800b832:	2a00      	cmp	r2, #0
 800b834:	4691      	mov	r9, r2
 800b836:	dc37      	bgt.n	800b8a8 <_printf_float+0x370>
 800b838:	f04f 0b00 	mov.w	fp, #0
 800b83c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b840:	f104 021a 	add.w	r2, r4, #26
 800b844:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b846:	9305      	str	r3, [sp, #20]
 800b848:	eba3 0309 	sub.w	r3, r3, r9
 800b84c:	455b      	cmp	r3, fp
 800b84e:	dc33      	bgt.n	800b8b8 <_printf_float+0x380>
 800b850:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b854:	429a      	cmp	r2, r3
 800b856:	db3b      	blt.n	800b8d0 <_printf_float+0x398>
 800b858:	6823      	ldr	r3, [r4, #0]
 800b85a:	07da      	lsls	r2, r3, #31
 800b85c:	d438      	bmi.n	800b8d0 <_printf_float+0x398>
 800b85e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b862:	eba2 0903 	sub.w	r9, r2, r3
 800b866:	9b05      	ldr	r3, [sp, #20]
 800b868:	1ad2      	subs	r2, r2, r3
 800b86a:	4591      	cmp	r9, r2
 800b86c:	bfa8      	it	ge
 800b86e:	4691      	movge	r9, r2
 800b870:	f1b9 0f00 	cmp.w	r9, #0
 800b874:	dc35      	bgt.n	800b8e2 <_printf_float+0x3aa>
 800b876:	f04f 0800 	mov.w	r8, #0
 800b87a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b87e:	f104 0a1a 	add.w	sl, r4, #26
 800b882:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b886:	1a9b      	subs	r3, r3, r2
 800b888:	eba3 0309 	sub.w	r3, r3, r9
 800b88c:	4543      	cmp	r3, r8
 800b88e:	f77f af79 	ble.w	800b784 <_printf_float+0x24c>
 800b892:	2301      	movs	r3, #1
 800b894:	4652      	mov	r2, sl
 800b896:	4631      	mov	r1, r6
 800b898:	4628      	mov	r0, r5
 800b89a:	47b8      	blx	r7
 800b89c:	3001      	adds	r0, #1
 800b89e:	f43f aeaa 	beq.w	800b5f6 <_printf_float+0xbe>
 800b8a2:	f108 0801 	add.w	r8, r8, #1
 800b8a6:	e7ec      	b.n	800b882 <_printf_float+0x34a>
 800b8a8:	4613      	mov	r3, r2
 800b8aa:	4631      	mov	r1, r6
 800b8ac:	4642      	mov	r2, r8
 800b8ae:	4628      	mov	r0, r5
 800b8b0:	47b8      	blx	r7
 800b8b2:	3001      	adds	r0, #1
 800b8b4:	d1c0      	bne.n	800b838 <_printf_float+0x300>
 800b8b6:	e69e      	b.n	800b5f6 <_printf_float+0xbe>
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	4631      	mov	r1, r6
 800b8bc:	4628      	mov	r0, r5
 800b8be:	9205      	str	r2, [sp, #20]
 800b8c0:	47b8      	blx	r7
 800b8c2:	3001      	adds	r0, #1
 800b8c4:	f43f ae97 	beq.w	800b5f6 <_printf_float+0xbe>
 800b8c8:	9a05      	ldr	r2, [sp, #20]
 800b8ca:	f10b 0b01 	add.w	fp, fp, #1
 800b8ce:	e7b9      	b.n	800b844 <_printf_float+0x30c>
 800b8d0:	ee18 3a10 	vmov	r3, s16
 800b8d4:	4652      	mov	r2, sl
 800b8d6:	4631      	mov	r1, r6
 800b8d8:	4628      	mov	r0, r5
 800b8da:	47b8      	blx	r7
 800b8dc:	3001      	adds	r0, #1
 800b8de:	d1be      	bne.n	800b85e <_printf_float+0x326>
 800b8e0:	e689      	b.n	800b5f6 <_printf_float+0xbe>
 800b8e2:	9a05      	ldr	r2, [sp, #20]
 800b8e4:	464b      	mov	r3, r9
 800b8e6:	4442      	add	r2, r8
 800b8e8:	4631      	mov	r1, r6
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	47b8      	blx	r7
 800b8ee:	3001      	adds	r0, #1
 800b8f0:	d1c1      	bne.n	800b876 <_printf_float+0x33e>
 800b8f2:	e680      	b.n	800b5f6 <_printf_float+0xbe>
 800b8f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8f6:	2a01      	cmp	r2, #1
 800b8f8:	dc01      	bgt.n	800b8fe <_printf_float+0x3c6>
 800b8fa:	07db      	lsls	r3, r3, #31
 800b8fc:	d53a      	bpl.n	800b974 <_printf_float+0x43c>
 800b8fe:	2301      	movs	r3, #1
 800b900:	4642      	mov	r2, r8
 800b902:	4631      	mov	r1, r6
 800b904:	4628      	mov	r0, r5
 800b906:	47b8      	blx	r7
 800b908:	3001      	adds	r0, #1
 800b90a:	f43f ae74 	beq.w	800b5f6 <_printf_float+0xbe>
 800b90e:	ee18 3a10 	vmov	r3, s16
 800b912:	4652      	mov	r2, sl
 800b914:	4631      	mov	r1, r6
 800b916:	4628      	mov	r0, r5
 800b918:	47b8      	blx	r7
 800b91a:	3001      	adds	r0, #1
 800b91c:	f43f ae6b 	beq.w	800b5f6 <_printf_float+0xbe>
 800b920:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b924:	2200      	movs	r2, #0
 800b926:	2300      	movs	r3, #0
 800b928:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b92c:	f7f5 f8cc 	bl	8000ac8 <__aeabi_dcmpeq>
 800b930:	b9d8      	cbnz	r0, 800b96a <_printf_float+0x432>
 800b932:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b936:	f108 0201 	add.w	r2, r8, #1
 800b93a:	4631      	mov	r1, r6
 800b93c:	4628      	mov	r0, r5
 800b93e:	47b8      	blx	r7
 800b940:	3001      	adds	r0, #1
 800b942:	d10e      	bne.n	800b962 <_printf_float+0x42a>
 800b944:	e657      	b.n	800b5f6 <_printf_float+0xbe>
 800b946:	2301      	movs	r3, #1
 800b948:	4652      	mov	r2, sl
 800b94a:	4631      	mov	r1, r6
 800b94c:	4628      	mov	r0, r5
 800b94e:	47b8      	blx	r7
 800b950:	3001      	adds	r0, #1
 800b952:	f43f ae50 	beq.w	800b5f6 <_printf_float+0xbe>
 800b956:	f108 0801 	add.w	r8, r8, #1
 800b95a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b95c:	3b01      	subs	r3, #1
 800b95e:	4543      	cmp	r3, r8
 800b960:	dcf1      	bgt.n	800b946 <_printf_float+0x40e>
 800b962:	464b      	mov	r3, r9
 800b964:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b968:	e6da      	b.n	800b720 <_printf_float+0x1e8>
 800b96a:	f04f 0800 	mov.w	r8, #0
 800b96e:	f104 0a1a 	add.w	sl, r4, #26
 800b972:	e7f2      	b.n	800b95a <_printf_float+0x422>
 800b974:	2301      	movs	r3, #1
 800b976:	4642      	mov	r2, r8
 800b978:	e7df      	b.n	800b93a <_printf_float+0x402>
 800b97a:	2301      	movs	r3, #1
 800b97c:	464a      	mov	r2, r9
 800b97e:	4631      	mov	r1, r6
 800b980:	4628      	mov	r0, r5
 800b982:	47b8      	blx	r7
 800b984:	3001      	adds	r0, #1
 800b986:	f43f ae36 	beq.w	800b5f6 <_printf_float+0xbe>
 800b98a:	f108 0801 	add.w	r8, r8, #1
 800b98e:	68e3      	ldr	r3, [r4, #12]
 800b990:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b992:	1a5b      	subs	r3, r3, r1
 800b994:	4543      	cmp	r3, r8
 800b996:	dcf0      	bgt.n	800b97a <_printf_float+0x442>
 800b998:	e6f8      	b.n	800b78c <_printf_float+0x254>
 800b99a:	f04f 0800 	mov.w	r8, #0
 800b99e:	f104 0919 	add.w	r9, r4, #25
 800b9a2:	e7f4      	b.n	800b98e <_printf_float+0x456>

0800b9a4 <_printf_common>:
 800b9a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9a8:	4616      	mov	r6, r2
 800b9aa:	4699      	mov	r9, r3
 800b9ac:	688a      	ldr	r2, [r1, #8]
 800b9ae:	690b      	ldr	r3, [r1, #16]
 800b9b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	bfb8      	it	lt
 800b9b8:	4613      	movlt	r3, r2
 800b9ba:	6033      	str	r3, [r6, #0]
 800b9bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b9c0:	4607      	mov	r7, r0
 800b9c2:	460c      	mov	r4, r1
 800b9c4:	b10a      	cbz	r2, 800b9ca <_printf_common+0x26>
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	6033      	str	r3, [r6, #0]
 800b9ca:	6823      	ldr	r3, [r4, #0]
 800b9cc:	0699      	lsls	r1, r3, #26
 800b9ce:	bf42      	ittt	mi
 800b9d0:	6833      	ldrmi	r3, [r6, #0]
 800b9d2:	3302      	addmi	r3, #2
 800b9d4:	6033      	strmi	r3, [r6, #0]
 800b9d6:	6825      	ldr	r5, [r4, #0]
 800b9d8:	f015 0506 	ands.w	r5, r5, #6
 800b9dc:	d106      	bne.n	800b9ec <_printf_common+0x48>
 800b9de:	f104 0a19 	add.w	sl, r4, #25
 800b9e2:	68e3      	ldr	r3, [r4, #12]
 800b9e4:	6832      	ldr	r2, [r6, #0]
 800b9e6:	1a9b      	subs	r3, r3, r2
 800b9e8:	42ab      	cmp	r3, r5
 800b9ea:	dc26      	bgt.n	800ba3a <_printf_common+0x96>
 800b9ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b9f0:	1e13      	subs	r3, r2, #0
 800b9f2:	6822      	ldr	r2, [r4, #0]
 800b9f4:	bf18      	it	ne
 800b9f6:	2301      	movne	r3, #1
 800b9f8:	0692      	lsls	r2, r2, #26
 800b9fa:	d42b      	bmi.n	800ba54 <_printf_common+0xb0>
 800b9fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ba00:	4649      	mov	r1, r9
 800ba02:	4638      	mov	r0, r7
 800ba04:	47c0      	blx	r8
 800ba06:	3001      	adds	r0, #1
 800ba08:	d01e      	beq.n	800ba48 <_printf_common+0xa4>
 800ba0a:	6823      	ldr	r3, [r4, #0]
 800ba0c:	6922      	ldr	r2, [r4, #16]
 800ba0e:	f003 0306 	and.w	r3, r3, #6
 800ba12:	2b04      	cmp	r3, #4
 800ba14:	bf02      	ittt	eq
 800ba16:	68e5      	ldreq	r5, [r4, #12]
 800ba18:	6833      	ldreq	r3, [r6, #0]
 800ba1a:	1aed      	subeq	r5, r5, r3
 800ba1c:	68a3      	ldr	r3, [r4, #8]
 800ba1e:	bf0c      	ite	eq
 800ba20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ba24:	2500      	movne	r5, #0
 800ba26:	4293      	cmp	r3, r2
 800ba28:	bfc4      	itt	gt
 800ba2a:	1a9b      	subgt	r3, r3, r2
 800ba2c:	18ed      	addgt	r5, r5, r3
 800ba2e:	2600      	movs	r6, #0
 800ba30:	341a      	adds	r4, #26
 800ba32:	42b5      	cmp	r5, r6
 800ba34:	d11a      	bne.n	800ba6c <_printf_common+0xc8>
 800ba36:	2000      	movs	r0, #0
 800ba38:	e008      	b.n	800ba4c <_printf_common+0xa8>
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	4652      	mov	r2, sl
 800ba3e:	4649      	mov	r1, r9
 800ba40:	4638      	mov	r0, r7
 800ba42:	47c0      	blx	r8
 800ba44:	3001      	adds	r0, #1
 800ba46:	d103      	bne.n	800ba50 <_printf_common+0xac>
 800ba48:	f04f 30ff 	mov.w	r0, #4294967295
 800ba4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba50:	3501      	adds	r5, #1
 800ba52:	e7c6      	b.n	800b9e2 <_printf_common+0x3e>
 800ba54:	18e1      	adds	r1, r4, r3
 800ba56:	1c5a      	adds	r2, r3, #1
 800ba58:	2030      	movs	r0, #48	; 0x30
 800ba5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba5e:	4422      	add	r2, r4
 800ba60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba68:	3302      	adds	r3, #2
 800ba6a:	e7c7      	b.n	800b9fc <_printf_common+0x58>
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	4622      	mov	r2, r4
 800ba70:	4649      	mov	r1, r9
 800ba72:	4638      	mov	r0, r7
 800ba74:	47c0      	blx	r8
 800ba76:	3001      	adds	r0, #1
 800ba78:	d0e6      	beq.n	800ba48 <_printf_common+0xa4>
 800ba7a:	3601      	adds	r6, #1
 800ba7c:	e7d9      	b.n	800ba32 <_printf_common+0x8e>
	...

0800ba80 <_printf_i>:
 800ba80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba84:	7e0f      	ldrb	r7, [r1, #24]
 800ba86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ba88:	2f78      	cmp	r7, #120	; 0x78
 800ba8a:	4691      	mov	r9, r2
 800ba8c:	4680      	mov	r8, r0
 800ba8e:	460c      	mov	r4, r1
 800ba90:	469a      	mov	sl, r3
 800ba92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ba96:	d807      	bhi.n	800baa8 <_printf_i+0x28>
 800ba98:	2f62      	cmp	r7, #98	; 0x62
 800ba9a:	d80a      	bhi.n	800bab2 <_printf_i+0x32>
 800ba9c:	2f00      	cmp	r7, #0
 800ba9e:	f000 80d4 	beq.w	800bc4a <_printf_i+0x1ca>
 800baa2:	2f58      	cmp	r7, #88	; 0x58
 800baa4:	f000 80c0 	beq.w	800bc28 <_printf_i+0x1a8>
 800baa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800baac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bab0:	e03a      	b.n	800bb28 <_printf_i+0xa8>
 800bab2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bab6:	2b15      	cmp	r3, #21
 800bab8:	d8f6      	bhi.n	800baa8 <_printf_i+0x28>
 800baba:	a101      	add	r1, pc, #4	; (adr r1, 800bac0 <_printf_i+0x40>)
 800babc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bac0:	0800bb19 	.word	0x0800bb19
 800bac4:	0800bb2d 	.word	0x0800bb2d
 800bac8:	0800baa9 	.word	0x0800baa9
 800bacc:	0800baa9 	.word	0x0800baa9
 800bad0:	0800baa9 	.word	0x0800baa9
 800bad4:	0800baa9 	.word	0x0800baa9
 800bad8:	0800bb2d 	.word	0x0800bb2d
 800badc:	0800baa9 	.word	0x0800baa9
 800bae0:	0800baa9 	.word	0x0800baa9
 800bae4:	0800baa9 	.word	0x0800baa9
 800bae8:	0800baa9 	.word	0x0800baa9
 800baec:	0800bc31 	.word	0x0800bc31
 800baf0:	0800bb59 	.word	0x0800bb59
 800baf4:	0800bbeb 	.word	0x0800bbeb
 800baf8:	0800baa9 	.word	0x0800baa9
 800bafc:	0800baa9 	.word	0x0800baa9
 800bb00:	0800bc53 	.word	0x0800bc53
 800bb04:	0800baa9 	.word	0x0800baa9
 800bb08:	0800bb59 	.word	0x0800bb59
 800bb0c:	0800baa9 	.word	0x0800baa9
 800bb10:	0800baa9 	.word	0x0800baa9
 800bb14:	0800bbf3 	.word	0x0800bbf3
 800bb18:	682b      	ldr	r3, [r5, #0]
 800bb1a:	1d1a      	adds	r2, r3, #4
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	602a      	str	r2, [r5, #0]
 800bb20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bb24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bb28:	2301      	movs	r3, #1
 800bb2a:	e09f      	b.n	800bc6c <_printf_i+0x1ec>
 800bb2c:	6820      	ldr	r0, [r4, #0]
 800bb2e:	682b      	ldr	r3, [r5, #0]
 800bb30:	0607      	lsls	r7, r0, #24
 800bb32:	f103 0104 	add.w	r1, r3, #4
 800bb36:	6029      	str	r1, [r5, #0]
 800bb38:	d501      	bpl.n	800bb3e <_printf_i+0xbe>
 800bb3a:	681e      	ldr	r6, [r3, #0]
 800bb3c:	e003      	b.n	800bb46 <_printf_i+0xc6>
 800bb3e:	0646      	lsls	r6, r0, #25
 800bb40:	d5fb      	bpl.n	800bb3a <_printf_i+0xba>
 800bb42:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bb46:	2e00      	cmp	r6, #0
 800bb48:	da03      	bge.n	800bb52 <_printf_i+0xd2>
 800bb4a:	232d      	movs	r3, #45	; 0x2d
 800bb4c:	4276      	negs	r6, r6
 800bb4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb52:	485a      	ldr	r0, [pc, #360]	; (800bcbc <_printf_i+0x23c>)
 800bb54:	230a      	movs	r3, #10
 800bb56:	e012      	b.n	800bb7e <_printf_i+0xfe>
 800bb58:	682b      	ldr	r3, [r5, #0]
 800bb5a:	6820      	ldr	r0, [r4, #0]
 800bb5c:	1d19      	adds	r1, r3, #4
 800bb5e:	6029      	str	r1, [r5, #0]
 800bb60:	0605      	lsls	r5, r0, #24
 800bb62:	d501      	bpl.n	800bb68 <_printf_i+0xe8>
 800bb64:	681e      	ldr	r6, [r3, #0]
 800bb66:	e002      	b.n	800bb6e <_printf_i+0xee>
 800bb68:	0641      	lsls	r1, r0, #25
 800bb6a:	d5fb      	bpl.n	800bb64 <_printf_i+0xe4>
 800bb6c:	881e      	ldrh	r6, [r3, #0]
 800bb6e:	4853      	ldr	r0, [pc, #332]	; (800bcbc <_printf_i+0x23c>)
 800bb70:	2f6f      	cmp	r7, #111	; 0x6f
 800bb72:	bf0c      	ite	eq
 800bb74:	2308      	moveq	r3, #8
 800bb76:	230a      	movne	r3, #10
 800bb78:	2100      	movs	r1, #0
 800bb7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb7e:	6865      	ldr	r5, [r4, #4]
 800bb80:	60a5      	str	r5, [r4, #8]
 800bb82:	2d00      	cmp	r5, #0
 800bb84:	bfa2      	ittt	ge
 800bb86:	6821      	ldrge	r1, [r4, #0]
 800bb88:	f021 0104 	bicge.w	r1, r1, #4
 800bb8c:	6021      	strge	r1, [r4, #0]
 800bb8e:	b90e      	cbnz	r6, 800bb94 <_printf_i+0x114>
 800bb90:	2d00      	cmp	r5, #0
 800bb92:	d04b      	beq.n	800bc2c <_printf_i+0x1ac>
 800bb94:	4615      	mov	r5, r2
 800bb96:	fbb6 f1f3 	udiv	r1, r6, r3
 800bb9a:	fb03 6711 	mls	r7, r3, r1, r6
 800bb9e:	5dc7      	ldrb	r7, [r0, r7]
 800bba0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bba4:	4637      	mov	r7, r6
 800bba6:	42bb      	cmp	r3, r7
 800bba8:	460e      	mov	r6, r1
 800bbaa:	d9f4      	bls.n	800bb96 <_printf_i+0x116>
 800bbac:	2b08      	cmp	r3, #8
 800bbae:	d10b      	bne.n	800bbc8 <_printf_i+0x148>
 800bbb0:	6823      	ldr	r3, [r4, #0]
 800bbb2:	07de      	lsls	r6, r3, #31
 800bbb4:	d508      	bpl.n	800bbc8 <_printf_i+0x148>
 800bbb6:	6923      	ldr	r3, [r4, #16]
 800bbb8:	6861      	ldr	r1, [r4, #4]
 800bbba:	4299      	cmp	r1, r3
 800bbbc:	bfde      	ittt	le
 800bbbe:	2330      	movle	r3, #48	; 0x30
 800bbc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bbc4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bbc8:	1b52      	subs	r2, r2, r5
 800bbca:	6122      	str	r2, [r4, #16]
 800bbcc:	f8cd a000 	str.w	sl, [sp]
 800bbd0:	464b      	mov	r3, r9
 800bbd2:	aa03      	add	r2, sp, #12
 800bbd4:	4621      	mov	r1, r4
 800bbd6:	4640      	mov	r0, r8
 800bbd8:	f7ff fee4 	bl	800b9a4 <_printf_common>
 800bbdc:	3001      	adds	r0, #1
 800bbde:	d14a      	bne.n	800bc76 <_printf_i+0x1f6>
 800bbe0:	f04f 30ff 	mov.w	r0, #4294967295
 800bbe4:	b004      	add	sp, #16
 800bbe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	f043 0320 	orr.w	r3, r3, #32
 800bbf0:	6023      	str	r3, [r4, #0]
 800bbf2:	4833      	ldr	r0, [pc, #204]	; (800bcc0 <_printf_i+0x240>)
 800bbf4:	2778      	movs	r7, #120	; 0x78
 800bbf6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bbfa:	6823      	ldr	r3, [r4, #0]
 800bbfc:	6829      	ldr	r1, [r5, #0]
 800bbfe:	061f      	lsls	r7, r3, #24
 800bc00:	f851 6b04 	ldr.w	r6, [r1], #4
 800bc04:	d402      	bmi.n	800bc0c <_printf_i+0x18c>
 800bc06:	065f      	lsls	r7, r3, #25
 800bc08:	bf48      	it	mi
 800bc0a:	b2b6      	uxthmi	r6, r6
 800bc0c:	07df      	lsls	r7, r3, #31
 800bc0e:	bf48      	it	mi
 800bc10:	f043 0320 	orrmi.w	r3, r3, #32
 800bc14:	6029      	str	r1, [r5, #0]
 800bc16:	bf48      	it	mi
 800bc18:	6023      	strmi	r3, [r4, #0]
 800bc1a:	b91e      	cbnz	r6, 800bc24 <_printf_i+0x1a4>
 800bc1c:	6823      	ldr	r3, [r4, #0]
 800bc1e:	f023 0320 	bic.w	r3, r3, #32
 800bc22:	6023      	str	r3, [r4, #0]
 800bc24:	2310      	movs	r3, #16
 800bc26:	e7a7      	b.n	800bb78 <_printf_i+0xf8>
 800bc28:	4824      	ldr	r0, [pc, #144]	; (800bcbc <_printf_i+0x23c>)
 800bc2a:	e7e4      	b.n	800bbf6 <_printf_i+0x176>
 800bc2c:	4615      	mov	r5, r2
 800bc2e:	e7bd      	b.n	800bbac <_printf_i+0x12c>
 800bc30:	682b      	ldr	r3, [r5, #0]
 800bc32:	6826      	ldr	r6, [r4, #0]
 800bc34:	6961      	ldr	r1, [r4, #20]
 800bc36:	1d18      	adds	r0, r3, #4
 800bc38:	6028      	str	r0, [r5, #0]
 800bc3a:	0635      	lsls	r5, r6, #24
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	d501      	bpl.n	800bc44 <_printf_i+0x1c4>
 800bc40:	6019      	str	r1, [r3, #0]
 800bc42:	e002      	b.n	800bc4a <_printf_i+0x1ca>
 800bc44:	0670      	lsls	r0, r6, #25
 800bc46:	d5fb      	bpl.n	800bc40 <_printf_i+0x1c0>
 800bc48:	8019      	strh	r1, [r3, #0]
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	6123      	str	r3, [r4, #16]
 800bc4e:	4615      	mov	r5, r2
 800bc50:	e7bc      	b.n	800bbcc <_printf_i+0x14c>
 800bc52:	682b      	ldr	r3, [r5, #0]
 800bc54:	1d1a      	adds	r2, r3, #4
 800bc56:	602a      	str	r2, [r5, #0]
 800bc58:	681d      	ldr	r5, [r3, #0]
 800bc5a:	6862      	ldr	r2, [r4, #4]
 800bc5c:	2100      	movs	r1, #0
 800bc5e:	4628      	mov	r0, r5
 800bc60:	f7f4 fab6 	bl	80001d0 <memchr>
 800bc64:	b108      	cbz	r0, 800bc6a <_printf_i+0x1ea>
 800bc66:	1b40      	subs	r0, r0, r5
 800bc68:	6060      	str	r0, [r4, #4]
 800bc6a:	6863      	ldr	r3, [r4, #4]
 800bc6c:	6123      	str	r3, [r4, #16]
 800bc6e:	2300      	movs	r3, #0
 800bc70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc74:	e7aa      	b.n	800bbcc <_printf_i+0x14c>
 800bc76:	6923      	ldr	r3, [r4, #16]
 800bc78:	462a      	mov	r2, r5
 800bc7a:	4649      	mov	r1, r9
 800bc7c:	4640      	mov	r0, r8
 800bc7e:	47d0      	blx	sl
 800bc80:	3001      	adds	r0, #1
 800bc82:	d0ad      	beq.n	800bbe0 <_printf_i+0x160>
 800bc84:	6823      	ldr	r3, [r4, #0]
 800bc86:	079b      	lsls	r3, r3, #30
 800bc88:	d413      	bmi.n	800bcb2 <_printf_i+0x232>
 800bc8a:	68e0      	ldr	r0, [r4, #12]
 800bc8c:	9b03      	ldr	r3, [sp, #12]
 800bc8e:	4298      	cmp	r0, r3
 800bc90:	bfb8      	it	lt
 800bc92:	4618      	movlt	r0, r3
 800bc94:	e7a6      	b.n	800bbe4 <_printf_i+0x164>
 800bc96:	2301      	movs	r3, #1
 800bc98:	4632      	mov	r2, r6
 800bc9a:	4649      	mov	r1, r9
 800bc9c:	4640      	mov	r0, r8
 800bc9e:	47d0      	blx	sl
 800bca0:	3001      	adds	r0, #1
 800bca2:	d09d      	beq.n	800bbe0 <_printf_i+0x160>
 800bca4:	3501      	adds	r5, #1
 800bca6:	68e3      	ldr	r3, [r4, #12]
 800bca8:	9903      	ldr	r1, [sp, #12]
 800bcaa:	1a5b      	subs	r3, r3, r1
 800bcac:	42ab      	cmp	r3, r5
 800bcae:	dcf2      	bgt.n	800bc96 <_printf_i+0x216>
 800bcb0:	e7eb      	b.n	800bc8a <_printf_i+0x20a>
 800bcb2:	2500      	movs	r5, #0
 800bcb4:	f104 0619 	add.w	r6, r4, #25
 800bcb8:	e7f5      	b.n	800bca6 <_printf_i+0x226>
 800bcba:	bf00      	nop
 800bcbc:	0800eb6a 	.word	0x0800eb6a
 800bcc0:	0800eb7b 	.word	0x0800eb7b

0800bcc4 <std>:
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	b510      	push	{r4, lr}
 800bcc8:	4604      	mov	r4, r0
 800bcca:	e9c0 3300 	strd	r3, r3, [r0]
 800bcce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bcd2:	6083      	str	r3, [r0, #8]
 800bcd4:	8181      	strh	r1, [r0, #12]
 800bcd6:	6643      	str	r3, [r0, #100]	; 0x64
 800bcd8:	81c2      	strh	r2, [r0, #14]
 800bcda:	6183      	str	r3, [r0, #24]
 800bcdc:	4619      	mov	r1, r3
 800bcde:	2208      	movs	r2, #8
 800bce0:	305c      	adds	r0, #92	; 0x5c
 800bce2:	f000 f902 	bl	800beea <memset>
 800bce6:	4b05      	ldr	r3, [pc, #20]	; (800bcfc <std+0x38>)
 800bce8:	6263      	str	r3, [r4, #36]	; 0x24
 800bcea:	4b05      	ldr	r3, [pc, #20]	; (800bd00 <std+0x3c>)
 800bcec:	62a3      	str	r3, [r4, #40]	; 0x28
 800bcee:	4b05      	ldr	r3, [pc, #20]	; (800bd04 <std+0x40>)
 800bcf0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bcf2:	4b05      	ldr	r3, [pc, #20]	; (800bd08 <std+0x44>)
 800bcf4:	6224      	str	r4, [r4, #32]
 800bcf6:	6323      	str	r3, [r4, #48]	; 0x30
 800bcf8:	bd10      	pop	{r4, pc}
 800bcfa:	bf00      	nop
 800bcfc:	0800be65 	.word	0x0800be65
 800bd00:	0800be87 	.word	0x0800be87
 800bd04:	0800bebf 	.word	0x0800bebf
 800bd08:	0800bee3 	.word	0x0800bee3

0800bd0c <stdio_exit_handler>:
 800bd0c:	4a02      	ldr	r2, [pc, #8]	; (800bd18 <stdio_exit_handler+0xc>)
 800bd0e:	4903      	ldr	r1, [pc, #12]	; (800bd1c <stdio_exit_handler+0x10>)
 800bd10:	4803      	ldr	r0, [pc, #12]	; (800bd20 <stdio_exit_handler+0x14>)
 800bd12:	f000 b869 	b.w	800bde8 <_fwalk_sglue>
 800bd16:	bf00      	nop
 800bd18:	2000000c 	.word	0x2000000c
 800bd1c:	0800e361 	.word	0x0800e361
 800bd20:	20000184 	.word	0x20000184

0800bd24 <cleanup_stdio>:
 800bd24:	6841      	ldr	r1, [r0, #4]
 800bd26:	4b0c      	ldr	r3, [pc, #48]	; (800bd58 <cleanup_stdio+0x34>)
 800bd28:	4299      	cmp	r1, r3
 800bd2a:	b510      	push	{r4, lr}
 800bd2c:	4604      	mov	r4, r0
 800bd2e:	d001      	beq.n	800bd34 <cleanup_stdio+0x10>
 800bd30:	f002 fb16 	bl	800e360 <_fflush_r>
 800bd34:	68a1      	ldr	r1, [r4, #8]
 800bd36:	4b09      	ldr	r3, [pc, #36]	; (800bd5c <cleanup_stdio+0x38>)
 800bd38:	4299      	cmp	r1, r3
 800bd3a:	d002      	beq.n	800bd42 <cleanup_stdio+0x1e>
 800bd3c:	4620      	mov	r0, r4
 800bd3e:	f002 fb0f 	bl	800e360 <_fflush_r>
 800bd42:	68e1      	ldr	r1, [r4, #12]
 800bd44:	4b06      	ldr	r3, [pc, #24]	; (800bd60 <cleanup_stdio+0x3c>)
 800bd46:	4299      	cmp	r1, r3
 800bd48:	d004      	beq.n	800bd54 <cleanup_stdio+0x30>
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd50:	f002 bb06 	b.w	800e360 <_fflush_r>
 800bd54:	bd10      	pop	{r4, pc}
 800bd56:	bf00      	nop
 800bd58:	20000a00 	.word	0x20000a00
 800bd5c:	20000a68 	.word	0x20000a68
 800bd60:	20000ad0 	.word	0x20000ad0

0800bd64 <global_stdio_init.part.0>:
 800bd64:	b510      	push	{r4, lr}
 800bd66:	4b0b      	ldr	r3, [pc, #44]	; (800bd94 <global_stdio_init.part.0+0x30>)
 800bd68:	4c0b      	ldr	r4, [pc, #44]	; (800bd98 <global_stdio_init.part.0+0x34>)
 800bd6a:	4a0c      	ldr	r2, [pc, #48]	; (800bd9c <global_stdio_init.part.0+0x38>)
 800bd6c:	601a      	str	r2, [r3, #0]
 800bd6e:	4620      	mov	r0, r4
 800bd70:	2200      	movs	r2, #0
 800bd72:	2104      	movs	r1, #4
 800bd74:	f7ff ffa6 	bl	800bcc4 <std>
 800bd78:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bd7c:	2201      	movs	r2, #1
 800bd7e:	2109      	movs	r1, #9
 800bd80:	f7ff ffa0 	bl	800bcc4 <std>
 800bd84:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bd88:	2202      	movs	r2, #2
 800bd8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd8e:	2112      	movs	r1, #18
 800bd90:	f7ff bf98 	b.w	800bcc4 <std>
 800bd94:	20000b38 	.word	0x20000b38
 800bd98:	20000a00 	.word	0x20000a00
 800bd9c:	0800bd0d 	.word	0x0800bd0d

0800bda0 <__sfp_lock_acquire>:
 800bda0:	4801      	ldr	r0, [pc, #4]	; (800bda8 <__sfp_lock_acquire+0x8>)
 800bda2:	f000 b947 	b.w	800c034 <__retarget_lock_acquire_recursive>
 800bda6:	bf00      	nop
 800bda8:	20000b41 	.word	0x20000b41

0800bdac <__sfp_lock_release>:
 800bdac:	4801      	ldr	r0, [pc, #4]	; (800bdb4 <__sfp_lock_release+0x8>)
 800bdae:	f000 b942 	b.w	800c036 <__retarget_lock_release_recursive>
 800bdb2:	bf00      	nop
 800bdb4:	20000b41 	.word	0x20000b41

0800bdb8 <__sinit>:
 800bdb8:	b510      	push	{r4, lr}
 800bdba:	4604      	mov	r4, r0
 800bdbc:	f7ff fff0 	bl	800bda0 <__sfp_lock_acquire>
 800bdc0:	6a23      	ldr	r3, [r4, #32]
 800bdc2:	b11b      	cbz	r3, 800bdcc <__sinit+0x14>
 800bdc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bdc8:	f7ff bff0 	b.w	800bdac <__sfp_lock_release>
 800bdcc:	4b04      	ldr	r3, [pc, #16]	; (800bde0 <__sinit+0x28>)
 800bdce:	6223      	str	r3, [r4, #32]
 800bdd0:	4b04      	ldr	r3, [pc, #16]	; (800bde4 <__sinit+0x2c>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d1f5      	bne.n	800bdc4 <__sinit+0xc>
 800bdd8:	f7ff ffc4 	bl	800bd64 <global_stdio_init.part.0>
 800bddc:	e7f2      	b.n	800bdc4 <__sinit+0xc>
 800bdde:	bf00      	nop
 800bde0:	0800bd25 	.word	0x0800bd25
 800bde4:	20000b38 	.word	0x20000b38

0800bde8 <_fwalk_sglue>:
 800bde8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdec:	4607      	mov	r7, r0
 800bdee:	4688      	mov	r8, r1
 800bdf0:	4614      	mov	r4, r2
 800bdf2:	2600      	movs	r6, #0
 800bdf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bdf8:	f1b9 0901 	subs.w	r9, r9, #1
 800bdfc:	d505      	bpl.n	800be0a <_fwalk_sglue+0x22>
 800bdfe:	6824      	ldr	r4, [r4, #0]
 800be00:	2c00      	cmp	r4, #0
 800be02:	d1f7      	bne.n	800bdf4 <_fwalk_sglue+0xc>
 800be04:	4630      	mov	r0, r6
 800be06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be0a:	89ab      	ldrh	r3, [r5, #12]
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d907      	bls.n	800be20 <_fwalk_sglue+0x38>
 800be10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be14:	3301      	adds	r3, #1
 800be16:	d003      	beq.n	800be20 <_fwalk_sglue+0x38>
 800be18:	4629      	mov	r1, r5
 800be1a:	4638      	mov	r0, r7
 800be1c:	47c0      	blx	r8
 800be1e:	4306      	orrs	r6, r0
 800be20:	3568      	adds	r5, #104	; 0x68
 800be22:	e7e9      	b.n	800bdf8 <_fwalk_sglue+0x10>

0800be24 <siprintf>:
 800be24:	b40e      	push	{r1, r2, r3}
 800be26:	b500      	push	{lr}
 800be28:	b09c      	sub	sp, #112	; 0x70
 800be2a:	ab1d      	add	r3, sp, #116	; 0x74
 800be2c:	9002      	str	r0, [sp, #8]
 800be2e:	9006      	str	r0, [sp, #24]
 800be30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800be34:	4809      	ldr	r0, [pc, #36]	; (800be5c <siprintf+0x38>)
 800be36:	9107      	str	r1, [sp, #28]
 800be38:	9104      	str	r1, [sp, #16]
 800be3a:	4909      	ldr	r1, [pc, #36]	; (800be60 <siprintf+0x3c>)
 800be3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800be40:	9105      	str	r1, [sp, #20]
 800be42:	6800      	ldr	r0, [r0, #0]
 800be44:	9301      	str	r3, [sp, #4]
 800be46:	a902      	add	r1, sp, #8
 800be48:	f002 f906 	bl	800e058 <_svfiprintf_r>
 800be4c:	9b02      	ldr	r3, [sp, #8]
 800be4e:	2200      	movs	r2, #0
 800be50:	701a      	strb	r2, [r3, #0]
 800be52:	b01c      	add	sp, #112	; 0x70
 800be54:	f85d eb04 	ldr.w	lr, [sp], #4
 800be58:	b003      	add	sp, #12
 800be5a:	4770      	bx	lr
 800be5c:	200001d0 	.word	0x200001d0
 800be60:	ffff0208 	.word	0xffff0208

0800be64 <__sread>:
 800be64:	b510      	push	{r4, lr}
 800be66:	460c      	mov	r4, r1
 800be68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be6c:	f000 f894 	bl	800bf98 <_read_r>
 800be70:	2800      	cmp	r0, #0
 800be72:	bfab      	itete	ge
 800be74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be76:	89a3      	ldrhlt	r3, [r4, #12]
 800be78:	181b      	addge	r3, r3, r0
 800be7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be7e:	bfac      	ite	ge
 800be80:	6563      	strge	r3, [r4, #84]	; 0x54
 800be82:	81a3      	strhlt	r3, [r4, #12]
 800be84:	bd10      	pop	{r4, pc}

0800be86 <__swrite>:
 800be86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be8a:	461f      	mov	r7, r3
 800be8c:	898b      	ldrh	r3, [r1, #12]
 800be8e:	05db      	lsls	r3, r3, #23
 800be90:	4605      	mov	r5, r0
 800be92:	460c      	mov	r4, r1
 800be94:	4616      	mov	r6, r2
 800be96:	d505      	bpl.n	800bea4 <__swrite+0x1e>
 800be98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be9c:	2302      	movs	r3, #2
 800be9e:	2200      	movs	r2, #0
 800bea0:	f000 f868 	bl	800bf74 <_lseek_r>
 800bea4:	89a3      	ldrh	r3, [r4, #12]
 800bea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800beaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800beae:	81a3      	strh	r3, [r4, #12]
 800beb0:	4632      	mov	r2, r6
 800beb2:	463b      	mov	r3, r7
 800beb4:	4628      	mov	r0, r5
 800beb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800beba:	f000 b87f 	b.w	800bfbc <_write_r>

0800bebe <__sseek>:
 800bebe:	b510      	push	{r4, lr}
 800bec0:	460c      	mov	r4, r1
 800bec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bec6:	f000 f855 	bl	800bf74 <_lseek_r>
 800beca:	1c43      	adds	r3, r0, #1
 800becc:	89a3      	ldrh	r3, [r4, #12]
 800bece:	bf15      	itete	ne
 800bed0:	6560      	strne	r0, [r4, #84]	; 0x54
 800bed2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bed6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800beda:	81a3      	strheq	r3, [r4, #12]
 800bedc:	bf18      	it	ne
 800bede:	81a3      	strhne	r3, [r4, #12]
 800bee0:	bd10      	pop	{r4, pc}

0800bee2 <__sclose>:
 800bee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bee6:	f000 b835 	b.w	800bf54 <_close_r>

0800beea <memset>:
 800beea:	4402      	add	r2, r0
 800beec:	4603      	mov	r3, r0
 800beee:	4293      	cmp	r3, r2
 800bef0:	d100      	bne.n	800bef4 <memset+0xa>
 800bef2:	4770      	bx	lr
 800bef4:	f803 1b01 	strb.w	r1, [r3], #1
 800bef8:	e7f9      	b.n	800beee <memset+0x4>

0800befa <strncmp>:
 800befa:	b510      	push	{r4, lr}
 800befc:	b16a      	cbz	r2, 800bf1a <strncmp+0x20>
 800befe:	3901      	subs	r1, #1
 800bf00:	1884      	adds	r4, r0, r2
 800bf02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf06:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d103      	bne.n	800bf16 <strncmp+0x1c>
 800bf0e:	42a0      	cmp	r0, r4
 800bf10:	d001      	beq.n	800bf16 <strncmp+0x1c>
 800bf12:	2a00      	cmp	r2, #0
 800bf14:	d1f5      	bne.n	800bf02 <strncmp+0x8>
 800bf16:	1ad0      	subs	r0, r2, r3
 800bf18:	bd10      	pop	{r4, pc}
 800bf1a:	4610      	mov	r0, r2
 800bf1c:	e7fc      	b.n	800bf18 <strncmp+0x1e>

0800bf1e <strstr>:
 800bf1e:	780a      	ldrb	r2, [r1, #0]
 800bf20:	b570      	push	{r4, r5, r6, lr}
 800bf22:	b96a      	cbnz	r2, 800bf40 <strstr+0x22>
 800bf24:	bd70      	pop	{r4, r5, r6, pc}
 800bf26:	429a      	cmp	r2, r3
 800bf28:	d109      	bne.n	800bf3e <strstr+0x20>
 800bf2a:	460c      	mov	r4, r1
 800bf2c:	4605      	mov	r5, r0
 800bf2e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d0f6      	beq.n	800bf24 <strstr+0x6>
 800bf36:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800bf3a:	429e      	cmp	r6, r3
 800bf3c:	d0f7      	beq.n	800bf2e <strstr+0x10>
 800bf3e:	3001      	adds	r0, #1
 800bf40:	7803      	ldrb	r3, [r0, #0]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d1ef      	bne.n	800bf26 <strstr+0x8>
 800bf46:	4618      	mov	r0, r3
 800bf48:	e7ec      	b.n	800bf24 <strstr+0x6>
	...

0800bf4c <_localeconv_r>:
 800bf4c:	4800      	ldr	r0, [pc, #0]	; (800bf50 <_localeconv_r+0x4>)
 800bf4e:	4770      	bx	lr
 800bf50:	20000108 	.word	0x20000108

0800bf54 <_close_r>:
 800bf54:	b538      	push	{r3, r4, r5, lr}
 800bf56:	4d06      	ldr	r5, [pc, #24]	; (800bf70 <_close_r+0x1c>)
 800bf58:	2300      	movs	r3, #0
 800bf5a:	4604      	mov	r4, r0
 800bf5c:	4608      	mov	r0, r1
 800bf5e:	602b      	str	r3, [r5, #0]
 800bf60:	f7f6 fc7d 	bl	800285e <_close>
 800bf64:	1c43      	adds	r3, r0, #1
 800bf66:	d102      	bne.n	800bf6e <_close_r+0x1a>
 800bf68:	682b      	ldr	r3, [r5, #0]
 800bf6a:	b103      	cbz	r3, 800bf6e <_close_r+0x1a>
 800bf6c:	6023      	str	r3, [r4, #0]
 800bf6e:	bd38      	pop	{r3, r4, r5, pc}
 800bf70:	20000b3c 	.word	0x20000b3c

0800bf74 <_lseek_r>:
 800bf74:	b538      	push	{r3, r4, r5, lr}
 800bf76:	4d07      	ldr	r5, [pc, #28]	; (800bf94 <_lseek_r+0x20>)
 800bf78:	4604      	mov	r4, r0
 800bf7a:	4608      	mov	r0, r1
 800bf7c:	4611      	mov	r1, r2
 800bf7e:	2200      	movs	r2, #0
 800bf80:	602a      	str	r2, [r5, #0]
 800bf82:	461a      	mov	r2, r3
 800bf84:	f7f6 fc92 	bl	80028ac <_lseek>
 800bf88:	1c43      	adds	r3, r0, #1
 800bf8a:	d102      	bne.n	800bf92 <_lseek_r+0x1e>
 800bf8c:	682b      	ldr	r3, [r5, #0]
 800bf8e:	b103      	cbz	r3, 800bf92 <_lseek_r+0x1e>
 800bf90:	6023      	str	r3, [r4, #0]
 800bf92:	bd38      	pop	{r3, r4, r5, pc}
 800bf94:	20000b3c 	.word	0x20000b3c

0800bf98 <_read_r>:
 800bf98:	b538      	push	{r3, r4, r5, lr}
 800bf9a:	4d07      	ldr	r5, [pc, #28]	; (800bfb8 <_read_r+0x20>)
 800bf9c:	4604      	mov	r4, r0
 800bf9e:	4608      	mov	r0, r1
 800bfa0:	4611      	mov	r1, r2
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	602a      	str	r2, [r5, #0]
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	f7f6 fc20 	bl	80027ec <_read>
 800bfac:	1c43      	adds	r3, r0, #1
 800bfae:	d102      	bne.n	800bfb6 <_read_r+0x1e>
 800bfb0:	682b      	ldr	r3, [r5, #0]
 800bfb2:	b103      	cbz	r3, 800bfb6 <_read_r+0x1e>
 800bfb4:	6023      	str	r3, [r4, #0]
 800bfb6:	bd38      	pop	{r3, r4, r5, pc}
 800bfb8:	20000b3c 	.word	0x20000b3c

0800bfbc <_write_r>:
 800bfbc:	b538      	push	{r3, r4, r5, lr}
 800bfbe:	4d07      	ldr	r5, [pc, #28]	; (800bfdc <_write_r+0x20>)
 800bfc0:	4604      	mov	r4, r0
 800bfc2:	4608      	mov	r0, r1
 800bfc4:	4611      	mov	r1, r2
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	602a      	str	r2, [r5, #0]
 800bfca:	461a      	mov	r2, r3
 800bfcc:	f7f6 fc2b 	bl	8002826 <_write>
 800bfd0:	1c43      	adds	r3, r0, #1
 800bfd2:	d102      	bne.n	800bfda <_write_r+0x1e>
 800bfd4:	682b      	ldr	r3, [r5, #0]
 800bfd6:	b103      	cbz	r3, 800bfda <_write_r+0x1e>
 800bfd8:	6023      	str	r3, [r4, #0]
 800bfda:	bd38      	pop	{r3, r4, r5, pc}
 800bfdc:	20000b3c 	.word	0x20000b3c

0800bfe0 <__errno>:
 800bfe0:	4b01      	ldr	r3, [pc, #4]	; (800bfe8 <__errno+0x8>)
 800bfe2:	6818      	ldr	r0, [r3, #0]
 800bfe4:	4770      	bx	lr
 800bfe6:	bf00      	nop
 800bfe8:	200001d0 	.word	0x200001d0

0800bfec <__libc_init_array>:
 800bfec:	b570      	push	{r4, r5, r6, lr}
 800bfee:	4d0d      	ldr	r5, [pc, #52]	; (800c024 <__libc_init_array+0x38>)
 800bff0:	4c0d      	ldr	r4, [pc, #52]	; (800c028 <__libc_init_array+0x3c>)
 800bff2:	1b64      	subs	r4, r4, r5
 800bff4:	10a4      	asrs	r4, r4, #2
 800bff6:	2600      	movs	r6, #0
 800bff8:	42a6      	cmp	r6, r4
 800bffa:	d109      	bne.n	800c010 <__libc_init_array+0x24>
 800bffc:	4d0b      	ldr	r5, [pc, #44]	; (800c02c <__libc_init_array+0x40>)
 800bffe:	4c0c      	ldr	r4, [pc, #48]	; (800c030 <__libc_init_array+0x44>)
 800c000:	f002 fd26 	bl	800ea50 <_init>
 800c004:	1b64      	subs	r4, r4, r5
 800c006:	10a4      	asrs	r4, r4, #2
 800c008:	2600      	movs	r6, #0
 800c00a:	42a6      	cmp	r6, r4
 800c00c:	d105      	bne.n	800c01a <__libc_init_array+0x2e>
 800c00e:	bd70      	pop	{r4, r5, r6, pc}
 800c010:	f855 3b04 	ldr.w	r3, [r5], #4
 800c014:	4798      	blx	r3
 800c016:	3601      	adds	r6, #1
 800c018:	e7ee      	b.n	800bff8 <__libc_init_array+0xc>
 800c01a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c01e:	4798      	blx	r3
 800c020:	3601      	adds	r6, #1
 800c022:	e7f2      	b.n	800c00a <__libc_init_array+0x1e>
 800c024:	0800ef34 	.word	0x0800ef34
 800c028:	0800ef34 	.word	0x0800ef34
 800c02c:	0800ef34 	.word	0x0800ef34
 800c030:	0800ef38 	.word	0x0800ef38

0800c034 <__retarget_lock_acquire_recursive>:
 800c034:	4770      	bx	lr

0800c036 <__retarget_lock_release_recursive>:
 800c036:	4770      	bx	lr

0800c038 <memcpy>:
 800c038:	440a      	add	r2, r1
 800c03a:	4291      	cmp	r1, r2
 800c03c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c040:	d100      	bne.n	800c044 <memcpy+0xc>
 800c042:	4770      	bx	lr
 800c044:	b510      	push	{r4, lr}
 800c046:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c04a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c04e:	4291      	cmp	r1, r2
 800c050:	d1f9      	bne.n	800c046 <memcpy+0xe>
 800c052:	bd10      	pop	{r4, pc}
 800c054:	0000      	movs	r0, r0
	...

0800c058 <nan>:
 800c058:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c060 <nan+0x8>
 800c05c:	4770      	bx	lr
 800c05e:	bf00      	nop
 800c060:	00000000 	.word	0x00000000
 800c064:	7ff80000 	.word	0x7ff80000

0800c068 <quorem>:
 800c068:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c06c:	6903      	ldr	r3, [r0, #16]
 800c06e:	690c      	ldr	r4, [r1, #16]
 800c070:	42a3      	cmp	r3, r4
 800c072:	4607      	mov	r7, r0
 800c074:	db7e      	blt.n	800c174 <quorem+0x10c>
 800c076:	3c01      	subs	r4, #1
 800c078:	f101 0814 	add.w	r8, r1, #20
 800c07c:	f100 0514 	add.w	r5, r0, #20
 800c080:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c084:	9301      	str	r3, [sp, #4]
 800c086:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c08a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c08e:	3301      	adds	r3, #1
 800c090:	429a      	cmp	r2, r3
 800c092:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c096:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c09a:	fbb2 f6f3 	udiv	r6, r2, r3
 800c09e:	d331      	bcc.n	800c104 <quorem+0x9c>
 800c0a0:	f04f 0e00 	mov.w	lr, #0
 800c0a4:	4640      	mov	r0, r8
 800c0a6:	46ac      	mov	ip, r5
 800c0a8:	46f2      	mov	sl, lr
 800c0aa:	f850 2b04 	ldr.w	r2, [r0], #4
 800c0ae:	b293      	uxth	r3, r2
 800c0b0:	fb06 e303 	mla	r3, r6, r3, lr
 800c0b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c0b8:	0c1a      	lsrs	r2, r3, #16
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	ebaa 0303 	sub.w	r3, sl, r3
 800c0c0:	f8dc a000 	ldr.w	sl, [ip]
 800c0c4:	fa13 f38a 	uxtah	r3, r3, sl
 800c0c8:	fb06 220e 	mla	r2, r6, lr, r2
 800c0cc:	9300      	str	r3, [sp, #0]
 800c0ce:	9b00      	ldr	r3, [sp, #0]
 800c0d0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c0d4:	b292      	uxth	r2, r2
 800c0d6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c0da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c0de:	f8bd 3000 	ldrh.w	r3, [sp]
 800c0e2:	4581      	cmp	r9, r0
 800c0e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0e8:	f84c 3b04 	str.w	r3, [ip], #4
 800c0ec:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c0f0:	d2db      	bcs.n	800c0aa <quorem+0x42>
 800c0f2:	f855 300b 	ldr.w	r3, [r5, fp]
 800c0f6:	b92b      	cbnz	r3, 800c104 <quorem+0x9c>
 800c0f8:	9b01      	ldr	r3, [sp, #4]
 800c0fa:	3b04      	subs	r3, #4
 800c0fc:	429d      	cmp	r5, r3
 800c0fe:	461a      	mov	r2, r3
 800c100:	d32c      	bcc.n	800c15c <quorem+0xf4>
 800c102:	613c      	str	r4, [r7, #16]
 800c104:	4638      	mov	r0, r7
 800c106:	f001 fd59 	bl	800dbbc <__mcmp>
 800c10a:	2800      	cmp	r0, #0
 800c10c:	db22      	blt.n	800c154 <quorem+0xec>
 800c10e:	3601      	adds	r6, #1
 800c110:	4629      	mov	r1, r5
 800c112:	2000      	movs	r0, #0
 800c114:	f858 2b04 	ldr.w	r2, [r8], #4
 800c118:	f8d1 c000 	ldr.w	ip, [r1]
 800c11c:	b293      	uxth	r3, r2
 800c11e:	1ac3      	subs	r3, r0, r3
 800c120:	0c12      	lsrs	r2, r2, #16
 800c122:	fa13 f38c 	uxtah	r3, r3, ip
 800c126:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c12a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c12e:	b29b      	uxth	r3, r3
 800c130:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c134:	45c1      	cmp	r9, r8
 800c136:	f841 3b04 	str.w	r3, [r1], #4
 800c13a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c13e:	d2e9      	bcs.n	800c114 <quorem+0xac>
 800c140:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c144:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c148:	b922      	cbnz	r2, 800c154 <quorem+0xec>
 800c14a:	3b04      	subs	r3, #4
 800c14c:	429d      	cmp	r5, r3
 800c14e:	461a      	mov	r2, r3
 800c150:	d30a      	bcc.n	800c168 <quorem+0x100>
 800c152:	613c      	str	r4, [r7, #16]
 800c154:	4630      	mov	r0, r6
 800c156:	b003      	add	sp, #12
 800c158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c15c:	6812      	ldr	r2, [r2, #0]
 800c15e:	3b04      	subs	r3, #4
 800c160:	2a00      	cmp	r2, #0
 800c162:	d1ce      	bne.n	800c102 <quorem+0x9a>
 800c164:	3c01      	subs	r4, #1
 800c166:	e7c9      	b.n	800c0fc <quorem+0x94>
 800c168:	6812      	ldr	r2, [r2, #0]
 800c16a:	3b04      	subs	r3, #4
 800c16c:	2a00      	cmp	r2, #0
 800c16e:	d1f0      	bne.n	800c152 <quorem+0xea>
 800c170:	3c01      	subs	r4, #1
 800c172:	e7eb      	b.n	800c14c <quorem+0xe4>
 800c174:	2000      	movs	r0, #0
 800c176:	e7ee      	b.n	800c156 <quorem+0xee>

0800c178 <_dtoa_r>:
 800c178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c17c:	ed2d 8b04 	vpush	{d8-d9}
 800c180:	69c5      	ldr	r5, [r0, #28]
 800c182:	b093      	sub	sp, #76	; 0x4c
 800c184:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c188:	ec57 6b10 	vmov	r6, r7, d0
 800c18c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c190:	9107      	str	r1, [sp, #28]
 800c192:	4604      	mov	r4, r0
 800c194:	920a      	str	r2, [sp, #40]	; 0x28
 800c196:	930d      	str	r3, [sp, #52]	; 0x34
 800c198:	b975      	cbnz	r5, 800c1b8 <_dtoa_r+0x40>
 800c19a:	2010      	movs	r0, #16
 800c19c:	f001 f982 	bl	800d4a4 <malloc>
 800c1a0:	4602      	mov	r2, r0
 800c1a2:	61e0      	str	r0, [r4, #28]
 800c1a4:	b920      	cbnz	r0, 800c1b0 <_dtoa_r+0x38>
 800c1a6:	4bae      	ldr	r3, [pc, #696]	; (800c460 <_dtoa_r+0x2e8>)
 800c1a8:	21ef      	movs	r1, #239	; 0xef
 800c1aa:	48ae      	ldr	r0, [pc, #696]	; (800c464 <_dtoa_r+0x2ec>)
 800c1ac:	f002 f92a 	bl	800e404 <__assert_func>
 800c1b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c1b4:	6005      	str	r5, [r0, #0]
 800c1b6:	60c5      	str	r5, [r0, #12]
 800c1b8:	69e3      	ldr	r3, [r4, #28]
 800c1ba:	6819      	ldr	r1, [r3, #0]
 800c1bc:	b151      	cbz	r1, 800c1d4 <_dtoa_r+0x5c>
 800c1be:	685a      	ldr	r2, [r3, #4]
 800c1c0:	604a      	str	r2, [r1, #4]
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	4093      	lsls	r3, r2
 800c1c6:	608b      	str	r3, [r1, #8]
 800c1c8:	4620      	mov	r0, r4
 800c1ca:	f001 fa71 	bl	800d6b0 <_Bfree>
 800c1ce:	69e3      	ldr	r3, [r4, #28]
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	601a      	str	r2, [r3, #0]
 800c1d4:	1e3b      	subs	r3, r7, #0
 800c1d6:	bfbb      	ittet	lt
 800c1d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c1dc:	9303      	strlt	r3, [sp, #12]
 800c1de:	2300      	movge	r3, #0
 800c1e0:	2201      	movlt	r2, #1
 800c1e2:	bfac      	ite	ge
 800c1e4:	f8c8 3000 	strge.w	r3, [r8]
 800c1e8:	f8c8 2000 	strlt.w	r2, [r8]
 800c1ec:	4b9e      	ldr	r3, [pc, #632]	; (800c468 <_dtoa_r+0x2f0>)
 800c1ee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c1f2:	ea33 0308 	bics.w	r3, r3, r8
 800c1f6:	d11b      	bne.n	800c230 <_dtoa_r+0xb8>
 800c1f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1fa:	f242 730f 	movw	r3, #9999	; 0x270f
 800c1fe:	6013      	str	r3, [r2, #0]
 800c200:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c204:	4333      	orrs	r3, r6
 800c206:	f000 8593 	beq.w	800cd30 <_dtoa_r+0xbb8>
 800c20a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c20c:	b963      	cbnz	r3, 800c228 <_dtoa_r+0xb0>
 800c20e:	4b97      	ldr	r3, [pc, #604]	; (800c46c <_dtoa_r+0x2f4>)
 800c210:	e027      	b.n	800c262 <_dtoa_r+0xea>
 800c212:	4b97      	ldr	r3, [pc, #604]	; (800c470 <_dtoa_r+0x2f8>)
 800c214:	9300      	str	r3, [sp, #0]
 800c216:	3308      	adds	r3, #8
 800c218:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c21a:	6013      	str	r3, [r2, #0]
 800c21c:	9800      	ldr	r0, [sp, #0]
 800c21e:	b013      	add	sp, #76	; 0x4c
 800c220:	ecbd 8b04 	vpop	{d8-d9}
 800c224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c228:	4b90      	ldr	r3, [pc, #576]	; (800c46c <_dtoa_r+0x2f4>)
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	3303      	adds	r3, #3
 800c22e:	e7f3      	b.n	800c218 <_dtoa_r+0xa0>
 800c230:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c234:	2200      	movs	r2, #0
 800c236:	ec51 0b17 	vmov	r0, r1, d7
 800c23a:	eeb0 8a47 	vmov.f32	s16, s14
 800c23e:	eef0 8a67 	vmov.f32	s17, s15
 800c242:	2300      	movs	r3, #0
 800c244:	f7f4 fc40 	bl	8000ac8 <__aeabi_dcmpeq>
 800c248:	4681      	mov	r9, r0
 800c24a:	b160      	cbz	r0, 800c266 <_dtoa_r+0xee>
 800c24c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c24e:	2301      	movs	r3, #1
 800c250:	6013      	str	r3, [r2, #0]
 800c252:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c254:	2b00      	cmp	r3, #0
 800c256:	f000 8568 	beq.w	800cd2a <_dtoa_r+0xbb2>
 800c25a:	4b86      	ldr	r3, [pc, #536]	; (800c474 <_dtoa_r+0x2fc>)
 800c25c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c25e:	6013      	str	r3, [r2, #0]
 800c260:	3b01      	subs	r3, #1
 800c262:	9300      	str	r3, [sp, #0]
 800c264:	e7da      	b.n	800c21c <_dtoa_r+0xa4>
 800c266:	aa10      	add	r2, sp, #64	; 0x40
 800c268:	a911      	add	r1, sp, #68	; 0x44
 800c26a:	4620      	mov	r0, r4
 800c26c:	eeb0 0a48 	vmov.f32	s0, s16
 800c270:	eef0 0a68 	vmov.f32	s1, s17
 800c274:	f001 fdb8 	bl	800dde8 <__d2b>
 800c278:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c27c:	4682      	mov	sl, r0
 800c27e:	2d00      	cmp	r5, #0
 800c280:	d07f      	beq.n	800c382 <_dtoa_r+0x20a>
 800c282:	ee18 3a90 	vmov	r3, s17
 800c286:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c28a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c28e:	ec51 0b18 	vmov	r0, r1, d8
 800c292:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c296:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c29a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c29e:	4619      	mov	r1, r3
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	4b75      	ldr	r3, [pc, #468]	; (800c478 <_dtoa_r+0x300>)
 800c2a4:	f7f3 fff0 	bl	8000288 <__aeabi_dsub>
 800c2a8:	a367      	add	r3, pc, #412	; (adr r3, 800c448 <_dtoa_r+0x2d0>)
 800c2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ae:	f7f4 f9a3 	bl	80005f8 <__aeabi_dmul>
 800c2b2:	a367      	add	r3, pc, #412	; (adr r3, 800c450 <_dtoa_r+0x2d8>)
 800c2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b8:	f7f3 ffe8 	bl	800028c <__adddf3>
 800c2bc:	4606      	mov	r6, r0
 800c2be:	4628      	mov	r0, r5
 800c2c0:	460f      	mov	r7, r1
 800c2c2:	f7f4 f92f 	bl	8000524 <__aeabi_i2d>
 800c2c6:	a364      	add	r3, pc, #400	; (adr r3, 800c458 <_dtoa_r+0x2e0>)
 800c2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2cc:	f7f4 f994 	bl	80005f8 <__aeabi_dmul>
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	460b      	mov	r3, r1
 800c2d4:	4630      	mov	r0, r6
 800c2d6:	4639      	mov	r1, r7
 800c2d8:	f7f3 ffd8 	bl	800028c <__adddf3>
 800c2dc:	4606      	mov	r6, r0
 800c2de:	460f      	mov	r7, r1
 800c2e0:	f7f4 fc3a 	bl	8000b58 <__aeabi_d2iz>
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	4683      	mov	fp, r0
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	4639      	mov	r1, r7
 800c2ee:	f7f4 fbf5 	bl	8000adc <__aeabi_dcmplt>
 800c2f2:	b148      	cbz	r0, 800c308 <_dtoa_r+0x190>
 800c2f4:	4658      	mov	r0, fp
 800c2f6:	f7f4 f915 	bl	8000524 <__aeabi_i2d>
 800c2fa:	4632      	mov	r2, r6
 800c2fc:	463b      	mov	r3, r7
 800c2fe:	f7f4 fbe3 	bl	8000ac8 <__aeabi_dcmpeq>
 800c302:	b908      	cbnz	r0, 800c308 <_dtoa_r+0x190>
 800c304:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c308:	f1bb 0f16 	cmp.w	fp, #22
 800c30c:	d857      	bhi.n	800c3be <_dtoa_r+0x246>
 800c30e:	4b5b      	ldr	r3, [pc, #364]	; (800c47c <_dtoa_r+0x304>)
 800c310:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c318:	ec51 0b18 	vmov	r0, r1, d8
 800c31c:	f7f4 fbde 	bl	8000adc <__aeabi_dcmplt>
 800c320:	2800      	cmp	r0, #0
 800c322:	d04e      	beq.n	800c3c2 <_dtoa_r+0x24a>
 800c324:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c328:	2300      	movs	r3, #0
 800c32a:	930c      	str	r3, [sp, #48]	; 0x30
 800c32c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c32e:	1b5b      	subs	r3, r3, r5
 800c330:	1e5a      	subs	r2, r3, #1
 800c332:	bf45      	ittet	mi
 800c334:	f1c3 0301 	rsbmi	r3, r3, #1
 800c338:	9305      	strmi	r3, [sp, #20]
 800c33a:	2300      	movpl	r3, #0
 800c33c:	2300      	movmi	r3, #0
 800c33e:	9206      	str	r2, [sp, #24]
 800c340:	bf54      	ite	pl
 800c342:	9305      	strpl	r3, [sp, #20]
 800c344:	9306      	strmi	r3, [sp, #24]
 800c346:	f1bb 0f00 	cmp.w	fp, #0
 800c34a:	db3c      	blt.n	800c3c6 <_dtoa_r+0x24e>
 800c34c:	9b06      	ldr	r3, [sp, #24]
 800c34e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c352:	445b      	add	r3, fp
 800c354:	9306      	str	r3, [sp, #24]
 800c356:	2300      	movs	r3, #0
 800c358:	9308      	str	r3, [sp, #32]
 800c35a:	9b07      	ldr	r3, [sp, #28]
 800c35c:	2b09      	cmp	r3, #9
 800c35e:	d868      	bhi.n	800c432 <_dtoa_r+0x2ba>
 800c360:	2b05      	cmp	r3, #5
 800c362:	bfc4      	itt	gt
 800c364:	3b04      	subgt	r3, #4
 800c366:	9307      	strgt	r3, [sp, #28]
 800c368:	9b07      	ldr	r3, [sp, #28]
 800c36a:	f1a3 0302 	sub.w	r3, r3, #2
 800c36e:	bfcc      	ite	gt
 800c370:	2500      	movgt	r5, #0
 800c372:	2501      	movle	r5, #1
 800c374:	2b03      	cmp	r3, #3
 800c376:	f200 8085 	bhi.w	800c484 <_dtoa_r+0x30c>
 800c37a:	e8df f003 	tbb	[pc, r3]
 800c37e:	3b2e      	.short	0x3b2e
 800c380:	5839      	.short	0x5839
 800c382:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c386:	441d      	add	r5, r3
 800c388:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c38c:	2b20      	cmp	r3, #32
 800c38e:	bfc1      	itttt	gt
 800c390:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c394:	fa08 f803 	lslgt.w	r8, r8, r3
 800c398:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c39c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c3a0:	bfd6      	itet	le
 800c3a2:	f1c3 0320 	rsble	r3, r3, #32
 800c3a6:	ea48 0003 	orrgt.w	r0, r8, r3
 800c3aa:	fa06 f003 	lslle.w	r0, r6, r3
 800c3ae:	f7f4 f8a9 	bl	8000504 <__aeabi_ui2d>
 800c3b2:	2201      	movs	r2, #1
 800c3b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c3b8:	3d01      	subs	r5, #1
 800c3ba:	920e      	str	r2, [sp, #56]	; 0x38
 800c3bc:	e76f      	b.n	800c29e <_dtoa_r+0x126>
 800c3be:	2301      	movs	r3, #1
 800c3c0:	e7b3      	b.n	800c32a <_dtoa_r+0x1b2>
 800c3c2:	900c      	str	r0, [sp, #48]	; 0x30
 800c3c4:	e7b2      	b.n	800c32c <_dtoa_r+0x1b4>
 800c3c6:	9b05      	ldr	r3, [sp, #20]
 800c3c8:	eba3 030b 	sub.w	r3, r3, fp
 800c3cc:	9305      	str	r3, [sp, #20]
 800c3ce:	f1cb 0300 	rsb	r3, fp, #0
 800c3d2:	9308      	str	r3, [sp, #32]
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3d8:	e7bf      	b.n	800c35a <_dtoa_r+0x1e2>
 800c3da:	2300      	movs	r3, #0
 800c3dc:	9309      	str	r3, [sp, #36]	; 0x24
 800c3de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	dc52      	bgt.n	800c48a <_dtoa_r+0x312>
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	9301      	str	r3, [sp, #4]
 800c3e8:	9304      	str	r3, [sp, #16]
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	920a      	str	r2, [sp, #40]	; 0x28
 800c3ee:	e00b      	b.n	800c408 <_dtoa_r+0x290>
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	e7f3      	b.n	800c3dc <_dtoa_r+0x264>
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	9309      	str	r3, [sp, #36]	; 0x24
 800c3f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3fa:	445b      	add	r3, fp
 800c3fc:	9301      	str	r3, [sp, #4]
 800c3fe:	3301      	adds	r3, #1
 800c400:	2b01      	cmp	r3, #1
 800c402:	9304      	str	r3, [sp, #16]
 800c404:	bfb8      	it	lt
 800c406:	2301      	movlt	r3, #1
 800c408:	69e0      	ldr	r0, [r4, #28]
 800c40a:	2100      	movs	r1, #0
 800c40c:	2204      	movs	r2, #4
 800c40e:	f102 0614 	add.w	r6, r2, #20
 800c412:	429e      	cmp	r6, r3
 800c414:	d93d      	bls.n	800c492 <_dtoa_r+0x31a>
 800c416:	6041      	str	r1, [r0, #4]
 800c418:	4620      	mov	r0, r4
 800c41a:	f001 f909 	bl	800d630 <_Balloc>
 800c41e:	9000      	str	r0, [sp, #0]
 800c420:	2800      	cmp	r0, #0
 800c422:	d139      	bne.n	800c498 <_dtoa_r+0x320>
 800c424:	4b16      	ldr	r3, [pc, #88]	; (800c480 <_dtoa_r+0x308>)
 800c426:	4602      	mov	r2, r0
 800c428:	f240 11af 	movw	r1, #431	; 0x1af
 800c42c:	e6bd      	b.n	800c1aa <_dtoa_r+0x32>
 800c42e:	2301      	movs	r3, #1
 800c430:	e7e1      	b.n	800c3f6 <_dtoa_r+0x27e>
 800c432:	2501      	movs	r5, #1
 800c434:	2300      	movs	r3, #0
 800c436:	9307      	str	r3, [sp, #28]
 800c438:	9509      	str	r5, [sp, #36]	; 0x24
 800c43a:	f04f 33ff 	mov.w	r3, #4294967295
 800c43e:	9301      	str	r3, [sp, #4]
 800c440:	9304      	str	r3, [sp, #16]
 800c442:	2200      	movs	r2, #0
 800c444:	2312      	movs	r3, #18
 800c446:	e7d1      	b.n	800c3ec <_dtoa_r+0x274>
 800c448:	636f4361 	.word	0x636f4361
 800c44c:	3fd287a7 	.word	0x3fd287a7
 800c450:	8b60c8b3 	.word	0x8b60c8b3
 800c454:	3fc68a28 	.word	0x3fc68a28
 800c458:	509f79fb 	.word	0x509f79fb
 800c45c:	3fd34413 	.word	0x3fd34413
 800c460:	0800eba1 	.word	0x0800eba1
 800c464:	0800ebb8 	.word	0x0800ebb8
 800c468:	7ff00000 	.word	0x7ff00000
 800c46c:	0800eb9d 	.word	0x0800eb9d
 800c470:	0800eb94 	.word	0x0800eb94
 800c474:	0800eb69 	.word	0x0800eb69
 800c478:	3ff80000 	.word	0x3ff80000
 800c47c:	0800ed08 	.word	0x0800ed08
 800c480:	0800ec10 	.word	0x0800ec10
 800c484:	2301      	movs	r3, #1
 800c486:	9309      	str	r3, [sp, #36]	; 0x24
 800c488:	e7d7      	b.n	800c43a <_dtoa_r+0x2c2>
 800c48a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c48c:	9301      	str	r3, [sp, #4]
 800c48e:	9304      	str	r3, [sp, #16]
 800c490:	e7ba      	b.n	800c408 <_dtoa_r+0x290>
 800c492:	3101      	adds	r1, #1
 800c494:	0052      	lsls	r2, r2, #1
 800c496:	e7ba      	b.n	800c40e <_dtoa_r+0x296>
 800c498:	69e3      	ldr	r3, [r4, #28]
 800c49a:	9a00      	ldr	r2, [sp, #0]
 800c49c:	601a      	str	r2, [r3, #0]
 800c49e:	9b04      	ldr	r3, [sp, #16]
 800c4a0:	2b0e      	cmp	r3, #14
 800c4a2:	f200 80a8 	bhi.w	800c5f6 <_dtoa_r+0x47e>
 800c4a6:	2d00      	cmp	r5, #0
 800c4a8:	f000 80a5 	beq.w	800c5f6 <_dtoa_r+0x47e>
 800c4ac:	f1bb 0f00 	cmp.w	fp, #0
 800c4b0:	dd38      	ble.n	800c524 <_dtoa_r+0x3ac>
 800c4b2:	4bc0      	ldr	r3, [pc, #768]	; (800c7b4 <_dtoa_r+0x63c>)
 800c4b4:	f00b 020f 	and.w	r2, fp, #15
 800c4b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4bc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c4c0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c4c4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c4c8:	d019      	beq.n	800c4fe <_dtoa_r+0x386>
 800c4ca:	4bbb      	ldr	r3, [pc, #748]	; (800c7b8 <_dtoa_r+0x640>)
 800c4cc:	ec51 0b18 	vmov	r0, r1, d8
 800c4d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c4d4:	f7f4 f9ba 	bl	800084c <__aeabi_ddiv>
 800c4d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4dc:	f008 080f 	and.w	r8, r8, #15
 800c4e0:	2503      	movs	r5, #3
 800c4e2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c7b8 <_dtoa_r+0x640>
 800c4e6:	f1b8 0f00 	cmp.w	r8, #0
 800c4ea:	d10a      	bne.n	800c502 <_dtoa_r+0x38a>
 800c4ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4f0:	4632      	mov	r2, r6
 800c4f2:	463b      	mov	r3, r7
 800c4f4:	f7f4 f9aa 	bl	800084c <__aeabi_ddiv>
 800c4f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4fc:	e02b      	b.n	800c556 <_dtoa_r+0x3de>
 800c4fe:	2502      	movs	r5, #2
 800c500:	e7ef      	b.n	800c4e2 <_dtoa_r+0x36a>
 800c502:	f018 0f01 	tst.w	r8, #1
 800c506:	d008      	beq.n	800c51a <_dtoa_r+0x3a2>
 800c508:	4630      	mov	r0, r6
 800c50a:	4639      	mov	r1, r7
 800c50c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c510:	f7f4 f872 	bl	80005f8 <__aeabi_dmul>
 800c514:	3501      	adds	r5, #1
 800c516:	4606      	mov	r6, r0
 800c518:	460f      	mov	r7, r1
 800c51a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c51e:	f109 0908 	add.w	r9, r9, #8
 800c522:	e7e0      	b.n	800c4e6 <_dtoa_r+0x36e>
 800c524:	f000 809f 	beq.w	800c666 <_dtoa_r+0x4ee>
 800c528:	f1cb 0600 	rsb	r6, fp, #0
 800c52c:	4ba1      	ldr	r3, [pc, #644]	; (800c7b4 <_dtoa_r+0x63c>)
 800c52e:	4fa2      	ldr	r7, [pc, #648]	; (800c7b8 <_dtoa_r+0x640>)
 800c530:	f006 020f 	and.w	r2, r6, #15
 800c534:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53c:	ec51 0b18 	vmov	r0, r1, d8
 800c540:	f7f4 f85a 	bl	80005f8 <__aeabi_dmul>
 800c544:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c548:	1136      	asrs	r6, r6, #4
 800c54a:	2300      	movs	r3, #0
 800c54c:	2502      	movs	r5, #2
 800c54e:	2e00      	cmp	r6, #0
 800c550:	d17e      	bne.n	800c650 <_dtoa_r+0x4d8>
 800c552:	2b00      	cmp	r3, #0
 800c554:	d1d0      	bne.n	800c4f8 <_dtoa_r+0x380>
 800c556:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c558:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	f000 8084 	beq.w	800c66a <_dtoa_r+0x4f2>
 800c562:	4b96      	ldr	r3, [pc, #600]	; (800c7bc <_dtoa_r+0x644>)
 800c564:	2200      	movs	r2, #0
 800c566:	4640      	mov	r0, r8
 800c568:	4649      	mov	r1, r9
 800c56a:	f7f4 fab7 	bl	8000adc <__aeabi_dcmplt>
 800c56e:	2800      	cmp	r0, #0
 800c570:	d07b      	beq.n	800c66a <_dtoa_r+0x4f2>
 800c572:	9b04      	ldr	r3, [sp, #16]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d078      	beq.n	800c66a <_dtoa_r+0x4f2>
 800c578:	9b01      	ldr	r3, [sp, #4]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	dd39      	ble.n	800c5f2 <_dtoa_r+0x47a>
 800c57e:	4b90      	ldr	r3, [pc, #576]	; (800c7c0 <_dtoa_r+0x648>)
 800c580:	2200      	movs	r2, #0
 800c582:	4640      	mov	r0, r8
 800c584:	4649      	mov	r1, r9
 800c586:	f7f4 f837 	bl	80005f8 <__aeabi_dmul>
 800c58a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c58e:	9e01      	ldr	r6, [sp, #4]
 800c590:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c594:	3501      	adds	r5, #1
 800c596:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c59a:	4628      	mov	r0, r5
 800c59c:	f7f3 ffc2 	bl	8000524 <__aeabi_i2d>
 800c5a0:	4642      	mov	r2, r8
 800c5a2:	464b      	mov	r3, r9
 800c5a4:	f7f4 f828 	bl	80005f8 <__aeabi_dmul>
 800c5a8:	4b86      	ldr	r3, [pc, #536]	; (800c7c4 <_dtoa_r+0x64c>)
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	f7f3 fe6e 	bl	800028c <__adddf3>
 800c5b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c5b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5b8:	9303      	str	r3, [sp, #12]
 800c5ba:	2e00      	cmp	r6, #0
 800c5bc:	d158      	bne.n	800c670 <_dtoa_r+0x4f8>
 800c5be:	4b82      	ldr	r3, [pc, #520]	; (800c7c8 <_dtoa_r+0x650>)
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	4640      	mov	r0, r8
 800c5c4:	4649      	mov	r1, r9
 800c5c6:	f7f3 fe5f 	bl	8000288 <__aeabi_dsub>
 800c5ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c5ce:	4680      	mov	r8, r0
 800c5d0:	4689      	mov	r9, r1
 800c5d2:	f7f4 faa1 	bl	8000b18 <__aeabi_dcmpgt>
 800c5d6:	2800      	cmp	r0, #0
 800c5d8:	f040 8296 	bne.w	800cb08 <_dtoa_r+0x990>
 800c5dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c5e0:	4640      	mov	r0, r8
 800c5e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c5e6:	4649      	mov	r1, r9
 800c5e8:	f7f4 fa78 	bl	8000adc <__aeabi_dcmplt>
 800c5ec:	2800      	cmp	r0, #0
 800c5ee:	f040 8289 	bne.w	800cb04 <_dtoa_r+0x98c>
 800c5f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c5f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	f2c0 814e 	blt.w	800c89a <_dtoa_r+0x722>
 800c5fe:	f1bb 0f0e 	cmp.w	fp, #14
 800c602:	f300 814a 	bgt.w	800c89a <_dtoa_r+0x722>
 800c606:	4b6b      	ldr	r3, [pc, #428]	; (800c7b4 <_dtoa_r+0x63c>)
 800c608:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c60c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c612:	2b00      	cmp	r3, #0
 800c614:	f280 80dc 	bge.w	800c7d0 <_dtoa_r+0x658>
 800c618:	9b04      	ldr	r3, [sp, #16]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	f300 80d8 	bgt.w	800c7d0 <_dtoa_r+0x658>
 800c620:	f040 826f 	bne.w	800cb02 <_dtoa_r+0x98a>
 800c624:	4b68      	ldr	r3, [pc, #416]	; (800c7c8 <_dtoa_r+0x650>)
 800c626:	2200      	movs	r2, #0
 800c628:	4640      	mov	r0, r8
 800c62a:	4649      	mov	r1, r9
 800c62c:	f7f3 ffe4 	bl	80005f8 <__aeabi_dmul>
 800c630:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c634:	f7f4 fa66 	bl	8000b04 <__aeabi_dcmpge>
 800c638:	9e04      	ldr	r6, [sp, #16]
 800c63a:	4637      	mov	r7, r6
 800c63c:	2800      	cmp	r0, #0
 800c63e:	f040 8245 	bne.w	800cacc <_dtoa_r+0x954>
 800c642:	9d00      	ldr	r5, [sp, #0]
 800c644:	2331      	movs	r3, #49	; 0x31
 800c646:	f805 3b01 	strb.w	r3, [r5], #1
 800c64a:	f10b 0b01 	add.w	fp, fp, #1
 800c64e:	e241      	b.n	800cad4 <_dtoa_r+0x95c>
 800c650:	07f2      	lsls	r2, r6, #31
 800c652:	d505      	bpl.n	800c660 <_dtoa_r+0x4e8>
 800c654:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c658:	f7f3 ffce 	bl	80005f8 <__aeabi_dmul>
 800c65c:	3501      	adds	r5, #1
 800c65e:	2301      	movs	r3, #1
 800c660:	1076      	asrs	r6, r6, #1
 800c662:	3708      	adds	r7, #8
 800c664:	e773      	b.n	800c54e <_dtoa_r+0x3d6>
 800c666:	2502      	movs	r5, #2
 800c668:	e775      	b.n	800c556 <_dtoa_r+0x3de>
 800c66a:	9e04      	ldr	r6, [sp, #16]
 800c66c:	465f      	mov	r7, fp
 800c66e:	e792      	b.n	800c596 <_dtoa_r+0x41e>
 800c670:	9900      	ldr	r1, [sp, #0]
 800c672:	4b50      	ldr	r3, [pc, #320]	; (800c7b4 <_dtoa_r+0x63c>)
 800c674:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c678:	4431      	add	r1, r6
 800c67a:	9102      	str	r1, [sp, #8]
 800c67c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c67e:	eeb0 9a47 	vmov.f32	s18, s14
 800c682:	eef0 9a67 	vmov.f32	s19, s15
 800c686:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c68a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c68e:	2900      	cmp	r1, #0
 800c690:	d044      	beq.n	800c71c <_dtoa_r+0x5a4>
 800c692:	494e      	ldr	r1, [pc, #312]	; (800c7cc <_dtoa_r+0x654>)
 800c694:	2000      	movs	r0, #0
 800c696:	f7f4 f8d9 	bl	800084c <__aeabi_ddiv>
 800c69a:	ec53 2b19 	vmov	r2, r3, d9
 800c69e:	f7f3 fdf3 	bl	8000288 <__aeabi_dsub>
 800c6a2:	9d00      	ldr	r5, [sp, #0]
 800c6a4:	ec41 0b19 	vmov	d9, r0, r1
 800c6a8:	4649      	mov	r1, r9
 800c6aa:	4640      	mov	r0, r8
 800c6ac:	f7f4 fa54 	bl	8000b58 <__aeabi_d2iz>
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	f7f3 ff37 	bl	8000524 <__aeabi_i2d>
 800c6b6:	4602      	mov	r2, r0
 800c6b8:	460b      	mov	r3, r1
 800c6ba:	4640      	mov	r0, r8
 800c6bc:	4649      	mov	r1, r9
 800c6be:	f7f3 fde3 	bl	8000288 <__aeabi_dsub>
 800c6c2:	3630      	adds	r6, #48	; 0x30
 800c6c4:	f805 6b01 	strb.w	r6, [r5], #1
 800c6c8:	ec53 2b19 	vmov	r2, r3, d9
 800c6cc:	4680      	mov	r8, r0
 800c6ce:	4689      	mov	r9, r1
 800c6d0:	f7f4 fa04 	bl	8000adc <__aeabi_dcmplt>
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	d164      	bne.n	800c7a2 <_dtoa_r+0x62a>
 800c6d8:	4642      	mov	r2, r8
 800c6da:	464b      	mov	r3, r9
 800c6dc:	4937      	ldr	r1, [pc, #220]	; (800c7bc <_dtoa_r+0x644>)
 800c6de:	2000      	movs	r0, #0
 800c6e0:	f7f3 fdd2 	bl	8000288 <__aeabi_dsub>
 800c6e4:	ec53 2b19 	vmov	r2, r3, d9
 800c6e8:	f7f4 f9f8 	bl	8000adc <__aeabi_dcmplt>
 800c6ec:	2800      	cmp	r0, #0
 800c6ee:	f040 80b6 	bne.w	800c85e <_dtoa_r+0x6e6>
 800c6f2:	9b02      	ldr	r3, [sp, #8]
 800c6f4:	429d      	cmp	r5, r3
 800c6f6:	f43f af7c 	beq.w	800c5f2 <_dtoa_r+0x47a>
 800c6fa:	4b31      	ldr	r3, [pc, #196]	; (800c7c0 <_dtoa_r+0x648>)
 800c6fc:	ec51 0b19 	vmov	r0, r1, d9
 800c700:	2200      	movs	r2, #0
 800c702:	f7f3 ff79 	bl	80005f8 <__aeabi_dmul>
 800c706:	4b2e      	ldr	r3, [pc, #184]	; (800c7c0 <_dtoa_r+0x648>)
 800c708:	ec41 0b19 	vmov	d9, r0, r1
 800c70c:	2200      	movs	r2, #0
 800c70e:	4640      	mov	r0, r8
 800c710:	4649      	mov	r1, r9
 800c712:	f7f3 ff71 	bl	80005f8 <__aeabi_dmul>
 800c716:	4680      	mov	r8, r0
 800c718:	4689      	mov	r9, r1
 800c71a:	e7c5      	b.n	800c6a8 <_dtoa_r+0x530>
 800c71c:	ec51 0b17 	vmov	r0, r1, d7
 800c720:	f7f3 ff6a 	bl	80005f8 <__aeabi_dmul>
 800c724:	9b02      	ldr	r3, [sp, #8]
 800c726:	9d00      	ldr	r5, [sp, #0]
 800c728:	930f      	str	r3, [sp, #60]	; 0x3c
 800c72a:	ec41 0b19 	vmov	d9, r0, r1
 800c72e:	4649      	mov	r1, r9
 800c730:	4640      	mov	r0, r8
 800c732:	f7f4 fa11 	bl	8000b58 <__aeabi_d2iz>
 800c736:	4606      	mov	r6, r0
 800c738:	f7f3 fef4 	bl	8000524 <__aeabi_i2d>
 800c73c:	3630      	adds	r6, #48	; 0x30
 800c73e:	4602      	mov	r2, r0
 800c740:	460b      	mov	r3, r1
 800c742:	4640      	mov	r0, r8
 800c744:	4649      	mov	r1, r9
 800c746:	f7f3 fd9f 	bl	8000288 <__aeabi_dsub>
 800c74a:	f805 6b01 	strb.w	r6, [r5], #1
 800c74e:	9b02      	ldr	r3, [sp, #8]
 800c750:	429d      	cmp	r5, r3
 800c752:	4680      	mov	r8, r0
 800c754:	4689      	mov	r9, r1
 800c756:	f04f 0200 	mov.w	r2, #0
 800c75a:	d124      	bne.n	800c7a6 <_dtoa_r+0x62e>
 800c75c:	4b1b      	ldr	r3, [pc, #108]	; (800c7cc <_dtoa_r+0x654>)
 800c75e:	ec51 0b19 	vmov	r0, r1, d9
 800c762:	f7f3 fd93 	bl	800028c <__adddf3>
 800c766:	4602      	mov	r2, r0
 800c768:	460b      	mov	r3, r1
 800c76a:	4640      	mov	r0, r8
 800c76c:	4649      	mov	r1, r9
 800c76e:	f7f4 f9d3 	bl	8000b18 <__aeabi_dcmpgt>
 800c772:	2800      	cmp	r0, #0
 800c774:	d173      	bne.n	800c85e <_dtoa_r+0x6e6>
 800c776:	ec53 2b19 	vmov	r2, r3, d9
 800c77a:	4914      	ldr	r1, [pc, #80]	; (800c7cc <_dtoa_r+0x654>)
 800c77c:	2000      	movs	r0, #0
 800c77e:	f7f3 fd83 	bl	8000288 <__aeabi_dsub>
 800c782:	4602      	mov	r2, r0
 800c784:	460b      	mov	r3, r1
 800c786:	4640      	mov	r0, r8
 800c788:	4649      	mov	r1, r9
 800c78a:	f7f4 f9a7 	bl	8000adc <__aeabi_dcmplt>
 800c78e:	2800      	cmp	r0, #0
 800c790:	f43f af2f 	beq.w	800c5f2 <_dtoa_r+0x47a>
 800c794:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c796:	1e6b      	subs	r3, r5, #1
 800c798:	930f      	str	r3, [sp, #60]	; 0x3c
 800c79a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c79e:	2b30      	cmp	r3, #48	; 0x30
 800c7a0:	d0f8      	beq.n	800c794 <_dtoa_r+0x61c>
 800c7a2:	46bb      	mov	fp, r7
 800c7a4:	e04a      	b.n	800c83c <_dtoa_r+0x6c4>
 800c7a6:	4b06      	ldr	r3, [pc, #24]	; (800c7c0 <_dtoa_r+0x648>)
 800c7a8:	f7f3 ff26 	bl	80005f8 <__aeabi_dmul>
 800c7ac:	4680      	mov	r8, r0
 800c7ae:	4689      	mov	r9, r1
 800c7b0:	e7bd      	b.n	800c72e <_dtoa_r+0x5b6>
 800c7b2:	bf00      	nop
 800c7b4:	0800ed08 	.word	0x0800ed08
 800c7b8:	0800ece0 	.word	0x0800ece0
 800c7bc:	3ff00000 	.word	0x3ff00000
 800c7c0:	40240000 	.word	0x40240000
 800c7c4:	401c0000 	.word	0x401c0000
 800c7c8:	40140000 	.word	0x40140000
 800c7cc:	3fe00000 	.word	0x3fe00000
 800c7d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c7d4:	9d00      	ldr	r5, [sp, #0]
 800c7d6:	4642      	mov	r2, r8
 800c7d8:	464b      	mov	r3, r9
 800c7da:	4630      	mov	r0, r6
 800c7dc:	4639      	mov	r1, r7
 800c7de:	f7f4 f835 	bl	800084c <__aeabi_ddiv>
 800c7e2:	f7f4 f9b9 	bl	8000b58 <__aeabi_d2iz>
 800c7e6:	9001      	str	r0, [sp, #4]
 800c7e8:	f7f3 fe9c 	bl	8000524 <__aeabi_i2d>
 800c7ec:	4642      	mov	r2, r8
 800c7ee:	464b      	mov	r3, r9
 800c7f0:	f7f3 ff02 	bl	80005f8 <__aeabi_dmul>
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	460b      	mov	r3, r1
 800c7f8:	4630      	mov	r0, r6
 800c7fa:	4639      	mov	r1, r7
 800c7fc:	f7f3 fd44 	bl	8000288 <__aeabi_dsub>
 800c800:	9e01      	ldr	r6, [sp, #4]
 800c802:	9f04      	ldr	r7, [sp, #16]
 800c804:	3630      	adds	r6, #48	; 0x30
 800c806:	f805 6b01 	strb.w	r6, [r5], #1
 800c80a:	9e00      	ldr	r6, [sp, #0]
 800c80c:	1bae      	subs	r6, r5, r6
 800c80e:	42b7      	cmp	r7, r6
 800c810:	4602      	mov	r2, r0
 800c812:	460b      	mov	r3, r1
 800c814:	d134      	bne.n	800c880 <_dtoa_r+0x708>
 800c816:	f7f3 fd39 	bl	800028c <__adddf3>
 800c81a:	4642      	mov	r2, r8
 800c81c:	464b      	mov	r3, r9
 800c81e:	4606      	mov	r6, r0
 800c820:	460f      	mov	r7, r1
 800c822:	f7f4 f979 	bl	8000b18 <__aeabi_dcmpgt>
 800c826:	b9c8      	cbnz	r0, 800c85c <_dtoa_r+0x6e4>
 800c828:	4642      	mov	r2, r8
 800c82a:	464b      	mov	r3, r9
 800c82c:	4630      	mov	r0, r6
 800c82e:	4639      	mov	r1, r7
 800c830:	f7f4 f94a 	bl	8000ac8 <__aeabi_dcmpeq>
 800c834:	b110      	cbz	r0, 800c83c <_dtoa_r+0x6c4>
 800c836:	9b01      	ldr	r3, [sp, #4]
 800c838:	07db      	lsls	r3, r3, #31
 800c83a:	d40f      	bmi.n	800c85c <_dtoa_r+0x6e4>
 800c83c:	4651      	mov	r1, sl
 800c83e:	4620      	mov	r0, r4
 800c840:	f000 ff36 	bl	800d6b0 <_Bfree>
 800c844:	2300      	movs	r3, #0
 800c846:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c848:	702b      	strb	r3, [r5, #0]
 800c84a:	f10b 0301 	add.w	r3, fp, #1
 800c84e:	6013      	str	r3, [r2, #0]
 800c850:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c852:	2b00      	cmp	r3, #0
 800c854:	f43f ace2 	beq.w	800c21c <_dtoa_r+0xa4>
 800c858:	601d      	str	r5, [r3, #0]
 800c85a:	e4df      	b.n	800c21c <_dtoa_r+0xa4>
 800c85c:	465f      	mov	r7, fp
 800c85e:	462b      	mov	r3, r5
 800c860:	461d      	mov	r5, r3
 800c862:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c866:	2a39      	cmp	r2, #57	; 0x39
 800c868:	d106      	bne.n	800c878 <_dtoa_r+0x700>
 800c86a:	9a00      	ldr	r2, [sp, #0]
 800c86c:	429a      	cmp	r2, r3
 800c86e:	d1f7      	bne.n	800c860 <_dtoa_r+0x6e8>
 800c870:	9900      	ldr	r1, [sp, #0]
 800c872:	2230      	movs	r2, #48	; 0x30
 800c874:	3701      	adds	r7, #1
 800c876:	700a      	strb	r2, [r1, #0]
 800c878:	781a      	ldrb	r2, [r3, #0]
 800c87a:	3201      	adds	r2, #1
 800c87c:	701a      	strb	r2, [r3, #0]
 800c87e:	e790      	b.n	800c7a2 <_dtoa_r+0x62a>
 800c880:	4ba3      	ldr	r3, [pc, #652]	; (800cb10 <_dtoa_r+0x998>)
 800c882:	2200      	movs	r2, #0
 800c884:	f7f3 feb8 	bl	80005f8 <__aeabi_dmul>
 800c888:	2200      	movs	r2, #0
 800c88a:	2300      	movs	r3, #0
 800c88c:	4606      	mov	r6, r0
 800c88e:	460f      	mov	r7, r1
 800c890:	f7f4 f91a 	bl	8000ac8 <__aeabi_dcmpeq>
 800c894:	2800      	cmp	r0, #0
 800c896:	d09e      	beq.n	800c7d6 <_dtoa_r+0x65e>
 800c898:	e7d0      	b.n	800c83c <_dtoa_r+0x6c4>
 800c89a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c89c:	2a00      	cmp	r2, #0
 800c89e:	f000 80ca 	beq.w	800ca36 <_dtoa_r+0x8be>
 800c8a2:	9a07      	ldr	r2, [sp, #28]
 800c8a4:	2a01      	cmp	r2, #1
 800c8a6:	f300 80ad 	bgt.w	800ca04 <_dtoa_r+0x88c>
 800c8aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c8ac:	2a00      	cmp	r2, #0
 800c8ae:	f000 80a5 	beq.w	800c9fc <_dtoa_r+0x884>
 800c8b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c8b6:	9e08      	ldr	r6, [sp, #32]
 800c8b8:	9d05      	ldr	r5, [sp, #20]
 800c8ba:	9a05      	ldr	r2, [sp, #20]
 800c8bc:	441a      	add	r2, r3
 800c8be:	9205      	str	r2, [sp, #20]
 800c8c0:	9a06      	ldr	r2, [sp, #24]
 800c8c2:	2101      	movs	r1, #1
 800c8c4:	441a      	add	r2, r3
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	9206      	str	r2, [sp, #24]
 800c8ca:	f000 fff1 	bl	800d8b0 <__i2b>
 800c8ce:	4607      	mov	r7, r0
 800c8d0:	b165      	cbz	r5, 800c8ec <_dtoa_r+0x774>
 800c8d2:	9b06      	ldr	r3, [sp, #24]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	dd09      	ble.n	800c8ec <_dtoa_r+0x774>
 800c8d8:	42ab      	cmp	r3, r5
 800c8da:	9a05      	ldr	r2, [sp, #20]
 800c8dc:	bfa8      	it	ge
 800c8de:	462b      	movge	r3, r5
 800c8e0:	1ad2      	subs	r2, r2, r3
 800c8e2:	9205      	str	r2, [sp, #20]
 800c8e4:	9a06      	ldr	r2, [sp, #24]
 800c8e6:	1aed      	subs	r5, r5, r3
 800c8e8:	1ad3      	subs	r3, r2, r3
 800c8ea:	9306      	str	r3, [sp, #24]
 800c8ec:	9b08      	ldr	r3, [sp, #32]
 800c8ee:	b1f3      	cbz	r3, 800c92e <_dtoa_r+0x7b6>
 800c8f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	f000 80a3 	beq.w	800ca3e <_dtoa_r+0x8c6>
 800c8f8:	2e00      	cmp	r6, #0
 800c8fa:	dd10      	ble.n	800c91e <_dtoa_r+0x7a6>
 800c8fc:	4639      	mov	r1, r7
 800c8fe:	4632      	mov	r2, r6
 800c900:	4620      	mov	r0, r4
 800c902:	f001 f895 	bl	800da30 <__pow5mult>
 800c906:	4652      	mov	r2, sl
 800c908:	4601      	mov	r1, r0
 800c90a:	4607      	mov	r7, r0
 800c90c:	4620      	mov	r0, r4
 800c90e:	f000 ffe5 	bl	800d8dc <__multiply>
 800c912:	4651      	mov	r1, sl
 800c914:	4680      	mov	r8, r0
 800c916:	4620      	mov	r0, r4
 800c918:	f000 feca 	bl	800d6b0 <_Bfree>
 800c91c:	46c2      	mov	sl, r8
 800c91e:	9b08      	ldr	r3, [sp, #32]
 800c920:	1b9a      	subs	r2, r3, r6
 800c922:	d004      	beq.n	800c92e <_dtoa_r+0x7b6>
 800c924:	4651      	mov	r1, sl
 800c926:	4620      	mov	r0, r4
 800c928:	f001 f882 	bl	800da30 <__pow5mult>
 800c92c:	4682      	mov	sl, r0
 800c92e:	2101      	movs	r1, #1
 800c930:	4620      	mov	r0, r4
 800c932:	f000 ffbd 	bl	800d8b0 <__i2b>
 800c936:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c938:	2b00      	cmp	r3, #0
 800c93a:	4606      	mov	r6, r0
 800c93c:	f340 8081 	ble.w	800ca42 <_dtoa_r+0x8ca>
 800c940:	461a      	mov	r2, r3
 800c942:	4601      	mov	r1, r0
 800c944:	4620      	mov	r0, r4
 800c946:	f001 f873 	bl	800da30 <__pow5mult>
 800c94a:	9b07      	ldr	r3, [sp, #28]
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	4606      	mov	r6, r0
 800c950:	dd7a      	ble.n	800ca48 <_dtoa_r+0x8d0>
 800c952:	f04f 0800 	mov.w	r8, #0
 800c956:	6933      	ldr	r3, [r6, #16]
 800c958:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c95c:	6918      	ldr	r0, [r3, #16]
 800c95e:	f000 ff59 	bl	800d814 <__hi0bits>
 800c962:	f1c0 0020 	rsb	r0, r0, #32
 800c966:	9b06      	ldr	r3, [sp, #24]
 800c968:	4418      	add	r0, r3
 800c96a:	f010 001f 	ands.w	r0, r0, #31
 800c96e:	f000 8094 	beq.w	800ca9a <_dtoa_r+0x922>
 800c972:	f1c0 0320 	rsb	r3, r0, #32
 800c976:	2b04      	cmp	r3, #4
 800c978:	f340 8085 	ble.w	800ca86 <_dtoa_r+0x90e>
 800c97c:	9b05      	ldr	r3, [sp, #20]
 800c97e:	f1c0 001c 	rsb	r0, r0, #28
 800c982:	4403      	add	r3, r0
 800c984:	9305      	str	r3, [sp, #20]
 800c986:	9b06      	ldr	r3, [sp, #24]
 800c988:	4403      	add	r3, r0
 800c98a:	4405      	add	r5, r0
 800c98c:	9306      	str	r3, [sp, #24]
 800c98e:	9b05      	ldr	r3, [sp, #20]
 800c990:	2b00      	cmp	r3, #0
 800c992:	dd05      	ble.n	800c9a0 <_dtoa_r+0x828>
 800c994:	4651      	mov	r1, sl
 800c996:	461a      	mov	r2, r3
 800c998:	4620      	mov	r0, r4
 800c99a:	f001 f8a3 	bl	800dae4 <__lshift>
 800c99e:	4682      	mov	sl, r0
 800c9a0:	9b06      	ldr	r3, [sp, #24]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	dd05      	ble.n	800c9b2 <_dtoa_r+0x83a>
 800c9a6:	4631      	mov	r1, r6
 800c9a8:	461a      	mov	r2, r3
 800c9aa:	4620      	mov	r0, r4
 800c9ac:	f001 f89a 	bl	800dae4 <__lshift>
 800c9b0:	4606      	mov	r6, r0
 800c9b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d072      	beq.n	800ca9e <_dtoa_r+0x926>
 800c9b8:	4631      	mov	r1, r6
 800c9ba:	4650      	mov	r0, sl
 800c9bc:	f001 f8fe 	bl	800dbbc <__mcmp>
 800c9c0:	2800      	cmp	r0, #0
 800c9c2:	da6c      	bge.n	800ca9e <_dtoa_r+0x926>
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	4651      	mov	r1, sl
 800c9c8:	220a      	movs	r2, #10
 800c9ca:	4620      	mov	r0, r4
 800c9cc:	f000 fe92 	bl	800d6f4 <__multadd>
 800c9d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c9d6:	4682      	mov	sl, r0
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	f000 81b0 	beq.w	800cd3e <_dtoa_r+0xbc6>
 800c9de:	2300      	movs	r3, #0
 800c9e0:	4639      	mov	r1, r7
 800c9e2:	220a      	movs	r2, #10
 800c9e4:	4620      	mov	r0, r4
 800c9e6:	f000 fe85 	bl	800d6f4 <__multadd>
 800c9ea:	9b01      	ldr	r3, [sp, #4]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	4607      	mov	r7, r0
 800c9f0:	f300 8096 	bgt.w	800cb20 <_dtoa_r+0x9a8>
 800c9f4:	9b07      	ldr	r3, [sp, #28]
 800c9f6:	2b02      	cmp	r3, #2
 800c9f8:	dc59      	bgt.n	800caae <_dtoa_r+0x936>
 800c9fa:	e091      	b.n	800cb20 <_dtoa_r+0x9a8>
 800c9fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c9fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ca02:	e758      	b.n	800c8b6 <_dtoa_r+0x73e>
 800ca04:	9b04      	ldr	r3, [sp, #16]
 800ca06:	1e5e      	subs	r6, r3, #1
 800ca08:	9b08      	ldr	r3, [sp, #32]
 800ca0a:	42b3      	cmp	r3, r6
 800ca0c:	bfbf      	itttt	lt
 800ca0e:	9b08      	ldrlt	r3, [sp, #32]
 800ca10:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ca12:	9608      	strlt	r6, [sp, #32]
 800ca14:	1af3      	sublt	r3, r6, r3
 800ca16:	bfb4      	ite	lt
 800ca18:	18d2      	addlt	r2, r2, r3
 800ca1a:	1b9e      	subge	r6, r3, r6
 800ca1c:	9b04      	ldr	r3, [sp, #16]
 800ca1e:	bfbc      	itt	lt
 800ca20:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ca22:	2600      	movlt	r6, #0
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	bfb7      	itett	lt
 800ca28:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ca2c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ca30:	1a9d      	sublt	r5, r3, r2
 800ca32:	2300      	movlt	r3, #0
 800ca34:	e741      	b.n	800c8ba <_dtoa_r+0x742>
 800ca36:	9e08      	ldr	r6, [sp, #32]
 800ca38:	9d05      	ldr	r5, [sp, #20]
 800ca3a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ca3c:	e748      	b.n	800c8d0 <_dtoa_r+0x758>
 800ca3e:	9a08      	ldr	r2, [sp, #32]
 800ca40:	e770      	b.n	800c924 <_dtoa_r+0x7ac>
 800ca42:	9b07      	ldr	r3, [sp, #28]
 800ca44:	2b01      	cmp	r3, #1
 800ca46:	dc19      	bgt.n	800ca7c <_dtoa_r+0x904>
 800ca48:	9b02      	ldr	r3, [sp, #8]
 800ca4a:	b9bb      	cbnz	r3, 800ca7c <_dtoa_r+0x904>
 800ca4c:	9b03      	ldr	r3, [sp, #12]
 800ca4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca52:	b99b      	cbnz	r3, 800ca7c <_dtoa_r+0x904>
 800ca54:	9b03      	ldr	r3, [sp, #12]
 800ca56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca5a:	0d1b      	lsrs	r3, r3, #20
 800ca5c:	051b      	lsls	r3, r3, #20
 800ca5e:	b183      	cbz	r3, 800ca82 <_dtoa_r+0x90a>
 800ca60:	9b05      	ldr	r3, [sp, #20]
 800ca62:	3301      	adds	r3, #1
 800ca64:	9305      	str	r3, [sp, #20]
 800ca66:	9b06      	ldr	r3, [sp, #24]
 800ca68:	3301      	adds	r3, #1
 800ca6a:	9306      	str	r3, [sp, #24]
 800ca6c:	f04f 0801 	mov.w	r8, #1
 800ca70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	f47f af6f 	bne.w	800c956 <_dtoa_r+0x7de>
 800ca78:	2001      	movs	r0, #1
 800ca7a:	e774      	b.n	800c966 <_dtoa_r+0x7ee>
 800ca7c:	f04f 0800 	mov.w	r8, #0
 800ca80:	e7f6      	b.n	800ca70 <_dtoa_r+0x8f8>
 800ca82:	4698      	mov	r8, r3
 800ca84:	e7f4      	b.n	800ca70 <_dtoa_r+0x8f8>
 800ca86:	d082      	beq.n	800c98e <_dtoa_r+0x816>
 800ca88:	9a05      	ldr	r2, [sp, #20]
 800ca8a:	331c      	adds	r3, #28
 800ca8c:	441a      	add	r2, r3
 800ca8e:	9205      	str	r2, [sp, #20]
 800ca90:	9a06      	ldr	r2, [sp, #24]
 800ca92:	441a      	add	r2, r3
 800ca94:	441d      	add	r5, r3
 800ca96:	9206      	str	r2, [sp, #24]
 800ca98:	e779      	b.n	800c98e <_dtoa_r+0x816>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	e7f4      	b.n	800ca88 <_dtoa_r+0x910>
 800ca9e:	9b04      	ldr	r3, [sp, #16]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	dc37      	bgt.n	800cb14 <_dtoa_r+0x99c>
 800caa4:	9b07      	ldr	r3, [sp, #28]
 800caa6:	2b02      	cmp	r3, #2
 800caa8:	dd34      	ble.n	800cb14 <_dtoa_r+0x99c>
 800caaa:	9b04      	ldr	r3, [sp, #16]
 800caac:	9301      	str	r3, [sp, #4]
 800caae:	9b01      	ldr	r3, [sp, #4]
 800cab0:	b963      	cbnz	r3, 800cacc <_dtoa_r+0x954>
 800cab2:	4631      	mov	r1, r6
 800cab4:	2205      	movs	r2, #5
 800cab6:	4620      	mov	r0, r4
 800cab8:	f000 fe1c 	bl	800d6f4 <__multadd>
 800cabc:	4601      	mov	r1, r0
 800cabe:	4606      	mov	r6, r0
 800cac0:	4650      	mov	r0, sl
 800cac2:	f001 f87b 	bl	800dbbc <__mcmp>
 800cac6:	2800      	cmp	r0, #0
 800cac8:	f73f adbb 	bgt.w	800c642 <_dtoa_r+0x4ca>
 800cacc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cace:	9d00      	ldr	r5, [sp, #0]
 800cad0:	ea6f 0b03 	mvn.w	fp, r3
 800cad4:	f04f 0800 	mov.w	r8, #0
 800cad8:	4631      	mov	r1, r6
 800cada:	4620      	mov	r0, r4
 800cadc:	f000 fde8 	bl	800d6b0 <_Bfree>
 800cae0:	2f00      	cmp	r7, #0
 800cae2:	f43f aeab 	beq.w	800c83c <_dtoa_r+0x6c4>
 800cae6:	f1b8 0f00 	cmp.w	r8, #0
 800caea:	d005      	beq.n	800caf8 <_dtoa_r+0x980>
 800caec:	45b8      	cmp	r8, r7
 800caee:	d003      	beq.n	800caf8 <_dtoa_r+0x980>
 800caf0:	4641      	mov	r1, r8
 800caf2:	4620      	mov	r0, r4
 800caf4:	f000 fddc 	bl	800d6b0 <_Bfree>
 800caf8:	4639      	mov	r1, r7
 800cafa:	4620      	mov	r0, r4
 800cafc:	f000 fdd8 	bl	800d6b0 <_Bfree>
 800cb00:	e69c      	b.n	800c83c <_dtoa_r+0x6c4>
 800cb02:	2600      	movs	r6, #0
 800cb04:	4637      	mov	r7, r6
 800cb06:	e7e1      	b.n	800cacc <_dtoa_r+0x954>
 800cb08:	46bb      	mov	fp, r7
 800cb0a:	4637      	mov	r7, r6
 800cb0c:	e599      	b.n	800c642 <_dtoa_r+0x4ca>
 800cb0e:	bf00      	nop
 800cb10:	40240000 	.word	0x40240000
 800cb14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	f000 80c8 	beq.w	800ccac <_dtoa_r+0xb34>
 800cb1c:	9b04      	ldr	r3, [sp, #16]
 800cb1e:	9301      	str	r3, [sp, #4]
 800cb20:	2d00      	cmp	r5, #0
 800cb22:	dd05      	ble.n	800cb30 <_dtoa_r+0x9b8>
 800cb24:	4639      	mov	r1, r7
 800cb26:	462a      	mov	r2, r5
 800cb28:	4620      	mov	r0, r4
 800cb2a:	f000 ffdb 	bl	800dae4 <__lshift>
 800cb2e:	4607      	mov	r7, r0
 800cb30:	f1b8 0f00 	cmp.w	r8, #0
 800cb34:	d05b      	beq.n	800cbee <_dtoa_r+0xa76>
 800cb36:	6879      	ldr	r1, [r7, #4]
 800cb38:	4620      	mov	r0, r4
 800cb3a:	f000 fd79 	bl	800d630 <_Balloc>
 800cb3e:	4605      	mov	r5, r0
 800cb40:	b928      	cbnz	r0, 800cb4e <_dtoa_r+0x9d6>
 800cb42:	4b83      	ldr	r3, [pc, #524]	; (800cd50 <_dtoa_r+0xbd8>)
 800cb44:	4602      	mov	r2, r0
 800cb46:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cb4a:	f7ff bb2e 	b.w	800c1aa <_dtoa_r+0x32>
 800cb4e:	693a      	ldr	r2, [r7, #16]
 800cb50:	3202      	adds	r2, #2
 800cb52:	0092      	lsls	r2, r2, #2
 800cb54:	f107 010c 	add.w	r1, r7, #12
 800cb58:	300c      	adds	r0, #12
 800cb5a:	f7ff fa6d 	bl	800c038 <memcpy>
 800cb5e:	2201      	movs	r2, #1
 800cb60:	4629      	mov	r1, r5
 800cb62:	4620      	mov	r0, r4
 800cb64:	f000 ffbe 	bl	800dae4 <__lshift>
 800cb68:	9b00      	ldr	r3, [sp, #0]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	9304      	str	r3, [sp, #16]
 800cb6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb72:	4413      	add	r3, r2
 800cb74:	9308      	str	r3, [sp, #32]
 800cb76:	9b02      	ldr	r3, [sp, #8]
 800cb78:	f003 0301 	and.w	r3, r3, #1
 800cb7c:	46b8      	mov	r8, r7
 800cb7e:	9306      	str	r3, [sp, #24]
 800cb80:	4607      	mov	r7, r0
 800cb82:	9b04      	ldr	r3, [sp, #16]
 800cb84:	4631      	mov	r1, r6
 800cb86:	3b01      	subs	r3, #1
 800cb88:	4650      	mov	r0, sl
 800cb8a:	9301      	str	r3, [sp, #4]
 800cb8c:	f7ff fa6c 	bl	800c068 <quorem>
 800cb90:	4641      	mov	r1, r8
 800cb92:	9002      	str	r0, [sp, #8]
 800cb94:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cb98:	4650      	mov	r0, sl
 800cb9a:	f001 f80f 	bl	800dbbc <__mcmp>
 800cb9e:	463a      	mov	r2, r7
 800cba0:	9005      	str	r0, [sp, #20]
 800cba2:	4631      	mov	r1, r6
 800cba4:	4620      	mov	r0, r4
 800cba6:	f001 f825 	bl	800dbf4 <__mdiff>
 800cbaa:	68c2      	ldr	r2, [r0, #12]
 800cbac:	4605      	mov	r5, r0
 800cbae:	bb02      	cbnz	r2, 800cbf2 <_dtoa_r+0xa7a>
 800cbb0:	4601      	mov	r1, r0
 800cbb2:	4650      	mov	r0, sl
 800cbb4:	f001 f802 	bl	800dbbc <__mcmp>
 800cbb8:	4602      	mov	r2, r0
 800cbba:	4629      	mov	r1, r5
 800cbbc:	4620      	mov	r0, r4
 800cbbe:	9209      	str	r2, [sp, #36]	; 0x24
 800cbc0:	f000 fd76 	bl	800d6b0 <_Bfree>
 800cbc4:	9b07      	ldr	r3, [sp, #28]
 800cbc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbc8:	9d04      	ldr	r5, [sp, #16]
 800cbca:	ea43 0102 	orr.w	r1, r3, r2
 800cbce:	9b06      	ldr	r3, [sp, #24]
 800cbd0:	4319      	orrs	r1, r3
 800cbd2:	d110      	bne.n	800cbf6 <_dtoa_r+0xa7e>
 800cbd4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cbd8:	d029      	beq.n	800cc2e <_dtoa_r+0xab6>
 800cbda:	9b05      	ldr	r3, [sp, #20]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	dd02      	ble.n	800cbe6 <_dtoa_r+0xa6e>
 800cbe0:	9b02      	ldr	r3, [sp, #8]
 800cbe2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cbe6:	9b01      	ldr	r3, [sp, #4]
 800cbe8:	f883 9000 	strb.w	r9, [r3]
 800cbec:	e774      	b.n	800cad8 <_dtoa_r+0x960>
 800cbee:	4638      	mov	r0, r7
 800cbf0:	e7ba      	b.n	800cb68 <_dtoa_r+0x9f0>
 800cbf2:	2201      	movs	r2, #1
 800cbf4:	e7e1      	b.n	800cbba <_dtoa_r+0xa42>
 800cbf6:	9b05      	ldr	r3, [sp, #20]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	db04      	blt.n	800cc06 <_dtoa_r+0xa8e>
 800cbfc:	9907      	ldr	r1, [sp, #28]
 800cbfe:	430b      	orrs	r3, r1
 800cc00:	9906      	ldr	r1, [sp, #24]
 800cc02:	430b      	orrs	r3, r1
 800cc04:	d120      	bne.n	800cc48 <_dtoa_r+0xad0>
 800cc06:	2a00      	cmp	r2, #0
 800cc08:	dded      	ble.n	800cbe6 <_dtoa_r+0xa6e>
 800cc0a:	4651      	mov	r1, sl
 800cc0c:	2201      	movs	r2, #1
 800cc0e:	4620      	mov	r0, r4
 800cc10:	f000 ff68 	bl	800dae4 <__lshift>
 800cc14:	4631      	mov	r1, r6
 800cc16:	4682      	mov	sl, r0
 800cc18:	f000 ffd0 	bl	800dbbc <__mcmp>
 800cc1c:	2800      	cmp	r0, #0
 800cc1e:	dc03      	bgt.n	800cc28 <_dtoa_r+0xab0>
 800cc20:	d1e1      	bne.n	800cbe6 <_dtoa_r+0xa6e>
 800cc22:	f019 0f01 	tst.w	r9, #1
 800cc26:	d0de      	beq.n	800cbe6 <_dtoa_r+0xa6e>
 800cc28:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cc2c:	d1d8      	bne.n	800cbe0 <_dtoa_r+0xa68>
 800cc2e:	9a01      	ldr	r2, [sp, #4]
 800cc30:	2339      	movs	r3, #57	; 0x39
 800cc32:	7013      	strb	r3, [r2, #0]
 800cc34:	462b      	mov	r3, r5
 800cc36:	461d      	mov	r5, r3
 800cc38:	3b01      	subs	r3, #1
 800cc3a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cc3e:	2a39      	cmp	r2, #57	; 0x39
 800cc40:	d06c      	beq.n	800cd1c <_dtoa_r+0xba4>
 800cc42:	3201      	adds	r2, #1
 800cc44:	701a      	strb	r2, [r3, #0]
 800cc46:	e747      	b.n	800cad8 <_dtoa_r+0x960>
 800cc48:	2a00      	cmp	r2, #0
 800cc4a:	dd07      	ble.n	800cc5c <_dtoa_r+0xae4>
 800cc4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cc50:	d0ed      	beq.n	800cc2e <_dtoa_r+0xab6>
 800cc52:	9a01      	ldr	r2, [sp, #4]
 800cc54:	f109 0301 	add.w	r3, r9, #1
 800cc58:	7013      	strb	r3, [r2, #0]
 800cc5a:	e73d      	b.n	800cad8 <_dtoa_r+0x960>
 800cc5c:	9b04      	ldr	r3, [sp, #16]
 800cc5e:	9a08      	ldr	r2, [sp, #32]
 800cc60:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d043      	beq.n	800ccf0 <_dtoa_r+0xb78>
 800cc68:	4651      	mov	r1, sl
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	220a      	movs	r2, #10
 800cc6e:	4620      	mov	r0, r4
 800cc70:	f000 fd40 	bl	800d6f4 <__multadd>
 800cc74:	45b8      	cmp	r8, r7
 800cc76:	4682      	mov	sl, r0
 800cc78:	f04f 0300 	mov.w	r3, #0
 800cc7c:	f04f 020a 	mov.w	r2, #10
 800cc80:	4641      	mov	r1, r8
 800cc82:	4620      	mov	r0, r4
 800cc84:	d107      	bne.n	800cc96 <_dtoa_r+0xb1e>
 800cc86:	f000 fd35 	bl	800d6f4 <__multadd>
 800cc8a:	4680      	mov	r8, r0
 800cc8c:	4607      	mov	r7, r0
 800cc8e:	9b04      	ldr	r3, [sp, #16]
 800cc90:	3301      	adds	r3, #1
 800cc92:	9304      	str	r3, [sp, #16]
 800cc94:	e775      	b.n	800cb82 <_dtoa_r+0xa0a>
 800cc96:	f000 fd2d 	bl	800d6f4 <__multadd>
 800cc9a:	4639      	mov	r1, r7
 800cc9c:	4680      	mov	r8, r0
 800cc9e:	2300      	movs	r3, #0
 800cca0:	220a      	movs	r2, #10
 800cca2:	4620      	mov	r0, r4
 800cca4:	f000 fd26 	bl	800d6f4 <__multadd>
 800cca8:	4607      	mov	r7, r0
 800ccaa:	e7f0      	b.n	800cc8e <_dtoa_r+0xb16>
 800ccac:	9b04      	ldr	r3, [sp, #16]
 800ccae:	9301      	str	r3, [sp, #4]
 800ccb0:	9d00      	ldr	r5, [sp, #0]
 800ccb2:	4631      	mov	r1, r6
 800ccb4:	4650      	mov	r0, sl
 800ccb6:	f7ff f9d7 	bl	800c068 <quorem>
 800ccba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ccbe:	9b00      	ldr	r3, [sp, #0]
 800ccc0:	f805 9b01 	strb.w	r9, [r5], #1
 800ccc4:	1aea      	subs	r2, r5, r3
 800ccc6:	9b01      	ldr	r3, [sp, #4]
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	dd07      	ble.n	800ccdc <_dtoa_r+0xb64>
 800cccc:	4651      	mov	r1, sl
 800ccce:	2300      	movs	r3, #0
 800ccd0:	220a      	movs	r2, #10
 800ccd2:	4620      	mov	r0, r4
 800ccd4:	f000 fd0e 	bl	800d6f4 <__multadd>
 800ccd8:	4682      	mov	sl, r0
 800ccda:	e7ea      	b.n	800ccb2 <_dtoa_r+0xb3a>
 800ccdc:	9b01      	ldr	r3, [sp, #4]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	bfc8      	it	gt
 800cce2:	461d      	movgt	r5, r3
 800cce4:	9b00      	ldr	r3, [sp, #0]
 800cce6:	bfd8      	it	le
 800cce8:	2501      	movle	r5, #1
 800ccea:	441d      	add	r5, r3
 800ccec:	f04f 0800 	mov.w	r8, #0
 800ccf0:	4651      	mov	r1, sl
 800ccf2:	2201      	movs	r2, #1
 800ccf4:	4620      	mov	r0, r4
 800ccf6:	f000 fef5 	bl	800dae4 <__lshift>
 800ccfa:	4631      	mov	r1, r6
 800ccfc:	4682      	mov	sl, r0
 800ccfe:	f000 ff5d 	bl	800dbbc <__mcmp>
 800cd02:	2800      	cmp	r0, #0
 800cd04:	dc96      	bgt.n	800cc34 <_dtoa_r+0xabc>
 800cd06:	d102      	bne.n	800cd0e <_dtoa_r+0xb96>
 800cd08:	f019 0f01 	tst.w	r9, #1
 800cd0c:	d192      	bne.n	800cc34 <_dtoa_r+0xabc>
 800cd0e:	462b      	mov	r3, r5
 800cd10:	461d      	mov	r5, r3
 800cd12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd16:	2a30      	cmp	r2, #48	; 0x30
 800cd18:	d0fa      	beq.n	800cd10 <_dtoa_r+0xb98>
 800cd1a:	e6dd      	b.n	800cad8 <_dtoa_r+0x960>
 800cd1c:	9a00      	ldr	r2, [sp, #0]
 800cd1e:	429a      	cmp	r2, r3
 800cd20:	d189      	bne.n	800cc36 <_dtoa_r+0xabe>
 800cd22:	f10b 0b01 	add.w	fp, fp, #1
 800cd26:	2331      	movs	r3, #49	; 0x31
 800cd28:	e796      	b.n	800cc58 <_dtoa_r+0xae0>
 800cd2a:	4b0a      	ldr	r3, [pc, #40]	; (800cd54 <_dtoa_r+0xbdc>)
 800cd2c:	f7ff ba99 	b.w	800c262 <_dtoa_r+0xea>
 800cd30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	f47f aa6d 	bne.w	800c212 <_dtoa_r+0x9a>
 800cd38:	4b07      	ldr	r3, [pc, #28]	; (800cd58 <_dtoa_r+0xbe0>)
 800cd3a:	f7ff ba92 	b.w	800c262 <_dtoa_r+0xea>
 800cd3e:	9b01      	ldr	r3, [sp, #4]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	dcb5      	bgt.n	800ccb0 <_dtoa_r+0xb38>
 800cd44:	9b07      	ldr	r3, [sp, #28]
 800cd46:	2b02      	cmp	r3, #2
 800cd48:	f73f aeb1 	bgt.w	800caae <_dtoa_r+0x936>
 800cd4c:	e7b0      	b.n	800ccb0 <_dtoa_r+0xb38>
 800cd4e:	bf00      	nop
 800cd50:	0800ec10 	.word	0x0800ec10
 800cd54:	0800eb68 	.word	0x0800eb68
 800cd58:	0800eb94 	.word	0x0800eb94

0800cd5c <_free_r>:
 800cd5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cd5e:	2900      	cmp	r1, #0
 800cd60:	d044      	beq.n	800cdec <_free_r+0x90>
 800cd62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd66:	9001      	str	r0, [sp, #4]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	f1a1 0404 	sub.w	r4, r1, #4
 800cd6e:	bfb8      	it	lt
 800cd70:	18e4      	addlt	r4, r4, r3
 800cd72:	f000 fc51 	bl	800d618 <__malloc_lock>
 800cd76:	4a1e      	ldr	r2, [pc, #120]	; (800cdf0 <_free_r+0x94>)
 800cd78:	9801      	ldr	r0, [sp, #4]
 800cd7a:	6813      	ldr	r3, [r2, #0]
 800cd7c:	b933      	cbnz	r3, 800cd8c <_free_r+0x30>
 800cd7e:	6063      	str	r3, [r4, #4]
 800cd80:	6014      	str	r4, [r2, #0]
 800cd82:	b003      	add	sp, #12
 800cd84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cd88:	f000 bc4c 	b.w	800d624 <__malloc_unlock>
 800cd8c:	42a3      	cmp	r3, r4
 800cd8e:	d908      	bls.n	800cda2 <_free_r+0x46>
 800cd90:	6825      	ldr	r5, [r4, #0]
 800cd92:	1961      	adds	r1, r4, r5
 800cd94:	428b      	cmp	r3, r1
 800cd96:	bf01      	itttt	eq
 800cd98:	6819      	ldreq	r1, [r3, #0]
 800cd9a:	685b      	ldreq	r3, [r3, #4]
 800cd9c:	1949      	addeq	r1, r1, r5
 800cd9e:	6021      	streq	r1, [r4, #0]
 800cda0:	e7ed      	b.n	800cd7e <_free_r+0x22>
 800cda2:	461a      	mov	r2, r3
 800cda4:	685b      	ldr	r3, [r3, #4]
 800cda6:	b10b      	cbz	r3, 800cdac <_free_r+0x50>
 800cda8:	42a3      	cmp	r3, r4
 800cdaa:	d9fa      	bls.n	800cda2 <_free_r+0x46>
 800cdac:	6811      	ldr	r1, [r2, #0]
 800cdae:	1855      	adds	r5, r2, r1
 800cdb0:	42a5      	cmp	r5, r4
 800cdb2:	d10b      	bne.n	800cdcc <_free_r+0x70>
 800cdb4:	6824      	ldr	r4, [r4, #0]
 800cdb6:	4421      	add	r1, r4
 800cdb8:	1854      	adds	r4, r2, r1
 800cdba:	42a3      	cmp	r3, r4
 800cdbc:	6011      	str	r1, [r2, #0]
 800cdbe:	d1e0      	bne.n	800cd82 <_free_r+0x26>
 800cdc0:	681c      	ldr	r4, [r3, #0]
 800cdc2:	685b      	ldr	r3, [r3, #4]
 800cdc4:	6053      	str	r3, [r2, #4]
 800cdc6:	440c      	add	r4, r1
 800cdc8:	6014      	str	r4, [r2, #0]
 800cdca:	e7da      	b.n	800cd82 <_free_r+0x26>
 800cdcc:	d902      	bls.n	800cdd4 <_free_r+0x78>
 800cdce:	230c      	movs	r3, #12
 800cdd0:	6003      	str	r3, [r0, #0]
 800cdd2:	e7d6      	b.n	800cd82 <_free_r+0x26>
 800cdd4:	6825      	ldr	r5, [r4, #0]
 800cdd6:	1961      	adds	r1, r4, r5
 800cdd8:	428b      	cmp	r3, r1
 800cdda:	bf04      	itt	eq
 800cddc:	6819      	ldreq	r1, [r3, #0]
 800cdde:	685b      	ldreq	r3, [r3, #4]
 800cde0:	6063      	str	r3, [r4, #4]
 800cde2:	bf04      	itt	eq
 800cde4:	1949      	addeq	r1, r1, r5
 800cde6:	6021      	streq	r1, [r4, #0]
 800cde8:	6054      	str	r4, [r2, #4]
 800cdea:	e7ca      	b.n	800cd82 <_free_r+0x26>
 800cdec:	b003      	add	sp, #12
 800cdee:	bd30      	pop	{r4, r5, pc}
 800cdf0:	20000b44 	.word	0x20000b44

0800cdf4 <rshift>:
 800cdf4:	6903      	ldr	r3, [r0, #16]
 800cdf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cdfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cdfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ce02:	f100 0414 	add.w	r4, r0, #20
 800ce06:	dd45      	ble.n	800ce94 <rshift+0xa0>
 800ce08:	f011 011f 	ands.w	r1, r1, #31
 800ce0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ce10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ce14:	d10c      	bne.n	800ce30 <rshift+0x3c>
 800ce16:	f100 0710 	add.w	r7, r0, #16
 800ce1a:	4629      	mov	r1, r5
 800ce1c:	42b1      	cmp	r1, r6
 800ce1e:	d334      	bcc.n	800ce8a <rshift+0x96>
 800ce20:	1a9b      	subs	r3, r3, r2
 800ce22:	009b      	lsls	r3, r3, #2
 800ce24:	1eea      	subs	r2, r5, #3
 800ce26:	4296      	cmp	r6, r2
 800ce28:	bf38      	it	cc
 800ce2a:	2300      	movcc	r3, #0
 800ce2c:	4423      	add	r3, r4
 800ce2e:	e015      	b.n	800ce5c <rshift+0x68>
 800ce30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ce34:	f1c1 0820 	rsb	r8, r1, #32
 800ce38:	40cf      	lsrs	r7, r1
 800ce3a:	f105 0e04 	add.w	lr, r5, #4
 800ce3e:	46a1      	mov	r9, r4
 800ce40:	4576      	cmp	r6, lr
 800ce42:	46f4      	mov	ip, lr
 800ce44:	d815      	bhi.n	800ce72 <rshift+0x7e>
 800ce46:	1a9a      	subs	r2, r3, r2
 800ce48:	0092      	lsls	r2, r2, #2
 800ce4a:	3a04      	subs	r2, #4
 800ce4c:	3501      	adds	r5, #1
 800ce4e:	42ae      	cmp	r6, r5
 800ce50:	bf38      	it	cc
 800ce52:	2200      	movcc	r2, #0
 800ce54:	18a3      	adds	r3, r4, r2
 800ce56:	50a7      	str	r7, [r4, r2]
 800ce58:	b107      	cbz	r7, 800ce5c <rshift+0x68>
 800ce5a:	3304      	adds	r3, #4
 800ce5c:	1b1a      	subs	r2, r3, r4
 800ce5e:	42a3      	cmp	r3, r4
 800ce60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ce64:	bf08      	it	eq
 800ce66:	2300      	moveq	r3, #0
 800ce68:	6102      	str	r2, [r0, #16]
 800ce6a:	bf08      	it	eq
 800ce6c:	6143      	streq	r3, [r0, #20]
 800ce6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce72:	f8dc c000 	ldr.w	ip, [ip]
 800ce76:	fa0c fc08 	lsl.w	ip, ip, r8
 800ce7a:	ea4c 0707 	orr.w	r7, ip, r7
 800ce7e:	f849 7b04 	str.w	r7, [r9], #4
 800ce82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce86:	40cf      	lsrs	r7, r1
 800ce88:	e7da      	b.n	800ce40 <rshift+0x4c>
 800ce8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ce8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ce92:	e7c3      	b.n	800ce1c <rshift+0x28>
 800ce94:	4623      	mov	r3, r4
 800ce96:	e7e1      	b.n	800ce5c <rshift+0x68>

0800ce98 <__hexdig_fun>:
 800ce98:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ce9c:	2b09      	cmp	r3, #9
 800ce9e:	d802      	bhi.n	800cea6 <__hexdig_fun+0xe>
 800cea0:	3820      	subs	r0, #32
 800cea2:	b2c0      	uxtb	r0, r0
 800cea4:	4770      	bx	lr
 800cea6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ceaa:	2b05      	cmp	r3, #5
 800ceac:	d801      	bhi.n	800ceb2 <__hexdig_fun+0x1a>
 800ceae:	3847      	subs	r0, #71	; 0x47
 800ceb0:	e7f7      	b.n	800cea2 <__hexdig_fun+0xa>
 800ceb2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ceb6:	2b05      	cmp	r3, #5
 800ceb8:	d801      	bhi.n	800cebe <__hexdig_fun+0x26>
 800ceba:	3827      	subs	r0, #39	; 0x27
 800cebc:	e7f1      	b.n	800cea2 <__hexdig_fun+0xa>
 800cebe:	2000      	movs	r0, #0
 800cec0:	4770      	bx	lr
	...

0800cec4 <__gethex>:
 800cec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cec8:	4617      	mov	r7, r2
 800ceca:	680a      	ldr	r2, [r1, #0]
 800cecc:	b085      	sub	sp, #20
 800cece:	f102 0b02 	add.w	fp, r2, #2
 800ced2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ced6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ceda:	4681      	mov	r9, r0
 800cedc:	468a      	mov	sl, r1
 800cede:	9302      	str	r3, [sp, #8]
 800cee0:	32fe      	adds	r2, #254	; 0xfe
 800cee2:	eb02 030b 	add.w	r3, r2, fp
 800cee6:	46d8      	mov	r8, fp
 800cee8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800ceec:	9301      	str	r3, [sp, #4]
 800ceee:	2830      	cmp	r0, #48	; 0x30
 800cef0:	d0f7      	beq.n	800cee2 <__gethex+0x1e>
 800cef2:	f7ff ffd1 	bl	800ce98 <__hexdig_fun>
 800cef6:	4604      	mov	r4, r0
 800cef8:	2800      	cmp	r0, #0
 800cefa:	d138      	bne.n	800cf6e <__gethex+0xaa>
 800cefc:	49a7      	ldr	r1, [pc, #668]	; (800d19c <__gethex+0x2d8>)
 800cefe:	2201      	movs	r2, #1
 800cf00:	4640      	mov	r0, r8
 800cf02:	f7fe fffa 	bl	800befa <strncmp>
 800cf06:	4606      	mov	r6, r0
 800cf08:	2800      	cmp	r0, #0
 800cf0a:	d169      	bne.n	800cfe0 <__gethex+0x11c>
 800cf0c:	f898 0001 	ldrb.w	r0, [r8, #1]
 800cf10:	465d      	mov	r5, fp
 800cf12:	f7ff ffc1 	bl	800ce98 <__hexdig_fun>
 800cf16:	2800      	cmp	r0, #0
 800cf18:	d064      	beq.n	800cfe4 <__gethex+0x120>
 800cf1a:	465a      	mov	r2, fp
 800cf1c:	7810      	ldrb	r0, [r2, #0]
 800cf1e:	2830      	cmp	r0, #48	; 0x30
 800cf20:	4690      	mov	r8, r2
 800cf22:	f102 0201 	add.w	r2, r2, #1
 800cf26:	d0f9      	beq.n	800cf1c <__gethex+0x58>
 800cf28:	f7ff ffb6 	bl	800ce98 <__hexdig_fun>
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	fab0 f480 	clz	r4, r0
 800cf32:	0964      	lsrs	r4, r4, #5
 800cf34:	465e      	mov	r6, fp
 800cf36:	9301      	str	r3, [sp, #4]
 800cf38:	4642      	mov	r2, r8
 800cf3a:	4615      	mov	r5, r2
 800cf3c:	3201      	adds	r2, #1
 800cf3e:	7828      	ldrb	r0, [r5, #0]
 800cf40:	f7ff ffaa 	bl	800ce98 <__hexdig_fun>
 800cf44:	2800      	cmp	r0, #0
 800cf46:	d1f8      	bne.n	800cf3a <__gethex+0x76>
 800cf48:	4994      	ldr	r1, [pc, #592]	; (800d19c <__gethex+0x2d8>)
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	4628      	mov	r0, r5
 800cf4e:	f7fe ffd4 	bl	800befa <strncmp>
 800cf52:	b978      	cbnz	r0, 800cf74 <__gethex+0xb0>
 800cf54:	b946      	cbnz	r6, 800cf68 <__gethex+0xa4>
 800cf56:	1c6e      	adds	r6, r5, #1
 800cf58:	4632      	mov	r2, r6
 800cf5a:	4615      	mov	r5, r2
 800cf5c:	3201      	adds	r2, #1
 800cf5e:	7828      	ldrb	r0, [r5, #0]
 800cf60:	f7ff ff9a 	bl	800ce98 <__hexdig_fun>
 800cf64:	2800      	cmp	r0, #0
 800cf66:	d1f8      	bne.n	800cf5a <__gethex+0x96>
 800cf68:	1b73      	subs	r3, r6, r5
 800cf6a:	009e      	lsls	r6, r3, #2
 800cf6c:	e004      	b.n	800cf78 <__gethex+0xb4>
 800cf6e:	2400      	movs	r4, #0
 800cf70:	4626      	mov	r6, r4
 800cf72:	e7e1      	b.n	800cf38 <__gethex+0x74>
 800cf74:	2e00      	cmp	r6, #0
 800cf76:	d1f7      	bne.n	800cf68 <__gethex+0xa4>
 800cf78:	782b      	ldrb	r3, [r5, #0]
 800cf7a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cf7e:	2b50      	cmp	r3, #80	; 0x50
 800cf80:	d13d      	bne.n	800cffe <__gethex+0x13a>
 800cf82:	786b      	ldrb	r3, [r5, #1]
 800cf84:	2b2b      	cmp	r3, #43	; 0x2b
 800cf86:	d02f      	beq.n	800cfe8 <__gethex+0x124>
 800cf88:	2b2d      	cmp	r3, #45	; 0x2d
 800cf8a:	d031      	beq.n	800cff0 <__gethex+0x12c>
 800cf8c:	1c69      	adds	r1, r5, #1
 800cf8e:	f04f 0b00 	mov.w	fp, #0
 800cf92:	7808      	ldrb	r0, [r1, #0]
 800cf94:	f7ff ff80 	bl	800ce98 <__hexdig_fun>
 800cf98:	1e42      	subs	r2, r0, #1
 800cf9a:	b2d2      	uxtb	r2, r2
 800cf9c:	2a18      	cmp	r2, #24
 800cf9e:	d82e      	bhi.n	800cffe <__gethex+0x13a>
 800cfa0:	f1a0 0210 	sub.w	r2, r0, #16
 800cfa4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cfa8:	f7ff ff76 	bl	800ce98 <__hexdig_fun>
 800cfac:	f100 3cff 	add.w	ip, r0, #4294967295
 800cfb0:	fa5f fc8c 	uxtb.w	ip, ip
 800cfb4:	f1bc 0f18 	cmp.w	ip, #24
 800cfb8:	d91d      	bls.n	800cff6 <__gethex+0x132>
 800cfba:	f1bb 0f00 	cmp.w	fp, #0
 800cfbe:	d000      	beq.n	800cfc2 <__gethex+0xfe>
 800cfc0:	4252      	negs	r2, r2
 800cfc2:	4416      	add	r6, r2
 800cfc4:	f8ca 1000 	str.w	r1, [sl]
 800cfc8:	b1dc      	cbz	r4, 800d002 <__gethex+0x13e>
 800cfca:	9b01      	ldr	r3, [sp, #4]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	bf14      	ite	ne
 800cfd0:	f04f 0800 	movne.w	r8, #0
 800cfd4:	f04f 0806 	moveq.w	r8, #6
 800cfd8:	4640      	mov	r0, r8
 800cfda:	b005      	add	sp, #20
 800cfdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfe0:	4645      	mov	r5, r8
 800cfe2:	4626      	mov	r6, r4
 800cfe4:	2401      	movs	r4, #1
 800cfe6:	e7c7      	b.n	800cf78 <__gethex+0xb4>
 800cfe8:	f04f 0b00 	mov.w	fp, #0
 800cfec:	1ca9      	adds	r1, r5, #2
 800cfee:	e7d0      	b.n	800cf92 <__gethex+0xce>
 800cff0:	f04f 0b01 	mov.w	fp, #1
 800cff4:	e7fa      	b.n	800cfec <__gethex+0x128>
 800cff6:	230a      	movs	r3, #10
 800cff8:	fb03 0002 	mla	r0, r3, r2, r0
 800cffc:	e7d0      	b.n	800cfa0 <__gethex+0xdc>
 800cffe:	4629      	mov	r1, r5
 800d000:	e7e0      	b.n	800cfc4 <__gethex+0x100>
 800d002:	eba5 0308 	sub.w	r3, r5, r8
 800d006:	3b01      	subs	r3, #1
 800d008:	4621      	mov	r1, r4
 800d00a:	2b07      	cmp	r3, #7
 800d00c:	dc0a      	bgt.n	800d024 <__gethex+0x160>
 800d00e:	4648      	mov	r0, r9
 800d010:	f000 fb0e 	bl	800d630 <_Balloc>
 800d014:	4604      	mov	r4, r0
 800d016:	b940      	cbnz	r0, 800d02a <__gethex+0x166>
 800d018:	4b61      	ldr	r3, [pc, #388]	; (800d1a0 <__gethex+0x2dc>)
 800d01a:	4602      	mov	r2, r0
 800d01c:	21e4      	movs	r1, #228	; 0xe4
 800d01e:	4861      	ldr	r0, [pc, #388]	; (800d1a4 <__gethex+0x2e0>)
 800d020:	f001 f9f0 	bl	800e404 <__assert_func>
 800d024:	3101      	adds	r1, #1
 800d026:	105b      	asrs	r3, r3, #1
 800d028:	e7ef      	b.n	800d00a <__gethex+0x146>
 800d02a:	f100 0a14 	add.w	sl, r0, #20
 800d02e:	2300      	movs	r3, #0
 800d030:	495a      	ldr	r1, [pc, #360]	; (800d19c <__gethex+0x2d8>)
 800d032:	f8cd a004 	str.w	sl, [sp, #4]
 800d036:	469b      	mov	fp, r3
 800d038:	45a8      	cmp	r8, r5
 800d03a:	d342      	bcc.n	800d0c2 <__gethex+0x1fe>
 800d03c:	9801      	ldr	r0, [sp, #4]
 800d03e:	f840 bb04 	str.w	fp, [r0], #4
 800d042:	eba0 000a 	sub.w	r0, r0, sl
 800d046:	1080      	asrs	r0, r0, #2
 800d048:	6120      	str	r0, [r4, #16]
 800d04a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800d04e:	4658      	mov	r0, fp
 800d050:	f000 fbe0 	bl	800d814 <__hi0bits>
 800d054:	683d      	ldr	r5, [r7, #0]
 800d056:	eba8 0000 	sub.w	r0, r8, r0
 800d05a:	42a8      	cmp	r0, r5
 800d05c:	dd59      	ble.n	800d112 <__gethex+0x24e>
 800d05e:	eba0 0805 	sub.w	r8, r0, r5
 800d062:	4641      	mov	r1, r8
 800d064:	4620      	mov	r0, r4
 800d066:	f000 ff6f 	bl	800df48 <__any_on>
 800d06a:	4683      	mov	fp, r0
 800d06c:	b1b8      	cbz	r0, 800d09e <__gethex+0x1da>
 800d06e:	f108 33ff 	add.w	r3, r8, #4294967295
 800d072:	1159      	asrs	r1, r3, #5
 800d074:	f003 021f 	and.w	r2, r3, #31
 800d078:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d07c:	f04f 0b01 	mov.w	fp, #1
 800d080:	fa0b f202 	lsl.w	r2, fp, r2
 800d084:	420a      	tst	r2, r1
 800d086:	d00a      	beq.n	800d09e <__gethex+0x1da>
 800d088:	455b      	cmp	r3, fp
 800d08a:	dd06      	ble.n	800d09a <__gethex+0x1d6>
 800d08c:	f1a8 0102 	sub.w	r1, r8, #2
 800d090:	4620      	mov	r0, r4
 800d092:	f000 ff59 	bl	800df48 <__any_on>
 800d096:	2800      	cmp	r0, #0
 800d098:	d138      	bne.n	800d10c <__gethex+0x248>
 800d09a:	f04f 0b02 	mov.w	fp, #2
 800d09e:	4641      	mov	r1, r8
 800d0a0:	4620      	mov	r0, r4
 800d0a2:	f7ff fea7 	bl	800cdf4 <rshift>
 800d0a6:	4446      	add	r6, r8
 800d0a8:	68bb      	ldr	r3, [r7, #8]
 800d0aa:	42b3      	cmp	r3, r6
 800d0ac:	da41      	bge.n	800d132 <__gethex+0x26e>
 800d0ae:	4621      	mov	r1, r4
 800d0b0:	4648      	mov	r0, r9
 800d0b2:	f000 fafd 	bl	800d6b0 <_Bfree>
 800d0b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	6013      	str	r3, [r2, #0]
 800d0bc:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800d0c0:	e78a      	b.n	800cfd8 <__gethex+0x114>
 800d0c2:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800d0c6:	2a2e      	cmp	r2, #46	; 0x2e
 800d0c8:	d014      	beq.n	800d0f4 <__gethex+0x230>
 800d0ca:	2b20      	cmp	r3, #32
 800d0cc:	d106      	bne.n	800d0dc <__gethex+0x218>
 800d0ce:	9b01      	ldr	r3, [sp, #4]
 800d0d0:	f843 bb04 	str.w	fp, [r3], #4
 800d0d4:	f04f 0b00 	mov.w	fp, #0
 800d0d8:	9301      	str	r3, [sp, #4]
 800d0da:	465b      	mov	r3, fp
 800d0dc:	7828      	ldrb	r0, [r5, #0]
 800d0de:	9303      	str	r3, [sp, #12]
 800d0e0:	f7ff feda 	bl	800ce98 <__hexdig_fun>
 800d0e4:	9b03      	ldr	r3, [sp, #12]
 800d0e6:	f000 000f 	and.w	r0, r0, #15
 800d0ea:	4098      	lsls	r0, r3
 800d0ec:	ea4b 0b00 	orr.w	fp, fp, r0
 800d0f0:	3304      	adds	r3, #4
 800d0f2:	e7a1      	b.n	800d038 <__gethex+0x174>
 800d0f4:	45a8      	cmp	r8, r5
 800d0f6:	d8e8      	bhi.n	800d0ca <__gethex+0x206>
 800d0f8:	2201      	movs	r2, #1
 800d0fa:	4628      	mov	r0, r5
 800d0fc:	9303      	str	r3, [sp, #12]
 800d0fe:	f7fe fefc 	bl	800befa <strncmp>
 800d102:	4926      	ldr	r1, [pc, #152]	; (800d19c <__gethex+0x2d8>)
 800d104:	9b03      	ldr	r3, [sp, #12]
 800d106:	2800      	cmp	r0, #0
 800d108:	d1df      	bne.n	800d0ca <__gethex+0x206>
 800d10a:	e795      	b.n	800d038 <__gethex+0x174>
 800d10c:	f04f 0b03 	mov.w	fp, #3
 800d110:	e7c5      	b.n	800d09e <__gethex+0x1da>
 800d112:	da0b      	bge.n	800d12c <__gethex+0x268>
 800d114:	eba5 0800 	sub.w	r8, r5, r0
 800d118:	4621      	mov	r1, r4
 800d11a:	4642      	mov	r2, r8
 800d11c:	4648      	mov	r0, r9
 800d11e:	f000 fce1 	bl	800dae4 <__lshift>
 800d122:	eba6 0608 	sub.w	r6, r6, r8
 800d126:	4604      	mov	r4, r0
 800d128:	f100 0a14 	add.w	sl, r0, #20
 800d12c:	f04f 0b00 	mov.w	fp, #0
 800d130:	e7ba      	b.n	800d0a8 <__gethex+0x1e4>
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	42b3      	cmp	r3, r6
 800d136:	dd73      	ble.n	800d220 <__gethex+0x35c>
 800d138:	1b9e      	subs	r6, r3, r6
 800d13a:	42b5      	cmp	r5, r6
 800d13c:	dc34      	bgt.n	800d1a8 <__gethex+0x2e4>
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2b02      	cmp	r3, #2
 800d142:	d023      	beq.n	800d18c <__gethex+0x2c8>
 800d144:	2b03      	cmp	r3, #3
 800d146:	d025      	beq.n	800d194 <__gethex+0x2d0>
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d115      	bne.n	800d178 <__gethex+0x2b4>
 800d14c:	42b5      	cmp	r5, r6
 800d14e:	d113      	bne.n	800d178 <__gethex+0x2b4>
 800d150:	2d01      	cmp	r5, #1
 800d152:	d10b      	bne.n	800d16c <__gethex+0x2a8>
 800d154:	9a02      	ldr	r2, [sp, #8]
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	6013      	str	r3, [r2, #0]
 800d15a:	2301      	movs	r3, #1
 800d15c:	6123      	str	r3, [r4, #16]
 800d15e:	f8ca 3000 	str.w	r3, [sl]
 800d162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d164:	f04f 0862 	mov.w	r8, #98	; 0x62
 800d168:	601c      	str	r4, [r3, #0]
 800d16a:	e735      	b.n	800cfd8 <__gethex+0x114>
 800d16c:	1e69      	subs	r1, r5, #1
 800d16e:	4620      	mov	r0, r4
 800d170:	f000 feea 	bl	800df48 <__any_on>
 800d174:	2800      	cmp	r0, #0
 800d176:	d1ed      	bne.n	800d154 <__gethex+0x290>
 800d178:	4621      	mov	r1, r4
 800d17a:	4648      	mov	r0, r9
 800d17c:	f000 fa98 	bl	800d6b0 <_Bfree>
 800d180:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d182:	2300      	movs	r3, #0
 800d184:	6013      	str	r3, [r2, #0]
 800d186:	f04f 0850 	mov.w	r8, #80	; 0x50
 800d18a:	e725      	b.n	800cfd8 <__gethex+0x114>
 800d18c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d1f2      	bne.n	800d178 <__gethex+0x2b4>
 800d192:	e7df      	b.n	800d154 <__gethex+0x290>
 800d194:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d196:	2b00      	cmp	r3, #0
 800d198:	d1dc      	bne.n	800d154 <__gethex+0x290>
 800d19a:	e7ed      	b.n	800d178 <__gethex+0x2b4>
 800d19c:	0800eb00 	.word	0x0800eb00
 800d1a0:	0800ec10 	.word	0x0800ec10
 800d1a4:	0800ec21 	.word	0x0800ec21
 800d1a8:	f106 38ff 	add.w	r8, r6, #4294967295
 800d1ac:	f1bb 0f00 	cmp.w	fp, #0
 800d1b0:	d133      	bne.n	800d21a <__gethex+0x356>
 800d1b2:	f1b8 0f00 	cmp.w	r8, #0
 800d1b6:	d004      	beq.n	800d1c2 <__gethex+0x2fe>
 800d1b8:	4641      	mov	r1, r8
 800d1ba:	4620      	mov	r0, r4
 800d1bc:	f000 fec4 	bl	800df48 <__any_on>
 800d1c0:	4683      	mov	fp, r0
 800d1c2:	ea4f 1268 	mov.w	r2, r8, asr #5
 800d1c6:	2301      	movs	r3, #1
 800d1c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d1cc:	f008 081f 	and.w	r8, r8, #31
 800d1d0:	fa03 f308 	lsl.w	r3, r3, r8
 800d1d4:	4213      	tst	r3, r2
 800d1d6:	4631      	mov	r1, r6
 800d1d8:	4620      	mov	r0, r4
 800d1da:	bf18      	it	ne
 800d1dc:	f04b 0b02 	orrne.w	fp, fp, #2
 800d1e0:	1bad      	subs	r5, r5, r6
 800d1e2:	f7ff fe07 	bl	800cdf4 <rshift>
 800d1e6:	687e      	ldr	r6, [r7, #4]
 800d1e8:	f04f 0802 	mov.w	r8, #2
 800d1ec:	f1bb 0f00 	cmp.w	fp, #0
 800d1f0:	d04a      	beq.n	800d288 <__gethex+0x3c4>
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	2b02      	cmp	r3, #2
 800d1f6:	d016      	beq.n	800d226 <__gethex+0x362>
 800d1f8:	2b03      	cmp	r3, #3
 800d1fa:	d018      	beq.n	800d22e <__gethex+0x36a>
 800d1fc:	2b01      	cmp	r3, #1
 800d1fe:	d109      	bne.n	800d214 <__gethex+0x350>
 800d200:	f01b 0f02 	tst.w	fp, #2
 800d204:	d006      	beq.n	800d214 <__gethex+0x350>
 800d206:	f8da 3000 	ldr.w	r3, [sl]
 800d20a:	ea4b 0b03 	orr.w	fp, fp, r3
 800d20e:	f01b 0f01 	tst.w	fp, #1
 800d212:	d10f      	bne.n	800d234 <__gethex+0x370>
 800d214:	f048 0810 	orr.w	r8, r8, #16
 800d218:	e036      	b.n	800d288 <__gethex+0x3c4>
 800d21a:	f04f 0b01 	mov.w	fp, #1
 800d21e:	e7d0      	b.n	800d1c2 <__gethex+0x2fe>
 800d220:	f04f 0801 	mov.w	r8, #1
 800d224:	e7e2      	b.n	800d1ec <__gethex+0x328>
 800d226:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d228:	f1c3 0301 	rsb	r3, r3, #1
 800d22c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d22e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d230:	2b00      	cmp	r3, #0
 800d232:	d0ef      	beq.n	800d214 <__gethex+0x350>
 800d234:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d238:	f104 0214 	add.w	r2, r4, #20
 800d23c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800d240:	9301      	str	r3, [sp, #4]
 800d242:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800d246:	2300      	movs	r3, #0
 800d248:	4694      	mov	ip, r2
 800d24a:	f852 1b04 	ldr.w	r1, [r2], #4
 800d24e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800d252:	d01e      	beq.n	800d292 <__gethex+0x3ce>
 800d254:	3101      	adds	r1, #1
 800d256:	f8cc 1000 	str.w	r1, [ip]
 800d25a:	f1b8 0f02 	cmp.w	r8, #2
 800d25e:	f104 0214 	add.w	r2, r4, #20
 800d262:	d13d      	bne.n	800d2e0 <__gethex+0x41c>
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	3b01      	subs	r3, #1
 800d268:	42ab      	cmp	r3, r5
 800d26a:	d10b      	bne.n	800d284 <__gethex+0x3c0>
 800d26c:	1169      	asrs	r1, r5, #5
 800d26e:	2301      	movs	r3, #1
 800d270:	f005 051f 	and.w	r5, r5, #31
 800d274:	fa03 f505 	lsl.w	r5, r3, r5
 800d278:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d27c:	421d      	tst	r5, r3
 800d27e:	bf18      	it	ne
 800d280:	f04f 0801 	movne.w	r8, #1
 800d284:	f048 0820 	orr.w	r8, r8, #32
 800d288:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d28a:	601c      	str	r4, [r3, #0]
 800d28c:	9b02      	ldr	r3, [sp, #8]
 800d28e:	601e      	str	r6, [r3, #0]
 800d290:	e6a2      	b.n	800cfd8 <__gethex+0x114>
 800d292:	4290      	cmp	r0, r2
 800d294:	f842 3c04 	str.w	r3, [r2, #-4]
 800d298:	d8d6      	bhi.n	800d248 <__gethex+0x384>
 800d29a:	68a2      	ldr	r2, [r4, #8]
 800d29c:	4593      	cmp	fp, r2
 800d29e:	db17      	blt.n	800d2d0 <__gethex+0x40c>
 800d2a0:	6861      	ldr	r1, [r4, #4]
 800d2a2:	4648      	mov	r0, r9
 800d2a4:	3101      	adds	r1, #1
 800d2a6:	f000 f9c3 	bl	800d630 <_Balloc>
 800d2aa:	4682      	mov	sl, r0
 800d2ac:	b918      	cbnz	r0, 800d2b6 <__gethex+0x3f2>
 800d2ae:	4b1b      	ldr	r3, [pc, #108]	; (800d31c <__gethex+0x458>)
 800d2b0:	4602      	mov	r2, r0
 800d2b2:	2184      	movs	r1, #132	; 0x84
 800d2b4:	e6b3      	b.n	800d01e <__gethex+0x15a>
 800d2b6:	6922      	ldr	r2, [r4, #16]
 800d2b8:	3202      	adds	r2, #2
 800d2ba:	f104 010c 	add.w	r1, r4, #12
 800d2be:	0092      	lsls	r2, r2, #2
 800d2c0:	300c      	adds	r0, #12
 800d2c2:	f7fe feb9 	bl	800c038 <memcpy>
 800d2c6:	4621      	mov	r1, r4
 800d2c8:	4648      	mov	r0, r9
 800d2ca:	f000 f9f1 	bl	800d6b0 <_Bfree>
 800d2ce:	4654      	mov	r4, sl
 800d2d0:	6922      	ldr	r2, [r4, #16]
 800d2d2:	1c51      	adds	r1, r2, #1
 800d2d4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d2d8:	6121      	str	r1, [r4, #16]
 800d2da:	2101      	movs	r1, #1
 800d2dc:	6151      	str	r1, [r2, #20]
 800d2de:	e7bc      	b.n	800d25a <__gethex+0x396>
 800d2e0:	6921      	ldr	r1, [r4, #16]
 800d2e2:	4559      	cmp	r1, fp
 800d2e4:	dd0b      	ble.n	800d2fe <__gethex+0x43a>
 800d2e6:	2101      	movs	r1, #1
 800d2e8:	4620      	mov	r0, r4
 800d2ea:	f7ff fd83 	bl	800cdf4 <rshift>
 800d2ee:	68bb      	ldr	r3, [r7, #8]
 800d2f0:	3601      	adds	r6, #1
 800d2f2:	42b3      	cmp	r3, r6
 800d2f4:	f6ff aedb 	blt.w	800d0ae <__gethex+0x1ea>
 800d2f8:	f04f 0801 	mov.w	r8, #1
 800d2fc:	e7c2      	b.n	800d284 <__gethex+0x3c0>
 800d2fe:	f015 051f 	ands.w	r5, r5, #31
 800d302:	d0f9      	beq.n	800d2f8 <__gethex+0x434>
 800d304:	9b01      	ldr	r3, [sp, #4]
 800d306:	441a      	add	r2, r3
 800d308:	f1c5 0520 	rsb	r5, r5, #32
 800d30c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800d310:	f000 fa80 	bl	800d814 <__hi0bits>
 800d314:	42a8      	cmp	r0, r5
 800d316:	dbe6      	blt.n	800d2e6 <__gethex+0x422>
 800d318:	e7ee      	b.n	800d2f8 <__gethex+0x434>
 800d31a:	bf00      	nop
 800d31c:	0800ec10 	.word	0x0800ec10

0800d320 <L_shift>:
 800d320:	f1c2 0208 	rsb	r2, r2, #8
 800d324:	0092      	lsls	r2, r2, #2
 800d326:	b570      	push	{r4, r5, r6, lr}
 800d328:	f1c2 0620 	rsb	r6, r2, #32
 800d32c:	6843      	ldr	r3, [r0, #4]
 800d32e:	6804      	ldr	r4, [r0, #0]
 800d330:	fa03 f506 	lsl.w	r5, r3, r6
 800d334:	432c      	orrs	r4, r5
 800d336:	40d3      	lsrs	r3, r2
 800d338:	6004      	str	r4, [r0, #0]
 800d33a:	f840 3f04 	str.w	r3, [r0, #4]!
 800d33e:	4288      	cmp	r0, r1
 800d340:	d3f4      	bcc.n	800d32c <L_shift+0xc>
 800d342:	bd70      	pop	{r4, r5, r6, pc}

0800d344 <__match>:
 800d344:	b530      	push	{r4, r5, lr}
 800d346:	6803      	ldr	r3, [r0, #0]
 800d348:	3301      	adds	r3, #1
 800d34a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d34e:	b914      	cbnz	r4, 800d356 <__match+0x12>
 800d350:	6003      	str	r3, [r0, #0]
 800d352:	2001      	movs	r0, #1
 800d354:	bd30      	pop	{r4, r5, pc}
 800d356:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d35a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d35e:	2d19      	cmp	r5, #25
 800d360:	bf98      	it	ls
 800d362:	3220      	addls	r2, #32
 800d364:	42a2      	cmp	r2, r4
 800d366:	d0f0      	beq.n	800d34a <__match+0x6>
 800d368:	2000      	movs	r0, #0
 800d36a:	e7f3      	b.n	800d354 <__match+0x10>

0800d36c <__hexnan>:
 800d36c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d370:	680b      	ldr	r3, [r1, #0]
 800d372:	6801      	ldr	r1, [r0, #0]
 800d374:	115e      	asrs	r6, r3, #5
 800d376:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d37a:	f013 031f 	ands.w	r3, r3, #31
 800d37e:	b087      	sub	sp, #28
 800d380:	bf18      	it	ne
 800d382:	3604      	addne	r6, #4
 800d384:	2500      	movs	r5, #0
 800d386:	1f37      	subs	r7, r6, #4
 800d388:	4682      	mov	sl, r0
 800d38a:	4690      	mov	r8, r2
 800d38c:	9301      	str	r3, [sp, #4]
 800d38e:	f846 5c04 	str.w	r5, [r6, #-4]
 800d392:	46b9      	mov	r9, r7
 800d394:	463c      	mov	r4, r7
 800d396:	9502      	str	r5, [sp, #8]
 800d398:	46ab      	mov	fp, r5
 800d39a:	784a      	ldrb	r2, [r1, #1]
 800d39c:	1c4b      	adds	r3, r1, #1
 800d39e:	9303      	str	r3, [sp, #12]
 800d3a0:	b342      	cbz	r2, 800d3f4 <__hexnan+0x88>
 800d3a2:	4610      	mov	r0, r2
 800d3a4:	9105      	str	r1, [sp, #20]
 800d3a6:	9204      	str	r2, [sp, #16]
 800d3a8:	f7ff fd76 	bl	800ce98 <__hexdig_fun>
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	d14f      	bne.n	800d450 <__hexnan+0xe4>
 800d3b0:	9a04      	ldr	r2, [sp, #16]
 800d3b2:	9905      	ldr	r1, [sp, #20]
 800d3b4:	2a20      	cmp	r2, #32
 800d3b6:	d818      	bhi.n	800d3ea <__hexnan+0x7e>
 800d3b8:	9b02      	ldr	r3, [sp, #8]
 800d3ba:	459b      	cmp	fp, r3
 800d3bc:	dd13      	ble.n	800d3e6 <__hexnan+0x7a>
 800d3be:	454c      	cmp	r4, r9
 800d3c0:	d206      	bcs.n	800d3d0 <__hexnan+0x64>
 800d3c2:	2d07      	cmp	r5, #7
 800d3c4:	dc04      	bgt.n	800d3d0 <__hexnan+0x64>
 800d3c6:	462a      	mov	r2, r5
 800d3c8:	4649      	mov	r1, r9
 800d3ca:	4620      	mov	r0, r4
 800d3cc:	f7ff ffa8 	bl	800d320 <L_shift>
 800d3d0:	4544      	cmp	r4, r8
 800d3d2:	d950      	bls.n	800d476 <__hexnan+0x10a>
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	f1a4 0904 	sub.w	r9, r4, #4
 800d3da:	f844 3c04 	str.w	r3, [r4, #-4]
 800d3de:	f8cd b008 	str.w	fp, [sp, #8]
 800d3e2:	464c      	mov	r4, r9
 800d3e4:	461d      	mov	r5, r3
 800d3e6:	9903      	ldr	r1, [sp, #12]
 800d3e8:	e7d7      	b.n	800d39a <__hexnan+0x2e>
 800d3ea:	2a29      	cmp	r2, #41	; 0x29
 800d3ec:	d155      	bne.n	800d49a <__hexnan+0x12e>
 800d3ee:	3102      	adds	r1, #2
 800d3f0:	f8ca 1000 	str.w	r1, [sl]
 800d3f4:	f1bb 0f00 	cmp.w	fp, #0
 800d3f8:	d04f      	beq.n	800d49a <__hexnan+0x12e>
 800d3fa:	454c      	cmp	r4, r9
 800d3fc:	d206      	bcs.n	800d40c <__hexnan+0xa0>
 800d3fe:	2d07      	cmp	r5, #7
 800d400:	dc04      	bgt.n	800d40c <__hexnan+0xa0>
 800d402:	462a      	mov	r2, r5
 800d404:	4649      	mov	r1, r9
 800d406:	4620      	mov	r0, r4
 800d408:	f7ff ff8a 	bl	800d320 <L_shift>
 800d40c:	4544      	cmp	r4, r8
 800d40e:	d934      	bls.n	800d47a <__hexnan+0x10e>
 800d410:	f1a8 0204 	sub.w	r2, r8, #4
 800d414:	4623      	mov	r3, r4
 800d416:	f853 1b04 	ldr.w	r1, [r3], #4
 800d41a:	f842 1f04 	str.w	r1, [r2, #4]!
 800d41e:	429f      	cmp	r7, r3
 800d420:	d2f9      	bcs.n	800d416 <__hexnan+0xaa>
 800d422:	1b3b      	subs	r3, r7, r4
 800d424:	f023 0303 	bic.w	r3, r3, #3
 800d428:	3304      	adds	r3, #4
 800d42a:	3e03      	subs	r6, #3
 800d42c:	3401      	adds	r4, #1
 800d42e:	42a6      	cmp	r6, r4
 800d430:	bf38      	it	cc
 800d432:	2304      	movcc	r3, #4
 800d434:	4443      	add	r3, r8
 800d436:	2200      	movs	r2, #0
 800d438:	f843 2b04 	str.w	r2, [r3], #4
 800d43c:	429f      	cmp	r7, r3
 800d43e:	d2fb      	bcs.n	800d438 <__hexnan+0xcc>
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	b91b      	cbnz	r3, 800d44c <__hexnan+0xe0>
 800d444:	4547      	cmp	r7, r8
 800d446:	d126      	bne.n	800d496 <__hexnan+0x12a>
 800d448:	2301      	movs	r3, #1
 800d44a:	603b      	str	r3, [r7, #0]
 800d44c:	2005      	movs	r0, #5
 800d44e:	e025      	b.n	800d49c <__hexnan+0x130>
 800d450:	3501      	adds	r5, #1
 800d452:	2d08      	cmp	r5, #8
 800d454:	f10b 0b01 	add.w	fp, fp, #1
 800d458:	dd06      	ble.n	800d468 <__hexnan+0xfc>
 800d45a:	4544      	cmp	r4, r8
 800d45c:	d9c3      	bls.n	800d3e6 <__hexnan+0x7a>
 800d45e:	2300      	movs	r3, #0
 800d460:	f844 3c04 	str.w	r3, [r4, #-4]
 800d464:	2501      	movs	r5, #1
 800d466:	3c04      	subs	r4, #4
 800d468:	6822      	ldr	r2, [r4, #0]
 800d46a:	f000 000f 	and.w	r0, r0, #15
 800d46e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d472:	6020      	str	r0, [r4, #0]
 800d474:	e7b7      	b.n	800d3e6 <__hexnan+0x7a>
 800d476:	2508      	movs	r5, #8
 800d478:	e7b5      	b.n	800d3e6 <__hexnan+0x7a>
 800d47a:	9b01      	ldr	r3, [sp, #4]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d0df      	beq.n	800d440 <__hexnan+0xd4>
 800d480:	f1c3 0320 	rsb	r3, r3, #32
 800d484:	f04f 32ff 	mov.w	r2, #4294967295
 800d488:	40da      	lsrs	r2, r3
 800d48a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d48e:	4013      	ands	r3, r2
 800d490:	f846 3c04 	str.w	r3, [r6, #-4]
 800d494:	e7d4      	b.n	800d440 <__hexnan+0xd4>
 800d496:	3f04      	subs	r7, #4
 800d498:	e7d2      	b.n	800d440 <__hexnan+0xd4>
 800d49a:	2004      	movs	r0, #4
 800d49c:	b007      	add	sp, #28
 800d49e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800d4a4 <malloc>:
 800d4a4:	4b02      	ldr	r3, [pc, #8]	; (800d4b0 <malloc+0xc>)
 800d4a6:	4601      	mov	r1, r0
 800d4a8:	6818      	ldr	r0, [r3, #0]
 800d4aa:	f000 b823 	b.w	800d4f4 <_malloc_r>
 800d4ae:	bf00      	nop
 800d4b0:	200001d0 	.word	0x200001d0

0800d4b4 <sbrk_aligned>:
 800d4b4:	b570      	push	{r4, r5, r6, lr}
 800d4b6:	4e0e      	ldr	r6, [pc, #56]	; (800d4f0 <sbrk_aligned+0x3c>)
 800d4b8:	460c      	mov	r4, r1
 800d4ba:	6831      	ldr	r1, [r6, #0]
 800d4bc:	4605      	mov	r5, r0
 800d4be:	b911      	cbnz	r1, 800d4c6 <sbrk_aligned+0x12>
 800d4c0:	f000 ff90 	bl	800e3e4 <_sbrk_r>
 800d4c4:	6030      	str	r0, [r6, #0]
 800d4c6:	4621      	mov	r1, r4
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	f000 ff8b 	bl	800e3e4 <_sbrk_r>
 800d4ce:	1c43      	adds	r3, r0, #1
 800d4d0:	d00a      	beq.n	800d4e8 <sbrk_aligned+0x34>
 800d4d2:	1cc4      	adds	r4, r0, #3
 800d4d4:	f024 0403 	bic.w	r4, r4, #3
 800d4d8:	42a0      	cmp	r0, r4
 800d4da:	d007      	beq.n	800d4ec <sbrk_aligned+0x38>
 800d4dc:	1a21      	subs	r1, r4, r0
 800d4de:	4628      	mov	r0, r5
 800d4e0:	f000 ff80 	bl	800e3e4 <_sbrk_r>
 800d4e4:	3001      	adds	r0, #1
 800d4e6:	d101      	bne.n	800d4ec <sbrk_aligned+0x38>
 800d4e8:	f04f 34ff 	mov.w	r4, #4294967295
 800d4ec:	4620      	mov	r0, r4
 800d4ee:	bd70      	pop	{r4, r5, r6, pc}
 800d4f0:	20000b48 	.word	0x20000b48

0800d4f4 <_malloc_r>:
 800d4f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4f8:	1ccd      	adds	r5, r1, #3
 800d4fa:	f025 0503 	bic.w	r5, r5, #3
 800d4fe:	3508      	adds	r5, #8
 800d500:	2d0c      	cmp	r5, #12
 800d502:	bf38      	it	cc
 800d504:	250c      	movcc	r5, #12
 800d506:	2d00      	cmp	r5, #0
 800d508:	4607      	mov	r7, r0
 800d50a:	db01      	blt.n	800d510 <_malloc_r+0x1c>
 800d50c:	42a9      	cmp	r1, r5
 800d50e:	d905      	bls.n	800d51c <_malloc_r+0x28>
 800d510:	230c      	movs	r3, #12
 800d512:	603b      	str	r3, [r7, #0]
 800d514:	2600      	movs	r6, #0
 800d516:	4630      	mov	r0, r6
 800d518:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d51c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d5f0 <_malloc_r+0xfc>
 800d520:	f000 f87a 	bl	800d618 <__malloc_lock>
 800d524:	f8d8 3000 	ldr.w	r3, [r8]
 800d528:	461c      	mov	r4, r3
 800d52a:	bb5c      	cbnz	r4, 800d584 <_malloc_r+0x90>
 800d52c:	4629      	mov	r1, r5
 800d52e:	4638      	mov	r0, r7
 800d530:	f7ff ffc0 	bl	800d4b4 <sbrk_aligned>
 800d534:	1c43      	adds	r3, r0, #1
 800d536:	4604      	mov	r4, r0
 800d538:	d155      	bne.n	800d5e6 <_malloc_r+0xf2>
 800d53a:	f8d8 4000 	ldr.w	r4, [r8]
 800d53e:	4626      	mov	r6, r4
 800d540:	2e00      	cmp	r6, #0
 800d542:	d145      	bne.n	800d5d0 <_malloc_r+0xdc>
 800d544:	2c00      	cmp	r4, #0
 800d546:	d048      	beq.n	800d5da <_malloc_r+0xe6>
 800d548:	6823      	ldr	r3, [r4, #0]
 800d54a:	4631      	mov	r1, r6
 800d54c:	4638      	mov	r0, r7
 800d54e:	eb04 0903 	add.w	r9, r4, r3
 800d552:	f000 ff47 	bl	800e3e4 <_sbrk_r>
 800d556:	4581      	cmp	r9, r0
 800d558:	d13f      	bne.n	800d5da <_malloc_r+0xe6>
 800d55a:	6821      	ldr	r1, [r4, #0]
 800d55c:	1a6d      	subs	r5, r5, r1
 800d55e:	4629      	mov	r1, r5
 800d560:	4638      	mov	r0, r7
 800d562:	f7ff ffa7 	bl	800d4b4 <sbrk_aligned>
 800d566:	3001      	adds	r0, #1
 800d568:	d037      	beq.n	800d5da <_malloc_r+0xe6>
 800d56a:	6823      	ldr	r3, [r4, #0]
 800d56c:	442b      	add	r3, r5
 800d56e:	6023      	str	r3, [r4, #0]
 800d570:	f8d8 3000 	ldr.w	r3, [r8]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d038      	beq.n	800d5ea <_malloc_r+0xf6>
 800d578:	685a      	ldr	r2, [r3, #4]
 800d57a:	42a2      	cmp	r2, r4
 800d57c:	d12b      	bne.n	800d5d6 <_malloc_r+0xe2>
 800d57e:	2200      	movs	r2, #0
 800d580:	605a      	str	r2, [r3, #4]
 800d582:	e00f      	b.n	800d5a4 <_malloc_r+0xb0>
 800d584:	6822      	ldr	r2, [r4, #0]
 800d586:	1b52      	subs	r2, r2, r5
 800d588:	d41f      	bmi.n	800d5ca <_malloc_r+0xd6>
 800d58a:	2a0b      	cmp	r2, #11
 800d58c:	d917      	bls.n	800d5be <_malloc_r+0xca>
 800d58e:	1961      	adds	r1, r4, r5
 800d590:	42a3      	cmp	r3, r4
 800d592:	6025      	str	r5, [r4, #0]
 800d594:	bf18      	it	ne
 800d596:	6059      	strne	r1, [r3, #4]
 800d598:	6863      	ldr	r3, [r4, #4]
 800d59a:	bf08      	it	eq
 800d59c:	f8c8 1000 	streq.w	r1, [r8]
 800d5a0:	5162      	str	r2, [r4, r5]
 800d5a2:	604b      	str	r3, [r1, #4]
 800d5a4:	4638      	mov	r0, r7
 800d5a6:	f104 060b 	add.w	r6, r4, #11
 800d5aa:	f000 f83b 	bl	800d624 <__malloc_unlock>
 800d5ae:	f026 0607 	bic.w	r6, r6, #7
 800d5b2:	1d23      	adds	r3, r4, #4
 800d5b4:	1af2      	subs	r2, r6, r3
 800d5b6:	d0ae      	beq.n	800d516 <_malloc_r+0x22>
 800d5b8:	1b9b      	subs	r3, r3, r6
 800d5ba:	50a3      	str	r3, [r4, r2]
 800d5bc:	e7ab      	b.n	800d516 <_malloc_r+0x22>
 800d5be:	42a3      	cmp	r3, r4
 800d5c0:	6862      	ldr	r2, [r4, #4]
 800d5c2:	d1dd      	bne.n	800d580 <_malloc_r+0x8c>
 800d5c4:	f8c8 2000 	str.w	r2, [r8]
 800d5c8:	e7ec      	b.n	800d5a4 <_malloc_r+0xb0>
 800d5ca:	4623      	mov	r3, r4
 800d5cc:	6864      	ldr	r4, [r4, #4]
 800d5ce:	e7ac      	b.n	800d52a <_malloc_r+0x36>
 800d5d0:	4634      	mov	r4, r6
 800d5d2:	6876      	ldr	r6, [r6, #4]
 800d5d4:	e7b4      	b.n	800d540 <_malloc_r+0x4c>
 800d5d6:	4613      	mov	r3, r2
 800d5d8:	e7cc      	b.n	800d574 <_malloc_r+0x80>
 800d5da:	230c      	movs	r3, #12
 800d5dc:	603b      	str	r3, [r7, #0]
 800d5de:	4638      	mov	r0, r7
 800d5e0:	f000 f820 	bl	800d624 <__malloc_unlock>
 800d5e4:	e797      	b.n	800d516 <_malloc_r+0x22>
 800d5e6:	6025      	str	r5, [r4, #0]
 800d5e8:	e7dc      	b.n	800d5a4 <_malloc_r+0xb0>
 800d5ea:	605b      	str	r3, [r3, #4]
 800d5ec:	deff      	udf	#255	; 0xff
 800d5ee:	bf00      	nop
 800d5f0:	20000b44 	.word	0x20000b44

0800d5f4 <__ascii_mbtowc>:
 800d5f4:	b082      	sub	sp, #8
 800d5f6:	b901      	cbnz	r1, 800d5fa <__ascii_mbtowc+0x6>
 800d5f8:	a901      	add	r1, sp, #4
 800d5fa:	b142      	cbz	r2, 800d60e <__ascii_mbtowc+0x1a>
 800d5fc:	b14b      	cbz	r3, 800d612 <__ascii_mbtowc+0x1e>
 800d5fe:	7813      	ldrb	r3, [r2, #0]
 800d600:	600b      	str	r3, [r1, #0]
 800d602:	7812      	ldrb	r2, [r2, #0]
 800d604:	1e10      	subs	r0, r2, #0
 800d606:	bf18      	it	ne
 800d608:	2001      	movne	r0, #1
 800d60a:	b002      	add	sp, #8
 800d60c:	4770      	bx	lr
 800d60e:	4610      	mov	r0, r2
 800d610:	e7fb      	b.n	800d60a <__ascii_mbtowc+0x16>
 800d612:	f06f 0001 	mvn.w	r0, #1
 800d616:	e7f8      	b.n	800d60a <__ascii_mbtowc+0x16>

0800d618 <__malloc_lock>:
 800d618:	4801      	ldr	r0, [pc, #4]	; (800d620 <__malloc_lock+0x8>)
 800d61a:	f7fe bd0b 	b.w	800c034 <__retarget_lock_acquire_recursive>
 800d61e:	bf00      	nop
 800d620:	20000b40 	.word	0x20000b40

0800d624 <__malloc_unlock>:
 800d624:	4801      	ldr	r0, [pc, #4]	; (800d62c <__malloc_unlock+0x8>)
 800d626:	f7fe bd06 	b.w	800c036 <__retarget_lock_release_recursive>
 800d62a:	bf00      	nop
 800d62c:	20000b40 	.word	0x20000b40

0800d630 <_Balloc>:
 800d630:	b570      	push	{r4, r5, r6, lr}
 800d632:	69c6      	ldr	r6, [r0, #28]
 800d634:	4604      	mov	r4, r0
 800d636:	460d      	mov	r5, r1
 800d638:	b976      	cbnz	r6, 800d658 <_Balloc+0x28>
 800d63a:	2010      	movs	r0, #16
 800d63c:	f7ff ff32 	bl	800d4a4 <malloc>
 800d640:	4602      	mov	r2, r0
 800d642:	61e0      	str	r0, [r4, #28]
 800d644:	b920      	cbnz	r0, 800d650 <_Balloc+0x20>
 800d646:	4b18      	ldr	r3, [pc, #96]	; (800d6a8 <_Balloc+0x78>)
 800d648:	4818      	ldr	r0, [pc, #96]	; (800d6ac <_Balloc+0x7c>)
 800d64a:	216b      	movs	r1, #107	; 0x6b
 800d64c:	f000 feda 	bl	800e404 <__assert_func>
 800d650:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d654:	6006      	str	r6, [r0, #0]
 800d656:	60c6      	str	r6, [r0, #12]
 800d658:	69e6      	ldr	r6, [r4, #28]
 800d65a:	68f3      	ldr	r3, [r6, #12]
 800d65c:	b183      	cbz	r3, 800d680 <_Balloc+0x50>
 800d65e:	69e3      	ldr	r3, [r4, #28]
 800d660:	68db      	ldr	r3, [r3, #12]
 800d662:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d666:	b9b8      	cbnz	r0, 800d698 <_Balloc+0x68>
 800d668:	2101      	movs	r1, #1
 800d66a:	fa01 f605 	lsl.w	r6, r1, r5
 800d66e:	1d72      	adds	r2, r6, #5
 800d670:	0092      	lsls	r2, r2, #2
 800d672:	4620      	mov	r0, r4
 800d674:	f000 fee4 	bl	800e440 <_calloc_r>
 800d678:	b160      	cbz	r0, 800d694 <_Balloc+0x64>
 800d67a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d67e:	e00e      	b.n	800d69e <_Balloc+0x6e>
 800d680:	2221      	movs	r2, #33	; 0x21
 800d682:	2104      	movs	r1, #4
 800d684:	4620      	mov	r0, r4
 800d686:	f000 fedb 	bl	800e440 <_calloc_r>
 800d68a:	69e3      	ldr	r3, [r4, #28]
 800d68c:	60f0      	str	r0, [r6, #12]
 800d68e:	68db      	ldr	r3, [r3, #12]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d1e4      	bne.n	800d65e <_Balloc+0x2e>
 800d694:	2000      	movs	r0, #0
 800d696:	bd70      	pop	{r4, r5, r6, pc}
 800d698:	6802      	ldr	r2, [r0, #0]
 800d69a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d69e:	2300      	movs	r3, #0
 800d6a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d6a4:	e7f7      	b.n	800d696 <_Balloc+0x66>
 800d6a6:	bf00      	nop
 800d6a8:	0800eba1 	.word	0x0800eba1
 800d6ac:	0800ec81 	.word	0x0800ec81

0800d6b0 <_Bfree>:
 800d6b0:	b570      	push	{r4, r5, r6, lr}
 800d6b2:	69c6      	ldr	r6, [r0, #28]
 800d6b4:	4605      	mov	r5, r0
 800d6b6:	460c      	mov	r4, r1
 800d6b8:	b976      	cbnz	r6, 800d6d8 <_Bfree+0x28>
 800d6ba:	2010      	movs	r0, #16
 800d6bc:	f7ff fef2 	bl	800d4a4 <malloc>
 800d6c0:	4602      	mov	r2, r0
 800d6c2:	61e8      	str	r0, [r5, #28]
 800d6c4:	b920      	cbnz	r0, 800d6d0 <_Bfree+0x20>
 800d6c6:	4b09      	ldr	r3, [pc, #36]	; (800d6ec <_Bfree+0x3c>)
 800d6c8:	4809      	ldr	r0, [pc, #36]	; (800d6f0 <_Bfree+0x40>)
 800d6ca:	218f      	movs	r1, #143	; 0x8f
 800d6cc:	f000 fe9a 	bl	800e404 <__assert_func>
 800d6d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d6d4:	6006      	str	r6, [r0, #0]
 800d6d6:	60c6      	str	r6, [r0, #12]
 800d6d8:	b13c      	cbz	r4, 800d6ea <_Bfree+0x3a>
 800d6da:	69eb      	ldr	r3, [r5, #28]
 800d6dc:	6862      	ldr	r2, [r4, #4]
 800d6de:	68db      	ldr	r3, [r3, #12]
 800d6e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d6e4:	6021      	str	r1, [r4, #0]
 800d6e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d6ea:	bd70      	pop	{r4, r5, r6, pc}
 800d6ec:	0800eba1 	.word	0x0800eba1
 800d6f0:	0800ec81 	.word	0x0800ec81

0800d6f4 <__multadd>:
 800d6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6f8:	690d      	ldr	r5, [r1, #16]
 800d6fa:	4607      	mov	r7, r0
 800d6fc:	460c      	mov	r4, r1
 800d6fe:	461e      	mov	r6, r3
 800d700:	f101 0c14 	add.w	ip, r1, #20
 800d704:	2000      	movs	r0, #0
 800d706:	f8dc 3000 	ldr.w	r3, [ip]
 800d70a:	b299      	uxth	r1, r3
 800d70c:	fb02 6101 	mla	r1, r2, r1, r6
 800d710:	0c1e      	lsrs	r6, r3, #16
 800d712:	0c0b      	lsrs	r3, r1, #16
 800d714:	fb02 3306 	mla	r3, r2, r6, r3
 800d718:	b289      	uxth	r1, r1
 800d71a:	3001      	adds	r0, #1
 800d71c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d720:	4285      	cmp	r5, r0
 800d722:	f84c 1b04 	str.w	r1, [ip], #4
 800d726:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d72a:	dcec      	bgt.n	800d706 <__multadd+0x12>
 800d72c:	b30e      	cbz	r6, 800d772 <__multadd+0x7e>
 800d72e:	68a3      	ldr	r3, [r4, #8]
 800d730:	42ab      	cmp	r3, r5
 800d732:	dc19      	bgt.n	800d768 <__multadd+0x74>
 800d734:	6861      	ldr	r1, [r4, #4]
 800d736:	4638      	mov	r0, r7
 800d738:	3101      	adds	r1, #1
 800d73a:	f7ff ff79 	bl	800d630 <_Balloc>
 800d73e:	4680      	mov	r8, r0
 800d740:	b928      	cbnz	r0, 800d74e <__multadd+0x5a>
 800d742:	4602      	mov	r2, r0
 800d744:	4b0c      	ldr	r3, [pc, #48]	; (800d778 <__multadd+0x84>)
 800d746:	480d      	ldr	r0, [pc, #52]	; (800d77c <__multadd+0x88>)
 800d748:	21ba      	movs	r1, #186	; 0xba
 800d74a:	f000 fe5b 	bl	800e404 <__assert_func>
 800d74e:	6922      	ldr	r2, [r4, #16]
 800d750:	3202      	adds	r2, #2
 800d752:	f104 010c 	add.w	r1, r4, #12
 800d756:	0092      	lsls	r2, r2, #2
 800d758:	300c      	adds	r0, #12
 800d75a:	f7fe fc6d 	bl	800c038 <memcpy>
 800d75e:	4621      	mov	r1, r4
 800d760:	4638      	mov	r0, r7
 800d762:	f7ff ffa5 	bl	800d6b0 <_Bfree>
 800d766:	4644      	mov	r4, r8
 800d768:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d76c:	3501      	adds	r5, #1
 800d76e:	615e      	str	r6, [r3, #20]
 800d770:	6125      	str	r5, [r4, #16]
 800d772:	4620      	mov	r0, r4
 800d774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d778:	0800ec10 	.word	0x0800ec10
 800d77c:	0800ec81 	.word	0x0800ec81

0800d780 <__s2b>:
 800d780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d784:	460c      	mov	r4, r1
 800d786:	4615      	mov	r5, r2
 800d788:	461f      	mov	r7, r3
 800d78a:	2209      	movs	r2, #9
 800d78c:	3308      	adds	r3, #8
 800d78e:	4606      	mov	r6, r0
 800d790:	fb93 f3f2 	sdiv	r3, r3, r2
 800d794:	2100      	movs	r1, #0
 800d796:	2201      	movs	r2, #1
 800d798:	429a      	cmp	r2, r3
 800d79a:	db09      	blt.n	800d7b0 <__s2b+0x30>
 800d79c:	4630      	mov	r0, r6
 800d79e:	f7ff ff47 	bl	800d630 <_Balloc>
 800d7a2:	b940      	cbnz	r0, 800d7b6 <__s2b+0x36>
 800d7a4:	4602      	mov	r2, r0
 800d7a6:	4b19      	ldr	r3, [pc, #100]	; (800d80c <__s2b+0x8c>)
 800d7a8:	4819      	ldr	r0, [pc, #100]	; (800d810 <__s2b+0x90>)
 800d7aa:	21d3      	movs	r1, #211	; 0xd3
 800d7ac:	f000 fe2a 	bl	800e404 <__assert_func>
 800d7b0:	0052      	lsls	r2, r2, #1
 800d7b2:	3101      	adds	r1, #1
 800d7b4:	e7f0      	b.n	800d798 <__s2b+0x18>
 800d7b6:	9b08      	ldr	r3, [sp, #32]
 800d7b8:	6143      	str	r3, [r0, #20]
 800d7ba:	2d09      	cmp	r5, #9
 800d7bc:	f04f 0301 	mov.w	r3, #1
 800d7c0:	6103      	str	r3, [r0, #16]
 800d7c2:	dd16      	ble.n	800d7f2 <__s2b+0x72>
 800d7c4:	f104 0909 	add.w	r9, r4, #9
 800d7c8:	46c8      	mov	r8, r9
 800d7ca:	442c      	add	r4, r5
 800d7cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d7d0:	4601      	mov	r1, r0
 800d7d2:	3b30      	subs	r3, #48	; 0x30
 800d7d4:	220a      	movs	r2, #10
 800d7d6:	4630      	mov	r0, r6
 800d7d8:	f7ff ff8c 	bl	800d6f4 <__multadd>
 800d7dc:	45a0      	cmp	r8, r4
 800d7de:	d1f5      	bne.n	800d7cc <__s2b+0x4c>
 800d7e0:	f1a5 0408 	sub.w	r4, r5, #8
 800d7e4:	444c      	add	r4, r9
 800d7e6:	1b2d      	subs	r5, r5, r4
 800d7e8:	1963      	adds	r3, r4, r5
 800d7ea:	42bb      	cmp	r3, r7
 800d7ec:	db04      	blt.n	800d7f8 <__s2b+0x78>
 800d7ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7f2:	340a      	adds	r4, #10
 800d7f4:	2509      	movs	r5, #9
 800d7f6:	e7f6      	b.n	800d7e6 <__s2b+0x66>
 800d7f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d7fc:	4601      	mov	r1, r0
 800d7fe:	3b30      	subs	r3, #48	; 0x30
 800d800:	220a      	movs	r2, #10
 800d802:	4630      	mov	r0, r6
 800d804:	f7ff ff76 	bl	800d6f4 <__multadd>
 800d808:	e7ee      	b.n	800d7e8 <__s2b+0x68>
 800d80a:	bf00      	nop
 800d80c:	0800ec10 	.word	0x0800ec10
 800d810:	0800ec81 	.word	0x0800ec81

0800d814 <__hi0bits>:
 800d814:	0c03      	lsrs	r3, r0, #16
 800d816:	041b      	lsls	r3, r3, #16
 800d818:	b9d3      	cbnz	r3, 800d850 <__hi0bits+0x3c>
 800d81a:	0400      	lsls	r0, r0, #16
 800d81c:	2310      	movs	r3, #16
 800d81e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d822:	bf04      	itt	eq
 800d824:	0200      	lsleq	r0, r0, #8
 800d826:	3308      	addeq	r3, #8
 800d828:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d82c:	bf04      	itt	eq
 800d82e:	0100      	lsleq	r0, r0, #4
 800d830:	3304      	addeq	r3, #4
 800d832:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d836:	bf04      	itt	eq
 800d838:	0080      	lsleq	r0, r0, #2
 800d83a:	3302      	addeq	r3, #2
 800d83c:	2800      	cmp	r0, #0
 800d83e:	db05      	blt.n	800d84c <__hi0bits+0x38>
 800d840:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d844:	f103 0301 	add.w	r3, r3, #1
 800d848:	bf08      	it	eq
 800d84a:	2320      	moveq	r3, #32
 800d84c:	4618      	mov	r0, r3
 800d84e:	4770      	bx	lr
 800d850:	2300      	movs	r3, #0
 800d852:	e7e4      	b.n	800d81e <__hi0bits+0xa>

0800d854 <__lo0bits>:
 800d854:	6803      	ldr	r3, [r0, #0]
 800d856:	f013 0207 	ands.w	r2, r3, #7
 800d85a:	d00c      	beq.n	800d876 <__lo0bits+0x22>
 800d85c:	07d9      	lsls	r1, r3, #31
 800d85e:	d422      	bmi.n	800d8a6 <__lo0bits+0x52>
 800d860:	079a      	lsls	r2, r3, #30
 800d862:	bf49      	itett	mi
 800d864:	085b      	lsrmi	r3, r3, #1
 800d866:	089b      	lsrpl	r3, r3, #2
 800d868:	6003      	strmi	r3, [r0, #0]
 800d86a:	2201      	movmi	r2, #1
 800d86c:	bf5c      	itt	pl
 800d86e:	6003      	strpl	r3, [r0, #0]
 800d870:	2202      	movpl	r2, #2
 800d872:	4610      	mov	r0, r2
 800d874:	4770      	bx	lr
 800d876:	b299      	uxth	r1, r3
 800d878:	b909      	cbnz	r1, 800d87e <__lo0bits+0x2a>
 800d87a:	0c1b      	lsrs	r3, r3, #16
 800d87c:	2210      	movs	r2, #16
 800d87e:	b2d9      	uxtb	r1, r3
 800d880:	b909      	cbnz	r1, 800d886 <__lo0bits+0x32>
 800d882:	3208      	adds	r2, #8
 800d884:	0a1b      	lsrs	r3, r3, #8
 800d886:	0719      	lsls	r1, r3, #28
 800d888:	bf04      	itt	eq
 800d88a:	091b      	lsreq	r3, r3, #4
 800d88c:	3204      	addeq	r2, #4
 800d88e:	0799      	lsls	r1, r3, #30
 800d890:	bf04      	itt	eq
 800d892:	089b      	lsreq	r3, r3, #2
 800d894:	3202      	addeq	r2, #2
 800d896:	07d9      	lsls	r1, r3, #31
 800d898:	d403      	bmi.n	800d8a2 <__lo0bits+0x4e>
 800d89a:	085b      	lsrs	r3, r3, #1
 800d89c:	f102 0201 	add.w	r2, r2, #1
 800d8a0:	d003      	beq.n	800d8aa <__lo0bits+0x56>
 800d8a2:	6003      	str	r3, [r0, #0]
 800d8a4:	e7e5      	b.n	800d872 <__lo0bits+0x1e>
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	e7e3      	b.n	800d872 <__lo0bits+0x1e>
 800d8aa:	2220      	movs	r2, #32
 800d8ac:	e7e1      	b.n	800d872 <__lo0bits+0x1e>
	...

0800d8b0 <__i2b>:
 800d8b0:	b510      	push	{r4, lr}
 800d8b2:	460c      	mov	r4, r1
 800d8b4:	2101      	movs	r1, #1
 800d8b6:	f7ff febb 	bl	800d630 <_Balloc>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	b928      	cbnz	r0, 800d8ca <__i2b+0x1a>
 800d8be:	4b05      	ldr	r3, [pc, #20]	; (800d8d4 <__i2b+0x24>)
 800d8c0:	4805      	ldr	r0, [pc, #20]	; (800d8d8 <__i2b+0x28>)
 800d8c2:	f240 1145 	movw	r1, #325	; 0x145
 800d8c6:	f000 fd9d 	bl	800e404 <__assert_func>
 800d8ca:	2301      	movs	r3, #1
 800d8cc:	6144      	str	r4, [r0, #20]
 800d8ce:	6103      	str	r3, [r0, #16]
 800d8d0:	bd10      	pop	{r4, pc}
 800d8d2:	bf00      	nop
 800d8d4:	0800ec10 	.word	0x0800ec10
 800d8d8:	0800ec81 	.word	0x0800ec81

0800d8dc <__multiply>:
 800d8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e0:	4691      	mov	r9, r2
 800d8e2:	690a      	ldr	r2, [r1, #16]
 800d8e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d8e8:	429a      	cmp	r2, r3
 800d8ea:	bfb8      	it	lt
 800d8ec:	460b      	movlt	r3, r1
 800d8ee:	460c      	mov	r4, r1
 800d8f0:	bfbc      	itt	lt
 800d8f2:	464c      	movlt	r4, r9
 800d8f4:	4699      	movlt	r9, r3
 800d8f6:	6927      	ldr	r7, [r4, #16]
 800d8f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d8fc:	68a3      	ldr	r3, [r4, #8]
 800d8fe:	6861      	ldr	r1, [r4, #4]
 800d900:	eb07 060a 	add.w	r6, r7, sl
 800d904:	42b3      	cmp	r3, r6
 800d906:	b085      	sub	sp, #20
 800d908:	bfb8      	it	lt
 800d90a:	3101      	addlt	r1, #1
 800d90c:	f7ff fe90 	bl	800d630 <_Balloc>
 800d910:	b930      	cbnz	r0, 800d920 <__multiply+0x44>
 800d912:	4602      	mov	r2, r0
 800d914:	4b44      	ldr	r3, [pc, #272]	; (800da28 <__multiply+0x14c>)
 800d916:	4845      	ldr	r0, [pc, #276]	; (800da2c <__multiply+0x150>)
 800d918:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d91c:	f000 fd72 	bl	800e404 <__assert_func>
 800d920:	f100 0514 	add.w	r5, r0, #20
 800d924:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d928:	462b      	mov	r3, r5
 800d92a:	2200      	movs	r2, #0
 800d92c:	4543      	cmp	r3, r8
 800d92e:	d321      	bcc.n	800d974 <__multiply+0x98>
 800d930:	f104 0314 	add.w	r3, r4, #20
 800d934:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d938:	f109 0314 	add.w	r3, r9, #20
 800d93c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d940:	9202      	str	r2, [sp, #8]
 800d942:	1b3a      	subs	r2, r7, r4
 800d944:	3a15      	subs	r2, #21
 800d946:	f022 0203 	bic.w	r2, r2, #3
 800d94a:	3204      	adds	r2, #4
 800d94c:	f104 0115 	add.w	r1, r4, #21
 800d950:	428f      	cmp	r7, r1
 800d952:	bf38      	it	cc
 800d954:	2204      	movcc	r2, #4
 800d956:	9201      	str	r2, [sp, #4]
 800d958:	9a02      	ldr	r2, [sp, #8]
 800d95a:	9303      	str	r3, [sp, #12]
 800d95c:	429a      	cmp	r2, r3
 800d95e:	d80c      	bhi.n	800d97a <__multiply+0x9e>
 800d960:	2e00      	cmp	r6, #0
 800d962:	dd03      	ble.n	800d96c <__multiply+0x90>
 800d964:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d05b      	beq.n	800da24 <__multiply+0x148>
 800d96c:	6106      	str	r6, [r0, #16]
 800d96e:	b005      	add	sp, #20
 800d970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d974:	f843 2b04 	str.w	r2, [r3], #4
 800d978:	e7d8      	b.n	800d92c <__multiply+0x50>
 800d97a:	f8b3 a000 	ldrh.w	sl, [r3]
 800d97e:	f1ba 0f00 	cmp.w	sl, #0
 800d982:	d024      	beq.n	800d9ce <__multiply+0xf2>
 800d984:	f104 0e14 	add.w	lr, r4, #20
 800d988:	46a9      	mov	r9, r5
 800d98a:	f04f 0c00 	mov.w	ip, #0
 800d98e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d992:	f8d9 1000 	ldr.w	r1, [r9]
 800d996:	fa1f fb82 	uxth.w	fp, r2
 800d99a:	b289      	uxth	r1, r1
 800d99c:	fb0a 110b 	mla	r1, sl, fp, r1
 800d9a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d9a4:	f8d9 2000 	ldr.w	r2, [r9]
 800d9a8:	4461      	add	r1, ip
 800d9aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d9ae:	fb0a c20b 	mla	r2, sl, fp, ip
 800d9b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d9b6:	b289      	uxth	r1, r1
 800d9b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d9bc:	4577      	cmp	r7, lr
 800d9be:	f849 1b04 	str.w	r1, [r9], #4
 800d9c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d9c6:	d8e2      	bhi.n	800d98e <__multiply+0xb2>
 800d9c8:	9a01      	ldr	r2, [sp, #4]
 800d9ca:	f845 c002 	str.w	ip, [r5, r2]
 800d9ce:	9a03      	ldr	r2, [sp, #12]
 800d9d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d9d4:	3304      	adds	r3, #4
 800d9d6:	f1b9 0f00 	cmp.w	r9, #0
 800d9da:	d021      	beq.n	800da20 <__multiply+0x144>
 800d9dc:	6829      	ldr	r1, [r5, #0]
 800d9de:	f104 0c14 	add.w	ip, r4, #20
 800d9e2:	46ae      	mov	lr, r5
 800d9e4:	f04f 0a00 	mov.w	sl, #0
 800d9e8:	f8bc b000 	ldrh.w	fp, [ip]
 800d9ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d9f0:	fb09 220b 	mla	r2, r9, fp, r2
 800d9f4:	4452      	add	r2, sl
 800d9f6:	b289      	uxth	r1, r1
 800d9f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d9fc:	f84e 1b04 	str.w	r1, [lr], #4
 800da00:	f85c 1b04 	ldr.w	r1, [ip], #4
 800da04:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800da08:	f8be 1000 	ldrh.w	r1, [lr]
 800da0c:	fb09 110a 	mla	r1, r9, sl, r1
 800da10:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800da14:	4567      	cmp	r7, ip
 800da16:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800da1a:	d8e5      	bhi.n	800d9e8 <__multiply+0x10c>
 800da1c:	9a01      	ldr	r2, [sp, #4]
 800da1e:	50a9      	str	r1, [r5, r2]
 800da20:	3504      	adds	r5, #4
 800da22:	e799      	b.n	800d958 <__multiply+0x7c>
 800da24:	3e01      	subs	r6, #1
 800da26:	e79b      	b.n	800d960 <__multiply+0x84>
 800da28:	0800ec10 	.word	0x0800ec10
 800da2c:	0800ec81 	.word	0x0800ec81

0800da30 <__pow5mult>:
 800da30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da34:	4615      	mov	r5, r2
 800da36:	f012 0203 	ands.w	r2, r2, #3
 800da3a:	4606      	mov	r6, r0
 800da3c:	460f      	mov	r7, r1
 800da3e:	d007      	beq.n	800da50 <__pow5mult+0x20>
 800da40:	4c25      	ldr	r4, [pc, #148]	; (800dad8 <__pow5mult+0xa8>)
 800da42:	3a01      	subs	r2, #1
 800da44:	2300      	movs	r3, #0
 800da46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da4a:	f7ff fe53 	bl	800d6f4 <__multadd>
 800da4e:	4607      	mov	r7, r0
 800da50:	10ad      	asrs	r5, r5, #2
 800da52:	d03d      	beq.n	800dad0 <__pow5mult+0xa0>
 800da54:	69f4      	ldr	r4, [r6, #28]
 800da56:	b97c      	cbnz	r4, 800da78 <__pow5mult+0x48>
 800da58:	2010      	movs	r0, #16
 800da5a:	f7ff fd23 	bl	800d4a4 <malloc>
 800da5e:	4602      	mov	r2, r0
 800da60:	61f0      	str	r0, [r6, #28]
 800da62:	b928      	cbnz	r0, 800da70 <__pow5mult+0x40>
 800da64:	4b1d      	ldr	r3, [pc, #116]	; (800dadc <__pow5mult+0xac>)
 800da66:	481e      	ldr	r0, [pc, #120]	; (800dae0 <__pow5mult+0xb0>)
 800da68:	f240 11b3 	movw	r1, #435	; 0x1b3
 800da6c:	f000 fcca 	bl	800e404 <__assert_func>
 800da70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800da74:	6004      	str	r4, [r0, #0]
 800da76:	60c4      	str	r4, [r0, #12]
 800da78:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800da7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800da80:	b94c      	cbnz	r4, 800da96 <__pow5mult+0x66>
 800da82:	f240 2171 	movw	r1, #625	; 0x271
 800da86:	4630      	mov	r0, r6
 800da88:	f7ff ff12 	bl	800d8b0 <__i2b>
 800da8c:	2300      	movs	r3, #0
 800da8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800da92:	4604      	mov	r4, r0
 800da94:	6003      	str	r3, [r0, #0]
 800da96:	f04f 0900 	mov.w	r9, #0
 800da9a:	07eb      	lsls	r3, r5, #31
 800da9c:	d50a      	bpl.n	800dab4 <__pow5mult+0x84>
 800da9e:	4639      	mov	r1, r7
 800daa0:	4622      	mov	r2, r4
 800daa2:	4630      	mov	r0, r6
 800daa4:	f7ff ff1a 	bl	800d8dc <__multiply>
 800daa8:	4639      	mov	r1, r7
 800daaa:	4680      	mov	r8, r0
 800daac:	4630      	mov	r0, r6
 800daae:	f7ff fdff 	bl	800d6b0 <_Bfree>
 800dab2:	4647      	mov	r7, r8
 800dab4:	106d      	asrs	r5, r5, #1
 800dab6:	d00b      	beq.n	800dad0 <__pow5mult+0xa0>
 800dab8:	6820      	ldr	r0, [r4, #0]
 800daba:	b938      	cbnz	r0, 800dacc <__pow5mult+0x9c>
 800dabc:	4622      	mov	r2, r4
 800dabe:	4621      	mov	r1, r4
 800dac0:	4630      	mov	r0, r6
 800dac2:	f7ff ff0b 	bl	800d8dc <__multiply>
 800dac6:	6020      	str	r0, [r4, #0]
 800dac8:	f8c0 9000 	str.w	r9, [r0]
 800dacc:	4604      	mov	r4, r0
 800dace:	e7e4      	b.n	800da9a <__pow5mult+0x6a>
 800dad0:	4638      	mov	r0, r7
 800dad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dad6:	bf00      	nop
 800dad8:	0800edd0 	.word	0x0800edd0
 800dadc:	0800eba1 	.word	0x0800eba1
 800dae0:	0800ec81 	.word	0x0800ec81

0800dae4 <__lshift>:
 800dae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dae8:	460c      	mov	r4, r1
 800daea:	6849      	ldr	r1, [r1, #4]
 800daec:	6923      	ldr	r3, [r4, #16]
 800daee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800daf2:	68a3      	ldr	r3, [r4, #8]
 800daf4:	4607      	mov	r7, r0
 800daf6:	4691      	mov	r9, r2
 800daf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dafc:	f108 0601 	add.w	r6, r8, #1
 800db00:	42b3      	cmp	r3, r6
 800db02:	db0b      	blt.n	800db1c <__lshift+0x38>
 800db04:	4638      	mov	r0, r7
 800db06:	f7ff fd93 	bl	800d630 <_Balloc>
 800db0a:	4605      	mov	r5, r0
 800db0c:	b948      	cbnz	r0, 800db22 <__lshift+0x3e>
 800db0e:	4602      	mov	r2, r0
 800db10:	4b28      	ldr	r3, [pc, #160]	; (800dbb4 <__lshift+0xd0>)
 800db12:	4829      	ldr	r0, [pc, #164]	; (800dbb8 <__lshift+0xd4>)
 800db14:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800db18:	f000 fc74 	bl	800e404 <__assert_func>
 800db1c:	3101      	adds	r1, #1
 800db1e:	005b      	lsls	r3, r3, #1
 800db20:	e7ee      	b.n	800db00 <__lshift+0x1c>
 800db22:	2300      	movs	r3, #0
 800db24:	f100 0114 	add.w	r1, r0, #20
 800db28:	f100 0210 	add.w	r2, r0, #16
 800db2c:	4618      	mov	r0, r3
 800db2e:	4553      	cmp	r3, sl
 800db30:	db33      	blt.n	800db9a <__lshift+0xb6>
 800db32:	6920      	ldr	r0, [r4, #16]
 800db34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db38:	f104 0314 	add.w	r3, r4, #20
 800db3c:	f019 091f 	ands.w	r9, r9, #31
 800db40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800db44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800db48:	d02b      	beq.n	800dba2 <__lshift+0xbe>
 800db4a:	f1c9 0e20 	rsb	lr, r9, #32
 800db4e:	468a      	mov	sl, r1
 800db50:	2200      	movs	r2, #0
 800db52:	6818      	ldr	r0, [r3, #0]
 800db54:	fa00 f009 	lsl.w	r0, r0, r9
 800db58:	4310      	orrs	r0, r2
 800db5a:	f84a 0b04 	str.w	r0, [sl], #4
 800db5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800db62:	459c      	cmp	ip, r3
 800db64:	fa22 f20e 	lsr.w	r2, r2, lr
 800db68:	d8f3      	bhi.n	800db52 <__lshift+0x6e>
 800db6a:	ebac 0304 	sub.w	r3, ip, r4
 800db6e:	3b15      	subs	r3, #21
 800db70:	f023 0303 	bic.w	r3, r3, #3
 800db74:	3304      	adds	r3, #4
 800db76:	f104 0015 	add.w	r0, r4, #21
 800db7a:	4584      	cmp	ip, r0
 800db7c:	bf38      	it	cc
 800db7e:	2304      	movcc	r3, #4
 800db80:	50ca      	str	r2, [r1, r3]
 800db82:	b10a      	cbz	r2, 800db88 <__lshift+0xa4>
 800db84:	f108 0602 	add.w	r6, r8, #2
 800db88:	3e01      	subs	r6, #1
 800db8a:	4638      	mov	r0, r7
 800db8c:	612e      	str	r6, [r5, #16]
 800db8e:	4621      	mov	r1, r4
 800db90:	f7ff fd8e 	bl	800d6b0 <_Bfree>
 800db94:	4628      	mov	r0, r5
 800db96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db9a:	f842 0f04 	str.w	r0, [r2, #4]!
 800db9e:	3301      	adds	r3, #1
 800dba0:	e7c5      	b.n	800db2e <__lshift+0x4a>
 800dba2:	3904      	subs	r1, #4
 800dba4:	f853 2b04 	ldr.w	r2, [r3], #4
 800dba8:	f841 2f04 	str.w	r2, [r1, #4]!
 800dbac:	459c      	cmp	ip, r3
 800dbae:	d8f9      	bhi.n	800dba4 <__lshift+0xc0>
 800dbb0:	e7ea      	b.n	800db88 <__lshift+0xa4>
 800dbb2:	bf00      	nop
 800dbb4:	0800ec10 	.word	0x0800ec10
 800dbb8:	0800ec81 	.word	0x0800ec81

0800dbbc <__mcmp>:
 800dbbc:	b530      	push	{r4, r5, lr}
 800dbbe:	6902      	ldr	r2, [r0, #16]
 800dbc0:	690c      	ldr	r4, [r1, #16]
 800dbc2:	1b12      	subs	r2, r2, r4
 800dbc4:	d10e      	bne.n	800dbe4 <__mcmp+0x28>
 800dbc6:	f100 0314 	add.w	r3, r0, #20
 800dbca:	3114      	adds	r1, #20
 800dbcc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800dbd0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800dbd4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800dbd8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800dbdc:	42a5      	cmp	r5, r4
 800dbde:	d003      	beq.n	800dbe8 <__mcmp+0x2c>
 800dbe0:	d305      	bcc.n	800dbee <__mcmp+0x32>
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	4610      	mov	r0, r2
 800dbe6:	bd30      	pop	{r4, r5, pc}
 800dbe8:	4283      	cmp	r3, r0
 800dbea:	d3f3      	bcc.n	800dbd4 <__mcmp+0x18>
 800dbec:	e7fa      	b.n	800dbe4 <__mcmp+0x28>
 800dbee:	f04f 32ff 	mov.w	r2, #4294967295
 800dbf2:	e7f7      	b.n	800dbe4 <__mcmp+0x28>

0800dbf4 <__mdiff>:
 800dbf4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbf8:	460c      	mov	r4, r1
 800dbfa:	4606      	mov	r6, r0
 800dbfc:	4611      	mov	r1, r2
 800dbfe:	4620      	mov	r0, r4
 800dc00:	4690      	mov	r8, r2
 800dc02:	f7ff ffdb 	bl	800dbbc <__mcmp>
 800dc06:	1e05      	subs	r5, r0, #0
 800dc08:	d110      	bne.n	800dc2c <__mdiff+0x38>
 800dc0a:	4629      	mov	r1, r5
 800dc0c:	4630      	mov	r0, r6
 800dc0e:	f7ff fd0f 	bl	800d630 <_Balloc>
 800dc12:	b930      	cbnz	r0, 800dc22 <__mdiff+0x2e>
 800dc14:	4b3a      	ldr	r3, [pc, #232]	; (800dd00 <__mdiff+0x10c>)
 800dc16:	4602      	mov	r2, r0
 800dc18:	f240 2137 	movw	r1, #567	; 0x237
 800dc1c:	4839      	ldr	r0, [pc, #228]	; (800dd04 <__mdiff+0x110>)
 800dc1e:	f000 fbf1 	bl	800e404 <__assert_func>
 800dc22:	2301      	movs	r3, #1
 800dc24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dc28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc2c:	bfa4      	itt	ge
 800dc2e:	4643      	movge	r3, r8
 800dc30:	46a0      	movge	r8, r4
 800dc32:	4630      	mov	r0, r6
 800dc34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dc38:	bfa6      	itte	ge
 800dc3a:	461c      	movge	r4, r3
 800dc3c:	2500      	movge	r5, #0
 800dc3e:	2501      	movlt	r5, #1
 800dc40:	f7ff fcf6 	bl	800d630 <_Balloc>
 800dc44:	b920      	cbnz	r0, 800dc50 <__mdiff+0x5c>
 800dc46:	4b2e      	ldr	r3, [pc, #184]	; (800dd00 <__mdiff+0x10c>)
 800dc48:	4602      	mov	r2, r0
 800dc4a:	f240 2145 	movw	r1, #581	; 0x245
 800dc4e:	e7e5      	b.n	800dc1c <__mdiff+0x28>
 800dc50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dc54:	6926      	ldr	r6, [r4, #16]
 800dc56:	60c5      	str	r5, [r0, #12]
 800dc58:	f104 0914 	add.w	r9, r4, #20
 800dc5c:	f108 0514 	add.w	r5, r8, #20
 800dc60:	f100 0e14 	add.w	lr, r0, #20
 800dc64:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800dc68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800dc6c:	f108 0210 	add.w	r2, r8, #16
 800dc70:	46f2      	mov	sl, lr
 800dc72:	2100      	movs	r1, #0
 800dc74:	f859 3b04 	ldr.w	r3, [r9], #4
 800dc78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800dc7c:	fa11 f88b 	uxtah	r8, r1, fp
 800dc80:	b299      	uxth	r1, r3
 800dc82:	0c1b      	lsrs	r3, r3, #16
 800dc84:	eba8 0801 	sub.w	r8, r8, r1
 800dc88:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800dc8c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800dc90:	fa1f f888 	uxth.w	r8, r8
 800dc94:	1419      	asrs	r1, r3, #16
 800dc96:	454e      	cmp	r6, r9
 800dc98:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800dc9c:	f84a 3b04 	str.w	r3, [sl], #4
 800dca0:	d8e8      	bhi.n	800dc74 <__mdiff+0x80>
 800dca2:	1b33      	subs	r3, r6, r4
 800dca4:	3b15      	subs	r3, #21
 800dca6:	f023 0303 	bic.w	r3, r3, #3
 800dcaa:	3304      	adds	r3, #4
 800dcac:	3415      	adds	r4, #21
 800dcae:	42a6      	cmp	r6, r4
 800dcb0:	bf38      	it	cc
 800dcb2:	2304      	movcc	r3, #4
 800dcb4:	441d      	add	r5, r3
 800dcb6:	4473      	add	r3, lr
 800dcb8:	469e      	mov	lr, r3
 800dcba:	462e      	mov	r6, r5
 800dcbc:	4566      	cmp	r6, ip
 800dcbe:	d30e      	bcc.n	800dcde <__mdiff+0xea>
 800dcc0:	f10c 0203 	add.w	r2, ip, #3
 800dcc4:	1b52      	subs	r2, r2, r5
 800dcc6:	f022 0203 	bic.w	r2, r2, #3
 800dcca:	3d03      	subs	r5, #3
 800dccc:	45ac      	cmp	ip, r5
 800dcce:	bf38      	it	cc
 800dcd0:	2200      	movcc	r2, #0
 800dcd2:	4413      	add	r3, r2
 800dcd4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800dcd8:	b17a      	cbz	r2, 800dcfa <__mdiff+0x106>
 800dcda:	6107      	str	r7, [r0, #16]
 800dcdc:	e7a4      	b.n	800dc28 <__mdiff+0x34>
 800dcde:	f856 8b04 	ldr.w	r8, [r6], #4
 800dce2:	fa11 f288 	uxtah	r2, r1, r8
 800dce6:	1414      	asrs	r4, r2, #16
 800dce8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800dcec:	b292      	uxth	r2, r2
 800dcee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800dcf2:	f84e 2b04 	str.w	r2, [lr], #4
 800dcf6:	1421      	asrs	r1, r4, #16
 800dcf8:	e7e0      	b.n	800dcbc <__mdiff+0xc8>
 800dcfa:	3f01      	subs	r7, #1
 800dcfc:	e7ea      	b.n	800dcd4 <__mdiff+0xe0>
 800dcfe:	bf00      	nop
 800dd00:	0800ec10 	.word	0x0800ec10
 800dd04:	0800ec81 	.word	0x0800ec81

0800dd08 <__ulp>:
 800dd08:	b082      	sub	sp, #8
 800dd0a:	ed8d 0b00 	vstr	d0, [sp]
 800dd0e:	9a01      	ldr	r2, [sp, #4]
 800dd10:	4b0f      	ldr	r3, [pc, #60]	; (800dd50 <__ulp+0x48>)
 800dd12:	4013      	ands	r3, r2
 800dd14:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	dc08      	bgt.n	800dd2e <__ulp+0x26>
 800dd1c:	425b      	negs	r3, r3
 800dd1e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800dd22:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dd26:	da04      	bge.n	800dd32 <__ulp+0x2a>
 800dd28:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800dd2c:	4113      	asrs	r3, r2
 800dd2e:	2200      	movs	r2, #0
 800dd30:	e008      	b.n	800dd44 <__ulp+0x3c>
 800dd32:	f1a2 0314 	sub.w	r3, r2, #20
 800dd36:	2b1e      	cmp	r3, #30
 800dd38:	bfda      	itte	le
 800dd3a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800dd3e:	40da      	lsrle	r2, r3
 800dd40:	2201      	movgt	r2, #1
 800dd42:	2300      	movs	r3, #0
 800dd44:	4619      	mov	r1, r3
 800dd46:	4610      	mov	r0, r2
 800dd48:	ec41 0b10 	vmov	d0, r0, r1
 800dd4c:	b002      	add	sp, #8
 800dd4e:	4770      	bx	lr
 800dd50:	7ff00000 	.word	0x7ff00000

0800dd54 <__b2d>:
 800dd54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd58:	6906      	ldr	r6, [r0, #16]
 800dd5a:	f100 0814 	add.w	r8, r0, #20
 800dd5e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800dd62:	1f37      	subs	r7, r6, #4
 800dd64:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dd68:	4610      	mov	r0, r2
 800dd6a:	f7ff fd53 	bl	800d814 <__hi0bits>
 800dd6e:	f1c0 0320 	rsb	r3, r0, #32
 800dd72:	280a      	cmp	r0, #10
 800dd74:	600b      	str	r3, [r1, #0]
 800dd76:	491b      	ldr	r1, [pc, #108]	; (800dde4 <__b2d+0x90>)
 800dd78:	dc15      	bgt.n	800dda6 <__b2d+0x52>
 800dd7a:	f1c0 0c0b 	rsb	ip, r0, #11
 800dd7e:	fa22 f30c 	lsr.w	r3, r2, ip
 800dd82:	45b8      	cmp	r8, r7
 800dd84:	ea43 0501 	orr.w	r5, r3, r1
 800dd88:	bf34      	ite	cc
 800dd8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dd8e:	2300      	movcs	r3, #0
 800dd90:	3015      	adds	r0, #21
 800dd92:	fa02 f000 	lsl.w	r0, r2, r0
 800dd96:	fa23 f30c 	lsr.w	r3, r3, ip
 800dd9a:	4303      	orrs	r3, r0
 800dd9c:	461c      	mov	r4, r3
 800dd9e:	ec45 4b10 	vmov	d0, r4, r5
 800dda2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dda6:	45b8      	cmp	r8, r7
 800dda8:	bf3a      	itte	cc
 800ddaa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ddae:	f1a6 0708 	subcc.w	r7, r6, #8
 800ddb2:	2300      	movcs	r3, #0
 800ddb4:	380b      	subs	r0, #11
 800ddb6:	d012      	beq.n	800ddde <__b2d+0x8a>
 800ddb8:	f1c0 0120 	rsb	r1, r0, #32
 800ddbc:	fa23 f401 	lsr.w	r4, r3, r1
 800ddc0:	4082      	lsls	r2, r0
 800ddc2:	4322      	orrs	r2, r4
 800ddc4:	4547      	cmp	r7, r8
 800ddc6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800ddca:	bf8c      	ite	hi
 800ddcc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ddd0:	2200      	movls	r2, #0
 800ddd2:	4083      	lsls	r3, r0
 800ddd4:	40ca      	lsrs	r2, r1
 800ddd6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ddda:	4313      	orrs	r3, r2
 800dddc:	e7de      	b.n	800dd9c <__b2d+0x48>
 800ddde:	ea42 0501 	orr.w	r5, r2, r1
 800dde2:	e7db      	b.n	800dd9c <__b2d+0x48>
 800dde4:	3ff00000 	.word	0x3ff00000

0800dde8 <__d2b>:
 800dde8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ddec:	460f      	mov	r7, r1
 800ddee:	2101      	movs	r1, #1
 800ddf0:	ec59 8b10 	vmov	r8, r9, d0
 800ddf4:	4616      	mov	r6, r2
 800ddf6:	f7ff fc1b 	bl	800d630 <_Balloc>
 800ddfa:	4604      	mov	r4, r0
 800ddfc:	b930      	cbnz	r0, 800de0c <__d2b+0x24>
 800ddfe:	4602      	mov	r2, r0
 800de00:	4b24      	ldr	r3, [pc, #144]	; (800de94 <__d2b+0xac>)
 800de02:	4825      	ldr	r0, [pc, #148]	; (800de98 <__d2b+0xb0>)
 800de04:	f240 310f 	movw	r1, #783	; 0x30f
 800de08:	f000 fafc 	bl	800e404 <__assert_func>
 800de0c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800de10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800de14:	bb2d      	cbnz	r5, 800de62 <__d2b+0x7a>
 800de16:	9301      	str	r3, [sp, #4]
 800de18:	f1b8 0300 	subs.w	r3, r8, #0
 800de1c:	d026      	beq.n	800de6c <__d2b+0x84>
 800de1e:	4668      	mov	r0, sp
 800de20:	9300      	str	r3, [sp, #0]
 800de22:	f7ff fd17 	bl	800d854 <__lo0bits>
 800de26:	e9dd 1200 	ldrd	r1, r2, [sp]
 800de2a:	b1e8      	cbz	r0, 800de68 <__d2b+0x80>
 800de2c:	f1c0 0320 	rsb	r3, r0, #32
 800de30:	fa02 f303 	lsl.w	r3, r2, r3
 800de34:	430b      	orrs	r3, r1
 800de36:	40c2      	lsrs	r2, r0
 800de38:	6163      	str	r3, [r4, #20]
 800de3a:	9201      	str	r2, [sp, #4]
 800de3c:	9b01      	ldr	r3, [sp, #4]
 800de3e:	61a3      	str	r3, [r4, #24]
 800de40:	2b00      	cmp	r3, #0
 800de42:	bf14      	ite	ne
 800de44:	2202      	movne	r2, #2
 800de46:	2201      	moveq	r2, #1
 800de48:	6122      	str	r2, [r4, #16]
 800de4a:	b1bd      	cbz	r5, 800de7c <__d2b+0x94>
 800de4c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800de50:	4405      	add	r5, r0
 800de52:	603d      	str	r5, [r7, #0]
 800de54:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800de58:	6030      	str	r0, [r6, #0]
 800de5a:	4620      	mov	r0, r4
 800de5c:	b003      	add	sp, #12
 800de5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de66:	e7d6      	b.n	800de16 <__d2b+0x2e>
 800de68:	6161      	str	r1, [r4, #20]
 800de6a:	e7e7      	b.n	800de3c <__d2b+0x54>
 800de6c:	a801      	add	r0, sp, #4
 800de6e:	f7ff fcf1 	bl	800d854 <__lo0bits>
 800de72:	9b01      	ldr	r3, [sp, #4]
 800de74:	6163      	str	r3, [r4, #20]
 800de76:	3020      	adds	r0, #32
 800de78:	2201      	movs	r2, #1
 800de7a:	e7e5      	b.n	800de48 <__d2b+0x60>
 800de7c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800de80:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800de84:	6038      	str	r0, [r7, #0]
 800de86:	6918      	ldr	r0, [r3, #16]
 800de88:	f7ff fcc4 	bl	800d814 <__hi0bits>
 800de8c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800de90:	e7e2      	b.n	800de58 <__d2b+0x70>
 800de92:	bf00      	nop
 800de94:	0800ec10 	.word	0x0800ec10
 800de98:	0800ec81 	.word	0x0800ec81

0800de9c <__ratio>:
 800de9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dea0:	4688      	mov	r8, r1
 800dea2:	4669      	mov	r1, sp
 800dea4:	4681      	mov	r9, r0
 800dea6:	f7ff ff55 	bl	800dd54 <__b2d>
 800deaa:	a901      	add	r1, sp, #4
 800deac:	4640      	mov	r0, r8
 800deae:	ec55 4b10 	vmov	r4, r5, d0
 800deb2:	f7ff ff4f 	bl	800dd54 <__b2d>
 800deb6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800deba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800debe:	eba3 0c02 	sub.w	ip, r3, r2
 800dec2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dec6:	1a9b      	subs	r3, r3, r2
 800dec8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800decc:	ec51 0b10 	vmov	r0, r1, d0
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	bfd6      	itet	le
 800ded4:	460a      	movle	r2, r1
 800ded6:	462a      	movgt	r2, r5
 800ded8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dedc:	468b      	mov	fp, r1
 800dede:	462f      	mov	r7, r5
 800dee0:	bfd4      	ite	le
 800dee2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800dee6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800deea:	4620      	mov	r0, r4
 800deec:	ee10 2a10 	vmov	r2, s0
 800def0:	465b      	mov	r3, fp
 800def2:	4639      	mov	r1, r7
 800def4:	f7f2 fcaa 	bl	800084c <__aeabi_ddiv>
 800def8:	ec41 0b10 	vmov	d0, r0, r1
 800defc:	b003      	add	sp, #12
 800defe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800df02 <__copybits>:
 800df02:	3901      	subs	r1, #1
 800df04:	b570      	push	{r4, r5, r6, lr}
 800df06:	1149      	asrs	r1, r1, #5
 800df08:	6914      	ldr	r4, [r2, #16]
 800df0a:	3101      	adds	r1, #1
 800df0c:	f102 0314 	add.w	r3, r2, #20
 800df10:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800df14:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800df18:	1f05      	subs	r5, r0, #4
 800df1a:	42a3      	cmp	r3, r4
 800df1c:	d30c      	bcc.n	800df38 <__copybits+0x36>
 800df1e:	1aa3      	subs	r3, r4, r2
 800df20:	3b11      	subs	r3, #17
 800df22:	f023 0303 	bic.w	r3, r3, #3
 800df26:	3211      	adds	r2, #17
 800df28:	42a2      	cmp	r2, r4
 800df2a:	bf88      	it	hi
 800df2c:	2300      	movhi	r3, #0
 800df2e:	4418      	add	r0, r3
 800df30:	2300      	movs	r3, #0
 800df32:	4288      	cmp	r0, r1
 800df34:	d305      	bcc.n	800df42 <__copybits+0x40>
 800df36:	bd70      	pop	{r4, r5, r6, pc}
 800df38:	f853 6b04 	ldr.w	r6, [r3], #4
 800df3c:	f845 6f04 	str.w	r6, [r5, #4]!
 800df40:	e7eb      	b.n	800df1a <__copybits+0x18>
 800df42:	f840 3b04 	str.w	r3, [r0], #4
 800df46:	e7f4      	b.n	800df32 <__copybits+0x30>

0800df48 <__any_on>:
 800df48:	f100 0214 	add.w	r2, r0, #20
 800df4c:	6900      	ldr	r0, [r0, #16]
 800df4e:	114b      	asrs	r3, r1, #5
 800df50:	4298      	cmp	r0, r3
 800df52:	b510      	push	{r4, lr}
 800df54:	db11      	blt.n	800df7a <__any_on+0x32>
 800df56:	dd0a      	ble.n	800df6e <__any_on+0x26>
 800df58:	f011 011f 	ands.w	r1, r1, #31
 800df5c:	d007      	beq.n	800df6e <__any_on+0x26>
 800df5e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800df62:	fa24 f001 	lsr.w	r0, r4, r1
 800df66:	fa00 f101 	lsl.w	r1, r0, r1
 800df6a:	428c      	cmp	r4, r1
 800df6c:	d10b      	bne.n	800df86 <__any_on+0x3e>
 800df6e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800df72:	4293      	cmp	r3, r2
 800df74:	d803      	bhi.n	800df7e <__any_on+0x36>
 800df76:	2000      	movs	r0, #0
 800df78:	bd10      	pop	{r4, pc}
 800df7a:	4603      	mov	r3, r0
 800df7c:	e7f7      	b.n	800df6e <__any_on+0x26>
 800df7e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800df82:	2900      	cmp	r1, #0
 800df84:	d0f5      	beq.n	800df72 <__any_on+0x2a>
 800df86:	2001      	movs	r0, #1
 800df88:	e7f6      	b.n	800df78 <__any_on+0x30>

0800df8a <__ascii_wctomb>:
 800df8a:	b149      	cbz	r1, 800dfa0 <__ascii_wctomb+0x16>
 800df8c:	2aff      	cmp	r2, #255	; 0xff
 800df8e:	bf85      	ittet	hi
 800df90:	238a      	movhi	r3, #138	; 0x8a
 800df92:	6003      	strhi	r3, [r0, #0]
 800df94:	700a      	strbls	r2, [r1, #0]
 800df96:	f04f 30ff 	movhi.w	r0, #4294967295
 800df9a:	bf98      	it	ls
 800df9c:	2001      	movls	r0, #1
 800df9e:	4770      	bx	lr
 800dfa0:	4608      	mov	r0, r1
 800dfa2:	4770      	bx	lr

0800dfa4 <__ssputs_r>:
 800dfa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfa8:	688e      	ldr	r6, [r1, #8]
 800dfaa:	461f      	mov	r7, r3
 800dfac:	42be      	cmp	r6, r7
 800dfae:	680b      	ldr	r3, [r1, #0]
 800dfb0:	4682      	mov	sl, r0
 800dfb2:	460c      	mov	r4, r1
 800dfb4:	4690      	mov	r8, r2
 800dfb6:	d82c      	bhi.n	800e012 <__ssputs_r+0x6e>
 800dfb8:	898a      	ldrh	r2, [r1, #12]
 800dfba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dfbe:	d026      	beq.n	800e00e <__ssputs_r+0x6a>
 800dfc0:	6965      	ldr	r5, [r4, #20]
 800dfc2:	6909      	ldr	r1, [r1, #16]
 800dfc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dfc8:	eba3 0901 	sub.w	r9, r3, r1
 800dfcc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dfd0:	1c7b      	adds	r3, r7, #1
 800dfd2:	444b      	add	r3, r9
 800dfd4:	106d      	asrs	r5, r5, #1
 800dfd6:	429d      	cmp	r5, r3
 800dfd8:	bf38      	it	cc
 800dfda:	461d      	movcc	r5, r3
 800dfdc:	0553      	lsls	r3, r2, #21
 800dfde:	d527      	bpl.n	800e030 <__ssputs_r+0x8c>
 800dfe0:	4629      	mov	r1, r5
 800dfe2:	f7ff fa87 	bl	800d4f4 <_malloc_r>
 800dfe6:	4606      	mov	r6, r0
 800dfe8:	b360      	cbz	r0, 800e044 <__ssputs_r+0xa0>
 800dfea:	6921      	ldr	r1, [r4, #16]
 800dfec:	464a      	mov	r2, r9
 800dfee:	f7fe f823 	bl	800c038 <memcpy>
 800dff2:	89a3      	ldrh	r3, [r4, #12]
 800dff4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dffc:	81a3      	strh	r3, [r4, #12]
 800dffe:	6126      	str	r6, [r4, #16]
 800e000:	6165      	str	r5, [r4, #20]
 800e002:	444e      	add	r6, r9
 800e004:	eba5 0509 	sub.w	r5, r5, r9
 800e008:	6026      	str	r6, [r4, #0]
 800e00a:	60a5      	str	r5, [r4, #8]
 800e00c:	463e      	mov	r6, r7
 800e00e:	42be      	cmp	r6, r7
 800e010:	d900      	bls.n	800e014 <__ssputs_r+0x70>
 800e012:	463e      	mov	r6, r7
 800e014:	6820      	ldr	r0, [r4, #0]
 800e016:	4632      	mov	r2, r6
 800e018:	4641      	mov	r1, r8
 800e01a:	f000 f9c9 	bl	800e3b0 <memmove>
 800e01e:	68a3      	ldr	r3, [r4, #8]
 800e020:	1b9b      	subs	r3, r3, r6
 800e022:	60a3      	str	r3, [r4, #8]
 800e024:	6823      	ldr	r3, [r4, #0]
 800e026:	4433      	add	r3, r6
 800e028:	6023      	str	r3, [r4, #0]
 800e02a:	2000      	movs	r0, #0
 800e02c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e030:	462a      	mov	r2, r5
 800e032:	f000 fa1b 	bl	800e46c <_realloc_r>
 800e036:	4606      	mov	r6, r0
 800e038:	2800      	cmp	r0, #0
 800e03a:	d1e0      	bne.n	800dffe <__ssputs_r+0x5a>
 800e03c:	6921      	ldr	r1, [r4, #16]
 800e03e:	4650      	mov	r0, sl
 800e040:	f7fe fe8c 	bl	800cd5c <_free_r>
 800e044:	230c      	movs	r3, #12
 800e046:	f8ca 3000 	str.w	r3, [sl]
 800e04a:	89a3      	ldrh	r3, [r4, #12]
 800e04c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e050:	81a3      	strh	r3, [r4, #12]
 800e052:	f04f 30ff 	mov.w	r0, #4294967295
 800e056:	e7e9      	b.n	800e02c <__ssputs_r+0x88>

0800e058 <_svfiprintf_r>:
 800e058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e05c:	4698      	mov	r8, r3
 800e05e:	898b      	ldrh	r3, [r1, #12]
 800e060:	061b      	lsls	r3, r3, #24
 800e062:	b09d      	sub	sp, #116	; 0x74
 800e064:	4607      	mov	r7, r0
 800e066:	460d      	mov	r5, r1
 800e068:	4614      	mov	r4, r2
 800e06a:	d50e      	bpl.n	800e08a <_svfiprintf_r+0x32>
 800e06c:	690b      	ldr	r3, [r1, #16]
 800e06e:	b963      	cbnz	r3, 800e08a <_svfiprintf_r+0x32>
 800e070:	2140      	movs	r1, #64	; 0x40
 800e072:	f7ff fa3f 	bl	800d4f4 <_malloc_r>
 800e076:	6028      	str	r0, [r5, #0]
 800e078:	6128      	str	r0, [r5, #16]
 800e07a:	b920      	cbnz	r0, 800e086 <_svfiprintf_r+0x2e>
 800e07c:	230c      	movs	r3, #12
 800e07e:	603b      	str	r3, [r7, #0]
 800e080:	f04f 30ff 	mov.w	r0, #4294967295
 800e084:	e0d0      	b.n	800e228 <_svfiprintf_r+0x1d0>
 800e086:	2340      	movs	r3, #64	; 0x40
 800e088:	616b      	str	r3, [r5, #20]
 800e08a:	2300      	movs	r3, #0
 800e08c:	9309      	str	r3, [sp, #36]	; 0x24
 800e08e:	2320      	movs	r3, #32
 800e090:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e094:	f8cd 800c 	str.w	r8, [sp, #12]
 800e098:	2330      	movs	r3, #48	; 0x30
 800e09a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e240 <_svfiprintf_r+0x1e8>
 800e09e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0a2:	f04f 0901 	mov.w	r9, #1
 800e0a6:	4623      	mov	r3, r4
 800e0a8:	469a      	mov	sl, r3
 800e0aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0ae:	b10a      	cbz	r2, 800e0b4 <_svfiprintf_r+0x5c>
 800e0b0:	2a25      	cmp	r2, #37	; 0x25
 800e0b2:	d1f9      	bne.n	800e0a8 <_svfiprintf_r+0x50>
 800e0b4:	ebba 0b04 	subs.w	fp, sl, r4
 800e0b8:	d00b      	beq.n	800e0d2 <_svfiprintf_r+0x7a>
 800e0ba:	465b      	mov	r3, fp
 800e0bc:	4622      	mov	r2, r4
 800e0be:	4629      	mov	r1, r5
 800e0c0:	4638      	mov	r0, r7
 800e0c2:	f7ff ff6f 	bl	800dfa4 <__ssputs_r>
 800e0c6:	3001      	adds	r0, #1
 800e0c8:	f000 80a9 	beq.w	800e21e <_svfiprintf_r+0x1c6>
 800e0cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0ce:	445a      	add	r2, fp
 800e0d0:	9209      	str	r2, [sp, #36]	; 0x24
 800e0d2:	f89a 3000 	ldrb.w	r3, [sl]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	f000 80a1 	beq.w	800e21e <_svfiprintf_r+0x1c6>
 800e0dc:	2300      	movs	r3, #0
 800e0de:	f04f 32ff 	mov.w	r2, #4294967295
 800e0e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e0e6:	f10a 0a01 	add.w	sl, sl, #1
 800e0ea:	9304      	str	r3, [sp, #16]
 800e0ec:	9307      	str	r3, [sp, #28]
 800e0ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e0f2:	931a      	str	r3, [sp, #104]	; 0x68
 800e0f4:	4654      	mov	r4, sl
 800e0f6:	2205      	movs	r2, #5
 800e0f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0fc:	4850      	ldr	r0, [pc, #320]	; (800e240 <_svfiprintf_r+0x1e8>)
 800e0fe:	f7f2 f867 	bl	80001d0 <memchr>
 800e102:	9a04      	ldr	r2, [sp, #16]
 800e104:	b9d8      	cbnz	r0, 800e13e <_svfiprintf_r+0xe6>
 800e106:	06d0      	lsls	r0, r2, #27
 800e108:	bf44      	itt	mi
 800e10a:	2320      	movmi	r3, #32
 800e10c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e110:	0711      	lsls	r1, r2, #28
 800e112:	bf44      	itt	mi
 800e114:	232b      	movmi	r3, #43	; 0x2b
 800e116:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e11a:	f89a 3000 	ldrb.w	r3, [sl]
 800e11e:	2b2a      	cmp	r3, #42	; 0x2a
 800e120:	d015      	beq.n	800e14e <_svfiprintf_r+0xf6>
 800e122:	9a07      	ldr	r2, [sp, #28]
 800e124:	4654      	mov	r4, sl
 800e126:	2000      	movs	r0, #0
 800e128:	f04f 0c0a 	mov.w	ip, #10
 800e12c:	4621      	mov	r1, r4
 800e12e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e132:	3b30      	subs	r3, #48	; 0x30
 800e134:	2b09      	cmp	r3, #9
 800e136:	d94d      	bls.n	800e1d4 <_svfiprintf_r+0x17c>
 800e138:	b1b0      	cbz	r0, 800e168 <_svfiprintf_r+0x110>
 800e13a:	9207      	str	r2, [sp, #28]
 800e13c:	e014      	b.n	800e168 <_svfiprintf_r+0x110>
 800e13e:	eba0 0308 	sub.w	r3, r0, r8
 800e142:	fa09 f303 	lsl.w	r3, r9, r3
 800e146:	4313      	orrs	r3, r2
 800e148:	9304      	str	r3, [sp, #16]
 800e14a:	46a2      	mov	sl, r4
 800e14c:	e7d2      	b.n	800e0f4 <_svfiprintf_r+0x9c>
 800e14e:	9b03      	ldr	r3, [sp, #12]
 800e150:	1d19      	adds	r1, r3, #4
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	9103      	str	r1, [sp, #12]
 800e156:	2b00      	cmp	r3, #0
 800e158:	bfbb      	ittet	lt
 800e15a:	425b      	neglt	r3, r3
 800e15c:	f042 0202 	orrlt.w	r2, r2, #2
 800e160:	9307      	strge	r3, [sp, #28]
 800e162:	9307      	strlt	r3, [sp, #28]
 800e164:	bfb8      	it	lt
 800e166:	9204      	strlt	r2, [sp, #16]
 800e168:	7823      	ldrb	r3, [r4, #0]
 800e16a:	2b2e      	cmp	r3, #46	; 0x2e
 800e16c:	d10c      	bne.n	800e188 <_svfiprintf_r+0x130>
 800e16e:	7863      	ldrb	r3, [r4, #1]
 800e170:	2b2a      	cmp	r3, #42	; 0x2a
 800e172:	d134      	bne.n	800e1de <_svfiprintf_r+0x186>
 800e174:	9b03      	ldr	r3, [sp, #12]
 800e176:	1d1a      	adds	r2, r3, #4
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	9203      	str	r2, [sp, #12]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	bfb8      	it	lt
 800e180:	f04f 33ff 	movlt.w	r3, #4294967295
 800e184:	3402      	adds	r4, #2
 800e186:	9305      	str	r3, [sp, #20]
 800e188:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e250 <_svfiprintf_r+0x1f8>
 800e18c:	7821      	ldrb	r1, [r4, #0]
 800e18e:	2203      	movs	r2, #3
 800e190:	4650      	mov	r0, sl
 800e192:	f7f2 f81d 	bl	80001d0 <memchr>
 800e196:	b138      	cbz	r0, 800e1a8 <_svfiprintf_r+0x150>
 800e198:	9b04      	ldr	r3, [sp, #16]
 800e19a:	eba0 000a 	sub.w	r0, r0, sl
 800e19e:	2240      	movs	r2, #64	; 0x40
 800e1a0:	4082      	lsls	r2, r0
 800e1a2:	4313      	orrs	r3, r2
 800e1a4:	3401      	adds	r4, #1
 800e1a6:	9304      	str	r3, [sp, #16]
 800e1a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1ac:	4825      	ldr	r0, [pc, #148]	; (800e244 <_svfiprintf_r+0x1ec>)
 800e1ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1b2:	2206      	movs	r2, #6
 800e1b4:	f7f2 f80c 	bl	80001d0 <memchr>
 800e1b8:	2800      	cmp	r0, #0
 800e1ba:	d038      	beq.n	800e22e <_svfiprintf_r+0x1d6>
 800e1bc:	4b22      	ldr	r3, [pc, #136]	; (800e248 <_svfiprintf_r+0x1f0>)
 800e1be:	bb1b      	cbnz	r3, 800e208 <_svfiprintf_r+0x1b0>
 800e1c0:	9b03      	ldr	r3, [sp, #12]
 800e1c2:	3307      	adds	r3, #7
 800e1c4:	f023 0307 	bic.w	r3, r3, #7
 800e1c8:	3308      	adds	r3, #8
 800e1ca:	9303      	str	r3, [sp, #12]
 800e1cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1ce:	4433      	add	r3, r6
 800e1d0:	9309      	str	r3, [sp, #36]	; 0x24
 800e1d2:	e768      	b.n	800e0a6 <_svfiprintf_r+0x4e>
 800e1d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e1d8:	460c      	mov	r4, r1
 800e1da:	2001      	movs	r0, #1
 800e1dc:	e7a6      	b.n	800e12c <_svfiprintf_r+0xd4>
 800e1de:	2300      	movs	r3, #0
 800e1e0:	3401      	adds	r4, #1
 800e1e2:	9305      	str	r3, [sp, #20]
 800e1e4:	4619      	mov	r1, r3
 800e1e6:	f04f 0c0a 	mov.w	ip, #10
 800e1ea:	4620      	mov	r0, r4
 800e1ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1f0:	3a30      	subs	r2, #48	; 0x30
 800e1f2:	2a09      	cmp	r2, #9
 800e1f4:	d903      	bls.n	800e1fe <_svfiprintf_r+0x1a6>
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d0c6      	beq.n	800e188 <_svfiprintf_r+0x130>
 800e1fa:	9105      	str	r1, [sp, #20]
 800e1fc:	e7c4      	b.n	800e188 <_svfiprintf_r+0x130>
 800e1fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800e202:	4604      	mov	r4, r0
 800e204:	2301      	movs	r3, #1
 800e206:	e7f0      	b.n	800e1ea <_svfiprintf_r+0x192>
 800e208:	ab03      	add	r3, sp, #12
 800e20a:	9300      	str	r3, [sp, #0]
 800e20c:	462a      	mov	r2, r5
 800e20e:	4b0f      	ldr	r3, [pc, #60]	; (800e24c <_svfiprintf_r+0x1f4>)
 800e210:	a904      	add	r1, sp, #16
 800e212:	4638      	mov	r0, r7
 800e214:	f7fd f990 	bl	800b538 <_printf_float>
 800e218:	1c42      	adds	r2, r0, #1
 800e21a:	4606      	mov	r6, r0
 800e21c:	d1d6      	bne.n	800e1cc <_svfiprintf_r+0x174>
 800e21e:	89ab      	ldrh	r3, [r5, #12]
 800e220:	065b      	lsls	r3, r3, #25
 800e222:	f53f af2d 	bmi.w	800e080 <_svfiprintf_r+0x28>
 800e226:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e228:	b01d      	add	sp, #116	; 0x74
 800e22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e22e:	ab03      	add	r3, sp, #12
 800e230:	9300      	str	r3, [sp, #0]
 800e232:	462a      	mov	r2, r5
 800e234:	4b05      	ldr	r3, [pc, #20]	; (800e24c <_svfiprintf_r+0x1f4>)
 800e236:	a904      	add	r1, sp, #16
 800e238:	4638      	mov	r0, r7
 800e23a:	f7fd fc21 	bl	800ba80 <_printf_i>
 800e23e:	e7eb      	b.n	800e218 <_svfiprintf_r+0x1c0>
 800e240:	0800eedd 	.word	0x0800eedd
 800e244:	0800eee7 	.word	0x0800eee7
 800e248:	0800b539 	.word	0x0800b539
 800e24c:	0800dfa5 	.word	0x0800dfa5
 800e250:	0800eee3 	.word	0x0800eee3

0800e254 <__sflush_r>:
 800e254:	898a      	ldrh	r2, [r1, #12]
 800e256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e25a:	4605      	mov	r5, r0
 800e25c:	0710      	lsls	r0, r2, #28
 800e25e:	460c      	mov	r4, r1
 800e260:	d458      	bmi.n	800e314 <__sflush_r+0xc0>
 800e262:	684b      	ldr	r3, [r1, #4]
 800e264:	2b00      	cmp	r3, #0
 800e266:	dc05      	bgt.n	800e274 <__sflush_r+0x20>
 800e268:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	dc02      	bgt.n	800e274 <__sflush_r+0x20>
 800e26e:	2000      	movs	r0, #0
 800e270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e274:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e276:	2e00      	cmp	r6, #0
 800e278:	d0f9      	beq.n	800e26e <__sflush_r+0x1a>
 800e27a:	2300      	movs	r3, #0
 800e27c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e280:	682f      	ldr	r7, [r5, #0]
 800e282:	6a21      	ldr	r1, [r4, #32]
 800e284:	602b      	str	r3, [r5, #0]
 800e286:	d032      	beq.n	800e2ee <__sflush_r+0x9a>
 800e288:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e28a:	89a3      	ldrh	r3, [r4, #12]
 800e28c:	075a      	lsls	r2, r3, #29
 800e28e:	d505      	bpl.n	800e29c <__sflush_r+0x48>
 800e290:	6863      	ldr	r3, [r4, #4]
 800e292:	1ac0      	subs	r0, r0, r3
 800e294:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e296:	b10b      	cbz	r3, 800e29c <__sflush_r+0x48>
 800e298:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e29a:	1ac0      	subs	r0, r0, r3
 800e29c:	2300      	movs	r3, #0
 800e29e:	4602      	mov	r2, r0
 800e2a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e2a2:	6a21      	ldr	r1, [r4, #32]
 800e2a4:	4628      	mov	r0, r5
 800e2a6:	47b0      	blx	r6
 800e2a8:	1c43      	adds	r3, r0, #1
 800e2aa:	89a3      	ldrh	r3, [r4, #12]
 800e2ac:	d106      	bne.n	800e2bc <__sflush_r+0x68>
 800e2ae:	6829      	ldr	r1, [r5, #0]
 800e2b0:	291d      	cmp	r1, #29
 800e2b2:	d82b      	bhi.n	800e30c <__sflush_r+0xb8>
 800e2b4:	4a29      	ldr	r2, [pc, #164]	; (800e35c <__sflush_r+0x108>)
 800e2b6:	410a      	asrs	r2, r1
 800e2b8:	07d6      	lsls	r6, r2, #31
 800e2ba:	d427      	bmi.n	800e30c <__sflush_r+0xb8>
 800e2bc:	2200      	movs	r2, #0
 800e2be:	6062      	str	r2, [r4, #4]
 800e2c0:	04d9      	lsls	r1, r3, #19
 800e2c2:	6922      	ldr	r2, [r4, #16]
 800e2c4:	6022      	str	r2, [r4, #0]
 800e2c6:	d504      	bpl.n	800e2d2 <__sflush_r+0x7e>
 800e2c8:	1c42      	adds	r2, r0, #1
 800e2ca:	d101      	bne.n	800e2d0 <__sflush_r+0x7c>
 800e2cc:	682b      	ldr	r3, [r5, #0]
 800e2ce:	b903      	cbnz	r3, 800e2d2 <__sflush_r+0x7e>
 800e2d0:	6560      	str	r0, [r4, #84]	; 0x54
 800e2d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e2d4:	602f      	str	r7, [r5, #0]
 800e2d6:	2900      	cmp	r1, #0
 800e2d8:	d0c9      	beq.n	800e26e <__sflush_r+0x1a>
 800e2da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e2de:	4299      	cmp	r1, r3
 800e2e0:	d002      	beq.n	800e2e8 <__sflush_r+0x94>
 800e2e2:	4628      	mov	r0, r5
 800e2e4:	f7fe fd3a 	bl	800cd5c <_free_r>
 800e2e8:	2000      	movs	r0, #0
 800e2ea:	6360      	str	r0, [r4, #52]	; 0x34
 800e2ec:	e7c0      	b.n	800e270 <__sflush_r+0x1c>
 800e2ee:	2301      	movs	r3, #1
 800e2f0:	4628      	mov	r0, r5
 800e2f2:	47b0      	blx	r6
 800e2f4:	1c41      	adds	r1, r0, #1
 800e2f6:	d1c8      	bne.n	800e28a <__sflush_r+0x36>
 800e2f8:	682b      	ldr	r3, [r5, #0]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d0c5      	beq.n	800e28a <__sflush_r+0x36>
 800e2fe:	2b1d      	cmp	r3, #29
 800e300:	d001      	beq.n	800e306 <__sflush_r+0xb2>
 800e302:	2b16      	cmp	r3, #22
 800e304:	d101      	bne.n	800e30a <__sflush_r+0xb6>
 800e306:	602f      	str	r7, [r5, #0]
 800e308:	e7b1      	b.n	800e26e <__sflush_r+0x1a>
 800e30a:	89a3      	ldrh	r3, [r4, #12]
 800e30c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e310:	81a3      	strh	r3, [r4, #12]
 800e312:	e7ad      	b.n	800e270 <__sflush_r+0x1c>
 800e314:	690f      	ldr	r7, [r1, #16]
 800e316:	2f00      	cmp	r7, #0
 800e318:	d0a9      	beq.n	800e26e <__sflush_r+0x1a>
 800e31a:	0793      	lsls	r3, r2, #30
 800e31c:	680e      	ldr	r6, [r1, #0]
 800e31e:	bf08      	it	eq
 800e320:	694b      	ldreq	r3, [r1, #20]
 800e322:	600f      	str	r7, [r1, #0]
 800e324:	bf18      	it	ne
 800e326:	2300      	movne	r3, #0
 800e328:	eba6 0807 	sub.w	r8, r6, r7
 800e32c:	608b      	str	r3, [r1, #8]
 800e32e:	f1b8 0f00 	cmp.w	r8, #0
 800e332:	dd9c      	ble.n	800e26e <__sflush_r+0x1a>
 800e334:	6a21      	ldr	r1, [r4, #32]
 800e336:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e338:	4643      	mov	r3, r8
 800e33a:	463a      	mov	r2, r7
 800e33c:	4628      	mov	r0, r5
 800e33e:	47b0      	blx	r6
 800e340:	2800      	cmp	r0, #0
 800e342:	dc06      	bgt.n	800e352 <__sflush_r+0xfe>
 800e344:	89a3      	ldrh	r3, [r4, #12]
 800e346:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e34a:	81a3      	strh	r3, [r4, #12]
 800e34c:	f04f 30ff 	mov.w	r0, #4294967295
 800e350:	e78e      	b.n	800e270 <__sflush_r+0x1c>
 800e352:	4407      	add	r7, r0
 800e354:	eba8 0800 	sub.w	r8, r8, r0
 800e358:	e7e9      	b.n	800e32e <__sflush_r+0xda>
 800e35a:	bf00      	nop
 800e35c:	dfbffffe 	.word	0xdfbffffe

0800e360 <_fflush_r>:
 800e360:	b538      	push	{r3, r4, r5, lr}
 800e362:	690b      	ldr	r3, [r1, #16]
 800e364:	4605      	mov	r5, r0
 800e366:	460c      	mov	r4, r1
 800e368:	b913      	cbnz	r3, 800e370 <_fflush_r+0x10>
 800e36a:	2500      	movs	r5, #0
 800e36c:	4628      	mov	r0, r5
 800e36e:	bd38      	pop	{r3, r4, r5, pc}
 800e370:	b118      	cbz	r0, 800e37a <_fflush_r+0x1a>
 800e372:	6a03      	ldr	r3, [r0, #32]
 800e374:	b90b      	cbnz	r3, 800e37a <_fflush_r+0x1a>
 800e376:	f7fd fd1f 	bl	800bdb8 <__sinit>
 800e37a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d0f3      	beq.n	800e36a <_fflush_r+0xa>
 800e382:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e384:	07d0      	lsls	r0, r2, #31
 800e386:	d404      	bmi.n	800e392 <_fflush_r+0x32>
 800e388:	0599      	lsls	r1, r3, #22
 800e38a:	d402      	bmi.n	800e392 <_fflush_r+0x32>
 800e38c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e38e:	f7fd fe51 	bl	800c034 <__retarget_lock_acquire_recursive>
 800e392:	4628      	mov	r0, r5
 800e394:	4621      	mov	r1, r4
 800e396:	f7ff ff5d 	bl	800e254 <__sflush_r>
 800e39a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e39c:	07da      	lsls	r2, r3, #31
 800e39e:	4605      	mov	r5, r0
 800e3a0:	d4e4      	bmi.n	800e36c <_fflush_r+0xc>
 800e3a2:	89a3      	ldrh	r3, [r4, #12]
 800e3a4:	059b      	lsls	r3, r3, #22
 800e3a6:	d4e1      	bmi.n	800e36c <_fflush_r+0xc>
 800e3a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e3aa:	f7fd fe44 	bl	800c036 <__retarget_lock_release_recursive>
 800e3ae:	e7dd      	b.n	800e36c <_fflush_r+0xc>

0800e3b0 <memmove>:
 800e3b0:	4288      	cmp	r0, r1
 800e3b2:	b510      	push	{r4, lr}
 800e3b4:	eb01 0402 	add.w	r4, r1, r2
 800e3b8:	d902      	bls.n	800e3c0 <memmove+0x10>
 800e3ba:	4284      	cmp	r4, r0
 800e3bc:	4623      	mov	r3, r4
 800e3be:	d807      	bhi.n	800e3d0 <memmove+0x20>
 800e3c0:	1e43      	subs	r3, r0, #1
 800e3c2:	42a1      	cmp	r1, r4
 800e3c4:	d008      	beq.n	800e3d8 <memmove+0x28>
 800e3c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e3ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e3ce:	e7f8      	b.n	800e3c2 <memmove+0x12>
 800e3d0:	4402      	add	r2, r0
 800e3d2:	4601      	mov	r1, r0
 800e3d4:	428a      	cmp	r2, r1
 800e3d6:	d100      	bne.n	800e3da <memmove+0x2a>
 800e3d8:	bd10      	pop	{r4, pc}
 800e3da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e3de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e3e2:	e7f7      	b.n	800e3d4 <memmove+0x24>

0800e3e4 <_sbrk_r>:
 800e3e4:	b538      	push	{r3, r4, r5, lr}
 800e3e6:	4d06      	ldr	r5, [pc, #24]	; (800e400 <_sbrk_r+0x1c>)
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	4604      	mov	r4, r0
 800e3ec:	4608      	mov	r0, r1
 800e3ee:	602b      	str	r3, [r5, #0]
 800e3f0:	f7f4 fa6a 	bl	80028c8 <_sbrk>
 800e3f4:	1c43      	adds	r3, r0, #1
 800e3f6:	d102      	bne.n	800e3fe <_sbrk_r+0x1a>
 800e3f8:	682b      	ldr	r3, [r5, #0]
 800e3fa:	b103      	cbz	r3, 800e3fe <_sbrk_r+0x1a>
 800e3fc:	6023      	str	r3, [r4, #0]
 800e3fe:	bd38      	pop	{r3, r4, r5, pc}
 800e400:	20000b3c 	.word	0x20000b3c

0800e404 <__assert_func>:
 800e404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e406:	4614      	mov	r4, r2
 800e408:	461a      	mov	r2, r3
 800e40a:	4b09      	ldr	r3, [pc, #36]	; (800e430 <__assert_func+0x2c>)
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	4605      	mov	r5, r0
 800e410:	68d8      	ldr	r0, [r3, #12]
 800e412:	b14c      	cbz	r4, 800e428 <__assert_func+0x24>
 800e414:	4b07      	ldr	r3, [pc, #28]	; (800e434 <__assert_func+0x30>)
 800e416:	9100      	str	r1, [sp, #0]
 800e418:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e41c:	4906      	ldr	r1, [pc, #24]	; (800e438 <__assert_func+0x34>)
 800e41e:	462b      	mov	r3, r5
 800e420:	f000 f854 	bl	800e4cc <fiprintf>
 800e424:	f000 f864 	bl	800e4f0 <abort>
 800e428:	4b04      	ldr	r3, [pc, #16]	; (800e43c <__assert_func+0x38>)
 800e42a:	461c      	mov	r4, r3
 800e42c:	e7f3      	b.n	800e416 <__assert_func+0x12>
 800e42e:	bf00      	nop
 800e430:	200001d0 	.word	0x200001d0
 800e434:	0800eeee 	.word	0x0800eeee
 800e438:	0800eefb 	.word	0x0800eefb
 800e43c:	0800ef29 	.word	0x0800ef29

0800e440 <_calloc_r>:
 800e440:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e442:	fba1 2402 	umull	r2, r4, r1, r2
 800e446:	b94c      	cbnz	r4, 800e45c <_calloc_r+0x1c>
 800e448:	4611      	mov	r1, r2
 800e44a:	9201      	str	r2, [sp, #4]
 800e44c:	f7ff f852 	bl	800d4f4 <_malloc_r>
 800e450:	9a01      	ldr	r2, [sp, #4]
 800e452:	4605      	mov	r5, r0
 800e454:	b930      	cbnz	r0, 800e464 <_calloc_r+0x24>
 800e456:	4628      	mov	r0, r5
 800e458:	b003      	add	sp, #12
 800e45a:	bd30      	pop	{r4, r5, pc}
 800e45c:	220c      	movs	r2, #12
 800e45e:	6002      	str	r2, [r0, #0]
 800e460:	2500      	movs	r5, #0
 800e462:	e7f8      	b.n	800e456 <_calloc_r+0x16>
 800e464:	4621      	mov	r1, r4
 800e466:	f7fd fd40 	bl	800beea <memset>
 800e46a:	e7f4      	b.n	800e456 <_calloc_r+0x16>

0800e46c <_realloc_r>:
 800e46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e470:	4680      	mov	r8, r0
 800e472:	4614      	mov	r4, r2
 800e474:	460e      	mov	r6, r1
 800e476:	b921      	cbnz	r1, 800e482 <_realloc_r+0x16>
 800e478:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e47c:	4611      	mov	r1, r2
 800e47e:	f7ff b839 	b.w	800d4f4 <_malloc_r>
 800e482:	b92a      	cbnz	r2, 800e490 <_realloc_r+0x24>
 800e484:	f7fe fc6a 	bl	800cd5c <_free_r>
 800e488:	4625      	mov	r5, r4
 800e48a:	4628      	mov	r0, r5
 800e48c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e490:	f000 f835 	bl	800e4fe <_malloc_usable_size_r>
 800e494:	4284      	cmp	r4, r0
 800e496:	4607      	mov	r7, r0
 800e498:	d802      	bhi.n	800e4a0 <_realloc_r+0x34>
 800e49a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e49e:	d812      	bhi.n	800e4c6 <_realloc_r+0x5a>
 800e4a0:	4621      	mov	r1, r4
 800e4a2:	4640      	mov	r0, r8
 800e4a4:	f7ff f826 	bl	800d4f4 <_malloc_r>
 800e4a8:	4605      	mov	r5, r0
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	d0ed      	beq.n	800e48a <_realloc_r+0x1e>
 800e4ae:	42bc      	cmp	r4, r7
 800e4b0:	4622      	mov	r2, r4
 800e4b2:	4631      	mov	r1, r6
 800e4b4:	bf28      	it	cs
 800e4b6:	463a      	movcs	r2, r7
 800e4b8:	f7fd fdbe 	bl	800c038 <memcpy>
 800e4bc:	4631      	mov	r1, r6
 800e4be:	4640      	mov	r0, r8
 800e4c0:	f7fe fc4c 	bl	800cd5c <_free_r>
 800e4c4:	e7e1      	b.n	800e48a <_realloc_r+0x1e>
 800e4c6:	4635      	mov	r5, r6
 800e4c8:	e7df      	b.n	800e48a <_realloc_r+0x1e>
	...

0800e4cc <fiprintf>:
 800e4cc:	b40e      	push	{r1, r2, r3}
 800e4ce:	b503      	push	{r0, r1, lr}
 800e4d0:	4601      	mov	r1, r0
 800e4d2:	ab03      	add	r3, sp, #12
 800e4d4:	4805      	ldr	r0, [pc, #20]	; (800e4ec <fiprintf+0x20>)
 800e4d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4da:	6800      	ldr	r0, [r0, #0]
 800e4dc:	9301      	str	r3, [sp, #4]
 800e4de:	f000 f83f 	bl	800e560 <_vfiprintf_r>
 800e4e2:	b002      	add	sp, #8
 800e4e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4e8:	b003      	add	sp, #12
 800e4ea:	4770      	bx	lr
 800e4ec:	200001d0 	.word	0x200001d0

0800e4f0 <abort>:
 800e4f0:	b508      	push	{r3, lr}
 800e4f2:	2006      	movs	r0, #6
 800e4f4:	f000 fa0c 	bl	800e910 <raise>
 800e4f8:	2001      	movs	r0, #1
 800e4fa:	f7f4 f96d 	bl	80027d8 <_exit>

0800e4fe <_malloc_usable_size_r>:
 800e4fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e502:	1f18      	subs	r0, r3, #4
 800e504:	2b00      	cmp	r3, #0
 800e506:	bfbc      	itt	lt
 800e508:	580b      	ldrlt	r3, [r1, r0]
 800e50a:	18c0      	addlt	r0, r0, r3
 800e50c:	4770      	bx	lr

0800e50e <__sfputc_r>:
 800e50e:	6893      	ldr	r3, [r2, #8]
 800e510:	3b01      	subs	r3, #1
 800e512:	2b00      	cmp	r3, #0
 800e514:	b410      	push	{r4}
 800e516:	6093      	str	r3, [r2, #8]
 800e518:	da08      	bge.n	800e52c <__sfputc_r+0x1e>
 800e51a:	6994      	ldr	r4, [r2, #24]
 800e51c:	42a3      	cmp	r3, r4
 800e51e:	db01      	blt.n	800e524 <__sfputc_r+0x16>
 800e520:	290a      	cmp	r1, #10
 800e522:	d103      	bne.n	800e52c <__sfputc_r+0x1e>
 800e524:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e528:	f000 b934 	b.w	800e794 <__swbuf_r>
 800e52c:	6813      	ldr	r3, [r2, #0]
 800e52e:	1c58      	adds	r0, r3, #1
 800e530:	6010      	str	r0, [r2, #0]
 800e532:	7019      	strb	r1, [r3, #0]
 800e534:	4608      	mov	r0, r1
 800e536:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e53a:	4770      	bx	lr

0800e53c <__sfputs_r>:
 800e53c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e53e:	4606      	mov	r6, r0
 800e540:	460f      	mov	r7, r1
 800e542:	4614      	mov	r4, r2
 800e544:	18d5      	adds	r5, r2, r3
 800e546:	42ac      	cmp	r4, r5
 800e548:	d101      	bne.n	800e54e <__sfputs_r+0x12>
 800e54a:	2000      	movs	r0, #0
 800e54c:	e007      	b.n	800e55e <__sfputs_r+0x22>
 800e54e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e552:	463a      	mov	r2, r7
 800e554:	4630      	mov	r0, r6
 800e556:	f7ff ffda 	bl	800e50e <__sfputc_r>
 800e55a:	1c43      	adds	r3, r0, #1
 800e55c:	d1f3      	bne.n	800e546 <__sfputs_r+0xa>
 800e55e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e560 <_vfiprintf_r>:
 800e560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e564:	460d      	mov	r5, r1
 800e566:	b09d      	sub	sp, #116	; 0x74
 800e568:	4614      	mov	r4, r2
 800e56a:	4698      	mov	r8, r3
 800e56c:	4606      	mov	r6, r0
 800e56e:	b118      	cbz	r0, 800e578 <_vfiprintf_r+0x18>
 800e570:	6a03      	ldr	r3, [r0, #32]
 800e572:	b90b      	cbnz	r3, 800e578 <_vfiprintf_r+0x18>
 800e574:	f7fd fc20 	bl	800bdb8 <__sinit>
 800e578:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e57a:	07d9      	lsls	r1, r3, #31
 800e57c:	d405      	bmi.n	800e58a <_vfiprintf_r+0x2a>
 800e57e:	89ab      	ldrh	r3, [r5, #12]
 800e580:	059a      	lsls	r2, r3, #22
 800e582:	d402      	bmi.n	800e58a <_vfiprintf_r+0x2a>
 800e584:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e586:	f7fd fd55 	bl	800c034 <__retarget_lock_acquire_recursive>
 800e58a:	89ab      	ldrh	r3, [r5, #12]
 800e58c:	071b      	lsls	r3, r3, #28
 800e58e:	d501      	bpl.n	800e594 <_vfiprintf_r+0x34>
 800e590:	692b      	ldr	r3, [r5, #16]
 800e592:	b99b      	cbnz	r3, 800e5bc <_vfiprintf_r+0x5c>
 800e594:	4629      	mov	r1, r5
 800e596:	4630      	mov	r0, r6
 800e598:	f000 f93a 	bl	800e810 <__swsetup_r>
 800e59c:	b170      	cbz	r0, 800e5bc <_vfiprintf_r+0x5c>
 800e59e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e5a0:	07dc      	lsls	r4, r3, #31
 800e5a2:	d504      	bpl.n	800e5ae <_vfiprintf_r+0x4e>
 800e5a4:	f04f 30ff 	mov.w	r0, #4294967295
 800e5a8:	b01d      	add	sp, #116	; 0x74
 800e5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ae:	89ab      	ldrh	r3, [r5, #12]
 800e5b0:	0598      	lsls	r0, r3, #22
 800e5b2:	d4f7      	bmi.n	800e5a4 <_vfiprintf_r+0x44>
 800e5b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e5b6:	f7fd fd3e 	bl	800c036 <__retarget_lock_release_recursive>
 800e5ba:	e7f3      	b.n	800e5a4 <_vfiprintf_r+0x44>
 800e5bc:	2300      	movs	r3, #0
 800e5be:	9309      	str	r3, [sp, #36]	; 0x24
 800e5c0:	2320      	movs	r3, #32
 800e5c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e5c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5ca:	2330      	movs	r3, #48	; 0x30
 800e5cc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e780 <_vfiprintf_r+0x220>
 800e5d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e5d4:	f04f 0901 	mov.w	r9, #1
 800e5d8:	4623      	mov	r3, r4
 800e5da:	469a      	mov	sl, r3
 800e5dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5e0:	b10a      	cbz	r2, 800e5e6 <_vfiprintf_r+0x86>
 800e5e2:	2a25      	cmp	r2, #37	; 0x25
 800e5e4:	d1f9      	bne.n	800e5da <_vfiprintf_r+0x7a>
 800e5e6:	ebba 0b04 	subs.w	fp, sl, r4
 800e5ea:	d00b      	beq.n	800e604 <_vfiprintf_r+0xa4>
 800e5ec:	465b      	mov	r3, fp
 800e5ee:	4622      	mov	r2, r4
 800e5f0:	4629      	mov	r1, r5
 800e5f2:	4630      	mov	r0, r6
 800e5f4:	f7ff ffa2 	bl	800e53c <__sfputs_r>
 800e5f8:	3001      	adds	r0, #1
 800e5fa:	f000 80a9 	beq.w	800e750 <_vfiprintf_r+0x1f0>
 800e5fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e600:	445a      	add	r2, fp
 800e602:	9209      	str	r2, [sp, #36]	; 0x24
 800e604:	f89a 3000 	ldrb.w	r3, [sl]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	f000 80a1 	beq.w	800e750 <_vfiprintf_r+0x1f0>
 800e60e:	2300      	movs	r3, #0
 800e610:	f04f 32ff 	mov.w	r2, #4294967295
 800e614:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e618:	f10a 0a01 	add.w	sl, sl, #1
 800e61c:	9304      	str	r3, [sp, #16]
 800e61e:	9307      	str	r3, [sp, #28]
 800e620:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e624:	931a      	str	r3, [sp, #104]	; 0x68
 800e626:	4654      	mov	r4, sl
 800e628:	2205      	movs	r2, #5
 800e62a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e62e:	4854      	ldr	r0, [pc, #336]	; (800e780 <_vfiprintf_r+0x220>)
 800e630:	f7f1 fdce 	bl	80001d0 <memchr>
 800e634:	9a04      	ldr	r2, [sp, #16]
 800e636:	b9d8      	cbnz	r0, 800e670 <_vfiprintf_r+0x110>
 800e638:	06d1      	lsls	r1, r2, #27
 800e63a:	bf44      	itt	mi
 800e63c:	2320      	movmi	r3, #32
 800e63e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e642:	0713      	lsls	r3, r2, #28
 800e644:	bf44      	itt	mi
 800e646:	232b      	movmi	r3, #43	; 0x2b
 800e648:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e64c:	f89a 3000 	ldrb.w	r3, [sl]
 800e650:	2b2a      	cmp	r3, #42	; 0x2a
 800e652:	d015      	beq.n	800e680 <_vfiprintf_r+0x120>
 800e654:	9a07      	ldr	r2, [sp, #28]
 800e656:	4654      	mov	r4, sl
 800e658:	2000      	movs	r0, #0
 800e65a:	f04f 0c0a 	mov.w	ip, #10
 800e65e:	4621      	mov	r1, r4
 800e660:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e664:	3b30      	subs	r3, #48	; 0x30
 800e666:	2b09      	cmp	r3, #9
 800e668:	d94d      	bls.n	800e706 <_vfiprintf_r+0x1a6>
 800e66a:	b1b0      	cbz	r0, 800e69a <_vfiprintf_r+0x13a>
 800e66c:	9207      	str	r2, [sp, #28]
 800e66e:	e014      	b.n	800e69a <_vfiprintf_r+0x13a>
 800e670:	eba0 0308 	sub.w	r3, r0, r8
 800e674:	fa09 f303 	lsl.w	r3, r9, r3
 800e678:	4313      	orrs	r3, r2
 800e67a:	9304      	str	r3, [sp, #16]
 800e67c:	46a2      	mov	sl, r4
 800e67e:	e7d2      	b.n	800e626 <_vfiprintf_r+0xc6>
 800e680:	9b03      	ldr	r3, [sp, #12]
 800e682:	1d19      	adds	r1, r3, #4
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	9103      	str	r1, [sp, #12]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	bfbb      	ittet	lt
 800e68c:	425b      	neglt	r3, r3
 800e68e:	f042 0202 	orrlt.w	r2, r2, #2
 800e692:	9307      	strge	r3, [sp, #28]
 800e694:	9307      	strlt	r3, [sp, #28]
 800e696:	bfb8      	it	lt
 800e698:	9204      	strlt	r2, [sp, #16]
 800e69a:	7823      	ldrb	r3, [r4, #0]
 800e69c:	2b2e      	cmp	r3, #46	; 0x2e
 800e69e:	d10c      	bne.n	800e6ba <_vfiprintf_r+0x15a>
 800e6a0:	7863      	ldrb	r3, [r4, #1]
 800e6a2:	2b2a      	cmp	r3, #42	; 0x2a
 800e6a4:	d134      	bne.n	800e710 <_vfiprintf_r+0x1b0>
 800e6a6:	9b03      	ldr	r3, [sp, #12]
 800e6a8:	1d1a      	adds	r2, r3, #4
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	9203      	str	r2, [sp, #12]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	bfb8      	it	lt
 800e6b2:	f04f 33ff 	movlt.w	r3, #4294967295
 800e6b6:	3402      	adds	r4, #2
 800e6b8:	9305      	str	r3, [sp, #20]
 800e6ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e790 <_vfiprintf_r+0x230>
 800e6be:	7821      	ldrb	r1, [r4, #0]
 800e6c0:	2203      	movs	r2, #3
 800e6c2:	4650      	mov	r0, sl
 800e6c4:	f7f1 fd84 	bl	80001d0 <memchr>
 800e6c8:	b138      	cbz	r0, 800e6da <_vfiprintf_r+0x17a>
 800e6ca:	9b04      	ldr	r3, [sp, #16]
 800e6cc:	eba0 000a 	sub.w	r0, r0, sl
 800e6d0:	2240      	movs	r2, #64	; 0x40
 800e6d2:	4082      	lsls	r2, r0
 800e6d4:	4313      	orrs	r3, r2
 800e6d6:	3401      	adds	r4, #1
 800e6d8:	9304      	str	r3, [sp, #16]
 800e6da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6de:	4829      	ldr	r0, [pc, #164]	; (800e784 <_vfiprintf_r+0x224>)
 800e6e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e6e4:	2206      	movs	r2, #6
 800e6e6:	f7f1 fd73 	bl	80001d0 <memchr>
 800e6ea:	2800      	cmp	r0, #0
 800e6ec:	d03f      	beq.n	800e76e <_vfiprintf_r+0x20e>
 800e6ee:	4b26      	ldr	r3, [pc, #152]	; (800e788 <_vfiprintf_r+0x228>)
 800e6f0:	bb1b      	cbnz	r3, 800e73a <_vfiprintf_r+0x1da>
 800e6f2:	9b03      	ldr	r3, [sp, #12]
 800e6f4:	3307      	adds	r3, #7
 800e6f6:	f023 0307 	bic.w	r3, r3, #7
 800e6fa:	3308      	adds	r3, #8
 800e6fc:	9303      	str	r3, [sp, #12]
 800e6fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e700:	443b      	add	r3, r7
 800e702:	9309      	str	r3, [sp, #36]	; 0x24
 800e704:	e768      	b.n	800e5d8 <_vfiprintf_r+0x78>
 800e706:	fb0c 3202 	mla	r2, ip, r2, r3
 800e70a:	460c      	mov	r4, r1
 800e70c:	2001      	movs	r0, #1
 800e70e:	e7a6      	b.n	800e65e <_vfiprintf_r+0xfe>
 800e710:	2300      	movs	r3, #0
 800e712:	3401      	adds	r4, #1
 800e714:	9305      	str	r3, [sp, #20]
 800e716:	4619      	mov	r1, r3
 800e718:	f04f 0c0a 	mov.w	ip, #10
 800e71c:	4620      	mov	r0, r4
 800e71e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e722:	3a30      	subs	r2, #48	; 0x30
 800e724:	2a09      	cmp	r2, #9
 800e726:	d903      	bls.n	800e730 <_vfiprintf_r+0x1d0>
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d0c6      	beq.n	800e6ba <_vfiprintf_r+0x15a>
 800e72c:	9105      	str	r1, [sp, #20]
 800e72e:	e7c4      	b.n	800e6ba <_vfiprintf_r+0x15a>
 800e730:	fb0c 2101 	mla	r1, ip, r1, r2
 800e734:	4604      	mov	r4, r0
 800e736:	2301      	movs	r3, #1
 800e738:	e7f0      	b.n	800e71c <_vfiprintf_r+0x1bc>
 800e73a:	ab03      	add	r3, sp, #12
 800e73c:	9300      	str	r3, [sp, #0]
 800e73e:	462a      	mov	r2, r5
 800e740:	4b12      	ldr	r3, [pc, #72]	; (800e78c <_vfiprintf_r+0x22c>)
 800e742:	a904      	add	r1, sp, #16
 800e744:	4630      	mov	r0, r6
 800e746:	f7fc fef7 	bl	800b538 <_printf_float>
 800e74a:	4607      	mov	r7, r0
 800e74c:	1c78      	adds	r0, r7, #1
 800e74e:	d1d6      	bne.n	800e6fe <_vfiprintf_r+0x19e>
 800e750:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e752:	07d9      	lsls	r1, r3, #31
 800e754:	d405      	bmi.n	800e762 <_vfiprintf_r+0x202>
 800e756:	89ab      	ldrh	r3, [r5, #12]
 800e758:	059a      	lsls	r2, r3, #22
 800e75a:	d402      	bmi.n	800e762 <_vfiprintf_r+0x202>
 800e75c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e75e:	f7fd fc6a 	bl	800c036 <__retarget_lock_release_recursive>
 800e762:	89ab      	ldrh	r3, [r5, #12]
 800e764:	065b      	lsls	r3, r3, #25
 800e766:	f53f af1d 	bmi.w	800e5a4 <_vfiprintf_r+0x44>
 800e76a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e76c:	e71c      	b.n	800e5a8 <_vfiprintf_r+0x48>
 800e76e:	ab03      	add	r3, sp, #12
 800e770:	9300      	str	r3, [sp, #0]
 800e772:	462a      	mov	r2, r5
 800e774:	4b05      	ldr	r3, [pc, #20]	; (800e78c <_vfiprintf_r+0x22c>)
 800e776:	a904      	add	r1, sp, #16
 800e778:	4630      	mov	r0, r6
 800e77a:	f7fd f981 	bl	800ba80 <_printf_i>
 800e77e:	e7e4      	b.n	800e74a <_vfiprintf_r+0x1ea>
 800e780:	0800eedd 	.word	0x0800eedd
 800e784:	0800eee7 	.word	0x0800eee7
 800e788:	0800b539 	.word	0x0800b539
 800e78c:	0800e53d 	.word	0x0800e53d
 800e790:	0800eee3 	.word	0x0800eee3

0800e794 <__swbuf_r>:
 800e794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e796:	460e      	mov	r6, r1
 800e798:	4614      	mov	r4, r2
 800e79a:	4605      	mov	r5, r0
 800e79c:	b118      	cbz	r0, 800e7a6 <__swbuf_r+0x12>
 800e79e:	6a03      	ldr	r3, [r0, #32]
 800e7a0:	b90b      	cbnz	r3, 800e7a6 <__swbuf_r+0x12>
 800e7a2:	f7fd fb09 	bl	800bdb8 <__sinit>
 800e7a6:	69a3      	ldr	r3, [r4, #24]
 800e7a8:	60a3      	str	r3, [r4, #8]
 800e7aa:	89a3      	ldrh	r3, [r4, #12]
 800e7ac:	071a      	lsls	r2, r3, #28
 800e7ae:	d525      	bpl.n	800e7fc <__swbuf_r+0x68>
 800e7b0:	6923      	ldr	r3, [r4, #16]
 800e7b2:	b31b      	cbz	r3, 800e7fc <__swbuf_r+0x68>
 800e7b4:	6823      	ldr	r3, [r4, #0]
 800e7b6:	6922      	ldr	r2, [r4, #16]
 800e7b8:	1a98      	subs	r0, r3, r2
 800e7ba:	6963      	ldr	r3, [r4, #20]
 800e7bc:	b2f6      	uxtb	r6, r6
 800e7be:	4283      	cmp	r3, r0
 800e7c0:	4637      	mov	r7, r6
 800e7c2:	dc04      	bgt.n	800e7ce <__swbuf_r+0x3a>
 800e7c4:	4621      	mov	r1, r4
 800e7c6:	4628      	mov	r0, r5
 800e7c8:	f7ff fdca 	bl	800e360 <_fflush_r>
 800e7cc:	b9e0      	cbnz	r0, 800e808 <__swbuf_r+0x74>
 800e7ce:	68a3      	ldr	r3, [r4, #8]
 800e7d0:	3b01      	subs	r3, #1
 800e7d2:	60a3      	str	r3, [r4, #8]
 800e7d4:	6823      	ldr	r3, [r4, #0]
 800e7d6:	1c5a      	adds	r2, r3, #1
 800e7d8:	6022      	str	r2, [r4, #0]
 800e7da:	701e      	strb	r6, [r3, #0]
 800e7dc:	6962      	ldr	r2, [r4, #20]
 800e7de:	1c43      	adds	r3, r0, #1
 800e7e0:	429a      	cmp	r2, r3
 800e7e2:	d004      	beq.n	800e7ee <__swbuf_r+0x5a>
 800e7e4:	89a3      	ldrh	r3, [r4, #12]
 800e7e6:	07db      	lsls	r3, r3, #31
 800e7e8:	d506      	bpl.n	800e7f8 <__swbuf_r+0x64>
 800e7ea:	2e0a      	cmp	r6, #10
 800e7ec:	d104      	bne.n	800e7f8 <__swbuf_r+0x64>
 800e7ee:	4621      	mov	r1, r4
 800e7f0:	4628      	mov	r0, r5
 800e7f2:	f7ff fdb5 	bl	800e360 <_fflush_r>
 800e7f6:	b938      	cbnz	r0, 800e808 <__swbuf_r+0x74>
 800e7f8:	4638      	mov	r0, r7
 800e7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7fc:	4621      	mov	r1, r4
 800e7fe:	4628      	mov	r0, r5
 800e800:	f000 f806 	bl	800e810 <__swsetup_r>
 800e804:	2800      	cmp	r0, #0
 800e806:	d0d5      	beq.n	800e7b4 <__swbuf_r+0x20>
 800e808:	f04f 37ff 	mov.w	r7, #4294967295
 800e80c:	e7f4      	b.n	800e7f8 <__swbuf_r+0x64>
	...

0800e810 <__swsetup_r>:
 800e810:	b538      	push	{r3, r4, r5, lr}
 800e812:	4b2a      	ldr	r3, [pc, #168]	; (800e8bc <__swsetup_r+0xac>)
 800e814:	4605      	mov	r5, r0
 800e816:	6818      	ldr	r0, [r3, #0]
 800e818:	460c      	mov	r4, r1
 800e81a:	b118      	cbz	r0, 800e824 <__swsetup_r+0x14>
 800e81c:	6a03      	ldr	r3, [r0, #32]
 800e81e:	b90b      	cbnz	r3, 800e824 <__swsetup_r+0x14>
 800e820:	f7fd faca 	bl	800bdb8 <__sinit>
 800e824:	89a3      	ldrh	r3, [r4, #12]
 800e826:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e82a:	0718      	lsls	r0, r3, #28
 800e82c:	d422      	bmi.n	800e874 <__swsetup_r+0x64>
 800e82e:	06d9      	lsls	r1, r3, #27
 800e830:	d407      	bmi.n	800e842 <__swsetup_r+0x32>
 800e832:	2309      	movs	r3, #9
 800e834:	602b      	str	r3, [r5, #0]
 800e836:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e83a:	81a3      	strh	r3, [r4, #12]
 800e83c:	f04f 30ff 	mov.w	r0, #4294967295
 800e840:	e034      	b.n	800e8ac <__swsetup_r+0x9c>
 800e842:	0758      	lsls	r0, r3, #29
 800e844:	d512      	bpl.n	800e86c <__swsetup_r+0x5c>
 800e846:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e848:	b141      	cbz	r1, 800e85c <__swsetup_r+0x4c>
 800e84a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e84e:	4299      	cmp	r1, r3
 800e850:	d002      	beq.n	800e858 <__swsetup_r+0x48>
 800e852:	4628      	mov	r0, r5
 800e854:	f7fe fa82 	bl	800cd5c <_free_r>
 800e858:	2300      	movs	r3, #0
 800e85a:	6363      	str	r3, [r4, #52]	; 0x34
 800e85c:	89a3      	ldrh	r3, [r4, #12]
 800e85e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e862:	81a3      	strh	r3, [r4, #12]
 800e864:	2300      	movs	r3, #0
 800e866:	6063      	str	r3, [r4, #4]
 800e868:	6923      	ldr	r3, [r4, #16]
 800e86a:	6023      	str	r3, [r4, #0]
 800e86c:	89a3      	ldrh	r3, [r4, #12]
 800e86e:	f043 0308 	orr.w	r3, r3, #8
 800e872:	81a3      	strh	r3, [r4, #12]
 800e874:	6923      	ldr	r3, [r4, #16]
 800e876:	b94b      	cbnz	r3, 800e88c <__swsetup_r+0x7c>
 800e878:	89a3      	ldrh	r3, [r4, #12]
 800e87a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e87e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e882:	d003      	beq.n	800e88c <__swsetup_r+0x7c>
 800e884:	4621      	mov	r1, r4
 800e886:	4628      	mov	r0, r5
 800e888:	f000 f884 	bl	800e994 <__smakebuf_r>
 800e88c:	89a0      	ldrh	r0, [r4, #12]
 800e88e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e892:	f010 0301 	ands.w	r3, r0, #1
 800e896:	d00a      	beq.n	800e8ae <__swsetup_r+0x9e>
 800e898:	2300      	movs	r3, #0
 800e89a:	60a3      	str	r3, [r4, #8]
 800e89c:	6963      	ldr	r3, [r4, #20]
 800e89e:	425b      	negs	r3, r3
 800e8a0:	61a3      	str	r3, [r4, #24]
 800e8a2:	6923      	ldr	r3, [r4, #16]
 800e8a4:	b943      	cbnz	r3, 800e8b8 <__swsetup_r+0xa8>
 800e8a6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e8aa:	d1c4      	bne.n	800e836 <__swsetup_r+0x26>
 800e8ac:	bd38      	pop	{r3, r4, r5, pc}
 800e8ae:	0781      	lsls	r1, r0, #30
 800e8b0:	bf58      	it	pl
 800e8b2:	6963      	ldrpl	r3, [r4, #20]
 800e8b4:	60a3      	str	r3, [r4, #8]
 800e8b6:	e7f4      	b.n	800e8a2 <__swsetup_r+0x92>
 800e8b8:	2000      	movs	r0, #0
 800e8ba:	e7f7      	b.n	800e8ac <__swsetup_r+0x9c>
 800e8bc:	200001d0 	.word	0x200001d0

0800e8c0 <_raise_r>:
 800e8c0:	291f      	cmp	r1, #31
 800e8c2:	b538      	push	{r3, r4, r5, lr}
 800e8c4:	4604      	mov	r4, r0
 800e8c6:	460d      	mov	r5, r1
 800e8c8:	d904      	bls.n	800e8d4 <_raise_r+0x14>
 800e8ca:	2316      	movs	r3, #22
 800e8cc:	6003      	str	r3, [r0, #0]
 800e8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800e8d2:	bd38      	pop	{r3, r4, r5, pc}
 800e8d4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e8d6:	b112      	cbz	r2, 800e8de <_raise_r+0x1e>
 800e8d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e8dc:	b94b      	cbnz	r3, 800e8f2 <_raise_r+0x32>
 800e8de:	4620      	mov	r0, r4
 800e8e0:	f000 f830 	bl	800e944 <_getpid_r>
 800e8e4:	462a      	mov	r2, r5
 800e8e6:	4601      	mov	r1, r0
 800e8e8:	4620      	mov	r0, r4
 800e8ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8ee:	f000 b817 	b.w	800e920 <_kill_r>
 800e8f2:	2b01      	cmp	r3, #1
 800e8f4:	d00a      	beq.n	800e90c <_raise_r+0x4c>
 800e8f6:	1c59      	adds	r1, r3, #1
 800e8f8:	d103      	bne.n	800e902 <_raise_r+0x42>
 800e8fa:	2316      	movs	r3, #22
 800e8fc:	6003      	str	r3, [r0, #0]
 800e8fe:	2001      	movs	r0, #1
 800e900:	e7e7      	b.n	800e8d2 <_raise_r+0x12>
 800e902:	2400      	movs	r4, #0
 800e904:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e908:	4628      	mov	r0, r5
 800e90a:	4798      	blx	r3
 800e90c:	2000      	movs	r0, #0
 800e90e:	e7e0      	b.n	800e8d2 <_raise_r+0x12>

0800e910 <raise>:
 800e910:	4b02      	ldr	r3, [pc, #8]	; (800e91c <raise+0xc>)
 800e912:	4601      	mov	r1, r0
 800e914:	6818      	ldr	r0, [r3, #0]
 800e916:	f7ff bfd3 	b.w	800e8c0 <_raise_r>
 800e91a:	bf00      	nop
 800e91c:	200001d0 	.word	0x200001d0

0800e920 <_kill_r>:
 800e920:	b538      	push	{r3, r4, r5, lr}
 800e922:	4d07      	ldr	r5, [pc, #28]	; (800e940 <_kill_r+0x20>)
 800e924:	2300      	movs	r3, #0
 800e926:	4604      	mov	r4, r0
 800e928:	4608      	mov	r0, r1
 800e92a:	4611      	mov	r1, r2
 800e92c:	602b      	str	r3, [r5, #0]
 800e92e:	f7f3 ff43 	bl	80027b8 <_kill>
 800e932:	1c43      	adds	r3, r0, #1
 800e934:	d102      	bne.n	800e93c <_kill_r+0x1c>
 800e936:	682b      	ldr	r3, [r5, #0]
 800e938:	b103      	cbz	r3, 800e93c <_kill_r+0x1c>
 800e93a:	6023      	str	r3, [r4, #0]
 800e93c:	bd38      	pop	{r3, r4, r5, pc}
 800e93e:	bf00      	nop
 800e940:	20000b3c 	.word	0x20000b3c

0800e944 <_getpid_r>:
 800e944:	f7f3 bf30 	b.w	80027a8 <_getpid>

0800e948 <__swhatbuf_r>:
 800e948:	b570      	push	{r4, r5, r6, lr}
 800e94a:	460c      	mov	r4, r1
 800e94c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e950:	2900      	cmp	r1, #0
 800e952:	b096      	sub	sp, #88	; 0x58
 800e954:	4615      	mov	r5, r2
 800e956:	461e      	mov	r6, r3
 800e958:	da0d      	bge.n	800e976 <__swhatbuf_r+0x2e>
 800e95a:	89a3      	ldrh	r3, [r4, #12]
 800e95c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e960:	f04f 0100 	mov.w	r1, #0
 800e964:	bf0c      	ite	eq
 800e966:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e96a:	2340      	movne	r3, #64	; 0x40
 800e96c:	2000      	movs	r0, #0
 800e96e:	6031      	str	r1, [r6, #0]
 800e970:	602b      	str	r3, [r5, #0]
 800e972:	b016      	add	sp, #88	; 0x58
 800e974:	bd70      	pop	{r4, r5, r6, pc}
 800e976:	466a      	mov	r2, sp
 800e978:	f000 f848 	bl	800ea0c <_fstat_r>
 800e97c:	2800      	cmp	r0, #0
 800e97e:	dbec      	blt.n	800e95a <__swhatbuf_r+0x12>
 800e980:	9901      	ldr	r1, [sp, #4]
 800e982:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e986:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e98a:	4259      	negs	r1, r3
 800e98c:	4159      	adcs	r1, r3
 800e98e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e992:	e7eb      	b.n	800e96c <__swhatbuf_r+0x24>

0800e994 <__smakebuf_r>:
 800e994:	898b      	ldrh	r3, [r1, #12]
 800e996:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e998:	079d      	lsls	r5, r3, #30
 800e99a:	4606      	mov	r6, r0
 800e99c:	460c      	mov	r4, r1
 800e99e:	d507      	bpl.n	800e9b0 <__smakebuf_r+0x1c>
 800e9a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e9a4:	6023      	str	r3, [r4, #0]
 800e9a6:	6123      	str	r3, [r4, #16]
 800e9a8:	2301      	movs	r3, #1
 800e9aa:	6163      	str	r3, [r4, #20]
 800e9ac:	b002      	add	sp, #8
 800e9ae:	bd70      	pop	{r4, r5, r6, pc}
 800e9b0:	ab01      	add	r3, sp, #4
 800e9b2:	466a      	mov	r2, sp
 800e9b4:	f7ff ffc8 	bl	800e948 <__swhatbuf_r>
 800e9b8:	9900      	ldr	r1, [sp, #0]
 800e9ba:	4605      	mov	r5, r0
 800e9bc:	4630      	mov	r0, r6
 800e9be:	f7fe fd99 	bl	800d4f4 <_malloc_r>
 800e9c2:	b948      	cbnz	r0, 800e9d8 <__smakebuf_r+0x44>
 800e9c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9c8:	059a      	lsls	r2, r3, #22
 800e9ca:	d4ef      	bmi.n	800e9ac <__smakebuf_r+0x18>
 800e9cc:	f023 0303 	bic.w	r3, r3, #3
 800e9d0:	f043 0302 	orr.w	r3, r3, #2
 800e9d4:	81a3      	strh	r3, [r4, #12]
 800e9d6:	e7e3      	b.n	800e9a0 <__smakebuf_r+0xc>
 800e9d8:	89a3      	ldrh	r3, [r4, #12]
 800e9da:	6020      	str	r0, [r4, #0]
 800e9dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9e0:	81a3      	strh	r3, [r4, #12]
 800e9e2:	9b00      	ldr	r3, [sp, #0]
 800e9e4:	6163      	str	r3, [r4, #20]
 800e9e6:	9b01      	ldr	r3, [sp, #4]
 800e9e8:	6120      	str	r0, [r4, #16]
 800e9ea:	b15b      	cbz	r3, 800ea04 <__smakebuf_r+0x70>
 800e9ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9f0:	4630      	mov	r0, r6
 800e9f2:	f000 f81d 	bl	800ea30 <_isatty_r>
 800e9f6:	b128      	cbz	r0, 800ea04 <__smakebuf_r+0x70>
 800e9f8:	89a3      	ldrh	r3, [r4, #12]
 800e9fa:	f023 0303 	bic.w	r3, r3, #3
 800e9fe:	f043 0301 	orr.w	r3, r3, #1
 800ea02:	81a3      	strh	r3, [r4, #12]
 800ea04:	89a3      	ldrh	r3, [r4, #12]
 800ea06:	431d      	orrs	r5, r3
 800ea08:	81a5      	strh	r5, [r4, #12]
 800ea0a:	e7cf      	b.n	800e9ac <__smakebuf_r+0x18>

0800ea0c <_fstat_r>:
 800ea0c:	b538      	push	{r3, r4, r5, lr}
 800ea0e:	4d07      	ldr	r5, [pc, #28]	; (800ea2c <_fstat_r+0x20>)
 800ea10:	2300      	movs	r3, #0
 800ea12:	4604      	mov	r4, r0
 800ea14:	4608      	mov	r0, r1
 800ea16:	4611      	mov	r1, r2
 800ea18:	602b      	str	r3, [r5, #0]
 800ea1a:	f7f3 ff2c 	bl	8002876 <_fstat>
 800ea1e:	1c43      	adds	r3, r0, #1
 800ea20:	d102      	bne.n	800ea28 <_fstat_r+0x1c>
 800ea22:	682b      	ldr	r3, [r5, #0]
 800ea24:	b103      	cbz	r3, 800ea28 <_fstat_r+0x1c>
 800ea26:	6023      	str	r3, [r4, #0]
 800ea28:	bd38      	pop	{r3, r4, r5, pc}
 800ea2a:	bf00      	nop
 800ea2c:	20000b3c 	.word	0x20000b3c

0800ea30 <_isatty_r>:
 800ea30:	b538      	push	{r3, r4, r5, lr}
 800ea32:	4d06      	ldr	r5, [pc, #24]	; (800ea4c <_isatty_r+0x1c>)
 800ea34:	2300      	movs	r3, #0
 800ea36:	4604      	mov	r4, r0
 800ea38:	4608      	mov	r0, r1
 800ea3a:	602b      	str	r3, [r5, #0]
 800ea3c:	f7f3 ff2b 	bl	8002896 <_isatty>
 800ea40:	1c43      	adds	r3, r0, #1
 800ea42:	d102      	bne.n	800ea4a <_isatty_r+0x1a>
 800ea44:	682b      	ldr	r3, [r5, #0]
 800ea46:	b103      	cbz	r3, 800ea4a <_isatty_r+0x1a>
 800ea48:	6023      	str	r3, [r4, #0]
 800ea4a:	bd38      	pop	{r3, r4, r5, pc}
 800ea4c:	20000b3c 	.word	0x20000b3c

0800ea50 <_init>:
 800ea50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea52:	bf00      	nop
 800ea54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea56:	bc08      	pop	{r3}
 800ea58:	469e      	mov	lr, r3
 800ea5a:	4770      	bx	lr

0800ea5c <_fini>:
 800ea5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea5e:	bf00      	nop
 800ea60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea62:	bc08      	pop	{r3}
 800ea64:	469e      	mov	lr, r3
 800ea66:	4770      	bx	lr
