# HDL Coder Output
## Designs created in Simulink and converted to VHDL with HDL Coder
### Transmitter From Even and Odd Bitstreams to I and Q Transmit Ports

Files for this part of the design are located in the opv_modulator dictory.
