Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 23:55:26 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1225 |          362 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             169 |           58 |
| Yes          | No                    | No                     |             286 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |              Enable Signal             |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                       |                2 |              7 |         3.50 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT       |                4 |              9 |         2.25 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0] |                4 |             11 |         2.75 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                       |                7 |             22 |         3.14 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0] |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state13 |                                                                                                                                                   |               12 |             31 |         2.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state18 |                                                                                                                                                   |                6 |             31 |         5.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state34 |                                                                                                                                                   |               11 |             31 |         2.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1  |                                                                                                                                                   |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state36 |                                                                                                                                                   |               11 |             34 |         3.09 |
|  ap_clk      |                                        | ap_rst                                                                                                                                            |               15 |             44 |         2.93 |
|  ap_clk      |                                        | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1] |               18 |             51 |         2.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state43 |                                                                                                                                                   |               18 |             63 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7  |                                                                                                                                                   |               24 |             64 |         2.67 |
|  ap_clk      |                                        |                                                                                                                                                   |              362 |           1277 |         3.53 |
+--------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


