0.7
2020.2
Oct 14 2022
05:20:55
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.sim/sim_1/synth/func/xsim/universalShiftRegister_func_synth.v,1679801734,verilog,,,,glbl;universalShiftRegister,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v,1679801252,verilog,,,,mux_4_1,,,,,,,,
