{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542627549911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542627549913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 12:39:09 2018 " "Processing started: Mon Nov 19 12:39:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542627549913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542627549913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542627549914 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542627550210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serpentin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serpentin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serpentin-montage " "Found design unit 1: serpentin-montage" {  } { { "serpentin.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentin.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550816 ""} { "Info" "ISGN_ENTITY_NAME" "1 serpentin " "Found entity 1: serpentin" {  } { { "serpentin.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentin.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hprog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hprog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hprog-montage " "Found design unit 1: hprog-montage" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550824 ""} { "Info" "ISGN_ENTITY_NAME" "1 hprog " "Found entity 1: hprog" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h100-montage " "Found design unit 1: h100-montage" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550830 ""} { "Info" "ISGN_ENTITY_NAME" "1 h100 " "Found entity 1: h100" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sept.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sept.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sept-arch " "Found design unit 1: sept-arch" {  } { { "sept.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/sept.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550837 ""} { "Info" "ISGN_ENTITY_NAME" "1 sept " "Found entity 1: sept" {  } { { "sept.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/sept.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h10-montage " "Found design unit 1: h10-montage" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550844 ""} { "Info" "ISGN_ENTITY_NAME" "1 h10 " "Found entity 1: h10" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gentick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gentick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gentick-montage " "Found design unit 1: gentick-montage" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550852 ""} { "Info" "ISGN_ENTITY_NAME" "1 gentick " "Found entity 1: gentick" {  } { { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateur-montage " "Found design unit 1: terminateur-montage" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550858 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateur " "Found entity 1: terminateur" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initiateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initiateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initiateur-Montage " "Found design unit 1: initiateur-Montage" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550865 ""} { "Info" "ISGN_ENTITY_NAME" "1 initiateur " "Found entity 1: initiateur" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateurSplit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateurSplit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateurSplit-Montage " "Found design unit 1: terminateurSplit-Montage" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550873 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateurSplit " "Found entity 1: terminateurSplit" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-montage " "Found design unit 1: rs232in-montage" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550881 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plus12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus12-Montage " "Found design unit 1: plus12-Montage" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550890 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus12 " "Found entity 1: plus12" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-montage " "Found design unit 1: rs232out-montage" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550900 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_ia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bus_ia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ia " "Found entity 1: bus_ia" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542627550908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542627550908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_ia " "Elaborating entity \"bus_ia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542627551099 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SEL1 " "Pin \"SEL1\" not connected" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 968 -352 -184 984 "SEL1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1542627551102 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SEL2 " "Pin \"SEL2\" not connected" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 936 -352 -184 952 "SEL2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1542627551102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232out rs232out:inst6 " "Elaborating entity \"rs232out\" for hierarchy \"rs232out:inst6\"" {  } { { "bus_ia.bdf" "inst6" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 336 1256 1416 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminateurSplit terminateurSplit:inst5 " "Elaborating entity \"terminateurSplit\" for hierarchy \"terminateurSplit:inst5\"" {  } { { "bus_ia.bdf" "inst5" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 352 968 1160 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminateur terminateur:inst3 " "Elaborating entity \"terminateur\" for hierarchy \"terminateur:inst3\"" {  } { { "bus_ia.bdf" "inst3" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 320 536 760 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus12 plus12:inst2 " "Elaborating entity \"plus12\" for hierarchy \"plus12:inst2\"" {  } { { "bus_ia.bdf" "inst2" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 336 232 440 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug plus12.vhd(69) " "VHDL Signal Declaration warning at plus12.vhd(69): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542627551126 "|bus_ia|plus12:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gentick gentick:inst8 " "Elaborating entity \"gentick\" for hierarchy \"gentick:inst8\"" {  } { { "bus_ia.bdf" "inst8" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 328 -160 48 472 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiateur initiateur:inst " "Elaborating entity \"initiateur\" for hierarchy \"initiateur:inst\"" {  } { { "bus_ia.bdf" "inst" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 352 -488 -280 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232in rs232in:inst4 " "Elaborating entity \"rs232in\" for hierarchy \"rs232in:inst4\"" {  } { { "bus_ia.bdf" "inst4" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 368 -832 -664 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h10 h10:inst9 " "Elaborating entity \"h10\" for hierarchy \"h10:inst9\"" {  } { { "bus_ia.bdf" "inst9" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 600 784 912 712 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h100 h100:inst7 " "Elaborating entity \"h100\" for hierarchy \"h100:inst7\"" {  } { { "bus_ia.bdf" "inst7" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 624 136 272 736 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hprog hprog:inst1 " "Elaborating entity \"hprog\" for hierarchy \"hprog:inst1\"" {  } { { "bus_ia.bdf" "inst1" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 672 352 480 816 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542627551154 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V_E hprog.vhd(72) " "VHDL Process Statement warning at hprog.vhd(72): signal \"V_E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542627551156 "|bus_ia|hprog:inst1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 54 -1 0 } } { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } } { "gentick.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/gentick.vhd" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1542627551720 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1542627551720 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hprog:inst1\|C\[7\] hprog:inst1\|C\[7\]~_emulated hprog:inst1\|C\[7\]~1 " "Register \"hprog:inst1\|C\[7\]\" is converted into an equivalent circuit using register \"hprog:inst1\|C\[7\]~_emulated\" and latch \"hprog:inst1\|C\[7\]~1\"" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542627551721 "|bus_ia|hprog:inst1|C[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hprog:inst1\|C\[6\] hprog:inst1\|C\[6\]~_emulated hprog:inst1\|C\[6\]~5 " "Register \"hprog:inst1\|C\[6\]\" is converted into an equivalent circuit using register \"hprog:inst1\|C\[6\]~_emulated\" and latch \"hprog:inst1\|C\[6\]~5\"" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542627551721 "|bus_ia|hprog:inst1|C[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hprog:inst1\|C\[5\] hprog:inst1\|C\[5\]~_emulated hprog:inst1\|C\[5\]~9 " "Register \"hprog:inst1\|C\[5\]\" is converted into an equivalent circuit using register \"hprog:inst1\|C\[5\]~_emulated\" and latch \"hprog:inst1\|C\[5\]~9\"" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542627551721 "|bus_ia|hprog:inst1|C[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hprog:inst1\|C\[4\] hprog:inst1\|C\[4\]~_emulated hprog:inst1\|C\[4\]~13 " "Register \"hprog:inst1\|C\[4\]\" is converted into an equivalent circuit using register \"hprog:inst1\|C\[4\]~_emulated\" and latch \"hprog:inst1\|C\[4\]~13\"" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542627551721 "|bus_ia|hprog:inst1|C[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hprog:inst1\|C\[3\] hprog:inst1\|C\[3\]~_emulated hprog:inst1\|C\[3\]~17 " "Register \"hprog:inst1\|C\[3\]\" is converted into an equivalent circuit using register \"hprog:inst1\|C\[3\]~_emulated\" and latch \"hprog:inst1\|C\[3\]~17\"" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542627551721 "|bus_ia|hprog:inst1|C[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hprog:inst1\|C\[2\] hprog:inst1\|C\[2\]~_emulated hprog:inst1\|C\[2\]~21 " "Register \"hprog:inst1\|C\[2\]\" is converted into an equivalent circuit using register \"hprog:inst1\|C\[2\]~_emulated\" and latch \"hprog:inst1\|C\[2\]~21\"" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542627551721 "|bus_ia|hprog:inst1|C[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hprog:inst1\|C\[1\] hprog:inst1\|C\[1\]~_emulated hprog:inst1\|C\[1\]~25 " "Register \"hprog:inst1\|C\[1\]\" is converted into an equivalent circuit using register \"hprog:inst1\|C\[1\]~_emulated\" and latch \"hprog:inst1\|C\[1\]~25\"" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542627551721 "|bus_ia|hprog:inst1|C[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hprog:inst1\|C\[0\] hprog:inst1\|C\[0\]~_emulated hprog:inst1\|C\[0\]~29 " "Register \"hprog:inst1\|C\[0\]\" is converted into an equivalent circuit using register \"hprog:inst1\|C\[0\]~_emulated\" and latch \"hprog:inst1\|C\[0\]~29\"" {  } { { "hprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/hprog.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542627551721 "|bus_ia|hprog:inst1|C[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1542627551721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542627552097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542627552097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEL1 " "No output dependent on input pin \"SEL1\"" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 968 -352 -184 984 "SEL1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542627552220 "|bus_ia|SEL1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEL2 " "No output dependent on input pin \"SEL2\"" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { { 936 -352 -184 952 "SEL2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542627552220 "|bus_ia|SEL2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1542627552220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "564 " "Implemented 564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542627552221 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542627552221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "549 " "Implemented 549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542627552221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542627552221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542627552240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 12:39:12 2018 " "Processing ended: Mon Nov 19 12:39:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542627552240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542627552240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542627552240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542627552240 ""}
