
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2024.2-SP1.2 <build 187561>)
| Date         : Wed Feb 11 11:35:52 2026
| Design       : Tieta_Feiteng_2001_top
| Device       : PGC7KD
| Speed Grade  : -6
| Package      : MBG400
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                 
************************************************************************************************************************************************
                                                                                          Clock   Non-clock                                     
 Clock                    Period       Waveform            Type                           Loads       Loads  Sources                            
------------------------------------------------------------------------------------------------------------------------------------------------
 i_CLK_C42_IN_25M         40.0000      {0.0000 20.0000}    Declared                           0           2  {i_CLK_C42_IN_25M}                 
   clk_50m                20.0000      {0.0000 10.0000}    Generated (i_CLK_C42_IN_25M)    1413           0  {pll_inst/u_pll_e2/goppll/CLKOUT0} 
   clk_25m                40.0000      {0.0000 20.0000}    Generated (i_CLK_C42_IN_25M)       0           0  {pll_inst/u_pll_e2/goppll/CLKOUT1} 
================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                    50.0000 MHz    114.7974 MHz        20.0000         8.7110         11.289
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     11.289       0.000              0           4990
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.394       0.000              0           4990
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     13.495       0.000              0           1280
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      1.141       0.000              0           1280
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.380       0.000              0           1413
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     14.616       0.000              0           4990
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.256       0.000              0           4990
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     15.919       0.000              0           1280
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.700       0.000              0           1280
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.530       0.000              0           1413
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.717
  Clock Pessimism Removal :  1.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.405       6.717         ntclkbufg_0      
 CLMS_63_163/CLK                                                           r       pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/CLK

 CLMS_63_163/Q2                    tco                   0.374       7.091 f       pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.917       8.008         scpld_to_mcpld_p2s_data[241]
 CLMS_63_151/Y1                    td                    0.241       8.249 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.353       8.602         _N4910           
 CLMA_63_150/Y3                    td                    0.325       8.927 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        1.108      10.035         scpld_to_mcpld_p2s_data[272]
 CLMA_63_126/Y3                    td                    0.364      10.399 f       scpld_to_mcpld_p2s_data[120:115]_2/gateop/F
                                   net (fanout=2)        0.926      11.325         scpld_to_mcpld_p2s_data[120]
 CLMS_87_145/Y6AB                  td                    0.373      11.698 f       inst_i2c_bios_reg/N587_38[5]_muxf6/F
                                   net (fanout=1)        1.115      12.813         inst_i2c_bios_reg/_N1724
 CLMA_93_102/Y3                    td                    0.322      13.135 f       inst_i2c_bios_reg/N587_40[5]/gateop/F
                                   net (fanout=1)        0.588      13.723         inst_i2c_bios_reg/_N1740
 CLMS_87_97/Y1                     td                    0.294      14.017 r       inst_i2c_bios_reg/N587_51[5]/gateop/F
                                   net (fanout=1)        0.657      14.674         _N1828           
 CLMA_69_84/B0                                                             r       inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  14.674         Logic Levels: 6  
                                                                                   Logic: 2.293ns(28.817%), Route: 5.664ns(71.183%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177      23.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.327      25.244         ntclkbufg_0      
 CLMA_69_84/CLK                                                            r       inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.395      26.639                          
 clock uncertainty                                      -0.150      26.489                          

 Setup time                                             -0.526      25.963                          

 Data required time                                                 25.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.963                          
 Data arrival time                                                  14.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.289                          
====================================================================================================

====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.717
  Clock Pessimism Removal :  1.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.405       6.717         ntclkbufg_0      
 CLMS_63_163/CLK                                                           r       pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/CLK

 CLMS_63_163/Q2                    tco                   0.374       7.091 f       pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.917       8.008         scpld_to_mcpld_p2s_data[241]
 CLMS_63_151/Y1                    td                    0.241       8.249 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.353       8.602         _N4910           
 CLMA_63_150/Y3                    td                    0.325       8.927 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        0.648       9.575         scpld_to_mcpld_p2s_data[272]
 CLMS_63_139/Y2                    td                    0.350       9.925 f       N512/gateop/F    
                                   net (fanout=2)        1.035      10.960         scpld_to_mcpld_p2s_data[127]
 CLMS_87_145/Y6CD                  td                    0.586      11.546 f       inst_i2c_bios_reg/N587_38[4]_muxf6_perm/Z
                                   net (fanout=1)        1.122      12.668         inst_i2c_bios_reg/_N1723
 CLMA_93_120/Y3                    td                    0.322      12.990 f       inst_i2c_bios_reg/N587_40[4]/gateop/F
                                   net (fanout=1)        0.654      13.644         inst_i2c_bios_reg/_N1739
 CLMA_87_102/Y1                    td                    0.295      13.939 f       inst_i2c_bios_reg/N587_51[4]/gateop/F
                                   net (fanout=1)        0.918      14.857         _N1827           
 CLMA_69_84/A0                                                             f       inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  14.857         Logic Levels: 6  
                                                                                   Logic: 2.493ns(30.627%), Route: 5.647ns(69.373%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177      23.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.327      25.244         ntclkbufg_0      
 CLMA_69_84/CLK                                                            r       inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.395      26.639                          
 clock uncertainty                                      -0.150      26.489                          

 Setup time                                             -0.277      26.212                          

 Data required time                                                 26.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.212                          
 Data arrival time                                                  14.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.355                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_p2s/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.237
  Launch Clock Delay      :  6.713
  Clock Pessimism Removal :  1.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.401       6.713         ntclkbufg_0      
 CLMS_51_151/CLK                                                           r       inst_scpld_to_mcpld_p2s/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_51_151/Q0                    tco                   0.372       7.085 f       inst_scpld_to_mcpld_p2s/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=74)       3.176      10.261         inst_scpld_to_mcpld_p2s/cnt [0]
 CLMS_105_60/Y6AB                  td                    0.261      10.522 f       inst_scpld_to_mcpld_p2s/N42_908_muxf6/F
                                   net (fanout=1)        2.003      12.525         inst_scpld_to_mcpld_p2s/_N1527
 CLMS_51_144/Y3                    td                    0.364      12.889 f       inst_scpld_to_mcpld_p2s/N42_910/gateop_perm/Z
                                   net (fanout=1)        0.588      13.477         inst_scpld_to_mcpld_p2s/_N1529
 CLMA_57_138/Y3                    td                    0.548      14.025 f       inst_scpld_to_mcpld_p2s/N42_914_muxf8/F
                                   net (fanout=1)        0.736      14.761         inst_scpld_to_mcpld_p2s/_N1533
 CLMS_51_145/A4                                                            f       inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.761         Logic Levels: 3  
                                                                                   Logic: 1.545ns(19.197%), Route: 6.503ns(80.803%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177      23.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.320      25.237         ntclkbufg_0      
 CLMS_51_145/CLK                                                           r       inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.431      26.668                          
 clock uncertainty                                      -0.150      26.518                          

 Setup time                                             -0.217      26.301                          

 Data required time                                                 26.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.301                          
 Data arrival time                                                  14.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.540                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po[58]/opit_0_inv/CLK
Endpoint    : mcpld_to_scpld_data_filter[54]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.716
  Launch Clock Delay      :  5.241
  Clock Pessimism Removal :  -1.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177       3.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.324       5.241         ntclkbufg_0      
 CLMA_111_162/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[58]/opit_0_inv/CLK

 CLMA_111_162/Q2                   tco                   0.338       5.579 f       inst_mcpld_to_scpld_s2p/po[58]/opit_0_inv/Q
                                   net (fanout=1)        0.160       5.739         mcpld_to_scpld_s2p_data[58]
 CLMS_111_163/M2                                                           f       mcpld_to_scpld_data_filter[54]/opit_0_inv/D

 Data arrival time                                                   5.739         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.871%), Route: 0.160ns(32.129%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.404       6.716         ntclkbufg_0      
 CLMS_111_163/CLK                                                          r       mcpld_to_scpld_data_filter[54]/opit_0_inv/CLK
 clock pessimism                                        -1.431       5.285                          
 clock uncertainty                                       0.000       5.285                          

 Hold time                                               0.060       5.345                          

 Data required time                                                  5.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.345                          
 Data arrival time                                                   5.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po_r[35]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[35]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.720
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177       3.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.327       5.244         ntclkbufg_0      
 CLMA_87_96/CLK                                                            r       inst_mcpld_to_scpld_s2p/po_r[35]/opit_0_inv_L5Q_perm/CLK

 CLMA_87_96/Q2                     tco                   0.338       5.582 f       inst_mcpld_to_scpld_s2p/po_r[35]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.165       5.747         inst_mcpld_to_scpld_s2p/po_r [35]
 CLMS_87_97/M1                                                             f       inst_mcpld_to_scpld_s2p/po[35]/opit_0_inv/D

 Data arrival time                                                   5.747         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.197%), Route: 0.165ns(32.803%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.408       6.720         ntclkbufg_0      
 CLMS_87_97/CLK                                                            r       inst_mcpld_to_scpld_s2p/po[35]/opit_0_inv/CLK
 clock pessimism                                        -1.431       5.289                          
 clock uncertainty                                       0.000       5.289                          

 Hold time                                               0.060       5.349                          

 Data required time                                                  5.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.349                          
 Data arrival time                                                   5.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po_r[62]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[62]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.715
  Launch Clock Delay      :  5.240
  Clock Pessimism Removal :  -1.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177       3.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.323       5.240         ntclkbufg_0      
 CLMA_111_156/CLK                                                          r       inst_mcpld_to_scpld_s2p/po_r[62]/opit_0_inv_L5Q_perm/CLK

 CLMA_111_156/Q2                   tco                   0.338       5.578 f       inst_mcpld_to_scpld_s2p/po_r[62]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.165       5.743         inst_mcpld_to_scpld_s2p/po_r [62]
 CLMS_111_157/M2                                                           f       inst_mcpld_to_scpld_s2p/po[62]/opit_0_inv/D

 Data arrival time                                                   5.743         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.197%), Route: 0.165ns(32.803%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.403       6.715         ntclkbufg_0      
 CLMS_111_157/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[62]/opit_0_inv/CLK
 clock pessimism                                        -1.431       5.284                          
 clock uncertainty                                       0.000       5.284                          

 Hold time                                               0.060       5.344                          

 Data required time                                                  5.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.344                          
 Data arrival time                                                   5.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.241
  Launch Clock Delay      :  6.735
  Clock Pessimism Removal :  1.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.423       6.735         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.373       7.108 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      3.659      10.767         pon_reset_n      
 CLMA_57_162/Y1                    td                    0.348      11.115 f       N90_0/gateop/Z   
                                   net (fanout=7)        1.253      12.368         pvt_gpi_riser2_inst/reset_n_inv
 CLMS_63_157/RS                                                            f       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.368         Logic Levels: 1  
                                                                                   Logic: 0.721ns(12.800%), Route: 4.912ns(87.200%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177      23.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.324      25.241         ntclkbufg_0      
 CLMS_63_157/CLK                                                           r       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.395      26.636                          
 clock uncertainty                                      -0.150      26.486                          

 Recovery time                                          -0.623      25.863                          

 Data required time                                                 25.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.863                          
 Data arrival time                                                  12.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.495                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : pvt_gpi_riser2_inst/par_data[5]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.241
  Launch Clock Delay      :  6.735
  Clock Pessimism Removal :  1.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.423       6.735         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.373       7.108 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      3.659      10.767         pon_reset_n      
 CLMA_57_162/Y1                    td                    0.348      11.115 f       N90_0/gateop/Z   
                                   net (fanout=7)        1.253      12.368         pvt_gpi_riser2_inst/reset_n_inv
 CLMS_63_157/RS                                                            f       pvt_gpi_riser2_inst/par_data[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.368         Logic Levels: 1  
                                                                                   Logic: 0.721ns(12.800%), Route: 4.912ns(87.200%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177      23.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.324      25.241         ntclkbufg_0      
 CLMS_63_157/CLK                                                           r       pvt_gpi_riser2_inst/par_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.395      26.636                          
 clock uncertainty                                      -0.150      26.486                          

 Recovery time                                          -0.623      25.863                          

 Data required time                                                 25.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.863                          
 Data arrival time                                                  12.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.495                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[16]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.241
  Launch Clock Delay      :  6.735
  Clock Pessimism Removal :  1.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.423       6.735         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.373       7.108 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      4.869      11.977         pon_reset_n      
 CLMA_129_168/RS                                                           f       inst_mcpld_to_scpld_s2p/po[16]/opit_0_inv/RS

 Data arrival time                                                  11.977         Logic Levels: 0  
                                                                                   Logic: 0.373ns(7.116%), Route: 4.869ns(92.884%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177      23.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.324      25.241         ntclkbufg_0      
 CLMA_129_168/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[16]/opit_0_inv/CLK
 clock pessimism                                         1.395      26.636                          
 clock uncertainty                                      -0.150      26.486                          

 Recovery time                                          -0.623      25.863                          

 Data required time                                                 25.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.863                          
 Data arrival time                                                  11.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.886                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.727
  Launch Clock Delay      :  5.259
  Clock Pessimism Removal :  -1.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177       3.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.342       5.259         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.336       5.595 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      0.721       6.316         pon_reset_n      
 CLMS_51_25/RSCO                   td                    0.157       6.473 f       uart_master_u12/wait_time[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.473         ntR243           
 CLMS_51_31/RSCI                                                           f       uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   6.473         Logic Levels: 1  
                                                                                   Logic: 0.493ns(40.610%), Route: 0.721ns(59.390%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.415       6.727         ntclkbufg_0      
 CLMS_51_31/CLK                                                            r       uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -1.395       5.332                          
 clock uncertainty                                       0.000       5.332                          

 Removal time                                            0.000       5.332                          

 Data required time                                                  5.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.332                          
 Data arrival time                                                   6.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.141                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.727
  Launch Clock Delay      :  5.259
  Clock Pessimism Removal :  -1.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177       3.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.342       5.259         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.336       5.595 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      0.721       6.316         pon_reset_n      
 CLMS_51_25/RSCO                   td                    0.157       6.473 f       uart_master_u12/wait_time[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.473         ntR243           
 CLMS_51_31/RSCI                                                           f       uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.473         Logic Levels: 1  
                                                                                   Logic: 0.493ns(40.610%), Route: 0.721ns(59.390%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.415       6.727         ntclkbufg_0      
 CLMS_51_31/CLK                                                            r       uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.395       5.332                          
 clock uncertainty                                       0.000       5.332                          

 Removal time                                            0.000       5.332                          

 Data required time                                                  5.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.332                          
 Data arrival time                                                   6.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.141                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u7/bps_count_bit[1]/opit_0_inv_A2Q1/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.722
  Launch Clock Delay      :  5.259
  Clock Pessimism Removal :  -1.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_10      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.177       3.618         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.673 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.673         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.017 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.651         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.917 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.342       5.259         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.336       5.595 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      0.767       6.362         pon_reset_n      
 CLMA_45_42/RSCO                   td                    0.157       6.519 f       sync_cpu_data_low/dout[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.519         ntR233           
 CLMA_45_48/RSCI                                                           f       uart_master_u7/bps_count_bit[1]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   6.519         Logic Levels: 1  
                                                                                   Logic: 0.493ns(39.127%), Route: 0.767ns(60.873%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.410       6.722         ntclkbufg_0      
 CLMA_45_48/CLK                                                            r       uart_master_u7/bps_count_bit[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -1.395       5.327                          
 clock uncertainty                                       0.000       5.327                          

 Removal time                                            0.000       5.327                          

 Data required time                                                  5.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.327                          
 Data arrival time                                                   6.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.192                          
====================================================================================================

====================================================================================================

Startpoint  : inst_i2c_inf/sda_r[1]/opit_0_inv/CLK
Endpoint    : io_CPU0_D0_I2C1_PE_STRAP_SDA (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.410       6.722         ntclkbufg_0      
 CLMS_39_55/CLK                                                            r       inst_i2c_inf/sda_r[1]/opit_0_inv/CLK

 CLMS_39_55/Q1                     tco                   0.374       7.096 f       inst_i2c_inf/sda_r[1]/opit_0_inv/Q
                                   net (fanout=11)       1.565       8.661         inst_i2c_inf/sda_r [1]
 CLMA_57_66/Y1                     td                    0.241       8.902 f       inst_i2c_inf/N62_3/gateop_perm/Z
                                   net (fanout=4)        0.865       9.767         inst_i2c_inf/start_con
 CLMS_57_73/Y3                     td                    0.325      10.092 f       inst_i2c_inf/N201_3/gateop_perm/Z
                                   net (fanout=1)        0.747      10.839         inst_i2c_inf/_N5177
 CLMS_57_79/Y0                     td                    0.355      11.194 f       inst_i2c_inf/N201_4/gateop_perm/Z
                                   net (fanout=2)        0.740      11.934         inst_i2c_inf/N201
 CLMS_51_85/Y3                     td                    0.325      12.259 f       inst_i2c_inf/sda_oe_3/gateop/F
                                   net (fanout=1)        1.559      13.818         inst_i2c_inf/sda_oe_inv
 IOL_10_38/TQ                      td                    0.284      14.102 f       inst_i2c_inf.sda_tri/opit_1/T
                                   net (fanout=1)        0.000      14.102         inst_i2c_inf.sda_tri/ntT
 IOBS_0_37/PAD                     tse                   2.518      16.620 f       inst_i2c_inf.sda_tri/opit_0/IO
                                   net (fanout=1)        0.072      16.692         nt_io_CPU0_D0_I2C1_PE_STRAP_SDA
 A3                                                                        f       io_CPU0_D0_I2C1_PE_STRAP_SDA (port)

 Data arrival time                                                  16.692         Logic Levels: 6  
                                                                                   Logic: 4.422ns(44.353%), Route: 5.548ns(55.647%)
====================================================================================================

====================================================================================================

Startpoint  : mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK
Endpoint    : io_MCIO_PWR_EN5_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.408       6.720         ntclkbufg_0      
 CLMS_105_79/CLK                                                           r       mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK

 CLMS_105_79/Q0                    tco                   0.372       7.092 f       mcpld_to_scpld_data_filter[270]/opit_0_inv/Q
                                   net (fanout=15)       1.555       8.647         mcpld_to_scpld_data_filter[270]
 CLMA_45_90/Y3                     td                    0.325       8.972 f       uart_master_u10/N438/gateop_perm/Z
                                   net (fanout=1)        2.585      11.557         _N13             
 IOL_28_242/DQ                     td                    0.451      12.008 f       uart_master_u10.ser_data_tri/opit_1/O
                                   net (fanout=1)        0.000      12.008         uart_master_u10.ser_data_tri/ntO
 IOBS_26_246/PAD                   td                    2.518      14.526 f       uart_master_u10.ser_data_tri/opit_0/IO
                                   net (fanout=1)        0.052      14.578         nt_io_MCIO_PWR_EN5_R
 D20                                                                       f       io_MCIO_PWR_EN5_R (port)

 Data arrival time                                                  14.578         Logic Levels: 3  
                                                                                   Logic: 3.666ns(46.653%), Route: 4.192ns(53.347%)
====================================================================================================

====================================================================================================

Startpoint  : uart_master_u5/read_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : io_MCIO_PWR_EN3_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_10      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.862       4.614         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.687 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.687         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.148 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.958         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.312 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.407       6.719         ntclkbufg_0      
 CLMA_111_78/CLK                                                           r       uart_master_u5/read_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_111_78/Q1                    tco                   0.374       7.093 f       uart_master_u5/read_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.648       7.741         uart_master_u5/read_flag
 CLMS_105_78/Y3                    td                    0.364       8.105 f       uart_master_u5/ser_data_tri_en_1/gateop_perm/Z
                                   net (fanout=1)        3.556      11.661         uart_master_u5/ser_data_tri_en_1
 IOL_34_241/TQ                     td                    0.284      11.945 f       uart_master_u5.ser_data_tri/opit_1/T
                                   net (fanout=1)        0.000      11.945         uart_master_u5.ser_data_tri/ntT
 IOBS_33_246/PAD                   tse                   2.518      14.463 f       uart_master_u5.ser_data_tri/opit_0/IO
                                   net (fanout=1)        0.064      14.527         nt_io_MCIO_PWR_EN3_R
 E20                                                                       f       io_MCIO_PWR_EN3_R (port)

 Data arrival time                                                  14.527         Logic Levels: 3  
                                                                                   Logic: 3.540ns(45.338%), Route: 4.268ns(54.662%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm/L3
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.937       0.988 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.988         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.110       1.098 r       gopIOLDLYS_85/IDLY_OUT
                                   net (fanout=1)        0.000       1.098         ntioldly_84      
 IOL_154_58/Y                      td                    0.324       1.422 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.537       1.959         nt_i_P12V_STBY_SNS_ALERT
 CLMS_141_55/C3                                                            r       db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.959         Logic Levels: 3  
                                                                                   Logic: 1.371ns(69.985%), Route: 0.588ns(30.015%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm/L4
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.937       0.988 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.988         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.110       1.098 r       gopIOLDLYS_85/IDLY_OUT
                                   net (fanout=1)        0.000       1.098         ntioldly_84      
 IOL_154_58/Y                      td                    0.324       1.422 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.537       1.959         nt_i_P12V_STBY_SNS_ALERT
 CLMS_141_55/B4                                                            r       db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.959         Logic Levels: 3  
                                                                                   Logic: 1.371ns(69.985%), Route: 0.588ns(30.015%)
====================================================================================================

====================================================================================================

Startpoint  : i_CPLD_M_S_SGPIO_LD_N (port)
Endpoint    : inst_scpld_to_mcpld_p2s/sld_n_r[0]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B13                                                     0.000       0.000 r       i_CPLD_M_S_SGPIO_LD_N (port)
                                   net (fanout=1)        0.059       0.059         i_CPLD_M_S_SGPIO_LD_N
 IOBS_0_145/DIN                    td                    0.937       0.996 r       i_CPLD_M_S_SGPIO_LD_N_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.996         i_CPLD_M_S_SGPIO_LD_N_ibuf/ntD
 IOLDLYS_9_146/Z                   td                    0.110       1.106 r       gopIOLDLYS_20/IDLY_OUT
                                   net (fanout=1)        0.000       1.106         ntioldly_19      
 IOL_10_146/Y                      td                    0.324       1.430 r       i_CPLD_M_S_SGPIO_LD_N_ibuf/opit_1/OUT
                                   net (fanout=2)        0.577       2.007         nt_i_CPLD_M_S_SGPIO_LD_N
 CLMS_39_145/M0                                                            r       inst_scpld_to_mcpld_p2s/sld_n_r[0]/opit_0_inv/D

 Data arrival time                                                   2.007         Logic Levels: 3  
                                                                                   Logic: 1.371ns(68.311%), Route: 0.636ns(31.689%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMA_57_78/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMA_57_78/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/opit_0_inv/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_51_91/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.232       3.966         ntclkbufg_0      
 CLMS_63_163/CLK                                                           r       pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/CLK

 CLMS_63_163/Q2                    tco                   0.221       4.187 f       pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.574       4.761         scpld_to_mcpld_p2s_data[241]
 CLMS_63_151/Y1                    td                    0.143       4.904 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.220       5.124         _N4910           
 CLMA_63_150/Y3                    td                    0.192       5.316 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        0.696       6.012         scpld_to_mcpld_p2s_data[272]
 CLMA_63_126/Y3                    td                    0.216       6.228 f       scpld_to_mcpld_p2s_data[120:115]_2/gateop/F
                                   net (fanout=2)        0.600       6.828         scpld_to_mcpld_p2s_data[120]
 CLMS_87_145/Y6AB                  td                    0.221       7.049 f       inst_i2c_bios_reg/N587_38[5]_muxf6/F
                                   net (fanout=1)        0.698       7.747         inst_i2c_bios_reg/_N1724
 CLMA_93_102/Y3                    td                    0.190       7.937 f       inst_i2c_bios_reg/N587_40[5]/gateop/F
                                   net (fanout=1)        0.367       8.304         inst_i2c_bios_reg/_N1740
 CLMS_87_97/Y1                     td                    0.174       8.478 f       inst_i2c_bios_reg/N587_51[5]/gateop/F
                                   net (fanout=1)        0.439       8.917         _N1828           
 CLMA_69_84/B0                                                             f       inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.917         Logic Levels: 6  
                                                                                   Logic: 1.357ns(27.409%), Route: 3.594ns(72.591%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207      23.407         ntclkbufg_0      
 CLMA_69_84/CLK                                                            r       inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.534      23.941                          
 clock uncertainty                                      -0.150      23.791                          

 Setup time                                             -0.258      23.533                          

 Data required time                                                 23.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.533                          
 Data arrival time                                                   8.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.616                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_p2s/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.228       3.962         ntclkbufg_0      
 CLMS_51_151/CLK                                                           r       inst_scpld_to_mcpld_p2s/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_51_151/Q0                    tco                   0.220       4.182 f       inst_scpld_to_mcpld_p2s/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=74)       2.033       6.215         inst_scpld_to_mcpld_p2s/cnt [0]
 CLMS_105_60/Y6AB                  td                    0.153       6.368 f       inst_scpld_to_mcpld_p2s/N42_908_muxf6/F
                                   net (fanout=1)        1.302       7.670         inst_scpld_to_mcpld_p2s/_N1527
 CLMS_51_144/Y3                    td                    0.216       7.886 f       inst_scpld_to_mcpld_p2s/N42_910/gateop_perm/Z
                                   net (fanout=1)        0.366       8.252         inst_scpld_to_mcpld_p2s/_N1529
 CLMA_57_138/Y3                    td                    0.324       8.576 f       inst_scpld_to_mcpld_p2s/N42_914_muxf8/F
                                   net (fanout=1)        0.459       9.035         inst_scpld_to_mcpld_p2s/_N1533
 CLMS_51_145/A4                                                            f       inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.035         Logic Levels: 3  
                                                                                   Logic: 0.913ns(17.997%), Route: 4.160ns(82.003%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.200      23.400         ntclkbufg_0      
 CLMS_51_145/CLK                                                           r       inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.550      23.950                          
 clock uncertainty                                      -0.150      23.800                          

 Setup time                                             -0.128      23.672                          

 Data required time                                                 23.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.672                          
 Data arrival time                                                   9.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.637                          
====================================================================================================

====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.232       3.966         ntclkbufg_0      
 CLMS_63_163/CLK                                                           r       pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/CLK

 CLMS_63_163/Q2                    tco                   0.221       4.187 f       pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.574       4.761         scpld_to_mcpld_p2s_data[241]
 CLMS_63_151/Y1                    td                    0.143       4.904 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.220       5.124         _N4910           
 CLMA_63_150/Y3                    td                    0.192       5.316 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        0.405       5.721         scpld_to_mcpld_p2s_data[272]
 CLMS_63_139/Y2                    td                    0.207       5.928 f       N512/gateop/F    
                                   net (fanout=2)        0.665       6.593         scpld_to_mcpld_p2s_data[127]
 CLMS_87_145/Y6CD                  td                    0.347       6.940 f       inst_i2c_bios_reg/N587_38[4]_muxf6_perm/Z
                                   net (fanout=1)        0.704       7.644         inst_i2c_bios_reg/_N1723
 CLMA_93_120/Y3                    td                    0.190       7.834 f       inst_i2c_bios_reg/N587_40[4]/gateop/F
                                   net (fanout=1)        0.409       8.243         inst_i2c_bios_reg/_N1739
 CLMA_87_102/Y1                    td                    0.174       8.417 f       inst_i2c_bios_reg/N587_51[4]/gateop/F
                                   net (fanout=1)        0.573       8.990         _N1827           
 CLMA_69_84/A0                                                             f       inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.990         Logic Levels: 6  
                                                                                   Logic: 1.474ns(29.339%), Route: 3.550ns(70.661%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207      23.407         ntclkbufg_0      
 CLMA_69_84/CLK                                                            r       inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.534      23.941                          
 clock uncertainty                                      -0.150      23.791                          

 Setup time                                             -0.163      23.628                          

 Data required time                                                 23.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.628                          
 Data arrival time                                                   8.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.638                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po[58]/opit_0_inv/CLK
Endpoint    : mcpld_to_scpld_data_filter[54]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.965
  Launch Clock Delay      :  3.404
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.204       3.404         ntclkbufg_0      
 CLMA_111_162/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[58]/opit_0_inv/CLK

 CLMA_111_162/Q2                   tco                   0.202       3.606 r       inst_mcpld_to_scpld_s2p/po[58]/opit_0_inv/Q
                                   net (fanout=1)        0.068       3.674         mcpld_to_scpld_s2p_data[58]
 CLMS_111_163/M2                                                           r       mcpld_to_scpld_data_filter[54]/opit_0_inv/D

 Data arrival time                                                   3.674         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.815%), Route: 0.068ns(25.185%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.231       3.965         ntclkbufg_0      
 CLMS_111_163/CLK                                                          r       mcpld_to_scpld_data_filter[54]/opit_0_inv/CLK
 clock pessimism                                        -0.550       3.415                          
 clock uncertainty                                       0.000       3.415                          

 Hold time                                               0.003       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po_r[35]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[35]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.968
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207       3.407         ntclkbufg_0      
 CLMA_87_96/CLK                                                            r       inst_mcpld_to_scpld_s2p/po_r[35]/opit_0_inv_L5Q_perm/CLK

 CLMA_87_96/Q2                     tco                   0.202       3.609 r       inst_mcpld_to_scpld_s2p/po_r[35]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.071       3.680         inst_mcpld_to_scpld_s2p/po_r [35]
 CLMS_87_97/M1                                                             r       inst_mcpld_to_scpld_s2p/po[35]/opit_0_inv/D

 Data arrival time                                                   3.680         Logic Levels: 0  
                                                                                   Logic: 0.202ns(73.993%), Route: 0.071ns(26.007%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.234       3.968         ntclkbufg_0      
 CLMS_87_97/CLK                                                            r       inst_mcpld_to_scpld_s2p/po[35]/opit_0_inv/CLK
 clock pessimism                                        -0.550       3.418                          
 clock uncertainty                                       0.000       3.418                          

 Hold time                                               0.004       3.422                          

 Data required time                                                  3.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.422                          
 Data arrival time                                                   3.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po_r[62]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[62]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.964
  Launch Clock Delay      :  3.403
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.203       3.403         ntclkbufg_0      
 CLMA_111_156/CLK                                                          r       inst_mcpld_to_scpld_s2p/po_r[62]/opit_0_inv_L5Q_perm/CLK

 CLMA_111_156/Q2                   tco                   0.202       3.605 r       inst_mcpld_to_scpld_s2p/po_r[62]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.071       3.676         inst_mcpld_to_scpld_s2p/po_r [62]
 CLMS_111_157/M2                                                           r       inst_mcpld_to_scpld_s2p/po[62]/opit_0_inv/D

 Data arrival time                                                   3.676         Logic Levels: 0  
                                                                                   Logic: 0.202ns(73.993%), Route: 0.071ns(26.007%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.230       3.964         ntclkbufg_0      
 CLMS_111_157/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[62]/opit_0_inv/CLK
 clock pessimism                                        -0.550       3.414                          
 clock uncertainty                                       0.000       3.414                          

 Hold time                                               0.003       3.417                          

 Data required time                                                  3.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.417                          
 Data arrival time                                                   3.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.979
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.245       3.979         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.221       4.200 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      2.311       6.511         pon_reset_n      
 CLMA_57_162/Y1                    td                    0.206       6.717 f       N90_0/gateop/Z   
                                   net (fanout=7)        0.783       7.500         pvt_gpi_riser2_inst/reset_n_inv
 CLMS_63_157/RS                                                            f       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.500         Logic Levels: 1  
                                                                                   Logic: 0.427ns(12.127%), Route: 3.094ns(87.873%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.204      23.404         ntclkbufg_0      
 CLMS_63_157/CLK                                                           r       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.534      23.938                          
 clock uncertainty                                      -0.150      23.788                          

 Recovery time                                          -0.369      23.419                          

 Data required time                                                 23.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.419                          
 Data arrival time                                                   7.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.919                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : pvt_gpi_riser2_inst/par_data[5]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.979
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.245       3.979         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.221       4.200 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      2.311       6.511         pon_reset_n      
 CLMA_57_162/Y1                    td                    0.206       6.717 f       N90_0/gateop/Z   
                                   net (fanout=7)        0.783       7.500         pvt_gpi_riser2_inst/reset_n_inv
 CLMS_63_157/RS                                                            f       pvt_gpi_riser2_inst/par_data[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.500         Logic Levels: 1  
                                                                                   Logic: 0.427ns(12.127%), Route: 3.094ns(87.873%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.204      23.404         ntclkbufg_0      
 CLMS_63_157/CLK                                                           r       pvt_gpi_riser2_inst/par_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.534      23.938                          
 clock uncertainty                                      -0.150      23.788                          

 Recovery time                                          -0.369      23.419                          

 Data required time                                                 23.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.419                          
 Data arrival time                                                   7.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.919                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[16]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  3.979
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.245       3.979         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.221       4.200 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      3.104       7.304         pon_reset_n      
 CLMA_129_168/RS                                                           f       inst_mcpld_to_scpld_s2p/po[16]/opit_0_inv/RS

 Data arrival time                                                   7.304         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.647%), Route: 3.104ns(93.353%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.204      23.404         ntclkbufg_0      
 CLMA_129_168/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[16]/opit_0_inv/CLK
 clock pessimism                                         0.534      23.938                          
 clock uncertainty                                      -0.150      23.788                          

 Recovery time                                          -0.369      23.419                          

 Data required time                                                 23.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.419                          
 Data arrival time                                                   7.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.115                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.973
  Launch Clock Delay      :  3.418
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.218       3.418         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.200       3.618 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      0.428       4.046         pon_reset_n      
 CLMS_51_25/RSCO                   td                    0.093       4.139 f       uart_master_u12/wait_time[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.139         ntR243           
 CLMS_51_31/RSCI                                                           f       uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   4.139         Logic Levels: 1  
                                                                                   Logic: 0.293ns(40.638%), Route: 0.428ns(59.362%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.239       3.973         ntclkbufg_0      
 CLMS_51_31/CLK                                                            r       uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -0.534       3.439                          
 clock uncertainty                                       0.000       3.439                          

 Removal time                                            0.000       3.439                          

 Data required time                                                  3.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.439                          
 Data arrival time                                                   4.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.700                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.973
  Launch Clock Delay      :  3.418
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.218       3.418         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.200       3.618 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      0.428       4.046         pon_reset_n      
 CLMS_51_25/RSCO                   td                    0.093       4.139 f       uart_master_u12/wait_time[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.139         ntR243           
 CLMS_51_31/RSCI                                                           f       uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.139         Logic Levels: 1  
                                                                                   Logic: 0.293ns(40.638%), Route: 0.428ns(59.362%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.239       3.973         ntclkbufg_0      
 CLMS_51_31/CLK                                                            r       uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.534       3.439                          
 clock uncertainty                                       0.000       3.439                          

 Removal time                                            0.000       3.439                          

 Data required time                                                  3.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.439                          
 Data arrival time                                                   4.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.700                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u7/bps_count_bit[1]/opit_0_inv_A2Q1/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  3.418
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_10      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.218       3.418         ntclkbufg_0      
 CLMA_15_12/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_12/Q3                     tco                   0.200       3.618 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=493)      0.458       4.076         pon_reset_n      
 CLMA_45_42/RSCO                   td                    0.093       4.169 f       sync_cpu_data_low/dout[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.169         ntR233           
 CLMA_45_48/RSCI                                                           f       uart_master_u7/bps_count_bit[1]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   4.169         Logic Levels: 1  
                                                                                   Logic: 0.293ns(39.015%), Route: 0.458ns(60.985%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.235       3.969         ntclkbufg_0      
 CLMA_45_48/CLK                                                            r       uart_master_u7/bps_count_bit[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -0.534       3.435                          
 clock uncertainty                                       0.000       3.435                          

 Removal time                                            0.000       3.435                          

 Data required time                                                  3.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.435                          
 Data arrival time                                                   4.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : inst_i2c_inf/sda_r[1]/opit_0_inv/CLK
Endpoint    : io_CPU0_D0_I2C1_PE_STRAP_SDA (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.235       3.969         ntclkbufg_0      
 CLMS_39_55/CLK                                                            r       inst_i2c_inf/sda_r[1]/opit_0_inv/CLK

 CLMS_39_55/Q1                     tco                   0.221       4.190 f       inst_i2c_inf/sda_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.982       5.172         inst_i2c_inf/sda_r [1]
 CLMA_57_66/Y1                     td                    0.143       5.315 f       inst_i2c_inf/N62_3/gateop_perm/Z
                                   net (fanout=4)        0.542       5.857         inst_i2c_inf/start_con
 CLMS_57_73/Y3                     td                    0.192       6.049 f       inst_i2c_inf/N201_3/gateop_perm/Z
                                   net (fanout=1)        0.466       6.515         inst_i2c_inf/_N5177
 CLMS_57_79/Y0                     td                    0.209       6.724 f       inst_i2c_inf/N201_4/gateop_perm/Z
                                   net (fanout=2)        0.461       7.185         inst_i2c_inf/N201
 CLMS_51_85/Y3                     td                    0.192       7.377 f       inst_i2c_inf/sda_oe_3/gateop/F
                                   net (fanout=1)        0.977       8.354         inst_i2c_inf/sda_oe_inv
 IOL_10_38/TQ                      td                    0.177       8.531 f       inst_i2c_inf.sda_tri/opit_1/T
                                   net (fanout=1)        0.000       8.531         inst_i2c_inf.sda_tri/ntT
 IOBS_0_37/PAD                     tse                   1.576      10.107 f       inst_i2c_inf.sda_tri/opit_0/IO
                                   net (fanout=1)        0.072      10.179         nt_io_CPU0_D0_I2C1_PE_STRAP_SDA
 A3                                                                        f       io_CPU0_D0_I2C1_PE_STRAP_SDA (port)

 Data arrival time                                                  10.179         Logic Levels: 6  
                                                                                   Logic: 2.710ns(43.639%), Route: 3.500ns(56.361%)
====================================================================================================

====================================================================================================

Startpoint  : mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK
Endpoint    : io_MCIO_PWR_EN5_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.234       3.968         ntclkbufg_0      
 CLMS_105_79/CLK                                                           r       mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK

 CLMS_105_79/Q0                    tco                   0.220       4.188 f       mcpld_to_scpld_data_filter[270]/opit_0_inv/Q
                                   net (fanout=15)       0.997       5.185         mcpld_to_scpld_data_filter[270]
 CLMA_45_90/Y3                     td                    0.192       5.377 f       uart_master_u10/N438/gateop_perm/Z
                                   net (fanout=1)        1.643       7.020         _N13             
 IOL_28_242/DQ                     td                    0.282       7.302 f       uart_master_u10.ser_data_tri/opit_1/O
                                   net (fanout=1)        0.000       7.302         uart_master_u10.ser_data_tri/ntO
 IOBS_26_246/PAD                   td                    1.576       8.878 f       uart_master_u10.ser_data_tri/opit_0/IO
                                   net (fanout=1)        0.052       8.930         nt_io_MCIO_PWR_EN5_R
 D20                                                                       f       io_MCIO_PWR_EN5_R (port)

 Data arrival time                                                   8.930         Logic Levels: 3  
                                                                                   Logic: 2.270ns(45.748%), Route: 2.692ns(54.252%)
====================================================================================================

====================================================================================================

Startpoint  : uart_master_u5/read_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : io_MCIO_PWR_EN3_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_11/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_10      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.233       3.967         ntclkbufg_0      
 CLMA_111_78/CLK                                                           r       uart_master_u5/read_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_111_78/Q1                    tco                   0.221       4.188 f       uart_master_u5/read_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.405       4.593         uart_master_u5/read_flag
 CLMS_105_78/Y3                    td                    0.216       4.809 f       uart_master_u5/ser_data_tri_en_1/gateop_perm/Z
                                   net (fanout=1)        2.277       7.086         uart_master_u5/ser_data_tri_en_1
 IOL_34_241/TQ                     td                    0.177       7.263 f       uart_master_u5.ser_data_tri/opit_1/T
                                   net (fanout=1)        0.000       7.263         uart_master_u5.ser_data_tri/ntT
 IOBS_33_246/PAD                   tse                   1.576       8.839 f       uart_master_u5.ser_data_tri/opit_0/IO
                                   net (fanout=1)        0.064       8.903         nt_io_MCIO_PWR_EN3_R
 E20                                                                       f       io_MCIO_PWR_EN3_R (port)

 Data arrival time                                                   8.903         Logic Levels: 3  
                                                                                   Logic: 2.190ns(44.368%), Route: 2.746ns(55.632%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm/L3
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.639       0.690 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.690         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.075       0.765 r       gopIOLDLYS_85/IDLY_OUT
                                   net (fanout=1)        0.000       0.765         ntioldly_84      
 IOL_154_58/Y                      td                    0.221       0.986 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.331       1.317         nt_i_P12V_STBY_SNS_ALERT
 CLMS_141_55/C3                                                            r       db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.317         Logic Levels: 3  
                                                                                   Logic: 0.935ns(70.995%), Route: 0.382ns(29.005%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm/L4
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.639       0.690 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.690         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.075       0.765 r       gopIOLDLYS_85/IDLY_OUT
                                   net (fanout=1)        0.000       0.765         ntioldly_84      
 IOL_154_58/Y                      td                    0.221       0.986 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.331       1.317         nt_i_P12V_STBY_SNS_ALERT
 CLMS_141_55/B4                                                            r       db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.317         Logic Levels: 3  
                                                                                   Logic: 0.935ns(70.995%), Route: 0.382ns(29.005%)
====================================================================================================

====================================================================================================

Startpoint  : io_MCIO_PWR_EN7_R (port)
Endpoint    : uart_master_u12/curr_state_reg[5]/opit_0_inv_L5Q_perm/L1
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J2                                                      0.000       0.000 r       io_MCIO_PWR_EN7_R (port)
                                   net (fanout=1)        0.044       0.044         nt_io_MCIO_PWR_EN7_R
 IOBS_54_0/DIN                     td                    0.639       0.683 r       uart_master_u12.ser_data_tri/opit_0/O
                                   net (fanout=1)        0.000       0.683         uart_master_u12.ser_data_tri/ntI
 IOLDLYS_57_10/Z                   td                    0.075       0.758 r       gopIOLDLYS_162/IDLY_OUT
                                   net (fanout=1)        0.000       0.758         ntioldly_161     
 IOL_58_10/Y                       td                    0.221       0.979 r       uart_master_u12.ser_data_tri/opit_1/OUT
                                   net (fanout=17)       0.366       1.345         _N20             
 CLMA_57_36/A1                                                             r       uart_master_u12/curr_state_reg[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.345         Logic Levels: 3  
                                                                                   Logic: 0.935ns(69.517%), Route: 0.410ns(30.483%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.530       10.000          0.470           High Pulse Width  CLMA_57_78/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_51_91/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_51_108/CLK         FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                          
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_pnr.adf             
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/report_timing/Tieta_Feiteng_2001_top_rtp.adf           
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/report_timing/Tieta_Feiteng_2001_top_exception.rtr     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/report_timing/Tieta_Feiteng_2001_top.rtr               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/report_timing/rtr.db                                   
+--------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 322 MB
Total CPU time to report_timing completion : 0h:0m:3s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:6s
