#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x618a9252f4c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x618a9252f650 .scope module, "tb_traceback_v2" "tb_traceback_v2" 3 3;
 .timescale -9 -12;
P_0x618a92573940 .param/l "CLOCK_PERIOD" 0 3 10, +C4<00000000000000000000000000001010>;
P_0x618a92573980 .param/l "D" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x618a925739c0 .param/l "K" 0 3 5, +C4<00000000000000000000000000000011>;
P_0x618a92573a00 .param/l "M" 0 3 6, +C4<000000000000000000000000000000010>;
P_0x618a92573a40 .param/l "S" 0 3 7, +C4<0000000000000000000000000000000100>;
P_0x618a92573a80 .param/l "TIME_W" 1 3 11, +C4<00000000000000000000000000000011>;
P_0x618a92573ac0 .param/l "T_BITS" 0 3 9, +C4<00000000000000000000000000100000>;
v0x618a925ba490 .array "bit_pattern", 31 0, 0 0;
v0x618a925ba550_0 .net "busy", 0 0, v0x618a925b8e40_0;  1 drivers
v0x618a925ba640_0 .var "clk", 0 0;
v0x618a925ba740_0 .net "dec_bit", 0 0, v0x618a925b8fc0_0;  1 drivers
v0x618a925ba810_0 .net "dec_bit_valid", 0 0, v0x618a925b9080_0;  1 drivers
v0x618a925ba900_0 .var/i "errors", 31 0;
v0x618a925ba9a0 .array "expected_fifo", 31 0, 0 0;
v0x618a925baa40_0 .var/i "fifo_count", 31 0;
v0x618a925baae0_0 .var/i "fifo_head", 31 0;
v0x618a925bab80_0 .var/i "fifo_tail", 31 0;
v0x618a925bac60_0 .var "force_state0", 0 0;
v0x618a925bad30_0 .var/i "idx", 31 0;
v0x618a925badf0 .array "mem", 5 0, 3 0;
v0x618a925baf70_0 .var "row", 3 0;
v0x618a925bb050_0 .var "rst", 0 0;
v0x618a925bb120_0 .var "start", 0 0;
v0x618a925bb1f0_0 .var "start_state", 1 0;
v0x618a925bb3d0_0 .var "start_time", 2 0;
v0x618a925bb4a0_0 .net "tb_state", 1 0, v0x618a925b98a0_0;  1 drivers
v0x618a925bb570_0 .var "tb_surv_bit", 0 0;
v0x618a925bb640_0 .net "tb_time", 2 0, v0x618a925b9a40_0;  1 drivers
v0x618a925bb710_0 .var/i "wr_idx", 31 0;
E_0x618a925793b0 .event posedge, v0x618a925b8f00_0;
v0x618a925badf0_0 .array/port v0x618a925badf0, 0;
v0x618a925badf0_1 .array/port v0x618a925badf0, 1;
E_0x618a9257bb80/0 .event anyedge, v0x618a925b98a0_0, v0x618a925b9a40_0, v0x618a925badf0_0, v0x618a925badf0_1;
v0x618a925badf0_2 .array/port v0x618a925badf0, 2;
v0x618a925badf0_3 .array/port v0x618a925badf0, 3;
v0x618a925badf0_4 .array/port v0x618a925badf0, 4;
v0x618a925badf0_5 .array/port v0x618a925badf0, 5;
E_0x618a9257bb80/1 .event anyedge, v0x618a925badf0_2, v0x618a925badf0_3, v0x618a925badf0_4, v0x618a925badf0_5;
E_0x618a9257bb80 .event/or E_0x618a9257bb80/0, E_0x618a9257bb80/1;
S_0x618a9259a4e0 .scope module, "dut" "traceback_v2" 3 33, 4 3 0, S_0x618a9252f650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "start_time";
    .port_info 4 /INPUT 2 "start_state";
    .port_info 5 /INPUT 1 "force_state0";
    .port_info 6 /OUTPUT 3 "tb_time";
    .port_info 7 /OUTPUT 2 "tb_state";
    .port_info 8 /INPUT 1 "tb_surv_bit";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "dec_bit_valid";
    .port_info 11 /OUTPUT 1 "dec_bit";
P_0x618a9252f7e0 .param/l "COUNT_W" 1 4 26, +C4<00000000000000000000000000000011>;
P_0x618a9252f820 .param/l "D" 0 4 6, +C4<00000000000000000000000000000110>;
P_0x618a9252f860 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x618a9252f8a0 .param/l "M" 0 4 5, +C4<00000000000000000000000000000010>;
P_0x618a9252f8e0 .param/l "TIME_W" 1 4 25, +C4<00000000000000000000000000000011>;
enum0x618a92555520 .enum4 (2)
   "TB_IDLE" 2'b00,
   "TB_PRIME" 2'b01,
   "TB_RUN" 2'b10
 ;
L_0x7e8c7a8a9018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x618a925955b0_0 .net/2u *"_ivl_0", 2 0, L_0x7e8c7a8a9018;  1 drivers
v0x618a92595890_0 .net *"_ivl_2", 0 0, L_0x618a925bb7e0;  1 drivers
L_0x7e8c7a8a9060 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x618a92595b70_0 .net/2u *"_ivl_4", 2 0, L_0x7e8c7a8a9060;  1 drivers
L_0x7e8c7a8a90a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x618a92595dd0_0 .net/2u *"_ivl_6", 2 0, L_0x7e8c7a8a90a8;  1 drivers
v0x618a92597420_0 .net *"_ivl_8", 2 0, L_0x618a925bb930;  1 drivers
v0x618a925b8e40_0 .var "busy", 0 0;
v0x618a925b8f00_0 .net "clk", 0 0, v0x618a925ba640_0;  1 drivers
v0x618a925b8fc0_0 .var "dec_bit", 0 0;
v0x618a925b9080_0 .var "dec_bit_valid", 0 0;
v0x618a925b9140_0 .var "depth", 2 0;
v0x618a925b9220_0 .net "force_state0", 0 0, v0x618a925bac60_0;  1 drivers
v0x618a925b92e0_0 .net "prev_time", 2 0, L_0x618a925bba50;  1 drivers
v0x618a925b93c0_0 .net "rst", 0 0, v0x618a925bb050_0;  1 drivers
v0x618a925b9480_0 .net "start", 0 0, v0x618a925bb120_0;  1 drivers
v0x618a925b9540_0 .net "start_state", 1 0, v0x618a925bb1f0_0;  1 drivers
v0x618a925b9620_0 .net "start_time", 2 0, v0x618a925bb3d0_0;  1 drivers
v0x618a925b9700_0 .var "surv_bit_q", 0 0;
v0x618a925b97c0_0 .var "tb_fsm", 1 0;
v0x618a925b98a0_0 .var "tb_state", 1 0;
v0x618a925b9980_0 .net "tb_surv_bit", 0 0, v0x618a925bb570_0;  1 drivers
v0x618a925b9a40_0 .var "tb_time", 2 0;
E_0x618a9257abb0 .event posedge, v0x618a925b93c0_0, v0x618a925b8f00_0;
L_0x618a925bb7e0 .cmp/eq 3, v0x618a925b9a40_0, L_0x7e8c7a8a9018;
L_0x618a925bb930 .arith/sub 3, v0x618a925b9a40_0, L_0x7e8c7a8a90a8;
L_0x618a925bba50 .functor MUXZ 3, L_0x618a925bb930, L_0x7e8c7a8a9060, L_0x618a925bb7e0, C4<>;
S_0x618a925b9ca0 .scope task, "pop_check" "pop_check" 3 73, 3 73 0, S_0x618a9252f650;
 .timescale -9 -12;
v0x618a925ba110_0 .var/2u "actual", 0 0;
TD_tb_traceback_v2.pop_check ;
    %load/vec4 v0x618a925baa40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 75 "$display", "Ignoring warmup output %b", v0x618a925ba110_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %fork t_1, S_0x618a925b9e50;
    %jmp t_0;
    .scope S_0x618a925b9e50;
t_1 ;
    %load/vec4 v0x618a925baae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x618a925baae0_0, 0, 32;
    %load/vec4 v0x618a925baa40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x618a925baa40_0, 0, 32;
    %load/vec4 v0x618a925ba110_0;
    %load/vec4 v0x618a925ba030_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 81 "$display", "Mismatch: got %b expected %b", v0x618a925ba110_0, v0x618a925ba030_0 {0 0 0};
    %load/vec4 v0x618a925ba900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x618a925ba900_0, 0, 32;
T_0.2 ;
    %end;
    .scope S_0x618a925b9ca0;
t_0 %join;
T_0.1 ;
    %end;
S_0x618a925b9e50 .scope begin, "$unm_blk_12" "$unm_blk_12" 3 76, 3 76 0, S_0x618a925b9ca0;
 .timescale -9 -12;
v0x618a925ba030_0 .var/2u "exp_val", 0 0;
S_0x618a925ba1f0 .scope task, "push_expected" "push_expected" 3 67, 3 67 0, S_0x618a9252f650;
 .timescale -9 -12;
v0x618a925ba3d0_0 .var/2u "val", 0 0;
TD_tb_traceback_v2.push_expected ;
    %load/vec4 v0x618a925ba3d0_0;
    %ix/getv/s 4, v0x618a925bab80_0;
    %store/vec4a v0x618a925ba9a0, 4, 0;
    %load/vec4 v0x618a925bab80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x618a925bab80_0, 0, 32;
    %load/vec4 v0x618a925baa40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x618a925baa40_0, 0, 32;
    %end;
    .scope S_0x618a925b9e50;
T_2 ;
    %ix/getv/s 4, v0x618a925baae0_0;
    %load/vec4a v0x618a925ba9a0, 4;
    %cast2;
    %store/vec4 v0x618a925ba030_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x618a9259a4e0;
T_3 ;
    %wait E_0x618a9257abb0;
    %load/vec4 v0x618a925b93c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x618a925b97c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618a925b8e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x618a925b9140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x618a925b9a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x618a925b98a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618a925b9080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618a925b8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618a925b9700_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618a925b9080_0, 0;
    %load/vec4 v0x618a925b9980_0;
    %assign/vec4 v0x618a925b9700_0, 0;
    %load/vec4 v0x618a925b97c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x618a925b97c0_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x618a925b9480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x618a925b8e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x618a925b9140_0, 0;
    %load/vec4 v0x618a925b9620_0;
    %assign/vec4 v0x618a925b9a40_0, 0;
    %load/vec4 v0x618a925b9220_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v0x618a925b9540_0;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v0x618a925b98a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x618a925b97c0_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x618a925b97c0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x618a925b9700_0;
    %load/vec4 v0x618a925b98a0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x618a925b98a0_0, 0;
    %load/vec4 v0x618a925b92e0_0;
    %assign/vec4 v0x618a925b9a40_0, 0;
    %load/vec4 v0x618a925b9140_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x618a925b9140_0, 0;
    %load/vec4 v0x618a925b9140_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x618a925b9700_0;
    %assign/vec4 v0x618a925b8fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x618a925b9080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x618a925b8e40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x618a925b97c0_0, 0;
T_3.11 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x618a9252f650;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618a925ba640_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0x618a925ba640_0;
    %inv;
    %store/vec4 v0x618a925ba640_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x618a9252f650;
T_5 ;
    %wait E_0x618a9257bb80;
    %load/vec4 v0x618a925bb640_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x618a925badf0, 4;
    %load/vec4 v0x618a925bb4a0_0;
    %part/u 1;
    %store/vec4 v0x618a925bb570_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x618a9252f650;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618a925bb050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618a925bb120_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x618a925bb3d0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x618a925bb1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618a925bac60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618a925baae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618a925bab80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618a925baa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618a925ba900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618a925bb710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618a925bad30_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x618a925bad30_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0x618a925bad30_0;
    %store/vec4a v0x618a925badf0, 4, 0;
    %load/vec4 v0x618a925bad30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x618a925bad30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618a925bad30_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x618a925bad30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0x618a925bad30_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x618a925bad30_0;
    %store/vec4a v0x618a925ba490, 4, 0;
    %load/vec4 v0x618a925bad30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x618a925bad30_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 5, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x618a925793b0;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618a925bb050_0, 0, 1;
    %wait E_0x618a925793b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x618a925bad30_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x618a925bad30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.7, 5;
    %wait E_0x618a925793b0;
T_6.8 ;
    %load/vec4 v0x618a925ba550_0;
    %flag_set/vec4 8;
    %jmp/0xz T_6.9, 8;
    %wait E_0x618a925793b0;
    %load/vec4 v0x618a925ba810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x618a925ba740_0;
    %cast2;
    %store/vec4 v0x618a925ba110_0, 0, 1;
    %fork TD_tb_traceback_v2.pop_check, S_0x618a925b9ca0;
    %join;
T_6.10 ;
    %jmp T_6.8;
T_6.9 ;
    %ix/getv/s 4, v0x618a925bad30_0;
    %load/vec4a v0x618a925ba490, 4;
    %replicate 4;
    %store/vec4 v0x618a925baf70_0, 0, 4;
    %load/vec4 v0x618a925baf70_0;
    %ix/getv/s 4, v0x618a925bb710_0;
    %store/vec4a v0x618a925badf0, 4, 0;
    %load/vec4 v0x618a925bb710_0;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x618a925bb710_0;
    %addi 1, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x618a925bb710_0, 0, 32;
    %load/vec4 v0x618a925bb710_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x618a925bb710_0;
    %subi 1, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 3;
    %store/vec4 v0x618a925bb3d0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x618a925bb1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x618a925bb120_0, 0, 1;
    %wait E_0x618a925793b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x618a925bb120_0, 0, 1;
    %load/vec4 v0x618a925bad30_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.16, 5;
    %load/vec4 v0x618a925bad30_0;
    %subi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x618a925ba490, 4;
    %cast2;
    %store/vec4 v0x618a925ba3d0_0, 0, 1;
    %fork TD_tb_traceback_v2.push_expected, S_0x618a925ba1f0;
    %join;
T_6.16 ;
    %load/vec4 v0x618a925ba810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x618a925ba740_0;
    %cast2;
    %store/vec4 v0x618a925ba110_0, 0, 1;
    %fork TD_tb_traceback_v2.pop_check, S_0x618a925b9ca0;
    %join;
T_6.18 ;
    %load/vec4 v0x618a925bad30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x618a925bad30_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %pushi/vec4 10, 0, 32;
T_6.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.21, 5;
    %jmp/1 T_6.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x618a925793b0;
    %load/vec4 v0x618a925ba810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v0x618a925ba740_0;
    %cast2;
    %store/vec4 v0x618a925ba110_0, 0, 1;
    %fork TD_tb_traceback_v2.pop_check, S_0x618a925b9ca0;
    %join;
T_6.22 ;
    %jmp T_6.20;
T_6.21 ;
    %pop/vec4 1;
    %load/vec4 v0x618a925ba900_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.26, 4;
    %load/vec4 v0x618a925baa40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %vpi_call/w 3 145 "$display", "*** TRACEBACK_V2 PASS ***" {0 0 0};
    %jmp T_6.25;
T_6.24 ;
    %vpi_call/w 3 147 "$display", "*** TRACEBACK_V2 FAIL (errors=%0d fifo=%0d) ***", v0x618a925ba900_0, v0x618a925baa40_0 {0 0 0};
T_6.25 ;
    %vpi_call/w 3 150 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x618a9252f650;
T_7 ;
    %delay 50000000, 0;
    %vpi_call/w 3 155 "$display", "Timeout!" {0 0 0};
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./tb_traceback_v2.v";
    "../src/traceback_v2.v";
