
../repos/coreutils/src/comm:     file format elf32-littlearm


Disassembly of section .init:

00010e38 <.init>:
   10e38:	push	{r3, lr}
   10e3c:	bl	11110 <close@plt+0x48>
   10e40:	pop	{r3, pc}

Disassembly of section .plt:

00010e44 <fdopen@plt-0x14>:
   10e44:	push	{lr}		; (str lr, [sp, #-4]!)
   10e48:	ldr	lr, [pc, #4]	; 10e54 <fdopen@plt-0x4>
   10e4c:	add	lr, pc, lr
   10e50:	ldr	pc, [lr, #8]!
   10e54:	andeq	r6, r1, ip, lsr #3

00010e58 <fdopen@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #90112	; 0x16000
   10e60:	ldr	pc, [ip, #428]!	; 0x1ac

00010e64 <calloc@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #90112	; 0x16000
   10e6c:	ldr	pc, [ip, #420]!	; 0x1a4

00010e70 <fputs_unlocked@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #90112	; 0x16000
   10e78:	ldr	pc, [ip, #412]!	; 0x19c

00010e7c <raise@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #90112	; 0x16000
   10e84:	ldr	pc, [ip, #404]!	; 0x194

00010e88 <strcmp@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #90112	; 0x16000
   10e90:	ldr	pc, [ip, #396]!	; 0x18c

00010e94 <posix_fadvise64@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #90112	; 0x16000
   10e9c:	ldr	pc, [ip, #388]!	; 0x184

00010ea0 <fflush@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #90112	; 0x16000
   10ea8:	ldr	pc, [ip, #380]!	; 0x17c

00010eac <free@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #90112	; 0x16000
   10eb4:	ldr	pc, [ip, #372]!	; 0x174

00010eb8 <_exit@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #90112	; 0x16000
   10ec0:	ldr	pc, [ip, #364]!	; 0x16c

00010ec4 <memcpy@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #90112	; 0x16000
   10ecc:	ldr	pc, [ip, #356]!	; 0x164

00010ed0 <mbsinit@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #90112	; 0x16000
   10ed8:	ldr	pc, [ip, #348]!	; 0x15c

00010edc <fwrite_unlocked@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #90112	; 0x16000
   10ee4:	ldr	pc, [ip, #340]!	; 0x154

00010ee8 <memcmp@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #90112	; 0x16000
   10ef0:	ldr	pc, [ip, #332]!	; 0x14c

00010ef4 <getc_unlocked@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #90112	; 0x16000
   10efc:	ldr	pc, [ip, #324]!	; 0x144

00010f00 <dcgettext@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #90112	; 0x16000
   10f08:	ldr	pc, [ip, #316]!	; 0x13c

00010f0c <realloc@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #90112	; 0x16000
   10f14:	ldr	pc, [ip, #308]!	; 0x134

00010f18 <textdomain@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #90112	; 0x16000
   10f20:	ldr	pc, [ip, #300]!	; 0x12c

00010f24 <iswprint@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #90112	; 0x16000
   10f2c:	ldr	pc, [ip, #292]!	; 0x124

00010f30 <fwrite@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #90112	; 0x16000
   10f38:	ldr	pc, [ip, #284]!	; 0x11c

00010f3c <lseek64@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #90112	; 0x16000
   10f44:	ldr	pc, [ip, #276]!	; 0x114

00010f48 <__ctype_get_mb_cur_max@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #90112	; 0x16000
   10f50:	ldr	pc, [ip, #268]!	; 0x10c

00010f54 <__fpending@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #90112	; 0x16000
   10f5c:	ldr	pc, [ip, #260]!	; 0x104

00010f60 <ferror_unlocked@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #90112	; 0x16000
   10f68:	ldr	pc, [ip, #252]!	; 0xfc

00010f6c <mbrtowc@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #90112	; 0x16000
   10f74:	ldr	pc, [ip, #244]!	; 0xf4

00010f78 <error@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #90112	; 0x16000
   10f80:	ldr	pc, [ip, #236]!	; 0xec

00010f84 <strcoll@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #90112	; 0x16000
   10f8c:	ldr	pc, [ip, #228]!	; 0xe4

00010f90 <malloc@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #90112	; 0x16000
   10f98:	ldr	pc, [ip, #220]!	; 0xdc

00010f9c <__libc_start_main@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #90112	; 0x16000
   10fa4:	ldr	pc, [ip, #212]!	; 0xd4

00010fa8 <__freading@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #90112	; 0x16000
   10fb0:	ldr	pc, [ip, #204]!	; 0xcc

00010fb4 <__gmon_start__@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #90112	; 0x16000
   10fbc:	ldr	pc, [ip, #196]!	; 0xc4

00010fc0 <getopt_long@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #90112	; 0x16000
   10fc8:	ldr	pc, [ip, #188]!	; 0xbc

00010fcc <__ctype_b_loc@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #90112	; 0x16000
   10fd4:	ldr	pc, [ip, #180]!	; 0xb4

00010fd8 <exit@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #90112	; 0x16000
   10fe0:	ldr	pc, [ip, #172]!	; 0xac

00010fe4 <bcmp@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #90112	; 0x16000
   10fec:	ldr	pc, [ip, #164]!	; 0xa4

00010ff0 <strlen@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #90112	; 0x16000
   10ff8:	ldr	pc, [ip, #156]!	; 0x9c

00010ffc <__errno_location@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #90112	; 0x16000
   11004:	ldr	pc, [ip, #148]!	; 0x94

00011008 <__cxa_atexit@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #90112	; 0x16000
   11010:	ldr	pc, [ip, #140]!	; 0x8c

00011014 <memset@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #90112	; 0x16000
   1101c:	ldr	pc, [ip, #132]!	; 0x84

00011020 <__printf_chk@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #90112	; 0x16000
   11028:	ldr	pc, [ip, #124]!	; 0x7c

0001102c <fileno@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #90112	; 0x16000
   11034:	ldr	pc, [ip, #116]!	; 0x74

00011038 <__fprintf_chk@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #90112	; 0x16000
   11040:	ldr	pc, [ip, #108]!	; 0x6c

00011044 <fclose@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #90112	; 0x16000
   1104c:	ldr	pc, [ip, #100]!	; 0x64

00011050 <fseeko64@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #90112	; 0x16000
   11058:	ldr	pc, [ip, #92]!	; 0x5c

0001105c <fcntl64@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #90112	; 0x16000
   11064:	ldr	pc, [ip, #84]!	; 0x54

00011068 <setlocale@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #90112	; 0x16000
   11070:	ldr	pc, [ip, #76]!	; 0x4c

00011074 <strrchr@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #90112	; 0x16000
   1107c:	ldr	pc, [ip, #68]!	; 0x44

00011080 <nl_langinfo@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #90112	; 0x16000
   11088:	ldr	pc, [ip, #60]!	; 0x3c

0001108c <fopen64@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #90112	; 0x16000
   11094:	ldr	pc, [ip, #52]!	; 0x34

00011098 <bindtextdomain@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #90112	; 0x16000
   110a0:	ldr	pc, [ip, #44]!	; 0x2c

000110a4 <strncmp@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #90112	; 0x16000
   110ac:	ldr	pc, [ip, #36]!	; 0x24

000110b0 <abort@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #90112	; 0x16000
   110b8:	ldr	pc, [ip, #28]!

000110bc <feof_unlocked@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #90112	; 0x16000
   110c4:	ldr	pc, [ip, #20]!

000110c8 <close@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #90112	; 0x16000
   110d0:	ldr	pc, [ip, #12]!

Disassembly of section .text:

000110d4 <.text>:
   110d4:	mov	fp, #0
   110d8:	mov	lr, #0
   110dc:	pop	{r1}		; (ldr r1, [sp], #4)
   110e0:	mov	r2, sp
   110e4:	push	{r2}		; (str r2, [sp, #-4]!)
   110e8:	push	{r0}		; (str r0, [sp, #-4]!)
   110ec:	ldr	ip, [pc, #16]	; 11104 <close@plt+0x3c>
   110f0:	push	{ip}		; (str ip, [sp, #-4]!)
   110f4:	ldr	r0, [pc, #12]	; 11108 <close@plt+0x40>
   110f8:	ldr	r3, [pc, #12]	; 1110c <close@plt+0x44>
   110fc:	bl	10f9c <__libc_start_main@plt>
   11100:	bl	110b0 <abort@plt>
   11104:	andeq	r5, r1, r0, lsl #17
   11108:	andeq	r1, r1, r0, asr #10
   1110c:	andeq	r5, r1, r0, lsr #16
   11110:	ldr	r3, [pc, #20]	; 1112c <close@plt+0x64>
   11114:	ldr	r2, [pc, #20]	; 11130 <close@plt+0x68>
   11118:	add	r3, pc, r3
   1111c:	ldr	r2, [r3, r2]
   11120:	cmp	r2, #0
   11124:	bxeq	lr
   11128:	b	10fb4 <__gmon_start__@plt>
   1112c:	andeq	r5, r1, r0, ror #29
   11130:	andeq	r0, r0, r0, ror #1
   11134:	ldr	r0, [pc, #24]	; 11154 <close@plt+0x8c>
   11138:	ldr	r3, [pc, #24]	; 11158 <close@plt+0x90>
   1113c:	cmp	r3, r0
   11140:	bxeq	lr
   11144:	ldr	r3, [pc, #16]	; 1115c <close@plt+0x94>
   11148:	cmp	r3, #0
   1114c:	bxeq	lr
   11150:	bx	r3
   11154:	andeq	r7, r2, r0, asr #2
   11158:	andeq	r7, r2, r0, asr #2
   1115c:	andeq	r0, r0, r0
   11160:	ldr	r0, [pc, #36]	; 1118c <close@plt+0xc4>
   11164:	ldr	r1, [pc, #36]	; 11190 <close@plt+0xc8>
   11168:	sub	r1, r1, r0
   1116c:	asr	r1, r1, #2
   11170:	add	r1, r1, r1, lsr #31
   11174:	asrs	r1, r1, #1
   11178:	bxeq	lr
   1117c:	ldr	r3, [pc, #16]	; 11194 <close@plt+0xcc>
   11180:	cmp	r3, #0
   11184:	bxeq	lr
   11188:	bx	r3
   1118c:	andeq	r7, r2, r0, asr #2
   11190:	andeq	r7, r2, r0, asr #2
   11194:	andeq	r0, r0, r0
   11198:	push	{r4, lr}
   1119c:	ldr	r4, [pc, #24]	; 111bc <close@plt+0xf4>
   111a0:	ldrb	r3, [r4]
   111a4:	cmp	r3, #0
   111a8:	popne	{r4, pc}
   111ac:	bl	11134 <close@plt+0x6c>
   111b0:	mov	r3, #1
   111b4:	strb	r3, [r4]
   111b8:	pop	{r4, pc}
   111bc:	andeq	r7, r2, r4, ror #2
   111c0:	b	11160 <close@plt+0x98>
   111c4:	push	{fp, lr}
   111c8:	mov	fp, sp
   111cc:	mov	r4, r0
   111d0:	cmp	r0, #0
   111d4:	bne	11374 <close@plt+0x2ac>
   111d8:	movw	r1, #22739	; 0x58d3
   111dc:	movt	r1, #1
   111e0:	mov	r0, #0
   111e4:	mov	r2, #5
   111e8:	bl	10f00 <dcgettext@plt>
   111ec:	mov	r1, r0
   111f0:	movw	r5, #29060	; 0x7184
   111f4:	movt	r5, #2
   111f8:	ldr	r2, [r5]
   111fc:	mov	r0, #1
   11200:	bl	11020 <__printf_chk@plt>
   11204:	movw	r1, #22774	; 0x58f6
   11208:	movt	r1, #1
   1120c:	mov	r0, #0
   11210:	mov	r2, #5
   11214:	bl	10f00 <dcgettext@plt>
   11218:	movw	r6, #29020	; 0x715c
   1121c:	movt	r6, #2
   11220:	ldr	r1, [r6]
   11224:	bl	10e70 <fputs_unlocked@plt>
   11228:	movw	r1, #22826	; 0x592a
   1122c:	movt	r1, #1
   11230:	mov	r0, #0
   11234:	mov	r2, #5
   11238:	bl	10f00 <dcgettext@plt>
   1123c:	ldr	r1, [r6]
   11240:	bl	10e70 <fputs_unlocked@plt>
   11244:	movw	r1, #22886	; 0x5966
   11248:	movt	r1, #1
   1124c:	mov	r0, #0
   11250:	mov	r2, #5
   11254:	bl	10f00 <dcgettext@plt>
   11258:	ldr	r1, [r6]
   1125c:	bl	10e70 <fputs_unlocked@plt>
   11260:	movw	r1, #23075	; 0x5a23
   11264:	movt	r1, #1
   11268:	mov	r0, #0
   1126c:	mov	r2, #5
   11270:	bl	10f00 <dcgettext@plt>
   11274:	ldr	r1, [r6]
   11278:	bl	10e70 <fputs_unlocked@plt>
   1127c:	movw	r1, #23291	; 0x5afb
   11280:	movt	r1, #1
   11284:	mov	r0, #0
   11288:	mov	r2, #5
   1128c:	bl	10f00 <dcgettext@plt>
   11290:	ldr	r1, [r6]
   11294:	bl	10e70 <fputs_unlocked@plt>
   11298:	movw	r1, #23500	; 0x5bcc
   1129c:	movt	r1, #1
   112a0:	mov	r0, #0
   112a4:	mov	r2, #5
   112a8:	bl	10f00 <dcgettext@plt>
   112ac:	ldr	r1, [r6]
   112b0:	bl	10e70 <fputs_unlocked@plt>
   112b4:	movw	r1, #23557	; 0x5c05
   112b8:	movt	r1, #1
   112bc:	mov	r0, #0
   112c0:	mov	r2, #5
   112c4:	bl	10f00 <dcgettext@plt>
   112c8:	ldr	r1, [r6]
   112cc:	bl	10e70 <fputs_unlocked@plt>
   112d0:	movw	r1, #23601	; 0x5c31
   112d4:	movt	r1, #1
   112d8:	mov	r0, #0
   112dc:	mov	r2, #5
   112e0:	bl	10f00 <dcgettext@plt>
   112e4:	ldr	r1, [r6]
   112e8:	bl	10e70 <fputs_unlocked@plt>
   112ec:	movw	r1, #23663	; 0x5c6f
   112f0:	movt	r1, #1
   112f4:	mov	r0, #0
   112f8:	mov	r2, #5
   112fc:	bl	10f00 <dcgettext@plt>
   11300:	ldr	r1, [r6]
   11304:	bl	10e70 <fputs_unlocked@plt>
   11308:	movw	r1, #23708	; 0x5c9c
   1130c:	movt	r1, #1
   11310:	mov	r0, #0
   11314:	mov	r2, #5
   11318:	bl	10f00 <dcgettext@plt>
   1131c:	ldr	r1, [r6]
   11320:	bl	10e70 <fputs_unlocked@plt>
   11324:	movw	r1, #23762	; 0x5cd2
   11328:	movt	r1, #1
   1132c:	mov	r0, #0
   11330:	mov	r2, #5
   11334:	bl	10f00 <dcgettext@plt>
   11338:	ldr	r1, [r6]
   1133c:	bl	10e70 <fputs_unlocked@plt>
   11340:	movw	r1, #23825	; 0x5d11
   11344:	movt	r1, #1
   11348:	mov	r0, #0
   1134c:	mov	r2, #5
   11350:	bl	10f00 <dcgettext@plt>
   11354:	mov	r1, r0
   11358:	ldr	r2, [r5]
   1135c:	mov	r0, #1
   11360:	mov	r3, r2
   11364:	bl	11020 <__printf_chk@plt>
   11368:	bl	113b8 <close@plt+0x2f0>
   1136c:	mov	r0, r4
   11370:	bl	10fd8 <exit@plt>
   11374:	movw	r0, #29008	; 0x7150
   11378:	movt	r0, #2
   1137c:	ldr	r5, [r0]
   11380:	movw	r1, #22700	; 0x58ac
   11384:	movt	r1, #1
   11388:	mov	r0, #0
   1138c:	mov	r2, #5
   11390:	bl	10f00 <dcgettext@plt>
   11394:	mov	r2, r0
   11398:	movw	r0, #29060	; 0x7184
   1139c:	movt	r0, #2
   113a0:	ldr	r3, [r0]
   113a4:	mov	r0, r5
   113a8:	mov	r1, #1
   113ac:	bl	11038 <__fprintf_chk@plt>
   113b0:	mov	r0, r4
   113b4:	bl	10fd8 <exit@plt>
   113b8:	push	{r4, r5, r6, sl, fp, lr}
   113bc:	add	fp, sp, #16
   113c0:	sub	sp, sp, #56	; 0x38
   113c4:	movw	r0, #24744	; 0x60a8
   113c8:	movt	r0, #1
   113cc:	add	r1, r0, #32
   113d0:	mov	r2, #48	; 0x30
   113d4:	vld1.64	{d16-d17}, [r1]
   113d8:	mov	r6, sp
   113dc:	add	r1, r6, #32
   113e0:	add	r3, r0, #16
   113e4:	vld1.64	{d18-d19}, [r0], r2
   113e8:	vld1.64	{d20-d21}, [r3]
   113ec:	vldr	d22, [r0]
   113f0:	vst1.64	{d16-d17}, [r1]
   113f4:	add	r0, r6, #16
   113f8:	vst1.64	{d20-d21}, [r0]
   113fc:	mov	r0, r6
   11400:	vst1.64	{d18-d19}, [r0], r2
   11404:	vstr	d22, [r0]
   11408:	ldr	r1, [sp]
   1140c:	cmp	r1, #0
   11410:	movw	r4, #23981	; 0x5dad
   11414:	movt	r4, #1
   11418:	beq	11440 <close@plt+0x378>
   1141c:	mov	r6, sp
   11420:	movw	r5, #23981	; 0x5dad
   11424:	movt	r5, #1
   11428:	mov	r0, r5
   1142c:	bl	10e88 <strcmp@plt>
   11430:	cmp	r0, #0
   11434:	ldrne	r1, [r6, #8]!
   11438:	cmpne	r1, #0
   1143c:	bne	11428 <close@plt+0x360>
   11440:	ldr	r5, [r6, #4]
   11444:	movw	r1, #24255	; 0x5ebf
   11448:	movt	r1, #1
   1144c:	mov	r0, #0
   11450:	mov	r2, #5
   11454:	bl	10f00 <dcgettext@plt>
   11458:	mov	r1, r0
   1145c:	movw	r2, #24052	; 0x5df4
   11460:	movt	r2, #1
   11464:	movw	r3, #24278	; 0x5ed6
   11468:	movt	r3, #1
   1146c:	mov	r0, #1
   11470:	bl	11020 <__printf_chk@plt>
   11474:	cmp	r5, #0
   11478:	moveq	r5, r4
   1147c:	mov	r0, #5
   11480:	mov	r1, #0
   11484:	bl	11068 <setlocale@plt>
   11488:	cmp	r0, #0
   1148c:	beq	114cc <close@plt+0x404>
   11490:	movw	r1, #24318	; 0x5efe
   11494:	movt	r1, #1
   11498:	mov	r2, #3
   1149c:	bl	110a4 <strncmp@plt>
   114a0:	cmp	r0, #0
   114a4:	beq	114cc <close@plt+0x404>
   114a8:	movw	r1, #24322	; 0x5f02
   114ac:	movt	r1, #1
   114b0:	mov	r0, #0
   114b4:	mov	r2, #5
   114b8:	bl	10f00 <dcgettext@plt>
   114bc:	movw	r1, #29020	; 0x715c
   114c0:	movt	r1, #2
   114c4:	ldr	r1, [r1]
   114c8:	bl	10e70 <fputs_unlocked@plt>
   114cc:	movw	r1, #24393	; 0x5f49
   114d0:	movt	r1, #1
   114d4:	mov	r0, #0
   114d8:	mov	r2, #5
   114dc:	bl	10f00 <dcgettext@plt>
   114e0:	mov	r1, r0
   114e4:	movw	r2, #24278	; 0x5ed6
   114e8:	movt	r2, #1
   114ec:	mov	r0, #1
   114f0:	mov	r3, r4
   114f4:	bl	11020 <__printf_chk@plt>
   114f8:	movw	r0, #24188	; 0x5e7c
   114fc:	movt	r0, #1
   11500:	movw	r6, #24538	; 0x5fda
   11504:	movt	r6, #1
   11508:	cmp	r5, r4
   1150c:	moveq	r6, r0
   11510:	movw	r1, #24420	; 0x5f64
   11514:	movt	r1, #1
   11518:	mov	r0, #0
   1151c:	mov	r2, #5
   11520:	bl	10f00 <dcgettext@plt>
   11524:	mov	r1, r0
   11528:	mov	r0, #1
   1152c:	mov	r2, r5
   11530:	mov	r3, r6
   11534:	sub	sp, fp, #16
   11538:	pop	{r4, r5, r6, sl, fp, lr}
   1153c:	b	11020 <__printf_chk@plt>
   11540:	push	{fp, lr}
   11544:	mov	fp, sp
   11548:	sub	sp, sp, #16
   1154c:	mov	r6, r1
   11550:	mov	r5, r0
   11554:	ldr	r0, [r1]
   11558:	bl	126ac <close@plt+0x15e4>
   1155c:	movw	r1, #24538	; 0x5fda
   11560:	movt	r1, #1
   11564:	mov	r0, #6
   11568:	bl	11068 <setlocale@plt>
   1156c:	movw	r4, #24056	; 0x5df8
   11570:	movt	r4, #1
   11574:	movw	r1, #23986	; 0x5db2
   11578:	movt	r1, #1
   1157c:	mov	r0, r4
   11580:	bl	11098 <bindtextdomain@plt>
   11584:	mov	r0, r4
   11588:	bl	10f18 <textdomain@plt>
   1158c:	mov	r0, #3
   11590:	bl	1249c <close@plt+0x13d4>
   11594:	movw	r1, #29032	; 0x7168
   11598:	movt	r1, #2
   1159c:	strb	r0, [r1]
   115a0:	movw	r0, #8468	; 0x2114
   115a4:	movt	r0, #1
   115a8:	bl	15884 <close@plt+0x47bc>
   115ac:	movw	r0, #29033	; 0x7169
   115b0:	movt	r0, #2
   115b4:	mov	r8, #1
   115b8:	strb	r8, [r0]
   115bc:	movw	r0, #29034	; 0x716a
   115c0:	movt	r0, #2
   115c4:	strb	r8, [r0]
   115c8:	movw	r0, #29035	; 0x716b
   115cc:	movt	r0, #2
   115d0:	strb	r8, [r0]
   115d4:	movw	r0, #29036	; 0x716c
   115d8:	movt	r0, #2
   115dc:	mov	sl, #0
   115e0:	strb	sl, [r0]
   115e4:	movw	r0, #29037	; 0x716d
   115e8:	movt	r0, #2
   115ec:	strh	sl, [r0]
   115f0:	movw	r0, #29040	; 0x7170
   115f4:	movt	r0, #2
   115f8:	str	sl, [r0]
   115fc:	movw	r0, #29044	; 0x7174
   11600:	movt	r0, #2
   11604:	strb	sl, [r0]
   11608:	movw	r7, #24010	; 0x5dca
   1160c:	movt	r7, #1
   11610:	movw	r4, #24616	; 0x6028
   11614:	movt	r4, #1
   11618:	movw	r9, #28912	; 0x70f0
   1161c:	movt	r9, #2
   11620:	b	11630 <close@plt+0x568>
   11624:	movw	r0, #29044	; 0x7174
   11628:	movt	r0, #2
   1162c:	strb	r8, [r0]
   11630:	str	sl, [sp]
   11634:	mov	r0, r5
   11638:	mov	r1, r6
   1163c:	mov	r2, r7
   11640:	mov	r3, r4
   11644:	bl	10fc0 <getopt_long@plt>
   11648:	sub	r1, r0, #256	; 0x100
   1164c:	cmp	r1, #3
   11650:	bls	11754 <close@plt+0x68c>
   11654:	add	r1, r0, #3
   11658:	cmp	r1, #54	; 0x36
   1165c:	bhi	1177c <close@plt+0x6b4>
   11660:	add	r0, pc, #0
   11664:	ldr	pc, [r0, r1, lsl #2]
   11668:	andeq	r1, r1, r4, lsr r8
   1166c:	andeq	r1, r1, r8, lsl #17
   11670:	muleq	r1, r0, r8
   11674:	andeq	r1, r1, r4, lsl #18
   11678:	andeq	r1, r1, r4, lsl #18
   1167c:	andeq	r1, r1, r4, lsl #18
   11680:	andeq	r1, r1, r4, lsl #18
   11684:	andeq	r1, r1, r4, lsl #18
   11688:	andeq	r1, r1, r4, lsl #18
   1168c:	andeq	r1, r1, r4, lsl #18
   11690:	andeq	r1, r1, r4, lsl #18
   11694:	andeq	r1, r1, r4, lsl #18
   11698:	andeq	r1, r1, r4, lsl #18
   1169c:	andeq	r1, r1, r4, lsl #18
   116a0:	andeq	r1, r1, r4, lsl #18
   116a4:	andeq	r1, r1, r4, lsl #18
   116a8:	andeq	r1, r1, r4, lsl #18
   116ac:	andeq	r1, r1, r4, lsl #18
   116b0:	andeq	r1, r1, r4, lsl #18
   116b4:	andeq	r1, r1, r4, lsl #18
   116b8:	andeq	r1, r1, r4, lsl #18
   116bc:	andeq	r1, r1, r4, lsl #18
   116c0:	andeq	r1, r1, r4, lsl #18
   116c4:	andeq	r1, r1, r4, lsl #18
   116c8:	andeq	r1, r1, r4, lsl #18
   116cc:	andeq	r1, r1, r4, lsl #18
   116d0:	andeq	r1, r1, r4, lsl #18
   116d4:	andeq	r1, r1, r4, lsl #18
   116d8:	andeq	r1, r1, r4, lsl #18
   116dc:	andeq	r1, r1, r4, lsl #18
   116e0:	andeq	r1, r1, r4, lsl #18
   116e4:	andeq	r1, r1, r4, lsl #18
   116e8:	andeq	r1, r1, r4, lsl #18
   116ec:	andeq	r1, r1, r4, lsl #18
   116f0:	andeq	r1, r1, r4, lsl #18
   116f4:	andeq	r1, r1, r4, lsl #18
   116f8:	andeq	r1, r1, r4, lsl #18
   116fc:	andeq	r1, r1, r4, lsl #18
   11700:	andeq	r1, r1, r4, lsl #18
   11704:	andeq	r1, r1, r4, lsl #18
   11708:	andeq	r1, r1, r4, lsl #18
   1170c:	andeq	r1, r1, r4, lsl #18
   11710:	andeq	r1, r1, r4, lsl #18
   11714:	andeq	r1, r1, r4, lsl #18
   11718:	andeq	r1, r1, r4, lsl #18
   1171c:	andeq	r1, r1, r4, lsl #18
   11720:	andeq	r1, r1, r4, lsl #18
   11724:	andeq	r1, r1, r4, lsl #18
   11728:	andeq	r1, r1, r4, lsl #18
   1172c:	andeq	r1, r1, r4, lsl #18
   11730:	andeq	r1, r1, r4, lsl #18
   11734:	andeq	r1, r1, r4, lsl #18
   11738:	andeq	r1, r1, r4, asr #14
   1173c:	andeq	r1, r1, r8, ror #15
   11740:	andeq	r1, r1, ip, lsl #16
   11744:	movw	r0, #29033	; 0x7169
   11748:	movt	r0, #2
   1174c:	strb	sl, [r0]
   11750:	b	11630 <close@plt+0x568>
   11754:	add	r0, pc, #0
   11758:	ldr	pc, [r0, r1, lsl #2]
   1175c:	andeq	r1, r1, ip, ror #14
   11760:	strdeq	r1, [r1], -r8
   11764:	muleq	r1, r4, r7
   11768:	andeq	r1, r1, r4, lsr #12
   1176c:	movw	r0, #29040	; 0x7170
   11770:	movt	r0, #2
   11774:	str	r8, [r0]
   11778:	b	11630 <close@plt+0x568>
   1177c:	cmp	r0, #122	; 0x7a
   11780:	bne	11904 <close@plt+0x83c>
   11784:	movw	r0, #29045	; 0x7175
   11788:	movt	r0, #2
   1178c:	strb	r8, [r0]
   11790:	b	11630 <close@plt+0x568>
   11794:	movw	r0, #29048	; 0x7178
   11798:	movt	r0, #2
   1179c:	ldr	r0, [r0]
   117a0:	cmp	r0, #0
   117a4:	mov	r8, r9
   117a8:	movw	r9, #29024	; 0x7160
   117ac:	movt	r9, #2
   117b0:	beq	117c8 <close@plt+0x700>
   117b4:	ldr	r1, [r9]
   117b8:	ldr	r0, [r8]
   117bc:	bl	10e88 <strcmp@plt>
   117c0:	cmp	r0, #0
   117c4:	bne	1198c <close@plt+0x8c4>
   117c8:	ldr	r0, [r9]
   117cc:	str	r0, [r8]
   117d0:	ldrb	r1, [r0]
   117d4:	cmp	r1, #0
   117d8:	mov	r9, r8
   117dc:	beq	1181c <close@plt+0x754>
   117e0:	bl	10ff0 <strlen@plt>
   117e4:	b	11820 <close@plt+0x758>
   117e8:	movw	r0, #29034	; 0x716a
   117ec:	movt	r0, #2
   117f0:	strb	sl, [r0]
   117f4:	b	11630 <close@plt+0x568>
   117f8:	movw	r0, #29040	; 0x7170
   117fc:	movt	r0, #2
   11800:	mov	r1, #2
   11804:	str	r1, [r0]
   11808:	b	11630 <close@plt+0x568>
   1180c:	movw	r0, #29035	; 0x716b
   11810:	movt	r0, #2
   11814:	strb	sl, [r0]
   11818:	b	11630 <close@plt+0x568>
   1181c:	mov	r0, #1
   11820:	mov	r8, #1
   11824:	movw	r1, #29048	; 0x7178
   11828:	movt	r1, #2
   1182c:	str	r0, [r1]
   11830:	b	11630 <close@plt+0x568>
   11834:	movw	r0, #28916	; 0x70f4
   11838:	movt	r0, #2
   1183c:	ldr	r3, [r0]
   11840:	movw	r0, #29020	; 0x715c
   11844:	movt	r0, #2
   11848:	ldr	r0, [r0]
   1184c:	mov	r1, #0
   11850:	movw	r2, #24086	; 0x5e16
   11854:	movt	r2, #1
   11858:	movw	r7, #24066	; 0x5e02
   1185c:	movt	r7, #1
   11860:	str	r7, [sp]
   11864:	str	r2, [sp, #4]
   11868:	str	r1, [sp, #8]
   1186c:	movw	r1, #23981	; 0x5dad
   11870:	movt	r1, #1
   11874:	movw	r2, #24052	; 0x5df4
   11878:	movt	r2, #1
   1187c:	bl	14728 <close@plt+0x3660>
   11880:	mov	r0, #0
   11884:	bl	10fd8 <exit@plt>
   11888:	mov	r0, #0
   1188c:	bl	111c4 <close@plt+0xfc>
   11890:	mov	r4, r6
   11894:	movw	r8, #29048	; 0x7178
   11898:	movt	r8, #2
   1189c:	ldr	r0, [r8]
   118a0:	cmp	r0, #0
   118a4:	moveq	r0, #1
   118a8:	streq	r0, [r8]
   118ac:	movw	r6, #29000	; 0x7148
   118b0:	movt	r6, #2
   118b4:	ldr	r0, [r6]
   118b8:	sub	r1, r5, r0
   118bc:	cmp	r1, #1
   118c0:	bgt	1190c <close@plt+0x844>
   118c4:	cmp	r0, r5
   118c8:	bge	1191c <close@plt+0x854>
   118cc:	movw	r1, #24118	; 0x5e36
   118d0:	movt	r1, #1
   118d4:	mov	r0, #0
   118d8:	mov	r2, #5
   118dc:	bl	10f00 <dcgettext@plt>
   118e0:	mov	r6, r0
   118e4:	add	r0, r4, r5, lsl #2
   118e8:	ldr	r0, [r0, #-4]
   118ec:	bl	13ea0 <close@plt+0x2dd8>
   118f0:	mov	r3, r0
   118f4:	mov	r0, #0
   118f8:	mov	r1, #0
   118fc:	mov	r2, r6
   11900:	bl	10f78 <error@plt>
   11904:	mov	r0, #1
   11908:	bl	111c4 <close@plt+0xfc>
   1190c:	cmp	r1, #2
   11910:	bne	11948 <close@plt+0x880>
   11914:	add	r0, r4, r0, lsl #2
   11918:	bl	119b0 <close@plt+0x8e8>
   1191c:	movw	r1, #24102	; 0x5e26
   11920:	movt	r1, #1
   11924:	mov	r0, #0
   11928:	mov	r2, #5
   1192c:	bl	10f00 <dcgettext@plt>
   11930:	mov	r2, r0
   11934:	mov	r0, #0
   11938:	mov	r1, #0
   1193c:	bl	10f78 <error@plt>
   11940:	mov	r0, #1
   11944:	bl	111c4 <close@plt+0xfc>
   11948:	movw	r1, #24143	; 0x5e4f
   1194c:	movt	r1, #1
   11950:	mov	r0, #0
   11954:	mov	r2, #5
   11958:	bl	10f00 <dcgettext@plt>
   1195c:	mov	r5, r0
   11960:	ldr	r0, [r6]
   11964:	add	r0, r4, r0, lsl #2
   11968:	ldr	r0, [r0, #8]
   1196c:	bl	13ea0 <close@plt+0x2dd8>
   11970:	mov	r3, r0
   11974:	mov	r0, #0
   11978:	mov	r1, #0
   1197c:	mov	r2, r5
   11980:	bl	10f78 <error@plt>
   11984:	mov	r0, #1
   11988:	bl	111c4 <close@plt+0xfc>
   1198c:	movw	r1, #24015	; 0x5dcf
   11990:	movt	r1, #1
   11994:	mov	r0, #0
   11998:	mov	r2, #5
   1199c:	bl	10f00 <dcgettext@plt>
   119a0:	mov	r2, r0
   119a4:	mov	r0, #1
   119a8:	mov	r1, #0
   119ac:	bl	10f78 <error@plt>
   119b0:	push	{r4, r5, fp, lr}
   119b4:	add	fp, sp, #8
   119b8:	sub	sp, sp, #296	; 0x128
   119bc:	str	r0, [sp, #56]	; 0x38
   119c0:	mov	r6, #0
   119c4:	sub	r5, fp, #108	; 0x6c
   119c8:	sub	r8, fp, #148	; 0x94
   119cc:	add	r4, sp, #124	; 0x7c
   119d0:	mov	r9, #0
   119d4:	mov	r7, r5
   119d8:	mov	sl, #0
   119dc:	mov	r0, r7
   119e0:	bl	12564 <close@plt+0x149c>
   119e4:	str	r7, [r8, sl, lsl #2]
   119e8:	add	r7, r7, #12
   119ec:	add	sl, sl, #1
   119f0:	cmp	sl, #4
   119f4:	bne	119dc <close@plt+0x914>
   119f8:	add	r0, r9, r9, lsl #1
   119fc:	add	r1, sp, #132	; 0x84
   11a00:	str	r6, [r1, r0, lsl #2]
   11a04:	add	r0, r1, r0, lsl #2
   11a08:	str	r6, [r0, #4]
   11a0c:	str	r6, [r0, #8]
   11a10:	ldr	r0, [sp, #56]	; 0x38
   11a14:	ldr	r7, [r0, r9, lsl #2]
   11a18:	mov	r0, r7
   11a1c:	movw	r1, #24908	; 0x614c
   11a20:	movt	r1, #1
   11a24:	bl	10e88 <strcmp@plt>
   11a28:	cmp	r0, #0
   11a2c:	beq	11a48 <close@plt+0x980>
   11a30:	mov	r0, r7
   11a34:	movw	r1, #24614	; 0x6026
   11a38:	movt	r1, #1
   11a3c:	bl	12344 <close@plt+0x127c>
   11a40:	mov	r7, r0
   11a44:	b	11a54 <close@plt+0x98c>
   11a48:	movw	r0, #29016	; 0x7158
   11a4c:	movt	r0, #2
   11a50:	ldr	r7, [r0]
   11a54:	str	r7, [r4, r9, lsl #2]
   11a58:	cmp	r7, #0
   11a5c:	beq	11f08 <close@plt+0xe40>
   11a60:	mov	r0, r7
   11a64:	mov	r1, #2
   11a68:	bl	12200 <close@plt+0x1138>
   11a6c:	sub	r0, fp, #148	; 0x94
   11a70:	ldr	r0, [r0, r9, lsl #4]
   11a74:	movw	r1, #29045	; 0x7175
   11a78:	movt	r1, #2
   11a7c:	ldrb	r1, [r1]
   11a80:	cmp	r1, #0
   11a84:	mov	r2, #10
   11a88:	movwne	r2, #0
   11a8c:	mov	r1, r7
   11a90:	bl	12580 <close@plt+0x14b8>
   11a94:	sub	r1, fp, #116	; 0x74
   11a98:	str	r0, [r1, r9, lsl #2]
   11a9c:	mov	r0, r7
   11aa0:	bl	10f60 <ferror_unlocked@plt>
   11aa4:	cmp	r0, #0
   11aa8:	bne	11f08 <close@plt+0xe40>
   11aac:	add	r9, r9, #1
   11ab0:	add	r8, r8, #16
   11ab4:	add	r5, r5, #48	; 0x30
   11ab8:	cmp	r9, #2
   11abc:	bne	119d4 <close@plt+0x90c>
   11ac0:	ldr	r9, [fp, #-116]	; 0xffffff8c
   11ac4:	ldr	r5, [fp, #-112]	; 0xffffff90
   11ac8:	orrs	r0, r9, r5
   11acc:	mov	r7, #0
   11ad0:	mov	r0, #0
   11ad4:	str	r0, [sp, #52]	; 0x34
   11ad8:	mov	r0, #0
   11adc:	str	r0, [sp, #48]	; 0x30
   11ae0:	mov	r0, #0
   11ae4:	str	r0, [sp, #32]
   11ae8:	mov	r0, #0
   11aec:	str	r0, [sp, #28]
   11af0:	mov	r0, #0
   11af4:	str	r0, [sp, #40]	; 0x28
   11af8:	mov	r0, #0
   11afc:	str	r0, [sp, #36]	; 0x24
   11b00:	beq	11dac <close@plt+0xce4>
   11b04:	add	r0, sp, #132	; 0x84
   11b08:	add	r0, r0, #4
   11b0c:	str	r0, [sp, #44]	; 0x2c
   11b10:	mov	r6, #1
   11b14:	add	sl, sp, #102	; 0x66
   11b18:	mov	r0, #0
   11b1c:	str	r0, [sp, #40]	; 0x28
   11b20:	mov	r0, #0
   11b24:	str	r0, [sp, #36]	; 0x24
   11b28:	mov	r0, #0
   11b2c:	str	r0, [sp, #32]
   11b30:	mov	r0, #0
   11b34:	str	r0, [sp, #28]
   11b38:	mov	r0, #0
   11b3c:	str	r0, [sp, #52]	; 0x34
   11b40:	mov	r0, #0
   11b44:	str	r0, [sp, #48]	; 0x30
   11b48:	b	11b60 <close@plt+0xa98>
   11b4c:	ldr	r9, [fp, #-116]	; 0xffffff8c
   11b50:	ldr	r5, [fp, #-112]	; 0xffffff90
   11b54:	orrs	r0, r9, r5
   11b58:	mov	r6, #1
   11b5c:	beq	11dac <close@plt+0xce4>
   11b60:	mov	r0, #0
   11b64:	strh	r0, [sp, #102]	; 0x66
   11b68:	cmp	r9, #0
   11b6c:	beq	11bec <close@plt+0xb24>
   11b70:	cmp	r5, #0
   11b74:	beq	11c8c <close@plt+0xbc4>
   11b78:	movw	r0, #29032	; 0x7168
   11b7c:	movt	r0, #2
   11b80:	ldrb	r0, [r0]
   11b84:	cmp	r0, #0
   11b88:	beq	11bfc <close@plt+0xb34>
   11b8c:	ldr	r3, [r5, #4]
   11b90:	ldr	r2, [r5, #8]
   11b94:	ldr	r1, [r9, #4]
   11b98:	ldr	r0, [r9, #8]
   11b9c:	sub	r1, r1, #1
   11ba0:	sub	r3, r3, #1
   11ba4:	bl	14bfc <close@plt+0x3b34>
   11ba8:	cmp	r0, #0
   11bac:	bne	11c28 <close@plt+0xb60>
   11bb0:	movw	r0, #29020	; 0x715c
   11bb4:	movt	r0, #2
   11bb8:	ldr	r1, [r0]
   11bbc:	mov	r0, r5
   11bc0:	mov	r2, #3
   11bc4:	bl	11f18 <close@plt+0xe50>
   11bc8:	mov	r6, #1
   11bcc:	strb	r6, [sp, #103]	; 0x67
   11bd0:	ldr	r0, [sp, #32]
   11bd4:	adds	r0, r0, #1
   11bd8:	str	r0, [sp, #32]
   11bdc:	ldr	r0, [sp, #28]
   11be0:	adc	r0, r0, #0
   11be4:	str	r0, [sp, #28]
   11be8:	b	11cc8 <close@plt+0xc00>
   11bec:	movw	r0, #29036	; 0x716c
   11bf0:	movt	r0, #2
   11bf4:	strb	r6, [r0]
   11bf8:	b	11c40 <close@plt+0xb78>
   11bfc:	ldr	r8, [r9, #4]
   11c00:	ldr	r0, [r9, #8]
   11c04:	ldr	r6, [r5, #4]
   11c08:	ldr	r1, [r5, #8]
   11c0c:	cmp	r8, r6
   11c10:	mov	r2, r6
   11c14:	movlt	r2, r8
   11c18:	sub	r2, r2, #1
   11c1c:	bl	10ee8 <memcmp@plt>
   11c20:	cmp	r0, #0
   11c24:	beq	11c78 <close@plt+0xbb0>
   11c28:	movw	r1, #29036	; 0x716c
   11c2c:	movt	r1, #2
   11c30:	mov	r6, #1
   11c34:	strb	r6, [r1]
   11c38:	cmp	r0, #0
   11c3c:	ble	11c98 <close@plt+0xbd0>
   11c40:	movw	r0, #29020	; 0x715c
   11c44:	movt	r0, #2
   11c48:	ldr	r1, [r0]
   11c4c:	mov	r0, r5
   11c50:	mov	r2, #2
   11c54:	bl	11f18 <close@plt+0xe50>
   11c58:	strb	r6, [sp, #103]	; 0x67
   11c5c:	ldr	r0, [sp, #52]	; 0x34
   11c60:	adds	r0, r0, #1
   11c64:	str	r0, [sp, #52]	; 0x34
   11c68:	ldr	r0, [sp, #48]	; 0x30
   11c6c:	adc	r0, r0, #0
   11c70:	str	r0, [sp, #48]	; 0x30
   11c74:	b	11ccc <close@plt+0xc04>
   11c78:	subs	r0, r8, r6
   11c7c:	movwne	r0, #1
   11c80:	cmp	r8, r6
   11c84:	mov	r6, #1
   11c88:	bge	11ba8 <close@plt+0xae0>
   11c8c:	movw	r0, #29036	; 0x716c
   11c90:	movt	r0, #2
   11c94:	strb	r6, [r0]
   11c98:	movw	r0, #29020	; 0x715c
   11c9c:	movt	r0, #2
   11ca0:	ldr	r1, [r0]
   11ca4:	mov	r0, r9
   11ca8:	mov	r2, #1
   11cac:	bl	11f18 <close@plt+0xe50>
   11cb0:	ldr	r0, [sp, #40]	; 0x28
   11cb4:	adds	r0, r0, #1
   11cb8:	str	r0, [sp, #40]	; 0x28
   11cbc:	ldr	r0, [sp, #36]	; 0x24
   11cc0:	adc	r0, r0, #0
   11cc4:	str	r0, [sp, #36]	; 0x24
   11cc8:	strb	r6, [sp, #102]	; 0x66
   11ccc:	mov	r5, #0
   11cd0:	ldr	r6, [sp, #44]	; 0x2c
   11cd4:	b	11ce8 <close@plt+0xc20>
   11cd8:	add	r6, r6, #12
   11cdc:	add	r5, r5, #1
   11ce0:	cmp	r5, #2
   11ce4:	beq	11b4c <close@plt+0xa84>
   11ce8:	ldrb	r0, [sl, r5]
   11cec:	cmp	r0, #0
   11cf0:	beq	11cd8 <close@plt+0xc10>
   11cf4:	ldr	sl, [r6, #-4]
   11cf8:	ldr	r8, [r6]
   11cfc:	add	r0, sl, #1
   11d00:	and	r0, r0, #3
   11d04:	stmda	r6, {r0, sl}
   11d08:	str	r8, [r6, #4]
   11d0c:	ldr	r9, [r4, r5, lsl #2]
   11d10:	sub	r1, fp, #148	; 0x94
   11d14:	add	r0, r1, r0, lsl #2
   11d18:	ldr	r0, [r0, r5, lsl #4]
   11d1c:	movw	r1, #29045	; 0x7175
   11d20:	movt	r1, #2
   11d24:	ldrb	r1, [r1]
   11d28:	cmp	r1, #0
   11d2c:	mov	r2, #10
   11d30:	movwne	r2, #0
   11d34:	mov	r1, r9
   11d38:	bl	12580 <close@plt+0x14b8>
   11d3c:	mov	r1, r0
   11d40:	sub	r0, fp, #116	; 0x74
   11d44:	str	r1, [r0, r5, lsl #2]
   11d48:	cmp	r1, #0
   11d4c:	beq	11d60 <close@plt+0xc98>
   11d50:	sub	r0, fp, #148	; 0x94
   11d54:	add	r0, r0, sl, lsl #2
   11d58:	ldr	r0, [r0, r5, lsl #4]
   11d5c:	b	11d84 <close@plt+0xcbc>
   11d60:	sub	r2, fp, #148	; 0x94
   11d64:	add	r0, r2, r8, lsl #2
   11d68:	ldr	r0, [r0, r5, lsl #4]
   11d6c:	ldr	r1, [r0, #8]
   11d70:	cmp	r1, #0
   11d74:	beq	11d8c <close@plt+0xcc4>
   11d78:	mov	r1, r2
   11d7c:	add	r1, r2, sl, lsl #2
   11d80:	ldr	r1, [r1, r5, lsl #4]
   11d84:	add	r2, r5, #1
   11d88:	bl	12018 <close@plt+0xf50>
   11d8c:	mov	r0, r9
   11d90:	bl	10f60 <ferror_unlocked@plt>
   11d94:	cmp	r0, #0
   11d98:	bne	11ef8 <close@plt+0xe30>
   11d9c:	mov	r0, #0
   11da0:	add	sl, sp, #102	; 0x66
   11da4:	strb	r0, [sl, r5]
   11da8:	b	11cd8 <close@plt+0xc10>
   11dac:	ldr	r0, [r4, r7, lsl #2]
   11db0:	bl	1223c <close@plt+0x1174>
   11db4:	cmp	r0, #0
   11db8:	bne	11ea0 <close@plt+0xdd8>
   11dbc:	add	r7, r7, #1
   11dc0:	cmp	r7, #2
   11dc4:	bne	11dac <close@plt+0xce4>
   11dc8:	movw	r0, #29044	; 0x7174
   11dcc:	movt	r0, #2
   11dd0:	ldrb	r0, [r0]
   11dd4:	cmp	r0, #1
   11dd8:	bne	11e80 <close@plt+0xdb8>
   11ddc:	add	r2, sp, #102	; 0x66
   11de0:	ldr	r0, [sp, #40]	; 0x28
   11de4:	ldr	r1, [sp, #36]	; 0x24
   11de8:	bl	12508 <close@plt+0x1440>
   11dec:	mov	r8, r0
   11df0:	movw	r4, #28912	; 0x70f0
   11df4:	movt	r4, #2
   11df8:	ldr	r9, [r4]
   11dfc:	add	r2, sp, #81	; 0x51
   11e00:	ldr	r0, [sp, #52]	; 0x34
   11e04:	ldr	r1, [sp, #48]	; 0x30
   11e08:	bl	12508 <close@plt+0x1440>
   11e0c:	mov	r5, r0
   11e10:	ldr	r6, [r4]
   11e14:	add	r2, sp, #60	; 0x3c
   11e18:	ldr	r0, [sp, #32]
   11e1c:	ldr	r1, [sp, #28]
   11e20:	bl	12508 <close@plt+0x1440>
   11e24:	mov	r7, r0
   11e28:	ldr	r4, [r4]
   11e2c:	movw	r1, #24502	; 0x5fb6
   11e30:	movt	r1, #1
   11e34:	mov	r0, #0
   11e38:	mov	r2, #5
   11e3c:	bl	10f00 <dcgettext@plt>
   11e40:	movw	r1, #29045	; 0x7175
   11e44:	movt	r1, #2
   11e48:	ldrb	r1, [r1]
   11e4c:	mov	r2, #10
   11e50:	cmp	r1, #0
   11e54:	movwne	r2, #0
   11e58:	stm	sp, {r5, r6, r7}
   11e5c:	str	r4, [sp, #12]
   11e60:	str	r0, [sp, #16]
   11e64:	str	r2, [sp, #20]
   11e68:	movw	r1, #24539	; 0x5fdb
   11e6c:	movt	r1, #1
   11e70:	mov	r0, #1
   11e74:	mov	r2, r8
   11e78:	mov	r3, r9
   11e7c:	bl	11020 <__printf_chk@plt>
   11e80:	movw	r0, #29037	; 0x716d
   11e84:	movt	r0, #2
   11e88:	ldrb	r1, [r0]
   11e8c:	ldrb	r0, [r0, #1]
   11e90:	orrs	r0, r0, r1
   11e94:	bne	11ed4 <close@plt+0xe0c>
   11e98:	mov	r0, #0
   11e9c:	bl	10fd8 <exit@plt>
   11ea0:	bl	10ffc <__errno_location@plt>
   11ea4:	ldr	r1, [sp, #56]	; 0x38
   11ea8:	ldr	r2, [r1, r7, lsl #2]
   11eac:	ldr	r4, [r0]
   11eb0:	mov	r0, #0
   11eb4:	mov	r1, #3
   11eb8:	bl	13d60 <close@plt+0x2c98>
   11ebc:	mov	r3, r0
   11ec0:	movw	r2, #24831	; 0x60ff
   11ec4:	movt	r2, #1
   11ec8:	mov	r0, #1
   11ecc:	mov	r1, r4
   11ed0:	bl	10f78 <error@plt>
   11ed4:	movw	r1, #24556	; 0x5fec
   11ed8:	movt	r1, #1
   11edc:	mov	r0, #0
   11ee0:	mov	r2, #5
   11ee4:	bl	10f00 <dcgettext@plt>
   11ee8:	mov	r2, r0
   11eec:	mov	r0, #1
   11ef0:	mov	r1, #0
   11ef4:	bl	10f78 <error@plt>
   11ef8:	bl	10ffc <__errno_location@plt>
   11efc:	ldr	r1, [sp, #56]	; 0x38
   11f00:	ldr	r2, [r1, r5, lsl #2]
   11f04:	b	11eac <close@plt+0xde4>
   11f08:	bl	10ffc <__errno_location@plt>
   11f0c:	ldr	r1, [sp, #56]	; 0x38
   11f10:	ldr	r2, [r1, r9, lsl #2]
   11f14:	b	11eac <close@plt+0xde4>
   11f18:	push	{r4, r5, fp, lr}
   11f1c:	add	fp, sp, #8
   11f20:	mov	r4, r1
   11f24:	mov	r5, r0
   11f28:	cmp	r2, #3
   11f2c:	beq	11f7c <close@plt+0xeb4>
   11f30:	cmp	r2, #2
   11f34:	beq	11f58 <close@plt+0xe90>
   11f38:	cmp	r2, #1
   11f3c:	bne	12000 <close@plt+0xf38>
   11f40:	movw	r0, #29033	; 0x7169
   11f44:	movt	r0, #2
   11f48:	ldrb	r0, [r0]
   11f4c:	cmp	r0, #0
   11f50:	beq	11f78 <close@plt+0xeb0>
   11f54:	b	12000 <close@plt+0xf38>
   11f58:	movw	r0, #29034	; 0x716a
   11f5c:	movt	r0, #2
   11f60:	ldrb	r0, [r0]
   11f64:	cmp	r0, #1
   11f68:	bne	11f78 <close@plt+0xeb0>
   11f6c:	movw	r0, #29033	; 0x7169
   11f70:	movt	r0, #2
   11f74:	b	11fd0 <close@plt+0xf08>
   11f78:	pop	{r4, r5, fp, pc}
   11f7c:	movw	r0, #29035	; 0x716b
   11f80:	movt	r0, #2
   11f84:	ldrb	r0, [r0]
   11f88:	cmp	r0, #1
   11f8c:	popne	{r4, r5, fp, pc}
   11f90:	movw	r0, #29033	; 0x7169
   11f94:	movt	r0, #2
   11f98:	ldrb	r0, [r0]
   11f9c:	cmp	r0, #1
   11fa0:	bne	11fc8 <close@plt+0xf00>
   11fa4:	movw	r0, #28912	; 0x70f0
   11fa8:	movt	r0, #2
   11fac:	ldr	r0, [r0]
   11fb0:	movw	r1, #29048	; 0x7178
   11fb4:	movt	r1, #2
   11fb8:	ldr	r2, [r1]
   11fbc:	mov	r1, #1
   11fc0:	mov	r3, r4
   11fc4:	bl	10edc <fwrite_unlocked@plt>
   11fc8:	movw	r0, #29034	; 0x716a
   11fcc:	movt	r0, #2
   11fd0:	ldrb	r0, [r0]
   11fd4:	cmp	r0, #1
   11fd8:	bne	12000 <close@plt+0xf38>
   11fdc:	movw	r0, #28912	; 0x70f0
   11fe0:	movt	r0, #2
   11fe4:	ldr	r0, [r0]
   11fe8:	movw	r1, #29048	; 0x7178
   11fec:	movt	r1, #2
   11ff0:	ldr	r2, [r1]
   11ff4:	mov	r1, #1
   11ff8:	mov	r3, r4
   11ffc:	bl	10edc <fwrite_unlocked@plt>
   12000:	ldr	r2, [r5, #4]
   12004:	ldr	r0, [r5, #8]
   12008:	mov	r1, #1
   1200c:	mov	r3, r4
   12010:	pop	{r4, r5, fp, lr}
   12014:	b	10edc <fwrite_unlocked@plt>
   12018:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1201c:	add	fp, sp, #24
   12020:	mov	r4, r2
   12024:	movw	r7, #29040	; 0x7170
   12028:	movt	r7, #2
   1202c:	ldr	r2, [r7]
   12030:	cmp	r2, #1
   12034:	beq	12054 <close@plt+0xf8c>
   12038:	cmp	r2, #2
   1203c:	beq	120e0 <close@plt+0x1018>
   12040:	movw	r2, #29036	; 0x716c
   12044:	movt	r2, #2
   12048:	ldrb	r2, [r2]
   1204c:	cmp	r2, #1
   12050:	bne	120e0 <close@plt+0x1018>
   12054:	sub	r5, r4, #1
   12058:	movw	r8, #29037	; 0x716d
   1205c:	movt	r8, #2
   12060:	ldrb	r2, [r8, r5]
   12064:	cmp	r2, #0
   12068:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   1206c:	ldr	r3, [r1, #4]
   12070:	ldr	r2, [r1, #8]
   12074:	sub	r3, r3, #1
   12078:	movw	r1, #29032	; 0x7168
   1207c:	movt	r1, #2
   12080:	ldrb	r6, [r1]
   12084:	ldr	r1, [r0, #4]
   12088:	ldr	r0, [r0, #8]
   1208c:	sub	r1, r1, #1
   12090:	cmp	r6, #0
   12094:	beq	120e4 <close@plt+0x101c>
   12098:	bl	14bfc <close@plt+0x3b34>
   1209c:	cmp	r0, #1
   120a0:	blt	120e0 <close@plt+0x1018>
   120a4:	ldr	r6, [r7]
   120a8:	movw	r1, #24585	; 0x6009
   120ac:	movt	r1, #1
   120b0:	mov	r0, #0
   120b4:	mov	r2, #5
   120b8:	bl	10f00 <dcgettext@plt>
   120bc:	mov	r2, r0
   120c0:	sub	r0, r6, #1
   120c4:	clz	r0, r0
   120c8:	lsr	r0, r0, #5
   120cc:	mov	r1, #0
   120d0:	mov	r3, r4
   120d4:	bl	10f78 <error@plt>
   120d8:	mov	r0, #1
   120dc:	strb	r0, [r8, r5]
   120e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   120e4:	bl	12668 <close@plt+0x15a0>
   120e8:	cmp	r0, #1
   120ec:	bge	120a4 <close@plt+0xfdc>
   120f0:	b	120e0 <close@plt+0x1018>
   120f4:	movw	r1, #29052	; 0x717c
   120f8:	movt	r1, #2
   120fc:	str	r0, [r1]
   12100:	bx	lr
   12104:	movw	r1, #29056	; 0x7180
   12108:	movt	r1, #2
   1210c:	strb	r0, [r1]
   12110:	bx	lr
   12114:	push	{r4, r5, r6, sl, fp, lr}
   12118:	add	fp, sp, #16
   1211c:	sub	sp, sp, #8
   12120:	movw	r0, #29020	; 0x715c
   12124:	movt	r0, #2
   12128:	ldr	r0, [r0]
   1212c:	bl	15178 <close@plt+0x40b0>
   12130:	cmp	r0, #0
   12134:	beq	1215c <close@plt+0x1094>
   12138:	movw	r0, #29056	; 0x7180
   1213c:	movt	r0, #2
   12140:	ldrb	r0, [r0]
   12144:	cmp	r0, #0
   12148:	beq	1217c <close@plt+0x10b4>
   1214c:	bl	10ffc <__errno_location@plt>
   12150:	ldr	r0, [r0]
   12154:	cmp	r0, #32
   12158:	bne	1217c <close@plt+0x10b4>
   1215c:	movw	r0, #29008	; 0x7150
   12160:	movt	r0, #2
   12164:	ldr	r0, [r0]
   12168:	bl	15178 <close@plt+0x40b0>
   1216c:	cmp	r0, #0
   12170:	subeq	sp, fp, #16
   12174:	popeq	{r4, r5, r6, sl, fp, pc}
   12178:	b	121ec <close@plt+0x1124>
   1217c:	movw	r1, #24815	; 0x60ef
   12180:	movt	r1, #1
   12184:	mov	r0, #0
   12188:	mov	r2, #5
   1218c:	bl	10f00 <dcgettext@plt>
   12190:	mov	r4, r0
   12194:	movw	r0, #29052	; 0x717c
   12198:	movt	r0, #2
   1219c:	ldr	r6, [r0]
   121a0:	bl	10ffc <__errno_location@plt>
   121a4:	ldr	r5, [r0]
   121a8:	cmp	r6, #0
   121ac:	bne	121c8 <close@plt+0x1100>
   121b0:	movw	r2, #24831	; 0x60ff
   121b4:	movt	r2, #1
   121b8:	mov	r0, #0
   121bc:	mov	r1, r5
   121c0:	mov	r3, r4
   121c4:	b	121e8 <close@plt+0x1120>
   121c8:	mov	r0, r6
   121cc:	bl	13d50 <close@plt+0x2c88>
   121d0:	mov	r3, r0
   121d4:	str	r4, [sp]
   121d8:	movw	r2, #24827	; 0x60fb
   121dc:	movt	r2, #1
   121e0:	mov	r0, #0
   121e4:	mov	r1, r5
   121e8:	bl	10f78 <error@plt>
   121ec:	movw	r0, #28920	; 0x70f8
   121f0:	movt	r0, #2
   121f4:	ldr	r0, [r0]
   121f8:	bl	10eb8 <_exit@plt>
   121fc:	b	10e94 <posix_fadvise64@plt>
   12200:	cmp	r0, #0
   12204:	bxeq	lr
   12208:	push	{r4, sl, fp, lr}
   1220c:	add	fp, sp, #8
   12210:	sub	sp, sp, #16
   12214:	mov	r4, r1
   12218:	bl	1102c <fileno@plt>
   1221c:	mov	r1, #0
   12220:	str	r1, [sp]
   12224:	stmib	sp, {r1, r4}
   12228:	mov	r2, #0
   1222c:	mov	r3, #0
   12230:	bl	121fc <close@plt+0x1134>
   12234:	sub	sp, fp, #8
   12238:	pop	{r4, sl, fp, pc}
   1223c:	push	{r4, r5, fp, lr}
   12240:	add	fp, sp, #8
   12244:	sub	sp, sp, #8
   12248:	mov	r4, r0
   1224c:	bl	1102c <fileno@plt>
   12250:	cmn	r0, #1
   12254:	ble	122cc <close@plt+0x1204>
   12258:	mov	r0, r4
   1225c:	bl	10fa8 <__freading@plt>
   12260:	cmp	r0, #0
   12264:	beq	12290 <close@plt+0x11c8>
   12268:	mov	r0, r4
   1226c:	bl	1102c <fileno@plt>
   12270:	mov	r1, #1
   12274:	str	r1, [sp]
   12278:	mov	r2, #0
   1227c:	mov	r3, #0
   12280:	bl	10f3c <lseek64@plt>
   12284:	and	r0, r0, r1
   12288:	cmn	r0, #1
   1228c:	beq	122cc <close@plt+0x1204>
   12290:	mov	r0, r4
   12294:	bl	122dc <close@plt+0x1214>
   12298:	cmp	r0, #0
   1229c:	beq	122cc <close@plt+0x1204>
   122a0:	bl	10ffc <__errno_location@plt>
   122a4:	ldr	r5, [r0]
   122a8:	mov	r0, r4
   122ac:	bl	11044 <fclose@plt>
   122b0:	cmp	r5, #0
   122b4:	beq	122c4 <close@plt+0x11fc>
   122b8:	bl	10ffc <__errno_location@plt>
   122bc:	str	r5, [r0]
   122c0:	mvn	r0, #0
   122c4:	sub	sp, fp, #8
   122c8:	pop	{r4, r5, fp, pc}
   122cc:	mov	r0, r4
   122d0:	sub	sp, fp, #8
   122d4:	pop	{r4, r5, fp, lr}
   122d8:	b	11044 <fclose@plt>
   122dc:	push	{r4, sl, fp, lr}
   122e0:	add	fp, sp, #8
   122e4:	mov	r4, r0
   122e8:	cmp	r0, #0
   122ec:	beq	12304 <close@plt+0x123c>
   122f0:	mov	r0, r4
   122f4:	bl	10fa8 <__freading@plt>
   122f8:	cmp	r0, #0
   122fc:	movne	r0, r4
   12300:	blne	12310 <close@plt+0x1248>
   12304:	mov	r0, r4
   12308:	pop	{r4, sl, fp, lr}
   1230c:	b	10ea0 <fflush@plt>
   12310:	push	{fp, lr}
   12314:	mov	fp, sp
   12318:	sub	sp, sp, #8
   1231c:	ldrb	r1, [r0, #1]
   12320:	tst	r1, #1
   12324:	beq	1233c <close@plt+0x1274>
   12328:	mov	r1, #1
   1232c:	str	r1, [sp]
   12330:	mov	r2, #0
   12334:	mov	r3, #0
   12338:	bl	123f4 <close@plt+0x132c>
   1233c:	mov	sp, fp
   12340:	pop	{fp, pc}
   12344:	push	{r4, r5, r6, r7, fp, lr}
   12348:	add	fp, sp, #16
   1234c:	mov	r5, r1
   12350:	bl	1108c <fopen64@plt>
   12354:	mov	r4, #0
   12358:	cmp	r0, #0
   1235c:	beq	123c4 <close@plt+0x12fc>
   12360:	mov	r6, r0
   12364:	bl	1102c <fileno@plt>
   12368:	cmp	r0, #2
   1236c:	bhi	123cc <close@plt+0x1304>
   12370:	bl	1435c <close@plt+0x3294>
   12374:	cmn	r0, #1
   12378:	ble	123d4 <close@plt+0x130c>
   1237c:	mov	r7, r0
   12380:	mov	r0, r6
   12384:	bl	1223c <close@plt+0x1174>
   12388:	cmp	r0, #0
   1238c:	bne	123a8 <close@plt+0x12e0>
   12390:	mov	r0, r7
   12394:	mov	r1, r5
   12398:	bl	10e58 <fdopen@plt>
   1239c:	mov	r4, r0
   123a0:	cmp	r0, #0
   123a4:	bne	123c4 <close@plt+0x12fc>
   123a8:	bl	10ffc <__errno_location@plt>
   123ac:	mov	r4, r0
   123b0:	ldr	r5, [r0]
   123b4:	mov	r0, r7
   123b8:	bl	110c8 <close@plt>
   123bc:	str	r5, [r4]
   123c0:	mov	r4, #0
   123c4:	mov	r0, r4
   123c8:	pop	{r4, r5, r6, r7, fp, pc}
   123cc:	mov	r0, r6
   123d0:	pop	{r4, r5, r6, r7, fp, pc}
   123d4:	bl	10ffc <__errno_location@plt>
   123d8:	mov	r5, r0
   123dc:	ldr	r7, [r0]
   123e0:	mov	r0, r6
   123e4:	bl	1223c <close@plt+0x1174>
   123e8:	str	r7, [r5]
   123ec:	mov	r0, r4
   123f0:	pop	{r4, r5, r6, r7, fp, pc}
   123f4:	push	{r4, r5, r6, r7, fp, lr}
   123f8:	add	fp, sp, #16
   123fc:	sub	sp, sp, #8
   12400:	mov	r5, r3
   12404:	mov	r6, r2
   12408:	mov	r4, r0
   1240c:	ldr	r0, [r0, #4]
   12410:	ldr	r1, [r4, #8]
   12414:	cmp	r1, r0
   12418:	bne	12434 <close@plt+0x136c>
   1241c:	ldrd	r0, [r4, #16]
   12420:	cmp	r1, r0
   12424:	bne	12434 <close@plt+0x136c>
   12428:	ldr	r0, [r4, #36]	; 0x24
   1242c:	cmp	r0, #0
   12430:	beq	1244c <close@plt+0x1384>
   12434:	mov	r0, r4
   12438:	mov	r2, r6
   1243c:	mov	r3, r5
   12440:	sub	sp, fp, #16
   12444:	pop	{r4, r5, r6, r7, fp, lr}
   12448:	b	11050 <fseeko64@plt>
   1244c:	ldr	r7, [fp, #8]
   12450:	mov	r0, r4
   12454:	bl	1102c <fileno@plt>
   12458:	str	r7, [sp]
   1245c:	mov	r2, r6
   12460:	mov	r3, r5
   12464:	bl	10f3c <lseek64@plt>
   12468:	and	r2, r0, r1
   1246c:	cmn	r2, #1
   12470:	beq	12490 <close@plt+0x13c8>
   12474:	strd	r0, [r4, #80]	; 0x50
   12478:	ldr	r0, [r4]
   1247c:	bic	r0, r0, #16
   12480:	str	r0, [r4]
   12484:	mov	r0, #0
   12488:	sub	sp, fp, #16
   1248c:	pop	{r4, r5, r6, r7, fp, pc}
   12490:	mvn	r0, #0
   12494:	sub	sp, fp, #16
   12498:	pop	{r4, r5, r6, r7, fp, pc}
   1249c:	push	{r4, sl, fp, lr}
   124a0:	add	fp, sp, #8
   124a4:	sub	sp, sp, #264	; 0x108
   124a8:	add	r1, sp, #7
   124ac:	movw	r2, #257	; 0x101
   124b0:	bl	142b8 <close@plt+0x31f0>
   124b4:	mov	r4, #0
   124b8:	cmp	r0, #0
   124bc:	bne	124fc <close@plt+0x1434>
   124c0:	add	r0, sp, #7
   124c4:	movw	r1, #24834	; 0x6102
   124c8:	movt	r1, #1
   124cc:	mov	r2, #2
   124d0:	bl	10fe4 <bcmp@plt>
   124d4:	cmp	r0, #0
   124d8:	beq	124fc <close@plt+0x1434>
   124dc:	add	r0, sp, #7
   124e0:	movw	r1, #24836	; 0x6104
   124e4:	movt	r1, #1
   124e8:	mov	r2, #6
   124ec:	bl	10fe4 <bcmp@plt>
   124f0:	mov	r4, r0
   124f4:	cmp	r0, #0
   124f8:	movwne	r4, #1
   124fc:	mov	r0, r4
   12500:	sub	sp, fp, #8
   12504:	pop	{r4, sl, fp, pc}
   12508:	push	{r4, r5, r6, sl, fp, lr}
   1250c:	add	fp, sp, #16
   12510:	mov	r4, r1
   12514:	mov	r5, r0
   12518:	mov	r0, #0
   1251c:	strb	r0, [r2, #20]
   12520:	add	r6, r2, #19
   12524:	mov	r0, r5
   12528:	mov	r1, r4
   1252c:	mov	r2, #10
   12530:	mov	r3, #0
   12534:	bl	156ac <close@plt+0x45e4>
   12538:	add	r2, r0, r0, lsl #2
   1253c:	sub	r2, r5, r2, lsl #1
   12540:	orr	r2, r2, #48	; 0x30
   12544:	strb	r2, [r6], #-1
   12548:	rsbs	r2, r5, #9
   1254c:	rscs	r2, r4, #0
   12550:	mov	r5, r0
   12554:	mov	r4, r1
   12558:	bcc	12524 <close@plt+0x145c>
   1255c:	add	r0, r6, #1
   12560:	pop	{r4, r5, r6, sl, fp, pc}
   12564:	mov	r1, #0
   12568:	str	r1, [r0]
   1256c:	str	r1, [r0, #4]
   12570:	str	r1, [r0, #8]
   12574:	bx	lr
   12578:	mov	r2, #10
   1257c:	b	12580 <close@plt+0x14b8>
   12580:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12584:	add	fp, sp, #28
   12588:	sub	sp, sp, #4
   1258c:	mov	sl, r2
   12590:	mov	r8, r1
   12594:	mov	r4, r0
   12598:	ldr	r5, [r0]
   1259c:	ldr	r6, [r0, #8]
   125a0:	mov	r0, r1
   125a4:	bl	110bc <feof_unlocked@plt>
   125a8:	cmp	r0, #0
   125ac:	beq	125b8 <close@plt+0x14f0>
   125b0:	mov	r4, #0
   125b4:	b	12654 <close@plt+0x158c>
   125b8:	add	r9, r6, r5
   125bc:	mov	r7, r6
   125c0:	b	125d0 <close@plt+0x1508>
   125c4:	strb	r5, [r7], #1
   125c8:	cmp	r5, sl
   125cc:	beq	1264c <close@plt+0x1584>
   125d0:	mov	r0, r8
   125d4:	bl	10ef4 <getc_unlocked@plt>
   125d8:	mov	r5, r0
   125dc:	cmn	r0, #1
   125e0:	bne	1260c <close@plt+0x1544>
   125e4:	cmp	r7, r6
   125e8:	beq	125b0 <close@plt+0x14e8>
   125ec:	mov	r0, r8
   125f0:	bl	10f60 <ferror_unlocked@plt>
   125f4:	cmp	r0, #0
   125f8:	bne	125b0 <close@plt+0x14e8>
   125fc:	ldrb	r0, [r7, #-1]
   12600:	cmp	r0, sl
   12604:	mov	r5, sl
   12608:	beq	1264c <close@plt+0x1584>
   1260c:	cmp	r7, r9
   12610:	bne	125c4 <close@plt+0x14fc>
   12614:	ldr	r7, [r4]
   12618:	mov	r0, #1
   1261c:	str	r0, [sp]
   12620:	mov	r0, r6
   12624:	mov	r1, r4
   12628:	mov	r2, #1
   1262c:	mvn	r3, #0
   12630:	bl	14948 <close@plt+0x3880>
   12634:	mov	r6, r0
   12638:	str	r0, [r4, #8]
   1263c:	add	r7, r0, r7
   12640:	ldr	r0, [r4]
   12644:	add	r9, r6, r0
   12648:	b	125c4 <close@plt+0x14fc>
   1264c:	sub	r0, r7, r6
   12650:	str	r0, [r4, #4]
   12654:	mov	r0, r4
   12658:	sub	sp, fp, #28
   1265c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12660:	ldr	r0, [r0, #8]
   12664:	b	153e0 <close@plt+0x4318>
   12668:	push	{r4, r5, fp, lr}
   1266c:	add	fp, sp, #8
   12670:	mov	r4, r3
   12674:	mov	r3, r2
   12678:	mov	r5, r1
   1267c:	cmp	r1, r4
   12680:	mov	r2, r1
   12684:	movhi	r2, r4
   12688:	mov	r1, r3
   1268c:	bl	10ee8 <memcmp@plt>
   12690:	cmp	r0, #0
   12694:	popne	{r4, r5, fp, pc}
   12698:	mov	r0, #0
   1269c:	cmp	r5, r4
   126a0:	movwhi	r0, #1
   126a4:	subcc	r0, r0, #1
   126a8:	pop	{r4, r5, fp, pc}
   126ac:	push	{r4, r5, fp, lr}
   126b0:	add	fp, sp, #8
   126b4:	cmp	r0, #0
   126b8:	beq	1274c <close@plt+0x1684>
   126bc:	mov	r4, r0
   126c0:	mov	r1, #47	; 0x2f
   126c4:	bl	11074 <strrchr@plt>
   126c8:	cmp	r0, #0
   126cc:	mov	r5, r4
   126d0:	addne	r5, r0, #1
   126d4:	sub	r0, r5, r4
   126d8:	cmp	r0, #7
   126dc:	blt	12730 <close@plt+0x1668>
   126e0:	sub	r0, r5, #7
   126e4:	movw	r1, #24898	; 0x6142
   126e8:	movt	r1, #1
   126ec:	mov	r2, #7
   126f0:	bl	110a4 <strncmp@plt>
   126f4:	cmp	r0, #0
   126f8:	bne	12730 <close@plt+0x1668>
   126fc:	movw	r1, #24906	; 0x614a
   12700:	movt	r1, #1
   12704:	mov	r0, r5
   12708:	mov	r2, #3
   1270c:	bl	110a4 <strncmp@plt>
   12710:	cmp	r0, #0
   12714:	beq	12720 <close@plt+0x1658>
   12718:	mov	r4, r5
   1271c:	b	12730 <close@plt+0x1668>
   12720:	add	r4, r5, #3
   12724:	movw	r0, #28992	; 0x7140
   12728:	movt	r0, #2
   1272c:	str	r4, [r0]
   12730:	movw	r0, #28996	; 0x7144
   12734:	movt	r0, #2
   12738:	str	r4, [r0]
   1273c:	movw	r0, #29060	; 0x7184
   12740:	movt	r0, #2
   12744:	str	r4, [r0]
   12748:	pop	{r4, r5, fp, pc}
   1274c:	movw	r0, #29008	; 0x7150
   12750:	movt	r0, #2
   12754:	ldr	r3, [r0]
   12758:	movw	r0, #24842	; 0x610a
   1275c:	movt	r0, #1
   12760:	mov	r1, #55	; 0x37
   12764:	mov	r2, #1
   12768:	bl	10f30 <fwrite@plt>
   1276c:	bl	110b0 <abort@plt>
   12770:	push	{r4, r5, r6, sl, fp, lr}
   12774:	add	fp, sp, #16
   12778:	mov	r4, r0
   1277c:	movw	r0, #29064	; 0x7188
   12780:	movt	r0, #2
   12784:	cmp	r4, #0
   12788:	moveq	r4, r0
   1278c:	bl	10ffc <__errno_location@plt>
   12790:	mov	r5, r0
   12794:	ldr	r6, [r0]
   12798:	mov	r0, r4
   1279c:	mov	r1, #48	; 0x30
   127a0:	bl	14b18 <close@plt+0x3a50>
   127a4:	str	r6, [r5]
   127a8:	pop	{r4, r5, r6, sl, fp, pc}
   127ac:	movw	r1, #29064	; 0x7188
   127b0:	movt	r1, #2
   127b4:	cmp	r0, #0
   127b8:	movne	r1, r0
   127bc:	ldr	r0, [r1]
   127c0:	bx	lr
   127c4:	movw	r2, #29064	; 0x7188
   127c8:	movt	r2, #2
   127cc:	cmp	r0, #0
   127d0:	movne	r2, r0
   127d4:	str	r1, [r2]
   127d8:	bx	lr
   127dc:	movw	r3, #29064	; 0x7188
   127e0:	movt	r3, #2
   127e4:	cmp	r0, #0
   127e8:	movne	r3, r0
   127ec:	ubfx	r0, r1, #5, #3
   127f0:	add	ip, r3, r0, lsl #2
   127f4:	ldr	r3, [ip, #8]
   127f8:	and	r1, r1, #31
   127fc:	mov	r0, #1
   12800:	and	r0, r0, r3, lsr r1
   12804:	and	r2, r2, #1
   12808:	eor	r2, r0, r2
   1280c:	eor	r1, r3, r2, lsl r1
   12810:	str	r1, [ip, #8]
   12814:	bx	lr
   12818:	movw	r2, #29064	; 0x7188
   1281c:	movt	r2, #2
   12820:	cmp	r0, #0
   12824:	movne	r2, r0
   12828:	ldr	r0, [r2, #4]
   1282c:	str	r1, [r2, #4]
   12830:	bx	lr
   12834:	push	{fp, lr}
   12838:	mov	fp, sp
   1283c:	movw	r3, #29064	; 0x7188
   12840:	movt	r3, #2
   12844:	cmp	r0, #0
   12848:	movne	r3, r0
   1284c:	mov	r0, #10
   12850:	str	r0, [r3]
   12854:	cmp	r1, #0
   12858:	cmpne	r2, #0
   1285c:	bne	12864 <close@plt+0x179c>
   12860:	bl	110b0 <abort@plt>
   12864:	str	r1, [r3, #40]	; 0x28
   12868:	str	r2, [r3, #44]	; 0x2c
   1286c:	pop	{fp, pc}
   12870:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12874:	add	fp, sp, #28
   12878:	sub	sp, sp, #20
   1287c:	mov	r8, r3
   12880:	mov	r9, r2
   12884:	mov	sl, r1
   12888:	mov	r7, r0
   1288c:	ldr	r0, [fp, #8]
   12890:	movw	r5, #29064	; 0x7188
   12894:	movt	r5, #2
   12898:	cmp	r0, #0
   1289c:	movne	r5, r0
   128a0:	bl	10ffc <__errno_location@plt>
   128a4:	mov	r4, r0
   128a8:	ldm	r5, {r0, r1}
   128ac:	ldr	r2, [r5, #40]	; 0x28
   128b0:	ldr	r3, [r5, #44]	; 0x2c
   128b4:	ldr	r6, [r4]
   128b8:	add	r5, r5, #8
   128bc:	stm	sp, {r0, r1, r5}
   128c0:	str	r2, [sp, #12]
   128c4:	str	r3, [sp, #16]
   128c8:	mov	r0, r7
   128cc:	mov	r1, sl
   128d0:	mov	r2, r9
   128d4:	mov	r3, r8
   128d8:	bl	128e8 <close@plt+0x1820>
   128dc:	str	r6, [r4]
   128e0:	sub	sp, fp, #28
   128e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128ec:	add	fp, sp, #28
   128f0:	sub	sp, sp, #156	; 0x9c
   128f4:	mov	r9, r3
   128f8:	mov	r7, r1
   128fc:	mov	r6, r0
   12900:	str	r2, [fp, #-80]	; 0xffffffb0
   12904:	add	r0, r2, #1
   12908:	str	r0, [sp, #76]	; 0x4c
   1290c:	ldr	r0, [fp, #12]
   12910:	and	r1, r0, #1
   12914:	str	r1, [sp, #40]	; 0x28
   12918:	and	r1, r0, #4
   1291c:	str	r1, [sp, #36]	; 0x24
   12920:	ubfx	r4, r0, #1, #1
   12924:	bl	10f48 <__ctype_get_mb_cur_max@plt>
   12928:	str	r0, [sp, #44]	; 0x2c
   1292c:	ldr	r0, [fp, #24]
   12930:	str	r0, [sp, #88]	; 0x58
   12934:	ldr	r0, [fp, #20]
   12938:	str	r0, [sp, #80]	; 0x50
   1293c:	ldr	r1, [fp, #8]
   12940:	mov	r0, #0
   12944:	str	r0, [sp, #84]	; 0x54
   12948:	mov	r0, #0
   1294c:	str	r0, [fp, #-84]	; 0xffffffac
   12950:	mov	r0, #0
   12954:	str	r0, [fp, #-72]	; 0xffffffb8
   12958:	mov	r0, #0
   1295c:	mov	r2, #0
   12960:	str	r2, [fp, #-56]	; 0xffffffc8
   12964:	mov	r2, #0
   12968:	str	r2, [sp, #64]	; 0x40
   1296c:	mov	r2, #1
   12970:	str	r2, [fp, #-48]	; 0xffffffd0
   12974:	cmp	r1, #10
   12978:	bhi	138a4 <close@plt+0x27dc>
   1297c:	mov	sl, r7
   12980:	mov	r7, r1
   12984:	add	r1, pc, #24
   12988:	mov	r8, #0
   1298c:	mov	r2, #1
   12990:	mov	r3, #0
   12994:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12998:	mov	lr, r9
   1299c:	mov	r5, r6
   129a0:	ldr	pc, [r1, r7, lsl #2]
   129a4:	andeq	r2, r1, r8, ror sl
   129a8:			; <UNDEFINED> instruction: 0x00012ab8
   129ac:	andeq	r2, r1, r8, lsl #21
   129b0:	andeq	r2, r1, r0, ror sl
   129b4:	andeq	r2, r1, ip, lsr #21
   129b8:	andeq	r2, r1, ip, lsl #22
   129bc:	muleq	r1, r8, sl
   129c0:	andeq	r2, r1, r8, ror #22
   129c4:	ldrdeq	r2, [r1], -r0
   129c8:	ldrdeq	r2, [r1], -r0
   129cc:	strdeq	r2, [r1], -ip
   129d0:	movw	r0, #24988	; 0x619c
   129d4:	movt	r0, #1
   129d8:	mov	r1, r7
   129dc:	bl	13eac <close@plt+0x2de4>
   129e0:	str	r0, [sp, #80]	; 0x50
   129e4:	movw	r0, #24990	; 0x619e
   129e8:	movt	r0, #1
   129ec:	mov	r1, r7
   129f0:	bl	13eac <close@plt+0x2de4>
   129f4:	mov	r5, r6
   129f8:	str	r0, [sp, #88]	; 0x58
   129fc:	mov	r8, #0
   12a00:	tst	r4, #1
   12a04:	str	r7, [fp, #-64]	; 0xffffffc0
   12a08:	bne	12a40 <close@plt+0x1978>
   12a0c:	ldr	r0, [sp, #80]	; 0x50
   12a10:	ldrb	r0, [r0]
   12a14:	cmp	r0, #0
   12a18:	beq	12a40 <close@plt+0x1978>
   12a1c:	ldr	r1, [sp, #80]	; 0x50
   12a20:	add	r1, r1, #1
   12a24:	mov	r8, #0
   12a28:	cmp	r8, sl
   12a2c:	strbcc	r0, [r5, r8]
   12a30:	ldrb	r0, [r1, r8]
   12a34:	add	r8, r8, #1
   12a38:	cmp	r0, #0
   12a3c:	bne	12a28 <close@plt+0x1960>
   12a40:	ldr	r7, [sp, #88]	; 0x58
   12a44:	mov	r0, r7
   12a48:	bl	10ff0 <strlen@plt>
   12a4c:	mov	r5, r6
   12a50:	str	r0, [fp, #-72]	; 0xffffffb8
   12a54:	str	r7, [fp, #-84]	; 0xffffffac
   12a58:	mov	r2, #1
   12a5c:	mov	r3, r4
   12a60:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12a64:	mov	lr, r9
   12a68:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12a6c:	b	12b68 <close@plt+0x1aa0>
   12a70:	mov	r0, #1
   12a74:	b	12ab8 <close@plt+0x19f0>
   12a78:	mov	r7, #0
   12a7c:	mov	r8, #0
   12a80:	mov	r2, r0
   12a84:	b	12b64 <close@plt+0x1a9c>
   12a88:	tst	r4, #1
   12a8c:	bne	12ab8 <close@plt+0x19f0>
   12a90:	mov	r2, r0
   12a94:	b	12ae0 <close@plt+0x1a18>
   12a98:	mov	r0, #1
   12a9c:	str	r0, [fp, #-72]	; 0xffffffb8
   12aa0:	mov	r8, #0
   12aa4:	mov	r7, #5
   12aa8:	b	12b24 <close@plt+0x1a5c>
   12aac:	mov	r2, #1
   12ab0:	tst	r4, #1
   12ab4:	beq	12ae0 <close@plt+0x1a18>
   12ab8:	mov	r1, #1
   12abc:	str	r1, [fp, #-72]	; 0xffffffb8
   12ac0:	mov	r8, #0
   12ac4:	mov	r7, #2
   12ac8:	movw	r1, #24990	; 0x619e
   12acc:	movt	r1, #1
   12ad0:	str	r1, [fp, #-84]	; 0xffffffac
   12ad4:	mov	r2, r0
   12ad8:	mov	r3, #1
   12adc:	b	12b68 <close@plt+0x1aa0>
   12ae0:	mov	r8, #1
   12ae4:	mov	r7, #2
   12ae8:	cmp	sl, #0
   12aec:	movne	r0, #39	; 0x27
   12af0:	strbne	r0, [r5]
   12af4:	movw	r0, #24990	; 0x619e
   12af8:	movt	r0, #1
   12afc:	str	r0, [fp, #-84]	; 0xffffffac
   12b00:	mov	r0, #1
   12b04:	str	r0, [fp, #-72]	; 0xffffffb8
   12b08:	b	12b64 <close@plt+0x1a9c>
   12b0c:	mov	r7, #5
   12b10:	tst	r4, #1
   12b14:	beq	12b3c <close@plt+0x1a74>
   12b18:	mov	r0, #1
   12b1c:	str	r0, [fp, #-72]	; 0xffffffb8
   12b20:	mov	r8, #0
   12b24:	movw	r0, #24986	; 0x619a
   12b28:	movt	r0, #1
   12b2c:	str	r0, [fp, #-84]	; 0xffffffac
   12b30:	mov	r2, #1
   12b34:	mov	r3, #1
   12b38:	b	12b68 <close@plt+0x1aa0>
   12b3c:	cmp	sl, #0
   12b40:	movne	r0, #34	; 0x22
   12b44:	strbne	r0, [r5]
   12b48:	mov	r8, #1
   12b4c:	movw	r0, #24986	; 0x619a
   12b50:	movt	r0, #1
   12b54:	str	r0, [fp, #-84]	; 0xffffffac
   12b58:	mov	r0, #1
   12b5c:	str	r0, [fp, #-72]	; 0xffffffb8
   12b60:	mov	r2, #1
   12b64:	mov	r3, #0
   12b68:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12b6c:	cmp	r0, #0
   12b70:	movwne	r0, #1
   12b74:	and	r1, r0, r3
   12b78:	and	r1, r2, r1
   12b7c:	str	r1, [sp, #56]	; 0x38
   12b80:	sub	r1, r7, #2
   12b84:	clz	r1, r1
   12b88:	lsr	r1, r1, #5
   12b8c:	and	r1, r1, r3
   12b90:	str	r1, [sp, #68]	; 0x44
   12b94:	str	r7, [fp, #-64]	; 0xffffffc0
   12b98:	subs	r1, r7, #2
   12b9c:	movwne	r1, #1
   12ba0:	eor	r4, r3, #1
   12ba4:	str	r4, [fp, #-88]	; 0xffffffa8
   12ba8:	orr	r4, r1, r4
   12bac:	str	r4, [sp, #72]	; 0x48
   12bb0:	and	r1, r1, r2
   12bb4:	and	r0, r0, r1
   12bb8:	str	r0, [fp, #-60]	; 0xffffffc4
   12bbc:	str	r3, [fp, #-76]	; 0xffffffb4
   12bc0:	orr	r0, r1, r3
   12bc4:	eor	r0, r0, #1
   12bc8:	ldr	r1, [fp, #16]
   12bcc:	clz	r1, r1
   12bd0:	lsr	r1, r1, #5
   12bd4:	orr	r0, r1, r0
   12bd8:	str	r0, [fp, #-68]	; 0xffffffbc
   12bdc:	str	r2, [sp, #92]	; 0x5c
   12be0:	eor	r0, r2, #1
   12be4:	str	r0, [sp, #60]	; 0x3c
   12be8:	mov	r7, #0
   12bec:	cmn	lr, #1
   12bf0:	beq	12c00 <close@plt+0x1b38>
   12bf4:	cmp	r7, lr
   12bf8:	bne	12c0c <close@plt+0x1b44>
   12bfc:	b	13718 <close@plt+0x2650>
   12c00:	ldrb	r0, [ip, r7]
   12c04:	cmp	r0, #0
   12c08:	beq	13718 <close@plt+0x2650>
   12c0c:	mov	r9, #0
   12c10:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12c14:	cmp	r0, #0
   12c18:	beq	12c4c <close@plt+0x1b84>
   12c1c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12c20:	add	r4, r7, r0
   12c24:	cmp	r0, #2
   12c28:	bcc	12c44 <close@plt+0x1b7c>
   12c2c:	cmn	lr, #1
   12c30:	bne	12c44 <close@plt+0x1b7c>
   12c34:	mov	r0, ip
   12c38:	bl	10ff0 <strlen@plt>
   12c3c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12c40:	mov	lr, r0
   12c44:	cmp	r4, lr
   12c48:	bls	12c58 <close@plt+0x1b90>
   12c4c:	mov	r0, #0
   12c50:	str	r0, [fp, #-52]	; 0xffffffcc
   12c54:	b	12c9c <close@plt+0x1bd4>
   12c58:	mov	r4, lr
   12c5c:	add	r0, ip, r7
   12c60:	ldr	r1, [fp, #-84]	; 0xffffffac
   12c64:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12c68:	bl	10fe4 <bcmp@plt>
   12c6c:	cmp	r0, #0
   12c70:	mov	r1, r0
   12c74:	movwne	r1, #1
   12c78:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12c7c:	orr	r1, r1, r2
   12c80:	tst	r1, #1
   12c84:	beq	137ec <close@plt+0x2724>
   12c88:	clz	r0, r0
   12c8c:	lsr	r0, r0, #5
   12c90:	str	r0, [fp, #-52]	; 0xffffffcc
   12c94:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12c98:	mov	lr, r4
   12c9c:	ldrb	r4, [ip, r7]
   12ca0:	cmp	r4, #126	; 0x7e
   12ca4:	bhi	131d4 <close@plt+0x210c>
   12ca8:	mov	r6, #1
   12cac:	mov	r2, #110	; 0x6e
   12cb0:	mov	r0, #97	; 0x61
   12cb4:	add	r3, pc, #4
   12cb8:	mov	r1, #0
   12cbc:	ldr	pc, [r3, r4, lsl #2]
   12cc0:	andeq	r3, r1, r4, lsr r0
   12cc4:	ldrdeq	r3, [r1], -r4
   12cc8:	ldrdeq	r3, [r1], -r4
   12ccc:	ldrdeq	r3, [r1], -r4
   12cd0:	ldrdeq	r3, [r1], -r4
   12cd4:	ldrdeq	r3, [r1], -r4
   12cd8:	ldrdeq	r3, [r1], -r4
   12cdc:	andeq	r3, r1, r8, lsr #5
   12ce0:	andeq	r3, r1, r4, lsl r0
   12ce4:	andeq	r3, r1, ip
   12ce8:	andeq	r3, r1, r0, lsr #32
   12cec:	andeq	r3, r1, ip, lsr r1
   12cf0:	andeq	r3, r1, r4
   12cf4:	andeq	r3, r1, ip, lsl r0
   12cf8:	ldrdeq	r3, [r1], -r4
   12cfc:	ldrdeq	r3, [r1], -r4
   12d00:	ldrdeq	r3, [r1], -r4
   12d04:	ldrdeq	r3, [r1], -r4
   12d08:	ldrdeq	r3, [r1], -r4
   12d0c:	ldrdeq	r3, [r1], -r4
   12d10:	ldrdeq	r3, [r1], -r4
   12d14:	ldrdeq	r3, [r1], -r4
   12d18:	ldrdeq	r3, [r1], -r4
   12d1c:	ldrdeq	r3, [r1], -r4
   12d20:	ldrdeq	r3, [r1], -r4
   12d24:	ldrdeq	r3, [r1], -r4
   12d28:	ldrdeq	r3, [r1], -r4
   12d2c:	ldrdeq	r3, [r1], -r4
   12d30:	ldrdeq	r3, [r1], -r4
   12d34:	ldrdeq	r3, [r1], -r4
   12d38:	ldrdeq	r3, [r1], -r4
   12d3c:	ldrdeq	r3, [r1], -r4
   12d40:			; <UNDEFINED> instruction: 0x00012fb8
   12d44:			; <UNDEFINED> instruction: 0x00012fbc
   12d48:			; <UNDEFINED> instruction: 0x00012fbc
   12d4c:	andeq	r2, r1, r4, lsr #31
   12d50:			; <UNDEFINED> instruction: 0x00012fbc
   12d54:			; <UNDEFINED> instruction: 0x00012ebc
   12d58:			; <UNDEFINED> instruction: 0x00012fbc
   12d5c:	andeq	r3, r1, r4, asr #2
   12d60:			; <UNDEFINED> instruction: 0x00012fbc
   12d64:			; <UNDEFINED> instruction: 0x00012fbc
   12d68:			; <UNDEFINED> instruction: 0x00012fbc
   12d6c:			; <UNDEFINED> instruction: 0x00012ebc
   12d70:			; <UNDEFINED> instruction: 0x00012ebc
   12d74:			; <UNDEFINED> instruction: 0x00012ebc
   12d78:			; <UNDEFINED> instruction: 0x00012ebc
   12d7c:			; <UNDEFINED> instruction: 0x00012ebc
   12d80:			; <UNDEFINED> instruction: 0x00012ebc
   12d84:			; <UNDEFINED> instruction: 0x00012ebc
   12d88:			; <UNDEFINED> instruction: 0x00012ebc
   12d8c:			; <UNDEFINED> instruction: 0x00012ebc
   12d90:			; <UNDEFINED> instruction: 0x00012ebc
   12d94:			; <UNDEFINED> instruction: 0x00012ebc
   12d98:			; <UNDEFINED> instruction: 0x00012ebc
   12d9c:			; <UNDEFINED> instruction: 0x00012ebc
   12da0:			; <UNDEFINED> instruction: 0x00012ebc
   12da4:			; <UNDEFINED> instruction: 0x00012ebc
   12da8:			; <UNDEFINED> instruction: 0x00012ebc
   12dac:			; <UNDEFINED> instruction: 0x00012fbc
   12db0:			; <UNDEFINED> instruction: 0x00012fbc
   12db4:			; <UNDEFINED> instruction: 0x00012fbc
   12db8:			; <UNDEFINED> instruction: 0x00012fbc
   12dbc:	andeq	r3, r1, ip, lsl #2
   12dc0:	ldrdeq	r3, [r1], -r4
   12dc4:			; <UNDEFINED> instruction: 0x00012ebc
   12dc8:			; <UNDEFINED> instruction: 0x00012ebc
   12dcc:			; <UNDEFINED> instruction: 0x00012ebc
   12dd0:			; <UNDEFINED> instruction: 0x00012ebc
   12dd4:			; <UNDEFINED> instruction: 0x00012ebc
   12dd8:			; <UNDEFINED> instruction: 0x00012ebc
   12ddc:			; <UNDEFINED> instruction: 0x00012ebc
   12de0:			; <UNDEFINED> instruction: 0x00012ebc
   12de4:			; <UNDEFINED> instruction: 0x00012ebc
   12de8:			; <UNDEFINED> instruction: 0x00012ebc
   12dec:			; <UNDEFINED> instruction: 0x00012ebc
   12df0:			; <UNDEFINED> instruction: 0x00012ebc
   12df4:			; <UNDEFINED> instruction: 0x00012ebc
   12df8:			; <UNDEFINED> instruction: 0x00012ebc
   12dfc:			; <UNDEFINED> instruction: 0x00012ebc
   12e00:			; <UNDEFINED> instruction: 0x00012ebc
   12e04:			; <UNDEFINED> instruction: 0x00012ebc
   12e08:			; <UNDEFINED> instruction: 0x00012ebc
   12e0c:			; <UNDEFINED> instruction: 0x00012ebc
   12e10:			; <UNDEFINED> instruction: 0x00012ebc
   12e14:			; <UNDEFINED> instruction: 0x00012ebc
   12e18:			; <UNDEFINED> instruction: 0x00012ebc
   12e1c:			; <UNDEFINED> instruction: 0x00012ebc
   12e20:			; <UNDEFINED> instruction: 0x00012ebc
   12e24:			; <UNDEFINED> instruction: 0x00012ebc
   12e28:			; <UNDEFINED> instruction: 0x00012ebc
   12e2c:			; <UNDEFINED> instruction: 0x00012fbc
   12e30:	andeq	r2, r1, r4, ror #31
   12e34:			; <UNDEFINED> instruction: 0x00012ebc
   12e38:			; <UNDEFINED> instruction: 0x00012fbc
   12e3c:			; <UNDEFINED> instruction: 0x00012ebc
   12e40:			; <UNDEFINED> instruction: 0x00012fbc
   12e44:			; <UNDEFINED> instruction: 0x00012ebc
   12e48:			; <UNDEFINED> instruction: 0x00012ebc
   12e4c:			; <UNDEFINED> instruction: 0x00012ebc
   12e50:			; <UNDEFINED> instruction: 0x00012ebc
   12e54:			; <UNDEFINED> instruction: 0x00012ebc
   12e58:			; <UNDEFINED> instruction: 0x00012ebc
   12e5c:			; <UNDEFINED> instruction: 0x00012ebc
   12e60:			; <UNDEFINED> instruction: 0x00012ebc
   12e64:			; <UNDEFINED> instruction: 0x00012ebc
   12e68:			; <UNDEFINED> instruction: 0x00012ebc
   12e6c:			; <UNDEFINED> instruction: 0x00012ebc
   12e70:			; <UNDEFINED> instruction: 0x00012ebc
   12e74:			; <UNDEFINED> instruction: 0x00012ebc
   12e78:			; <UNDEFINED> instruction: 0x00012ebc
   12e7c:			; <UNDEFINED> instruction: 0x00012ebc
   12e80:			; <UNDEFINED> instruction: 0x00012ebc
   12e84:			; <UNDEFINED> instruction: 0x00012ebc
   12e88:			; <UNDEFINED> instruction: 0x00012ebc
   12e8c:			; <UNDEFINED> instruction: 0x00012ebc
   12e90:			; <UNDEFINED> instruction: 0x00012ebc
   12e94:			; <UNDEFINED> instruction: 0x00012ebc
   12e98:			; <UNDEFINED> instruction: 0x00012ebc
   12e9c:			; <UNDEFINED> instruction: 0x00012ebc
   12ea0:			; <UNDEFINED> instruction: 0x00012ebc
   12ea4:			; <UNDEFINED> instruction: 0x00012ebc
   12ea8:			; <UNDEFINED> instruction: 0x00012ebc
   12eac:	andeq	r2, r1, r8, ror pc
   12eb0:			; <UNDEFINED> instruction: 0x00012fbc
   12eb4:	andeq	r2, r1, r8, ror pc
   12eb8:	andeq	r2, r1, r4, lsr #31
   12ebc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12ec0:	tst	r0, #1
   12ec4:	bne	12ef0 <close@plt+0x1e28>
   12ec8:	ubfx	r0, r4, #5, #3
   12ecc:	ldr	r1, [fp, #16]
   12ed0:	ldr	r0, [r1, r0, lsl #2]
   12ed4:	and	r1, r4, #31
   12ed8:	mov	r2, #1
   12edc:	tst	r0, r2, lsl r1
   12ee0:	beq	12ef0 <close@plt+0x1e28>
   12ee4:	mov	r0, r4
   12ee8:	mov	r1, r6
   12eec:	b	12f04 <close@plt+0x1e3c>
   12ef0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12ef4:	cmp	r0, #0
   12ef8:	mov	r0, r4
   12efc:	mov	r1, r6
   12f00:	beq	1323c <close@plt+0x2174>
   12f04:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12f08:	tst	r2, #1
   12f0c:	bne	13800 <close@plt+0x2738>
   12f10:	ldr	r2, [fp, #-64]	; 0xffffffc0
   12f14:	subs	r2, r2, #2
   12f18:	movwne	r2, #1
   12f1c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12f20:	orr	r2, r2, r3
   12f24:	tst	r2, #1
   12f28:	bne	12f64 <close@plt+0x1e9c>
   12f2c:	cmp	r8, sl
   12f30:	movcc	r2, #39	; 0x27
   12f34:	strbcc	r2, [r5, r8]
   12f38:	add	r2, r8, #1
   12f3c:	cmp	r2, sl
   12f40:	movcc	r3, #36	; 0x24
   12f44:	strbcc	r3, [r5, r2]
   12f48:	add	r2, r8, #2
   12f4c:	cmp	r2, sl
   12f50:	movcc	r3, #39	; 0x27
   12f54:	strbcc	r3, [r5, r2]
   12f58:	add	r8, r8, #3
   12f5c:	mov	r2, #1
   12f60:	str	r2, [fp, #-56]	; 0xffffffc8
   12f64:	cmp	r8, sl
   12f68:	movcc	r2, #92	; 0x5c
   12f6c:	strbcc	r2, [r5, r8]
   12f70:	add	r8, r8, #1
   12f74:	b	13280 <close@plt+0x21b8>
   12f78:	cmp	lr, #1
   12f7c:	beq	12fa4 <close@plt+0x1edc>
   12f80:	mov	r6, #0
   12f84:	cmn	lr, #1
   12f88:	bne	12fb0 <close@plt+0x1ee8>
   12f8c:	ldrb	r0, [ip, #1]
   12f90:	cmp	r0, #0
   12f94:	beq	12fa4 <close@plt+0x1edc>
   12f98:	mvn	lr, #0
   12f9c:	mov	r9, #0
   12fa0:	b	12ebc <close@plt+0x1df4>
   12fa4:	mov	r6, #0
   12fa8:	cmp	r7, #0
   12fac:	beq	12fb8 <close@plt+0x1ef0>
   12fb0:	mov	r9, #0
   12fb4:	b	12ebc <close@plt+0x1df4>
   12fb8:	mov	r1, #1
   12fbc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12fc0:	cmp	r0, #2
   12fc4:	bne	12fdc <close@plt+0x1f14>
   12fc8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12fcc:	tst	r0, #1
   12fd0:	mov	r6, r1
   12fd4:	beq	12ebc <close@plt+0x1df4>
   12fd8:	b	13800 <close@plt+0x2738>
   12fdc:	mov	r6, r1
   12fe0:	b	12ebc <close@plt+0x1df4>
   12fe4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12fe8:	cmp	r0, #2
   12fec:	bne	13220 <close@plt+0x2158>
   12ff0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12ff4:	tst	r0, #1
   12ff8:	bne	13800 <close@plt+0x2738>
   12ffc:	mov	r9, #0
   13000:	b	13234 <close@plt+0x216c>
   13004:	mov	r0, #102	; 0x66
   13008:	b	132a8 <close@plt+0x21e0>
   1300c:	mov	r2, #116	; 0x74
   13010:	b	13020 <close@plt+0x1f58>
   13014:	mov	r0, #98	; 0x62
   13018:	b	132a8 <close@plt+0x21e0>
   1301c:	mov	r2, #114	; 0x72
   13020:	ldr	r0, [sp, #72]	; 0x48
   13024:	tst	r0, #1
   13028:	mov	r0, r2
   1302c:	bne	132a8 <close@plt+0x21e0>
   13030:	b	13800 <close@plt+0x2738>
   13034:	ldr	r0, [sp, #92]	; 0x5c
   13038:	tst	r0, #1
   1303c:	beq	132c4 <close@plt+0x21fc>
   13040:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13044:	tst	r0, #1
   13048:	bne	13800 <close@plt+0x2738>
   1304c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13050:	subs	r0, r0, #2
   13054:	movwne	r0, #1
   13058:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1305c:	orr	r0, r0, r1
   13060:	tst	r0, #1
   13064:	bne	130a0 <close@plt+0x1fd8>
   13068:	cmp	r8, sl
   1306c:	movcc	r0, #39	; 0x27
   13070:	strbcc	r0, [r5, r8]
   13074:	add	r0, r8, #1
   13078:	cmp	r0, sl
   1307c:	movcc	r1, #36	; 0x24
   13080:	strbcc	r1, [r5, r0]
   13084:	add	r0, r8, #2
   13088:	cmp	r0, sl
   1308c:	movcc	r1, #39	; 0x27
   13090:	strbcc	r1, [r5, r0]
   13094:	add	r8, r8, #3
   13098:	mov	r0, #1
   1309c:	str	r0, [fp, #-56]	; 0xffffffc8
   130a0:	cmp	r8, sl
   130a4:	movcc	r0, #92	; 0x5c
   130a8:	strbcc	r0, [r5, r8]
   130ac:	add	r0, r8, #1
   130b0:	mov	r6, #0
   130b4:	mov	r9, #1
   130b8:	mov	r4, #48	; 0x30
   130bc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   130c0:	cmp	r1, #2
   130c4:	beq	13488 <close@plt+0x23c0>
   130c8:	add	r1, r7, #1
   130cc:	cmp	r1, lr
   130d0:	bcs	13488 <close@plt+0x23c0>
   130d4:	ldrb	r1, [ip, r1]
   130d8:	sub	r1, r1, #48	; 0x30
   130dc:	uxtb	r1, r1
   130e0:	cmp	r1, #9
   130e4:	bhi	13488 <close@plt+0x23c0>
   130e8:	cmp	r0, sl
   130ec:	movcc	r1, #48	; 0x30
   130f0:	strbcc	r1, [r5, r0]
   130f4:	add	r0, r8, #2
   130f8:	cmp	r0, sl
   130fc:	movcc	r1, #48	; 0x30
   13100:	strbcc	r1, [r5, r0]
   13104:	add	r8, r8, #3
   13108:	b	12ebc <close@plt+0x1df4>
   1310c:	mov	r9, #0
   13110:	mov	r4, #63	; 0x3f
   13114:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13118:	cmp	r0, #5
   1311c:	beq	13490 <close@plt+0x23c8>
   13120:	cmp	r0, #2
   13124:	bne	13538 <close@plt+0x2470>
   13128:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1312c:	tst	r0, #1
   13130:	mov	r6, #0
   13134:	beq	12ebc <close@plt+0x1df4>
   13138:	b	13800 <close@plt+0x2738>
   1313c:	mov	r0, #118	; 0x76
   13140:	b	132a8 <close@plt+0x21e0>
   13144:	mov	r4, #39	; 0x27
   13148:	mov	r0, #1
   1314c:	str	r0, [sp, #64]	; 0x40
   13150:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13154:	cmp	r0, #2
   13158:	bne	132e0 <close@plt+0x2218>
   1315c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13160:	tst	r0, #1
   13164:	bne	13800 <close@plt+0x2738>
   13168:	ldr	r2, [sp, #84]	; 0x54
   1316c:	cmp	r2, #0
   13170:	mov	r0, r2
   13174:	movwne	r0, #1
   13178:	clz	r1, sl
   1317c:	lsr	r1, r1, #5
   13180:	orrs	r0, r0, r1
   13184:	moveq	r2, sl
   13188:	str	r2, [sp, #84]	; 0x54
   1318c:	moveq	sl, r0
   13190:	cmp	r8, sl
   13194:	movcc	r0, #39	; 0x27
   13198:	strbcc	r0, [r5, r8]
   1319c:	add	r0, r8, #1
   131a0:	cmp	r0, sl
   131a4:	movcc	r1, #92	; 0x5c
   131a8:	strbcc	r1, [r5, r0]
   131ac:	add	r0, r8, #2
   131b0:	cmp	r0, sl
   131b4:	movcc	r1, #39	; 0x27
   131b8:	strbcc	r1, [r5, r0]
   131bc:	add	r8, r8, #3
   131c0:	mov	r0, #0
   131c4:	str	r0, [fp, #-56]	; 0xffffffc8
   131c8:	mov	r9, #0
   131cc:	mov	r6, #1
   131d0:	b	12ebc <close@plt+0x1df4>
   131d4:	ldr	r0, [sp, #44]	; 0x2c
   131d8:	cmp	r0, #1
   131dc:	bne	132e8 <close@plt+0x2220>
   131e0:	str	lr, [sp, #32]
   131e4:	bl	10fcc <__ctype_b_loc@plt>
   131e8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   131ec:	ldr	r0, [r0]
   131f0:	add	r0, r0, r4, lsl #1
   131f4:	ldrb	r0, [r0, #1]
   131f8:	ubfx	r6, r0, #6, #1
   131fc:	mov	r2, #1
   13200:	ldr	r0, [sp, #60]	; 0x3c
   13204:	orr	r1, r6, r0
   13208:	cmp	r2, #1
   1320c:	bhi	13540 <close@plt+0x2478>
   13210:	tst	r1, #1
   13214:	beq	13540 <close@plt+0x2478>
   13218:	ldr	lr, [sp, #32]
   1321c:	b	12ebc <close@plt+0x1df4>
   13220:	mov	r9, #0
   13224:	mov	r0, #92	; 0x5c
   13228:	ldr	r1, [sp, #56]	; 0x38
   1322c:	cmp	r1, #0
   13230:	beq	132a8 <close@plt+0x21e0>
   13234:	mov	r4, #92	; 0x5c
   13238:	mov	r6, #0
   1323c:	cmp	r9, #0
   13240:	bne	13278 <close@plt+0x21b0>
   13244:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13248:	tst	r0, #1
   1324c:	beq	13278 <close@plt+0x21b0>
   13250:	cmp	r8, sl
   13254:	movcc	r0, #39	; 0x27
   13258:	strbcc	r0, [r5, r8]
   1325c:	add	r0, r8, #1
   13260:	cmp	r0, sl
   13264:	movcc	r1, #39	; 0x27
   13268:	strbcc	r1, [r5, r0]
   1326c:	add	r8, r8, #2
   13270:	mov	r0, #0
   13274:	str	r0, [fp, #-56]	; 0xffffffc8
   13278:	mov	r1, r6
   1327c:	mov	r0, r4
   13280:	cmp	r8, sl
   13284:	strbcc	r0, [r5, r8]
   13288:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1328c:	and	r0, r0, r1
   13290:	str	r0, [fp, #-48]	; 0xffffffd0
   13294:	add	r8, r8, #1
   13298:	add	r7, r7, #1
   1329c:	cmn	lr, #1
   132a0:	bne	12bf4 <close@plt+0x1b2c>
   132a4:	b	12c00 <close@plt+0x1b38>
   132a8:	mov	r9, #0
   132ac:	ldr	r1, [sp, #92]	; 0x5c
   132b0:	tst	r1, #1
   132b4:	mov	r6, #0
   132b8:	mov	r1, #0
   132bc:	beq	12ebc <close@plt+0x1df4>
   132c0:	b	12f04 <close@plt+0x1e3c>
   132c4:	mov	r4, #0
   132c8:	ldr	r0, [sp, #40]	; 0x28
   132cc:	cmp	r0, #0
   132d0:	mov	r9, #0
   132d4:	mov	r6, #0
   132d8:	beq	12ebc <close@plt+0x1df4>
   132dc:	b	13298 <close@plt+0x21d0>
   132e0:	mov	r6, #1
   132e4:	b	12ebc <close@plt+0x1df4>
   132e8:	mov	r0, #0
   132ec:	str	r0, [fp, #-36]	; 0xffffffdc
   132f0:	str	r0, [fp, #-40]	; 0xffffffd8
   132f4:	cmn	lr, #1
   132f8:	bne	1330c <close@plt+0x2244>
   132fc:	mov	r0, ip
   13300:	bl	10ff0 <strlen@plt>
   13304:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13308:	mov	lr, r0
   1330c:	ldr	r0, [sp, #76]	; 0x4c
   13310:	add	r0, r0, r7
   13314:	str	r0, [sp, #24]
   13318:	mov	r6, #1
   1331c:	mov	r2, #0
   13320:	sub	r0, fp, #40	; 0x28
   13324:	mov	r3, r0
   13328:	str	r5, [sp, #28]
   1332c:	str	lr, [sp, #32]
   13330:	b	13374 <close@plt+0x22ac>
   13334:	ldr	r5, [sp, #52]	; 0x34
   13338:	add	r5, r0, r5
   1333c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13340:	bl	10f24 <iswprint@plt>
   13344:	cmp	r0, #0
   13348:	movwne	r0, #1
   1334c:	and	r6, r6, r0
   13350:	sub	r0, fp, #40	; 0x28
   13354:	bl	10ed0 <mbsinit@plt>
   13358:	sub	r3, fp, #40	; 0x28
   1335c:	mov	r2, r5
   13360:	ldr	lr, [sp, #32]
   13364:	cmp	r0, #0
   13368:	ldr	r5, [sp, #28]
   1336c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13370:	bne	13200 <close@plt+0x2138>
   13374:	str	r2, [sp, #52]	; 0x34
   13378:	add	r0, r2, r7
   1337c:	add	r1, ip, r0
   13380:	str	r0, [sp, #48]	; 0x30
   13384:	sub	r2, lr, r0
   13388:	sub	r0, fp, #44	; 0x2c
   1338c:	bl	15490 <close@plt+0x43c8>
   13390:	cmp	r0, #0
   13394:	beq	1370c <close@plt+0x2644>
   13398:	cmn	r0, #1
   1339c:	beq	136c8 <close@plt+0x2600>
   133a0:	cmn	r0, #2
   133a4:	ldr	lr, [sp, #32]
   133a8:	beq	136d0 <close@plt+0x2608>
   133ac:	cmp	r0, #2
   133b0:	mov	r1, #0
   133b4:	movwcc	r1, #1
   133b8:	ldr	r2, [sp, #68]	; 0x44
   133bc:	eor	r2, r2, #1
   133c0:	orrs	r1, r2, r1
   133c4:	bne	13334 <close@plt+0x226c>
   133c8:	ldr	r1, [sp, #52]	; 0x34
   133cc:	ldr	r2, [sp, #24]
   133d0:	add	r1, r2, r1
   133d4:	sub	r2, r0, #1
   133d8:	b	133e8 <close@plt+0x2320>
   133dc:	add	r1, r1, #1
   133e0:	subs	r2, r2, #1
   133e4:	beq	13334 <close@plt+0x226c>
   133e8:	ldrb	r3, [r1]
   133ec:	sub	r3, r3, #91	; 0x5b
   133f0:	cmp	r3, #33	; 0x21
   133f4:	bhi	133dc <close@plt+0x2314>
   133f8:	add	r5, pc, #0
   133fc:	ldr	pc, [r5, r3, lsl #2]
   13400:	strdeq	r3, [r1], -r8
   13404:	strdeq	r3, [r1], -r8
   13408:	ldrdeq	r3, [r1], -ip
   1340c:	strdeq	r3, [r1], -r8
   13410:	ldrdeq	r3, [r1], -ip
   13414:	strdeq	r3, [r1], -r8
   13418:	ldrdeq	r3, [r1], -ip
   1341c:	ldrdeq	r3, [r1], -ip
   13420:	ldrdeq	r3, [r1], -ip
   13424:	ldrdeq	r3, [r1], -ip
   13428:	ldrdeq	r3, [r1], -ip
   1342c:	ldrdeq	r3, [r1], -ip
   13430:	ldrdeq	r3, [r1], -ip
   13434:	ldrdeq	r3, [r1], -ip
   13438:	ldrdeq	r3, [r1], -ip
   1343c:	ldrdeq	r3, [r1], -ip
   13440:	ldrdeq	r3, [r1], -ip
   13444:	ldrdeq	r3, [r1], -ip
   13448:	ldrdeq	r3, [r1], -ip
   1344c:	ldrdeq	r3, [r1], -ip
   13450:	ldrdeq	r3, [r1], -ip
   13454:	ldrdeq	r3, [r1], -ip
   13458:	ldrdeq	r3, [r1], -ip
   1345c:	ldrdeq	r3, [r1], -ip
   13460:	ldrdeq	r3, [r1], -ip
   13464:	ldrdeq	r3, [r1], -ip
   13468:	ldrdeq	r3, [r1], -ip
   1346c:	ldrdeq	r3, [r1], -ip
   13470:	ldrdeq	r3, [r1], -ip
   13474:	ldrdeq	r3, [r1], -ip
   13478:	ldrdeq	r3, [r1], -ip
   1347c:	ldrdeq	r3, [r1], -ip
   13480:	ldrdeq	r3, [r1], -ip
   13484:	strdeq	r3, [r1], -r8
   13488:	mov	r8, r0
   1348c:	b	12ebc <close@plt+0x1df4>
   13490:	ldr	r0, [sp, #36]	; 0x24
   13494:	cmp	r0, #0
   13498:	beq	13538 <close@plt+0x2470>
   1349c:	add	r0, r7, #2
   134a0:	cmp	r0, lr
   134a4:	bcs	13538 <close@plt+0x2470>
   134a8:	add	r1, r7, ip
   134ac:	ldrb	r1, [r1, #1]
   134b0:	cmp	r1, #63	; 0x3f
   134b4:	bne	13538 <close@plt+0x2470>
   134b8:	ldrb	r1, [ip, r0]
   134bc:	sub	r2, r1, #33	; 0x21
   134c0:	cmp	r2, #29
   134c4:	bhi	13538 <close@plt+0x2470>
   134c8:	mov	r3, #1
   134cc:	movw	r6, #20929	; 0x51c1
   134d0:	movt	r6, #14336	; 0x3800
   134d4:	tst	r6, r3, lsl r2
   134d8:	beq	13538 <close@plt+0x2470>
   134dc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   134e0:	tst	r2, #1
   134e4:	bne	13800 <close@plt+0x2738>
   134e8:	cmp	r8, sl
   134ec:	movcc	r2, #63	; 0x3f
   134f0:	strbcc	r2, [r5, r8]
   134f4:	add	r2, r8, #1
   134f8:	cmp	r2, sl
   134fc:	movcc	r3, #34	; 0x22
   13500:	strbcc	r3, [r5, r2]
   13504:	add	r2, r8, #2
   13508:	cmp	r2, sl
   1350c:	movcc	r3, #34	; 0x22
   13510:	strbcc	r3, [r5, r2]
   13514:	add	r2, r8, #3
   13518:	cmp	r2, sl
   1351c:	movcc	r3, #63	; 0x3f
   13520:	strbcc	r3, [r5, r2]
   13524:	add	r8, r8, #4
   13528:	mov	r7, r0
   1352c:	mov	r4, r1
   13530:	mov	r6, #0
   13534:	b	12ebc <close@plt+0x1df4>
   13538:	mov	r6, #0
   1353c:	b	12ebc <close@plt+0x1df4>
   13540:	add	r0, r2, r7
   13544:	str	r0, [sp, #52]	; 0x34
   13548:	mov	r2, #0
   1354c:	ldr	lr, [sp, #32]
   13550:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13554:	str	r1, [sp, #48]	; 0x30
   13558:	tst	r1, #1
   1355c:	bne	13638 <close@plt+0x2570>
   13560:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13564:	tst	r1, #1
   13568:	bne	13800 <close@plt+0x2738>
   1356c:	mov	r3, r0
   13570:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13574:	subs	r1, r0, #2
   13578:	movwne	r1, #1
   1357c:	orr	r1, r1, r3
   13580:	tst	r1, #1
   13584:	bne	135bc <close@plt+0x24f4>
   13588:	cmp	r8, sl
   1358c:	movcc	r0, #39	; 0x27
   13590:	strbcc	r0, [r5, r8]
   13594:	add	r2, r8, #1
   13598:	cmp	r2, sl
   1359c:	movcc	r0, #36	; 0x24
   135a0:	strbcc	r0, [r5, r2]
   135a4:	add	r2, r8, #2
   135a8:	cmp	r2, sl
   135ac:	movcc	r0, #39	; 0x27
   135b0:	strbcc	r0, [r5, r2]
   135b4:	add	r8, r8, #3
   135b8:	mov	r3, #1
   135bc:	cmp	r8, sl
   135c0:	movcc	r1, #92	; 0x5c
   135c4:	strbcc	r1, [r5, r8]
   135c8:	add	r2, r8, #1
   135cc:	cmp	r2, sl
   135d0:	bcs	135e4 <close@plt+0x251c>
   135d4:	uxtb	r1, r4
   135d8:	mov	r0, #48	; 0x30
   135dc:	orr	r1, r0, r1, lsr #6
   135e0:	strb	r1, [r5, r2]
   135e4:	add	r2, r8, #2
   135e8:	cmp	r2, sl
   135ec:	lsrcc	r1, r4, #3
   135f0:	movcc	r0, #6
   135f4:	bficc	r1, r0, #3, #29
   135f8:	strbcc	r1, [r5, r2]
   135fc:	mov	r0, #6
   13600:	bfi	r4, r0, #3, #29
   13604:	add	r8, r8, #3
   13608:	mov	r2, #1
   1360c:	mov	r0, r3
   13610:	b	1365c <close@plt+0x2594>
   13614:	cmp	r8, sl
   13618:	strbcc	r4, [r5, r8]
   1361c:	ldr	r1, [sp, #76]	; 0x4c
   13620:	ldrb	r4, [r1, r7]
   13624:	add	r8, r8, #1
   13628:	mov	r7, r3
   1362c:	ldr	r1, [sp, #48]	; 0x30
   13630:	tst	r1, #1
   13634:	beq	13560 <close@plt+0x2498>
   13638:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1363c:	tst	r1, #1
   13640:	beq	13654 <close@plt+0x258c>
   13644:	cmp	r8, sl
   13648:	movcc	r1, #92	; 0x5c
   1364c:	strbcc	r1, [r5, r8]
   13650:	add	r8, r8, #1
   13654:	mov	r1, #0
   13658:	str	r1, [fp, #-52]	; 0xffffffcc
   1365c:	and	r9, r2, #1
   13660:	add	r3, r7, #1
   13664:	ldr	r1, [sp, #52]	; 0x34
   13668:	cmp	r1, r3
   1366c:	bls	136b0 <close@plt+0x25e8>
   13670:	cmp	r9, #0
   13674:	movwne	r9, #1
   13678:	mvn	r1, r0
   1367c:	orr	r1, r1, r9
   13680:	tst	r1, #1
   13684:	bne	13614 <close@plt+0x254c>
   13688:	cmp	r8, sl
   1368c:	movcc	r1, #39	; 0x27
   13690:	strbcc	r1, [r5, r8]
   13694:	add	r1, r8, #1
   13698:	cmp	r1, sl
   1369c:	movcc	r0, #39	; 0x27
   136a0:	strbcc	r0, [r5, r1]
   136a4:	add	r8, r8, #2
   136a8:	mov	r0, #0
   136ac:	b	13614 <close@plt+0x254c>
   136b0:	str	r0, [fp, #-56]	; 0xffffffc8
   136b4:	cmp	r9, #0
   136b8:	movwne	r9, #1
   136bc:	cmp	r9, #0
   136c0:	beq	13244 <close@plt+0x217c>
   136c4:	b	13278 <close@plt+0x21b0>
   136c8:	mov	r6, #0
   136cc:	b	1370c <close@plt+0x2644>
   136d0:	mov	r6, #0
   136d4:	ldr	r0, [sp, #48]	; 0x30
   136d8:	cmp	r0, lr
   136dc:	bcs	1370c <close@plt+0x2644>
   136e0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   136e4:	add	r0, ip, r7
   136e8:	ldr	r2, [sp, #52]	; 0x34
   136ec:	ldrb	r1, [r0, r2]
   136f0:	cmp	r1, #0
   136f4:	beq	13200 <close@plt+0x2138>
   136f8:	add	r2, r2, #1
   136fc:	add	r1, r7, r2
   13700:	cmp	r1, lr
   13704:	bcc	136ec <close@plt+0x2624>
   13708:	b	13200 <close@plt+0x2138>
   1370c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13710:	ldr	r2, [sp, #52]	; 0x34
   13714:	b	13200 <close@plt+0x2138>
   13718:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1371c:	eor	r0, r1, #2
   13720:	orr	r0, r0, r8
   13724:	clz	r0, r0
   13728:	lsr	r0, r0, #5
   1372c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13730:	tst	r3, r0
   13734:	bne	13800 <close@plt+0x2738>
   13738:	mov	r6, r5
   1373c:	subs	r0, r1, #2
   13740:	movwne	r0, #1
   13744:	orr	r0, r3, r0
   13748:	tst	r0, #1
   1374c:	ldr	r2, [sp, #92]	; 0x5c
   13750:	ldreq	r0, [sp, #64]	; 0x40
   13754:	eoreq	r0, r0, #1
   13758:	tsteq	r0, #1
   1375c:	bne	1379c <close@plt+0x26d4>
   13760:	mov	r9, lr
   13764:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13768:	tst	r0, #1
   1376c:	bne	13868 <close@plt+0x27a0>
   13770:	ldr	r0, [sp, #84]	; 0x54
   13774:	cmp	r0, #0
   13778:	beq	1379c <close@plt+0x26d4>
   1377c:	mov	r0, #0
   13780:	str	r0, [fp, #-48]	; 0xffffffd0
   13784:	mov	r1, #2
   13788:	cmp	sl, #0
   1378c:	mov	r0, r2
   13790:	mov	r4, r3
   13794:	ldr	r7, [sp, #84]	; 0x54
   13798:	beq	12974 <close@plt+0x18ac>
   1379c:	ldr	r1, [fp, #-84]	; 0xffffffac
   137a0:	clz	r0, r1
   137a4:	lsr	r0, r0, #5
   137a8:	orr	r0, r0, r3
   137ac:	tst	r0, #1
   137b0:	bne	137dc <close@plt+0x2714>
   137b4:	ldrb	r0, [r1]
   137b8:	cmp	r0, #0
   137bc:	beq	137dc <close@plt+0x2714>
   137c0:	add	r1, r1, #1
   137c4:	cmp	r8, sl
   137c8:	strbcc	r0, [r6, r8]
   137cc:	add	r8, r8, #1
   137d0:	ldrb	r0, [r1], #1
   137d4:	cmp	r0, #0
   137d8:	bne	137c4 <close@plt+0x26fc>
   137dc:	cmp	r8, sl
   137e0:	movcc	r0, #0
   137e4:	strbcc	r0, [r6, r8]
   137e8:	b	1385c <close@plt+0x2794>
   137ec:	ldr	ip, [fp, #-80]	; 0xffffffb0
   137f0:	mov	lr, r4
   137f4:	b	13800 <close@plt+0x2738>
   137f8:	ldr	r5, [sp, #28]
   137fc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13800:	mov	r0, #0
   13804:	ldr	r1, [fp, #12]
   13808:	bic	r1, r1, #2
   1380c:	mov	r2, #2
   13810:	ldr	r3, [sp, #92]	; 0x5c
   13814:	tst	r3, #1
   13818:	movwne	r2, #4
   1381c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13820:	cmp	r3, #2
   13824:	movne	r2, r3
   13828:	str	r2, [sp]
   1382c:	str	r1, [sp, #4]
   13830:	str	r0, [sp, #8]
   13834:	ldr	r0, [sp, #80]	; 0x50
   13838:	str	r0, [sp, #12]
   1383c:	ldr	r0, [sp, #88]	; 0x58
   13840:	str	r0, [sp, #16]
   13844:	mov	r0, r5
   13848:	mov	r1, sl
   1384c:	mov	r2, ip
   13850:	mov	r3, lr
   13854:	bl	128e8 <close@plt+0x1820>
   13858:	mov	r8, r0
   1385c:	mov	r0, r8
   13860:	sub	sp, fp, #28
   13864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13868:	mov	r0, #5
   1386c:	str	r0, [sp]
   13870:	ldr	r0, [fp, #12]
   13874:	str	r0, [sp, #4]
   13878:	ldr	r0, [fp, #16]
   1387c:	str	r0, [sp, #8]
   13880:	ldr	r0, [sp, #80]	; 0x50
   13884:	str	r0, [sp, #12]
   13888:	ldr	r0, [sp, #88]	; 0x58
   1388c:	str	r0, [sp, #16]
   13890:	mov	r0, r6
   13894:	ldr	r1, [sp, #84]	; 0x54
   13898:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1389c:	mov	r3, r9
   138a0:	b	13854 <close@plt+0x278c>
   138a4:	bl	110b0 <abort@plt>
   138a8:	mov	r3, r2
   138ac:	mov	r2, #0
   138b0:	b	138b4 <close@plt+0x27ec>
   138b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   138b8:	add	fp, sp, #28
   138bc:	sub	sp, sp, #36	; 0x24
   138c0:	mov	r4, r2
   138c4:	str	r2, [sp, #24]
   138c8:	mov	r5, r1
   138cc:	mov	r6, r0
   138d0:	str	r0, [sp, #20]
   138d4:	movw	r8, #29064	; 0x7188
   138d8:	movt	r8, #2
   138dc:	cmp	r3, #0
   138e0:	movne	r8, r3
   138e4:	bl	10ffc <__errno_location@plt>
   138e8:	str	r0, [sp, #28]
   138ec:	ldm	r8, {r3, r9}
   138f0:	ldr	r1, [r8, #40]	; 0x28
   138f4:	ldr	r2, [r8, #44]	; 0x2c
   138f8:	ldr	r7, [r0]
   138fc:	str	r7, [sp, #32]
   13900:	add	sl, r8, #8
   13904:	cmp	r4, #0
   13908:	orreq	r9, r9, #1
   1390c:	stm	sp, {r3, r9, sl}
   13910:	str	r1, [sp, #12]
   13914:	str	r2, [sp, #16]
   13918:	mov	r0, #0
   1391c:	mov	r1, #0
   13920:	mov	r2, r6
   13924:	mov	r3, r5
   13928:	mov	r7, r5
   1392c:	bl	128e8 <close@plt+0x1820>
   13930:	mov	r5, r0
   13934:	add	r4, r0, #1
   13938:	mov	r0, r4
   1393c:	bl	1486c <close@plt+0x37a4>
   13940:	mov	r6, r0
   13944:	ldr	r0, [r8]
   13948:	ldr	r1, [r8, #40]	; 0x28
   1394c:	ldr	r2, [r8, #44]	; 0x2c
   13950:	stm	sp, {r0, r9, sl}
   13954:	str	r1, [sp, #12]
   13958:	str	r2, [sp, #16]
   1395c:	mov	r0, r6
   13960:	mov	r1, r4
   13964:	ldr	r2, [sp, #20]
   13968:	mov	r3, r7
   1396c:	bl	128e8 <close@plt+0x1820>
   13970:	ldr	r0, [sp, #24]
   13974:	ldr	r1, [sp, #32]
   13978:	ldr	r2, [sp, #28]
   1397c:	str	r1, [r2]
   13980:	cmp	r0, #0
   13984:	strne	r5, [r0]
   13988:	mov	r0, r6
   1398c:	sub	sp, fp, #28
   13990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13994:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13998:	add	fp, sp, #24
   1399c:	movw	r8, #28928	; 0x7100
   139a0:	movt	r8, #2
   139a4:	ldr	r4, [r8]
   139a8:	movw	r5, #28932	; 0x7104
   139ac:	movt	r5, #2
   139b0:	ldr	r0, [r5]
   139b4:	cmp	r0, #2
   139b8:	blt	139e4 <close@plt+0x291c>
   139bc:	add	r7, r4, #12
   139c0:	mov	r6, #0
   139c4:	ldr	r0, [r7, r6, lsl #3]
   139c8:	bl	153e0 <close@plt+0x4318>
   139cc:	add	r0, r6, #1
   139d0:	ldr	r1, [r5]
   139d4:	add	r2, r6, #2
   139d8:	cmp	r2, r1
   139dc:	mov	r6, r0
   139e0:	blt	139c4 <close@plt+0x28fc>
   139e4:	ldr	r0, [r4, #4]
   139e8:	movw	r9, #29112	; 0x71b8
   139ec:	movt	r9, #2
   139f0:	cmp	r0, r9
   139f4:	movw	r7, #28936	; 0x7108
   139f8:	movt	r7, #2
   139fc:	beq	13a0c <close@plt+0x2944>
   13a00:	bl	153e0 <close@plt+0x4318>
   13a04:	mov	r0, #256	; 0x100
   13a08:	stm	r7, {r0, r9}
   13a0c:	cmp	r4, r7
   13a10:	beq	13a20 <close@plt+0x2958>
   13a14:	mov	r0, r4
   13a18:	bl	153e0 <close@plt+0x4318>
   13a1c:	str	r7, [r8]
   13a20:	mov	r0, #1
   13a24:	str	r0, [r5]
   13a28:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13a2c:	movw	r3, #29064	; 0x7188
   13a30:	movt	r3, #2
   13a34:	mvn	r2, #0
   13a38:	b	13a3c <close@plt+0x2974>
   13a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a40:	add	fp, sp, #28
   13a44:	sub	sp, sp, #44	; 0x2c
   13a48:	mov	r7, r3
   13a4c:	str	r2, [sp, #36]	; 0x24
   13a50:	str	r1, [sp, #32]
   13a54:	mov	r5, r0
   13a58:	bl	10ffc <__errno_location@plt>
   13a5c:	cmp	r5, #0
   13a60:	bmi	13bd0 <close@plt+0x2b08>
   13a64:	cmn	r5, #-2147483647	; 0x80000001
   13a68:	beq	13bd0 <close@plt+0x2b08>
   13a6c:	movw	r4, #28928	; 0x7100
   13a70:	movt	r4, #2
   13a74:	ldr	r6, [r4]
   13a78:	str	r0, [sp, #28]
   13a7c:	ldr	r0, [r0]
   13a80:	str	r0, [sp, #24]
   13a84:	movw	r8, #28932	; 0x7104
   13a88:	movt	r8, #2
   13a8c:	ldr	r1, [r8]
   13a90:	cmp	r1, r5
   13a94:	ble	13aa0 <close@plt+0x29d8>
   13a98:	mov	sl, r6
   13a9c:	b	13b0c <close@plt+0x2a44>
   13aa0:	str	r1, [fp, #-32]	; 0xffffffe0
   13aa4:	mov	r0, #8
   13aa8:	str	r0, [sp]
   13aac:	movw	r9, #28936	; 0x7108
   13ab0:	movt	r9, #2
   13ab4:	subs	r0, r6, r9
   13ab8:	movne	r0, r6
   13abc:	sub	r1, r5, r1
   13ac0:	add	r2, r1, #1
   13ac4:	sub	r1, fp, #32
   13ac8:	mvn	r3, #-2147483648	; 0x80000000
   13acc:	bl	14948 <close@plt+0x3880>
   13ad0:	mov	sl, r0
   13ad4:	str	r0, [r4]
   13ad8:	cmp	r6, r9
   13adc:	bne	13ae8 <close@plt+0x2a20>
   13ae0:	ldrd	r0, [r9]
   13ae4:	stm	sl, {r0, r1}
   13ae8:	ldr	r1, [r8]
   13aec:	add	r0, sl, r1, lsl #3
   13af0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13af4:	sub	r1, r2, r1
   13af8:	lsl	r2, r1, #3
   13afc:	mov	r1, #0
   13b00:	bl	11014 <memset@plt>
   13b04:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13b08:	str	r0, [r8]
   13b0c:	mov	r9, sl
   13b10:	ldr	r6, [r9, r5, lsl #3]!
   13b14:	ldr	r4, [r9, #4]!
   13b18:	ldm	r7, {r0, r1}
   13b1c:	ldr	r2, [r7, #40]	; 0x28
   13b20:	ldr	r3, [r7, #44]	; 0x2c
   13b24:	orr	r8, r1, #1
   13b28:	add	r1, r7, #8
   13b2c:	stm	sp, {r0, r8}
   13b30:	str	r1, [sp, #20]
   13b34:	add	r0, sp, #8
   13b38:	stm	r0, {r1, r2, r3}
   13b3c:	mov	r0, r4
   13b40:	mov	r1, r6
   13b44:	ldr	r2, [sp, #32]
   13b48:	ldr	r3, [sp, #36]	; 0x24
   13b4c:	bl	128e8 <close@plt+0x1820>
   13b50:	cmp	r6, r0
   13b54:	bhi	13bb8 <close@plt+0x2af0>
   13b58:	add	r6, r0, #1
   13b5c:	str	r6, [sl, r5, lsl #3]
   13b60:	movw	r0, #29112	; 0x71b8
   13b64:	movt	r0, #2
   13b68:	cmp	r4, r0
   13b6c:	beq	13b78 <close@plt+0x2ab0>
   13b70:	mov	r0, r4
   13b74:	bl	153e0 <close@plt+0x4318>
   13b78:	mov	r0, r6
   13b7c:	bl	1486c <close@plt+0x37a4>
   13b80:	mov	r4, r0
   13b84:	str	r0, [r9]
   13b88:	ldr	r0, [r7]
   13b8c:	ldr	r1, [r7, #40]	; 0x28
   13b90:	ldr	r2, [r7, #44]	; 0x2c
   13b94:	stm	sp, {r0, r8}
   13b98:	ldr	r0, [sp, #20]
   13b9c:	add	r3, sp, #8
   13ba0:	stm	r3, {r0, r1, r2}
   13ba4:	mov	r0, r4
   13ba8:	mov	r1, r6
   13bac:	ldr	r2, [sp, #32]
   13bb0:	ldr	r3, [sp, #36]	; 0x24
   13bb4:	bl	128e8 <close@plt+0x1820>
   13bb8:	ldr	r0, [sp, #28]
   13bbc:	ldr	r1, [sp, #24]
   13bc0:	str	r1, [r0]
   13bc4:	mov	r0, r4
   13bc8:	sub	sp, fp, #28
   13bcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13bd0:	bl	110b0 <abort@plt>
   13bd4:	movw	r3, #29064	; 0x7188
   13bd8:	movt	r3, #2
   13bdc:	b	13a3c <close@plt+0x2974>
   13be0:	mov	r1, r0
   13be4:	mov	r0, #0
   13be8:	b	13a2c <close@plt+0x2964>
   13bec:	mov	r2, r1
   13bf0:	mov	r1, r0
   13bf4:	mov	r0, #0
   13bf8:	b	13bd4 <close@plt+0x2b0c>
   13bfc:	push	{r4, r5, r6, sl, fp, lr}
   13c00:	add	fp, sp, #16
   13c04:	sub	sp, sp, #48	; 0x30
   13c08:	mov	r4, r2
   13c0c:	mov	r5, r0
   13c10:	mov	r6, sp
   13c14:	mov	r0, r6
   13c18:	bl	13c38 <close@plt+0x2b70>
   13c1c:	mov	r0, r5
   13c20:	mov	r1, r4
   13c24:	mvn	r2, #0
   13c28:	mov	r3, r6
   13c2c:	bl	13a3c <close@plt+0x2974>
   13c30:	sub	sp, fp, #16
   13c34:	pop	{r4, r5, r6, sl, fp, pc}
   13c38:	push	{fp, lr}
   13c3c:	mov	fp, sp
   13c40:	vmov.i32	q8, #0	; 0x00000000
   13c44:	mov	r2, #32
   13c48:	mov	r3, r0
   13c4c:	vst1.32	{d16-d17}, [r3], r2
   13c50:	vst1.32	{d16-d17}, [r3]
   13c54:	add	r2, r0, #16
   13c58:	vst1.32	{d16-d17}, [r2]
   13c5c:	cmp	r1, #10
   13c60:	strne	r1, [r0]
   13c64:	popne	{fp, pc}
   13c68:	bl	110b0 <abort@plt>
   13c6c:	push	{r4, r5, r6, r7, fp, lr}
   13c70:	add	fp, sp, #16
   13c74:	sub	sp, sp, #48	; 0x30
   13c78:	mov	r4, r3
   13c7c:	mov	r5, r2
   13c80:	mov	r6, r0
   13c84:	mov	r7, sp
   13c88:	mov	r0, r7
   13c8c:	bl	13c38 <close@plt+0x2b70>
   13c90:	mov	r0, r6
   13c94:	mov	r1, r5
   13c98:	mov	r2, r4
   13c9c:	mov	r3, r7
   13ca0:	bl	13a3c <close@plt+0x2974>
   13ca4:	sub	sp, fp, #16
   13ca8:	pop	{r4, r5, r6, r7, fp, pc}
   13cac:	mov	r2, r1
   13cb0:	mov	r1, r0
   13cb4:	mov	r0, #0
   13cb8:	b	13bfc <close@plt+0x2b34>
   13cbc:	mov	r3, r2
   13cc0:	mov	r2, r1
   13cc4:	mov	r1, r0
   13cc8:	mov	r0, #0
   13ccc:	b	13c6c <close@plt+0x2ba4>
   13cd0:	push	{r4, r5, r6, sl, fp, lr}
   13cd4:	add	fp, sp, #16
   13cd8:	sub	sp, sp, #48	; 0x30
   13cdc:	mov	r4, r1
   13ce0:	mov	r5, r0
   13ce4:	movw	r0, #29064	; 0x7188
   13ce8:	movt	r0, #2
   13cec:	add	r1, r0, #16
   13cf0:	mov	r3, #32
   13cf4:	vld1.64	{d16-d17}, [r0], r3
   13cf8:	vld1.64	{d18-d19}, [r1]
   13cfc:	mov	r6, sp
   13d00:	add	r1, r6, #16
   13d04:	vld1.64	{d20-d21}, [r0]
   13d08:	vst1.64	{d18-d19}, [r1]
   13d0c:	mov	r0, r6
   13d10:	vst1.64	{d16-d17}, [r0], r3
   13d14:	vst1.64	{d20-d21}, [r0]
   13d18:	mov	r0, r6
   13d1c:	mov	r1, r2
   13d20:	mov	r2, #1
   13d24:	bl	127dc <close@plt+0x1714>
   13d28:	mov	r0, #0
   13d2c:	mov	r1, r5
   13d30:	mov	r2, r4
   13d34:	mov	r3, r6
   13d38:	bl	13a3c <close@plt+0x2974>
   13d3c:	sub	sp, fp, #16
   13d40:	pop	{r4, r5, r6, sl, fp, pc}
   13d44:	mov	r2, r1
   13d48:	mvn	r1, #0
   13d4c:	b	13cd0 <close@plt+0x2c08>
   13d50:	mov	r1, #58	; 0x3a
   13d54:	b	13d44 <close@plt+0x2c7c>
   13d58:	mov	r2, #58	; 0x3a
   13d5c:	b	13cd0 <close@plt+0x2c08>
   13d60:	push	{r4, r5, r6, sl, fp, lr}
   13d64:	add	fp, sp, #16
   13d68:	sub	sp, sp, #48	; 0x30
   13d6c:	mov	r4, r2
   13d70:	mov	r5, r0
   13d74:	mov	r6, sp
   13d78:	mov	r0, r6
   13d7c:	bl	13c38 <close@plt+0x2b70>
   13d80:	mov	r0, r6
   13d84:	mov	r1, #58	; 0x3a
   13d88:	mov	r2, #1
   13d8c:	bl	127dc <close@plt+0x1714>
   13d90:	mov	r0, r5
   13d94:	mov	r1, r4
   13d98:	mvn	r2, #0
   13d9c:	mov	r3, r6
   13da0:	bl	13a3c <close@plt+0x2974>
   13da4:	sub	sp, fp, #16
   13da8:	pop	{r4, r5, r6, sl, fp, pc}
   13dac:	push	{fp, lr}
   13db0:	mov	fp, sp
   13db4:	sub	sp, sp, #8
   13db8:	mvn	ip, #0
   13dbc:	str	ip, [sp]
   13dc0:	bl	13dcc <close@plt+0x2d04>
   13dc4:	mov	sp, fp
   13dc8:	pop	{fp, pc}
   13dcc:	push	{r4, r5, r6, r7, fp, lr}
   13dd0:	add	fp, sp, #16
   13dd4:	sub	sp, sp, #48	; 0x30
   13dd8:	mov	r7, r3
   13ddc:	mov	r5, r0
   13de0:	movw	r0, #29064	; 0x7188
   13de4:	movt	r0, #2
   13de8:	add	r3, r0, #16
   13dec:	mov	r4, #32
   13df0:	vld1.64	{d16-d17}, [r0], r4
   13df4:	vld1.64	{d18-d19}, [r3]
   13df8:	mov	r6, sp
   13dfc:	add	r3, r6, #16
   13e00:	vld1.64	{d20-d21}, [r0]
   13e04:	vst1.64	{d18-d19}, [r3]
   13e08:	mov	r0, r6
   13e0c:	vst1.64	{d16-d17}, [r0], r4
   13e10:	vst1.64	{d20-d21}, [r0]
   13e14:	mov	r0, r6
   13e18:	bl	12834 <close@plt+0x176c>
   13e1c:	ldr	r2, [fp, #8]
   13e20:	mov	r0, r5
   13e24:	mov	r1, r7
   13e28:	mov	r3, r6
   13e2c:	bl	13a3c <close@plt+0x2974>
   13e30:	sub	sp, fp, #16
   13e34:	pop	{r4, r5, r6, r7, fp, pc}
   13e38:	mov	r3, r2
   13e3c:	mov	r2, r1
   13e40:	mov	r1, r0
   13e44:	mov	r0, #0
   13e48:	b	13dac <close@plt+0x2ce4>
   13e4c:	push	{fp, lr}
   13e50:	mov	fp, sp
   13e54:	sub	sp, sp, #8
   13e58:	mov	ip, r2
   13e5c:	mov	r2, r1
   13e60:	mov	r1, r0
   13e64:	str	r3, [sp]
   13e68:	mov	r0, #0
   13e6c:	mov	r3, ip
   13e70:	bl	13dcc <close@plt+0x2d04>
   13e74:	mov	sp, fp
   13e78:	pop	{fp, pc}
   13e7c:	movw	r3, #28944	; 0x7110
   13e80:	movt	r3, #2
   13e84:	b	13a3c <close@plt+0x2974>
   13e88:	mov	r2, r1
   13e8c:	mov	r1, r0
   13e90:	mov	r0, #0
   13e94:	b	13e7c <close@plt+0x2db4>
   13e98:	mvn	r2, #0
   13e9c:	b	13e7c <close@plt+0x2db4>
   13ea0:	mov	r1, r0
   13ea4:	mov	r0, #0
   13ea8:	b	13e98 <close@plt+0x2dd0>
   13eac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13eb0:	add	fp, sp, #24
   13eb4:	sub	sp, sp, #16
   13eb8:	mov	r4, r1
   13ebc:	mov	r5, r0
   13ec0:	mov	r7, #0
   13ec4:	mov	r0, #0
   13ec8:	mov	r1, r5
   13ecc:	mov	r2, #5
   13ed0:	bl	10f00 <dcgettext@plt>
   13ed4:	cmp	r0, r5
   13ed8:	beq	13ee4 <close@plt+0x2e1c>
   13edc:	sub	sp, fp, #24
   13ee0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13ee4:	bl	15458 <close@plt+0x4390>
   13ee8:	mov	r6, r0
   13eec:	mov	r8, #56	; 0x38
   13ef0:	mov	r0, #45	; 0x2d
   13ef4:	stm	sp, {r0, r8}
   13ef8:	str	r7, [sp, #8]
   13efc:	str	r7, [sp, #12]
   13f00:	mov	r0, r6
   13f04:	mov	r1, #85	; 0x55
   13f08:	mov	r2, #84	; 0x54
   13f0c:	mov	r3, #70	; 0x46
   13f10:	bl	13fa8 <close@plt+0x2ee0>
   13f14:	cmp	r0, #0
   13f18:	beq	13f34 <close@plt+0x2e6c>
   13f1c:	ldrb	r1, [r5]
   13f20:	movw	r2, #24992	; 0x61a0
   13f24:	movt	r2, #1
   13f28:	movw	r0, #24996	; 0x61a4
   13f2c:	movt	r0, #1
   13f30:	b	13f78 <close@plt+0x2eb0>
   13f34:	mov	r0, #48	; 0x30
   13f38:	mov	r1, #51	; 0x33
   13f3c:	str	r8, [sp]
   13f40:	stmib	sp, {r0, r1}
   13f44:	str	r0, [sp, #12]
   13f48:	mov	r0, r6
   13f4c:	mov	r1, #71	; 0x47
   13f50:	mov	r2, #66	; 0x42
   13f54:	mov	r3, #49	; 0x31
   13f58:	bl	13fa8 <close@plt+0x2ee0>
   13f5c:	cmp	r0, #0
   13f60:	beq	13f88 <close@plt+0x2ec0>
   13f64:	ldrb	r1, [r5]
   13f68:	movw	r2, #25000	; 0x61a8
   13f6c:	movt	r2, #1
   13f70:	movw	r0, #25004	; 0x61ac
   13f74:	movt	r0, #1
   13f78:	cmp	r1, #96	; 0x60
   13f7c:	moveq	r0, r2
   13f80:	sub	sp, fp, #24
   13f84:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13f88:	movw	r1, #24986	; 0x619a
   13f8c:	movt	r1, #1
   13f90:	movw	r0, #24990	; 0x619e
   13f94:	movt	r0, #1
   13f98:	cmp	r4, #9
   13f9c:	moveq	r0, r1
   13fa0:	sub	sp, fp, #24
   13fa4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13fa8:	push	{r4, r5, r6, r7, fp, lr}
   13fac:	add	fp, sp, #16
   13fb0:	sub	sp, sp, #16
   13fb4:	mov	r4, r3
   13fb8:	mov	r5, r2
   13fbc:	mov	r7, r1
   13fc0:	mov	r6, r0
   13fc4:	mov	r0, r1
   13fc8:	bl	15108 <close@plt+0x4040>
   13fcc:	ldrb	r1, [r6]
   13fd0:	cmp	r0, #0
   13fd4:	andne	r1, r1, #223	; 0xdf
   13fd8:	mov	r0, #0
   13fdc:	cmp	r1, r7
   13fe0:	bne	14018 <close@plt+0x2f50>
   13fe4:	cmp	r7, #0
   13fe8:	beq	14020 <close@plt+0x2f58>
   13fec:	ldr	r0, [fp, #20]
   13ff0:	ldr	r1, [fp, #16]
   13ff4:	ldr	r2, [fp, #12]
   13ff8:	ldr	r3, [fp, #8]
   13ffc:	str	r2, [sp]
   14000:	str	r1, [sp, #4]
   14004:	str	r0, [sp, #8]
   14008:	mov	r0, r6
   1400c:	mov	r1, r5
   14010:	mov	r2, r4
   14014:	bl	1402c <close@plt+0x2f64>
   14018:	sub	sp, fp, #16
   1401c:	pop	{r4, r5, r6, r7, fp, pc}
   14020:	mov	r0, #1
   14024:	sub	sp, fp, #16
   14028:	pop	{r4, r5, r6, r7, fp, pc}
   1402c:	push	{r4, r5, r6, r7, fp, lr}
   14030:	add	fp, sp, #16
   14034:	sub	sp, sp, #8
   14038:	mov	r4, r3
   1403c:	mov	r5, r2
   14040:	mov	r7, r1
   14044:	mov	r6, r0
   14048:	mov	r0, r1
   1404c:	bl	15108 <close@plt+0x4040>
   14050:	ldrb	r1, [r6, #1]
   14054:	cmp	r0, #0
   14058:	andne	r1, r1, #223	; 0xdf
   1405c:	mov	r0, #0
   14060:	cmp	r1, r7
   14064:	bne	14094 <close@plt+0x2fcc>
   14068:	cmp	r7, #0
   1406c:	beq	1409c <close@plt+0x2fd4>
   14070:	ldr	r0, [fp, #16]
   14074:	ldr	r1, [fp, #12]
   14078:	ldr	r3, [fp, #8]
   1407c:	str	r1, [sp]
   14080:	str	r0, [sp, #4]
   14084:	mov	r0, r6
   14088:	mov	r1, r5
   1408c:	mov	r2, r4
   14090:	bl	140a8 <close@plt+0x2fe0>
   14094:	sub	sp, fp, #16
   14098:	pop	{r4, r5, r6, r7, fp, pc}
   1409c:	mov	r0, #1
   140a0:	sub	sp, fp, #16
   140a4:	pop	{r4, r5, r6, r7, fp, pc}
   140a8:	push	{r4, r5, r6, r7, fp, lr}
   140ac:	add	fp, sp, #16
   140b0:	sub	sp, sp, #8
   140b4:	mov	r4, r3
   140b8:	mov	r5, r2
   140bc:	mov	r7, r1
   140c0:	mov	r6, r0
   140c4:	mov	r0, r1
   140c8:	bl	15108 <close@plt+0x4040>
   140cc:	ldrb	r1, [r6, #2]
   140d0:	cmp	r0, #0
   140d4:	andne	r1, r1, #223	; 0xdf
   140d8:	mov	r0, #0
   140dc:	cmp	r1, r7
   140e0:	bne	14108 <close@plt+0x3040>
   140e4:	cmp	r7, #0
   140e8:	beq	14110 <close@plt+0x3048>
   140ec:	ldr	r0, [fp, #12]
   140f0:	ldr	r3, [fp, #8]
   140f4:	str	r0, [sp]
   140f8:	mov	r0, r6
   140fc:	mov	r1, r5
   14100:	mov	r2, r4
   14104:	bl	1411c <close@plt+0x3054>
   14108:	sub	sp, fp, #16
   1410c:	pop	{r4, r5, r6, r7, fp, pc}
   14110:	mov	r0, #1
   14114:	sub	sp, fp, #16
   14118:	pop	{r4, r5, r6, r7, fp, pc}
   1411c:	push	{r4, r5, r6, r7, fp, lr}
   14120:	add	fp, sp, #16
   14124:	mov	r4, r3
   14128:	mov	r5, r2
   1412c:	mov	r7, r1
   14130:	mov	r6, r0
   14134:	mov	r0, r1
   14138:	bl	15108 <close@plt+0x4040>
   1413c:	ldrb	r1, [r6, #3]
   14140:	ldr	r3, [fp, #8]
   14144:	cmp	r0, #0
   14148:	andne	r1, r1, #223	; 0xdf
   1414c:	mov	r0, #0
   14150:	cmp	r1, r7
   14154:	bne	14178 <close@plt+0x30b0>
   14158:	cmp	r7, #0
   1415c:	beq	14174 <close@plt+0x30ac>
   14160:	mov	r0, r6
   14164:	mov	r1, r5
   14168:	mov	r2, r4
   1416c:	pop	{r4, r5, r6, r7, fp, lr}
   14170:	b	1417c <close@plt+0x30b4>
   14174:	mov	r0, #1
   14178:	pop	{r4, r5, r6, r7, fp, pc}
   1417c:	push	{r4, r5, r6, r7, fp, lr}
   14180:	add	fp, sp, #16
   14184:	mov	r4, r3
   14188:	mov	r5, r2
   1418c:	mov	r7, r1
   14190:	mov	r6, r0
   14194:	mov	r0, r1
   14198:	bl	15108 <close@plt+0x4040>
   1419c:	ldrb	r1, [r6, #4]
   141a0:	cmp	r0, #0
   141a4:	andne	r1, r1, #223	; 0xdf
   141a8:	mov	r0, #0
   141ac:	cmp	r1, r7
   141b0:	bne	141d4 <close@plt+0x310c>
   141b4:	cmp	r7, #0
   141b8:	beq	141d0 <close@plt+0x3108>
   141bc:	mov	r0, r6
   141c0:	mov	r1, r5
   141c4:	mov	r2, r4
   141c8:	pop	{r4, r5, r6, r7, fp, lr}
   141cc:	b	141d8 <close@plt+0x3110>
   141d0:	mov	r0, #1
   141d4:	pop	{r4, r5, r6, r7, fp, pc}
   141d8:	push	{r4, r5, r6, sl, fp, lr}
   141dc:	add	fp, sp, #16
   141e0:	mov	r4, r2
   141e4:	mov	r6, r1
   141e8:	mov	r5, r0
   141ec:	mov	r0, r1
   141f0:	bl	15108 <close@plt+0x4040>
   141f4:	ldrb	r1, [r5, #5]
   141f8:	cmp	r0, #0
   141fc:	andne	r1, r1, #223	; 0xdf
   14200:	mov	r0, #0
   14204:	cmp	r1, r6
   14208:	bne	14228 <close@plt+0x3160>
   1420c:	cmp	r6, #0
   14210:	beq	14224 <close@plt+0x315c>
   14214:	mov	r0, r5
   14218:	mov	r1, r4
   1421c:	pop	{r4, r5, r6, sl, fp, lr}
   14220:	b	1422c <close@plt+0x3164>
   14224:	mov	r0, #1
   14228:	pop	{r4, r5, r6, sl, fp, pc}
   1422c:	push	{r4, r5, fp, lr}
   14230:	add	fp, sp, #8
   14234:	mov	r5, r1
   14238:	mov	r4, r0
   1423c:	mov	r0, r1
   14240:	bl	15108 <close@plt+0x4040>
   14244:	ldrb	r1, [r4, #6]
   14248:	cmp	r0, #0
   1424c:	andne	r1, r1, #223	; 0xdf
   14250:	mov	r0, #0
   14254:	cmp	r1, r5
   14258:	popne	{r4, r5, fp, pc}
   1425c:	cmp	r5, #0
   14260:	beq	14270 <close@plt+0x31a8>
   14264:	mov	r0, r4
   14268:	pop	{r4, r5, fp, lr}
   1426c:	b	14278 <close@plt+0x31b0>
   14270:	mov	r0, #1
   14274:	pop	{r4, r5, fp, pc}
   14278:	push	{r4, sl, fp, lr}
   1427c:	add	fp, sp, #8
   14280:	mov	r4, r0
   14284:	mov	r0, #0
   14288:	bl	15108 <close@plt+0x4040>
   1428c:	ldrb	r1, [r4, #7]
   14290:	cmp	r0, #0
   14294:	beq	142a8 <close@plt+0x31e0>
   14298:	tst	r1, #223	; 0xdf
   1429c:	bne	142b0 <close@plt+0x31e8>
   142a0:	mov	r0, #1
   142a4:	pop	{r4, sl, fp, pc}
   142a8:	cmp	r1, #0
   142ac:	beq	142a0 <close@plt+0x31d8>
   142b0:	mov	r0, #0
   142b4:	pop	{r4, sl, fp, pc}
   142b8:	b	142bc <close@plt+0x31f4>
   142bc:	push	{r4, r5, r6, r7, fp, lr}
   142c0:	add	fp, sp, #16
   142c4:	mov	r6, r2
   142c8:	mov	r4, r1
   142cc:	bl	14354 <close@plt+0x328c>
   142d0:	cmp	r0, #0
   142d4:	beq	14304 <close@plt+0x323c>
   142d8:	mov	r7, r0
   142dc:	bl	10ff0 <strlen@plt>
   142e0:	cmp	r0, r6
   142e4:	bcs	14320 <close@plt+0x3258>
   142e8:	add	r2, r0, #1
   142ec:	mov	r0, r4
   142f0:	mov	r1, r7
   142f4:	bl	10ec4 <memcpy@plt>
   142f8:	mov	r5, #0
   142fc:	mov	r0, r5
   14300:	pop	{r4, r5, r6, r7, fp, pc}
   14304:	mov	r5, #22
   14308:	cmp	r6, #0
   1430c:	beq	14348 <close@plt+0x3280>
   14310:	mov	r0, #0
   14314:	strb	r0, [r4]
   14318:	mov	r0, r5
   1431c:	pop	{r4, r5, r6, r7, fp, pc}
   14320:	mov	r5, #34	; 0x22
   14324:	cmp	r6, #0
   14328:	beq	14348 <close@plt+0x3280>
   1432c:	sub	r6, r6, #1
   14330:	mov	r0, r4
   14334:	mov	r1, r7
   14338:	mov	r2, r6
   1433c:	bl	10ec4 <memcpy@plt>
   14340:	mov	r0, #0
   14344:	strb	r0, [r4, r6]
   14348:	mov	r0, r5
   1434c:	pop	{r4, r5, r6, r7, fp, pc}
   14350:	b	14354 <close@plt+0x328c>
   14354:	mov	r1, #0
   14358:	b	11068 <setlocale@plt>
   1435c:	mov	r1, #0
   14360:	mov	r2, #3
   14364:	b	151fc <close@plt+0x4134>
   14368:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1436c:	add	fp, sp, #24
   14370:	sub	sp, sp, #32
   14374:	mov	r4, r2
   14378:	mov	r8, r0
   1437c:	ldr	r6, [fp, #12]
   14380:	ldr	r7, [fp, #8]
   14384:	cmp	r1, #0
   14388:	beq	143b0 <close@plt+0x32e8>
   1438c:	mov	r5, r1
   14390:	str	r4, [sp]
   14394:	str	r3, [sp, #4]
   14398:	movw	r2, #25092	; 0x6204
   1439c:	movt	r2, #1
   143a0:	mov	r0, r8
   143a4:	mov	r1, #1
   143a8:	mov	r3, r5
   143ac:	b	143c8 <close@plt+0x3300>
   143b0:	str	r3, [sp]
   143b4:	movw	r2, #25104	; 0x6210
   143b8:	movt	r2, #1
   143bc:	mov	r0, r8
   143c0:	mov	r1, #1
   143c4:	mov	r3, r4
   143c8:	bl	11038 <__fprintf_chk@plt>
   143cc:	movw	r1, #25111	; 0x6217
   143d0:	movt	r1, #1
   143d4:	mov	r0, #0
   143d8:	mov	r2, #5
   143dc:	bl	10f00 <dcgettext@plt>
   143e0:	mov	r3, r0
   143e4:	movw	r0, #2022	; 0x7e6
   143e8:	str	r0, [sp]
   143ec:	movw	r2, #25829	; 0x64e5
   143f0:	movt	r2, #1
   143f4:	mov	r0, r8
   143f8:	mov	r1, #1
   143fc:	bl	11038 <__fprintf_chk@plt>
   14400:	movw	r4, #24469	; 0x5f95
   14404:	movt	r4, #1
   14408:	mov	r0, r4
   1440c:	mov	r1, r8
   14410:	bl	10e70 <fputs_unlocked@plt>
   14414:	movw	r1, #25115	; 0x621b
   14418:	movt	r1, #1
   1441c:	mov	r0, #0
   14420:	mov	r2, #5
   14424:	bl	10f00 <dcgettext@plt>
   14428:	mov	r2, r0
   1442c:	movw	r3, #25286	; 0x62c6
   14430:	movt	r3, #1
   14434:	mov	r0, r8
   14438:	mov	r1, #1
   1443c:	bl	11038 <__fprintf_chk@plt>
   14440:	mov	r0, r4
   14444:	mov	r1, r8
   14448:	bl	10e70 <fputs_unlocked@plt>
   1444c:	cmp	r6, #9
   14450:	bhi	1448c <close@plt+0x33c4>
   14454:	add	r0, pc, #0
   14458:	ldr	pc, [r0, r6, lsl #2]
   1445c:	andeq	r4, r1, r4, lsl #9
   14460:	muleq	r1, r8, r4
   14464:	andeq	r4, r1, r8, asr #9
   14468:	strdeq	r4, [r1], -r0
   1446c:	andeq	r4, r1, r8, lsl r5
   14470:	andeq	r4, r1, r0, asr #10
   14474:	andeq	r4, r1, r8, ror #10
   14478:	andeq	r4, r1, r0, lsr #11
   1447c:	andeq	r4, r1, r0, asr #12
   14480:	andeq	r4, r1, r8, ror #11
   14484:	sub	sp, fp, #24
   14488:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1448c:	movw	r1, #25639	; 0x6427
   14490:	movt	r1, #1
   14494:	b	145f0 <close@plt+0x3528>
   14498:	movw	r1, #25320	; 0x62e8
   1449c:	movt	r1, #1
   144a0:	mov	r0, #0
   144a4:	mov	r2, #5
   144a8:	bl	10f00 <dcgettext@plt>
   144ac:	mov	r2, r0
   144b0:	ldr	r3, [r7]
   144b4:	mov	r0, r8
   144b8:	mov	r1, #1
   144bc:	sub	sp, fp, #24
   144c0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   144c4:	b	11038 <__fprintf_chk@plt>
   144c8:	movw	r1, #25336	; 0x62f8
   144cc:	movt	r1, #1
   144d0:	mov	r0, #0
   144d4:	mov	r2, #5
   144d8:	bl	10f00 <dcgettext@plt>
   144dc:	mov	r2, r0
   144e0:	ldr	r3, [r7]
   144e4:	ldr	r0, [r7, #4]
   144e8:	str	r0, [sp]
   144ec:	b	145dc <close@plt+0x3514>
   144f0:	movw	r1, #25359	; 0x630f
   144f4:	movt	r1, #1
   144f8:	mov	r0, #0
   144fc:	mov	r2, #5
   14500:	bl	10f00 <dcgettext@plt>
   14504:	mov	r2, r0
   14508:	ldr	r3, [r7]
   1450c:	ldmib	r7, {r0, r1}
   14510:	stm	sp, {r0, r1}
   14514:	b	145dc <close@plt+0x3514>
   14518:	movw	r1, #25387	; 0x632b
   1451c:	movt	r1, #1
   14520:	mov	r0, #0
   14524:	mov	r2, #5
   14528:	bl	10f00 <dcgettext@plt>
   1452c:	mov	r2, r0
   14530:	ldr	r3, [r7]
   14534:	ldmib	r7, {r0, r1, r7}
   14538:	stm	sp, {r0, r1, r7}
   1453c:	b	145dc <close@plt+0x3514>
   14540:	movw	r1, #25419	; 0x634b
   14544:	movt	r1, #1
   14548:	mov	r0, #0
   1454c:	mov	r2, #5
   14550:	bl	10f00 <dcgettext@plt>
   14554:	mov	r2, r0
   14558:	ldr	r3, [r7]
   1455c:	ldmib	r7, {r0, r1, r6, r7}
   14560:	stm	sp, {r0, r1, r6, r7}
   14564:	b	145dc <close@plt+0x3514>
   14568:	movw	r1, #25455	; 0x636f
   1456c:	movt	r1, #1
   14570:	mov	r0, #0
   14574:	mov	r2, #5
   14578:	bl	10f00 <dcgettext@plt>
   1457c:	mov	r2, r0
   14580:	ldr	r3, [r7]
   14584:	ldmib	r7, {r0, r1, r6}
   14588:	ldr	r5, [r7, #16]
   1458c:	ldr	r7, [r7, #20]
   14590:	stm	sp, {r0, r1, r6}
   14594:	str	r5, [sp, #12]
   14598:	str	r7, [sp, #16]
   1459c:	b	145dc <close@plt+0x3514>
   145a0:	movw	r1, #25495	; 0x6397
   145a4:	movt	r1, #1
   145a8:	mov	r0, #0
   145ac:	mov	r2, #5
   145b0:	bl	10f00 <dcgettext@plt>
   145b4:	mov	r2, r0
   145b8:	ldr	r3, [r7]
   145bc:	ldmib	r7, {r0, r1, r6}
   145c0:	ldr	r5, [r7, #16]
   145c4:	ldr	r4, [r7, #20]
   145c8:	ldr	r7, [r7, #24]
   145cc:	stm	sp, {r0, r1, r6}
   145d0:	str	r5, [sp, #12]
   145d4:	str	r4, [sp, #16]
   145d8:	str	r7, [sp, #20]
   145dc:	mov	r0, r8
   145e0:	mov	r1, #1
   145e4:	b	14690 <close@plt+0x35c8>
   145e8:	movw	r1, #25587	; 0x63f3
   145ec:	movt	r1, #1
   145f0:	mov	r0, #0
   145f4:	mov	r2, #5
   145f8:	bl	10f00 <dcgettext@plt>
   145fc:	mov	ip, r0
   14600:	ldr	r3, [r7]
   14604:	ldr	r0, [r7, #4]
   14608:	ldr	r1, [r7, #8]
   1460c:	ldr	r6, [r7, #12]
   14610:	ldr	r5, [r7, #16]
   14614:	ldr	r4, [r7, #20]
   14618:	ldr	r2, [r7, #24]
   1461c:	ldr	lr, [r7, #28]
   14620:	ldr	r7, [r7, #32]
   14624:	stm	sp, {r0, r1, r6}
   14628:	str	r5, [sp, #12]
   1462c:	str	r4, [sp, #16]
   14630:	str	r2, [sp, #20]
   14634:	str	lr, [sp, #24]
   14638:	str	r7, [sp, #28]
   1463c:	b	14684 <close@plt+0x35bc>
   14640:	movw	r1, #25539	; 0x63c3
   14644:	movt	r1, #1
   14648:	mov	r0, #0
   1464c:	mov	r2, #5
   14650:	bl	10f00 <dcgettext@plt>
   14654:	mov	ip, r0
   14658:	ldr	r3, [r7]
   1465c:	ldmib	r7, {r0, r1, r6}
   14660:	ldr	r5, [r7, #16]
   14664:	ldr	r4, [r7, #20]
   14668:	ldr	r2, [r7, #24]
   1466c:	ldr	r7, [r7, #28]
   14670:	stm	sp, {r0, r1, r6}
   14674:	str	r5, [sp, #12]
   14678:	str	r4, [sp, #16]
   1467c:	str	r2, [sp, #20]
   14680:	str	r7, [sp, #24]
   14684:	mov	r0, r8
   14688:	mov	r1, #1
   1468c:	mov	r2, ip
   14690:	bl	11038 <__fprintf_chk@plt>
   14694:	sub	sp, fp, #24
   14698:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1469c:	push	{r4, sl, fp, lr}
   146a0:	add	fp, sp, #8
   146a4:	sub	sp, sp, #8
   146a8:	mov	lr, #0
   146ac:	ldr	ip, [fp, #8]
   146b0:	ldr	r4, [ip, lr, lsl #2]
   146b4:	add	lr, lr, #1
   146b8:	cmp	r4, #0
   146bc:	bne	146b0 <close@plt+0x35e8>
   146c0:	sub	r4, lr, #1
   146c4:	str	ip, [sp]
   146c8:	str	r4, [sp, #4]
   146cc:	bl	14368 <close@plt+0x32a0>
   146d0:	sub	sp, fp, #8
   146d4:	pop	{r4, sl, fp, pc}
   146d8:	push	{r4, r5, fp, lr}
   146dc:	add	fp, sp, #8
   146e0:	sub	sp, sp, #48	; 0x30
   146e4:	mov	ip, #0
   146e8:	ldr	r4, [fp, #8]
   146ec:	add	lr, sp, #8
   146f0:	ldr	r5, [r4]
   146f4:	str	r5, [lr, ip, lsl #2]
   146f8:	cmp	r5, #0
   146fc:	beq	14714 <close@plt+0x364c>
   14700:	add	ip, ip, #1
   14704:	add	r4, r4, #4
   14708:	cmp	ip, #10
   1470c:	bne	146f0 <close@plt+0x3628>
   14710:	mov	ip, #10
   14714:	str	lr, [sp]
   14718:	str	ip, [sp, #4]
   1471c:	bl	14368 <close@plt+0x32a0>
   14720:	sub	sp, fp, #8
   14724:	pop	{r4, r5, fp, pc}
   14728:	push	{fp, lr}
   1472c:	mov	fp, sp
   14730:	sub	sp, sp, #8
   14734:	add	ip, fp, #8
   14738:	str	ip, [sp, #4]
   1473c:	str	ip, [sp]
   14740:	bl	146d8 <close@plt+0x3610>
   14744:	mov	sp, fp
   14748:	pop	{fp, pc}
   1474c:	push	{fp, lr}
   14750:	mov	fp, sp
   14754:	movw	r0, #29020	; 0x715c
   14758:	movt	r0, #2
   1475c:	ldr	r1, [r0]
   14760:	movw	r0, #24469	; 0x5f95
   14764:	movt	r0, #1
   14768:	bl	10e70 <fputs_unlocked@plt>
   1476c:	movw	r1, #25699	; 0x6463
   14770:	movt	r1, #1
   14774:	mov	r0, #0
   14778:	mov	r2, #5
   1477c:	bl	10f00 <dcgettext@plt>
   14780:	mov	r1, r0
   14784:	movw	r2, #25719	; 0x6477
   14788:	movt	r2, #1
   1478c:	mov	r0, #1
   14790:	bl	11020 <__printf_chk@plt>
   14794:	movw	r1, #25741	; 0x648d
   14798:	movt	r1, #1
   1479c:	mov	r0, #0
   147a0:	mov	r2, #5
   147a4:	bl	10f00 <dcgettext@plt>
   147a8:	mov	r1, r0
   147ac:	movw	r2, #24052	; 0x5df4
   147b0:	movt	r2, #1
   147b4:	movw	r3, #24278	; 0x5ed6
   147b8:	movt	r3, #1
   147bc:	mov	r0, #1
   147c0:	bl	11020 <__printf_chk@plt>
   147c4:	movw	r1, #25761	; 0x64a1
   147c8:	movt	r1, #1
   147cc:	mov	r0, #0
   147d0:	mov	r2, #5
   147d4:	bl	10f00 <dcgettext@plt>
   147d8:	mov	r1, r0
   147dc:	movw	r2, #25800	; 0x64c8
   147e0:	movt	r2, #1
   147e4:	mov	r0, #1
   147e8:	pop	{fp, lr}
   147ec:	b	11020 <__printf_chk@plt>
   147f0:	b	147f4 <close@plt+0x372c>
   147f4:	push	{r4, r5, r6, sl, fp, lr}
   147f8:	add	fp, sp, #16
   147fc:	mov	r4, r2
   14800:	mov	r5, r1
   14804:	mov	r6, r0
   14808:	bl	15670 <close@plt+0x45a8>
   1480c:	cmp	r0, #0
   14810:	popne	{r4, r5, r6, sl, fp, pc}
   14814:	cmp	r6, #0
   14818:	beq	1482c <close@plt+0x3764>
   1481c:	cmp	r5, #0
   14820:	cmpne	r4, #0
   14824:	bne	1482c <close@plt+0x3764>
   14828:	pop	{r4, r5, r6, sl, fp, pc}
   1482c:	bl	14bb8 <close@plt+0x3af0>
   14830:	push	{fp, lr}
   14834:	mov	fp, sp
   14838:	bl	14dd0 <close@plt+0x3d08>
   1483c:	pop	{fp, lr}
   14840:	b	14844 <close@plt+0x377c>
   14844:	cmp	r0, #0
   14848:	bxne	lr
   1484c:	push	{fp, lr}
   14850:	mov	fp, sp
   14854:	bl	14bb8 <close@plt+0x3af0>
   14858:	push	{fp, lr}
   1485c:	mov	fp, sp
   14860:	bl	15424 <close@plt+0x435c>
   14864:	pop	{fp, lr}
   14868:	b	14844 <close@plt+0x377c>
   1486c:	b	14830 <close@plt+0x3768>
   14870:	push	{r4, r5, fp, lr}
   14874:	add	fp, sp, #8
   14878:	mov	r4, r1
   1487c:	mov	r5, r0
   14880:	bl	14e00 <close@plt+0x3d38>
   14884:	cmp	r0, #0
   14888:	popne	{r4, r5, fp, pc}
   1488c:	cmp	r5, #0
   14890:	beq	148a0 <close@plt+0x37d8>
   14894:	cmp	r4, #0
   14898:	bne	148a0 <close@plt+0x37d8>
   1489c:	pop	{r4, r5, fp, pc}
   148a0:	bl	14bb8 <close@plt+0x3af0>
   148a4:	push	{fp, lr}
   148a8:	mov	fp, sp
   148ac:	bl	15428 <close@plt+0x4360>
   148b0:	pop	{fp, lr}
   148b4:	b	14844 <close@plt+0x377c>
   148b8:	push	{fp, lr}
   148bc:	mov	fp, sp
   148c0:	bl	15438 <close@plt+0x4370>
   148c4:	pop	{fp, lr}
   148c8:	b	14844 <close@plt+0x377c>
   148cc:	mov	r2, r1
   148d0:	mov	r1, r0
   148d4:	mov	r0, #0
   148d8:	b	147f4 <close@plt+0x372c>
   148dc:	mov	r2, r1
   148e0:	mov	r1, r0
   148e4:	mov	r0, #0
   148e8:	b	148b8 <close@plt+0x37f0>
   148ec:	mov	r2, #1
   148f0:	b	148f4 <close@plt+0x382c>
   148f4:	push	{r4, r5, fp, lr}
   148f8:	add	fp, sp, #8
   148fc:	mov	r4, r1
   14900:	ldr	r5, [r1]
   14904:	cmp	r0, #0
   14908:	beq	14920 <close@plt+0x3858>
   1490c:	mov	r1, #1
   14910:	add	r1, r1, r5, lsr #1
   14914:	adds	r5, r5, r1
   14918:	bcc	14938 <close@plt+0x3870>
   1491c:	bl	14bb8 <close@plt+0x3af0>
   14920:	cmp	r5, #0
   14924:	bne	14938 <close@plt+0x3870>
   14928:	mov	r1, #64	; 0x40
   1492c:	udiv	r5, r1, r2
   14930:	cmp	r2, #64	; 0x40
   14934:	addhi	r5, r5, #1
   14938:	mov	r1, r5
   1493c:	bl	147f4 <close@plt+0x372c>
   14940:	str	r5, [r4]
   14944:	pop	{r4, r5, fp, pc}
   14948:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1494c:	add	fp, sp, #24
   14950:	mov	r8, r1
   14954:	ldr	r6, [r1]
   14958:	add	r1, r6, r6, asr #1
   1495c:	cmp	r1, r6
   14960:	mvnvs	r1, #-2147483648	; 0x80000000
   14964:	cmp	r1, r3
   14968:	mov	r5, r1
   1496c:	movgt	r5, r3
   14970:	cmn	r3, #1
   14974:	movle	r5, r1
   14978:	ldr	r4, [fp, #8]
   1497c:	cmn	r4, #1
   14980:	ble	149a8 <close@plt+0x38e0>
   14984:	cmp	r4, #0
   14988:	beq	149fc <close@plt+0x3934>
   1498c:	cmn	r5, #1
   14990:	ble	149d0 <close@plt+0x3908>
   14994:	mvn	r7, #-2147483648	; 0x80000000
   14998:	udiv	r1, r7, r4
   1499c:	cmp	r1, r5
   149a0:	bge	149fc <close@plt+0x3934>
   149a4:	b	14a0c <close@plt+0x3944>
   149a8:	cmn	r5, #1
   149ac:	ble	149ec <close@plt+0x3924>
   149b0:	cmn	r4, #1
   149b4:	beq	149fc <close@plt+0x3934>
   149b8:	mov	r1, #-2147483648	; 0x80000000
   149bc:	sdiv	r1, r1, r4
   149c0:	mvn	r7, #-2147483648	; 0x80000000
   149c4:	cmp	r1, r5
   149c8:	bge	149fc <close@plt+0x3934>
   149cc:	b	14a0c <close@plt+0x3944>
   149d0:	beq	149fc <close@plt+0x3934>
   149d4:	mov	r1, #-2147483648	; 0x80000000
   149d8:	sdiv	r1, r1, r5
   149dc:	mvn	r7, #-2147483648	; 0x80000000
   149e0:	cmp	r1, r4
   149e4:	bge	149fc <close@plt+0x3934>
   149e8:	b	14a0c <close@plt+0x3944>
   149ec:	mvn	r7, #-2147483648	; 0x80000000
   149f0:	sdiv	r1, r7, r4
   149f4:	cmp	r5, r1
   149f8:	blt	14a0c <close@plt+0x3944>
   149fc:	mul	r1, r5, r4
   14a00:	mov	r7, #64	; 0x40
   14a04:	cmp	r1, #63	; 0x3f
   14a08:	bgt	14a14 <close@plt+0x394c>
   14a0c:	sdiv	r5, r7, r4
   14a10:	mul	r1, r5, r4
   14a14:	cmp	r0, #0
   14a18:	moveq	r7, #0
   14a1c:	streq	r7, [r8]
   14a20:	sub	r7, r5, r6
   14a24:	cmp	r7, r2
   14a28:	bge	14ad4 <close@plt+0x3a0c>
   14a2c:	add	r5, r6, r2
   14a30:	mov	r1, #0
   14a34:	cmp	r5, r3
   14a38:	mov	r2, #0
   14a3c:	movwgt	r2, #1
   14a40:	cmn	r3, #1
   14a44:	movwgt	r1, #1
   14a48:	cmp	r5, r6
   14a4c:	bvs	14abc <close@plt+0x39f4>
   14a50:	ands	r1, r1, r2
   14a54:	bne	14abc <close@plt+0x39f4>
   14a58:	cmn	r4, #1
   14a5c:	ble	14a84 <close@plt+0x39bc>
   14a60:	cmp	r4, #0
   14a64:	beq	14ad0 <close@plt+0x3a08>
   14a68:	cmn	r5, #1
   14a6c:	ble	14aa8 <close@plt+0x39e0>
   14a70:	mvn	r1, #-2147483648	; 0x80000000
   14a74:	udiv	r1, r1, r4
   14a78:	cmp	r1, r5
   14a7c:	bge	14ad0 <close@plt+0x3a08>
   14a80:	b	14abc <close@plt+0x39f4>
   14a84:	cmn	r5, #1
   14a88:	ble	14ac0 <close@plt+0x39f8>
   14a8c:	cmn	r4, #1
   14a90:	beq	14ad0 <close@plt+0x3a08>
   14a94:	mov	r1, #-2147483648	; 0x80000000
   14a98:	sdiv	r1, r1, r4
   14a9c:	cmp	r1, r5
   14aa0:	bge	14ad0 <close@plt+0x3a08>
   14aa4:	b	14abc <close@plt+0x39f4>
   14aa8:	beq	14ad0 <close@plt+0x3a08>
   14aac:	mov	r1, #-2147483648	; 0x80000000
   14ab0:	sdiv	r1, r1, r5
   14ab4:	cmp	r1, r4
   14ab8:	bge	14ad0 <close@plt+0x3a08>
   14abc:	bl	14bb8 <close@plt+0x3af0>
   14ac0:	mvn	r1, #-2147483648	; 0x80000000
   14ac4:	sdiv	r1, r1, r4
   14ac8:	cmp	r5, r1
   14acc:	blt	14abc <close@plt+0x39f4>
   14ad0:	mul	r1, r5, r4
   14ad4:	bl	14870 <close@plt+0x37a8>
   14ad8:	str	r5, [r8]
   14adc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14ae0:	mov	r1, #1
   14ae4:	b	14ae8 <close@plt+0x3a20>
   14ae8:	push	{fp, lr}
   14aec:	mov	fp, sp
   14af0:	bl	14d7c <close@plt+0x3cb4>
   14af4:	pop	{fp, lr}
   14af8:	b	14844 <close@plt+0x377c>
   14afc:	mov	r1, #1
   14b00:	b	14b04 <close@plt+0x3a3c>
   14b04:	push	{fp, lr}
   14b08:	mov	fp, sp
   14b0c:	bl	15434 <close@plt+0x436c>
   14b10:	pop	{fp, lr}
   14b14:	b	14844 <close@plt+0x377c>
   14b18:	push	{r4, r5, fp, lr}
   14b1c:	add	fp, sp, #8
   14b20:	mov	r4, r1
   14b24:	mov	r5, r0
   14b28:	mov	r0, r1
   14b2c:	bl	14830 <close@plt+0x3768>
   14b30:	mov	r1, r5
   14b34:	mov	r2, r4
   14b38:	pop	{r4, r5, fp, lr}
   14b3c:	b	10ec4 <memcpy@plt>
   14b40:	push	{r4, r5, fp, lr}
   14b44:	add	fp, sp, #8
   14b48:	mov	r4, r1
   14b4c:	mov	r5, r0
   14b50:	mov	r0, r1
   14b54:	bl	14858 <close@plt+0x3790>
   14b58:	mov	r1, r5
   14b5c:	mov	r2, r4
   14b60:	pop	{r4, r5, fp, lr}
   14b64:	b	10ec4 <memcpy@plt>
   14b68:	push	{r4, r5, fp, lr}
   14b6c:	add	fp, sp, #8
   14b70:	mov	r4, r1
   14b74:	mov	r5, r0
   14b78:	add	r0, r1, #1
   14b7c:	bl	14858 <close@plt+0x3790>
   14b80:	mov	r1, #0
   14b84:	strb	r1, [r0, r4]
   14b88:	mov	r1, r5
   14b8c:	mov	r2, r4
   14b90:	pop	{r4, r5, fp, lr}
   14b94:	b	10ec4 <memcpy@plt>
   14b98:	push	{r4, sl, fp, lr}
   14b9c:	add	fp, sp, #8
   14ba0:	mov	r4, r0
   14ba4:	bl	10ff0 <strlen@plt>
   14ba8:	add	r1, r0, #1
   14bac:	mov	r0, r4
   14bb0:	pop	{r4, sl, fp, lr}
   14bb4:	b	14b18 <close@plt+0x3a50>
   14bb8:	push	{fp, lr}
   14bbc:	mov	fp, sp
   14bc0:	movw	r0, #28920	; 0x70f8
   14bc4:	movt	r0, #2
   14bc8:	ldr	r4, [r0]
   14bcc:	movw	r1, #25876	; 0x6514
   14bd0:	movt	r1, #1
   14bd4:	mov	r0, #0
   14bd8:	mov	r2, #5
   14bdc:	bl	10f00 <dcgettext@plt>
   14be0:	mov	r3, r0
   14be4:	movw	r2, #24831	; 0x60ff
   14be8:	movt	r2, #1
   14bec:	mov	r0, r4
   14bf0:	mov	r1, #0
   14bf4:	bl	10f78 <error@plt>
   14bf8:	bl	110b0 <abort@plt>
   14bfc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14c00:	add	fp, sp, #24
   14c04:	sub	sp, sp, #8
   14c08:	mov	r6, r3
   14c0c:	mov	r4, r2
   14c10:	mov	r5, r1
   14c14:	mov	r7, r0
   14c18:	bl	154f4 <close@plt+0x442c>
   14c1c:	mov	r8, r0
   14c20:	bl	10ffc <__errno_location@plt>
   14c24:	ldr	r0, [r0]
   14c28:	cmp	r0, #0
   14c2c:	beq	14c44 <close@plt+0x3b7c>
   14c30:	str	r6, [sp]
   14c34:	mov	r1, r7
   14c38:	mov	r2, r5
   14c3c:	mov	r3, r4
   14c40:	bl	14c50 <close@plt+0x3b88>
   14c44:	mov	r0, r8
   14c48:	sub	sp, fp, #24
   14c4c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14c50:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14c54:	add	fp, sp, #24
   14c58:	sub	sp, sp, #8
   14c5c:	mov	r8, r3
   14c60:	mov	r5, r2
   14c64:	mov	r6, r1
   14c68:	mov	r7, r0
   14c6c:	movw	r1, #25893	; 0x6525
   14c70:	movt	r1, #1
   14c74:	mov	r0, #0
   14c78:	mov	r2, #5
   14c7c:	bl	10f00 <dcgettext@plt>
   14c80:	mov	r2, r0
   14c84:	mov	r0, #0
   14c88:	mov	r1, r7
   14c8c:	bl	10f78 <error@plt>
   14c90:	movw	r1, #25918	; 0x653e
   14c94:	movt	r1, #1
   14c98:	mov	r0, #0
   14c9c:	mov	r2, #5
   14ca0:	bl	10f00 <dcgettext@plt>
   14ca4:	mov	r2, r0
   14ca8:	mov	r0, #0
   14cac:	mov	r1, #0
   14cb0:	bl	10f78 <error@plt>
   14cb4:	movw	r0, #28920	; 0x70f8
   14cb8:	movt	r0, #2
   14cbc:	ldr	r7, [r0]
   14cc0:	movw	r1, #25961	; 0x6569
   14cc4:	movt	r1, #1
   14cc8:	mov	r0, #0
   14ccc:	mov	r2, #5
   14cd0:	bl	10f00 <dcgettext@plt>
   14cd4:	mov	r4, r0
   14cd8:	mov	r0, #0
   14cdc:	mov	r1, #8
   14ce0:	mov	r2, r6
   14ce4:	mov	r3, r5
   14ce8:	bl	13c6c <close@plt+0x2ba4>
   14cec:	mov	r5, r0
   14cf0:	ldr	r3, [fp, #8]
   14cf4:	mov	r0, #1
   14cf8:	mov	r1, #8
   14cfc:	mov	r2, r8
   14d00:	bl	13c6c <close@plt+0x2ba4>
   14d04:	str	r0, [sp]
   14d08:	mov	r0, r7
   14d0c:	mov	r1, #0
   14d10:	mov	r2, r4
   14d14:	mov	r3, r5
   14d18:	bl	10f78 <error@plt>
   14d1c:	sub	sp, fp, #24
   14d20:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14d24:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14d28:	add	fp, sp, #24
   14d2c:	sub	sp, sp, #8
   14d30:	mov	r7, r3
   14d34:	mov	r4, r2
   14d38:	mov	r6, r1
   14d3c:	mov	r5, r0
   14d40:	bl	1560c <close@plt+0x4544>
   14d44:	mov	r8, r0
   14d48:	bl	10ffc <__errno_location@plt>
   14d4c:	ldr	r0, [r0]
   14d50:	cmp	r0, #0
   14d54:	beq	14d70 <close@plt+0x3ca8>
   14d58:	sub	r1, r7, #1
   14d5c:	str	r1, [sp]
   14d60:	sub	r2, r6, #1
   14d64:	mov	r1, r5
   14d68:	mov	r3, r4
   14d6c:	bl	14c50 <close@plt+0x3b88>
   14d70:	mov	r0, r8
   14d74:	sub	sp, fp, #24
   14d78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14d7c:	clz	r2, r1
   14d80:	lsr	r2, r2, #5
   14d84:	clz	r3, r0
   14d88:	lsr	r3, r3, #5
   14d8c:	orrs	r2, r3, r2
   14d90:	movwne	r1, #1
   14d94:	movwne	r0, #1
   14d98:	cmp	r1, #0
   14d9c:	beq	14dcc <close@plt+0x3d04>
   14da0:	mvn	r2, #-2147483648	; 0x80000000
   14da4:	udiv	r2, r2, r1
   14da8:	cmp	r2, r0
   14dac:	bcs	14dcc <close@plt+0x3d04>
   14db0:	push	{fp, lr}
   14db4:	mov	fp, sp
   14db8:	bl	10ffc <__errno_location@plt>
   14dbc:	mov	r1, #12
   14dc0:	str	r1, [r0]
   14dc4:	mov	r0, #0
   14dc8:	pop	{fp, pc}
   14dcc:	b	10e64 <calloc@plt>
   14dd0:	cmp	r0, #0
   14dd4:	movweq	r0, #1
   14dd8:	cmn	r0, #1
   14ddc:	ble	14de4 <close@plt+0x3d1c>
   14de0:	b	10f90 <malloc@plt>
   14de4:	push	{fp, lr}
   14de8:	mov	fp, sp
   14dec:	bl	10ffc <__errno_location@plt>
   14df0:	mov	r1, #12
   14df4:	str	r1, [r0]
   14df8:	mov	r0, #0
   14dfc:	pop	{fp, pc}
   14e00:	push	{fp, lr}
   14e04:	mov	fp, sp
   14e08:	cmp	r0, #0
   14e0c:	beq	14e28 <close@plt+0x3d60>
   14e10:	cmp	r1, #0
   14e14:	beq	14e34 <close@plt+0x3d6c>
   14e18:	cmn	r1, #1
   14e1c:	ble	14e40 <close@plt+0x3d78>
   14e20:	pop	{fp, lr}
   14e24:	b	10f0c <realloc@plt>
   14e28:	mov	r0, r1
   14e2c:	pop	{fp, lr}
   14e30:	b	14dd0 <close@plt+0x3d08>
   14e34:	bl	153e0 <close@plt+0x4318>
   14e38:	mov	r0, #0
   14e3c:	pop	{fp, pc}
   14e40:	bl	10ffc <__errno_location@plt>
   14e44:	mov	r1, #12
   14e48:	str	r1, [r0]
   14e4c:	mov	r0, #0
   14e50:	pop	{fp, pc}
   14e54:	mov	r1, r0
   14e58:	sub	r2, r0, #65	; 0x41
   14e5c:	mov	r0, #1
   14e60:	cmp	r2, #26
   14e64:	subcs	r2, r1, #97	; 0x61
   14e68:	cmpcs	r2, #26
   14e6c:	bcs	14e74 <close@plt+0x3dac>
   14e70:	bx	lr
   14e74:	sub	r1, r1, #48	; 0x30
   14e78:	cmp	r1, #10
   14e7c:	movcs	r0, #0
   14e80:	bx	lr
   14e84:	mov	r1, r0
   14e88:	sub	r2, r0, #65	; 0x41
   14e8c:	mov	r0, #1
   14e90:	cmp	r2, #26
   14e94:	subcs	r1, r1, #97	; 0x61
   14e98:	cmpcs	r1, #26
   14e9c:	movcs	r0, #0
   14ea0:	bx	lr
   14ea4:	mov	r1, #0
   14ea8:	cmp	r0, #128	; 0x80
   14eac:	movwcc	r1, #1
   14eb0:	mov	r0, r1
   14eb4:	bx	lr
   14eb8:	sub	r1, r0, #9
   14ebc:	clz	r1, r1
   14ec0:	lsr	r1, r1, #5
   14ec4:	sub	r0, r0, #32
   14ec8:	clz	r0, r0
   14ecc:	lsr	r0, r0, #5
   14ed0:	orr	r0, r0, r1
   14ed4:	bx	lr
   14ed8:	mov	r1, r0
   14edc:	mov	r0, #1
   14ee0:	cmp	r1, #32
   14ee4:	bxcc	lr
   14ee8:	cmp	r1, #127	; 0x7f
   14eec:	movne	r0, #0
   14ef0:	bx	lr
   14ef4:	sub	r1, r0, #48	; 0x30
   14ef8:	mov	r0, #0
   14efc:	cmp	r1, #10
   14f00:	movwcc	r0, #1
   14f04:	bx	lr
   14f08:	sub	r1, r0, #33	; 0x21
   14f0c:	mov	r0, #0
   14f10:	cmp	r1, #94	; 0x5e
   14f14:	movwcc	r0, #1
   14f18:	bx	lr
   14f1c:	sub	r1, r0, #97	; 0x61
   14f20:	mov	r0, #0
   14f24:	cmp	r1, #26
   14f28:	movwcc	r0, #1
   14f2c:	bx	lr
   14f30:	sub	r1, r0, #32
   14f34:	mov	r0, #0
   14f38:	cmp	r1, #95	; 0x5f
   14f3c:	movwcc	r0, #1
   14f40:	bx	lr
   14f44:	sub	r1, r0, #33	; 0x21
   14f48:	cmp	r1, #93	; 0x5d
   14f4c:	bhi	150d8 <close@plt+0x4010>
   14f50:	mov	r0, #1
   14f54:	add	r2, pc, #0
   14f58:	ldr	pc, [r2, r1, lsl #2]
   14f5c:	ldrdeq	r5, [r1], -r4
   14f60:	ldrdeq	r5, [r1], -r4
   14f64:	ldrdeq	r5, [r1], -r4
   14f68:	ldrdeq	r5, [r1], -r4
   14f6c:	ldrdeq	r5, [r1], -r4
   14f70:	ldrdeq	r5, [r1], -r4
   14f74:	ldrdeq	r5, [r1], -r4
   14f78:	ldrdeq	r5, [r1], -r4
   14f7c:	ldrdeq	r5, [r1], -r4
   14f80:	ldrdeq	r5, [r1], -r4
   14f84:	ldrdeq	r5, [r1], -r4
   14f88:	ldrdeq	r5, [r1], -r4
   14f8c:	ldrdeq	r5, [r1], -r4
   14f90:	ldrdeq	r5, [r1], -r4
   14f94:	ldrdeq	r5, [r1], -r4
   14f98:	ldrdeq	r5, [r1], -r8
   14f9c:	ldrdeq	r5, [r1], -r8
   14fa0:	ldrdeq	r5, [r1], -r8
   14fa4:	ldrdeq	r5, [r1], -r8
   14fa8:	ldrdeq	r5, [r1], -r8
   14fac:	ldrdeq	r5, [r1], -r8
   14fb0:	ldrdeq	r5, [r1], -r8
   14fb4:	ldrdeq	r5, [r1], -r8
   14fb8:	ldrdeq	r5, [r1], -r8
   14fbc:	ldrdeq	r5, [r1], -r8
   14fc0:	ldrdeq	r5, [r1], -r4
   14fc4:	ldrdeq	r5, [r1], -r4
   14fc8:	ldrdeq	r5, [r1], -r4
   14fcc:	ldrdeq	r5, [r1], -r4
   14fd0:	ldrdeq	r5, [r1], -r4
   14fd4:	ldrdeq	r5, [r1], -r4
   14fd8:	ldrdeq	r5, [r1], -r4
   14fdc:	ldrdeq	r5, [r1], -r8
   14fe0:	ldrdeq	r5, [r1], -r8
   14fe4:	ldrdeq	r5, [r1], -r8
   14fe8:	ldrdeq	r5, [r1], -r8
   14fec:	ldrdeq	r5, [r1], -r8
   14ff0:	ldrdeq	r5, [r1], -r8
   14ff4:	ldrdeq	r5, [r1], -r8
   14ff8:	ldrdeq	r5, [r1], -r8
   14ffc:	ldrdeq	r5, [r1], -r8
   15000:	ldrdeq	r5, [r1], -r8
   15004:	ldrdeq	r5, [r1], -r8
   15008:	ldrdeq	r5, [r1], -r8
   1500c:	ldrdeq	r5, [r1], -r8
   15010:	ldrdeq	r5, [r1], -r8
   15014:	ldrdeq	r5, [r1], -r8
   15018:	ldrdeq	r5, [r1], -r8
   1501c:	ldrdeq	r5, [r1], -r8
   15020:	ldrdeq	r5, [r1], -r8
   15024:	ldrdeq	r5, [r1], -r8
   15028:	ldrdeq	r5, [r1], -r8
   1502c:	ldrdeq	r5, [r1], -r8
   15030:	ldrdeq	r5, [r1], -r8
   15034:	ldrdeq	r5, [r1], -r8
   15038:	ldrdeq	r5, [r1], -r8
   1503c:	ldrdeq	r5, [r1], -r8
   15040:	ldrdeq	r5, [r1], -r8
   15044:	ldrdeq	r5, [r1], -r4
   15048:	ldrdeq	r5, [r1], -r4
   1504c:	ldrdeq	r5, [r1], -r4
   15050:	ldrdeq	r5, [r1], -r4
   15054:	ldrdeq	r5, [r1], -r4
   15058:	ldrdeq	r5, [r1], -r4
   1505c:	ldrdeq	r5, [r1], -r8
   15060:	ldrdeq	r5, [r1], -r8
   15064:	ldrdeq	r5, [r1], -r8
   15068:	ldrdeq	r5, [r1], -r8
   1506c:	ldrdeq	r5, [r1], -r8
   15070:	ldrdeq	r5, [r1], -r8
   15074:	ldrdeq	r5, [r1], -r8
   15078:	ldrdeq	r5, [r1], -r8
   1507c:	ldrdeq	r5, [r1], -r8
   15080:	ldrdeq	r5, [r1], -r8
   15084:	ldrdeq	r5, [r1], -r8
   15088:	ldrdeq	r5, [r1], -r8
   1508c:	ldrdeq	r5, [r1], -r8
   15090:	ldrdeq	r5, [r1], -r8
   15094:	ldrdeq	r5, [r1], -r8
   15098:	ldrdeq	r5, [r1], -r8
   1509c:	ldrdeq	r5, [r1], -r8
   150a0:	ldrdeq	r5, [r1], -r8
   150a4:	ldrdeq	r5, [r1], -r8
   150a8:	ldrdeq	r5, [r1], -r8
   150ac:	ldrdeq	r5, [r1], -r8
   150b0:	ldrdeq	r5, [r1], -r8
   150b4:	ldrdeq	r5, [r1], -r8
   150b8:	ldrdeq	r5, [r1], -r8
   150bc:	ldrdeq	r5, [r1], -r8
   150c0:	ldrdeq	r5, [r1], -r8
   150c4:	ldrdeq	r5, [r1], -r4
   150c8:	ldrdeq	r5, [r1], -r4
   150cc:	ldrdeq	r5, [r1], -r4
   150d0:	ldrdeq	r5, [r1], -r4
   150d4:	bx	lr
   150d8:	mov	r0, #0
   150dc:	bx	lr
   150e0:	sub	r0, r0, #9
   150e4:	cmp	r0, #23
   150e8:	movhi	r0, #0
   150ec:	bxhi	lr
   150f0:	bic	r0, r0, #-16777216	; 0xff000000
   150f4:	movw	r1, #31
   150f8:	movt	r1, #128	; 0x80
   150fc:	mov	r2, #1
   15100:	and	r0, r2, r1, lsr r0
   15104:	bx	lr
   15108:	sub	r1, r0, #65	; 0x41
   1510c:	mov	r0, #0
   15110:	cmp	r1, #26
   15114:	movwcc	r0, #1
   15118:	bx	lr
   1511c:	mov	r1, r0
   15120:	sub	r2, r0, #48	; 0x30
   15124:	mov	r0, #1
   15128:	cmp	r2, #22
   1512c:	bhi	15144 <close@plt+0x407c>
   15130:	mov	ip, #1
   15134:	movw	r3, #1023	; 0x3ff
   15138:	movt	r3, #126	; 0x7e
   1513c:	tst	r3, ip, lsl r2
   15140:	bxne	lr
   15144:	sub	r1, r1, #97	; 0x61
   15148:	cmp	r1, #6
   1514c:	movcs	r0, #0
   15150:	bxcs	lr
   15154:	bx	lr
   15158:	sub	r1, r0, #65	; 0x41
   1515c:	cmp	r1, #26
   15160:	addcc	r0, r0, #32
   15164:	bx	lr
   15168:	sub	r1, r0, #97	; 0x61
   1516c:	cmp	r1, #26
   15170:	subcc	r0, r0, #32
   15174:	bx	lr
   15178:	push	{r4, r5, r6, sl, fp, lr}
   1517c:	add	fp, sp, #16
   15180:	mov	r4, r0
   15184:	bl	10f54 <__fpending@plt>
   15188:	mov	r5, r0
   1518c:	mov	r0, r4
   15190:	bl	10f60 <ferror_unlocked@plt>
   15194:	mov	r6, r0
   15198:	mov	r0, r4
   1519c:	bl	1223c <close@plt+0x1174>
   151a0:	cmp	r6, #0
   151a4:	beq	151c8 <close@plt+0x4100>
   151a8:	mvn	r4, #0
   151ac:	cmp	r0, #0
   151b0:	bne	151f4 <close@plt+0x412c>
   151b4:	bl	10ffc <__errno_location@plt>
   151b8:	mov	r1, #0
   151bc:	str	r1, [r0]
   151c0:	mov	r0, r4
   151c4:	pop	{r4, r5, r6, sl, fp, pc}
   151c8:	cmp	r0, #0
   151cc:	mov	r4, r0
   151d0:	mvnne	r4, #0
   151d4:	cmp	r5, #0
   151d8:	bne	151f4 <close@plt+0x412c>
   151dc:	cmp	r0, #0
   151e0:	beq	151f4 <close@plt+0x412c>
   151e4:	bl	10ffc <__errno_location@plt>
   151e8:	ldr	r0, [r0]
   151ec:	subs	r4, r0, #9
   151f0:	mvnne	r4, #0
   151f4:	mov	r0, r4
   151f8:	pop	{r4, r5, r6, sl, fp, pc}
   151fc:	sub	sp, sp, #8
   15200:	push	{fp, lr}
   15204:	mov	fp, sp
   15208:	sub	sp, sp, #8
   1520c:	str	r2, [fp, #8]
   15210:	str	r3, [fp, #12]
   15214:	add	r2, fp, #8
   15218:	str	r2, [sp, #4]
   1521c:	cmp	r1, #11
   15220:	bhi	15260 <close@plt+0x4198>
   15224:	mov	r2, #1
   15228:	movw	r3, #1300	; 0x514
   1522c:	tst	r3, r2, lsl r1
   15230:	bne	152b0 <close@plt+0x41e8>
   15234:	movw	r3, #2570	; 0xa0a
   15238:	tst	r3, r2, lsl r1
   1523c:	bne	15288 <close@plt+0x41c0>
   15240:	cmp	r1, #0
   15244:	bne	15260 <close@plt+0x4198>
   15248:	ldr	r1, [sp, #4]
   1524c:	add	r2, r1, #4
   15250:	str	r2, [sp, #4]
   15254:	ldr	r1, [r1]
   15258:	bl	152d4 <close@plt+0x420c>
   1525c:	b	152c4 <close@plt+0x41fc>
   15260:	sub	r2, r1, #1024	; 0x400
   15264:	cmp	r2, #10
   15268:	bhi	152b0 <close@plt+0x41e8>
   1526c:	mov	ip, #1
   15270:	movw	r3, #645	; 0x285
   15274:	tst	r3, ip, lsl r2
   15278:	bne	152b0 <close@plt+0x41e8>
   1527c:	movw	r3, #1282	; 0x502
   15280:	tst	r3, ip, lsl r2
   15284:	beq	15290 <close@plt+0x41c8>
   15288:	bl	1105c <fcntl64@plt>
   1528c:	b	152c4 <close@plt+0x41fc>
   15290:	cmp	r2, #6
   15294:	bne	152b0 <close@plt+0x41e8>
   15298:	ldr	r1, [sp, #4]
   1529c:	add	r2, r1, #4
   152a0:	str	r2, [sp, #4]
   152a4:	ldr	r1, [r1]
   152a8:	bl	152e0 <close@plt+0x4218>
   152ac:	b	152c4 <close@plt+0x41fc>
   152b0:	ldr	r2, [sp, #4]
   152b4:	add	r3, r2, #4
   152b8:	str	r3, [sp, #4]
   152bc:	ldr	r2, [r2]
   152c0:	bl	1105c <fcntl64@plt>
   152c4:	mov	sp, fp
   152c8:	pop	{fp, lr}
   152cc:	add	sp, sp, #8
   152d0:	bx	lr
   152d4:	mov	r2, r1
   152d8:	mov	r1, #0
   152dc:	b	1105c <fcntl64@plt>
   152e0:	push	{r4, r5, r6, r7, fp, lr}
   152e4:	add	fp, sp, #16
   152e8:	mov	r5, r1
   152ec:	mov	r6, r0
   152f0:	movw	r7, #29368	; 0x72b8
   152f4:	movt	r7, #2
   152f8:	ldr	r0, [r7]
   152fc:	cmp	r0, #0
   15300:	bmi	15364 <close@plt+0x429c>
   15304:	mov	r0, r6
   15308:	movw	r1, #1030	; 0x406
   1530c:	mov	r2, r5
   15310:	bl	1105c <fcntl64@plt>
   15314:	mov	r4, r0
   15318:	cmn	r0, #1
   1531c:	bgt	15350 <close@plt+0x4288>
   15320:	bl	10ffc <__errno_location@plt>
   15324:	ldr	r0, [r0]
   15328:	cmp	r0, #22
   1532c:	bne	15350 <close@plt+0x4288>
   15330:	mov	r0, r6
   15334:	mov	r1, r5
   15338:	bl	152d4 <close@plt+0x420c>
   1533c:	mov	r4, r0
   15340:	cmp	r0, #0
   15344:	bmi	153b4 <close@plt+0x42ec>
   15348:	mvn	r0, #0
   1534c:	b	15354 <close@plt+0x428c>
   15350:	mov	r0, #1
   15354:	str	r0, [r7]
   15358:	cmp	r4, #0
   1535c:	bpl	1537c <close@plt+0x42b4>
   15360:	b	153b4 <close@plt+0x42ec>
   15364:	mov	r0, r6
   15368:	mov	r1, r5
   1536c:	bl	152d4 <close@plt+0x420c>
   15370:	mov	r4, r0
   15374:	cmp	r4, #0
   15378:	bmi	153b4 <close@plt+0x42ec>
   1537c:	ldr	r0, [r7]
   15380:	cmn	r0, #1
   15384:	bne	153b4 <close@plt+0x42ec>
   15388:	mov	r0, r4
   1538c:	mov	r1, #1
   15390:	bl	1105c <fcntl64@plt>
   15394:	cmp	r0, #0
   15398:	bmi	153bc <close@plt+0x42f4>
   1539c:	orr	r2, r0, #1
   153a0:	mov	r0, r4
   153a4:	mov	r1, #2
   153a8:	bl	1105c <fcntl64@plt>
   153ac:	cmn	r0, #1
   153b0:	beq	153bc <close@plt+0x42f4>
   153b4:	mov	r0, r4
   153b8:	pop	{r4, r5, r6, r7, fp, pc}
   153bc:	bl	10ffc <__errno_location@plt>
   153c0:	mov	r5, r0
   153c4:	ldr	r6, [r0]
   153c8:	mov	r0, r4
   153cc:	bl	110c8 <close@plt>
   153d0:	str	r6, [r5]
   153d4:	mvn	r4, #0
   153d8:	mov	r0, r4
   153dc:	pop	{r4, r5, r6, r7, fp, pc}
   153e0:	push	{r4, r5, r6, sl, fp, lr}
   153e4:	add	fp, sp, #16
   153e8:	mov	r4, r0
   153ec:	bl	10ffc <__errno_location@plt>
   153f0:	mov	r5, r0
   153f4:	ldr	r6, [r0]
   153f8:	mov	r0, r4
   153fc:	bl	10eac <free@plt>
   15400:	str	r6, [r5]
   15404:	pop	{r4, r5, r6, sl, fp, pc}
   15408:	push	{fp, lr}
   1540c:	mov	fp, sp
   15410:	bl	10ffc <__errno_location@plt>
   15414:	mov	r1, #12
   15418:	str	r1, [r0]
   1541c:	mov	r0, #0
   15420:	pop	{fp, pc}
   15424:	b	14dd0 <close@plt+0x3d08>
   15428:	cmp	r1, #0
   1542c:	orreq	r1, r1, #1
   15430:	b	14e00 <close@plt+0x3d38>
   15434:	b	14d7c <close@plt+0x3cb4>
   15438:	clz	r3, r2
   1543c:	lsr	ip, r3, #5
   15440:	clz	r3, r1
   15444:	lsr	r3, r3, #5
   15448:	orrs	r3, r3, ip
   1544c:	movwne	r1, #1
   15450:	movwne	r2, #1
   15454:	b	15670 <close@plt+0x45a8>
   15458:	push	{fp, lr}
   1545c:	mov	fp, sp
   15460:	mov	r0, #14
   15464:	bl	11080 <nl_langinfo@plt>
   15468:	movw	r1, #24538	; 0x5fda
   1546c:	movt	r1, #1
   15470:	cmp	r0, #0
   15474:	movne	r1, r0
   15478:	ldrb	r2, [r1]
   1547c:	movw	r0, #25998	; 0x658e
   15480:	movt	r0, #1
   15484:	cmp	r2, #0
   15488:	movne	r0, r1
   1548c:	pop	{fp, pc}
   15490:	push	{r4, r5, r6, r7, fp, lr}
   15494:	add	fp, sp, #16
   15498:	sub	sp, sp, #8
   1549c:	mov	r7, r2
   154a0:	mov	r4, r1
   154a4:	add	r5, sp, #4
   154a8:	cmp	r0, #0
   154ac:	movne	r5, r0
   154b0:	mov	r0, r5
   154b4:	bl	10f6c <mbrtowc@plt>
   154b8:	mov	r6, r0
   154bc:	cmp	r7, #0
   154c0:	beq	154e8 <close@plt+0x4420>
   154c4:	cmn	r6, #2
   154c8:	bcc	154e8 <close@plt+0x4420>
   154cc:	mov	r0, #0
   154d0:	bl	1249c <close@plt+0x13d4>
   154d4:	cmp	r0, #0
   154d8:	bne	154e8 <close@plt+0x4420>
   154dc:	ldrb	r0, [r4]
   154e0:	str	r0, [r5]
   154e4:	mov	r6, #1
   154e8:	mov	r0, r6
   154ec:	sub	sp, fp, #16
   154f0:	pop	{r4, r5, r6, r7, fp, pc}
   154f4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   154f8:	add	fp, sp, #24
   154fc:	mov	r4, r3
   15500:	mov	r5, r2
   15504:	mov	r6, r1
   15508:	mov	r7, r0
   1550c:	cmp	r1, r3
   15510:	bne	1552c <close@plt+0x4464>
   15514:	mov	r0, r7
   15518:	mov	r1, r5
   1551c:	mov	r2, r6
   15520:	bl	10fe4 <bcmp@plt>
   15524:	cmp	r0, #0
   15528:	beq	15560 <close@plt+0x4498>
   1552c:	ldrb	r8, [r5, r4]
   15530:	ldrb	r9, [r7, r6]
   15534:	mov	r0, #0
   15538:	strb	r0, [r7, r6]
   1553c:	strb	r0, [r5, r4]
   15540:	add	r1, r6, #1
   15544:	add	r3, r4, #1
   15548:	mov	r0, r7
   1554c:	mov	r2, r5
   15550:	bl	15574 <close@plt+0x44ac>
   15554:	strb	r9, [r7, r6]
   15558:	strb	r8, [r5, r4]
   1555c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15560:	bl	10ffc <__errno_location@plt>
   15564:	mov	r1, #0
   15568:	str	r1, [r0]
   1556c:	mov	r0, #0
   15570:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15574:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15578:	add	fp, sp, #28
   1557c:	sub	sp, sp, #4
   15580:	mov	sl, r3
   15584:	mov	r5, r2
   15588:	mov	r6, r1
   1558c:	mov	r7, r0
   15590:	bl	10ffc <__errno_location@plt>
   15594:	mov	r8, r0
   15598:	mov	r9, #0
   1559c:	str	r9, [r8]
   155a0:	mov	r0, r7
   155a4:	mov	r1, r5
   155a8:	bl	10f84 <strcoll@plt>
   155ac:	cmp	r0, #0
   155b0:	bne	155f0 <close@plt+0x4528>
   155b4:	mov	r0, r7
   155b8:	bl	10ff0 <strlen@plt>
   155bc:	add	r4, r0, #1
   155c0:	sub	r6, r6, r4
   155c4:	mov	r0, r5
   155c8:	bl	10ff0 <strlen@plt>
   155cc:	add	r0, r0, #1
   155d0:	sub	sl, sl, r0
   155d4:	cmp	r6, #0
   155d8:	beq	155f8 <close@plt+0x4530>
   155dc:	add	r7, r7, r4
   155e0:	add	r5, r5, r0
   155e4:	cmp	sl, #0
   155e8:	bne	1559c <close@plt+0x44d4>
   155ec:	mov	r0, #1
   155f0:	sub	sp, fp, #28
   155f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155f8:	cmp	sl, #0
   155fc:	mvnne	sl, #0
   15600:	mov	r0, sl
   15604:	sub	sp, fp, #28
   15608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1560c:	push	{r4, r5, r6, r7, fp, lr}
   15610:	add	fp, sp, #16
   15614:	mov	r4, r3
   15618:	mov	r5, r2
   1561c:	mov	r6, r1
   15620:	mov	r7, r0
   15624:	cmp	r1, r3
   15628:	bne	15644 <close@plt+0x457c>
   1562c:	mov	r0, r7
   15630:	mov	r1, r5
   15634:	mov	r2, r6
   15638:	bl	10fe4 <bcmp@plt>
   1563c:	cmp	r0, #0
   15640:	beq	1565c <close@plt+0x4594>
   15644:	mov	r0, r7
   15648:	mov	r1, r6
   1564c:	mov	r2, r5
   15650:	mov	r3, r4
   15654:	pop	{r4, r5, r6, r7, fp, lr}
   15658:	b	15574 <close@plt+0x44ac>
   1565c:	bl	10ffc <__errno_location@plt>
   15660:	mov	r1, #0
   15664:	str	r1, [r0]
   15668:	mov	r0, #0
   1566c:	pop	{r4, r5, r6, r7, fp, pc}
   15670:	cmp	r2, #0
   15674:	beq	156a4 <close@plt+0x45dc>
   15678:	mvn	r3, #0
   1567c:	udiv	r3, r3, r2
   15680:	cmp	r3, r1
   15684:	bcs	156a4 <close@plt+0x45dc>
   15688:	push	{fp, lr}
   1568c:	mov	fp, sp
   15690:	bl	10ffc <__errno_location@plt>
   15694:	mov	r1, #12
   15698:	str	r1, [r0]
   1569c:	mov	r0, #0
   156a0:	pop	{fp, pc}
   156a4:	mul	r1, r2, r1
   156a8:	b	14e00 <close@plt+0x3d38>
   156ac:	cmp	r3, #0
   156b0:	cmpeq	r2, #0
   156b4:	bne	156cc <close@plt+0x4604>
   156b8:	cmp	r1, #0
   156bc:	cmpeq	r0, #0
   156c0:	mvnne	r1, #0
   156c4:	mvnne	r0, #0
   156c8:	b	156e8 <close@plt+0x4620>
   156cc:	sub	sp, sp, #8
   156d0:	push	{sp, lr}
   156d4:	bl	156f8 <close@plt+0x4630>
   156d8:	ldr	lr, [sp, #4]
   156dc:	add	sp, sp, #8
   156e0:	pop	{r2, r3}
   156e4:	bx	lr
   156e8:	push	{r1, lr}
   156ec:	mov	r0, #8
   156f0:	bl	10e7c <raise@plt>
   156f4:	pop	{r1, pc}
   156f8:	cmp	r1, r3
   156fc:	cmpeq	r0, r2
   15700:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15704:	mov	r4, r0
   15708:	movcc	r0, #0
   1570c:	mov	r5, r1
   15710:	ldr	lr, [sp, #36]	; 0x24
   15714:	movcc	r1, r0
   15718:	bcc	15814 <close@plt+0x474c>
   1571c:	cmp	r3, #0
   15720:	clzeq	ip, r2
   15724:	clzne	ip, r3
   15728:	addeq	ip, ip, #32
   1572c:	cmp	r5, #0
   15730:	clzeq	r1, r4
   15734:	addeq	r1, r1, #32
   15738:	clzne	r1, r5
   1573c:	sub	ip, ip, r1
   15740:	sub	sl, ip, #32
   15744:	lsl	r9, r3, ip
   15748:	rsb	fp, ip, #32
   1574c:	orr	r9, r9, r2, lsl sl
   15750:	orr	r9, r9, r2, lsr fp
   15754:	lsl	r8, r2, ip
   15758:	cmp	r5, r9
   1575c:	cmpeq	r4, r8
   15760:	movcc	r0, #0
   15764:	movcc	r1, r0
   15768:	bcc	15784 <close@plt+0x46bc>
   1576c:	mov	r0, #1
   15770:	subs	r4, r4, r8
   15774:	lsl	r1, r0, sl
   15778:	orr	r1, r1, r0, lsr fp
   1577c:	lsl	r0, r0, ip
   15780:	sbc	r5, r5, r9
   15784:	cmp	ip, #0
   15788:	beq	15814 <close@plt+0x474c>
   1578c:	lsr	r6, r8, #1
   15790:	orr	r6, r6, r9, lsl #31
   15794:	lsr	r7, r9, #1
   15798:	mov	r2, ip
   1579c:	b	157c0 <close@plt+0x46f8>
   157a0:	subs	r3, r4, r6
   157a4:	sbc	r8, r5, r7
   157a8:	adds	r3, r3, r3
   157ac:	adc	r8, r8, r8
   157b0:	adds	r4, r3, #1
   157b4:	adc	r5, r8, #0
   157b8:	subs	r2, r2, #1
   157bc:	beq	157dc <close@plt+0x4714>
   157c0:	cmp	r5, r7
   157c4:	cmpeq	r4, r6
   157c8:	bcs	157a0 <close@plt+0x46d8>
   157cc:	adds	r4, r4, r4
   157d0:	adc	r5, r5, r5
   157d4:	subs	r2, r2, #1
   157d8:	bne	157c0 <close@plt+0x46f8>
   157dc:	lsr	r3, r4, ip
   157e0:	orr	r3, r3, r5, lsl fp
   157e4:	lsr	r2, r5, ip
   157e8:	orr	r3, r3, r5, lsr sl
   157ec:	adds	r0, r0, r4
   157f0:	mov	r4, r3
   157f4:	lsl	r3, r2, ip
   157f8:	orr	r3, r3, r4, lsl sl
   157fc:	lsl	ip, r4, ip
   15800:	orr	r3, r3, r4, lsr fp
   15804:	adc	r1, r1, r5
   15808:	subs	r0, r0, ip
   1580c:	mov	r5, r2
   15810:	sbc	r1, r1, r3
   15814:	cmp	lr, #0
   15818:	strdne	r4, [lr]
   1581c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15820:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15824:	mov	r7, r0
   15828:	ldr	r6, [pc, #72]	; 15878 <close@plt+0x47b0>
   1582c:	ldr	r5, [pc, #72]	; 1587c <close@plt+0x47b4>
   15830:	add	r6, pc, r6
   15834:	add	r5, pc, r5
   15838:	sub	r6, r6, r5
   1583c:	mov	r8, r1
   15840:	mov	r9, r2
   15844:	bl	10e38 <fdopen@plt-0x20>
   15848:	asrs	r6, r6, #2
   1584c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15850:	mov	r4, #0
   15854:	add	r4, r4, #1
   15858:	ldr	r3, [r5], #4
   1585c:	mov	r2, r9
   15860:	mov	r1, r8
   15864:	mov	r0, r7
   15868:	blx	r3
   1586c:	cmp	r6, r4
   15870:	bne	15854 <close@plt+0x478c>
   15874:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15878:	ldrdeq	r1, [r1], -r4
   1587c:	andeq	r1, r1, ip, asr #13
   15880:	bx	lr
   15884:	ldr	r3, [pc, #12]	; 15898 <close@plt+0x47d0>
   15888:	mov	r1, #0
   1588c:	add	r3, pc, r3
   15890:	ldr	r2, [r3]
   15894:	b	11008 <__cxa_atexit@plt>
   15898:	andeq	r1, r1, r8, asr r8

Disassembly of section .fini:

0001589c <.fini>:
   1589c:	push	{r3, lr}
   158a0:	pop	{r3, pc}
