strict digraph "" {
	node [label="\N"];
	"1549:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb69a350>",
		fillcolor=firebrick,
		label="1549:NS
DetectionWindow <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb69a350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1540:AL"	 [def_var="['DetectionWindow']",
		label="Leaf_1540:AL"];
	"1549:NS" -> "Leaf_1540:AL"	 [cond="[]",
		lineno=None];
	"1545:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb674410>",
		fillcolor=springgreen,
		label="1545:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1548:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb674e10>",
		fillcolor=springgreen,
		label="1548:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1545:IF" -> "1548:IF"	 [cond="['ByteCntEq18']",
		label="!(ByteCntEq18)",
		lineno=1545];
	"1546:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674f90>",
		fillcolor=firebrick,
		label="1546:NS
DetectionWindow <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1545:IF" -> "1546:NS"	 [cond="['ByteCntEq18']",
		label=ByteCntEq18,
		lineno=1545];
	"1548:IF" -> "1549:NS"	 [cond="['ReceiveEnd']",
		label=ReceiveEnd,
		lineno=1548];
	"1546:NS" -> "Leaf_1540:AL"	 [cond="[]",
		lineno=None];
	"1540:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb687190>",
		clk_sens=False,
		fillcolor=gold,
		label="1540:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxReset', 'ByteCntEq18', 'ReceiveEnd']"];
	"1541:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb687310>",
		fillcolor=turquoise,
		label="1541:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1540:AL" -> "1541:BL"	 [cond="[]",
		lineno=None];
	"1542:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6740d0>",
		fillcolor=springgreen,
		label="1542:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1542:IF" -> "1545:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1542];
	"1543:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674190>",
		fillcolor=firebrick,
		label="1543:NS
DetectionWindow <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1542:IF" -> "1543:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1542];
	"1541:BL" -> "1542:IF"	 [cond="[]",
		lineno=None];
	"1543:NS" -> "Leaf_1540:AL"	 [cond="[]",
		lineno=None];
}
