// Seed: 924576844
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4,
    output uwire id_5,
    input tri id_6,
    input tri1 id_7,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    output tri0 id_11,
    output supply0 id_12,
    input wand id_13,
    output wire id_14,
    output supply0 id_15,
    input uwire id_16
);
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    output uwire id_6,
    inout tri1 id_7,
    input tri id_8,
    output tri id_9,
    input supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    output supply0 id_14,
    output wire id_15,
    output wire id_16,
    output uwire id_17,
    output tri id_18,
    output wor id_19,
    output tri1 id_20
);
  id_22 :
  assert property (@(posedge {1{1'b0}}) id_10)
  else id_6 = 1;
  module_0(
      id_0,
      id_10,
      id_8,
      id_19,
      id_9,
      id_19,
      id_4,
      id_11,
      id_17,
      id_13,
      id_4,
      id_15,
      id_22,
      id_5,
      id_3,
      id_15,
      id_22
  );
endmodule
