$date
	Sun Oct 23 01:37:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1057670
b110 &
b110 %
1$
b110 !
1"
#1057671
0"
#1057674
b11 &
b11 %
#1057678
b1010 &
b1010 %
#1057682
b101 &
b101 %
#1057686
b10000 &
b10000 %
#1057690
b1000 &
b1000 %
#1057694
b100 &
b100 %
#1057698
b10 &
b10 %
#1057702
b1 &
1#
b1 %
#1057706
b0 &
b0 %
0#
0$
#2037719
b11010 !
1"
#2037722
b11010 &
b11010 %
1$
#2037723
0"
#2037726
b1101 &
b1101 %
#2037730
b101000 &
b101000 %
#2037734
b10100 &
b10100 %
#2037738
b1010 &
b1010 %
#2037742
b101 &
b101 %
#2037746
b10000 &
b10000 %
#2037750
b1000 &
b1000 %
#2037754
b100 &
b100 %
#2037758
b10 &
b10 %
#2037762
b1 &
b1 %
1#
#2037766
b0 &
0#
b0 %
0$
#3042403
b1000 !
1"
#3042406
b1000 &
b1000 %
1$
#3042407
0"
#3042410
b100 &
b100 %
#3042414
b10 &
b10 %
#3042418
b1 &
b1 %
1#
#3042422
b0 &
0#
b0 %
0$
#4500012
