ModuleName ripple_carry_adder_5bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 48 ,X2: 144 ,Y2: 96
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 72 ,X2: 112 ,Y2: 96
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 48 ,X2: 312 ,Y2: 96
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 72 ,X2: 280 ,Y2: 96
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 480 ,Y1: 48 ,X2: 480 ,Y2: 96
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 72 ,X2: 448 ,Y2: 96
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 648 ,Y1: 48 ,X2: 648 ,Y2: 96
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 72 ,X2: 616 ,Y2: 96
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 192 ,X2: 632 ,Y2: 272
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 192 ,X2: 464 ,Y2: 272
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 192 ,X2: 296 ,Y2: 272
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 128 ,Y1: 192 ,X2: 128 ,Y2: 272
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 144 ,X2: 224 ,Y2: 144
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 144 ,X2: 392 ,Y2: 144
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 536 ,Y1: 144 ,X2: 560 ,Y2: 144
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 872 ,Y1: 144 ,X2: 896 ,Y2: 144
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 40 ,Y1: 144 ,X2: 56 ,Y2: 144
End
Branches
End
Wire Name: b18
LV: 4
RV: 0
Width: 5
Edges
Edge X1: 72 ,Y1: 48 ,X2: 824 ,Y2: 48
End
Branches
Branch Left: 816 ,Top: 48
BranchStrList
0
End
Branch Left: 648 ,Top: 48
BranchStrList
1
End
Branch Left: 480 ,Top: 48
BranchStrList
2
End
Branch Left: 312 ,Top: 48
BranchStrList
3
End
Branch Left: 144 ,Top: 48
BranchStrList
4
End
End
Wire Name: b20
LV: 4
RV: 0
Width: 5
Edges
Edge X1: 72 ,Y1: 72 ,X2: 824 ,Y2: 72
End
Branches
Branch Left: 784 ,Top: 72
BranchStrList
0
End
Branch Left: 616 ,Top: 72
BranchStrList
1
End
Branch Left: 448 ,Top: 72
BranchStrList
2
End
Branch Left: 280 ,Top: 72
BranchStrList
3
End
Branch Left: 112 ,Top: 72
BranchStrList
4
End
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 144 ,X2: 728 ,Y2: 144
End
Branches
End
Wire Name: b21
LV: 4
RV: 0
Width: 5
Edges
Edge X1: 80 ,Y1: 272 ,X2: 896 ,Y2: 272
End
Branches
Branch Left: 800 ,Top: 272
BranchStrList
0
End
Branch Left: 632 ,Top: 272
BranchStrList
1
End
Branch Left: 464 ,Top: 272
BranchStrList
2
End
Branch Left: 296 ,Top: 272
BranchStrList
3
End
Branch Left: 128 ,Top: 272
BranchStrList
4
End
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 800 ,Y1: 192 ,X2: 800 ,Y2: 272
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 784 ,Y1: 72 ,X2: 784 ,Y2: 96
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 816 ,Y1: 48 ,X2: 816 ,Y2: 96
End
Branches
End
End
Ports
Port Left: 40 Top: 144 ,Orientation: 2
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 72 Top: 48 ,Orientation: 0
Portname: A ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
4
,Width:
5
,RV:
0
Port Left: 72 Top: 72 ,Orientation: 0
Portname: B ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
4
,Width:
5
,RV:
0
Port Left: 896 Top: 144 ,Orientation: 2
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 896 Top: 272 ,Orientation: 0
Portname: S ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
4
,Width:
5
,RV:
0
End
Symbols
Symbol Left: 416 Top: 120
Name: s1
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
Symbol Left: 248 Top: 120
Name: s2
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
Symbol Left: 584 Top: 120
Name: s0
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
Symbol Left: 80 Top: 120
Name: s3
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
Symbol Left: 752 Top: 120
Name: s4
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
End
Texts
End
Links
End
