# HackALU_Verilog
My implementation of the HACK ALU described in the NAND2Tetris course, in Verilog.

Used if_else statements instead of the MUX gate, and implemented the 2's complement system during negation.
