<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
DIG0(0) <= ((hoursbcd(5) AND NOT hoursbcd(7) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(5) AND NOT hoursbcd(6) AND hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(4) AND hoursbcd(6) AND NOT hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(4) AND NOT hoursbcd(6) AND NOT hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG0(1) <= ((NOT hoursbcd(5) AND NOT hoursbcd(6) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(6) AND NOT hoursbcd(7) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(5) AND hoursbcd(4) AND NOT hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG0(2) <= ((NOT hoursbcd(5) AND NOT hoursbcd(6) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(4) AND NOT hoursbcd(7) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(6) AND NOT hoursbcd(7) AND showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG0(3) <= (NOT hoursbcd(6) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((hoursbcd(5) AND NOT hoursbcd(6) AND hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(5) AND hoursbcd(4) AND NOT hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(5) AND NOT hoursbcd(4) AND hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7) AND showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG0(4) <= ((hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG0(5) <= (NOT hoursbcd(5) AND NOT hoursbcd(6) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT hoursbcd(5) AND hoursbcd(4) AND NOT hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(4) AND hoursbcd(6) AND NOT hoursbcd(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG0(6) <= (NOT hoursbcd(7) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT hoursbcd(5) AND NOT hoursbcd(6) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(5) AND hoursbcd(4) AND hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7) AND showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG0(7) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
DIG1(0) <= ((hoursbcd(1) AND NOT hoursbcd(3) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(0) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(0) AND NOT hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(1) AND NOT hoursbcd(2) AND hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG1(1) <= ((NOT hoursbcd(1) AND NOT hoursbcd(2) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(2) AND NOT hoursbcd(3) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(0) AND hoursbcd(1) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(0) AND NOT hoursbcd(1) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG1(2) <= ((hoursbcd(0) AND NOT hoursbcd(3) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(1) AND NOT hoursbcd(2) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(2) AND NOT hoursbcd(3) AND showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG1(3) <= (NOT hoursbcd(2) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((hoursbcd(0) AND NOT hoursbcd(1) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(1) AND NOT hoursbcd(2) AND hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(0) AND hoursbcd(1) AND hoursbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(3) AND showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG1(4) <= ((NOT hoursbcd(0) AND hoursbcd(1) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(0) AND NOT hoursbcd(1) AND NOT hoursbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG1(5) <= (NOT hoursbcd(1) AND NOT hoursbcd(2) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((hoursbcd(0) AND NOT hoursbcd(1) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(0) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG1(6) <= (NOT hoursbcd(3) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT hoursbcd(1) AND NOT hoursbcd(2) AND showhr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(0) AND hoursbcd(1) AND hoursbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(3) AND showhr));
</td></tr><tr><td>
</td></tr><tr><td>
DIG1(7) <= NOT (((setmode AND NOT F250ms)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT setmode AND NOT FSec)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG2(0) <= NOT (((showhr AND minutesbcd(5) AND minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(6) AND minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(5) AND secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(6) AND secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(4) AND NOT minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(4) AND NOT secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(4) AND NOT minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(6) AND NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(4) AND NOT secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(6) AND NOT secondsbcd(7))));
</td></tr><tr><td>
</td></tr><tr><td>
DIG2(1) <= ((showhr AND NOT minutesbcd(5) AND NOT minutesbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(6) AND NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(5) AND NOT secondsbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(6) AND NOT secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(4) AND minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(4) AND NOT minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(4) AND secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(4) AND NOT secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(7)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG2(2) <= ((showhr AND minutesbcd(4) AND NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(5) AND NOT minutesbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(6) AND NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(4) AND NOT secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(5) AND NOT secondsbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(6) AND NOT secondsbcd(7)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG2(3) <= (NOT showhr AND NOT secondsbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((showhr AND NOT minutesbcd(4) AND minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(4) AND NOT minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(5) AND NOT minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(5) AND NOT minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(4) AND NOT secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(5) AND NOT secondsbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(4) AND NOT minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(6) AND NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(4) AND secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(6) AND NOT secondsbcd(7)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG2(4) <= ((showhr AND NOT minutesbcd(4) AND minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(4) AND NOT minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(4) AND secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(4) AND NOT secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(6)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG2(5) <= (NOT showhr AND NOT secondsbcd(5) AND NOT secondsbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((showhr AND NOT minutesbcd(4) AND NOT minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(4) AND minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(5) AND minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(5) AND NOT minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(4) AND NOT secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(4) AND secondsbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(7)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG2(6) <= (NOT showhr AND NOT secondsbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT showhr AND NOT secondsbcd(5) AND NOT secondsbcd(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(4) AND minutesbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(5) AND NOT minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(5) AND minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(5) AND NOT minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(4) AND secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(6) AND NOT secondsbcd(7)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG2(7) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
DIG3(0) <= NOT (((showhr AND minutesbcd(3) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(3) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(0) AND NOT minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(0) AND NOT minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(0) AND NOT secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(0) AND NOT secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(2) AND NOT N_PZ_413)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG3(1) <= ((showhr AND NOT minutesbcd(1) AND NOT minutesbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(2) AND NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(1) AND NOT secondsbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(2) AND NOT secondsbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(0) AND minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(0) AND NOT minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(0) AND secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(0) AND NOT secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(3)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG3(2) <= ((showhr AND minutesbcd(0) AND NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(1) AND NOT minutesbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(2) AND NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(0) AND NOT secondsbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(1) AND NOT secondsbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(2) AND NOT secondsbcd(3)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG3(3) <= NOT (((showhr AND minutesbcd(3) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(3) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(0) AND minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(0) AND NOT minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(0) AND NOT minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(0) AND secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(0) AND NOT secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(0) AND NOT secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(2) AND NOT N_PZ_413)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG3(4) <= ((showhr AND NOT minutesbcd(0) AND minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(0) AND NOT minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(0) AND secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(0) AND NOT secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(2)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG3(5) <= ((N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(0) AND NOT minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(0) AND minutesbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(1) AND minutesbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(0) AND NOT secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(0) AND secondsbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(1) AND secondsbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(3)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG3(6) <= NOT (((showhr AND minutesbcd(3) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(3) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND NOT minutesbcd(1) AND NOT minutesbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(1) AND NOT secondsbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (showhr AND minutesbcd(0) AND minutesbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(2) AND NOT N_PZ_413)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND secondsbcd(0) AND secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(2) AND NOT N_PZ_413)));
</td></tr><tr><td>
</td></tr><tr><td>
DIG3(7) <= '0';
</td></tr><tr><td>
FTCPE_F250ms: FTCPE port map (F250ms,F250ms_T,MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;F250ms_T <= (F8ms AND dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5) AND dzielnik/FDivCnt(6) AND dzielnik/FDivCnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(8) AND dzielnik/FDivCnt(9) AND dzielnik/FDivCnt(11));
</td></tr><tr><td>
FTCPE_F8ms: FTCPE port map (F8ms,F8ms_T,MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;F8ms_T <= (dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5) AND dzielnik/FDivCnt(6));
</td></tr><tr><td>
FDCPE_FHour: FDCPE port map (FHour,FHour_D,mincount/intclk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FHour_D <= NOT ((minutesbcd(4) AND NOT minutesbcd(5) AND minutesbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT minutesbcd(7)));
</td></tr><tr><td>
FDCPE_FMin: FDCPE port map (FMin,FMin_D,seccount/intclk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FMin_D <= NOT (((settime AND NOT FMin)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT settime AND secondsbcd(4) AND NOT secondsbcd(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(6) AND NOT secondsbcd(7))));
</td></tr><tr><td>
FTCPE_FSec: FTCPE port map (FSec,FSec_T,MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FSec_T <= (F8ms AND dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5) AND dzielnik/FDivCnt(6) AND F250ms AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(10) AND dzielnik/FDivCnt(8) AND dzielnik/FDivCnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(11) AND dzielnik/FDivCnt(13));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_413 <= ((showhr AND NOT minutesbcd(1) AND NOT minutesbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT showhr AND NOT secondsbcd(1) AND NOT secondsbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(3)));
</td></tr><tr><td>
LDCP_chmod: LDCP port map (chmod,NOT '0',,chmod_CLR,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chmod_G <= (NOT modeBtn/ShiftRegister(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT modeBtn/ShiftRegister(1) AND NOT modeBtn/ShiftRegister(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT modeBtn/ShiftRegister(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chmod_CLR <= (modeBtn/ShiftRegister(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	modeBtn/ShiftRegister(1) AND modeBtn/ShiftRegister(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	modeBtn/ShiftRegister(3));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt0: FTCPE port map (dzielnik/FDivCnt(0),'0',MainClk,'0','0','1');
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt1: FTCPE port map (dzielnik/FDivCnt(1),dzielnik/FDivCnt(0),MainClk,'0','0','1');
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt2: FTCPE port map (dzielnik/FDivCnt(2),dzielnik/FDivCnt_T(2),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(2) <= (dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt3: FTCPE port map (dzielnik/FDivCnt(3),dzielnik/FDivCnt_T(3),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(3) <= (dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt4: FTCPE port map (dzielnik/FDivCnt(4),dzielnik/FDivCnt_T(4),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(4) <= (dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt5: FTCPE port map (dzielnik/FDivCnt(5),dzielnik/FDivCnt_T(5),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(5) <= (dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt6: FTCPE port map (dzielnik/FDivCnt(6),dzielnik/FDivCnt_T(6),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(6) <= (dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt8: FTCPE port map (dzielnik/FDivCnt(8),dzielnik/FDivCnt_T(8),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(8) <= (F8ms AND dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5) AND dzielnik/FDivCnt(6));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt9: FTCPE port map (dzielnik/FDivCnt(9),dzielnik/FDivCnt_T(9),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(9) <= (F8ms AND dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5) AND dzielnik/FDivCnt(6) AND dzielnik/FDivCnt(8));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt10: FTCPE port map (dzielnik/FDivCnt(10),dzielnik/FDivCnt_T(10),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(10) <= (F8ms AND dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5) AND dzielnik/FDivCnt(6) AND dzielnik/FDivCnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(9));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt11: FTCPE port map (dzielnik/FDivCnt(11),dzielnik/FDivCnt_T(11),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(11) <= (F8ms AND dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5) AND dzielnik/FDivCnt(6) AND dzielnik/FDivCnt(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(8) AND dzielnik/FDivCnt(9));
</td></tr><tr><td>
FTCPE_dzielnik/FDivCnt13: FTCPE port map (dzielnik/FDivCnt(13),dzielnik/FDivCnt_T(13),MainClk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dzielnik/FDivCnt_T(13) <= (F8ms AND dzielnik/FDivCnt(0) AND dzielnik/FDivCnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(2) AND dzielnik/FDivCnt(3) AND dzielnik/FDivCnt(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(5) AND dzielnik/FDivCnt(6) AND F250ms AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(10) AND dzielnik/FDivCnt(8) AND dzielnik/FDivCnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	dzielnik/FDivCnt(11));
</td></tr><tr><td>
FDCPE_hourcount/intclk: FDCPE port map (hourcount/intclk,hourcount/intclk_D,setBtn/ShiftRegister(0).COMB,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hourcount/intclk_D <= NOT (((hoursbcd(0) AND NOT hoursbcd(1) AND NOT hoursbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	hoursbcd(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hourcount/intclk AND NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(3) AND NOT hoursbcd(7))));
</td></tr><tr><td>
FTCPE_hoursbcd0: FTCPE port map (hoursbcd(0),'0',setBtn/ShiftRegister(0).COMB,hoursbcd_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_CLR(0) <= (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7));
</td></tr><tr><td>
FTCPE_hoursbcd1: FTCPE port map (hoursbcd(1),hoursbcd_T(1),setBtn/ShiftRegister(0).COMB,hoursbcd_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_T(1) <= NOT (((NOT hoursbcd(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT hoursbcd(1) AND NOT hoursbcd(2) AND hoursbcd(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_CLR(1) <= (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7));
</td></tr><tr><td>
FTCPE_hoursbcd2: FTCPE port map (hoursbcd(2),hoursbcd_T(2),setBtn/ShiftRegister(0).COMB,hoursbcd_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_T(2) <= (hoursbcd(0) AND hoursbcd(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_CLR(2) <= (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7));
</td></tr><tr><td>
FTCPE_hoursbcd3: FTCPE port map (hoursbcd(3),hoursbcd_T(3),setBtn/ShiftRegister(0).COMB,hoursbcd_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_T(3) <= ((hoursbcd(0) AND hoursbcd(1) AND hoursbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(0) AND NOT hoursbcd(1) AND NOT hoursbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	hoursbcd(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_CLR(3) <= (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7));
</td></tr><tr><td>
FTCPE_hoursbcd4: FTCPE port map (hoursbcd(4),hoursbcd_T(4),hourcount/intclk,hoursbcd_CLR(4),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_T(4) <= NOT ((hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_CLR(4) <= (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7));
</td></tr><tr><td>
FTCPE_hoursbcd5: FTCPE port map (hoursbcd(5),hoursbcd_T(5),hourcount/intclk,hoursbcd_CLR(5),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_T(5) <= ((hoursbcd(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (hoursbcd(5) AND NOT hoursbcd(6) AND NOT hoursbcd(7)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_CLR(5) <= (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7));
</td></tr><tr><td>
FTCPE_hoursbcd6: FTCPE port map (hoursbcd(6),hoursbcd_T(6),hourcount/intclk,hoursbcd_CLR(6),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_T(6) <= (hoursbcd(5) AND hoursbcd(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_CLR(6) <= (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7));
</td></tr><tr><td>
FTCPE_hoursbcd7: FTCPE port map (hoursbcd(7),hoursbcd_T(7),hourcount/intclk,hoursbcd_CLR(7),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_T(7) <= (hoursbcd(5) AND hoursbcd(4) AND hoursbcd(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hoursbcd_CLR(7) <= (hoursbcd(5) AND NOT hoursbcd(4) AND NOT hoursbcd(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(0) AND NOT hoursbcd(1) AND hoursbcd(2) AND NOT hoursbcd(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT hoursbcd(7));
</td></tr><tr><td>
FDCPE_mincount/intclk: FDCPE port map (mincount/intclk,mincount/intclk_D,modeBtn/ShiftRegister(0).COMB,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mincount/intclk_D <= NOT ((minutesbcd(0) AND NOT minutesbcd(1) AND NOT minutesbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(3)));
</td></tr><tr><td>
FTCPE_minutesbcd0: FTCPE port map (minutesbcd(0),'0',modeBtn/ShiftRegister(0).COMB,'0','0','1');
</td></tr><tr><td>
FTCPE_minutesbcd1: FTCPE port map (minutesbcd(1),minutesbcd_T(1),modeBtn/ShiftRegister(0).COMB,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;minutesbcd_T(1) <= NOT (((NOT minutesbcd(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT minutesbcd(1) AND NOT minutesbcd(2) AND minutesbcd(3))));
</td></tr><tr><td>
FTCPE_minutesbcd2: FTCPE port map (minutesbcd(2),minutesbcd_T(2),modeBtn/ShiftRegister(0).COMB,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;minutesbcd_T(2) <= (minutesbcd(0) AND minutesbcd(1));
</td></tr><tr><td>
FTCPE_minutesbcd3: FTCPE port map (minutesbcd(3),minutesbcd_T(3),modeBtn/ShiftRegister(0).COMB,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;minutesbcd_T(3) <= ((minutesbcd(0) AND minutesbcd(1) AND minutesbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (minutesbcd(0) AND NOT minutesbcd(1) AND NOT minutesbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	minutesbcd(3)));
</td></tr><tr><td>
FTCPE_minutesbcd4: FTCPE port map (minutesbcd(4),'0',mincount/intclk,'0','0','1');
</td></tr><tr><td>
FTCPE_minutesbcd5: FTCPE port map (minutesbcd(5),minutesbcd_T(5),mincount/intclk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;minutesbcd_T(5) <= NOT (((NOT minutesbcd(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT minutesbcd(5) AND minutesbcd(6) AND NOT minutesbcd(7))));
</td></tr><tr><td>
FTCPE_minutesbcd6: FTCPE port map (minutesbcd(6),minutesbcd_T(6),mincount/intclk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;minutesbcd_T(6) <= ((minutesbcd(4) AND minutesbcd(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (minutesbcd(4) AND minutesbcd(6) AND NOT minutesbcd(7)));
</td></tr><tr><td>
FTCPE_minutesbcd7: FTCPE port map (minutesbcd(7),minutesbcd_T(7),mincount/intclk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;minutesbcd_T(7) <= (minutesbcd(4) AND minutesbcd(5) AND minutesbcd(6));
</td></tr><tr><td>
</td></tr><tr><td>
modeBtn/ShiftRegister(0).COMB <= ((setmode AND NOT setminute)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT setmode AND NOT FMin));FDCPE_modeBtn/ShiftRegister0: FDCPE port map (modeBtn/ShiftRegister(0),KEY1,F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_modeBtn/ShiftRegister1: FDCPE port map (modeBtn/ShiftRegister(1),modeBtn/ShiftRegister(0),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_modeBtn/ShiftRegister2: FDCPE port map (modeBtn/ShiftRegister(2),modeBtn/ShiftRegister(1),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_modeBtn/ShiftRegister3: FDCPE port map (modeBtn/ShiftRegister(3),modeBtn/ShiftRegister(2),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_seccount/intclk: FDCPE port map (seccount/intclk,seccount/intclk_D,FSec,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;seccount/intclk_D <= NOT (((settime AND NOT seccount/intclk)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT settime AND secondsbcd(0) AND NOT secondsbcd(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT secondsbcd(2) AND secondsbcd(3))));
</td></tr><tr><td>
FTCPE_secondsbcd0: FTCPE port map (secondsbcd(0),'0',FSec,settime,'0','1');
</td></tr><tr><td>
FTCPE_secondsbcd1: FTCPE port map (secondsbcd(1),secondsbcd_T(1),FSec,settime,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;secondsbcd_T(1) <= NOT (((NOT secondsbcd(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT secondsbcd(1) AND NOT secondsbcd(2) AND secondsbcd(3))));
</td></tr><tr><td>
FTCPE_secondsbcd2: FTCPE port map (secondsbcd(2),secondsbcd_T(2),FSec,settime,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;secondsbcd_T(2) <= (secondsbcd(0) AND secondsbcd(1));
</td></tr><tr><td>
FTCPE_secondsbcd3: FTCPE port map (secondsbcd(3),secondsbcd_T(3),FSec,settime,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;secondsbcd_T(3) <= ((secondsbcd(0) AND secondsbcd(1) AND secondsbcd(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (secondsbcd(0) AND NOT secondsbcd(1) AND NOT secondsbcd(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	secondsbcd(3)));
</td></tr><tr><td>
FTCPE_secondsbcd4: FTCPE port map (secondsbcd(4),'0',seccount/intclk,settime,'0','1');
</td></tr><tr><td>
FTCPE_secondsbcd5: FTCPE port map (secondsbcd(5),secondsbcd_T(5),seccount/intclk,settime,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;secondsbcd_T(5) <= NOT (((NOT secondsbcd(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT secondsbcd(5) AND secondsbcd(6) AND NOT secondsbcd(7))));
</td></tr><tr><td>
FTCPE_secondsbcd6: FTCPE port map (secondsbcd(6),secondsbcd_T(6),seccount/intclk,settime,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;secondsbcd_T(6) <= ((secondsbcd(4) AND secondsbcd(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (secondsbcd(4) AND secondsbcd(6) AND NOT secondsbcd(7)));
</td></tr><tr><td>
FTCPE_secondsbcd7: FTCPE port map (secondsbcd(7),secondsbcd_T(7),seccount/intclk,settime,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;secondsbcd_T(7) <= (secondsbcd(4) AND secondsbcd(5) AND secondsbcd(6));
</td></tr><tr><td>
</td></tr><tr><td>
setBtn/ShiftRegister(0).COMB <= ((setmode AND NOT sethour)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT setmode AND NOT FHour));FDCPE_setBtn/ShiftRegister0: FDCPE port map (setBtn/ShiftRegister(0),KEY2,F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setBtn/ShiftRegister1: FDCPE port map (setBtn/ShiftRegister(1),setBtn/ShiftRegister(0),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setBtn/ShiftRegister2: FDCPE port map (setBtn/ShiftRegister(2),setBtn/ShiftRegister(1),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setBtn/ShiftRegister3: FDCPE port map (setBtn/ShiftRegister(3),setBtn/ShiftRegister(2),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setHr/ShiftRegister0: FDCPE port map (setHr/ShiftRegister(0),KEY3,F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setHr/ShiftRegister1: FDCPE port map (setHr/ShiftRegister(1),setHr/ShiftRegister(0),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setHr/ShiftRegister2: FDCPE port map (setHr/ShiftRegister(2),setHr/ShiftRegister(1),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setHr/ShiftRegister3: FDCPE port map (setHr/ShiftRegister(3),setHr/ShiftRegister(2),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setMn/ShiftRegister0: FDCPE port map (setMn/ShiftRegister(0),KEY4,F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setMn/ShiftRegister1: FDCPE port map (setMn/ShiftRegister(1),setMn/ShiftRegister(0),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setMn/ShiftRegister2: FDCPE port map (setMn/ShiftRegister(2),setMn/ShiftRegister(1),F8ms,'0','0','1');
</td></tr><tr><td>
FDCPE_setMn/ShiftRegister3: FDCPE port map (setMn/ShiftRegister(3),setMn/ShiftRegister(2),F8ms,'0','0','1');
</td></tr><tr><td>
LDCP_sethour: LDCP port map (sethour,NOT '0',,sethour_CLR,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sethour_G <= (NOT setHr/ShiftRegister(0) AND NOT setHr/ShiftRegister(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT setHr/ShiftRegister(2) AND NOT setHr/ShiftRegister(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sethour_CLR <= (setHr/ShiftRegister(0) AND setHr/ShiftRegister(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	setHr/ShiftRegister(2) AND setHr/ShiftRegister(3));
</td></tr><tr><td>
LDCP_setminute: LDCP port map (setminute,NOT '0',,setminute_CLR,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;setminute_G <= (NOT setMn/ShiftRegister(0) AND NOT setMn/ShiftRegister(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT setMn/ShiftRegister(2) AND NOT setMn/ShiftRegister(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;setminute_CLR <= (setMn/ShiftRegister(0) AND setMn/ShiftRegister(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	setMn/ShiftRegister(2) AND setMn/ShiftRegister(3));
</td></tr><tr><td>
FTCPE_setmode: FTCPE port map (setmode,'0',settime,'0','0','1');
</td></tr><tr><td>
LDCP_settime: LDCP port map (settime,NOT '0',,settime_CLR,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;settime_G <= (NOT setBtn/ShiftRegister(0) AND NOT setBtn/ShiftRegister(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT setBtn/ShiftRegister(2) AND NOT setBtn/ShiftRegister(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;settime_CLR <= (setBtn/ShiftRegister(0) AND setBtn/ShiftRegister(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	setBtn/ShiftRegister(2) AND setBtn/ShiftRegister(3));
</td></tr><tr><td>
FTCPE_showhr: FTCPE port map (showhr,'0',chmod,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
