$date
	Sat Oct 22 20:56:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#950627
b10011 !
1"
#950630
b10011 &
b10011 %
1$
#950631
0"
#950634
b111010 &
b111010 %
#950638
b11101 &
b11101 %
#950642
b1011000 &
b1011000 %
#950646
b101100 &
b101100 %
#950650
b10110 &
b10110 %
#950654
b1011 &
b1011 %
#950658
b100010 &
b100010 %
#950662
b10001 &
b10001 %
#950666
b110100 &
b110100 %
#950670
b11010 &
b11010 %
#950674
b1101 &
b1101 %
#950678
b101000 &
b101000 %
#950682
b10100 &
b10100 %
#950686
b1010 &
b1010 %
#950690
b101 &
b101 %
#950694
b10000 &
b10000 %
#950698
b1000 &
b1000 %
#950702
b100 &
b100 %
#950706
b10 &
b10 %
#950710
b1 &
1#
b1 %
#950714
b0 &
b0 %
0#
0$
#1940702
b10000 &
b10000 %
1$
b10000 !
1"
#1940703
0"
#1940706
b1000 &
b1000 %
#1940710
b100 &
b100 %
#1940714
b10 &
b10 %
#1940718
b1 &
1#
b1 %
#1940722
b0 &
b0 %
0#
0$
#3009643
b10 !
1"
#3009646
b10 &
b10 %
1$
#3009647
0"
#3009650
b1 &
b1 %
1#
#3009654
b0 &
0#
b0 %
0$
#4500012
